{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512342273182 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512342273185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 18:04:33 2017 " "Processing started: Sun Dec 03 18:04:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512342273185 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512342273185 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SmartLot -c SmartLot " "Command: quartus_map --read_settings_files=on --write_settings_files=off SmartLot -c SmartLot" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512342273185 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512342273585 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512342273585 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "//SRVB/Homes\$/tahmase6/Desktop/ECE241 LABS/SmartLot/DE1_SoC_Audio.v " "Can't analyze file -- file //SRVB/Homes\$/tahmase6/Desktop/ECE241 LABS/SmartLot/DE1_SoC_Audio.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1512342284415 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "//SRVB/Homes\$/tahmase6/Desktop/ECE241 LABS/SmartLot/I2C_Controller.v " "Can't analyze file -- file //SRVB/Homes\$/tahmase6/Desktop/ECE241 LABS/SmartLot/I2C_Controller.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1512342284415 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "//SRVB/Homes\$/tahmase6/Desktop/ECE241 LABS/SmartLot/avconf.v " "Can't analyze file -- file //SRVB/Homes\$/tahmase6/Desktop/ECE241 LABS/SmartLot/avconf.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1512342284416 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "//SRVB/Homes\$/tahmase6/Desktop/ECE241 LABS/SmartLot/Audio_Controller.v " "Can't analyze file -- file //SRVB/Homes\$/tahmase6/Desktop/ECE241 LABS/SmartLot/Audio_Controller.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1512342284416 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "//SRVB/Homes\$/tahmase6/Desktop/ECE241 LABS/SmartLot/Audio_Clock.v " "Can't analyze file -- file //SRVB/Homes\$/tahmase6/Desktop/ECE241 LABS/SmartLot/Audio_Clock.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1512342284417 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "//SRVB/Homes\$/tahmase6/Desktop/ECE241 LABS/SmartLot/Altera_UP_SYNC_FIFO.v " "Can't analyze file -- file //SRVB/Homes\$/tahmase6/Desktop/ECE241 LABS/SmartLot/Altera_UP_SYNC_FIFO.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1512342284417 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "//SRVB/Homes\$/tahmase6/Desktop/ECE241 LABS/SmartLot/Altera_UP_Clock_Edge.v " "Can't analyze file -- file //SRVB/Homes\$/tahmase6/Desktop/ECE241 LABS/SmartLot/Altera_UP_Clock_Edge.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1512342284418 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "//SRVB/Homes\$/tahmase6/Desktop/ECE241 LABS/SmartLot/Altera_UP_Audio_Out_Serializer.v " "Can't analyze file -- file //SRVB/Homes\$/tahmase6/Desktop/ECE241 LABS/SmartLot/Altera_UP_Audio_Out_Serializer.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1512342284418 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "//SRVB/Homes\$/tahmase6/Desktop/ECE241 LABS/SmartLot/Altera_UP_Audio_In_Deserializer.v " "Can't analyze file -- file //SRVB/Homes\$/tahmase6/Desktop/ECE241 LABS/SmartLot/Altera_UP_Audio_In_Deserializer.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1512342284419 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "//SRVB/Homes\$/tahmase6/Desktop/ECE241 LABS/SmartLot/Altera_UP_Audio_Bit_Counter.v " "Can't analyze file -- file //SRVB/Homes\$/tahmase6/Desktop/ECE241 LABS/SmartLot/Altera_UP_Audio_Bit_Counter.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1512342284419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512342284421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512342284421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512342284422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512342284422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_address_translator.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512342284423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512342284423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512342284424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512342284424 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SmartLot.v(580) " "Verilog HDL information at SmartLot.v(580): always construct contains both blocking and non-blocking assignments" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 580 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1512342284426 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SmartLot.v(945) " "Verilog HDL warning at SmartLot.v(945): extended using \"x\" or \"z\"" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 945 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512342284427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smartlot.v 13 13 " "Found 13 design units, including 13 entities, in source file smartlot.v" { { "Info" "ISGN_ENTITY_NAME" "1 SmartLot " "Found entity 1: SmartLot" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512342284427 ""} { "Info" "ISGN_ENTITY_NAME" "2 control " "Found entity 2: control" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512342284427 ""} { "Info" "ISGN_ENTITY_NAME" "3 datapath " "Found entity 3: datapath" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 413 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512342284427 ""} { "Info" "ISGN_ENTITY_NAME" "4 ranging_module " "Found entity 4: ranging_module" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 511 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512342284427 ""} { "Info" "ISGN_ENTITY_NAME" "5 distance_to_soundFreq_Converter " "Found entity 5: distance_to_soundFreq_Converter" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 655 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512342284427 ""} { "Info" "ISGN_ENTITY_NAME" "6 counter_OneSecBPS " "Found entity 6: counter_OneSecBPS" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 736 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512342284427 ""} { "Info" "ISGN_ENTITY_NAME" "7 counter_halfSecBPS " "Found entity 7: counter_halfSecBPS" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 766 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512342284427 ""} { "Info" "ISGN_ENTITY_NAME" "8 counter_quarterSecBPS " "Found entity 8: counter_quarterSecBPS" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512342284427 ""} { "Info" "ISGN_ENTITY_NAME" "9 counter_eighthSecBPS " "Found entity 9: counter_eighthSecBPS" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 825 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512342284427 ""} { "Info" "ISGN_ENTITY_NAME" "10 counter_Enable_delay " "Found entity 10: counter_Enable_delay" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512342284427 ""} { "Info" "ISGN_ENTITY_NAME" "11 counter_14bit_address " "Found entity 11: counter_14bit_address" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512342284427 ""} { "Info" "ISGN_ENTITY_NAME" "12 counter_14bit_coordinate " "Found entity 12: counter_14bit_coordinate" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 900 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512342284427 ""} { "Info" "ISGN_ENTITY_NAME" "13 seg7 " "Found entity 13: seg7" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 923 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512342284427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512342284427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smartlot_bckgrn_hd.v 1 1 " "Found 1 design units, including 1 entities, in source file smartlot_bckgrn_hd.v" { { "Info" "ISGN_ENTITY_NAME" "1 SmartLot_bckgrn_HD " "Found entity 1: SmartLot_bckgrn_HD" {  } { { "SmartLot_bckgrn_HD.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot_bckgrn_HD.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512342284429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512342284429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smartlot_bckgrn_two_hd.v 1 1 " "Found 1 design units, including 1 entities, in source file smartlot_bckgrn_two_hd.v" { { "Info" "ISGN_ENTITY_NAME" "1 SmartLot_bckgrn_two_HD " "Found entity 1: SmartLot_bckgrn_two_HD" {  } { { "SmartLot_bckgrn_two_HD.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot_bckgrn_two_HD.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512342284430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512342284430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crash.v 1 1 " "Found 1 design units, including 1 entities, in source file crash.v" { { "Info" "ISGN_ENTITY_NAME" "1 Crash " "Found entity 1: Crash" {  } { { "Crash.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/Crash.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512342284431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512342284431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "black.v 1 1 " "Found 1 design units, including 1 entities, in source file black.v" { { "Info" "ISGN_ENTITY_NAME" "1 black " "Found entity 1: black" {  } { { "black.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/black.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512342284432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512342284432 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "echo SmartLot.v(68) " "Verilog HDL Implicit Net warning at SmartLot.v(68): created implicit net for \"echo\"" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342284432 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "trigger SmartLot.v(169) " "Verilog HDL Implicit Net warning at SmartLot.v(169): created implicit net for \"trigger\"" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 169 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342284432 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resetCounterCRASHN SmartLot.v(471) " "Verilog HDL Implicit Net warning at SmartLot.v(471): created implicit net for \"resetCounterCRASHN\"" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 471 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342284432 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resetCounterBLACKN SmartLot.v(476) " "Verilog HDL Implicit Net warning at SmartLot.v(476): created implicit net for \"resetCounterBLACKN\"" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 476 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342284432 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SmartLot " "Elaborating entity \"SmartLot\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512342284754 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_1\[35..1\] SmartLot.v(36) " "Output port \"GPIO_1\[35..1\]\" at SmartLot.v(36) has no driver" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1512342284758 "|SmartLot"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "SmartLot.v" "VGA" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342284766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter.v" "user_input_translator" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342284787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "VideoMemory" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342284810 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342284811 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342284812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342284812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342284812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342284812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342284812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342284812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342284812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342284812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342284812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342284812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342284812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342284812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342284812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342284812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE SmartLot_bckgrn_HD.mif " "Parameter \"INIT_FILE\" = \"SmartLot_bckgrn_HD.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342284812 ""}  } { { "vga_adapter.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512342284812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6jn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6jn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6jn1 " "Found entity 1: altsyncram_6jn1" {  } { { "db/altsyncram_6jn1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_6jn1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512342284882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512342284882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6jn1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_6jn1:auto_generated " "Elaborating entity \"altsyncram_6jn1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_6jn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342284882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_nma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_nma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_nma " "Found entity 1: decode_nma" {  } { { "db/decode_nma.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/decode_nma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512342284918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512342284918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_nma vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_6jn1:auto_generated\|decode_nma:decode2 " "Elaborating entity \"decode_nma\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_6jn1:auto_generated\|decode_nma:decode2\"" {  } { { "db/altsyncram_6jn1.tdf" "decode2" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_6jn1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342284919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_g2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_g2a " "Found entity 1: decode_g2a" {  } { { "db/decode_g2a.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/decode_g2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512342284953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512342284953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_g2a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_6jn1:auto_generated\|decode_g2a:rden_decode_b " "Elaborating entity \"decode_g2a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_6jn1:auto_generated\|decode_g2a:rden_decode_b\"" {  } { { "db/altsyncram_6jn1.tdf" "rden_decode_b" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_6jn1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342284953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/mux_2hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512342285005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512342285005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_6jn1:auto_generated\|mux_2hb:mux3 " "Elaborating entity \"mux_2hb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_6jn1:auto_generated\|mux_2hb:mux3\"" {  } { { "db/altsyncram_6jn1.tdf" "mux3" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_6jn1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342285006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter.v" "mypll" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342285009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342285027 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342285028 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285028 ""}  } { { "vga_pll.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512342285028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altpll_80u.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512342285065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512342285065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342285065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter.v" "controller" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/vga_adapter.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342285068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SmartLot_bckgrn_HD SmartLot_bckgrn_HD:SBH1 " "Elaborating entity \"SmartLot_bckgrn_HD\" for hierarchy \"SmartLot_bckgrn_HD:SBH1\"" {  } { { "SmartLot.v" "SBH1" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342285083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SmartLot_bckgrn_HD:SBH1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SmartLot_bckgrn_HD:SBH1\|altsyncram:altsyncram_component\"" {  } { { "SmartLot_bckgrn_HD.v" "altsyncram_component" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot_bckgrn_HD.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342285091 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartLot_bckgrn_HD:SBH1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SmartLot_bckgrn_HD:SBH1\|altsyncram:altsyncram_component\"" {  } { { "SmartLot_bckgrn_HD.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot_bckgrn_HD.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342285100 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartLot_bckgrn_HD:SBH1\|altsyncram:altsyncram_component " "Instantiated megafunction \"SmartLot_bckgrn_HD:SBH1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SmartLot_bckgrn_HD.mif " "Parameter \"init_file\" = \"SmartLot_bckgrn_HD.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 76800 " "Parameter \"numwords_a\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285100 ""}  } { { "SmartLot_bckgrn_HD.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot_bckgrn_HD.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512342285100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vpp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vpp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vpp1 " "Found entity 1: altsyncram_vpp1" {  } { { "db/altsyncram_vpp1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_vpp1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512342285139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512342285139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vpp1 SmartLot_bckgrn_HD:SBH1\|altsyncram:altsyncram_component\|altsyncram_vpp1:auto_generated " "Elaborating entity \"altsyncram_vpp1\" for hierarchy \"SmartLot_bckgrn_HD:SBH1\|altsyncram:altsyncram_component\|altsyncram_vpp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342285139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SmartLot_bckgrn_two_HD SmartLot_bckgrn_two_HD:SBTH1 " "Elaborating entity \"SmartLot_bckgrn_two_HD\" for hierarchy \"SmartLot_bckgrn_two_HD:SBTH1\"" {  } { { "SmartLot.v" "SBTH1" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342285150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SmartLot_bckgrn_two_HD:SBTH1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SmartLot_bckgrn_two_HD:SBTH1\|altsyncram:altsyncram_component\"" {  } { { "SmartLot_bckgrn_two_HD.v" "altsyncram_component" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot_bckgrn_two_HD.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342285156 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SmartLot_bckgrn_two_HD:SBTH1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SmartLot_bckgrn_two_HD:SBTH1\|altsyncram:altsyncram_component\"" {  } { { "SmartLot_bckgrn_two_HD.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot_bckgrn_two_HD.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342285156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SmartLot_bckgrn_two_HD:SBTH1\|altsyncram:altsyncram_component " "Instantiated megafunction \"SmartLot_bckgrn_two_HD:SBTH1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SmartLot_bckgrn_two_HD.mif " "Parameter \"init_file\" = \"SmartLot_bckgrn_two_HD.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 76800 " "Parameter \"numwords_a\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285156 ""}  } { { "SmartLot_bckgrn_two_HD.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot_bckgrn_two_HD.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512342285156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o7q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o7q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o7q1 " "Found entity 1: altsyncram_o7q1" {  } { { "db/altsyncram_o7q1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_o7q1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512342285195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512342285195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o7q1 SmartLot_bckgrn_two_HD:SBTH1\|altsyncram:altsyncram_component\|altsyncram_o7q1:auto_generated " "Elaborating entity \"altsyncram_o7q1\" for hierarchy \"SmartLot_bckgrn_two_HD:SBTH1\|altsyncram:altsyncram_component\|altsyncram_o7q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342285196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Crash Crash:Cr0 " "Elaborating entity \"Crash\" for hierarchy \"Crash:Cr0\"" {  } { { "SmartLot.v" "Cr0" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342285207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Crash:Cr0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Crash:Cr0\|altsyncram:altsyncram_component\"" {  } { { "Crash.v" "altsyncram_component" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/Crash.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342285269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Crash:Cr0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Crash:Cr0\|altsyncram:altsyncram_component\"" {  } { { "Crash.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/Crash.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342285286 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Crash:Cr0\|altsyncram:altsyncram_component " "Instantiated megafunction \"Crash:Cr0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file CRASH_SCREEN.mif " "Parameter \"init_file\" = \"CRASH_SCREEN.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 76800 " "Parameter \"numwords_a\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285286 ""}  } { { "Crash.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/Crash.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512342285286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o5p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o5p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o5p1 " "Found entity 1: altsyncram_o5p1" {  } { { "db/altsyncram_o5p1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_o5p1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512342285325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512342285325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o5p1 Crash:Cr0\|altsyncram:altsyncram_component\|altsyncram_o5p1:auto_generated " "Elaborating entity \"altsyncram_o5p1\" for hierarchy \"Crash:Cr0\|altsyncram:altsyncram_component\|altsyncram_o5p1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342285325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "black black:B0 " "Elaborating entity \"black\" for hierarchy \"black:B0\"" {  } { { "SmartLot.v" "B0" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342285477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram black:B0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"black:B0\|altsyncram:altsyncram_component\"" {  } { { "black.v" "altsyncram_component" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/black.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342285501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "black:B0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"black:B0\|altsyncram:altsyncram_component\"" {  } { { "black.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/black.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342285509 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "black:B0\|altsyncram:altsyncram_component " "Instantiated megafunction \"black:B0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file black.mif " "Parameter \"init_file\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 76800 " "Parameter \"numwords_a\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285509 ""}  } { { "black.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/black.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512342285509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5eo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5eo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5eo1 " "Found entity 1: altsyncram_5eo1" {  } { { "db/altsyncram_5eo1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_5eo1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512342285548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512342285548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5eo1 black:B0\|altsyncram:altsyncram_component\|altsyncram_5eo1:auto_generated " "Elaborating entity \"altsyncram_5eo1\" for hierarchy \"black:B0\|altsyncram:altsyncram_component\|altsyncram_5eo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342285549 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de1_soc_audio.v 1 1 " "Using design file de1_soc_audio.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_Audio " "Found entity 1: DE1_SoC_Audio" {  } { { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512342285636 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512342285636 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "left_channel_audio_in de1_soc_audio.v(132) " "Verilog HDL Implicit Net warning at de1_soc_audio.v(132): created implicit net for \"left_channel_audio_in\"" {  } { { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 132 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342285636 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "right_channel_audio_in de1_soc_audio.v(133) " "Verilog HDL Implicit Net warning at de1_soc_audio.v(133): created implicit net for \"right_channel_audio_in\"" {  } { { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 133 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342285636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_Audio DE1_SoC_Audio:Audio " "Elaborating entity \"DE1_SoC_Audio\" for hierarchy \"DE1_SoC_Audio:Audio\"" {  } { { "SmartLot.v" "Audio" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342285636 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 de1_soc_audio.v(88) " "Verilog HDL assignment warning at de1_soc_audio.v(88): truncated value with size 32 to match size of target (19)" {  } { { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512342285637 "|SmartLot|DE1_SoC_Audio:Audio"}
{ "Warning" "WSGN_SEARCH_FILE" "audio_controller.v 1 1 " "Using design file audio_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Controller " "Found entity 1: Audio_Controller" {  } { { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512342285647 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512342285647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Controller DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller " "Elaborating entity \"Audio_Controller\" for hierarchy \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\"" {  } { { "de1_soc_audio.v" "Audio_Controller" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342285648 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_clock_edge.v 1 1 " "Using design file altera_up_clock_edge.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "altera_up_clock_edge.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_clock_edge.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512342285658 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512342285658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Clock_Edge DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Clock_Edge:Bit_Clock_Edges " "Elaborating entity \"Altera_UP_Clock_Edge\" for hierarchy \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Clock_Edge:Bit_Clock_Edges\"" {  } { { "audio_controller.v" "Bit_Clock_Edges" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342285659 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_audio_in_deserializer.v 1 1 " "Using design file altera_up_audio_in_deserializer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512342285667 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512342285667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_In_Deserializer DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer " "Elaborating entity \"Altera_UP_Audio_In_Deserializer\" for hierarchy \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\"" {  } { { "audio_controller.v" "Audio_In_Deserializer" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342285668 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_audio_bit_counter.v 1 1 " "Using design file altera_up_audio_bit_counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "altera_up_audio_bit_counter.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_bit_counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512342285687 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512342285687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Bit_Counter DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter " "Elaborating entity \"Altera_UP_Audio_Bit_Counter\" for hierarchy \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\"" {  } { { "altera_up_audio_in_deserializer.v" "Audio_Out_Bit_Counter" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342285687 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_sync_fifo.v 1 1 " "Using design file altera_up_sync_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512342285696 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512342285696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO " "Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\"" {  } { { "altera_up_audio_in_deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342285696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "altera_up_sync_fifo.v" "Sync_FIFO" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342285963 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342285967 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 33 " "Parameter \"lpm_width\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342285967 ""}  } { { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512342285967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8ba1 " "Found entity 1: scfifo_8ba1" {  } { { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512342286039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512342286039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8ba1 DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated " "Elaborating entity \"scfifo_8ba1\" for hierarchy \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342286040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_r2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_r2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_r2a1 " "Found entity 1: a_dpfifo_r2a1" {  } { { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512342286048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512342286048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_r2a1 DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo " "Elaborating entity \"a_dpfifo_r2a1\" for hierarchy \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\"" {  } { { "db/scfifo_8ba1.tdf" "dpfifo" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342286048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p3i1 " "Found entity 1: altsyncram_p3i1" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512342286091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512342286091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p3i1 DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram " "Elaborating entity \"altsyncram_p3i1\" for hierarchy \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\"" {  } { { "db/a_dpfifo_r2a1.tdf" "FIFOram" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342286091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/cmpr_6l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512342286151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512342286151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_r2a1.tdf" "almost_full_comparer" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342286151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_r2a1.tdf" "three_comparison" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342286166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/cntr_h2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512342286232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512342286232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_r2a1.tdf" "rd_ptr_msb" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342286233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/cntr_u27.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512342286287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512342286287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_r2a1.tdf" "usedw_counter" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342286288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/cntr_i2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512342286331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512342286331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_r2a1.tdf" "wr_ptr" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342286332 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_audio_out_serializer.v 1 1 " "Using design file altera_up_audio_out_serializer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "altera_up_audio_out_serializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_out_serializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512342286497 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512342286497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Out_Serializer DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer " "Elaborating entity \"Altera_UP_Audio_Out_Serializer\" for hierarchy \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\"" {  } { { "audio_controller.v" "Audio_Out_Serializer" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342286497 ""}
{ "Warning" "WSGN_SEARCH_FILE" "audio_clock.v 1 1 " "Using design file audio_clock.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock " "Found entity 1: Audio_Clock" {  } { { "audio_clock.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_clock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512342286806 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512342286806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Clock DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock " "Elaborating entity \"Audio_Clock\" for hierarchy \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\"" {  } { { "audio_controller.v" "Audio_Clock" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342286807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "audio_clock.v" "altpll_component" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_clock.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342286817 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborated megafunction instantiation \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "audio_clock.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_clock.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342286882 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Instantiated megafunction \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 4 " "Parameter \"clk0_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Audio_Clock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Audio_Clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512342286883 ""}  } { { "audio_clock.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_clock.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512342286883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/audio_clock_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/audio_clock_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock_altpll " "Found entity 1: Audio_Clock_altpll" {  } { { "db/audio_clock_altpll.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/audio_clock_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512342286921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512342286921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Clock_altpll DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated " "Elaborating entity \"Audio_Clock_altpll\" for hierarchy \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342286921 ""}
{ "Warning" "WSGN_SEARCH_FILE" "avconf.v 1 1 " "Using design file avconf.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 avconf " "Found entity 1: avconf" {  } { { "avconf.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/avconf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512342286973 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512342286973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avconf DE1_SoC_Audio:Audio\|avconf:avc " "Elaborating entity \"avconf\" for hierarchy \"DE1_SoC_Audio:Audio\|avconf:avc\"" {  } { { "de1_soc_audio.v" "avc" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342286975 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avconf.v(68) " "Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16)" {  } { { "avconf.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/avconf.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512342287059 "|SmartLot|DE1_SoC_Audio:Audio|avconf:avc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 avconf.v(119) " "Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6)" {  } { { "avconf.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/avconf.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512342287060 "|SmartLot|DE1_SoC_Audio:Audio|avconf:avc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avconf.v(137) " "Verilog HDL assignment warning at avconf.v(137): truncated value with size 32 to match size of target (16)" {  } { { "avconf.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/avconf.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512342287076 "|SmartLot|DE1_SoC_Audio:Audio|avconf:avc"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "avconf.v(131) " "Verilog HDL Case Statement warning at avconf.v(131): incomplete case statement has no default case item" {  } { { "avconf.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/avconf.v" 131 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1512342287079 "|SmartLot|DE1_SoC_Audio:Audio|avconf:avc"}
{ "Warning" "WSGN_SEARCH_FILE" "i2c_controller.v 1 1 " "Using design file i2c_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "i2c_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/i2c_controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512342287150 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512342287150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller DE1_SoC_Audio:Audio\|avconf:avc\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"DE1_SoC_Audio:Audio\|avconf:avc\|I2C_Controller:u0\"" {  } { { "avconf.v" "u0" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/avconf.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342287151 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_controller.v(79) " "Verilog HDL assignment warning at i2c_controller.v(79): truncated value with size 32 to match size of target (1)" {  } { { "i2c_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/i2c_controller.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512342287152 "|SmartLot|DE1_SoC_Audio:Audio|avconf:avc|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_controller.v(78) " "Verilog HDL assignment warning at i2c_controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "i2c_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/i2c_controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512342287152 "|SmartLot|DE1_SoC_Audio:Audio|avconf:avc|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_controller.v(91) " "Verilog HDL assignment warning at i2c_controller.v(91): truncated value with size 32 to match size of target (6)" {  } { { "i2c_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/i2c_controller.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512342287153 "|SmartLot|DE1_SoC_Audio:Audio|avconf:avc|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "distance_to_soundFreq_Converter distance_to_soundFreq_Converter:Converter " "Elaborating entity \"distance_to_soundFreq_Converter\" for hierarchy \"distance_to_soundFreq_Converter:Converter\"" {  } { { "SmartLot.v" "Converter" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342287170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_OneSecBPS distance_to_soundFreq_Converter:Converter\|counter_OneSecBPS:C1 " "Elaborating entity \"counter_OneSecBPS\" for hierarchy \"distance_to_soundFreq_Converter:Converter\|counter_OneSecBPS:C1\"" {  } { { "SmartLot.v" "C1" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342287174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_halfSecBPS distance_to_soundFreq_Converter:Converter\|counter_halfSecBPS:C2 " "Elaborating entity \"counter_halfSecBPS\" for hierarchy \"distance_to_soundFreq_Converter:Converter\|counter_halfSecBPS:C2\"" {  } { { "SmartLot.v" "C2" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342287179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_quarterSecBPS distance_to_soundFreq_Converter:Converter\|counter_quarterSecBPS:C3 " "Elaborating entity \"counter_quarterSecBPS\" for hierarchy \"distance_to_soundFreq_Converter:Converter\|counter_quarterSecBPS:C3\"" {  } { { "SmartLot.v" "C3" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342287184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_eighthSecBPS distance_to_soundFreq_Converter:Converter\|counter_eighthSecBPS:C4 " "Elaborating entity \"counter_eighthSecBPS\" for hierarchy \"distance_to_soundFreq_Converter:Converter\|counter_eighthSecBPS:C4\"" {  } { { "SmartLot.v" "C4" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342287190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ranging_module ranging_module:r0 " "Elaborating entity \"ranging_module\" for hierarchy \"ranging_module:r0\"" {  } { { "SmartLot.v" "r0" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342287195 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 SmartLot.v(536) " "Verilog HDL assignment warning at SmartLot.v(536): truncated value with size 32 to match size of target (23)" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512342287196 "|SmartLot|ranging_module:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_Enable_delay ranging_module:r0\|counter_Enable_delay:CED " "Elaborating entity \"counter_Enable_delay\" for hierarchy \"ranging_module:r0\|counter_Enable_delay:CED\"" {  } { { "SmartLot.v" "CED" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342287207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:C0 " "Elaborating entity \"control\" for hierarchy \"control:C0\"" {  } { { "SmartLot.v" "C0" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342287211 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state SmartLot.v(267) " "Verilog HDL Always Construct warning at SmartLot.v(267): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 267 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512342287213 "|SmartLot|control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] SmartLot.v(267) " "Inferred latch for \"next_state\[0\]\" at SmartLot.v(267)" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512342287214 "|SmartLot|control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] SmartLot.v(267) " "Inferred latch for \"next_state\[1\]\" at SmartLot.v(267)" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512342287214 "|SmartLot|control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[2\] SmartLot.v(267) " "Inferred latch for \"next_state\[2\]\" at SmartLot.v(267)" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512342287214 "|SmartLot|control:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[3\] SmartLot.v(267) " "Inferred latch for \"next_state\[3\]\" at SmartLot.v(267)" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512342287214 "|SmartLot|control:C0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:D0 " "Elaborating entity \"datapath\" for hierarchy \"datapath:D0\"" {  } { { "SmartLot.v" "D0" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342287219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_14bit_address datapath:D0\|counter_14bit_address:countOriginal " "Elaborating entity \"counter_14bit_address\" for hierarchy \"datapath:D0\|counter_14bit_address:countOriginal\"" {  } { { "SmartLot.v" "countOriginal" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342287226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_14bit_coordinate datapath:D0\|counter_14bit_coordinate:xANDyORIG " "Elaborating entity \"counter_14bit_coordinate\" for hierarchy \"datapath:D0\|counter_14bit_coordinate:xANDyORIG\"" {  } { { "SmartLot.v" "xANDyORIG" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342287231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:CS " "Elaborating entity \"seg7\" for hierarchy \"seg7:CS\"" {  } { { "SmartLot.v" "CS" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342287236 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 38 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 205 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 68 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 205 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 98 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 205 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 128 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 205 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 158 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 205 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 188 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 205 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 218 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 205 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 248 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 205 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 278 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 205 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 308 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 205 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 338 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 205 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 368 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 205 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 398 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 205 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 428 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 205 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 458 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 205 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 488 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 205 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 518 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 205 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 548 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 205 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 578 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 205 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 608 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 205 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 638 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 205 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 668 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 205 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 698 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 205 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 728 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 205 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 758 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 205 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 788 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 205 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 818 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 205 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 848 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 205 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 878 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 205 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 908 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 205 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 938 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 205 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 968 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 205 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[32\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 998 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 205 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 38 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 181 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 68 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 181 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 98 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 181 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 128 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 181 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 158 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 181 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 188 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 181 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 218 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 181 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 248 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 181 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 278 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 181 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 308 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 181 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 338 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 181 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 368 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 181 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 398 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 181 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 428 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 181 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 458 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 181 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 488 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 181 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 518 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 181 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 548 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 181 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 578 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 181 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 608 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 181 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 638 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 181 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 668 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 181 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 698 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 181 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 728 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 181 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 758 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 181 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 788 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 181 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 818 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 181 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 848 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 181 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 878 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 181 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 908 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 181 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 938 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 181 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 968 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 181 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[32\] " "Synthesized away node \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altsyncram_p3i1.tdf" 998 2 0 } } { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/a_dpfifo_r2a1.tdf" 46 2 0 } } { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/scfifo_8ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "altera_up_sync_fifo.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_sync_fifo.v" 115 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/altera_up_audio_in_deserializer.v" 181 0 0 } } { "audio_controller.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/audio_controller.v" 237 0 0 } } { "de1_soc_audio.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/de1_soc_audio.v" 140 0 0 } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342287549 "|SmartLot|DE1_SoC_Audio:Audio|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ram_block1a32"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1512342287549 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1512342287549 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "DE1_SoC_Audio:Audio\|avconf:avc\|Ram0 " "RAM logic \"DE1_SoC_Audio:Audio\|avconf:avc\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "avconf.v" "Ram0" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/avconf.v" 131 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1512342287853 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1512342287853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:C0\|next_state\[3\] " "LATCH primitive \"control:C0\|next_state\[3\]\" is permanently enabled" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 267 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512342287947 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:C0\|next_state\[2\] " "LATCH primitive \"control:C0\|next_state\[2\]\" is permanently enabled" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 267 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512342287947 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:C0\|next_state\[1\] " "LATCH primitive \"control:C0\|next_state\[1\]\" is permanently enabled" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 267 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512342287947 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "control:C0\|next_state\[0\] " "LATCH primitive \"control:C0\|next_state\[0\]\" is permanently enabled" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 267 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512342287947 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1512342288532 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[1\] GND " "Pin \"GPIO_1\[1\]\" is stuck at GND" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512342289122 "|SmartLot|GPIO_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[2\] GND " "Pin \"GPIO_1\[2\]\" is stuck at GND" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512342289122 "|SmartLot|GPIO_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[3\] GND " "Pin \"GPIO_1\[3\]\" is stuck at GND" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512342289122 "|SmartLot|GPIO_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[4\] GND " "Pin \"GPIO_1\[4\]\" is stuck at GND" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512342289122 "|SmartLot|GPIO_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[5\] GND " "Pin \"GPIO_1\[5\]\" is stuck at GND" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512342289122 "|SmartLot|GPIO_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[6\] GND " "Pin \"GPIO_1\[6\]\" is stuck at GND" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512342289122 "|SmartLot|GPIO_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[7\] GND " "Pin \"GPIO_1\[7\]\" is stuck at GND" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512342289122 "|SmartLot|GPIO_1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[8\] GND " "Pin \"GPIO_1\[8\]\" is stuck at GND" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512342289122 "|SmartLot|GPIO_1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[9\] GND " "Pin \"GPIO_1\[9\]\" is stuck at GND" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512342289122 "|SmartLot|GPIO_1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[10\] GND " "Pin \"GPIO_1\[10\]\" is stuck at GND" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512342289122 "|SmartLot|GPIO_1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[11\] GND " "Pin \"GPIO_1\[11\]\" is stuck at GND" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512342289122 "|SmartLot|GPIO_1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[12\] GND " "Pin \"GPIO_1\[12\]\" is stuck at GND" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512342289122 "|SmartLot|GPIO_1[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[13\] GND " "Pin \"GPIO_1\[13\]\" is stuck at GND" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512342289122 "|SmartLot|GPIO_1[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[14\] GND " "Pin \"GPIO_1\[14\]\" is stuck at GND" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512342289122 "|SmartLot|GPIO_1[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[15\] GND " "Pin \"GPIO_1\[15\]\" is stuck at GND" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512342289122 "|SmartLot|GPIO_1[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[16\] GND " "Pin \"GPIO_1\[16\]\" is stuck at GND" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512342289122 "|SmartLot|GPIO_1[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[17\] GND " "Pin \"GPIO_1\[17\]\" is stuck at GND" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512342289122 "|SmartLot|GPIO_1[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[18\] GND " "Pin \"GPIO_1\[18\]\" is stuck at GND" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512342289122 "|SmartLot|GPIO_1[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[19\] GND " "Pin \"GPIO_1\[19\]\" is stuck at GND" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512342289122 "|SmartLot|GPIO_1[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[20\] GND " "Pin \"GPIO_1\[20\]\" is stuck at GND" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512342289122 "|SmartLot|GPIO_1[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[21\] GND " "Pin \"GPIO_1\[21\]\" is stuck at GND" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512342289122 "|SmartLot|GPIO_1[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[22\] GND " "Pin \"GPIO_1\[22\]\" is stuck at GND" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512342289122 "|SmartLot|GPIO_1[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[23\] GND " "Pin \"GPIO_1\[23\]\" is stuck at GND" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512342289122 "|SmartLot|GPIO_1[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[24\] GND " "Pin \"GPIO_1\[24\]\" is stuck at GND" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512342289122 "|SmartLot|GPIO_1[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[25\] GND " "Pin \"GPIO_1\[25\]\" is stuck at GND" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512342289122 "|SmartLot|GPIO_1[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[26\] GND " "Pin \"GPIO_1\[26\]\" is stuck at GND" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512342289122 "|SmartLot|GPIO_1[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[27\] GND " "Pin \"GPIO_1\[27\]\" is stuck at GND" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512342289122 "|SmartLot|GPIO_1[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[28\] GND " "Pin \"GPIO_1\[28\]\" is stuck at GND" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512342289122 "|SmartLot|GPIO_1[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[29\] GND " "Pin \"GPIO_1\[29\]\" is stuck at GND" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512342289122 "|SmartLot|GPIO_1[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[30\] GND " "Pin \"GPIO_1\[30\]\" is stuck at GND" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512342289122 "|SmartLot|GPIO_1[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[31\] GND " "Pin \"GPIO_1\[31\]\" is stuck at GND" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512342289122 "|SmartLot|GPIO_1[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[32\] GND " "Pin \"GPIO_1\[32\]\" is stuck at GND" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512342289122 "|SmartLot|GPIO_1[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[33\] GND " "Pin \"GPIO_1\[33\]\" is stuck at GND" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512342289122 "|SmartLot|GPIO_1[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[34\] GND " "Pin \"GPIO_1\[34\]\" is stuck at GND" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512342289122 "|SmartLot|GPIO_1[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[35\] GND " "Pin \"GPIO_1\[35\]\" is stuck at GND" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512342289122 "|SmartLot|GPIO_1[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512342289122 "|SmartLot|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1512342289122 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1512342289237 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "83 " "83 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1512342290230 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/output_files/SmartLot.map.smsg " "Generated suppressed messages file C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/output_files/SmartLot.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512342290379 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "8 0 2 0 0 " "Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1512342290605 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512342290605 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1512342290671 ""}  } { { "db/audio_clock_altpll.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/audio_clock_altpll.v" 63 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1512342290671 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1512342290681 ""}  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altpll_80u.tdf" 34 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1512342290681 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "41 " "Design contains 41 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342290780 "|SmartLot|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342290780 "|SmartLot|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342290780 "|SmartLot|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342290780 "|SmartLot|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342290780 "|SmartLot|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[1\] " "No output dependent on input pin \"GPIO_0\[1\]\"" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342290780 "|SmartLot|GPIO_0[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[2\] " "No output dependent on input pin \"GPIO_0\[2\]\"" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342290780 "|SmartLot|GPIO_0[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[3\] " "No output dependent on input pin \"GPIO_0\[3\]\"" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342290780 "|SmartLot|GPIO_0[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[4\] " "No output dependent on input pin \"GPIO_0\[4\]\"" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342290780 "|SmartLot|GPIO_0[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[5\] " "No output dependent on input pin \"GPIO_0\[5\]\"" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342290780 "|SmartLot|GPIO_0[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[6\] " "No output dependent on input pin \"GPIO_0\[6\]\"" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342290780 "|SmartLot|GPIO_0[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[7\] " "No output dependent on input pin \"GPIO_0\[7\]\"" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342290780 "|SmartLot|GPIO_0[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[8\] " "No output dependent on input pin \"GPIO_0\[8\]\"" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342290780 "|SmartLot|GPIO_0[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[9\] " "No output dependent on input pin \"GPIO_0\[9\]\"" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342290780 "|SmartLot|GPIO_0[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[10\] " "No output dependent on input pin \"GPIO_0\[10\]\"" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342290780 "|SmartLot|GPIO_0[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[11\] " "No output dependent on input pin \"GPIO_0\[11\]\"" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342290780 "|SmartLot|GPIO_0[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[12\] " "No output dependent on input pin \"GPIO_0\[12\]\"" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342290780 "|SmartLot|GPIO_0[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[13\] " "No output dependent on input pin \"GPIO_0\[13\]\"" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342290780 "|SmartLot|GPIO_0[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[14\] " "No output dependent on input pin \"GPIO_0\[14\]\"" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342290780 "|SmartLot|GPIO_0[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[15\] " "No output dependent on input pin \"GPIO_0\[15\]\"" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342290780 "|SmartLot|GPIO_0[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[16\] " "No output dependent on input pin \"GPIO_0\[16\]\"" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342290780 "|SmartLot|GPIO_0[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[17\] " "No output dependent on input pin \"GPIO_0\[17\]\"" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342290780 "|SmartLot|GPIO_0[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[18\] " "No output dependent on input pin \"GPIO_0\[18\]\"" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342290780 "|SmartLot|GPIO_0[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[19\] " "No output dependent on input pin \"GPIO_0\[19\]\"" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342290780 "|SmartLot|GPIO_0[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[20\] " "No output dependent on input pin \"GPIO_0\[20\]\"" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342290780 "|SmartLot|GPIO_0[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[21\] " "No output dependent on input pin \"GPIO_0\[21\]\"" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342290780 "|SmartLot|GPIO_0[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[22\] " "No output dependent on input pin \"GPIO_0\[22\]\"" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342290780 "|SmartLot|GPIO_0[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[23\] " "No output dependent on input pin \"GPIO_0\[23\]\"" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342290780 "|SmartLot|GPIO_0[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[24\] " "No output dependent on input pin \"GPIO_0\[24\]\"" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342290780 "|SmartLot|GPIO_0[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[25\] " "No output dependent on input pin \"GPIO_0\[25\]\"" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342290780 "|SmartLot|GPIO_0[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[26\] " "No output dependent on input pin \"GPIO_0\[26\]\"" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342290780 "|SmartLot|GPIO_0[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[27\] " "No output dependent on input pin \"GPIO_0\[27\]\"" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342290780 "|SmartLot|GPIO_0[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[28\] " "No output dependent on input pin \"GPIO_0\[28\]\"" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342290780 "|SmartLot|GPIO_0[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[29\] " "No output dependent on input pin \"GPIO_0\[29\]\"" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342290780 "|SmartLot|GPIO_0[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[30\] " "No output dependent on input pin \"GPIO_0\[30\]\"" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342290780 "|SmartLot|GPIO_0[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[31\] " "No output dependent on input pin \"GPIO_0\[31\]\"" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342290780 "|SmartLot|GPIO_0[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[32\] " "No output dependent on input pin \"GPIO_0\[32\]\"" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342290780 "|SmartLot|GPIO_0[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[33\] " "No output dependent on input pin \"GPIO_0\[33\]\"" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342290780 "|SmartLot|GPIO_0[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[34\] " "No output dependent on input pin \"GPIO_0\[34\]\"" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342290780 "|SmartLot|GPIO_0[34]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[35\] " "No output dependent on input pin \"GPIO_0\[35\]\"" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342290780 "|SmartLot|GPIO_0[35]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512342290780 "|SmartLot|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1512342290780 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1560 " "Implemented 1560 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "48 " "Implemented 48 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512342290785 ""} { "Info" "ICUT_CUT_TM_OPINS" "99 " "Implemented 99 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512342290785 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1512342290785 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1191 " "Implemented 1191 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1512342290785 ""} { "Info" "ICUT_CUT_TM_RAMS" "216 " "Implemented 216 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1512342290785 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1512342290785 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512342290785 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 192 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 192 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "744 " "Peak virtual memory: 744 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512342290824 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 03 18:04:50 2017 " "Processing ended: Sun Dec 03 18:04:50 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512342290824 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512342290824 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512342290824 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512342290824 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1512342292085 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512342292087 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 18:04:51 2017 " "Processing started: Sun Dec 03 18:04:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512342292087 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1512342292087 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SmartLot -c SmartLot " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SmartLot -c SmartLot" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1512342292088 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1512342292156 ""}
{ "Info" "0" "" "Project  = SmartLot" {  } {  } 0 0 "Project  = SmartLot" 0 0 "Fitter" 0 0 1512342292156 ""}
{ "Info" "0" "" "Revision = SmartLot" {  } {  } 0 0 "Revision = SmartLot" 0 0 "Fitter" 0 0 1512342292156 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1512342292302 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1512342292302 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SmartLot 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"SmartLot\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1512342292327 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1512342292367 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1512342292367 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1512342292455 ""}  } { { "db/audio_clock_altpll.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/audio_clock_altpll.v" 63 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1512342292455 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1512342292471 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1512342292495 ""}  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/db/altpll_80u.tdf" 34 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1512342292495 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1512342292509 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Crash:Cr0\|altsyncram:altsyncram_component\|altsyncram_o5p1:auto_generated\|ram_block1a0 " "Atom \"Crash:Cr0\|altsyncram:altsyncram_component\|altsyncram_o5p1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1512342292531 "|SmartLot|Crash:Cr0|altsyncram:altsyncram_component|altsyncram_o5p1:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1512342292531 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1512342292991 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1512342293009 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1512342293122 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1512342293165 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 151 " "No exact pin location assignment(s) for 3 pins of 151 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1512342293411 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1512342304723 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y15_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1512342304930 ""} { "Info" "ICCLK_PLL_NAME" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1512342304930 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1512342304930 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|wire_generic_pll1_outclk~CLKENA0 1 global CLKCTRL_G1 " "DE1_SoC_Audio:Audio\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|wire_generic_pll1_outclk~CLKENA0 with 1 fanout uses global clock CLKCTRL_G1" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1512342305100 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|clk\[0\]~CLKENA0 65 global CLKCTRL_G4 " "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|clk\[0\]~CLKENA0 with 65 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1512342305100 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1512342305100 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 813 global CLKCTRL_G0 " "CLOCK_50~inputCLKENA0 with 813 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1512342305100 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1512342305100 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512342305100 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SmartLot.sdc " "Synopsys Design Constraints File file not found: 'SmartLot.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1512342306584 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1512342306584 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1512342306592 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Audio\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1512342306600 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1512342306600 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1512342306600 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1512342306600 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1512342306600 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1512342306612 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1512342306613 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1512342306613 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1512342306665 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512342306667 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512342306672 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1512342306675 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1512342306675 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1512342306676 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1512342306864 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1512342306866 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1512342306866 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1512342307063 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1512342307063 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512342307067 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1512342311754 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1512342312457 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512342315883 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1512342320749 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1512342323363 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512342323363 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1512342325467 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1512342331129 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1512342331129 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1512342336814 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1512342336814 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512342336817 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.68 " "Total time spent on timing analysis during the Fitter is 3.68 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1512342340108 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512342340172 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512342341432 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512342341433 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512342342644 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512342347329 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1512342347730 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "3 " "Following 3 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1512342347759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1512342347759 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/altera/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "SmartLot.v" "" { Text "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/SmartLot.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1512342347759 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1512342347759 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/output_files/SmartLot.fit.smsg " "Generated suppressed messages file C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/output_files/SmartLot.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1512342347895 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 124 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 124 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2586 " "Peak virtual memory: 2586 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512342351311 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 03 18:05:51 2017 " "Processing ended: Sun Dec 03 18:05:51 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512342351311 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512342351311 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:44 " "Total CPU time (on all processors): 00:01:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512342351311 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1512342351311 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1512342352598 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512342352600 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 18:05:52 2017 " "Processing started: Sun Dec 03 18:05:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512342352600 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1512342352600 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SmartLot -c SmartLot " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SmartLot -c SmartLot" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1512342352600 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1512342353390 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1512342359973 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "732 " "Peak virtual memory: 732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512342360337 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 03 18:06:00 2017 " "Processing ended: Sun Dec 03 18:06:00 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512342360337 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512342360337 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512342360337 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1512342360337 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1512342361111 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1512342361695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512342361697 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 18:06:01 2017 " "Processing started: Sun Dec 03 18:06:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512342361697 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342361697 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SmartLot -c SmartLot " "Command: quartus_sta SmartLot -c SmartLot" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342361697 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1512342361761 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342362472 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342362472 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342362510 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342362510 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SmartLot.sdc " "Synopsys Design Constraints File file not found: 'SmartLot.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342363131 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342363132 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1512342363143 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Audio\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 24 -duty_cycle 50.00 -name \{Audio\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{Audio\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{Audio\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 24 -duty_cycle 50.00 -name \{Audio\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{Audio\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1512342363143 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1512342363143 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1512342363143 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342363143 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342363144 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DE1_SoC_Audio:Audio\|avconf:avc\|mI2C_CTRL_CLK DE1_SoC_Audio:Audio\|avconf:avc\|mI2C_CTRL_CLK " "create_clock -period 1.000 -name DE1_SoC_Audio:Audio\|avconf:avc\|mI2C_CTRL_CLK DE1_SoC_Audio:Audio\|avconf:avc\|mI2C_CTRL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1512342363145 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342363145 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Audio\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1512342363156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1512342363156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1512342363156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1512342363156 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342363156 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342363161 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342363176 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1512342363177 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1512342363187 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1512342363248 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342363248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.932 " "Worst-case setup slack is -5.932" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342363250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342363250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.932            -273.998 DE1_SoC_Audio:Audio\|avconf:avc\|mI2C_CTRL_CLK  " "   -5.932            -273.998 DE1_SoC_Audio:Audio\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342363250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.185              -4.185 CLOCK_50  " "   -4.185              -4.185 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342363250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.145               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   32.145               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342363250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342363250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.298 " "Worst-case hold slack is 0.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342363260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342363260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 CLOCK_50  " "    0.298               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342363260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.407               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342363260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 DE1_SoC_Audio:Audio\|avconf:avc\|mI2C_CTRL_CLK  " "    0.448               0.000 DE1_SoC_Audio:Audio\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342363260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342363260 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.246 " "Worst-case recovery slack is -6.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342363265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342363265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.246            -180.154 DE1_SoC_Audio:Audio\|avconf:avc\|mI2C_CTRL_CLK  " "   -6.246            -180.154 DE1_SoC_Audio:Audio\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342363265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.602               0.000 CLOCK_50  " "   15.602               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342363265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342363265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.645 " "Worst-case removal slack is 1.645" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342363270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342363270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.645               0.000 CLOCK_50  " "    1.645               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342363270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.067               0.000 DE1_SoC_Audio:Audio\|avconf:avc\|mI2C_CTRL_CLK  " "    4.067               0.000 DE1_SoC_Audio:Audio\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342363270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342363270 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342363273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342363273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -35.074 DE1_SoC_Audio:Audio\|avconf:avc\|mI2C_CTRL_CLK  " "   -0.394             -35.074 DE1_SoC_Audio:Audio\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342363273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342363273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.830               0.000 CLOCK_50  " "    8.830               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342363273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.770               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.770               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342363273 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342363273 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1512342363300 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342363340 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342365578 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Audio\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1512342365736 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1512342365736 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1512342365736 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1512342365736 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342365736 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342365750 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1512342365781 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342365781 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.969 " "Worst-case setup slack is -5.969" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342365783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342365783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.969            -276.192 DE1_SoC_Audio:Audio\|avconf:avc\|mI2C_CTRL_CLK  " "   -5.969            -276.192 DE1_SoC_Audio:Audio\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342365783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.014              -4.014 CLOCK_50  " "   -4.014              -4.014 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342365783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.497               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   32.497               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342365783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342365783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.283 " "Worst-case hold slack is 0.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342365792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342365792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 CLOCK_50  " "    0.283               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342365792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.401               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342365792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.462               0.000 DE1_SoC_Audio:Audio\|avconf:avc\|mI2C_CTRL_CLK  " "    0.462               0.000 DE1_SoC_Audio:Audio\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342365792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342365792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.367 " "Worst-case recovery slack is -6.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342365797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342365797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.367            -183.803 DE1_SoC_Audio:Audio\|avconf:avc\|mI2C_CTRL_CLK  " "   -6.367            -183.803 DE1_SoC_Audio:Audio\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342365797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.405               0.000 CLOCK_50  " "   15.405               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342365797 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342365797 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.679 " "Worst-case removal slack is 1.679" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342365802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342365802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.679               0.000 CLOCK_50  " "    1.679               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342365802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.153               0.000 DE1_SoC_Audio:Audio\|avconf:avc\|mI2C_CTRL_CLK  " "    4.153               0.000 DE1_SoC_Audio:Audio\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342365802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342365802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342365804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342365804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -34.539 DE1_SoC_Audio:Audio\|avconf:avc\|mI2C_CTRL_CLK  " "   -0.394             -34.539 DE1_SoC_Audio:Audio\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342365804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342365804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.786               0.000 CLOCK_50  " "    8.786               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342365804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.748               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.748               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342365804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342365804 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1512342365831 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342365988 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342368276 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Audio\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1512342368442 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1512342368442 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1512342368442 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1512342368442 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342368442 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342368457 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1512342368466 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342368466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.252 " "Worst-case setup slack is -3.252" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342368467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342368467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.252              -3.252 CLOCK_50  " "   -3.252              -3.252 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342368467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.074            -135.198 DE1_SoC_Audio:Audio\|avconf:avc\|mI2C_CTRL_CLK  " "   -3.074            -135.198 DE1_SoC_Audio:Audio\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342368467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.224               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   34.224               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342368467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342368467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.164 " "Worst-case hold slack is 0.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342368477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342368477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 DE1_SoC_Audio:Audio\|avconf:avc\|mI2C_CTRL_CLK  " "    0.164               0.000 DE1_SoC_Audio:Audio\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342368477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 CLOCK_50  " "    0.181               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342368477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.242               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342368477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342368477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.252 " "Worst-case recovery slack is -3.252" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342368481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342368481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.252             -92.611 DE1_SoC_Audio:Audio\|avconf:avc\|mI2C_CTRL_CLK  " "   -3.252             -92.611 DE1_SoC_Audio:Audio\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342368481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.360               0.000 CLOCK_50  " "   17.360               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342368481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342368481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.026 " "Worst-case removal slack is 1.026" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342368486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342368486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.026               0.000 CLOCK_50  " "    1.026               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342368486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.185               0.000 DE1_SoC_Audio:Audio\|avconf:avc\|mI2C_CTRL_CLK  " "    2.185               0.000 DE1_SoC_Audio:Audio\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342368486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342368486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.060 " "Worst-case minimum pulse width slack is 0.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342368488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342368488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.060               0.000 DE1_SoC_Audio:Audio\|avconf:avc\|mI2C_CTRL_CLK  " "    0.060               0.000 DE1_SoC_Audio:Audio\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342368488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342368488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.818               0.000 CLOCK_50  " "    8.818               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342368488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.887               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.887               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342368488 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342368488 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1512342368517 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Audio\|Audio_Controller\|Audio_Clock\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1512342368747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1512342368747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1512342368747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1512342368747 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342368747 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342368762 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1512342368771 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342368771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.945 " "Worst-case setup slack is -2.945" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342368772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342368772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.945            -127.888 DE1_SoC_Audio:Audio\|avconf:avc\|mI2C_CTRL_CLK  " "   -2.945            -127.888 DE1_SoC_Audio:Audio\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342368772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.734              -2.734 CLOCK_50  " "   -2.734              -2.734 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342368772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.980               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   34.980               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342368772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342368772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.154 " "Worst-case hold slack is 0.154" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342368782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342368782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 DE1_SoC_Audio:Audio\|avconf:avc\|mI2C_CTRL_CLK  " "    0.154               0.000 DE1_SoC_Audio:Audio\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342368782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 CLOCK_50  " "    0.171               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342368782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.215               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342368782 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342368782 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.137 " "Worst-case recovery slack is -3.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342368786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342368786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.137             -89.913 DE1_SoC_Audio:Audio\|avconf:avc\|mI2C_CTRL_CLK  " "   -3.137             -89.913 DE1_SoC_Audio:Audio\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342368786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.382               0.000 CLOCK_50  " "   17.382               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342368786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342368786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.920 " "Worst-case removal slack is 0.920" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342368791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342368791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.920               0.000 CLOCK_50  " "    0.920               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342368791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.137               0.000 DE1_SoC_Audio:Audio\|avconf:avc\|mI2C_CTRL_CLK  " "    2.137               0.000 DE1_SoC_Audio:Audio\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342368791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342368791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.083 " "Worst-case minimum pulse width slack is 0.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342368794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342368794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.083               0.000 DE1_SoC_Audio:Audio\|avconf:avc\|mI2C_CTRL_CLK  " "    0.083               0.000 DE1_SoC_Audio:Audio\|avconf:avc\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342368794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342368794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.813               0.000 CLOCK_50  " "    8.813               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342368794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.885               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.885               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512342368794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342368794 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342370932 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342370936 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1087 " "Peak virtual memory: 1087 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512342371008 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 03 18:06:11 2017 " "Processing ended: Sun Dec 03 18:06:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512342371008 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512342371008 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512342371008 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342371008 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512342372126 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512342372128 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 18:06:11 2017 " "Processing started: Sun Dec 03 18:06:11 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512342372128 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1512342372128 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SmartLot -c SmartLot " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SmartLot -c SmartLot" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1512342372128 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1512342373061 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1512342373117 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SmartLot.vo C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/simulation/modelsim/ simulation " "Generated file SmartLot.vo in folder \"C:/Users/Hooman/Documents/School/ECE241Labs/SmartLot/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512342373890 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "744 " "Peak virtual memory: 744 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512342374003 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 03 18:06:14 2017 " "Processing ended: Sun Dec 03 18:06:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512342374003 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512342374003 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512342374003 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1512342374003 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 325 s " "Quartus Prime Full Compilation was successful. 0 errors, 325 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1512342374648 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512342381009 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512342381012 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 18:06:20 2017 " "Processing started: Sun Dec 03 18:06:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512342381012 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1512342381012 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp SmartLot -c SmartLot --netlist_type=sgate " "Command: quartus_npp SmartLot -c SmartLot --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1512342381012 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1512342381137 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "414 " "Peak virtual memory: 414 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512342381387 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 03 18:06:21 2017 " "Processing ended: Sun Dec 03 18:06:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512342381387 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512342381387 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512342381387 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1512342381387 ""}
