
signal_generator.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000080  00800100  00000350  000003e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000350  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000008a  00800180  00800180  00000464  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000464  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000494  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000e8  00000000  00000000  000004d4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000f90  00000000  00000000  000005bc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000008d4  00000000  00000000  0000154c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000006b7  00000000  00000000  00001e20  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000204  00000000  00000000  000024d8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000005a0  00000000  00000000  000026dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000004de  00000000  00000000  00002c7c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000c0  00000000  00000000  0000315a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  38:	0c 94 de 00 	jmp	0x1bc	; 0x1bc <__vector_14>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 3a 01 	jmp	0x274	; 0x274 <__vector_18>
  4c:	0c 94 68 01 	jmp	0x2d0	; 0x2d0 <__vector_19>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	e0 e5       	ldi	r30, 0x50	; 80
  7c:	f3 e0       	ldi	r31, 0x03	; 3
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	a0 38       	cpi	r26, 0x80	; 128
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	22 e0       	ldi	r18, 0x02	; 2
  8c:	a0 e8       	ldi	r26, 0x80	; 128
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	aa 30       	cpi	r26, 0x0A	; 10
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 6c 00 	call	0xd8	; 0xd8 <main>
  9e:	0c 94 a6 01 	jmp	0x34c	; 0x34c <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <GPIO_config_output>:
/* GPIO_config_input_pullup */
void GPIO_config_input_pullup(volatile uint8_t *reg_name, uint8_t pin_num)
{
    *reg_name = *reg_name & ~(1<<pin_num);  // Data Direction Register
    *reg_name++;                    // Change pointer to Data Register
    *reg_name = *reg_name | (1<<pin_num);   // Data Register
  a6:	fc 01       	movw	r30, r24
  a8:	40 81       	ld	r20, Z
  aa:	21 e0       	ldi	r18, 0x01	; 1
  ac:	30 e0       	ldi	r19, 0x00	; 0
  ae:	02 c0       	rjmp	.+4      	; 0xb4 <GPIO_config_output+0xe>
  b0:	22 0f       	add	r18, r18
  b2:	33 1f       	adc	r19, r19
  b4:	6a 95       	dec	r22
  b6:	e2 f7       	brpl	.-8      	; 0xb0 <GPIO_config_output+0xa>
  b8:	24 2b       	or	r18, r20
  ba:	20 83       	st	Z, r18
  bc:	08 95       	ret

000000be <GPIO_write_low>:

/*--------------------------------------------------------------------*/

/* GPIO_write_low */
void GPIO_write_low(volatile uint8_t *reg_name, uint8_t pin_num)
{
  be:	fc 01       	movw	r30, r24
    *reg_name = *reg_name & ~(1<<pin_num); // Write low-value to a set bit in given register
  c0:	90 81       	ld	r25, Z
  c2:	21 e0       	ldi	r18, 0x01	; 1
  c4:	30 e0       	ldi	r19, 0x00	; 0
  c6:	02 c0       	rjmp	.+4      	; 0xcc <GPIO_write_low+0xe>
  c8:	22 0f       	add	r18, r18
  ca:	33 1f       	adc	r19, r19
  cc:	6a 95       	dec	r22
  ce:	e2 f7       	brpl	.-8      	; 0xc8 <GPIO_write_low+0xa>
  d0:	20 95       	com	r18
  d2:	29 23       	and	r18, r25
  d4:	20 83       	st	Z, r18
  d6:	08 95       	ret

000000d8 <main>:


int main(void)
{
	//############# TIMER/COUNTER0 SETTINGS
	TIM0_set_mode_CTC();			// Set timer to CTC mode
  d8:	85 b5       	in	r24, 0x25	; 37
  da:	87 7f       	andi	r24, 0xF7	; 247
  dc:	85 bd       	out	0x25, r24	; 37
  de:	84 b5       	in	r24, 0x24	; 36
  e0:	82 60       	ori	r24, 0x02	; 2
  e2:	84 bd       	out	0x24, r24	; 36
  e4:	84 b5       	in	r24, 0x24	; 36
  e6:	8e 7f       	andi	r24, 0xFE	; 254
  e8:	84 bd       	out	0x24, r24	; 36
	TIM0_overflow_16us();
  ea:	85 b5       	in	r24, 0x25	; 37
  ec:	89 7f       	andi	r24, 0xF9	; 249
  ee:	85 bd       	out	0x25, r24	; 37
  f0:	85 b5       	in	r24, 0x25	; 37
  f2:	81 60       	ori	r24, 0x01	; 1
  f4:	85 bd       	out	0x25, r24	; 37
	TIM0_CTC_A_interrupt_enable();	// Interrupt enable
  f6:	ee e6       	ldi	r30, 0x6E	; 110
  f8:	f0 e0       	ldi	r31, 0x00	; 0
  fa:	80 81       	ld	r24, Z
  fc:	82 60       	ori	r24, 0x02	; 2
  fe:	80 83       	st	Z, r24
	OCR0A = COMP_REG_A_MASK;		// Set Compare register A mask for 1 MHz frequency
 100:	8f e1       	ldi	r24, 0x1F	; 31
 102:	87 bd       	out	0x27, r24	; 39
	GPIO_config_output(&DDRC, PC0);
 104:	60 e0       	ldi	r22, 0x00	; 0
 106:	87 e2       	ldi	r24, 0x27	; 39
 108:	90 e0       	ldi	r25, 0x00	; 0
 10a:	0e 94 53 00 	call	0xa6	; 0xa6 <GPIO_config_output>
	GPIO_write_low(&PORTC, PC0);
 10e:	60 e0       	ldi	r22, 0x00	; 0
 110:	88 e2       	ldi	r24, 0x28	; 40
 112:	90 e0       	ldi	r25, 0x00	; 0
 114:	0e 94 5f 00 	call	0xbe	; 0xbe <GPIO_write_low>
	// SET output pins for R2R ladder
	GPIO_config_output(&DDRB, R0);
 118:	60 e0       	ldi	r22, 0x00	; 0
 11a:	84 e2       	ldi	r24, 0x24	; 36
 11c:	90 e0       	ldi	r25, 0x00	; 0
 11e:	0e 94 53 00 	call	0xa6	; 0xa6 <GPIO_config_output>
	GPIO_write_low(&PORTB, R0);
 122:	60 e0       	ldi	r22, 0x00	; 0
 124:	85 e2       	ldi	r24, 0x25	; 37
 126:	90 e0       	ldi	r25, 0x00	; 0
 128:	0e 94 5f 00 	call	0xbe	; 0xbe <GPIO_write_low>
	GPIO_config_output(&DDRB, R1);
 12c:	61 e0       	ldi	r22, 0x01	; 1
 12e:	84 e2       	ldi	r24, 0x24	; 36
 130:	90 e0       	ldi	r25, 0x00	; 0
 132:	0e 94 53 00 	call	0xa6	; 0xa6 <GPIO_config_output>
	GPIO_write_low(&PORTB, R1);
 136:	61 e0       	ldi	r22, 0x01	; 1
 138:	85 e2       	ldi	r24, 0x25	; 37
 13a:	90 e0       	ldi	r25, 0x00	; 0
 13c:	0e 94 5f 00 	call	0xbe	; 0xbe <GPIO_write_low>
	GPIO_config_output(&DDRB, R2);
 140:	62 e0       	ldi	r22, 0x02	; 2
 142:	84 e2       	ldi	r24, 0x24	; 36
 144:	90 e0       	ldi	r25, 0x00	; 0
 146:	0e 94 53 00 	call	0xa6	; 0xa6 <GPIO_config_output>
	GPIO_write_low(&PORTB, R2);
 14a:	62 e0       	ldi	r22, 0x02	; 2
 14c:	85 e2       	ldi	r24, 0x25	; 37
 14e:	90 e0       	ldi	r25, 0x00	; 0
 150:	0e 94 5f 00 	call	0xbe	; 0xbe <GPIO_write_low>
	GPIO_config_output(&DDRB, R3);
 154:	63 e0       	ldi	r22, 0x03	; 3
 156:	84 e2       	ldi	r24, 0x24	; 36
 158:	90 e0       	ldi	r25, 0x00	; 0
 15a:	0e 94 53 00 	call	0xa6	; 0xa6 <GPIO_config_output>
	GPIO_write_low(&PORTB, R3);
 15e:	63 e0       	ldi	r22, 0x03	; 3
 160:	85 e2       	ldi	r24, 0x25	; 37
 162:	90 e0       	ldi	r25, 0x00	; 0
 164:	0e 94 5f 00 	call	0xbe	; 0xbe <GPIO_write_low>
	GPIO_config_output(&DDRB, R4);
 168:	64 e0       	ldi	r22, 0x04	; 4
 16a:	84 e2       	ldi	r24, 0x24	; 36
 16c:	90 e0       	ldi	r25, 0x00	; 0
 16e:	0e 94 53 00 	call	0xa6	; 0xa6 <GPIO_config_output>
	GPIO_write_low(&PORTB, R4);
 172:	64 e0       	ldi	r22, 0x04	; 4
 174:	85 e2       	ldi	r24, 0x25	; 37
 176:	90 e0       	ldi	r25, 0x00	; 0
 178:	0e 94 5f 00 	call	0xbe	; 0xbe <GPIO_write_low>
	GPIO_config_output(&DDRB, R5);
 17c:	65 e0       	ldi	r22, 0x05	; 5
 17e:	84 e2       	ldi	r24, 0x24	; 36
 180:	90 e0       	ldi	r25, 0x00	; 0
 182:	0e 94 53 00 	call	0xa6	; 0xa6 <GPIO_config_output>
	GPIO_write_low(&PORTB, R5);
 186:	65 e0       	ldi	r22, 0x05	; 5
 188:	85 e2       	ldi	r24, 0x25	; 37
 18a:	90 e0       	ldi	r25, 0x00	; 0
 18c:	0e 94 5f 00 	call	0xbe	; 0xbe <GPIO_write_low>
	GPIO_config_output(&DDRD, R6);
 190:	66 e0       	ldi	r22, 0x06	; 6
 192:	8a e2       	ldi	r24, 0x2A	; 42
 194:	90 e0       	ldi	r25, 0x00	; 0
 196:	0e 94 53 00 	call	0xa6	; 0xa6 <GPIO_config_output>
	GPIO_write_low(&PORTD, R6);
 19a:	66 e0       	ldi	r22, 0x06	; 6
 19c:	8b e2       	ldi	r24, 0x2B	; 43
 19e:	90 e0       	ldi	r25, 0x00	; 0
 1a0:	0e 94 5f 00 	call	0xbe	; 0xbe <GPIO_write_low>
	GPIO_config_output(&DDRD, R7);
 1a4:	67 e0       	ldi	r22, 0x07	; 7
 1a6:	8a e2       	ldi	r24, 0x2A	; 42
 1a8:	90 e0       	ldi	r25, 0x00	; 0
 1aa:	0e 94 53 00 	call	0xa6	; 0xa6 <GPIO_config_output>
	GPIO_write_low(&PORTD, R7);
 1ae:	67 e0       	ldi	r22, 0x07	; 7
 1b0:	8b e2       	ldi	r24, 0x2B	; 43
 1b2:	90 e0       	ldi	r25, 0x00	; 0
 1b4:	0e 94 5f 00 	call	0xbe	; 0xbe <GPIO_write_low>
	
	// Enables interrupts by setting the global interrupt mask
	sei();
 1b8:	78 94       	sei
 1ba:	ff cf       	rjmp	.-2      	; 0x1ba <main+0xe2>

000001bc <__vector_14>:

    }
}

ISR(TIMER0_COMPA_vect)
{
 1bc:	1f 92       	push	r1
 1be:	0f 92       	push	r0
 1c0:	0f b6       	in	r0, 0x3f	; 63
 1c2:	0f 92       	push	r0
 1c4:	11 24       	eor	r1, r1
 1c6:	2f 93       	push	r18
 1c8:	3f 93       	push	r19
 1ca:	4f 93       	push	r20
 1cc:	5f 93       	push	r21
 1ce:	6f 93       	push	r22
 1d0:	7f 93       	push	r23
 1d2:	8f 93       	push	r24
 1d4:	9f 93       	push	r25
 1d6:	af 93       	push	r26
 1d8:	bf 93       	push	r27
 1da:	ef 93       	push	r30
 1dc:	ff 93       	push	r31
	0b11111110,    // sample128
};
		// return amplitude value based on currently pressed button
		
		//signal_amplitude = (sample_cnt_1);				  // sawwtooth signal generation
		signal_amplitude = lookup_table[gen_sig_sample_id(&sample_cnt_1, 1000)];
 1de:	68 ee       	ldi	r22, 0xE8	; 232
 1e0:	73 e0       	ldi	r23, 0x03	; 3
 1e2:	83 e8       	ldi	r24, 0x83	; 131
 1e4:	91 e0       	ldi	r25, 0x01	; 1
 1e6:	0e 94 2d 01 	call	0x25a	; 0x25a <gen_sig_sample_id>
 1ea:	80 50       	subi	r24, 0x00	; 0
 1ec:	9f 4f       	sbci	r25, 0xFF	; 255
 1ee:	fc 01       	movw	r30, r24
 1f0:	80 81       	ld	r24, Z
 1f2:	80 93 82 01 	sts	0x0182, r24	; 0x800182 <signal_amplitude.1994>
		//signal_amplitude = sinus_gen(&lookup_table, gen_sig_sample_id(&sample_cnt_1, 1000));	  // sinus gegeration test
		//keys are index from 0 to 15, thus row frquency (index 0-3) is given by: key/4; and and column frequency (index 4-7)  is given by: 4 + key % 4;
		//signal_amplitude = (sinus_table[gen_sig_sample_id(&sample_cnt_1, &samples_set[key/4])] + sinus_table[gen_sig_sample_id(&sample_cnt_2, &samples_set[4 + (key % 4)])])/2;  
		sample_cnt_1 = sample_cnt_1 + 1;
 1f6:	20 91 83 01 	lds	r18, 0x0183	; 0x800183 <sample_cnt_1.1995>
 1fa:	30 91 84 01 	lds	r19, 0x0184	; 0x800184 <sample_cnt_1.1995+0x1>
 1fe:	2f 5f       	subi	r18, 0xFF	; 255
 200:	3f 4f       	sbci	r19, 0xFF	; 255
 202:	30 93 84 01 	sts	0x0184, r19	; 0x800184 <sample_cnt_1.1995+0x1>
 206:	20 93 83 01 	sts	0x0183, r18	; 0x800183 <sample_cnt_1.1995>
		sample_cnt_2 = sample_cnt_2 + 1;
 20a:	40 91 80 01 	lds	r20, 0x0180	; 0x800180 <__data_end>
 20e:	50 91 81 01 	lds	r21, 0x0181	; 0x800181 <__data_end+0x1>
 212:	4f 5f       	subi	r20, 0xFF	; 255
 214:	5f 4f       	sbci	r21, 0xFF	; 255
 216:	50 93 81 01 	sts	0x0181, r21	; 0x800181 <__data_end+0x1>
 21a:	40 93 80 01 	sts	0x0180, r20	; 0x800180 <__data_end>
		if(sample_cnt_1 > 511) sample_cnt_1 = 0;		  // reseting counter, test purposes
 21e:	21 15       	cp	r18, r1
 220:	32 40       	sbci	r19, 0x02	; 2
 222:	20 f0       	brcs	.+8      	; 0x22c <__vector_14+0x70>
 224:	10 92 84 01 	sts	0x0184, r1	; 0x800184 <sample_cnt_1.1995+0x1>
 228:	10 92 83 01 	sts	0x0183, r1	; 0x800183 <sample_cnt_1.1995>
		PORTB = signal_amplitude & 0b00111111;
 22c:	8f 73       	andi	r24, 0x3F	; 63
 22e:	85 b9       	out	0x05, r24	; 5
		PORTD = signal_amplitude & 0b11000000;
 230:	80 91 82 01 	lds	r24, 0x0182	; 0x800182 <signal_amplitude.1994>
 234:	80 7c       	andi	r24, 0xC0	; 192
 236:	8b b9       	out	0x0b, r24	; 11
}
 238:	ff 91       	pop	r31
 23a:	ef 91       	pop	r30
 23c:	bf 91       	pop	r27
 23e:	af 91       	pop	r26
 240:	9f 91       	pop	r25
 242:	8f 91       	pop	r24
 244:	7f 91       	pop	r23
 246:	6f 91       	pop	r22
 248:	5f 91       	pop	r21
 24a:	4f 91       	pop	r20
 24c:	3f 91       	pop	r19
 24e:	2f 91       	pop	r18
 250:	0f 90       	pop	r0
 252:	0f be       	out	0x3f, r0	; 63
 254:	0f 90       	pop	r0
 256:	1f 90       	pop	r1
 258:	18 95       	reti

0000025a <gen_sig_sample_id>:
#include "signal_generator.h"

/* Function definitions ----------------------------------------*/

uint16_t gen_sig_sample_id(uint16_t *cnt, uint16_t freq)
{
 25a:	fc 01       	movw	r30, r24
	uint8_t sample = 512*(195/freq);
	uint16_t sample_out = ((*cnt/sample)*512) ;  // vypocet vzorku, ktery se ma zpracovat. Jelikoz je pouzity jako index v lookup table
 25c:	80 81       	ld	r24, Z
 25e:	91 81       	ldd	r25, Z+1	; 0x01
 260:	60 e0       	ldi	r22, 0x00	; 0
 262:	70 e0       	ldi	r23, 0x00	; 0
 264:	0e 94 92 01 	call	0x324	; 0x324 <__udivmodhi4>
	if(*cnt >= sample) *cnt = 0;
 268:	11 82       	std	Z+1, r1	; 0x01
 26a:	10 82       	st	Z, r1
	return sample_out;
}
 26c:	80 e0       	ldi	r24, 0x00	; 0
 26e:	96 2f       	mov	r25, r22
 270:	99 0f       	add	r25, r25
 272:	08 95       	ret

00000274 <__vector_18>:

/*************************************************************************
 * Function: UART Receive Complete interrupt
 * Purpose:  called when the UART has received a character
 **************************************************************************/
{
 274:	1f 92       	push	r1
 276:	0f 92       	push	r0
 278:	0f b6       	in	r0, 0x3f	; 63
 27a:	0f 92       	push	r0
 27c:	11 24       	eor	r1, r1
 27e:	2f 93       	push	r18
 280:	8f 93       	push	r24
 282:	9f 93       	push	r25
 284:	ef 93       	push	r30
 286:	ff 93       	push	r31
    unsigned char usr;
    unsigned char lastRxError = 0;


    /* read UART status register and UART data register */
    usr  = UART0_STATUS;
 288:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__DATA_REGION_ORIGIN__+0x60>
    data = UART0_DATA;
 28c:	20 91 c6 00 	lds	r18, 0x00C6	; 0x8000c6 <__DATA_REGION_ORIGIN__+0x66>

    /* get FEn (Frame Error) DORn (Data OverRun) UPEn (USART Parity Error) bits */
    #if defined(FE) && defined(DOR) && defined(UPE)
    lastRxError = usr & (_BV(FE) | _BV(DOR) | _BV(UPE) );
    #elif defined(FE0) && defined(DOR0) && defined(UPE0)
    lastRxError = usr & (_BV(FE0) | _BV(DOR0) | _BV(UPE0) );
 290:	8c 71       	andi	r24, 0x1C	; 28
    #elif defined(FE) && defined(DOR)
    lastRxError = usr & (_BV(FE) | _BV(DOR) );
    #endif

    /* calculate buffer index */
    tmphead = ( UART_RxHead + 1) & UART_RX_BUFFER_MASK;
 292:	e0 91 87 01 	lds	r30, 0x0187	; 0x800187 <UART_RxHead>
 296:	ef 5f       	subi	r30, 0xFF	; 255
 298:	ef 73       	andi	r30, 0x3F	; 63

    if (tmphead == UART_RxTail)
 29a:	90 91 86 01 	lds	r25, 0x0186	; 0x800186 <UART_RxTail>
 29e:	e9 17       	cp	r30, r25
 2a0:	39 f0       	breq	.+14     	; 0x2b0 <__vector_18+0x3c>
        lastRxError = UART_BUFFER_OVERFLOW >> 8;
    }
    else
    {
        /* store new index */
        UART_RxHead = tmphead;
 2a2:	e0 93 87 01 	sts	0x0187, r30	; 0x800187 <UART_RxHead>
        /* store received data in buffer */
        UART_RxBuf[tmphead] = data;
 2a6:	f0 e0       	ldi	r31, 0x00	; 0
 2a8:	e6 57       	subi	r30, 0x76	; 118
 2aa:	fe 4f       	sbci	r31, 0xFE	; 254
 2ac:	20 83       	st	Z, r18
 2ae:	01 c0       	rjmp	.+2      	; 0x2b2 <__vector_18+0x3e>
    tmphead = ( UART_RxHead + 1) & UART_RX_BUFFER_MASK;

    if (tmphead == UART_RxTail)
    {
        /* error: receive buffer overflow */
        lastRxError = UART_BUFFER_OVERFLOW >> 8;
 2b0:	82 e0       	ldi	r24, 0x02	; 2
        /* store new index */
        UART_RxHead = tmphead;
        /* store received data in buffer */
        UART_RxBuf[tmphead] = data;
    }
    UART_LastRxError |= lastRxError;
 2b2:	90 91 85 01 	lds	r25, 0x0185	; 0x800185 <UART_LastRxError>
 2b6:	89 2b       	or	r24, r25
 2b8:	80 93 85 01 	sts	0x0185, r24	; 0x800185 <UART_LastRxError>
}
 2bc:	ff 91       	pop	r31
 2be:	ef 91       	pop	r30
 2c0:	9f 91       	pop	r25
 2c2:	8f 91       	pop	r24
 2c4:	2f 91       	pop	r18
 2c6:	0f 90       	pop	r0
 2c8:	0f be       	out	0x3f, r0	; 63
 2ca:	0f 90       	pop	r0
 2cc:	1f 90       	pop	r1
 2ce:	18 95       	reti

000002d0 <__vector_19>:

/*************************************************************************
 * Function: UART Data Register Empty interrupt
 * Purpose:  called when the UART is ready to transmit the next byte
 **************************************************************************/
{
 2d0:	1f 92       	push	r1
 2d2:	0f 92       	push	r0
 2d4:	0f b6       	in	r0, 0x3f	; 63
 2d6:	0f 92       	push	r0
 2d8:	11 24       	eor	r1, r1
 2da:	8f 93       	push	r24
 2dc:	9f 93       	push	r25
 2de:	ef 93       	push	r30
 2e0:	ff 93       	push	r31
    unsigned char tmptail;


    if (UART_TxHead != UART_TxTail)
 2e2:	90 91 89 01 	lds	r25, 0x0189	; 0x800189 <UART_TxHead>
 2e6:	80 91 88 01 	lds	r24, 0x0188	; 0x800188 <UART_TxTail>
 2ea:	98 17       	cp	r25, r24
 2ec:	69 f0       	breq	.+26     	; 0x308 <__vector_19+0x38>
    {
        /* calculate and store new buffer index */
        tmptail     = (UART_TxTail + 1) & UART_TX_BUFFER_MASK;
 2ee:	e0 91 88 01 	lds	r30, 0x0188	; 0x800188 <UART_TxTail>
 2f2:	ef 5f       	subi	r30, 0xFF	; 255
 2f4:	ef 73       	andi	r30, 0x3F	; 63
        UART_TxTail = tmptail;
 2f6:	e0 93 88 01 	sts	0x0188, r30	; 0x800188 <UART_TxTail>
        /* get one byte from buffer and write it to UART */
        UART0_DATA = UART_TxBuf[tmptail]; /* start transmission */
 2fa:	f0 e0       	ldi	r31, 0x00	; 0
 2fc:	e6 53       	subi	r30, 0x36	; 54
 2fe:	fe 4f       	sbci	r31, 0xFE	; 254
 300:	80 81       	ld	r24, Z
 302:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__DATA_REGION_ORIGIN__+0x66>
 306:	05 c0       	rjmp	.+10     	; 0x312 <__vector_19+0x42>
    }
    else
    {
        /* tx buffer empty, disable UDRE interrupt */
        UART0_CONTROL &= ~_BV(UART0_UDRIE);
 308:	e1 ec       	ldi	r30, 0xC1	; 193
 30a:	f0 e0       	ldi	r31, 0x00	; 0
 30c:	80 81       	ld	r24, Z
 30e:	8f 7d       	andi	r24, 0xDF	; 223
 310:	80 83       	st	Z, r24
    }
}
 312:	ff 91       	pop	r31
 314:	ef 91       	pop	r30
 316:	9f 91       	pop	r25
 318:	8f 91       	pop	r24
 31a:	0f 90       	pop	r0
 31c:	0f be       	out	0x3f, r0	; 63
 31e:	0f 90       	pop	r0
 320:	1f 90       	pop	r1
 322:	18 95       	reti

00000324 <__udivmodhi4>:
 324:	aa 1b       	sub	r26, r26
 326:	bb 1b       	sub	r27, r27
 328:	51 e1       	ldi	r21, 0x11	; 17
 32a:	07 c0       	rjmp	.+14     	; 0x33a <__udivmodhi4_ep>

0000032c <__udivmodhi4_loop>:
 32c:	aa 1f       	adc	r26, r26
 32e:	bb 1f       	adc	r27, r27
 330:	a6 17       	cp	r26, r22
 332:	b7 07       	cpc	r27, r23
 334:	10 f0       	brcs	.+4      	; 0x33a <__udivmodhi4_ep>
 336:	a6 1b       	sub	r26, r22
 338:	b7 0b       	sbc	r27, r23

0000033a <__udivmodhi4_ep>:
 33a:	88 1f       	adc	r24, r24
 33c:	99 1f       	adc	r25, r25
 33e:	5a 95       	dec	r21
 340:	a9 f7       	brne	.-22     	; 0x32c <__udivmodhi4_loop>
 342:	80 95       	com	r24
 344:	90 95       	com	r25
 346:	bc 01       	movw	r22, r24
 348:	cd 01       	movw	r24, r26
 34a:	08 95       	ret

0000034c <_exit>:
 34c:	f8 94       	cli

0000034e <__stop_program>:
 34e:	ff cf       	rjmp	.-2      	; 0x34e <__stop_program>
