$date
	Sun Oct 23 00:05:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#555932
b11001 !
1"
#555934
b11001 &
b11001 %
1$
#555935
0"
#555938
b1001100 &
b1001100 %
#555942
b100110 &
b100110 %
#555946
b10011 &
b10011 %
#555950
b111010 &
b111010 %
#555954
b11101 &
b11101 %
#555958
b1011000 &
b1011000 %
#555962
b101100 &
b101100 %
#555966
b10110 &
b10110 %
#555970
b1011 &
b1011 %
#555974
b100010 &
b100010 %
#555978
b10001 &
b10001 %
#555982
b110100 &
b110100 %
#555986
b11010 &
b11010 %
#555990
b1101 &
b1101 %
#555994
b101000 &
b101000 %
#555998
b10100 &
b10100 %
#556002
b1010 &
b1010 %
#556006
b101 &
b101 %
#556010
b10000 &
b10000 %
#556014
b1000 &
b1000 %
#556018
b100 &
b100 %
#556022
b10 &
b10 %
#556026
b1 &
b1 %
1#
#556030
b0 &
0#
b0 %
0$
#1573510
b101 &
b101 %
1$
b101 !
1"
#1573511
0"
#1573514
b10000 &
b10000 %
#1573518
b1000 &
b1000 %
#1573522
b100 &
b100 %
#1573526
b10 &
b10 %
#1573530
b1 &
b1 %
1#
#1573534
b0 &
0#
b0 %
0$
#2538024
b1000 !
1"
#2538026
b1000 &
b1000 %
1$
#2538027
0"
#2538030
b100 &
b100 %
#2538034
b10 &
b10 %
#2538038
b1 &
1#
b1 %
#2538042
b0 &
b0 %
0#
0$
#4500012
