Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1a8cf1cae16b440695f3d0f30902e562 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Nexys4DdrUserDemo_behav xil_defaultlib.Nexys4DdrUserDemo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.comandos_lcd_revd
Compiling package ieee.math_real
Compiling package xil_defaultlib.twiutils
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_100_clk_wiz
Compiling module xil_defaultlib.clk_wiz_100
Compiling architecture fum of entity xil_defaultlib.bin2bcd [bin2bcd_default]
Compiling architecture behavioral of entity xil_defaultlib.PROCESADOR_LCD_REVD [\PROCESADOR_LCD_REVD(fpga_clk=10...]
Compiling architecture behavioral of entity xil_defaultlib.CARACTERES_ESPECIALES_REVD [caracteres_especiales_revd_defau...]
Compiling architecture behavioral of entity xil_defaultlib.TWICtl [\TWICtl(clockfreq=100,attempt_sl...]
Compiling architecture behavioral of entity xil_defaultlib.TempSensorCtl [tempsensorctl_default]
Compiling architecture behavioral of entity xil_defaultlib.LIB_LCD_INTESC_REVD [lib_lcd_intesc_revd_default]
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.clk_wiz_50_clk_wiz
Compiling module xil_defaultlib.clk_wiz_50
Compiling architecture behavioral of entity xil_defaultlib.main_pwm [main_pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.nexys4ddruserdemo
Built simulation snapshot Nexys4DdrUserDemo_behav
