---
layout: post
title: 'ä¸€ç”Ÿä¸€èŠ¯å­¦ä¹ è®°å½•ï¼ˆä¸€ï¼‰ï¼šç®€å•ä»‹ç» + å»ºç«‹Verilatorä»¿çœŸç¯å¢ƒ'
date: "2025-09-03T00:37:31Z"
---
ä¸€ç”Ÿä¸€èŠ¯å­¦ä¹ è®°å½•ï¼ˆä¸€ï¼‰ï¼šç®€å•ä»‹ç» + å»ºç«‹Verilatorä»¿çœŸç¯å¢ƒ
==================================

ç®€è¦è®°å½•ä¸‹æˆ‘åšä¸€ç”Ÿä¸€èŠ¯é‡åˆ°çš„å›°éš¾å’Œæ€è€ƒã€‚

ä¸€å¼€å§‹å…ˆæ¥ç®€å•è®²è¿°ä¸‹æˆ‘çš„ä¸ªäººæƒ…å†µï¼Œç ”ä¸€åœ¨è¯»ï¼Œç›®å‰Cé˜¶æ®µç»“æŸï¼Œç„¶åæƒ³ç®€å•è®°å½•ä¸€ä¸‹åšä¸€ç”Ÿä¸€èŠ¯ä¸­é‡åˆ°çš„å›°éš¾å’Œæƒ³æ³•ï¼Œä»¥ä¾¿åäººå­¦ä¹ ã€‚æˆ‘å­¦ä¹ çš„ç‰ˆæœ¬æ˜¯2306çš„ç‰ˆæœ¬ï¼Œæ‰€ä»¥2407æˆ‘å°±ä¸åšäº†ï¼Œ2407æ®è¯´æ˜¯ç»™å¤§ä¸€æˆ–è€…æ›´å°å¹´çºªçš„äººå¹³æ»‘çš„å­¦ä¹ ä¸€ç”Ÿä¸€èŠ¯æ‰€ç”¨çš„ç‰ˆæœ¬ï¼Œç®€å•çœ‹äº†çœ‹ï¼Œæ„Ÿè§‰å¯¹äºæ—¶é—´ç´§å¼ çš„ç ”ç©¶ç”Ÿæ¥è¯´æœ‰ç‚¹æ²¡å¿…è¦ã€‚æˆ‘å¹¶ä¸ä¼šMarkdownï¼Œæ‰€ä»¥å¯èƒ½åšå®¢å†™çš„ä¼šå¾ˆä¸‘ï¼Œåé¢æ…¢æ…¢å­¦åº”è¯¥ä¼šå¥½çœ‹ç‚¹ï¼Œå‰é¢å…ˆåˆ«å–·æˆ‘ğŸ˜­ã€‚æœ¬äººçš„githubä¸»é¡µï¼š[https://github.com/yuweijie-20030124/ysyx-workbench](https://github.com/yuweijie-20030124/ysyx-workbench)

æ‰€ç”¨çš„ç³»ç»Ÿ:Windows10ä¸Šä½¿ç”¨WSL2çš„Ubuntu22.04ï¼Œå¹¶ä¸”ç”¨vscodeè¿›è¡Œè¿œç¨‹è¿æ¥ã€‚

é¢„å­¦ä¹ é˜¶æ®µå…¶å®å½“æ—¶è¿˜æ˜¯è¿‡äº†å¾ˆä¹…çš„ï¼Œå¯èƒ½ä¹Ÿå¾—å°†è¿‘ä¸€å¹´å§ï¼Œç„¶åå®ŒæˆCä¹Ÿç”¨äº†ä¸¤ä¸ªæœˆï¼Œæ‰€ä»¥ä¹‹å‰ä¸œè¥¿å¯èƒ½å¿˜äº†ï¼Œå¤šå¤šåŒ…æ¶µã€‚

*   å¦‚ä½•ç§‘å­¦çš„æé—®ï¼šè¿™ä¸ªå…¶å®å°±æ˜¯å‘Šè¯‰ä½ å¦‚ä½•é«˜æ•ˆçš„å¯»æ±‚ä»–äººå¸®åŠ©ï¼Œå¾ˆç®€å•ï¼Œè¿™é‡Œä¸å†èµ˜è¿°ã€‚
    
*   Linuxç³»ç»Ÿå®‰è£…å’Œä½¿ç”¨ï¼šå¯¹äºlinuxåˆå­¦è€…å’Œå¹¶ä¸æƒ³é‚£ä¹ˆæŠ˜è…¾çš„äººæ¥è¯´ï¼Œæˆ‘çš„å»ºè®®æ˜¯ä½¿ç”¨Ubuntuï¼Œä¸‹è½½ä¸œè¥¿ç›´æ¥ç”¨sudo apt installä¸‹è½½å³å¯ï¼Œåªè¦æ‰¾åˆ°åˆé€‚çš„æºã€‚æ‰€ä»¥ç°åœ¨é€‰æ‹©è¦ä¹ˆå°±æ˜¯è™šæ‹Ÿæœºï¼Œè¦ä¹ˆå°±æ˜¯wslï¼Œæˆ‘çš„é€‰æ‹©æ˜¯wslï¼Œå¯ä»¥æ ¹æ®ä½ ç”µè„‘çš„å†…å­˜å¤§å°æ¥è¿›è¡Œé€‰æ‹©ã€‚æˆ‘ç”µè„‘åªæœ‰512Gï¼Œä¹‹å‰ä½¿ç”¨è¿‡Linuxï¼Œæ‰€ä»¥é€‰æ‹©äº†wslï¼Œwslçš„ä¼˜ç‚¹å°±æ˜¯è¿è¡Œé€Ÿåº¦å¿«ï¼Œç¼ºç‚¹å°±æ˜¯æ²¡æœ‰å›¾å½¢åŒ–ç•Œé¢ã€‚è™šæ‹Ÿæœºä¼˜ç‚¹å°±æ˜¯æœ‰å›¾å½¢åŒ–ç•Œé¢ï¼Œç¼ºç‚¹å°±æ˜¯å†…å­˜å æ¯”ä¼šæ¯”è¾ƒå¤§ï¼Œè¿è¡Œé€Ÿåº¦ä¼šæ…¢ä¸€ç‚¹ï¼Œä½†æ˜¯å¯¹äºç°ä»£ç”µè„‘æ¥è¯´ä¹Ÿä¸ä¼šæ…¢åˆ°å“ªé‡Œå»äº†ï¼Œçœ‹ä½ ç”µè„‘å†…å­˜å§ã€‚
    
*   Cè¯­è¨€ï¼šçº¯çœ‹æ•™ç¨‹ï¼Œè¿™ä¸ªæˆ‘è§‰å¾—è¿˜æŒºé‡è¦çš„ï¼Œå› ä¸ºåé¢nemuå’ŒCé˜¶æ®µéƒ½ä¼šæ¶‰åŠå¤§é‡çš„Cè¯­è¨€çŸ¥è¯†ï¼Œä½ çœ‹ä¸æ‡‚nemuå¦‚ä½•è¿è¡Œä½ å°±å†™ä¸äº†NPCäº†ï¼Œæ‰€ä»¥å…¶å®è¿˜æ˜¯éå¸¸é‡è¦ã€‚2407æœ‰ä¸¤ä¸ªç« èŠ‚è¦æ±‚å­¦Cï¼Œæˆ‘çš„å»ºè®®æ˜¯æ²¡å•¥å¿…è¦ï¼Œæ²¡å¿…è¦å§å¤ªå¤šæ—¶é—´èŠ±è´¹åœ¨Cè¯­è¨€ä¸Šï¼Œä½ å¯ä»¥å…ˆå»çœ‹nemuæ˜¯å¦‚ä½•è·‘èµ·æ¥ï¼Œå¦‚ä½•æ‰§è¡Œä¸€æ¡æŒ‡ä»¤çš„å»ä¸€è¾¹å­¦Cä¸€è¾¹ç”¨Cï¼Œä¸ä¼šäº†å†å»å‰é¢çœ‹æ•™ç¨‹ï¼Œæ•ˆç‡ä¼šé«˜ä¸€ç‚¹ï¼Œè¿™é‡Œé’ˆå¯¹çš„æ˜¯æ—¶é—´æ¯”è¾ƒçŸ­çš„åŒå­¦æ¥è¯´ï¼Œå¦‚æœä½ 0åŸºç¡€æˆ–è€…å¤§ä¸€é‚£æˆ‘å»ºè®®ä½ å¯ä»¥è€è€å®å®æŒ‰ç…§ä»–çš„è¦æ±‚æ¥ï¼Œä½ ä»¬çš„æ—¶é—´è¿˜å¥½å¤šå‘¢ğŸ˜­ã€‚
    
*   æ­å»ºverilatorä»¿çœŸç¯å¢ƒï¼šå‰æœŸå°±æ˜¯ç®€å•å†™ä¸€ä¸ªè®©ä½ ä»¿çœŸä¸é—¨çš„ä¸€ä¸ªå»ºè®®testbenchï¼Œç­‰åˆ°Cé˜¶æ®µï¼Œä½ è‡ªå·±å†™å‡ºä½ çš„RTLä»£ç åè¦æŠŠè¿™ä¸ªRTLä»£ç æ”¾åˆ°ä½ ç±»ä¼¼NEMUçš„ä»¿çœŸç¯å¢ƒä¸‹å»è·‘ï¼Œæ­¤æ—¶verilatorå°±å¾ˆé‡è¦äº†ï¼Œä¼šå¤§é‡ä½¿ç”¨DPI-CåŠŸèƒ½ï¼Œç­‰ä½ Cå°±çŸ¥é“äº†ï¼Œè¿™é‡Œä¸èµ˜è¿°ï¼Œæ€»ä¹‹é¢„å­¦ä¹ ä¼šå…ˆå‘Šè¯‰ä½ éœ€è¦å­¦ä»€ä¹ˆï¼Œåé¢æ…¢æ…¢å­¦ç²¾é€šå°±å¯ä»¥å®Œæˆä»»åŠ¡äº†ã€‚
    

æ¥ç®€å•è®²è¿°ä¸‹Verilatorï¼Œé¦–å…ˆæˆ‘ä»¬æ¥çœ‹å®˜æ–¹æ‰‹å†Œçš„å®šä¹‰ï¼š  
å®˜æ–¹æ‰‹å†Œè¿æ¥ï¼šhttps://verilator.org/guide/latest/overview.html

The Verilator package converts Verilog 1 and SystemVerilog 2 hardware description language (HDL) designs into a C++ or SystemC model that, after compiling, can be executed. Verilator is not a traditional simulator but a compiler.

ç¿»è¯‘è¿‡æ¥å°±æ˜¯ä¼šå°†ç¡¬ä»¶æè¿°è¯­è¨€è½¬æ¢ä¸ºC++æˆ–è€…SystemCè¯­è¨€ï¼Œç¼–è¯‘ä¹‹åä¼šç”Ÿæˆå¯æ‰§è¡Œæ–‡ä»¶ï¼Œä»¥æ­¤æ¥è¾¾åˆ°ä»¿çœŸçš„è¡Œä¸ºï¼Œç”±æ­¤å¯è§ä»–æ˜¯ä¸€ä¸ªç¼–è¯‘å™¨ï¼Œè€Œéæ¨¡æ‹Ÿå™¨ã€‚

è¿è¡Œç¤ºä¾‹ï¼šç…§æŠ„è¿™é‡Œçš„C++ Exampleå³å¯  

ä»¿çœŸä»£ç ï¼š

ç‚¹å‡»æŸ¥çœ‹ä»£ç 

    #include "Vour.h"
    #include "verilated.h"
    int main(int argc, char** argv) {
        VerilatedContext* contextp = new VerilatedContext;
        contextp->commandArgs(argc, argv);
        Vour* top = new Vour{contextp};
        while (!contextp->gotFinish()) { top->eval(); }
        delete top;
        delete contextp;
        return 0;
    }

.Væ–‡ä»¶ä»£ç ï¼š

ç‚¹å‡»æŸ¥çœ‹ä»£ç 

      module our;
         initial begin $display("Hello World"); $finish; end
      endmodule

åˆ«å¿˜äº†æ›´æ–°ç¯å¢ƒå˜é‡

ä¹‹åè¾“å…¥  
`verilator --cc --exe --build -j 0 -Wall sim_main.cpp our.v`

ä¸Šè¿°æ“ä½œæ²¡é”™çš„è¯å°±ä¼šç”Ÿæˆä¸€ä¸ªbuildæ–‡ä»¶ï¼Œå…¶ä¸­ä¼šæœ‰ä¸€ä¸ªå¯æ‰§è¡Œæ–‡ä»¶ï¼Œè¿è¡Œå®ƒå°±ä¼šæ‰“å°hello worldå‡ºæ¥ã€‚

ç¤ºä¾‹: åŒæ§å¼€å…³
========

**ä»¿çœŸæ–‡ä»¶**

ç‚¹å‡»æŸ¥çœ‹ä»£ç 

    #include <assert.h> //ä¸‹é¢è¦ç”¨åˆ°assert
    #include <stdio.h>  
    #include <stdlib.h>
    #include "Vtop.h"   //åŒ…å«topæ¨¡å—çš„é¡¶å±‚ç±»
    #include <verilated.h> 
    #include <verilated_vcd_c.h> //å‘VCDæ–‡ä»¶ä¸­å†™å…¥æ–‡ä»¶
    
    int main(int argc, char** argv) {
    
        VerilatedContext* contextp = new VerilatedContext;
        contextp->commandArgs(argc, argv);
        contextp->traceEverOn(true);//æ‰“å¼€è¿½è¸ªåŠŸèƒ½
        Vtop* top = new Vtop{contextp};
        VerilatedVcdC *wave = new VerilatedVcdC;
        top->trace(wave,0);
        wave->open("waveform.vcd");
        while (!contextp->gotFinish()) {
            int a = rand() & 1;
            int b = rand() & 1;
            top->a = a;
            top->b = b;
            top->eval();
            printf("a = %d, b = %d, f = %d\n", a, b, top->f);
            assert(top->f == (a ^ b));//éªŒè¯ä¸€ä¸‹ç”µè·¯æ­£ç¡®æ€§ï¼Œä¸å¯¹çš„è¯ç›´æ¥é€€å‡º
            wave->dump(contextp->time());
            contextp->timeInc(1);//æ¨åŠ¨ä»¿çœŸæ—¶é—´
          }
        wave->close();
        delete top;
        delete contextp;
        delete wave;
        return 0;
    }    

**RTLä»£ç **

ç‚¹å‡»æŸ¥çœ‹ä»£ç 

    module top(
      input a,
      input b,
      output f
    );
    
      assign f = a ^ b;//æŒ‰ä½å¼‚æˆ–
    
    endmodule

ä¹‹åå†obj\_dirä¸­å°±ä¼šç”Ÿæˆä¸€ä¸ªåä¸ºVtopçš„å¯æ‰§è¡Œæ–‡ä»¶ï¼Œå¯ä»¥ç”¨./Vtopæ¥æ‰§è¡Œä»–ï¼Œéšåä¼šå‡ºç°è¿™æ ·å­çš„æ°¸ä¸ç»“æŸçš„ä»¿çœŸè¾“å‡º  

tipsï¼šæ­¤æ—¶å¯ä»¥ç”¨ctrl + c å¼ºè¡Œä¸­æ–­ç¨‹åºä»¥è¾¾åˆ°é€€å‡ºçš„æ•ˆæœã€‚

æ­¤æ—¶å¯ä»¥ç”¨GTKWAVEå‘½ä»¤è¡Œè¾“å…¥  
`gtkwave waveform.vcd`  
ä»¥æŸ¥çœ‹æ³¢å½¢æ–‡ä»¶ã€‚  

é‡ç‚¹æ˜¯

ç‚¹å‡»æŸ¥çœ‹ä»£ç 

        while (!contextp->gotFinish()) {
            int a = rand() & 1;
            int b = rand() & 1;
            top->a = a;
            top->b = b;
            top->eval();
            printf("a = %d, b = %d, f = %d\n", a, b, top->f);
            assert(top->f == (a ^ b));//éªŒè¯ä¸€ä¸‹ç”µè·¯æ­£ç¡®æ€§ï¼Œä¸å¯¹çš„è¯ç›´æ¥é€€å‡º
            wave->dump(contextp->time());
            contextp->timeInc(1);//æ¨åŠ¨ä»¿çœŸæ—¶é—´
          }
è¿™ä¸€ä¸²ä»£ç ï¼Œæ—¶åˆ»æ›´æ–°ç”µè·¯ä¿¡æ¯å¹¶ä¸”æ‰“å°å‡ºæ¥ï¼Œæ„æ€å°±æ˜¯ç»™aä¸€ä¸ªéšæœºæ•°ï¼Œç»™bä¸€ä¸ªéšæœºæ•°ï¼Œç„¶åæŠŠå€¼ä¼ é€’ç»™ç»“æ„ä½“ï¼ˆverilatoræ‰€è¦æ±‚ï¼‰ï¼Œè¿™ä¸ª\`top->eval();\`æ˜¯æ›´æ–°ä¸€ä¸‹ç”µè·¯çš„çŠ¶æ€ï¼Œç„¶åå°±æ‰“å°å‡ºå»ï¼Œå¹¶ä¸”æ·»åŠ æ³¢å½¢æ—¶é—´è®°å½•æ³¢å½¢ä»¥æ–¹ä¾¿æˆ‘ä»¬åè¾¹çœ‹æ³¢å½¢ã€‚

**ç¼–å†™Makefile**

ç‚¹å‡»æŸ¥çœ‹ä»£ç 

    clean:
    	rm -r obj_dir
    
    sim:		
    	verilator -Wall  --cc --trace --exe --build sim_main.cpp top.v
    
    all:
    	verilator -Wall  --cc --trace --exe --build sim_main.cpp top.v
    	gtkwave obj_dir/waveform.vcd

éå¸¸ç®€å•ã€‚

**æ¥å…¥NVBoard**  
ç›´æ¥å¤åˆ¶ç²˜è´´ä»–çš„exampleè¿‡æ¥ï¼Œç„¶åä¿®æ”¹ä¸€ä¸‹ä»¿çœŸç¯å¢ƒå’Œç®¡è„šçº¦æŸå’Œ.væ–‡ä»¶å³å¯ç®—æ˜¯æ¥å…¥NVBoardäº†ã€‚å…·ä½“æ­¥éª¤å¦‚ä¸‹ï¼š  
**ä¿®æ”¹ä»¿çœŸç¯å¢ƒ**

ç‚¹å‡»æŸ¥çœ‹ä»£ç 

    #include <nvboard.h>
    #include <Vtop.h>
     
    static TOP_NAME dut;
     
    void nvboard_bind_all_pins(TOP_NAME* top);
     
    int main() {
      nvboard_bind_all_pins(&dut);
      nvboard_init();
     
      while(1) {
        nvboard_update();
        dut.eval(); 
      }
    }

**ä¿®æ”¹RTL**

ç‚¹å‡»æŸ¥çœ‹ä»£ç 

    module top(
      input clk,
      input rst,
      input [1:0] sw,
      output reg  led
    );
    
    always @(*) begin
            led = sw[0] ^ sw[1]; // æŒ‰ä½å¼‚æˆ–
        end
    
    endmodule

**ä¿®æ”¹ç®¡è„šçº¦æŸ**

ç‚¹å‡»æŸ¥çœ‹ä»£ç 

    top=top
    
    led (LD0)
    sw (SW1, SW0)

ç„¶å`make run`å°±å¯ä»¥å¼€å¯NVBoardï¼Œæ‹¨åŠ¨æœ€åä¸¤ä¸ªæ‹¨ç å¼€å…³çœ‹å®éªŒç»“æœäº†ã€‚  

**å®ä¾‹ï¼šæµæ°´ç¯**  
å’Œå‰é¢ä¸€æ ·ç›´æ¥å¤åˆ¶nvboardçš„exampleæ–‡ä»¶ç„¶åæ”¹ä¸‰ä¸ªåœ°æ–¹ï¼šâ‘ RTL â‘¡ä»¿çœŸ â‘¢ç®¡è„šçº¦æŸ  
**â‘ RTL**

ç‚¹å‡»æŸ¥çœ‹ä»£ç 

    module top(
      input clk,
      input rst,
      output reg [15:0] led
    );
      reg [31:0] count;
      always @(posedge clk) begin
        if (rst) begin led <= 1; count <= 0; end
        else begin
          if (count == 0) led <= {led[14:0], led[15]};
          count <= (count >= 5000000 ? 32'b0 : count + 1);
        end
      end
    endmodule

â‘¡ä»¿çœŸ

ç‚¹å‡»æŸ¥çœ‹ä»£ç 

    #include <nvboard.h>
    #include <Vtop.h>
    
    static TOP_NAME dut;
    
    void nvboard_bind_all_pins(TOP_NAME* top);
    
    static void single_cycle() {
      dut.clk = 0; dut.eval();
      dut.clk = 1; dut.eval();
    }
    
    static void reset(int n) {
      dut.rst = 1;
      while (n -- > 0) single_cycle();
      dut.rst = 0;
    }
    
    int main() {
      nvboard_bind_all_pins(&dut);
      nvboard_init();
    
      reset(10);
    
      while(1) {
        nvboard_update();
        single_cycle();
      }
    }

â‘¢ç®¡è„šçº¦æŸ

ç‚¹å‡»æŸ¥çœ‹ä»£ç 

    top=top
    
    led (LD15, LD14, LD13, LD12, LD11, LD10, LD9, LD8, LD7, LD6, LD5, LD4, LD3, LD2, LD1, LD0)
    
    rst BTNL

æ­¤æ—¶å‘½ä»¤è¡Œè¾“å…¥`make run`å³å¯æŸ¥çœ‹æµæ°´ç¯ç°è±¡ã€‚

æ›´å¤šVerilatorå­¦ä¹ å¯ä»¥ä½¿ç”¨è¿™ä¸ªç½‘ç«™https://www.itsembedded.com/ï¼Œä¸Šé¢å¾ˆå¤šä¾‹ç¨‹ã€‚

**ä¸€äº›æ€è€ƒé¢˜å’Œä¸ªäººæ„Ÿæƒ³**

**1\. æ€è€ƒé¢˜**

**ä¸çŸ¥é“NVBoardå¦‚ä½•å·¥ä½œ**

é˜…è¯»verilatorç¼–è¯‘å‡ºçš„C++ä»£ç , ç„¶åç»“åˆverilogä»£ç , å°è¯•ç†è§£ä»¿çœŸå™¨è¿›è¡Œä»¿çœŸçš„æ—¶å€™éƒ½å‘ç”Ÿäº†ä»€ä¹ˆ.

**ç†è§£RTLä»¿çœŸçš„è¡Œä¸º**

è¯•è¯•ä»makeå‘½ä»¤å¼€å§‹, çœ‹çœ‹ä¸€åˆ‡æ˜¯å¦‚ä½•å‘ç”Ÿçš„. é€šè¿‡å‰é¢çš„å­¦ä¹ , ä½ å·²ç»æŒæ¡äº†è¶³å¤Ÿçš„çŸ¥è¯†èƒŒæ™¯å»ç†è§£NVBoardå¦‚ä½•å·¥ä½œäº†: åŒ…æ‹¬Makefileçš„ä½¿ç”¨, Cè¯­è¨€å’ŒC++ä¸­ç±»çš„åŸºæœ¬ç”¨æ³•. ç°åœ¨å°±è¯•è¯•é˜…è¯»ä»£ç (Makefileä¹Ÿæ˜¯ä»£ç ), çœ‹çœ‹ç¤ºä¾‹ä¸­çš„verilogé¡¶å±‚ç«¯å£, çº¦æŸæ–‡ä»¶, ä»¥åŠNVBoardæ˜¯å¦‚ä½•å»ºç«‹è”ç³»çš„.

è¦æ±‚æˆ‘ä»¬çœ‹NVboardå’ŒVerilatorå¦‚ä½•å·¥ä½œçš„ï¼Œåé¢å„å‡ºä¸€ç‰‡å…³äºNVBoardçš„å’ŒVerilatorçš„æ•™ç¨‹ï¼Œå†™å®Œäº†æŠŠé“¾æ¥æ”¾åœ¨è¿™é‡Œã€‚

**verilatorè¿›é˜¶å­¦ä¹ **  
é“¾æ¥ï¼ˆè¿˜æ²¡å†™ï¼‰

**2\. ä¸ªäººæ€è€ƒ**  
Verilatoråœ¨Cé˜¶æ®µä¸­èµ·åˆ°å¾ˆé‡è¦çš„ä½œç”¨ï¼Œé¢„å­¦ä¹ é˜¶æ®µçš„åç»­é˜¶æ®µä¸­æˆ‘ä»¬é€šè¿‡PAäº†è§£åˆ°äº†NEMUæ˜¯å¦‚ä½•è¿è¡Œçš„ï¼Œæ­¤æ—¶æˆ‘ä»¬å¯ä»¥åœ¨npcæ–‡ä»¶å¤¹ä¸­å†™ä¸€ä¸ªç±»ä¼¼nemuçš„ä»¿çœŸç¯å¢ƒï¼Œç„¶åç”¨Verilatorå°†è‡ªå·±å†™çš„RTLä»£ç ç¼–è¯‘æˆC++ï¼Œå°†nemuå–æŒ‡ï¼Œè¯‘ç ï¼Œæ‰§è¡Œï¼Œè®¿å­˜ï¼Œå›å†™çš„æ“ä½œä»¿çœŸæˆ‘ä»¬è‡ªå·±çš„å¤„ç†å™¨ä¸­ï¼Œå…¶ä½™æ“ä½œä»¿çœŸä»¿çœŸç¯å¢ƒä¸­ï¼Œé‚£æˆ‘ä»¬å°±å¯ä»¥åœ¨ä»¿çœŸç¯å¢ƒä¸­å­˜å‚¨æŒ‡ä»¤ï¼Œé€šè¿‡Verilatorä¸­DPI-Cçš„ç‰¹æ€§å°†æŒ‡ä»¤è¿›è¡Œå–æŒ‡ï¼Œè¯‘ç ï¼Œæ‰§è¡Œï¼Œè®¿å­˜ï¼Œå›å†™ç­‰æ“ä½œï¼Œä»è€Œåœ¨NPCä¸Šâ€è·‘èµ·æ¥â€œã€‚  
è€ŒNVBoardï¼Œè™½ç„¶æˆ‘è¿˜æ²¡åˆ°Bé˜¶æ®µï¼Œä½†æ˜¯æˆ‘ä»å‘¨å›´å·²ç»å®ŒæˆBé˜¶æ®µçš„äººçœ‹åˆ°ä»–ä»¬åç»­è¦å°†NPCæ¥å…¥SoCä¸­è¦ç”¨åˆ°NVBoardã€‚  
å› æ­¤äº†è§£verilatorå’Œnvboardæ˜¯å¦‚ä½•è¿è¡Œçš„ä¹Ÿååˆ†é‡è¦ã€‚