set_property PACKAGE_PIN R8 [get_ports tla2024_sda]
set_property PACKAGE_PIN T7 [get_ports tla2024_scl]
set_property PACKAGE_PIN N6 [get_ports ad5024_sync_n_1]
set_property PACKAGE_PIN M5 [get_ports ad5024_sync_n_2]
set_property PACKAGE_PIN M4 [get_ports ad5024_sync_n_3]
set_property PACKAGE_PIN M6 [get_ports ad5024_sclk_1]
set_property PACKAGE_PIN T4 [get_ports ad5024_sclk_2]
set_property PACKAGE_PIN T3 [get_ports ad5024_sclk_3]
set_property PACKAGE_PIN T5 [get_ports ad5024_sdin_1]
set_property PACKAGE_PIN P4 [get_ports ad5024_sdin_2]
set_property PACKAGE_PIN R3 [get_ports ad5024_sdin_3]
set_property PACKAGE_PIN R5 [get_ports ad5024_ldac_n_1]
set_property PACKAGE_PIN N4 [get_ports ad5024_ldac_n_2]
set_property PACKAGE_PIN P3 [get_ports ad5024_ldac_n_3]
set_property PACKAGE_PIN N3 [get_ports EN_LTM]
set_property PACKAGE_PIN T2 [get_ports EN_FIL1]
set_property PACKAGE_PIN R2 [get_ports EN_FIL2]
set_property IOSTANDARD LVCMOS33 [get_ports ad5024_ldac_n_1]
set_property IOSTANDARD LVCMOS33 [get_ports ad5024_ldac_n_2]
set_property IOSTANDARD LVCMOS33 [get_ports ad5024_ldac_n_3]
set_property IOSTANDARD LVCMOS33 [get_ports ad5024_sclk_1]
set_property IOSTANDARD LVCMOS33 [get_ports ad5024_sclk_2]
set_property IOSTANDARD LVCMOS33 [get_ports ad5024_sclk_3]
set_property IOSTANDARD LVCMOS33 [get_ports ad5024_sdin_1]
set_property IOSTANDARD LVCMOS33 [get_ports ad5024_sdin_2]
set_property IOSTANDARD LVCMOS33 [get_ports ad5024_sdin_3]
set_property IOSTANDARD LVCMOS33 [get_ports ad5024_sync_n_1]
set_property IOSTANDARD LVCMOS33 [get_ports ad5024_sync_n_2]
set_property IOSTANDARD LVCMOS33 [get_ports ad5024_sync_n_3]
set_property IOSTANDARD LVCMOS33 [get_ports tla2024_scl]
set_property IOSTANDARD LVCMOS33 [get_ports tla2024_sda]
set_property IOSTANDARD LVCMOS33 [get_ports EN_LTM]
set_property IOSTANDARD LVCMOS33 [get_ports EN_FIL1]
set_property IOSTANDARD LVCMOS33 [get_ports EN_FIL2]

set_property PACKAGE_PIN D13 [get_ports sys_clk]
set_property IOSTANDARD LVCMOS33 [get_ports sys_clk]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets sys_clk_IBUF_BUFG]
create_clock -period 20 -name sys_clk -add [get_ports sys_clk]