#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Feb 09 16:19:14 2017
# Process ID: 5072
# Current directory: W:/NexysVideo-master_2015.3/Projects/hdmi/proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4816 W:\NexysVideo-master_2015.3\Projects\hdmi\proj\hdmi.xpr
# Log file: W:/NexysVideo-master_2015.3/Projects/hdmi/proj/vivado.log
# Journal file: W:/NexysVideo-master_2015.3/Projects/hdmi/proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project W:/NexysVideo-master_2015.3/Projects/hdmi/proj/hdmi.xpr
INFO: [Project 1-313] Project file moved from 'W:/523_fuck_xilinx/NexysVideo-master/Projects/hdmi/proj' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/NexysVideo-master_2015.3/Projects/hdmi/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'hdmi.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
hdmi_auto_us_0
hdmi_axi_vdma_0_0
hdmi_axi_gpio_video_0
hdmi_microblaze_0_axi_intc_0
hdmi_xbar_0
hdmi_axi_timer_0_0
hdmi_axi_uartlite_0_0
hdmi_mdm_1_0
hdmi_microblaze_0_0
hdmi_xbar_1
hdmi_dlmb_bram_if_cntlr_0
hdmi_dlmb_v10_0
hdmi_s01_regslice_0
hdmi_v_tc_0_0
hdmi_ilmb_bram_if_cntlr_0
hdmi_ilmb_v10_0
hdmi_lmb_bram_0
hdmi_mig_7series_0_0
hdmi_auto_rs_w_1
hdmi_rst_mig_7series_0_100M_0
hdmi_rst_mig_7series_0_pxl_0
hdmi_v_axi4s_vid_out_0_0
hdmi_s00_regslice_0
hdmi_v_tc_1_0
hdmi_v_vid_in_axi4s_0_0
hdmi_s02_regslice_0
hdmi_s03_regslice_0
hdmi_m00_regslice_0
hdmi_auto_ds_0
hdmi_auto_rs_w_0
hdmi_auto_us_1
hdmi_auto_rs_w_2

open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1031.258 ; gain = 371.047
update_compile_order -fileset sources_1
launch_sdk -workspace W:/NexysVideo-master_2015.3/Projects/hdmi/proj/hdmi.sdk -hwspec W:/NexysVideo-master_2015.3/Projects/hdmi/proj/hdmi.sdk/hdmi_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace W:/NexysVideo-master_2015.3/Projects/hdmi/proj/hdmi.sdk -hwspec W:/NexysVideo-master_2015.3/Projects/hdmi/proj/hdmi.sdk/hdmi_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210276690173B
set_property PROGRAM.FILE {W:/NexysVideo-master_2015.3/Projects/hdmi/proj/hdmi.runs/impl_1/hdmi_wrapper.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {W:/NexysVideo-master_2015.3/Projects/hdmi/proj/hdmi.runs/impl_1/hdmi_wrapper.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1085.070 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
open_bd_design {W:/NexysVideo-master_2015.3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/hdmi.bd}
Adding cell -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_video
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:axi_vdma:6.2 - axi_vdma_0
Adding cell -- digilentinc.com:ip:dvi2rgb:1.5 - dvi2rgb_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:microblaze:9.5 - microblaze_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mig_7series:2.4 - mig_7series_0
Adding cell -- digilentinc.com:ip:rgb2dvi:1.2 - rgb2dvi_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_100M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_pxl
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_1
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs_w
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s03_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s02_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s01_regslice
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs_w
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs_w
Successfully read diagram <hdmi> from BD file <W:/NexysVideo-master_2015.3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/hdmi.bd>
open_bd_design {W:/NexysVideo-master_2015.3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/hdmi.bd}
open_bd_design {W:/NexysVideo-master_2015.3/Projects/hdmi/proj/hdmi.srcs/sources_1/bd/hdmi/hdmi.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 09 19:07:52 2017...
