INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Onedrive/05_Study/01_EE/03_Verilog/Study-Verilog/Lecture/Kumar/Quest1/Quest1.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Onedrive/05_Study/01_EE/03_Verilog/Study-Verilog/Lecture/Kumar/Quest1/Quest1.srcs/sim_1/new/tb_half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Onedrive/05_Study/01_EE/03_Verilog/Study-Verilog/Lecture/Kumar/Quest1/Quest1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
