<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en-gb">
<link rel="self" type="application/atom+xml" href="http://forums.nesdev.com/feed.php?f=9&amp;t=9197" />

<title>nesdev.com</title>
<subtitle>NES Development and Strangulation Records message boards</subtitle>
<link href="http://forums.nesdev.com/index.php" />
<updated>2012-08-17T08:14:38-07:00</updated>

<author><name><![CDATA[nesdev.com]]></name></author>
<id>http://forums.nesdev.com/feed.php?f=9&amp;t=9197</id>
<entry>
<author><name><![CDATA[org]]></name></author>
<updated>2012-08-17T08:14:38-07:00</updated>
<published>2012-08-17T08:14:38-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=9197&amp;p=98278#p98278</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=9197&amp;p=98278#p98278"/>
<title type="html"><![CDATA[Re: Breaking NES apart (WARNING: traffic)]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=9197&amp;p=98278#p98278"><![CDATA[
Todays trip : PPU H/V counter.<br /><br />Overview, showing its location:<br /><img src="http://ogamespec.com/imgstore/whc502e5d7e22238.jpg" alt="Image" /><br /><br />Transistor-level circuit. Still not sure where is &quot;H&quot; and where is &quot;V&quot; <img src="http://forums.nesdev.com/images/smilies/icon_smile.gif" alt=":)" title="Smile" /> ( have feeling that V-scanline counter is on the left side)<br /><img src="http://ogamespec.com/imgstore/whc502e5d83b0d9d.jpg" alt="Image" /><br />(high quality image and LSD cover in attachments)<br /><br />H/V counter is driven by pixel clock (PCLK).<br /><br />This is my last public domain work, since I decided to keep competition amongst NES emulators  <img src="http://forums.nesdev.com/images/smilies/icon_mrgreen.gif" alt=":mrgreen:" title="Mr. Green" /><br />I will release whole stuff, when my own emu will be ready )<br /><br />Enjoy !<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=5630">org</a> — Fri Aug 17, 2012 8:14 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[org]]></name></author>
<updated>2012-08-17T00:04:36-07:00</updated>
<published>2012-08-17T00:04:36-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=9197&amp;p=98269#p98269</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=9197&amp;p=98269#p98269"/>
<title type="html"><![CDATA[Re: Breaking NES apart (WARNING: traffic)]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=9197&amp;p=98269#p98269"><![CDATA[
PPU Pixel clock simulation.<br /><br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">// 2C02 PPU pixel clock simulator.<br />#include &lt;stdio.h&gt;<br /><br />int InLatch&#91;2&#93;;<br />int OutLatch&#91;2&#93;;<br /><br />int PCLK (int CLK )<br />{<br />    int RES = 0;<br /><br />    if ( CLK &amp; 1 ) {<br />        InLatch&#91;0&#93; = (OutLatch&#91;1&#93; &amp; 1) &amp; ~RES;<br />        InLatch&#91;1&#93; = ~OutLatch&#91;0&#93; &amp; 1;<br />    }<br />    else {<br />        OutLatch&#91;0&#93; = ~InLatch&#91;0&#93; &amp; 1;<br />        OutLatch&#91;1&#93; = ~InLatch&#91;1&#93; &amp; 1;<br />    }<br /><br />    // dump counter<br />    //printf ( &quot;%i %i %i %i \n&quot;, InLatch&#91;0&#93;, InLatch&#91;1&#93;, OutLatch&#91;0&#93;, OutLatch&#91;1&#93; );<br /><br />    return ~OutLatch&#91;1&#93; &amp; 1;<br />}<br /><br />main ()<br />{<br />    // initial conditions<br />    int CLK = 0, i;<br />    InLatch&#91;0&#93; = InLatch&#91;1&#93; = 0;<br />    OutLatch&#91;0&#93; = OutLatch&#91;1&#93; = 0;<br /><br />    // Display master clock iterations<br />    printf ( &quot;CLK : &quot; );<br />    for (i=0; i&lt;30; i++) {<br />        printf ( &quot;%i&quot;, CLK );<br />        CLK ^= 1;<br />    }<br />    printf ( &quot;\n&quot; );<br /><br />    // Display pixel clock iterations<br />    CLK = 0;<br />    printf ( &quot;PCLK: &quot; );<br />    for (i=0; i&lt;30; i++) {<br />        printf ( &quot;%i&quot;, PCLK (CLK) );<br />        CLK ^= 1;<br />    }<br />    printf ( &quot;\n&quot; );<br />}<br /></div><br /><br />PCLK = 1/4 of master clock.<br /><br />PCLK = 0 during PPU reset.<br /><br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">CLK : 010101010101010101010101010101<br />PCLK: 000011110000111100001111000011<br /></div><br /><br />Note: some parts of PPU work on positive edge of PCLK, and some others on negative edge.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=5630">org</a> — Fri Aug 17, 2012 12:04 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[org]]></name></author>
<updated>2012-08-15T04:03:06-07:00</updated>
<published>2012-08-15T04:03:06-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=9197&amp;p=98160#p98160</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=9197&amp;p=98160#p98160"/>
<title type="html"><![CDATA[Re: Breaking NES apart (WARNING: traffic)]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=9197&amp;p=98160#p98160"><![CDATA[
Brad Taylor's 2C02 techincal reference mention it also.<br /><br />Another source:<br /><!-- m --><a class="postlink" href="http://wiki.nesdev.com/w/index.php/NTSC_video">http://wiki.nesdev.com/w/index.php/NTSC_video</a><!-- m --><p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=5630">org</a> — Wed Aug 15, 2012 4:03 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[HardWareMan]]></name></author>
<updated>2012-08-15T02:42:13-07:00</updated>
<published>2012-08-15T02:42:13-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=9197&amp;p=98158#p98158</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=9197&amp;p=98158#p98158"/>
<title type="html"><![CDATA[Re: Breaking NES apart (WARNING: traffic)]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=9197&amp;p=98158#p98158"><![CDATA[
Let me remind you some <a href="http://forums.nesdev.com/viewtopic.php?f=3&amp;t=5103&amp;view=previous" class="postlink">old topic</a> with some <a href="http://www.freepatentsonline.com/4824106.html" class="postlink">interesting info</a>. Maybe it could be usefull.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=2016">HardWareMan</a> — Wed Aug 15, 2012 2:42 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[org]]></name></author>
<updated>2012-08-15T02:04:22-07:00</updated>
<published>2012-08-15T02:04:22-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=9197&amp;p=98157#p98157</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=9197&amp;p=98157#p98157"/>
<title type="html"><![CDATA[Re: Breaking NES apart (WARNING: traffic)]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=9197&amp;p=98157#p98157"><![CDATA[
Todays speccy: PPU Video out<br /><br />Input controls are not yet fully identified, I will alter circuit later, when I get more info.<br /><br /><img src="http://ogamespec.com/imgstore/whc502b65b94a36a.jpg" alt="Image" /><br />(higher quiality in attached images)<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=5630">org</a> — Wed Aug 15, 2012 2:04 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[org]]></name></author>
<updated>2012-08-13T06:57:31-07:00</updated>
<published>2012-08-13T06:57:31-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=9197&amp;p=98044#p98044</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=9197&amp;p=98044#p98044"/>
<title type="html"><![CDATA[Re: Breaking NES apart (WARNING: traffic)]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=9197&amp;p=98044#p98044"><![CDATA[
I successfully restorated Hue phase shifter PLA, by same technique which I used for PPU register select.<br /><br />Original image:<br /><img src="http://ogamespec.com/imgstore/whc502906d0af562.jpg" alt="Image" /><br /><br />Restoration:<br /><img src="http://ogamespec.com/imgstore/whc502906e99cc7e.jpg" alt="Image" /><br /><br />Result:<br /><img src="http://ogamespec.com/imgstore/whc50290700c9570.jpg" alt="Image" /><br /><br />My current progress on PPU:<br /><img src="http://ogamespec.com/imgstore/whc5029087d400ae.jpg" alt="Image" /><br /><br />Stay tuned)<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=5630">org</a> — Mon Aug 13, 2012 6:57 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[org]]></name></author>
<updated>2012-08-12T14:42:55-07:00</updated>
<published>2012-08-12T14:42:55-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=9197&amp;p=98017#p98017</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=9197&amp;p=98017#p98017"/>
<title type="html"><![CDATA[Re: Breaking NES apart (WARNING: traffic)]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=9197&amp;p=98017#p98017"><![CDATA[
Todays LSD trip: Master clock divider.<br /><br />CLK input pin:<br /><img src="http://ogamespec.com/imgstore/resized_whc50281e704aad4.jpg" alt="Image" /><br />Not sure if output is inverted or not  <img src="http://forums.nesdev.com/images/smilies/icon_razz.gif" alt=":P" title="Razz" /> I do not understand how does it work, when diffusion cross poly  <img src="http://forums.nesdev.com/images/smilies/icon_question.gif" alt=":?:" title="Question" /> <br />So I assume its not inverted.<br /><br />6-stage Johnson counter:<br /><img src="http://ogamespec.com/imgstore/whc50283190c33e8.jpg" alt="Image" /> <img src="http://ogamespec.com/imgstore/whc502831974a6a3.jpg" alt="Image" /><br /><br />I placed two images: one for color and another is just trans-level.<br />You can find some artifacts on color schematics, I believe this is parts of PAL-version of 2A03.<br /><br />Input CLK is divided by 12.<br />Additional duty compensation is need to make high level of PHI2 more wider. Without such compensation output PHI2 would be only 50% duty.<br /><br />Also I wrote small program on C, to test Johnson counter:<br />[spoiler]<br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">// 2A03 master clock divider simulation.<br />#include &lt;stdio.h&gt;<br /><br />int CounterOut;<br />int InLatch&#91;6&#93;, OutLatch&#91;6&#93;;<br />int DutyOut;<br /><br />void step_count (int CLK)<br />{<br />    int i;<br />    CounterOut = OutLatch&#91;5&#93;;<br />    for (i=0; i&lt;6; i++) {<br />        if ((CLK &amp; 1) == 0) InLatch&#91;i&#93; = CounterOut &amp; 1;<br />        if ((CLK &amp; 1) == 1) OutLatch&#91;i&#93; = ~InLatch&#91;i&#93; &amp; 1;<br />        if ( i &lt; 4) CounterOut = ~OutLatch&#91;i&#93; &amp; ~(~OutLatch&#91;5&#93; &amp; OutLatch&#91;4&#93;);<br />        else CounterOut = ~OutLatch&#91;i&#93;;<br />    }<br />    CounterOut &amp;= 1;<br />    DutyOut = ~InLatch&#91;4&#93; &amp; 1;<br /><br />    // Dump counter<br />#if 0<br />    printf ( &quot;Counter (CLK: %i): &quot;, CLK);<br />    for (i=0; i&lt;6; i++) printf ( &quot; %i&quot;, ~OutLatch&#91;i&#93; &amp; 1 );<br />    printf ( &quot;\n&quot; );<br />#endif<br />}<br /><br />main ()<br />{<br />    int i, CLK;<br /><br />    // initial conditions<br />    CounterOut = 0;<br />    for (i=0; i&lt;6; i++) InLatch&#91;i&#93; = OutLatch&#91;i&#93; = 0;<br /><br />    // Display master CLK steps<br />    CLK = 0;<br />    printf ( &quot;CLK : &quot; );<br />    for (i=0; i&lt;50; i++) {<br />        printf (&quot;%i&quot;, CLK );<br />        CLK ^= 1;<br />    }<br />    printf ( &quot;\n&quot; );<br /><br />    // Display iterations of PHI2 output<br />    CLK = 0;<br />    printf ( &quot;PHI2: &quot; );<br />    for (i=0; i&lt;50; i++) {<br />        step_count (CLK);<br />        printf (&quot;%i&quot;, ~(CounterOut &amp; ~DutyOut) &amp; 1 );<br />        CLK ^= 1;<br />    }<br />    printf ( &quot;\n&quot; );<br />}<br /><br />CLK : 01010101010101010101010101010101010101010101010101<br />PHI2: 00000000111111111111111000000000111111111111111000<br /></div><br />[/spoiler]<br /><br />Admins: please allow to attach txt/c files, or add spoiler bb-code.<br /><br />EDIT: found some errors, now fixed )<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=5630">org</a> — Sun Aug 12, 2012 2:42 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[org]]></name></author>
<updated>2012-08-13T07:09:48-07:00</updated>
<published>2012-08-11T08:05:16-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=9197&amp;p=97957#p97957</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=9197&amp;p=97957#p97957"/>
<title type="html"><![CDATA[Re: Breaking NES apart (WARNING: traffic)]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=9197&amp;p=97957#p97957"><![CDATA[
Todays speccy: APU register decode<br /><br />First take a look on oveview:<br /><img src="http://ogamespec.com/imgstore/whc50266d04adb5c.jpg" alt="Image" /><br /><br />Register address decode is done in 3 steps:<br />- predecode: determine whenever address is belongs to register memory area (4000 ... 401F)<br />- R/W decode: determine what we gonna do - read or write<br />- PLA: connects appropriate register with data bus<br /><br />Predecode:<br /><img src="http://ogamespec.com/imgstore/whc50266b8060fa5.jpg" alt="Image" /><br />It simply grounds output, if address is not &quot;0x00 0000 000x xxxx&quot; (where &quot;x&quot; mean any bit)<br />Two PDSEL outpus are identical to each other.<br />Ricoh missed two pullups here, so PDSEL is just &quot;not connected&quot;, instead of high level, if address is match.<br /><br />R/W decode:<br /><img src="http://ogamespec.com/imgstore/whc5026730eb288e.jpg" alt="Image" /><br />Feeds R/W line from CPU and PDSEL (which is grounded or just not-connected)<br />2 outputs goes to PLA. <br />Register write is performed when R/W is low and PDSEL is not connected.<br />Register read is performed when R/W is high and PDSEL is not connected.<br /><br />PLA:<br /><img src="http://ogamespec.com/imgstore/whc502674280e9c6.jpg" alt="Image" /><br />Most interesting part.<br />This scheme has a lot of output control wires, which connect different registers with data bus.<br />Write PLA outputs are grounded during 6502 PHI1 phase.<br /><br />I found undocumented registers : 4018, 4019 (both read only) and 401A (read/write).<br />Access to these registers is controlled by yet unkown (UNK) control line.<br /><br />EDIT: UNK line is actually DEBUG input (pin 30). And 4018-401A are debug readback registers.<br /><br />Some links from Quietust:<br /><!-- m --><a class="postlink" href="http://wiki.nesdev.com/w/index.php/Talk:CPU_pin_out_and_signal_description">http://wiki.nesdev.com/w/index.php/Talk ... escription</a><!-- m --><br /><!-- m --><a class="postlink" href="http://wiki.nesdev.com/w/index.php/File:Apu_address.jpg">http://wiki.nesdev.com/w/index.php/File:Apu_address.jpg</a><!-- m --><p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=5630">org</a> — Sat Aug 11, 2012 8:05 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[org]]></name></author>
<updated>2012-08-10T06:05:50-07:00</updated>
<published>2012-08-10T06:05:50-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=9197&amp;p=97901#p97901</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=9197&amp;p=97901#p97901"/>
<title type="html"><![CDATA[Re: Breaking NES apart (WARNING: traffic)]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=9197&amp;p=97901#p97901"><![CDATA[
Todays speccy: PPU register select PLA.<br /><br />I partially decoded obscured area of register select PLA :<br /><br /><img src="http://ogamespec.com/imgstore/whc5025032a0993a.jpg" alt="Image" /><br /><br />As you can see diffusion layer is totally hidden under metall crosspassings.<br /><br />I took original picture, maxed contrast and removed saturation:<br /><img src="http://ogamespec.com/imgstore/whc502504456103c.jpg" alt="Image" /><br /><br />Noticed the difference between red and green circles?  <img src="http://forums.nesdev.com/images/smilies/icon_mrgreen.gif" alt=":mrgreen:" title="Mr. Green" /> Humain brain is a miracle  <img src="http://forums.nesdev.com/images/smilies/icon_biggrin.gif" alt=":D" title="Very Happy" /><br /><br />Although I didn't managed to recover top 3 lines of PLA, I still happy <img src="http://forums.nesdev.com/images/smilies/icon_smile.gif" alt=":)" title="Smile" /> Now I can find PPU registers.<br /><br /><img src="http://ogamespec.com/imgstore/whc5025057346bed.jpg" alt="Image" /><br /><br />PLA feeds A0-A3 and R/W lines and connect specific register with data bus (D0...D7), when condition met (actually it output &quot;disconnect&quot; drive signals, leaving only single register to be connected)<br />If condition is not met, then neither register is not connected to the data bus.<br /><br />A0-A2 lines are mentioned as RS0-2 (register select) in PPU US patent 4824106.<br /><br />Enjoy)<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=5630">org</a> — Fri Aug 10, 2012 6:05 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[org]]></name></author>
<updated>2012-08-09T12:36:35-07:00</updated>
<published>2012-08-09T12:36:35-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=9197&amp;p=97839#p97839</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=9197&amp;p=97839#p97839"/>
<title type="html"><![CDATA[Re: Breaking NES apart (WARNING: traffic)]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=9197&amp;p=97839#p97839"><![CDATA[
APU reset pin<br /><br />Simply inverted /RST input, no any latches or something.<br /><br />RST is connected to NC/A address bus input. This mean address bus is float during reset.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=5630">org</a> — Thu Aug 09, 2012 12:36 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[org]]></name></author>
<updated>2012-08-10T06:42:34-07:00</updated>
<published>2012-08-09T06:47:40-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=9197&amp;p=97817#p97817</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=9197&amp;p=97817#p97817"/>
<title type="html"><![CDATA[Re: Breaking NES apart (WARNING: traffic)]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=9197&amp;p=97817#p97817"><![CDATA[
Bonus: PPU R/W decode logic<br /><br /><img src="http://ogamespec.com/imgstore/whc5023be161d7dc.jpg" alt="Image" /><br /><br />Output RD and WR, based on R/W and /CE lines:<br /><br />RD = ~R/W<br />WR = R/W<br /><br />RD = WR = 1, when /CE = 1.<br /><br />From Brad Taylor's &quot;NTSC 2C02 technical reference&quot;:<br /><div class="quotetitle"><b>Quote:</b></div><div class="quotecontent"><br />R/W, D0-D7, A2-A0, /CS: these are the PPU's control bus signals responsible <br />for programming the 2C02's internal registers. R/W controls data direction <br />(write data into PPU reg on zero), A0-A2 selects the internal PPU register <br />to read/write, and while /CS is set to zero, D0-D7 is used to transfer the <br />data bits to/from the selected register (if /CS=1, D0-D7 float).<br /></div><br /><br />/CS is mentioned as /DBE (NOT data bus enabled) in PPU US patent 4824106.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=5630">org</a> — Thu Aug 09, 2012 6:47 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[org]]></name></author>
<updated>2012-08-09T05:50:23-07:00</updated>
<published>2012-08-09T05:50:23-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=9197&amp;p=97816#p97816</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=9197&amp;p=97816#p97816"/>
<title type="html"><![CDATA[Re: Breaking NES apart (WARNING: traffic)]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=9197&amp;p=97816#p97816"><![CDATA[
Todays speccy: PPU data bus (D0...D7)<br /><br />This is CPU-side data pin.<br /><br />Each pin has 3 connects: RD, WR and DBn.<br /><br />RD and WR controls read and write tri-state logic.<br />When RD is high write logic goes to &quot;not connected&quot; state and otherwise.<br />RD and WR cannot be in combinations 0/0. Both RD and WR are high, when /CE = 1 (&quot;chip not enabled&quot;)<br /><br />DBn wire transfers actual data in both directions.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=5630">org</a> — Thu Aug 09, 2012 5:50 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[org]]></name></author>
<updated>2012-08-08T05:27:09-07:00</updated>
<published>2012-08-08T05:27:09-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=9197&amp;p=97762#p97762</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=9197&amp;p=97762#p97762"/>
<title type="html"><![CDATA[Re: Breaking NES apart (WARNING: traffic)]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=9197&amp;p=97762#p97762"><![CDATA[
Todays speccy: PPU OAM row decoder.<br /><br /><img src="http://ogamespec.com/imgstore/resized_whc50225695296b8.jpg" alt="Image" /><br /><br /><div class="codetitle"><b>Code:</b></div><div class="codecontent"> 1 2 3 4   abcdefghi<br />--------------------<br /> 0 0 0 0 | 000000010 <br /> 0 0 0 1 | 000000100<br /> 0 0 1 0 | 000001000<br /> 0 0 1 1 | 000010000<br /> 0 1 0 0 | 000100000<br /> 0 1 0 1 | 001000000<br /> 0 1 1 0 | 010000000<br /> 0 1 1 1 | 100000000<br /> 1 x x x | 000000001<br /></div><br />Input: row group number. Output selects one of 9 OAM row groups.<br /><br />OAM layout (see attached pic):<br />Top part: 34 rows by 32 cells<br />Bottom part: 32 rows by 32 cells<br />Rows are aranged in groups, 9 groups total.<br />Number of rows in each group : 8, 8, 5, 8, 8, 8, 5, 8, 8<br />This gives 1792 + 320 = 2112 bits (264 bytes)<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=5630">org</a> — Wed Aug 08, 2012 5:27 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[kyuusaku]]></name></author>
<updated>2012-08-08T00:48:05-07:00</updated>
<published>2012-08-08T00:48:05-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=9197&amp;p=97759#p97759</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=9197&amp;p=97759#p97759"/>
<title type="html"><![CDATA[Re: Breaking NES apart (WARNING: traffic)]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=9197&amp;p=97759#p97759"><![CDATA[
Ahh, I thought you were working only from the die photo... Still impressive!<br /><br />I took the easy way out and extracted the node and transistor list.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=20">kyuusaku</a> — Wed Aug 08, 2012 12:48 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[org]]></name></author>
<updated>2012-08-07T22:14:27-07:00</updated>
<published>2012-08-07T22:14:27-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=9197&amp;p=97758#p97758</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=9197&amp;p=97758#p97758"/>
<title type="html"><![CDATA[Re: Breaking NES apart (WARNING: traffic)]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=9197&amp;p=97758#p97758"><![CDATA[
rainwarrior, I've seen those layers and images but when I tried to compose them in photoshop, it doesn't look suitable. So I do by my own.<br /><br />kyuusaku, search on youtube &quot;Tracing 6502&quot;. I captured real-time video, while tracing 6502. This is quite simple <img src="http://forums.nesdev.com/images/smilies/icon_smile.gif" alt=":)" title="Smile" /><p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=5630">org</a> — Tue Aug 07, 2012 10:14 pm</p><hr />
]]></content>
</entry>
</feed>