{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1418241792998 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "musicfail 5CGXFC5C6F27C7 " "Selected device 5CGXFC5C6F27C7 for design \"musicfail\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1418241793063 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1418241793109 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1418241793109 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "twovoicemem:musical\|altsyncram:altsyncram_component\|altsyncram_sio2:auto_generated\|ram_block1a15 " "Atom \"twovoicemem:musical\|altsyncram:altsyncram_component\|altsyncram_sio2:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418241793234 "|musicfail|twovoicemem:musical|altsyncram:altsyncram_component|altsyncram_sio2:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "twovoicemem:musical\|altsyncram:altsyncram_component\|altsyncram_sio2:auto_generated\|ram_block1a0 " "Atom \"twovoicemem:musical\|altsyncram:altsyncram_component\|altsyncram_sio2:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418241793234 "|musicfail|twovoicemem:musical|altsyncram:altsyncram_component|altsyncram_sio2:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "twovoicemem:musical\|altsyncram:altsyncram_component\|altsyncram_sio2:auto_generated\|ram_block1a1 " "Atom \"twovoicemem:musical\|altsyncram:altsyncram_component\|altsyncram_sio2:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418241793234 "|musicfail|twovoicemem:musical|altsyncram:altsyncram_component|altsyncram_sio2:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "twovoicemem:musical\|altsyncram:altsyncram_component\|altsyncram_sio2:auto_generated\|ram_block1a2 " "Atom \"twovoicemem:musical\|altsyncram:altsyncram_component\|altsyncram_sio2:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418241793234 "|musicfail|twovoicemem:musical|altsyncram:altsyncram_component|altsyncram_sio2:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "twovoicemem:musical\|altsyncram:altsyncram_component\|altsyncram_sio2:auto_generated\|ram_block1a3 " "Atom \"twovoicemem:musical\|altsyncram:altsyncram_component\|altsyncram_sio2:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418241793234 "|musicfail|twovoicemem:musical|altsyncram:altsyncram_component|altsyncram_sio2:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "twovoicemem:musical\|altsyncram:altsyncram_component\|altsyncram_sio2:auto_generated\|ram_block1a4 " "Atom \"twovoicemem:musical\|altsyncram:altsyncram_component\|altsyncram_sio2:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418241793234 "|musicfail|twovoicemem:musical|altsyncram:altsyncram_component|altsyncram_sio2:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "twovoicemem:musical\|altsyncram:altsyncram_component\|altsyncram_sio2:auto_generated\|ram_block1a5 " "Atom \"twovoicemem:musical\|altsyncram:altsyncram_component\|altsyncram_sio2:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418241793234 "|musicfail|twovoicemem:musical|altsyncram:altsyncram_component|altsyncram_sio2:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "twovoicemem:musical\|altsyncram:altsyncram_component\|altsyncram_sio2:auto_generated\|ram_block1a6 " "Atom \"twovoicemem:musical\|altsyncram:altsyncram_component\|altsyncram_sio2:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418241793234 "|musicfail|twovoicemem:musical|altsyncram:altsyncram_component|altsyncram_sio2:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "twovoicemem:musical\|altsyncram:altsyncram_component\|altsyncram_sio2:auto_generated\|ram_block1a7 " "Atom \"twovoicemem:musical\|altsyncram:altsyncram_component\|altsyncram_sio2:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418241793234 "|musicfail|twovoicemem:musical|altsyncram:altsyncram_component|altsyncram_sio2:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "twovoicemem:musical\|altsyncram:altsyncram_component\|altsyncram_sio2:auto_generated\|ram_block1a8 " "Atom \"twovoicemem:musical\|altsyncram:altsyncram_component\|altsyncram_sio2:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418241793234 "|musicfail|twovoicemem:musical|altsyncram:altsyncram_component|altsyncram_sio2:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "twovoicemem:musical\|altsyncram:altsyncram_component\|altsyncram_sio2:auto_generated\|ram_block1a9 " "Atom \"twovoicemem:musical\|altsyncram:altsyncram_component\|altsyncram_sio2:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418241793234 "|musicfail|twovoicemem:musical|altsyncram:altsyncram_component|altsyncram_sio2:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "twovoicemem:musical\|altsyncram:altsyncram_component\|altsyncram_sio2:auto_generated\|ram_block1a10 " "Atom \"twovoicemem:musical\|altsyncram:altsyncram_component\|altsyncram_sio2:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418241793234 "|musicfail|twovoicemem:musical|altsyncram:altsyncram_component|altsyncram_sio2:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "twovoicemem:musical\|altsyncram:altsyncram_component\|altsyncram_sio2:auto_generated\|ram_block1a11 " "Atom \"twovoicemem:musical\|altsyncram:altsyncram_component\|altsyncram_sio2:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418241793234 "|musicfail|twovoicemem:musical|altsyncram:altsyncram_component|altsyncram_sio2:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "twovoicemem:musical\|altsyncram:altsyncram_component\|altsyncram_sio2:auto_generated\|ram_block1a12 " "Atom \"twovoicemem:musical\|altsyncram:altsyncram_component\|altsyncram_sio2:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418241793234 "|musicfail|twovoicemem:musical|altsyncram:altsyncram_component|altsyncram_sio2:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "twovoicemem:musical\|altsyncram:altsyncram_component\|altsyncram_sio2:auto_generated\|ram_block1a13 " "Atom \"twovoicemem:musical\|altsyncram:altsyncram_component\|altsyncram_sio2:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418241793234 "|musicfail|twovoicemem:musical|altsyncram:altsyncram_component|altsyncram_sio2:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "twovoicemem:musical\|altsyncram:altsyncram_component\|altsyncram_sio2:auto_generated\|ram_block1a14 " "Atom \"twovoicemem:musical\|altsyncram:altsyncram_component\|altsyncram_sio2:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1418241793234 "|musicfail|twovoicemem:musical|altsyncram:altsyncram_component|altsyncram_sio2:auto_generated|ram_block1a14"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1418241793234 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1418241793437 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1418241793453 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1418241794045 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1418241794108 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "1 " "1 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "CLOCK_125_p CLOCK_125_p(n) " "differential I/O pin \"CLOCK_125_p\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"CLOCK_125_p(n)\"." {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { CLOCK_125_p } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_125_p" } } } } { "musicfail.v" "" { Text "E:/MarkMusic/musicfail.v" 36 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_125_p } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MarkMusic/" { { 0 { 0 ""} 0 68 9662 10382 0} { 0 { 0 ""} 0 17527 9662 10382 0}  }  } } { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { CLOCK_125_p(n) } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_125_p(n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1418241804092 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1418241804092 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "4A CLOCK_125_p " "Too many 2.5-V SE IO in bank 4A with LVDS RX pin CLOCK_125_p. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "HEX1\[6\] 22 " "SE I/O HEX1\[6\] contributed to 22% of the SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the SSN" 0 0 "Quartus II" 0 -1 1418241804809 ""} { "Info" "ICIO_IO_CONTRIBUTION" "HEX1\[5\] 22 " "SE I/O HEX1\[5\] contributed to 22% of the SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the SSN" 0 0 "Quartus II" 0 -1 1418241804809 ""} { "Info" "ICIO_IO_CONTRIBUTION" "HEX1\[4\] 22 " "SE I/O HEX1\[4\] contributed to 22% of the SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the SSN" 0 0 "Quartus II" 0 -1 1418241804809 ""} { "Info" "ICIO_IO_CONTRIBUTION" "HEX1\[3\] 22 " "SE I/O HEX1\[3\] contributed to 22% of the SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the SSN" 0 0 "Quartus II" 0 -1 1418241804809 ""} { "Info" "ICIO_IO_CONTRIBUTION" "HEX1\[2\] 22 " "SE I/O HEX1\[2\] contributed to 22% of the SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the SSN" 0 0 "Quartus II" 0 -1 1418241804809 ""} { "Info" "ICIO_IO_CONTRIBUTION" "HEX1\[1\] 22 " "SE I/O HEX1\[1\] contributed to 22% of the SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the SSN" 0 0 "Quartus II" 0 -1 1418241804809 ""} { "Info" "ICIO_IO_CONTRIBUTION" "HEX1\[0\] 22 " "SE I/O HEX1\[0\] contributed to 22% of the SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the SSN" 0 0 "Quartus II" 0 -1 1418241804809 ""} { "Info" "ICIO_IO_CONTRIBUTION" "HEX0\[6\] 22 " "SE I/O HEX0\[6\] contributed to 22% of the SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the SSN" 0 0 "Quartus II" 0 -1 1418241804809 ""} { "Info" "ICIO_IO_CONTRIBUTION" "HEX0\[5\] 22 " "SE I/O HEX0\[5\] contributed to 22% of the SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the SSN" 0 0 "Quartus II" 0 -1 1418241804809 ""} { "Info" "ICIO_IO_CONTRIBUTION" "HEX0\[4\] 22 " "SE I/O HEX0\[4\] contributed to 22% of the SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the SSN" 0 0 "Quartus II" 0 -1 1418241804809 ""} { "Info" "ICIO_IO_CONTRIBUTION" "HEX0\[3\] 22 " "SE I/O HEX0\[3\] contributed to 22% of the SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the SSN" 0 0 "Quartus II" 0 -1 1418241804809 ""} { "Info" "ICIO_IO_CONTRIBUTION" "HEX0\[2\] 22 " "SE I/O HEX0\[2\] contributed to 22% of the SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the SSN" 0 0 "Quartus II" 0 -1 1418241804809 ""} { "Info" "ICIO_IO_CONTRIBUTION" "HEX0\[1\] 22 " "SE I/O HEX0\[1\] contributed to 22% of the SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the SSN" 0 0 "Quartus II" 0 -1 1418241804809 ""} { "Info" "ICIO_IO_CONTRIBUTION" "HEX0\[0\] 22 " "SE I/O HEX0\[0\] contributed to 22% of the SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the SSN" 0 0 "Quartus II" 0 -1 1418241804809 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1418241804809 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1418241804825 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "4A CLOCK_125_p " "Too many 2.5-V SE IO in bank 4A with LVDS RX pin CLOCK_125_p. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "HEX1\[6\] 22 " "SE I/O HEX1\[6\] contributed to 22% of the SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the SSN" 0 0 "Quartus II" 0 -1 1418241805293 ""} { "Info" "ICIO_IO_CONTRIBUTION" "HEX1\[5\] 22 " "SE I/O HEX1\[5\] contributed to 22% of the SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the SSN" 0 0 "Quartus II" 0 -1 1418241805293 ""} { "Info" "ICIO_IO_CONTRIBUTION" "HEX1\[4\] 22 " "SE I/O HEX1\[4\] contributed to 22% of the SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the SSN" 0 0 "Quartus II" 0 -1 1418241805293 ""} { "Info" "ICIO_IO_CONTRIBUTION" "HEX1\[3\] 22 " "SE I/O HEX1\[3\] contributed to 22% of the SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the SSN" 0 0 "Quartus II" 0 -1 1418241805293 ""} { "Info" "ICIO_IO_CONTRIBUTION" "HEX1\[2\] 22 " "SE I/O HEX1\[2\] contributed to 22% of the SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the SSN" 0 0 "Quartus II" 0 -1 1418241805293 ""} { "Info" "ICIO_IO_CONTRIBUTION" "HEX1\[1\] 22 " "SE I/O HEX1\[1\] contributed to 22% of the SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the SSN" 0 0 "Quartus II" 0 -1 1418241805293 ""} { "Info" "ICIO_IO_CONTRIBUTION" "HEX1\[0\] 22 " "SE I/O HEX1\[0\] contributed to 22% of the SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the SSN" 0 0 "Quartus II" 0 -1 1418241805293 ""} { "Info" "ICIO_IO_CONTRIBUTION" "HEX0\[6\] 22 " "SE I/O HEX0\[6\] contributed to 22% of the SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the SSN" 0 0 "Quartus II" 0 -1 1418241805293 ""} { "Info" "ICIO_IO_CONTRIBUTION" "HEX0\[5\] 22 " "SE I/O HEX0\[5\] contributed to 22% of the SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the SSN" 0 0 "Quartus II" 0 -1 1418241805293 ""} { "Info" "ICIO_IO_CONTRIBUTION" "HEX0\[4\] 22 " "SE I/O HEX0\[4\] contributed to 22% of the SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the SSN" 0 0 "Quartus II" 0 -1 1418241805293 ""} { "Info" "ICIO_IO_CONTRIBUTION" "HEX0\[3\] 22 " "SE I/O HEX0\[3\] contributed to 22% of the SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the SSN" 0 0 "Quartus II" 0 -1 1418241805293 ""} { "Info" "ICIO_IO_CONTRIBUTION" "HEX0\[2\] 22 " "SE I/O HEX0\[2\] contributed to 22% of the SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the SSN" 0 0 "Quartus II" 0 -1 1418241805293 ""} { "Info" "ICIO_IO_CONTRIBUTION" "HEX0\[1\] 22 " "SE I/O HEX0\[1\] contributed to 22% of the SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the SSN" 0 0 "Quartus II" 0 -1 1418241805293 ""} { "Info" "ICIO_IO_CONTRIBUTION" "HEX0\[0\] 22 " "SE I/O HEX0\[0\] contributed to 22% of the SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the SSN" 0 0 "Quartus II" 0 -1 1418241805293 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1418241805293 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50_B5B~inputCLKENA0 603 global CLKCTRL_G10 " "CLOCK_50_B5B~inputCLKENA0 with 603 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1418241805340 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1418241805340 ""}
{ "Critical Warning" "WCIO_RX_TOO_MANY_IOS" "4A CLOCK_125_p " "Too many 2.5-V SE IO in bank 4A with LVDS RX pin CLOCK_125_p. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." { { "Info" "ICIO_IO_CONTRIBUTION" "HEX1\[6\] 22 " "SE I/O HEX1\[6\] contributed to 22% of the SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the SSN" 0 0 "Quartus II" 0 -1 1418241805589 ""} { "Info" "ICIO_IO_CONTRIBUTION" "HEX1\[5\] 22 " "SE I/O HEX1\[5\] contributed to 22% of the SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the SSN" 0 0 "Quartus II" 0 -1 1418241805589 ""} { "Info" "ICIO_IO_CONTRIBUTION" "HEX1\[4\] 22 " "SE I/O HEX1\[4\] contributed to 22% of the SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the SSN" 0 0 "Quartus II" 0 -1 1418241805589 ""} { "Info" "ICIO_IO_CONTRIBUTION" "HEX1\[3\] 22 " "SE I/O HEX1\[3\] contributed to 22% of the SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the SSN" 0 0 "Quartus II" 0 -1 1418241805589 ""} { "Info" "ICIO_IO_CONTRIBUTION" "HEX1\[2\] 22 " "SE I/O HEX1\[2\] contributed to 22% of the SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the SSN" 0 0 "Quartus II" 0 -1 1418241805589 ""} { "Info" "ICIO_IO_CONTRIBUTION" "HEX1\[1\] 22 " "SE I/O HEX1\[1\] contributed to 22% of the SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the SSN" 0 0 "Quartus II" 0 -1 1418241805589 ""} { "Info" "ICIO_IO_CONTRIBUTION" "HEX1\[0\] 22 " "SE I/O HEX1\[0\] contributed to 22% of the SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the SSN" 0 0 "Quartus II" 0 -1 1418241805589 ""} { "Info" "ICIO_IO_CONTRIBUTION" "HEX0\[6\] 22 " "SE I/O HEX0\[6\] contributed to 22% of the SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the SSN" 0 0 "Quartus II" 0 -1 1418241805589 ""} { "Info" "ICIO_IO_CONTRIBUTION" "HEX0\[5\] 22 " "SE I/O HEX0\[5\] contributed to 22% of the SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the SSN" 0 0 "Quartus II" 0 -1 1418241805589 ""} { "Info" "ICIO_IO_CONTRIBUTION" "HEX0\[4\] 22 " "SE I/O HEX0\[4\] contributed to 22% of the SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the SSN" 0 0 "Quartus II" 0 -1 1418241805589 ""} { "Info" "ICIO_IO_CONTRIBUTION" "HEX0\[3\] 22 " "SE I/O HEX0\[3\] contributed to 22% of the SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the SSN" 0 0 "Quartus II" 0 -1 1418241805589 ""} { "Info" "ICIO_IO_CONTRIBUTION" "HEX0\[2\] 22 " "SE I/O HEX0\[2\] contributed to 22% of the SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the SSN" 0 0 "Quartus II" 0 -1 1418241805589 ""} { "Info" "ICIO_IO_CONTRIBUTION" "HEX0\[1\] 22 " "SE I/O HEX0\[1\] contributed to 22% of the SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the SSN" 0 0 "Quartus II" 0 -1 1418241805589 ""} { "Info" "ICIO_IO_CONTRIBUTION" "HEX0\[0\] 22 " "SE I/O HEX0\[0\] contributed to 22% of the SSN" {  } {  } 0 12899 "SE I/O %1!s! contributed to %2!d!% of the SSN" 0 0 "Quartus II" 0 -1 1418241805589 ""}  } {  } 1 12887 "Too many 2.5-V SE IO in bank %1!s! with LVDS RX pin %2!s!. Reduce the number of 2.5-V I/Os used and re-run the analysis again.  Please refer to the guideline from the Knowledge Base solution ID: rd10102013_979 and ensure the total % of SSN for the following SE I/O pins does not exceed 100%." 0 0 "Fitter" 0 -1 1418241805589 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418241805621 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "22 " "TimeQuest Timing Analyzer is analyzing 22 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1418241806993 ""}
{ "Info" "ISTA_SDC_FOUND" "musicfail.SDC " "Reading SDC File: 'musicfail.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1418241807009 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1418241807103 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "second_execute " "Node: second_execute was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1418241807134 "|musicfail|second_execute"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "execute " "Node: execute was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1418241807134 "|musicfail|execute"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "bclk " "Node: bclk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1418241807134 "|musicfail|bclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mclk " "Node: mclk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1418241807181 "|musicfail|mclk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1418241807212 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1418241807212 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1418241807212 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1418241807212 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLOCK_50_B5B " "  20.000 CLOCK_50_B5B" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1418241807212 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLOCK_50_B6A " "  20.000 CLOCK_50_B6A" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1418241807212 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLOCK_50_B7A " "  20.000 CLOCK_50_B7A" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1418241807212 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLOCK_50_B8A " "  20.000 CLOCK_50_B8A" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1418241807212 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000  CLOCK_125_p " "   8.000  CLOCK_125_p" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1418241807212 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1418241807212 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1418241807274 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1418241807290 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1418241807290 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1418241807305 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1418241807305 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1418241807305 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1418241807477 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1418241807493 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1418241807493 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CPU_RESET_n " "Node \"CPU_RESET_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_RESET_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418241807992 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418241807992 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418241807992 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418241807992 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418241807992 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418241807992 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418241807992 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418241807992 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418241807992 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418241807992 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418241807992 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418241807992 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418241807992 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418241807992 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1418241807992 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1418241807992 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418241808039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1418241815371 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418241817976 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1418241817991 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1418241832203 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:14 " "Fitter placement operations ending: elapsed time is 00:00:14" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418241832203 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1418241835089 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X34_Y24 X45_Y36 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36" {  } { { "loc" "" { Generic "E:/MarkMusic/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36"} 34 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1418241853045 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1418241853045 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:46 " "Fitter routing operations ending: elapsed time is 00:00:46" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418241891124 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1418241891124 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1418241891124 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "6.12 " "Total time spent on timing analysis during the Fitter is 6.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1418241897567 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1418241897988 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1418241906522 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1418241906709 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1418241916880 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:29 " "Fitter post-fit operations ending: elapsed time is 00:00:29" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418241926958 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1418241927550 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "4 " "Following 4 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "musicfail.v" "" { Text "E:/MarkMusic/musicfail.v" 44 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MarkMusic/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1418241927566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDA a permanently disabled " "Pin I2C_SDA has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { I2C_SDA } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDA" } } } } { "musicfail.v" "" { Text "E:/MarkMusic/musicfail.v" 52 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_SDA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MarkMusic/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1418241927566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently enabled " "Pin AUD_BCLK has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "musicfail.v" "" { Text "E:/MarkMusic/musicfail.v" 45 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MarkMusic/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1418241927566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently enabled " "Pin AUD_DACLRCK has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "musicfail.v" "" { Text "E:/MarkMusic/musicfail.v" 47 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MarkMusic/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1418241927566 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1418241927566 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/MarkMusic/musicfail.fit.smsg " "Generated suppressed messages file E:/MarkMusic/musicfail.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1418241928128 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 29 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1058 " "Peak virtual memory: 1058 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418241933619 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 10 14:05:33 2014 " "Processing ended: Wed Dec 10 14:05:33 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418241933619 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:22 " "Elapsed time: 00:02:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418241933619 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:15 " "Total CPU time (on all processors): 00:02:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418241933619 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1418241933619 ""}
