TimeQuest Timing Analyzer report for nttParametric
Mon Nov 17 16:35:31 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 100C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 100C Model Setup Summary
  8. Slow 1200mV 100C Model Hold Summary
  9. Slow 1200mV 100C Model Recovery Summary
 10. Slow 1200mV 100C Model Removal Summary
 11. Slow 1200mV 100C Model Minimum Pulse Width Summary
 12. Slow 1200mV 100C Model Setup: 'clk'
 13. Slow 1200mV 100C Model Hold: 'clk'
 14. Slow 1200mV 100C Model Recovery: 'clk'
 15. Slow 1200mV 100C Model Removal: 'clk'
 16. Slow 1200mV 100C Model Minimum Pulse Width: 'clk'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Slow 1200mV 100C Model Metastability Report
 22. Slow 1200mV -40C Model Fmax Summary
 23. Slow 1200mV -40C Model Setup Summary
 24. Slow 1200mV -40C Model Hold Summary
 25. Slow 1200mV -40C Model Recovery Summary
 26. Slow 1200mV -40C Model Removal Summary
 27. Slow 1200mV -40C Model Minimum Pulse Width Summary
 28. Slow 1200mV -40C Model Setup: 'clk'
 29. Slow 1200mV -40C Model Hold: 'clk'
 30. Slow 1200mV -40C Model Recovery: 'clk'
 31. Slow 1200mV -40C Model Removal: 'clk'
 32. Slow 1200mV -40C Model Minimum Pulse Width: 'clk'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Slow 1200mV -40C Model Metastability Report
 38. Fast 1200mV -40C Model Setup Summary
 39. Fast 1200mV -40C Model Hold Summary
 40. Fast 1200mV -40C Model Recovery Summary
 41. Fast 1200mV -40C Model Removal Summary
 42. Fast 1200mV -40C Model Minimum Pulse Width Summary
 43. Fast 1200mV -40C Model Setup: 'clk'
 44. Fast 1200mV -40C Model Hold: 'clk'
 45. Fast 1200mV -40C Model Recovery: 'clk'
 46. Fast 1200mV -40C Model Removal: 'clk'
 47. Fast 1200mV -40C Model Minimum Pulse Width: 'clk'
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Fast 1200mV -40C Model Metastability Report
 53. Multicorner Timing Analysis Summary
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Board Trace Model Assignments
 59. Input Transition Times
 60. Signal Integrity Metrics (Slow 1200mv n40c Model)
 61. Signal Integrity Metrics (Slow 1200mv 100c Model)
 62. Signal Integrity Metrics (Fast 1200mv n40c Model)
 63. Setup Transfers
 64. Hold Transfers
 65. Recovery Transfers
 66. Removal Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; nttParametric                                                     ;
; Device Family      ; Cyclone IV GX                                                     ;
; Device Name        ; EP4CGX150DF31I7                                                   ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Slow 1200mV 100C Model Fmax Summary             ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 18.29 MHz ; 18.29 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------+
; Slow 1200mV 100C Model Setup Summary ;
+-------+---------+--------------------+
; Clock ; Slack   ; End Point TNS      ;
+-------+---------+--------------------+
; clk   ; -53.660 ; -11898.904         ;
+-------+---------+--------------------+


+-------------------------------------+
; Slow 1200mV 100C Model Hold Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk   ; 0.241 ; 0.000               ;
+-------+-------+---------------------+


+-----------------------------------------+
; Slow 1200mV 100C Model Recovery Summary ;
+-------+--------+------------------------+
; Clock ; Slack  ; End Point TNS          ;
+-------+--------+------------------------+
; clk   ; -3.036 ; -695.529               ;
+-------+--------+------------------------+


+----------------------------------------+
; Slow 1200mV 100C Model Removal Summary ;
+-------+-------+------------------------+
; Clock ; Slack ; End Point TNS          ;
+-------+-------+------------------------+
; clk   ; 1.615 ; 0.000                  ;
+-------+-------+------------------------+


+----------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------------------+
; Clock ; Slack  ; End Point TNS                     ;
+-------+--------+-----------------------------------+
; clk   ; -3.000 ; -5187.300                         ;
+-------+--------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'clk'                                                                                                                                                      ;
+---------+-----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                           ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -53.660 ; PolyPointwiseMult:uut_polypointwise|product_reg[14] ; PolyPointwiseMult:uut_polypointwise|result_reg[8]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.942     ;
; -53.659 ; PolyPointwiseMult:uut_polypointwise|product_reg[14] ; PolyPointwiseMult:uut_polypointwise|result_reg[4]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.941     ;
; -53.658 ; PolyPointwiseMult:uut_polypointwise|product_reg[14] ; PolyPointwiseMult:uut_polypointwise|result_reg[6]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.940     ;
; -53.657 ; PolyPointwiseMult:uut_polypointwise|product_reg[14] ; PolyPointwiseMult:uut_polypointwise|result_reg[7]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.939     ;
; -53.641 ; PolyPointwiseMult:uut_polypointwise|product_reg[14] ; PolyPointwiseMult:uut_polypointwise|result_reg[5]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.923     ;
; -53.641 ; PolyPointwiseMult:uut_polypointwise|product_reg[14] ; PolyPointwiseMult:uut_polypointwise|result_reg[3]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.923     ;
; -53.624 ; PolyPointwiseMult:uut_polypointwise|product_reg[13] ; PolyPointwiseMult:uut_polypointwise|result_reg[8]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.906     ;
; -53.623 ; PolyPointwiseMult:uut_polypointwise|product_reg[13] ; PolyPointwiseMult:uut_polypointwise|result_reg[4]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.905     ;
; -53.622 ; PolyPointwiseMult:uut_polypointwise|product_reg[13] ; PolyPointwiseMult:uut_polypointwise|result_reg[6]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.904     ;
; -53.621 ; PolyPointwiseMult:uut_polypointwise|product_reg[13] ; PolyPointwiseMult:uut_polypointwise|result_reg[7]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.903     ;
; -53.605 ; PolyPointwiseMult:uut_polypointwise|product_reg[13] ; PolyPointwiseMult:uut_polypointwise|result_reg[5]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.887     ;
; -53.605 ; PolyPointwiseMult:uut_polypointwise|product_reg[13] ; PolyPointwiseMult:uut_polypointwise|result_reg[3]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.887     ;
; -53.527 ; PolyPointwiseMult:uut_polypointwise|product_reg[16] ; PolyPointwiseMult:uut_polypointwise|result_reg[8]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.809     ;
; -53.526 ; PolyPointwiseMult:uut_polypointwise|product_reg[16] ; PolyPointwiseMult:uut_polypointwise|result_reg[4]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.808     ;
; -53.525 ; PolyPointwiseMult:uut_polypointwise|product_reg[16] ; PolyPointwiseMult:uut_polypointwise|result_reg[6]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.807     ;
; -53.524 ; PolyPointwiseMult:uut_polypointwise|product_reg[16] ; PolyPointwiseMult:uut_polypointwise|result_reg[7]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.806     ;
; -53.508 ; PolyPointwiseMult:uut_polypointwise|product_reg[16] ; PolyPointwiseMult:uut_polypointwise|result_reg[5]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.790     ;
; -53.508 ; PolyPointwiseMult:uut_polypointwise|product_reg[16] ; PolyPointwiseMult:uut_polypointwise|result_reg[3]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.790     ;
; -53.490 ; PolyPointwiseMult:uut_polypointwise|product_reg[15] ; PolyPointwiseMult:uut_polypointwise|result_reg[8]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.772     ;
; -53.489 ; PolyPointwiseMult:uut_polypointwise|product_reg[15] ; PolyPointwiseMult:uut_polypointwise|result_reg[4]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.771     ;
; -53.488 ; PolyPointwiseMult:uut_polypointwise|product_reg[15] ; PolyPointwiseMult:uut_polypointwise|result_reg[6]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.770     ;
; -53.487 ; PolyPointwiseMult:uut_polypointwise|product_reg[15] ; PolyPointwiseMult:uut_polypointwise|result_reg[7]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.769     ;
; -53.471 ; PolyPointwiseMult:uut_polypointwise|product_reg[15] ; PolyPointwiseMult:uut_polypointwise|result_reg[5]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.753     ;
; -53.471 ; PolyPointwiseMult:uut_polypointwise|product_reg[15] ; PolyPointwiseMult:uut_polypointwise|result_reg[3]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.753     ;
; -53.387 ; PolyPointwiseMult:uut_polypointwise|product_reg[18] ; PolyPointwiseMult:uut_polypointwise|result_reg[8]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.669     ;
; -53.386 ; PolyPointwiseMult:uut_polypointwise|product_reg[18] ; PolyPointwiseMult:uut_polypointwise|result_reg[4]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.668     ;
; -53.385 ; PolyPointwiseMult:uut_polypointwise|product_reg[18] ; PolyPointwiseMult:uut_polypointwise|result_reg[6]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.667     ;
; -53.384 ; PolyPointwiseMult:uut_polypointwise|product_reg[18] ; PolyPointwiseMult:uut_polypointwise|result_reg[7]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.666     ;
; -53.368 ; PolyPointwiseMult:uut_polypointwise|product_reg[18] ; PolyPointwiseMult:uut_polypointwise|result_reg[5]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.650     ;
; -53.368 ; PolyPointwiseMult:uut_polypointwise|product_reg[18] ; PolyPointwiseMult:uut_polypointwise|result_reg[3]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.650     ;
; -53.354 ; PolyPointwiseMult:uut_polypointwise|product_reg[17] ; PolyPointwiseMult:uut_polypointwise|result_reg[8]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.636     ;
; -53.353 ; PolyPointwiseMult:uut_polypointwise|product_reg[17] ; PolyPointwiseMult:uut_polypointwise|result_reg[4]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.635     ;
; -53.352 ; PolyPointwiseMult:uut_polypointwise|product_reg[17] ; PolyPointwiseMult:uut_polypointwise|result_reg[6]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.634     ;
; -53.351 ; PolyPointwiseMult:uut_polypointwise|product_reg[17] ; PolyPointwiseMult:uut_polypointwise|result_reg[7]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.633     ;
; -53.335 ; PolyPointwiseMult:uut_polypointwise|product_reg[17] ; PolyPointwiseMult:uut_polypointwise|result_reg[5]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.617     ;
; -53.335 ; PolyPointwiseMult:uut_polypointwise|product_reg[17] ; PolyPointwiseMult:uut_polypointwise|result_reg[3]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.617     ;
; -53.330 ; PolyPointwiseMult:uut_polypointwise|product_reg[14] ; PolyPointwiseMult:uut_polypointwise|result_reg[0]  ; clk          ; clk         ; 1.000        ; 0.290      ; 54.618     ;
; -53.330 ; PolyPointwiseMult:uut_polypointwise|product_reg[14] ; PolyPointwiseMult:uut_polypointwise|result_reg[2]  ; clk          ; clk         ; 1.000        ; 0.290      ; 54.618     ;
; -53.330 ; PolyPointwiseMult:uut_polypointwise|product_reg[14] ; PolyPointwiseMult:uut_polypointwise|result_reg[1]  ; clk          ; clk         ; 1.000        ; 0.290      ; 54.618     ;
; -53.294 ; PolyPointwiseMult:uut_polypointwise|product_reg[13] ; PolyPointwiseMult:uut_polypointwise|result_reg[0]  ; clk          ; clk         ; 1.000        ; 0.290      ; 54.582     ;
; -53.294 ; PolyPointwiseMult:uut_polypointwise|product_reg[13] ; PolyPointwiseMult:uut_polypointwise|result_reg[2]  ; clk          ; clk         ; 1.000        ; 0.290      ; 54.582     ;
; -53.294 ; PolyPointwiseMult:uut_polypointwise|product_reg[13] ; PolyPointwiseMult:uut_polypointwise|result_reg[1]  ; clk          ; clk         ; 1.000        ; 0.290      ; 54.582     ;
; -53.254 ; PolyPointwiseMult:uut_polypointwise|product_reg[20] ; PolyPointwiseMult:uut_polypointwise|result_reg[8]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.536     ;
; -53.253 ; PolyPointwiseMult:uut_polypointwise|product_reg[20] ; PolyPointwiseMult:uut_polypointwise|result_reg[4]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.535     ;
; -53.252 ; PolyPointwiseMult:uut_polypointwise|product_reg[20] ; PolyPointwiseMult:uut_polypointwise|result_reg[6]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.534     ;
; -53.251 ; PolyPointwiseMult:uut_polypointwise|product_reg[20] ; PolyPointwiseMult:uut_polypointwise|result_reg[7]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.533     ;
; -53.235 ; PolyPointwiseMult:uut_polypointwise|product_reg[20] ; PolyPointwiseMult:uut_polypointwise|result_reg[5]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.517     ;
; -53.235 ; PolyPointwiseMult:uut_polypointwise|product_reg[20] ; PolyPointwiseMult:uut_polypointwise|result_reg[3]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.517     ;
; -53.224 ; PolyPointwiseMult:uut_polypointwise|product_reg[19] ; PolyPointwiseMult:uut_polypointwise|result_reg[8]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.506     ;
; -53.223 ; PolyPointwiseMult:uut_polypointwise|product_reg[19] ; PolyPointwiseMult:uut_polypointwise|result_reg[4]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.505     ;
; -53.222 ; PolyPointwiseMult:uut_polypointwise|product_reg[19] ; PolyPointwiseMult:uut_polypointwise|result_reg[6]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.504     ;
; -53.221 ; PolyPointwiseMult:uut_polypointwise|product_reg[19] ; PolyPointwiseMult:uut_polypointwise|result_reg[7]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.503     ;
; -53.205 ; PolyPointwiseMult:uut_polypointwise|product_reg[19] ; PolyPointwiseMult:uut_polypointwise|result_reg[5]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.487     ;
; -53.205 ; PolyPointwiseMult:uut_polypointwise|product_reg[19] ; PolyPointwiseMult:uut_polypointwise|result_reg[3]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.487     ;
; -53.197 ; PolyPointwiseMult:uut_polypointwise|product_reg[16] ; PolyPointwiseMult:uut_polypointwise|result_reg[0]  ; clk          ; clk         ; 1.000        ; 0.290      ; 54.485     ;
; -53.197 ; PolyPointwiseMult:uut_polypointwise|product_reg[16] ; PolyPointwiseMult:uut_polypointwise|result_reg[2]  ; clk          ; clk         ; 1.000        ; 0.290      ; 54.485     ;
; -53.197 ; PolyPointwiseMult:uut_polypointwise|product_reg[16] ; PolyPointwiseMult:uut_polypointwise|result_reg[1]  ; clk          ; clk         ; 1.000        ; 0.290      ; 54.485     ;
; -53.161 ; PolyPointwiseMult:uut_polypointwise|product_reg[14] ; PolyPointwiseMult:uut_polypointwise|result_reg[11] ; clk          ; clk         ; 1.000        ; 0.318      ; 54.477     ;
; -53.161 ; PolyPointwiseMult:uut_polypointwise|product_reg[14] ; PolyPointwiseMult:uut_polypointwise|result_reg[12] ; clk          ; clk         ; 1.000        ; 0.318      ; 54.477     ;
; -53.160 ; PolyPointwiseMult:uut_polypointwise|product_reg[14] ; PolyPointwiseMult:uut_polypointwise|result_reg[10] ; clk          ; clk         ; 1.000        ; 0.318      ; 54.476     ;
; -53.160 ; PolyPointwiseMult:uut_polypointwise|product_reg[14] ; PolyPointwiseMult:uut_polypointwise|result_reg[9]  ; clk          ; clk         ; 1.000        ; 0.318      ; 54.476     ;
; -53.160 ; PolyPointwiseMult:uut_polypointwise|product_reg[15] ; PolyPointwiseMult:uut_polypointwise|result_reg[0]  ; clk          ; clk         ; 1.000        ; 0.290      ; 54.448     ;
; -53.160 ; PolyPointwiseMult:uut_polypointwise|product_reg[15] ; PolyPointwiseMult:uut_polypointwise|result_reg[2]  ; clk          ; clk         ; 1.000        ; 0.290      ; 54.448     ;
; -53.160 ; PolyPointwiseMult:uut_polypointwise|product_reg[15] ; PolyPointwiseMult:uut_polypointwise|result_reg[1]  ; clk          ; clk         ; 1.000        ; 0.290      ; 54.448     ;
; -53.127 ; PolyPointwiseMult:uut_polypointwise|product_reg[22] ; PolyPointwiseMult:uut_polypointwise|result_reg[8]  ; clk          ; clk         ; 1.000        ; 0.283      ; 54.408     ;
; -53.126 ; PolyPointwiseMult:uut_polypointwise|product_reg[22] ; PolyPointwiseMult:uut_polypointwise|result_reg[4]  ; clk          ; clk         ; 1.000        ; 0.283      ; 54.407     ;
; -53.125 ; PolyPointwiseMult:uut_polypointwise|product_reg[22] ; PolyPointwiseMult:uut_polypointwise|result_reg[6]  ; clk          ; clk         ; 1.000        ; 0.283      ; 54.406     ;
; -53.125 ; PolyPointwiseMult:uut_polypointwise|product_reg[13] ; PolyPointwiseMult:uut_polypointwise|result_reg[11] ; clk          ; clk         ; 1.000        ; 0.318      ; 54.441     ;
; -53.125 ; PolyPointwiseMult:uut_polypointwise|product_reg[13] ; PolyPointwiseMult:uut_polypointwise|result_reg[12] ; clk          ; clk         ; 1.000        ; 0.318      ; 54.441     ;
; -53.124 ; PolyPointwiseMult:uut_polypointwise|product_reg[22] ; PolyPointwiseMult:uut_polypointwise|result_reg[7]  ; clk          ; clk         ; 1.000        ; 0.283      ; 54.405     ;
; -53.124 ; PolyPointwiseMult:uut_polypointwise|product_reg[13] ; PolyPointwiseMult:uut_polypointwise|result_reg[10] ; clk          ; clk         ; 1.000        ; 0.318      ; 54.440     ;
; -53.124 ; PolyPointwiseMult:uut_polypointwise|product_reg[13] ; PolyPointwiseMult:uut_polypointwise|result_reg[9]  ; clk          ; clk         ; 1.000        ; 0.318      ; 54.440     ;
; -53.108 ; PolyPointwiseMult:uut_polypointwise|product_reg[22] ; PolyPointwiseMult:uut_polypointwise|result_reg[5]  ; clk          ; clk         ; 1.000        ; 0.283      ; 54.389     ;
; -53.108 ; PolyPointwiseMult:uut_polypointwise|product_reg[22] ; PolyPointwiseMult:uut_polypointwise|result_reg[3]  ; clk          ; clk         ; 1.000        ; 0.283      ; 54.389     ;
; -53.092 ; PolyPointwiseMult:uut_polypointwise|product_reg[21] ; PolyPointwiseMult:uut_polypointwise|result_reg[8]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.374     ;
; -53.091 ; PolyPointwiseMult:uut_polypointwise|product_reg[21] ; PolyPointwiseMult:uut_polypointwise|result_reg[4]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.373     ;
; -53.090 ; PolyPointwiseMult:uut_polypointwise|product_reg[21] ; PolyPointwiseMult:uut_polypointwise|result_reg[6]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.372     ;
; -53.089 ; PolyPointwiseMult:uut_polypointwise|product_reg[21] ; PolyPointwiseMult:uut_polypointwise|result_reg[7]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.371     ;
; -53.073 ; PolyPointwiseMult:uut_polypointwise|product_reg[21] ; PolyPointwiseMult:uut_polypointwise|result_reg[5]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.355     ;
; -53.073 ; PolyPointwiseMult:uut_polypointwise|product_reg[21] ; PolyPointwiseMult:uut_polypointwise|result_reg[3]  ; clk          ; clk         ; 1.000        ; 0.284      ; 54.355     ;
; -53.057 ; PolyPointwiseMult:uut_polypointwise|product_reg[18] ; PolyPointwiseMult:uut_polypointwise|result_reg[0]  ; clk          ; clk         ; 1.000        ; 0.290      ; 54.345     ;
; -53.057 ; PolyPointwiseMult:uut_polypointwise|product_reg[18] ; PolyPointwiseMult:uut_polypointwise|result_reg[2]  ; clk          ; clk         ; 1.000        ; 0.290      ; 54.345     ;
; -53.057 ; PolyPointwiseMult:uut_polypointwise|product_reg[18] ; PolyPointwiseMult:uut_polypointwise|result_reg[1]  ; clk          ; clk         ; 1.000        ; 0.290      ; 54.345     ;
; -53.028 ; PolyPointwiseMult:uut_polypointwise|product_reg[16] ; PolyPointwiseMult:uut_polypointwise|result_reg[11] ; clk          ; clk         ; 1.000        ; 0.318      ; 54.344     ;
; -53.028 ; PolyPointwiseMult:uut_polypointwise|product_reg[16] ; PolyPointwiseMult:uut_polypointwise|result_reg[12] ; clk          ; clk         ; 1.000        ; 0.318      ; 54.344     ;
; -53.027 ; PolyPointwiseMult:uut_polypointwise|product_reg[16] ; PolyPointwiseMult:uut_polypointwise|result_reg[10] ; clk          ; clk         ; 1.000        ; 0.318      ; 54.343     ;
; -53.027 ; PolyPointwiseMult:uut_polypointwise|product_reg[16] ; PolyPointwiseMult:uut_polypointwise|result_reg[9]  ; clk          ; clk         ; 1.000        ; 0.318      ; 54.343     ;
; -53.024 ; PolyPointwiseMult:uut_polypointwise|product_reg[17] ; PolyPointwiseMult:uut_polypointwise|result_reg[0]  ; clk          ; clk         ; 1.000        ; 0.290      ; 54.312     ;
; -53.024 ; PolyPointwiseMult:uut_polypointwise|product_reg[17] ; PolyPointwiseMult:uut_polypointwise|result_reg[2]  ; clk          ; clk         ; 1.000        ; 0.290      ; 54.312     ;
; -53.024 ; PolyPointwiseMult:uut_polypointwise|product_reg[17] ; PolyPointwiseMult:uut_polypointwise|result_reg[1]  ; clk          ; clk         ; 1.000        ; 0.290      ; 54.312     ;
; -53.005 ; PolyPointwiseMult:uut_polypointwise|product_reg[24] ; PolyPointwiseMult:uut_polypointwise|result_reg[8]  ; clk          ; clk         ; 1.000        ; 0.283      ; 54.286     ;
; -53.004 ; PolyPointwiseMult:uut_polypointwise|product_reg[24] ; PolyPointwiseMult:uut_polypointwise|result_reg[4]  ; clk          ; clk         ; 1.000        ; 0.283      ; 54.285     ;
; -53.003 ; PolyPointwiseMult:uut_polypointwise|product_reg[24] ; PolyPointwiseMult:uut_polypointwise|result_reg[6]  ; clk          ; clk         ; 1.000        ; 0.283      ; 54.284     ;
; -53.002 ; PolyPointwiseMult:uut_polypointwise|product_reg[24] ; PolyPointwiseMult:uut_polypointwise|result_reg[7]  ; clk          ; clk         ; 1.000        ; 0.283      ; 54.283     ;
; -52.991 ; PolyPointwiseMult:uut_polypointwise|product_reg[15] ; PolyPointwiseMult:uut_polypointwise|result_reg[11] ; clk          ; clk         ; 1.000        ; 0.318      ; 54.307     ;
; -52.991 ; PolyPointwiseMult:uut_polypointwise|product_reg[15] ; PolyPointwiseMult:uut_polypointwise|result_reg[12] ; clk          ; clk         ; 1.000        ; 0.318      ; 54.307     ;
; -52.990 ; PolyPointwiseMult:uut_polypointwise|product_reg[15] ; PolyPointwiseMult:uut_polypointwise|result_reg[10] ; clk          ; clk         ; 1.000        ; 0.318      ; 54.306     ;
; -52.990 ; PolyPointwiseMult:uut_polypointwise|product_reg[15] ; PolyPointwiseMult:uut_polypointwise|result_reg[9]  ; clk          ; clk         ; 1.000        ; 0.318      ; 54.306     ;
; -52.986 ; PolyPointwiseMult:uut_polypointwise|product_reg[24] ; PolyPointwiseMult:uut_polypointwise|result_reg[5]  ; clk          ; clk         ; 1.000        ; 0.283      ; 54.267     ;
; -52.986 ; PolyPointwiseMult:uut_polypointwise|product_reg[24] ; PolyPointwiseMult:uut_polypointwise|result_reg[3]  ; clk          ; clk         ; 1.000        ; 0.283      ; 54.267     ;
+---------+-----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                ; To Node                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.241 ; NTTN:uut_ntt|pi[5][4]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[2].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.455      ; 0.919      ;
; 0.247 ; NTTN:uut_ntt|pi[14][9]                                                                                                                                   ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[7].bd00|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.457      ; 0.927      ;
; 0.251 ; NTTN:uut_ntt|pi[15][9]                                                                                                                                   ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[7].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.454      ; 0.928      ;
; 0.259 ; NTTN:uut_ntt|pi[15][8]                                                                                                                                   ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[7].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.454      ; 0.936      ;
; 0.269 ; NTTN:uut_ntt|pi[3][12]                                                                                                                                   ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[1].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.454      ; 0.946      ;
; 0.272 ; NTTN:uut_ntt|pi[15][6]                                                                                                                                   ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[7].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.454      ; 0.949      ;
; 0.279 ; NTTN:uut_ntt|pi[0][7]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[0].bd00|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.454      ; 0.956      ;
; 0.283 ; NTTN:uut_ntt|pi[3][7]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[1].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.454      ; 0.960      ;
; 0.284 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|output_dsp[0][13]                                                                         ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a7~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.449      ; 0.956      ;
; 0.306 ; NTTN:uut_ntt|pi[7][10]                                                                                                                                   ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[3].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.455      ; 0.984      ;
; 0.312 ; NTTN:uut_ntt|pi[5][5]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[2].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.455      ; 0.990      ;
; 0.312 ; NTTN:uut_ntt|pi[7][8]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[3].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.455      ; 0.990      ;
; 0.314 ; NTTN:uut_ntt|pi[14][11]                                                                                                                                  ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[7].bd00|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.454      ; 0.991      ;
; 0.318 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ModMult:mm|intMult:im|output_dsp[0][17]                                                                         ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a0~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.454      ; 0.995      ;
; 0.318 ; NTTN:uut_ntt|pi[5][6]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[2].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.455      ; 0.996      ;
; 0.318 ; NTTN:uut_ntt|pi[0][1]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[0].bd00|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.454      ; 0.995      ;
; 0.319 ; NTTN:uut_ntt|pi[15][10]                                                                                                                                  ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[7].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.454      ; 0.996      ;
; 0.319 ; NTTN:uut_ntt|pi[0][8]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[0].bd00|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.454      ; 0.996      ;
; 0.319 ; NTTN:uut_ntt|pi[0][9]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[0].bd00|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.454      ; 0.996      ;
; 0.320 ; NTTN:uut_ntt|pi[5][11]                                                                                                                                   ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[2].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.455      ; 0.998      ;
; 0.321 ; NTTN:uut_ntt|pi[15][2]                                                                                                                                   ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[7].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.454      ; 0.998      ;
; 0.322 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[0].nttu|ModMult:mm|intMult:im|output_dsp[0][19]                                                                         ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a34~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.454      ; 0.999      ;
; 0.322 ; NTTN:uut_ntt|pi[14][4]                                                                                                                                   ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[7].bd00|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.454      ; 0.999      ;
; 0.323 ; NTTN:uut_ntt|pi[3][6]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[1].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.454      ; 1.000      ;
; 0.324 ; NTTN:uut_ntt|pi[15][12]                                                                                                                                  ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[7].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.454      ; 1.001      ;
; 0.324 ; NTTN:uut_ntt|pi[0][4]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[0].bd00|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.454      ; 1.001      ;
; 0.328 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[0].nttu|ModMult:mm|intMult:im|output_dsp[0][15]                                                                         ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a34~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.454      ; 1.005      ;
; 0.330 ; cnt[6]                                                                                                                                                   ; altsyncram:ram_b_rtl_0|altsyncram_s3h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                               ; clk          ; clk         ; 0.000        ; 0.448      ; 1.001      ;
; 0.330 ; NTTN:uut_ntt|pi[7][12]                                                                                                                                   ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[3].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.455      ; 1.008      ;
; 0.333 ; NTTN:uut_ntt|ti[7][8]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[4].bt00|altsyncram:blockram_rtl_0|altsyncram_k3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.451      ; 1.007      ;
; 0.334 ; NTTN:uut_ntt|ti[7][9]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[4].bt00|altsyncram:blockram_rtl_0|altsyncram_k3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.451      ; 1.008      ;
; 0.335 ; NTTN:uut_ntt|pi[3][10]                                                                                                                                   ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[1].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.454      ; 1.012      ;
; 0.337 ; NTTN:uut_ntt|ti[7][4]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[4].bt00|altsyncram:blockram_rtl_0|altsyncram_k3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.451      ; 1.011      ;
; 0.337 ; NTTN:uut_ntt|pi[0][6]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[0].bd00|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.454      ; 1.014      ;
; 0.340 ; mult_wr_addr[2]                                                                                                                                          ; PolyPointwiseMult:uut_polypointwise|altsyncram:A_rtl_0|altsyncram_s3h1:auto_generated|ram_block1a0~porta_address_reg0                                                               ; clk          ; clk         ; 0.000        ; 0.445      ; 1.008      ;
; 0.340 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[0].nttu|ModMult:mm|intMult:im|output_dsp[0][20]                                                                         ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a34~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.454      ; 1.017      ;
; 0.340 ; NTTN:uut_ntt|pi[7][7]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[3].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.455      ; 1.018      ;
; 0.340 ; NTTN:uut_ntt|pi[3][8]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[1].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.454      ; 1.017      ;
; 0.341 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe3a[0]                         ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a0~portb_address_reg0  ; clk          ; clk         ; 0.000        ; 0.461      ; 1.025      ;
; 0.342 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ModMult:mm|intMult:im|output_dsp[0][14]                                                                         ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a0~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.454      ; 1.019      ;
; 0.343 ; NTTN:uut_ntt|pi[7][5]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[3].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.455      ; 1.021      ;
; 0.343 ; NTTN:uut_ntt|pw[13][5]                                                                                                                                   ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[5].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_address_reg0                                                   ; clk          ; clk         ; 0.000        ; 0.448      ; 1.014      ;
; 0.345 ; NTTN:uut_ntt|pi[10][0]                                                                                                                                   ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[5].bd00|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.454      ; 1.022      ;
; 0.346 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|cntr_guf:cntr1|counter_reg_bit[2]                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a0~porta_address_reg0                                ; clk          ; clk         ; 0.000        ; 0.448      ; 1.017      ;
; 0.347 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|cntr_guf:cntr1|counter_reg_bit[2]                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a0~portb_address_reg0                                ; clk          ; clk         ; 0.000        ; 0.449      ; 1.019      ;
; 0.349 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[4].nttu|ModMult:mm|intMult:im|output_dsp[0][20]                                                                         ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a41~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.449      ; 1.021      ;
; 0.349 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[0].nttu|ModMult:mm|intMult:im|output_dsp[0][16]                                                                         ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a34~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.454      ; 1.026      ;
; 0.350 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|cntr_0tf:cntr1|counter_reg_bit[1] ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a34~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.458      ; 1.031      ;
; 0.351 ; mult_wr_A[5]                                                                                                                                             ; PolyPointwiseMult:uut_polypointwise|altsyncram:A_rtl_0|altsyncram_s3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; clk          ; clk         ; 0.000        ; 0.454      ; 1.028      ;
; 0.352 ; mult_wr_A[11]                                                                                                                                            ; PolyPointwiseMult:uut_polypointwise|altsyncram:A_rtl_0|altsyncram_s3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; clk          ; clk         ; 0.000        ; 0.454      ; 1.029      ;
; 0.352 ; NTTN:uut_ntt|pi[6][0]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[3].bd00|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.454      ; 1.029      ;
; 0.353 ; NTTN:uut_ntt|tw[7][4]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[2].bt00|altsyncram:blockram_rtl_0|altsyncram_k3h1:auto_generated|ram_block1a0~porta_address_reg0                                                   ; clk          ; clk         ; 0.000        ; 0.446      ; 1.022      ;
; 0.354 ; NTTN:uut_ntt|ti[7][6]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[4].bt00|altsyncram:blockram_rtl_0|altsyncram_k3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.451      ; 1.028      ;
; 0.354 ; NTTN:uut_ntt|ti[7][7]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[4].bt00|altsyncram:blockram_rtl_0|altsyncram_k3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.451      ; 1.028      ;
; 0.354 ; NTTN:uut_ntt|ti[7][11]                                                                                                                                   ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[4].bt00|altsyncram:blockram_rtl_0|altsyncram_k3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.451      ; 1.028      ;
; 0.357 ; mult_wr_addr[5]                                                                                                                                          ; PolyPointwiseMult:uut_polypointwise|altsyncram:A_rtl_0|altsyncram_s3h1:auto_generated|ram_block1a0~porta_address_reg0                                                               ; clk          ; clk         ; 0.000        ; 0.445      ; 1.025      ;
; 0.357 ; NTTN:uut_ntt|pi[0][2]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[0].bd00|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.454      ; 1.034      ;
; 0.358 ; NTTN:uut_ntt|tw[7][1]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[2].bt00|altsyncram:blockram_rtl_0|altsyncram_k3h1:auto_generated|ram_block1a0~porta_address_reg0                                                   ; clk          ; clk         ; 0.000        ; 0.446      ; 1.027      ;
; 0.359 ; mult_wr_B[6]                                                                                                                                             ; PolyPointwiseMult:uut_polypointwise|altsyncram:A_rtl_0|altsyncram_s3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; clk          ; clk         ; 0.000        ; 0.451      ; 1.033      ;
; 0.359 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|cntr_0tf:cntr1|counter_reg_bit[0] ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a34~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.458      ; 1.040      ;
; 0.360 ; NTTN:uut_ntt|pi[5][12]                                                                                                                                   ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[2].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.455      ; 1.038      ;
; 0.360 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|cntr_0tf:cntr1|counter_reg_bit[1] ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.455      ; 1.038      ;
; 0.360 ; NTTN:uut_ntt|ti[7][5]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[4].bt00|altsyncram:blockram_rtl_0|altsyncram_k3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.451      ; 1.034      ;
; 0.360 ; NTTN:uut_ntt|tw[7][0]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[6].bt00|altsyncram:blockram_rtl_0|altsyncram_k3h1:auto_generated|ram_block1a0~porta_address_reg0                                                   ; clk          ; clk         ; 0.000        ; 0.441      ; 1.024      ;
; 0.361 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|cntr_0tf:cntr1|counter_reg_bit[1] ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a41~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.464      ; 1.048      ;
; 0.362 ; mult_wr_A[7]                                                                                                                                             ; PolyPointwiseMult:uut_polypointwise|altsyncram:A_rtl_0|altsyncram_s3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; clk          ; clk         ; 0.000        ; 0.451      ; 1.036      ;
; 0.362 ; NTTN:uut_ntt|tw[7][2]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[2].bt00|altsyncram:blockram_rtl_0|altsyncram_k3h1:auto_generated|ram_block1a0~porta_address_reg0                                                   ; clk          ; clk         ; 0.000        ; 0.446      ; 1.031      ;
; 0.362 ; NTTN:uut_ntt|tw[7][0]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[0].bt00|altsyncram:blockram_rtl_0|altsyncram_k3h1:auto_generated|ram_block1a0~porta_address_reg0                                                   ; clk          ; clk         ; 0.000        ; 0.452      ; 1.037      ;
; 0.365 ; mult_wr_B[0]                                                                                                                                             ; PolyPointwiseMult:uut_polypointwise|altsyncram:A_rtl_0|altsyncram_s3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; clk          ; clk         ; 0.000        ; 0.451      ; 1.039      ;
; 0.365 ; NTTN:uut_ntt|pi[15][7]                                                                                                                                   ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[7].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.454      ; 1.042      ;
; 0.368 ; mult_wr_B[3]                                                                                                                                             ; PolyPointwiseMult:uut_polypointwise|altsyncram:A_rtl_0|altsyncram_s3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; clk          ; clk         ; 0.000        ; 0.451      ; 1.042      ;
; 0.368 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[0].nttu|ModMult:mm|intMult:im|output_dsp[0][23]                                                                         ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a34~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.454      ; 1.045      ;
; 0.370 ; cnt[2]                                                                                                                                                   ; altsyncram:ram_b_rtl_0|altsyncram_s3h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                               ; clk          ; clk         ; 0.000        ; 0.445      ; 1.038      ;
; 0.376 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe3a[0]                         ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a41~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.465      ; 1.064      ;
; 0.380 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|cntr_0tf:cntr1|counter_reg_bit[0] ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a41~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.464      ; 1.067      ;
; 0.380 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|cntr_guf:cntr1|counter_reg_bit[0]                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a0~porta_address_reg0                                ; clk          ; clk         ; 0.000        ; 0.448      ; 1.051      ;
; 0.381 ; NTTN:uut_ntt|ti[7][0]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[4].bt00|altsyncram:blockram_rtl_0|altsyncram_k3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.451      ; 1.055      ;
; 0.381 ; NTTN:uut_ntt|tw[7][7]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[2].bt00|altsyncram:blockram_rtl_0|altsyncram_k3h1:auto_generated|ram_block1a0~porta_address_reg0                                                   ; clk          ; clk         ; 0.000        ; 0.446      ; 1.050      ;
; 0.381 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|cntr_guf:cntr1|counter_reg_bit[0]                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a0~portb_address_reg0                                ; clk          ; clk         ; 0.000        ; 0.449      ; 1.053      ;
; 0.381 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|cntr_guf:cntr1|counter_reg_bit[3]                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a0~porta_address_reg0                                ; clk          ; clk         ; 0.000        ; 0.448      ; 1.052      ;
; 0.382 ; NTTN:uut_ntt|tw[7][0]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[2].bt00|altsyncram:blockram_rtl_0|altsyncram_k3h1:auto_generated|ram_block1a0~porta_address_reg0                                                   ; clk          ; clk         ; 0.000        ; 0.446      ; 1.051      ;
; 0.382 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|cntr_guf:cntr1|counter_reg_bit[3]                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a0~portb_address_reg0                                ; clk          ; clk         ; 0.000        ; 0.449      ; 1.054      ;
; 0.383 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|cntr_guf:cntr1|counter_reg_bit[1]                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a0~porta_address_reg0                                ; clk          ; clk         ; 0.000        ; 0.448      ; 1.054      ;
; 0.384 ; NTTN:uut_ntt|tw[7][0]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[1].bt00|altsyncram:blockram_rtl_0|altsyncram_k3h1:auto_generated|ram_block1a0~porta_address_reg0                                                   ; clk          ; clk         ; 0.000        ; 0.455      ; 1.062      ;
; 0.384 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|cntr_guf:cntr1|counter_reg_bit[1]                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a0~portb_address_reg0                                ; clk          ; clk         ; 0.000        ; 0.449      ; 1.056      ;
; 0.391 ; cnt[7]                                                                                                                                                   ; altsyncram:ram_a_rtl_0|altsyncram_s3h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                               ; clk          ; clk         ; 0.000        ; 0.447      ; 1.061      ;
; 0.392 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe3a[0]                         ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a34~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.459      ; 1.074      ;
; 0.396 ; state.STATE_GO_NTT_A_WAIT_DONE                                                                                                                           ; state.STATE_GO_NTT_A_WAIT_DONE                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.092      ; 0.674      ;
; 0.396 ; state.STATE_GO_NTT_A_STREAM_OUT                                                                                                                          ; state.STATE_GO_NTT_A_STREAM_OUT                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.092      ; 0.674      ;
; 0.396 ; state.STATE_GO_NTT_B_STREAM                                                                                                                              ; state.STATE_GO_NTT_B_STREAM                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.092      ; 0.674      ;
; 0.396 ; state.STATE_GO_NTT_B_WAIT_DONE                                                                                                                           ; state.STATE_GO_NTT_B_WAIT_DONE                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.092      ; 0.674      ;
; 0.396 ; state.STATE_GO_NTTB_STREAM_OUT                                                                                                                           ; state.STATE_GO_NTTB_STREAM_OUT                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.092      ; 0.674      ;
; 0.396 ; state.STATE_GO_MULT_EXEC                                                                                                                                 ; state.STATE_GO_MULT_EXEC                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.092      ; 0.674      ;
; 0.396 ; PolyPointwiseMult:uut_polypointwise|idx[5]                                                                                                               ; PolyPointwiseMult:uut_polypointwise|idx[5]                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.092      ; 0.674      ;
; 0.396 ; state.STATE_LOAD_B_STREAM                                                                                                                                ; state.STATE_LOAD_B_STREAM                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.092      ; 0.674      ;
; 0.396 ; state.STATE_GO_OUTPUT_WAIT                                                                                                                               ; state.STATE_GO_OUTPUT_WAIT                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.092      ; 0.674      ;
; 0.396 ; state.STATE_GO_MULT_READ                                                                                                                                 ; state.STATE_GO_MULT_READ                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.092      ; 0.674      ;
; 0.396 ; state.STATE_GO_INTT_STREAM                                                                                                                               ; state.STATE_GO_INTT_STREAM                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.092      ; 0.674      ;
; 0.396 ; state.STATE_GO_NTT_A_STREAM                                                                                                                              ; state.STATE_GO_NTT_A_STREAM                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.092      ; 0.674      ;
; 0.396 ; mult_rd_addr[2]                                                                                                                                          ; mult_rd_addr[2]                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.092      ; 0.674      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Recovery: 'clk'                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                    ; To Node                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a101 ; clk          ; clk         ; 1.000        ; 0.193      ; 4.150      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a100 ; clk          ; clk         ; 1.000        ; 0.193      ; 4.150      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a99  ; clk          ; clk         ; 1.000        ; 0.193      ; 4.150      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a98  ; clk          ; clk         ; 1.000        ; 0.193      ; 4.150      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a97  ; clk          ; clk         ; 1.000        ; 0.193      ; 4.150      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a96  ; clk          ; clk         ; 1.000        ; 0.193      ; 4.150      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a95  ; clk          ; clk         ; 1.000        ; 0.193      ; 4.150      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a94  ; clk          ; clk         ; 1.000        ; 0.193      ; 4.150      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a93  ; clk          ; clk         ; 1.000        ; 0.193      ; 4.150      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a92  ; clk          ; clk         ; 1.000        ; 0.193      ; 4.150      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a91  ; clk          ; clk         ; 1.000        ; 0.193      ; 4.150      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a90  ; clk          ; clk         ; 1.000        ; 0.193      ; 4.150      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a89  ; clk          ; clk         ; 1.000        ; 0.193      ; 4.150      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a88  ; clk          ; clk         ; 1.000        ; 0.193      ; 4.150      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a87  ; clk          ; clk         ; 1.000        ; 0.193      ; 4.150      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a86  ; clk          ; clk         ; 1.000        ; 0.193      ; 4.150      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a85  ; clk          ; clk         ; 1.000        ; 0.193      ; 4.150      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a67  ; clk          ; clk         ; 1.000        ; 0.193      ; 4.150      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a66  ; clk          ; clk         ; 1.000        ; 0.193      ; 4.150      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a65  ; clk          ; clk         ; 1.000        ; 0.193      ; 4.150      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a64  ; clk          ; clk         ; 1.000        ; 0.193      ; 4.150      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a63  ; clk          ; clk         ; 1.000        ; 0.193      ; 4.150      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a62  ; clk          ; clk         ; 1.000        ; 0.193      ; 4.150      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a61  ; clk          ; clk         ; 1.000        ; 0.193      ; 4.150      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a60  ; clk          ; clk         ; 1.000        ; 0.193      ; 4.150      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a59  ; clk          ; clk         ; 1.000        ; 0.193      ; 4.150      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a58  ; clk          ; clk         ; 1.000        ; 0.193      ; 4.150      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a57  ; clk          ; clk         ; 1.000        ; 0.193      ; 4.150      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a56  ; clk          ; clk         ; 1.000        ; 0.193      ; 4.150      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a55  ; clk          ; clk         ; 1.000        ; 0.193      ; 4.150      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a54  ; clk          ; clk         ; 1.000        ; 0.193      ; 4.150      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a53  ; clk          ; clk         ; 1.000        ; 0.193      ; 4.150      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a52  ; clk          ; clk         ; 1.000        ; 0.193      ; 4.150      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a51  ; clk          ; clk         ; 1.000        ; 0.193      ; 4.150      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a42  ; clk          ; clk         ; 1.000        ; 0.193      ; 4.150      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a41  ; clk          ; clk         ; 1.000        ; 0.193      ; 4.150      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a135 ; clk          ; clk         ; 1.000        ; 0.187      ; 4.144      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a134 ; clk          ; clk         ; 1.000        ; 0.187      ; 4.144      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a133 ; clk          ; clk         ; 1.000        ; 0.187      ; 4.144      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a132 ; clk          ; clk         ; 1.000        ; 0.187      ; 4.144      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a131 ; clk          ; clk         ; 1.000        ; 0.187      ; 4.144      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a130 ; clk          ; clk         ; 1.000        ; 0.187      ; 4.144      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a129 ; clk          ; clk         ; 1.000        ; 0.187      ; 4.144      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a128 ; clk          ; clk         ; 1.000        ; 0.187      ; 4.144      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a127 ; clk          ; clk         ; 1.000        ; 0.187      ; 4.144      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a126 ; clk          ; clk         ; 1.000        ; 0.187      ; 4.144      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a125 ; clk          ; clk         ; 1.000        ; 0.187      ; 4.144      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a124 ; clk          ; clk         ; 1.000        ; 0.187      ; 4.144      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a123 ; clk          ; clk         ; 1.000        ; 0.187      ; 4.144      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a122 ; clk          ; clk         ; 1.000        ; 0.187      ; 4.144      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a121 ; clk          ; clk         ; 1.000        ; 0.187      ; 4.144      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a120 ; clk          ; clk         ; 1.000        ; 0.187      ; 4.144      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a119 ; clk          ; clk         ; 1.000        ; 0.187      ; 4.144      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a112 ; clk          ; clk         ; 1.000        ; 0.187      ; 4.144      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a111 ; clk          ; clk         ; 1.000        ; 0.187      ; 4.144      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a110 ; clk          ; clk         ; 1.000        ; 0.187      ; 4.144      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a109 ; clk          ; clk         ; 1.000        ; 0.187      ; 4.144      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a50  ; clk          ; clk         ; 1.000        ; 0.187      ; 4.144      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a49  ; clk          ; clk         ; 1.000        ; 0.187      ; 4.144      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a48  ; clk          ; clk         ; 1.000        ; 0.187      ; 4.144      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a47  ; clk          ; clk         ; 1.000        ; 0.187      ; 4.144      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a46  ; clk          ; clk         ; 1.000        ; 0.187      ; 4.144      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a45  ; clk          ; clk         ; 1.000        ; 0.187      ; 4.144      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a44  ; clk          ; clk         ; 1.000        ; 0.187      ; 4.144      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a43  ; clk          ; clk         ; 1.000        ; 0.187      ; 4.144      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a40  ; clk          ; clk         ; 1.000        ; 0.187      ; 4.144      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a39  ; clk          ; clk         ; 1.000        ; 0.187      ; 4.144      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a38  ; clk          ; clk         ; 1.000        ; 0.187      ; 4.144      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a37  ; clk          ; clk         ; 1.000        ; 0.187      ; 4.144      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a36  ; clk          ; clk         ; 1.000        ; 0.187      ; 4.144      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a35  ; clk          ; clk         ; 1.000        ; 0.187      ; 4.144      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a34  ; clk          ; clk         ; 1.000        ; 0.187      ; 4.144      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a33  ; clk          ; clk         ; 1.000        ; 0.189      ; 4.146      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a32  ; clk          ; clk         ; 1.000        ; 0.189      ; 4.146      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a31  ; clk          ; clk         ; 1.000        ; 0.189      ; 4.146      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a30  ; clk          ; clk         ; 1.000        ; 0.189      ; 4.146      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a29  ; clk          ; clk         ; 1.000        ; 0.189      ; 4.146      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a28  ; clk          ; clk         ; 1.000        ; 0.189      ; 4.146      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a27  ; clk          ; clk         ; 1.000        ; 0.189      ; 4.146      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a26  ; clk          ; clk         ; 1.000        ; 0.189      ; 4.146      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a25  ; clk          ; clk         ; 1.000        ; 0.189      ; 4.146      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a24  ; clk          ; clk         ; 1.000        ; 0.189      ; 4.146      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a23  ; clk          ; clk         ; 1.000        ; 0.189      ; 4.146      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a22  ; clk          ; clk         ; 1.000        ; 0.189      ; 4.146      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a21  ; clk          ; clk         ; 1.000        ; 0.189      ; 4.146      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a20  ; clk          ; clk         ; 1.000        ; 0.189      ; 4.146      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a19  ; clk          ; clk         ; 1.000        ; 0.189      ; 4.146      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a18  ; clk          ; clk         ; 1.000        ; 0.189      ; 4.146      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a17  ; clk          ; clk         ; 1.000        ; 0.189      ; 4.146      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a16  ; clk          ; clk         ; 1.000        ; 0.189      ; 4.146      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a15  ; clk          ; clk         ; 1.000        ; 0.189      ; 4.146      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a14  ; clk          ; clk         ; 1.000        ; 0.189      ; 4.146      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a13  ; clk          ; clk         ; 1.000        ; 0.189      ; 4.146      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a6   ; clk          ; clk         ; 1.000        ; 0.189      ; 4.146      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a5   ; clk          ; clk         ; 1.000        ; 0.189      ; 4.146      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a4   ; clk          ; clk         ; 1.000        ; 0.189      ; 4.146      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a3   ; clk          ; clk         ; 1.000        ; 0.189      ; 4.146      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a2   ; clk          ; clk         ; 1.000        ; 0.189      ; 4.146      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a1   ; clk          ; clk         ; 1.000        ; 0.189      ; 4.146      ;
; -3.036 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a0   ; clk          ; clk         ; 1.000        ; 0.189      ; 4.146      ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Removal: 'clk'                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                    ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.615 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a71 ; clk          ; clk         ; 0.000        ; 0.410      ; 2.213      ;
; 1.615 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a70 ; clk          ; clk         ; 0.000        ; 0.410      ; 2.213      ;
; 1.615 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a69 ; clk          ; clk         ; 0.000        ; 0.410      ; 2.213      ;
; 1.615 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a68 ; clk          ; clk         ; 0.000        ; 0.410      ; 2.213      ;
; 1.615 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a67 ; clk          ; clk         ; 0.000        ; 0.410      ; 2.213      ;
; 1.615 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a66 ; clk          ; clk         ; 0.000        ; 0.410      ; 2.213      ;
; 1.615 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a65 ; clk          ; clk         ; 0.000        ; 0.410      ; 2.213      ;
; 1.615 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a64 ; clk          ; clk         ; 0.000        ; 0.410      ; 2.213      ;
; 1.615 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a63 ; clk          ; clk         ; 0.000        ; 0.410      ; 2.213      ;
; 1.615 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a62 ; clk          ; clk         ; 0.000        ; 0.410      ; 2.213      ;
; 1.615 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a61 ; clk          ; clk         ; 0.000        ; 0.410      ; 2.213      ;
; 1.615 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a60 ; clk          ; clk         ; 0.000        ; 0.410      ; 2.213      ;
; 1.615 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a59 ; clk          ; clk         ; 0.000        ; 0.410      ; 2.213      ;
; 1.615 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a58 ; clk          ; clk         ; 0.000        ; 0.410      ; 2.213      ;
; 1.615 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a57 ; clk          ; clk         ; 0.000        ; 0.410      ; 2.213      ;
; 1.615 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a56 ; clk          ; clk         ; 0.000        ; 0.410      ; 2.213      ;
; 1.615 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a55 ; clk          ; clk         ; 0.000        ; 0.410      ; 2.213      ;
; 1.615 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a54 ; clk          ; clk         ; 0.000        ; 0.410      ; 2.213      ;
; 1.615 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a53 ; clk          ; clk         ; 0.000        ; 0.410      ; 2.213      ;
; 1.615 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a52 ; clk          ; clk         ; 0.000        ; 0.410      ; 2.213      ;
; 1.615 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a51 ; clk          ; clk         ; 0.000        ; 0.410      ; 2.213      ;
; 1.615 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a50 ; clk          ; clk         ; 0.000        ; 0.410      ; 2.213      ;
; 1.615 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a49 ; clk          ; clk         ; 0.000        ; 0.410      ; 2.213      ;
; 1.615 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a48 ; clk          ; clk         ; 0.000        ; 0.410      ; 2.213      ;
; 1.615 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a47 ; clk          ; clk         ; 0.000        ; 0.410      ; 2.213      ;
; 1.615 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a46 ; clk          ; clk         ; 0.000        ; 0.410      ; 2.213      ;
; 1.615 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a45 ; clk          ; clk         ; 0.000        ; 0.410      ; 2.213      ;
; 1.615 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a44 ; clk          ; clk         ; 0.000        ; 0.410      ; 2.213      ;
; 1.615 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a43 ; clk          ; clk         ; 0.000        ; 0.410      ; 2.213      ;
; 1.615 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a42 ; clk          ; clk         ; 0.000        ; 0.410      ; 2.213      ;
; 1.615 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a41 ; clk          ; clk         ; 0.000        ; 0.410      ; 2.213      ;
; 1.615 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a40 ; clk          ; clk         ; 0.000        ; 0.410      ; 2.213      ;
; 1.615 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a39 ; clk          ; clk         ; 0.000        ; 0.410      ; 2.213      ;
; 1.615 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a37 ; clk          ; clk         ; 0.000        ; 0.410      ; 2.213      ;
; 1.615 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a33 ; clk          ; clk         ; 0.000        ; 0.410      ; 2.213      ;
; 1.615 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a32 ; clk          ; clk         ; 0.000        ; 0.410      ; 2.213      ;
; 1.652 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a71                          ; clk          ; clk         ; 0.000        ; 0.410      ; 2.250      ;
; 1.652 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a70                          ; clk          ; clk         ; 0.000        ; 0.410      ; 2.250      ;
; 1.652 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a69                          ; clk          ; clk         ; 0.000        ; 0.410      ; 2.250      ;
; 1.652 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a68                          ; clk          ; clk         ; 0.000        ; 0.410      ; 2.250      ;
; 1.652 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a67                          ; clk          ; clk         ; 0.000        ; 0.410      ; 2.250      ;
; 1.652 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a66                          ; clk          ; clk         ; 0.000        ; 0.410      ; 2.250      ;
; 1.652 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a65                          ; clk          ; clk         ; 0.000        ; 0.410      ; 2.250      ;
; 1.652 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a64                          ; clk          ; clk         ; 0.000        ; 0.410      ; 2.250      ;
; 1.652 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a63                          ; clk          ; clk         ; 0.000        ; 0.410      ; 2.250      ;
; 1.652 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a62                          ; clk          ; clk         ; 0.000        ; 0.410      ; 2.250      ;
; 1.652 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a61                          ; clk          ; clk         ; 0.000        ; 0.410      ; 2.250      ;
; 1.652 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a60                          ; clk          ; clk         ; 0.000        ; 0.410      ; 2.250      ;
; 1.652 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a59                          ; clk          ; clk         ; 0.000        ; 0.410      ; 2.250      ;
; 1.652 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a58                          ; clk          ; clk         ; 0.000        ; 0.410      ; 2.250      ;
; 1.652 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a57                          ; clk          ; clk         ; 0.000        ; 0.410      ; 2.250      ;
; 1.652 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a56                          ; clk          ; clk         ; 0.000        ; 0.410      ; 2.250      ;
; 1.652 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a47                          ; clk          ; clk         ; 0.000        ; 0.410      ; 2.250      ;
; 1.652 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a46                          ; clk          ; clk         ; 0.000        ; 0.410      ; 2.250      ;
; 1.652 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a45                          ; clk          ; clk         ; 0.000        ; 0.410      ; 2.250      ;
; 1.652 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a44                          ; clk          ; clk         ; 0.000        ; 0.410      ; 2.250      ;
; 1.652 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a43                          ; clk          ; clk         ; 0.000        ; 0.410      ; 2.250      ;
; 1.652 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a42                          ; clk          ; clk         ; 0.000        ; 0.410      ; 2.250      ;
; 1.652 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a41                          ; clk          ; clk         ; 0.000        ; 0.410      ; 2.250      ;
; 1.652 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a40                          ; clk          ; clk         ; 0.000        ; 0.410      ; 2.250      ;
; 1.652 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a31                          ; clk          ; clk         ; 0.000        ; 0.410      ; 2.250      ;
; 1.652 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a30                          ; clk          ; clk         ; 0.000        ; 0.410      ; 2.250      ;
; 1.652 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a29                          ; clk          ; clk         ; 0.000        ; 0.410      ; 2.250      ;
; 1.652 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a28                          ; clk          ; clk         ; 0.000        ; 0.410      ; 2.250      ;
; 1.652 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a27                          ; clk          ; clk         ; 0.000        ; 0.410      ; 2.250      ;
; 1.652 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a26                          ; clk          ; clk         ; 0.000        ; 0.410      ; 2.250      ;
; 1.652 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a25                          ; clk          ; clk         ; 0.000        ; 0.410      ; 2.250      ;
; 1.652 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a24                          ; clk          ; clk         ; 0.000        ; 0.410      ; 2.250      ;
; 1.652 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a3                           ; clk          ; clk         ; 0.000        ; 0.410      ; 2.250      ;
; 1.652 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a2                           ; clk          ; clk         ; 0.000        ; 0.410      ; 2.250      ;
; 1.652 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a1                           ; clk          ; clk         ; 0.000        ; 0.410      ; 2.250      ;
; 1.652 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a0                           ; clk          ; clk         ; 0.000        ; 0.410      ; 2.250      ;
; 1.704 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|dffe4                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a11                               ; clk          ; clk         ; 0.000        ; -0.014     ; 1.878      ;
; 1.704 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|dffe4                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a10                               ; clk          ; clk         ; 0.000        ; -0.014     ; 1.878      ;
; 1.704 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|dffe4                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a9                                ; clk          ; clk         ; 0.000        ; -0.014     ; 1.878      ;
; 1.704 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|dffe4                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a8                                ; clk          ; clk         ; 0.000        ; -0.014     ; 1.878      ;
; 1.704 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|dffe4                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a7                                ; clk          ; clk         ; 0.000        ; -0.014     ; 1.878      ;
; 1.704 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|dffe4                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a6                                ; clk          ; clk         ; 0.000        ; -0.014     ; 1.878      ;
; 1.704 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|dffe4                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a5                                ; clk          ; clk         ; 0.000        ; -0.014     ; 1.878      ;
; 1.704 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|dffe4                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a4                                ; clk          ; clk         ; 0.000        ; -0.014     ; 1.878      ;
; 1.704 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|dffe4                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a3                                ; clk          ; clk         ; 0.000        ; -0.014     ; 1.878      ;
; 1.704 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|dffe4                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a2                                ; clk          ; clk         ; 0.000        ; -0.014     ; 1.878      ;
; 1.704 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|dffe4                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a1                                ; clk          ; clk         ; 0.000        ; -0.014     ; 1.878      ;
; 1.704 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|dffe4                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a0                                ; clk          ; clk         ; 0.000        ; -0.014     ; 1.878      ;
; 1.920 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a38 ; clk          ; clk         ; 0.000        ; 0.413      ; 2.521      ;
; 1.920 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a36 ; clk          ; clk         ; 0.000        ; 0.413      ; 2.521      ;
; 1.920 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a35 ; clk          ; clk         ; 0.000        ; 0.413      ; 2.521      ;
; 1.920 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a34 ; clk          ; clk         ; 0.000        ; 0.413      ; 2.521      ;
; 1.920 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a31 ; clk          ; clk         ; 0.000        ; 0.413      ; 2.521      ;
; 1.920 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a30 ; clk          ; clk         ; 0.000        ; 0.413      ; 2.521      ;
; 1.920 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a29 ; clk          ; clk         ; 0.000        ; 0.413      ; 2.521      ;
; 1.920 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a28 ; clk          ; clk         ; 0.000        ; 0.413      ; 2.521      ;
; 1.920 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a27 ; clk          ; clk         ; 0.000        ; 0.413      ; 2.521      ;
; 1.920 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a26 ; clk          ; clk         ; 0.000        ; 0.413      ; 2.521      ;
; 1.920 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a25 ; clk          ; clk         ; 0.000        ; 0.413      ; 2.521      ;
; 1.920 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a24 ; clk          ; clk         ; 0.000        ; 0.413      ; 2.521      ;
; 1.920 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a23 ; clk          ; clk         ; 0.000        ; 0.413      ; 2.521      ;
; 1.920 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a22 ; clk          ; clk         ; 0.000        ; 0.413      ; 2.521      ;
; 1.920 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a21 ; clk          ; clk         ; 0.000        ; 0.413      ; 2.521      ;
; 1.920 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a20 ; clk          ; clk         ; 0.000        ; 0.413      ; 2.521      ;
+-------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                                                                                   ;
+--------+--------------+----------------+------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[0].nttu|MULin0[0]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[0].nttu|MULin0[10]                                                                                                                      ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[0].nttu|MULin0[11]                                                                                                                      ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[0].nttu|MULin0[12]                                                                                                                      ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[0].nttu|MULin0[1]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[0].nttu|MULin0[2]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[0].nttu|MULin0[3]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[0].nttu|MULin0[4]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[0].nttu|MULin0[5]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[0].nttu|MULin0[6]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[0].nttu|MULin0[7]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[0].nttu|MULin0[8]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[0].nttu|MULin0[9]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[4].nttu|MULin0[0]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[4].nttu|MULin0[10]                                                                                                                      ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[4].nttu|MULin0[11]                                                                                                                      ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[4].nttu|MULin0[12]                                                                                                                      ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[4].nttu|MULin0[1]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[4].nttu|MULin0[2]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[4].nttu|MULin0[3]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[4].nttu|MULin0[4]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[4].nttu|MULin0[5]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[4].nttu|MULin0[6]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[4].nttu|MULin0[7]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[4].nttu|MULin0[8]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[4].nttu|MULin0[9]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|MULin0[0]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|MULin0[10]                                                                                                                      ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|MULin0[11]                                                                                                                      ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|MULin0[12]                                                                                                                      ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|MULin0[1]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|MULin0[2]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|MULin0[3]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|MULin0[4]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|MULin0[5]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|MULin0[6]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|MULin0[7]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|MULin0[8]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|MULin0[9]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|MULin0[0]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|MULin0[10]                                                                                                                      ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|MULin0[11]                                                                                                                      ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|MULin0[12]                                                                                                                      ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|MULin0[1]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|MULin0[2]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|MULin0[3]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|MULin0[4]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|MULin0[5]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|MULin0[6]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|MULin0[7]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|MULin0[8]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|MULin0[9]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                                                                                                                                      ;
; -2.710 ; 1.000        ; 3.710          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr01|altshift_taps:shift_array_rtl_0|shift_taps_9om:auto_generated|altsyncram_s5b1:altsyncram2|ram_block5a0                    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr01|altshift_taps:shift_array_rtl_0|shift_taps_9om:auto_generated|altsyncram_s5b1:altsyncram2|ram_block5a0~porta_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr01|altshift_taps:shift_array_rtl_0|shift_taps_9om:auto_generated|altsyncram_s5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr01|altshift_taps:shift_array_rtl_0|shift_taps_9om:auto_generated|altsyncram_s5b1:altsyncram2|ram_block5a0~portb_address_reg0 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr01|altshift_taps:shift_array_rtl_0|shift_taps_9om:auto_generated|altsyncram_s5b1:altsyncram2|ram_block5a1                    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr01|altshift_taps:shift_array_rtl_0|shift_taps_9om:auto_generated|altsyncram_s5b1:altsyncram2|ram_block5a2                    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr01|altshift_taps:shift_array_rtl_0|shift_taps_9om:auto_generated|altsyncram_s5b1:altsyncram2|ram_block5a3                    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr01|altshift_taps:shift_array_rtl_0|shift_taps_9om:auto_generated|altsyncram_s5b1:altsyncram2|ram_block5a4                    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr01|altshift_taps:shift_array_rtl_0|shift_taps_9om:auto_generated|altsyncram_s5b1:altsyncram2|ram_block5a5                    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr01|altshift_taps:shift_array_rtl_0|shift_taps_9om:auto_generated|altsyncram_s5b1:altsyncram2|ram_block5a6                    ;
; -2.710 ; 1.000        ; 3.710          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a0                                   ;
; -2.710 ; 1.000        ; 3.710          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a0~porta_address_reg0                ;
; -2.710 ; 1.000        ; 3.710          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a0~porta_datain_reg0                 ;
; -2.710 ; 1.000        ; 3.710          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a0~portb_address_reg0                ;
; -2.710 ; 1.000        ; 3.710          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a1                                   ;
; -2.710 ; 1.000        ; 3.710          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a10                                  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a11                                  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a12                                  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a13                                  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a14                                  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a15                                  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a16                                  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a17                                  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a18                                  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a19                                  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a2                                   ;
; -2.710 ; 1.000        ; 3.710          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a20                                  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a21                                  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a22                                  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a23                                  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a24                                  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a25                                  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a26                                  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a27                                  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a28                                  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a29                                  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a3                                   ;
; -2.710 ; 1.000        ; 3.710          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a30                                  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a31                                  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a32                                  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a33                                  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a34                                  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a35                                  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a36                                  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a37                                  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a38                                  ;
; -2.710 ; 1.000        ; 3.710          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a39                                  ;
+--------+--------------+----------------+------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Setup Times                                                                   ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; din[*]            ; clk        ; 5.779 ; 6.168 ; Rise       ; clk             ;
;  din[0]           ; clk        ; 4.932 ; 5.395 ; Rise       ; clk             ;
;  din[1]           ; clk        ; 5.662 ; 6.142 ; Rise       ; clk             ;
;  din[2]           ; clk        ; 5.707 ; 6.139 ; Rise       ; clk             ;
;  din[3]           ; clk        ; 4.695 ; 5.162 ; Rise       ; clk             ;
;  din[4]           ; clk        ; 5.065 ; 5.504 ; Rise       ; clk             ;
;  din[5]           ; clk        ; 5.779 ; 6.168 ; Rise       ; clk             ;
;  din[6]           ; clk        ; 4.921 ; 5.380 ; Rise       ; clk             ;
;  din[7]           ; clk        ; 5.305 ; 5.796 ; Rise       ; clk             ;
;  din[8]           ; clk        ; 5.563 ; 6.000 ; Rise       ; clk             ;
;  din[9]           ; clk        ; 5.435 ; 5.844 ; Rise       ; clk             ;
;  din[10]          ; clk        ; 5.259 ; 5.682 ; Rise       ; clk             ;
;  din[11]          ; clk        ; 5.029 ; 5.484 ; Rise       ; clk             ;
;  din[12]          ; clk        ; 4.982 ; 5.405 ; Rise       ; clk             ;
; fifo_full         ; clk        ; 5.831 ; 6.285 ; Rise       ; clk             ;
; mode[*]           ; clk        ; 3.369 ; 3.807 ; Rise       ; clk             ;
;  mode[0]          ; clk        ; 1.880 ; 2.323 ; Rise       ; clk             ;
;  mode[1]          ; clk        ; 2.085 ; 2.495 ; Rise       ; clk             ;
;  mode[2]          ; clk        ; 3.369 ; 3.807 ; Rise       ; clk             ;
; reset             ; clk        ; 4.211 ; 4.256 ; Rise       ; clk             ;
; start_transaction ; clk        ; 6.058 ; 6.534 ; Rise       ; clk             ;
; valid_in          ; clk        ; 5.395 ; 5.839 ; Rise       ; clk             ;
+-------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Hold Times                                                                      ;
+-------------------+------------+--------+--------+------------+-----------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------+------------+--------+--------+------------+-----------------+
; din[*]            ; clk        ; -0.690 ; -1.098 ; Rise       ; clk             ;
;  din[0]           ; clk        ; -0.690 ; -1.098 ; Rise       ; clk             ;
;  din[1]           ; clk        ; -1.090 ; -1.530 ; Rise       ; clk             ;
;  din[2]           ; clk        ; -1.130 ; -1.546 ; Rise       ; clk             ;
;  din[3]           ; clk        ; -0.729 ; -1.145 ; Rise       ; clk             ;
;  din[4]           ; clk        ; -0.792 ; -1.208 ; Rise       ; clk             ;
;  din[5]           ; clk        ; -1.358 ; -1.750 ; Rise       ; clk             ;
;  din[6]           ; clk        ; -0.762 ; -1.177 ; Rise       ; clk             ;
;  din[7]           ; clk        ; -0.764 ; -1.176 ; Rise       ; clk             ;
;  din[8]           ; clk        ; -0.716 ; -1.123 ; Rise       ; clk             ;
;  din[9]           ; clk        ; -0.801 ; -1.219 ; Rise       ; clk             ;
;  din[10]          ; clk        ; -0.736 ; -1.147 ; Rise       ; clk             ;
;  din[11]          ; clk        ; -1.053 ; -1.444 ; Rise       ; clk             ;
;  din[12]          ; clk        ; -0.778 ; -1.191 ; Rise       ; clk             ;
; fifo_full         ; clk        ; -1.479 ; -1.912 ; Rise       ; clk             ;
; mode[*]           ; clk        ; -1.368 ; -1.766 ; Rise       ; clk             ;
;  mode[0]          ; clk        ; -1.368 ; -1.766 ; Rise       ; clk             ;
;  mode[1]          ; clk        ; -1.510 ; -1.933 ; Rise       ; clk             ;
;  mode[2]          ; clk        ; -1.837 ; -2.253 ; Rise       ; clk             ;
; reset             ; clk        ; 0.687  ; 0.671  ; Rise       ; clk             ;
; start_transaction ; clk        ; -1.909 ; -2.282 ; Rise       ; clk             ;
; valid_in          ; clk        ; -1.301 ; -1.739 ; Rise       ; clk             ;
+-------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; busy           ; clk        ; 9.580  ; 9.630  ; Rise       ; clk             ;
; done_all       ; clk        ; 9.077  ; 9.095  ; Rise       ; clk             ;
; dout[*]        ; clk        ; 10.752 ; 10.568 ; Rise       ; clk             ;
;  dout[0]       ; clk        ; 9.149  ; 9.122  ; Rise       ; clk             ;
;  dout[1]       ; clk        ; 10.752 ; 10.568 ; Rise       ; clk             ;
;  dout[2]       ; clk        ; 8.740  ; 8.800  ; Rise       ; clk             ;
;  dout[3]       ; clk        ; 9.175  ; 9.112  ; Rise       ; clk             ;
;  dout[4]       ; clk        ; 8.957  ; 9.001  ; Rise       ; clk             ;
;  dout[5]       ; clk        ; 9.684  ; 9.586  ; Rise       ; clk             ;
;  dout[6]       ; clk        ; 8.746  ; 8.822  ; Rise       ; clk             ;
;  dout[7]       ; clk        ; 9.098  ; 9.073  ; Rise       ; clk             ;
;  dout[8]       ; clk        ; 9.040  ; 9.074  ; Rise       ; clk             ;
;  dout[9]       ; clk        ; 9.640  ; 9.676  ; Rise       ; clk             ;
;  dout[10]      ; clk        ; 8.696  ; 8.704  ; Rise       ; clk             ;
;  dout[11]      ; clk        ; 9.563  ; 9.554  ; Rise       ; clk             ;
;  dout[12]      ; clk        ; 8.951  ; 8.937  ; Rise       ; clk             ;
; fifo_rd_enable ; clk        ; 8.774  ; 8.809  ; Rise       ; clk             ;
; fifo_wr_enable ; clk        ; 9.122  ; 9.060  ; Rise       ; clk             ;
; valid_out      ; clk        ; 12.013 ; 12.303 ; Rise       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; busy           ; clk        ; 9.256  ; 9.303  ; Rise       ; clk             ;
; done_all       ; clk        ; 8.774  ; 8.790  ; Rise       ; clk             ;
; dout[*]        ; clk        ; 8.408  ; 8.414  ; Rise       ; clk             ;
;  dout[0]       ; clk        ; 8.843  ; 8.816  ; Rise       ; clk             ;
;  dout[1]       ; clk        ; 10.381 ; 10.203 ; Rise       ; clk             ;
;  dout[2]       ; clk        ; 8.451  ; 8.508  ; Rise       ; clk             ;
;  dout[3]       ; clk        ; 8.867  ; 8.806  ; Rise       ; clk             ;
;  dout[4]       ; clk        ; 8.659  ; 8.700  ; Rise       ; clk             ;
;  dout[5]       ; clk        ; 9.357  ; 9.262  ; Rise       ; clk             ;
;  dout[6]       ; clk        ; 8.456  ; 8.528  ; Rise       ; clk             ;
;  dout[7]       ; clk        ; 8.794  ; 8.769  ; Rise       ; clk             ;
;  dout[8]       ; clk        ; 8.739  ; 8.771  ; Rise       ; clk             ;
;  dout[9]       ; clk        ; 9.315  ; 9.349  ; Rise       ; clk             ;
;  dout[10]      ; clk        ; 8.408  ; 8.414  ; Rise       ; clk             ;
;  dout[11]      ; clk        ; 9.242  ; 9.232  ; Rise       ; clk             ;
;  dout[12]      ; clk        ; 8.655  ; 8.640  ; Rise       ; clk             ;
; fifo_rd_enable ; clk        ; 8.488  ; 8.519  ; Rise       ; clk             ;
; fifo_wr_enable ; clk        ; 8.818  ; 8.757  ; Rise       ; clk             ;
; valid_out      ; clk        ; 11.644 ; 11.926 ; Rise       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


-----------------------------------------------
; Slow 1200mV 100C Model Metastability Report ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary             ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 21.31 MHz ; 21.31 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------+
; Slow 1200mV -40C Model Setup Summary ;
+-------+---------+--------------------+
; Clock ; Slack   ; End Point TNS      ;
+-------+---------+--------------------+
; clk   ; -45.932 ; -10205.392         ;
+-------+---------+--------------------+


+-------------------------------------+
; Slow 1200mV -40C Model Hold Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk   ; 0.247 ; 0.000               ;
+-------+-------+---------------------+


+-----------------------------------------+
; Slow 1200mV -40C Model Recovery Summary ;
+-------+--------+------------------------+
; Clock ; Slack  ; End Point TNS          ;
+-------+--------+------------------------+
; clk   ; -2.504 ; -572.197               ;
+-------+--------+------------------------+


+----------------------------------------+
; Slow 1200mV -40C Model Removal Summary ;
+-------+-------+------------------------+
; Clock ; Slack ; End Point TNS          ;
+-------+-------+------------------------+
; clk   ; 1.401 ; 0.000                  ;
+-------+-------+------------------------+


+----------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------------------+
; Clock ; Slack  ; End Point TNS                     ;
+-------+--------+-----------------------------------+
; clk   ; -3.000 ; -5158.020                         ;
+-------+--------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'clk'                                                                                                                                                      ;
+---------+-----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                           ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -45.932 ; PolyPointwiseMult:uut_polypointwise|product_reg[14] ; PolyPointwiseMult:uut_polypointwise|result_reg[8]  ; clk          ; clk         ; 1.000        ; 0.256      ; 47.188     ;
; -45.931 ; PolyPointwiseMult:uut_polypointwise|product_reg[14] ; PolyPointwiseMult:uut_polypointwise|result_reg[4]  ; clk          ; clk         ; 1.000        ; 0.256      ; 47.187     ;
; -45.930 ; PolyPointwiseMult:uut_polypointwise|product_reg[14] ; PolyPointwiseMult:uut_polypointwise|result_reg[6]  ; clk          ; clk         ; 1.000        ; 0.256      ; 47.186     ;
; -45.929 ; PolyPointwiseMult:uut_polypointwise|product_reg[14] ; PolyPointwiseMult:uut_polypointwise|result_reg[7]  ; clk          ; clk         ; 1.000        ; 0.256      ; 47.185     ;
; -45.915 ; PolyPointwiseMult:uut_polypointwise|product_reg[14] ; PolyPointwiseMult:uut_polypointwise|result_reg[5]  ; clk          ; clk         ; 1.000        ; 0.256      ; 47.171     ;
; -45.915 ; PolyPointwiseMult:uut_polypointwise|product_reg[14] ; PolyPointwiseMult:uut_polypointwise|result_reg[3]  ; clk          ; clk         ; 1.000        ; 0.256      ; 47.171     ;
; -45.855 ; PolyPointwiseMult:uut_polypointwise|product_reg[13] ; PolyPointwiseMult:uut_polypointwise|result_reg[8]  ; clk          ; clk         ; 1.000        ; 0.256      ; 47.111     ;
; -45.854 ; PolyPointwiseMult:uut_polypointwise|product_reg[13] ; PolyPointwiseMult:uut_polypointwise|result_reg[4]  ; clk          ; clk         ; 1.000        ; 0.256      ; 47.110     ;
; -45.853 ; PolyPointwiseMult:uut_polypointwise|product_reg[13] ; PolyPointwiseMult:uut_polypointwise|result_reg[6]  ; clk          ; clk         ; 1.000        ; 0.256      ; 47.109     ;
; -45.852 ; PolyPointwiseMult:uut_polypointwise|product_reg[13] ; PolyPointwiseMult:uut_polypointwise|result_reg[7]  ; clk          ; clk         ; 1.000        ; 0.256      ; 47.108     ;
; -45.838 ; PolyPointwiseMult:uut_polypointwise|product_reg[13] ; PolyPointwiseMult:uut_polypointwise|result_reg[5]  ; clk          ; clk         ; 1.000        ; 0.256      ; 47.094     ;
; -45.838 ; PolyPointwiseMult:uut_polypointwise|product_reg[13] ; PolyPointwiseMult:uut_polypointwise|result_reg[3]  ; clk          ; clk         ; 1.000        ; 0.256      ; 47.094     ;
; -45.825 ; PolyPointwiseMult:uut_polypointwise|product_reg[16] ; PolyPointwiseMult:uut_polypointwise|result_reg[8]  ; clk          ; clk         ; 1.000        ; 0.256      ; 47.081     ;
; -45.824 ; PolyPointwiseMult:uut_polypointwise|product_reg[16] ; PolyPointwiseMult:uut_polypointwise|result_reg[4]  ; clk          ; clk         ; 1.000        ; 0.256      ; 47.080     ;
; -45.823 ; PolyPointwiseMult:uut_polypointwise|product_reg[16] ; PolyPointwiseMult:uut_polypointwise|result_reg[6]  ; clk          ; clk         ; 1.000        ; 0.256      ; 47.079     ;
; -45.822 ; PolyPointwiseMult:uut_polypointwise|product_reg[16] ; PolyPointwiseMult:uut_polypointwise|result_reg[7]  ; clk          ; clk         ; 1.000        ; 0.256      ; 47.078     ;
; -45.808 ; PolyPointwiseMult:uut_polypointwise|product_reg[16] ; PolyPointwiseMult:uut_polypointwise|result_reg[5]  ; clk          ; clk         ; 1.000        ; 0.256      ; 47.064     ;
; -45.808 ; PolyPointwiseMult:uut_polypointwise|product_reg[16] ; PolyPointwiseMult:uut_polypointwise|result_reg[3]  ; clk          ; clk         ; 1.000        ; 0.256      ; 47.064     ;
; -45.747 ; PolyPointwiseMult:uut_polypointwise|product_reg[15] ; PolyPointwiseMult:uut_polypointwise|result_reg[8]  ; clk          ; clk         ; 1.000        ; 0.256      ; 47.003     ;
; -45.746 ; PolyPointwiseMult:uut_polypointwise|product_reg[15] ; PolyPointwiseMult:uut_polypointwise|result_reg[4]  ; clk          ; clk         ; 1.000        ; 0.256      ; 47.002     ;
; -45.745 ; PolyPointwiseMult:uut_polypointwise|product_reg[15] ; PolyPointwiseMult:uut_polypointwise|result_reg[6]  ; clk          ; clk         ; 1.000        ; 0.256      ; 47.001     ;
; -45.744 ; PolyPointwiseMult:uut_polypointwise|product_reg[15] ; PolyPointwiseMult:uut_polypointwise|result_reg[7]  ; clk          ; clk         ; 1.000        ; 0.256      ; 47.000     ;
; -45.730 ; PolyPointwiseMult:uut_polypointwise|product_reg[15] ; PolyPointwiseMult:uut_polypointwise|result_reg[5]  ; clk          ; clk         ; 1.000        ; 0.256      ; 46.986     ;
; -45.730 ; PolyPointwiseMult:uut_polypointwise|product_reg[15] ; PolyPointwiseMult:uut_polypointwise|result_reg[3]  ; clk          ; clk         ; 1.000        ; 0.256      ; 46.986     ;
; -45.713 ; PolyPointwiseMult:uut_polypointwise|product_reg[18] ; PolyPointwiseMult:uut_polypointwise|result_reg[8]  ; clk          ; clk         ; 1.000        ; 0.256      ; 46.969     ;
; -45.712 ; PolyPointwiseMult:uut_polypointwise|product_reg[18] ; PolyPointwiseMult:uut_polypointwise|result_reg[4]  ; clk          ; clk         ; 1.000        ; 0.256      ; 46.968     ;
; -45.711 ; PolyPointwiseMult:uut_polypointwise|product_reg[18] ; PolyPointwiseMult:uut_polypointwise|result_reg[6]  ; clk          ; clk         ; 1.000        ; 0.256      ; 46.967     ;
; -45.710 ; PolyPointwiseMult:uut_polypointwise|product_reg[18] ; PolyPointwiseMult:uut_polypointwise|result_reg[7]  ; clk          ; clk         ; 1.000        ; 0.256      ; 46.966     ;
; -45.696 ; PolyPointwiseMult:uut_polypointwise|product_reg[18] ; PolyPointwiseMult:uut_polypointwise|result_reg[5]  ; clk          ; clk         ; 1.000        ; 0.256      ; 46.952     ;
; -45.696 ; PolyPointwiseMult:uut_polypointwise|product_reg[18] ; PolyPointwiseMult:uut_polypointwise|result_reg[3]  ; clk          ; clk         ; 1.000        ; 0.256      ; 46.952     ;
; -45.653 ; PolyPointwiseMult:uut_polypointwise|product_reg[14] ; PolyPointwiseMult:uut_polypointwise|result_reg[0]  ; clk          ; clk         ; 1.000        ; 0.261      ; 46.914     ;
; -45.653 ; PolyPointwiseMult:uut_polypointwise|product_reg[14] ; PolyPointwiseMult:uut_polypointwise|result_reg[2]  ; clk          ; clk         ; 1.000        ; 0.261      ; 46.914     ;
; -45.653 ; PolyPointwiseMult:uut_polypointwise|product_reg[14] ; PolyPointwiseMult:uut_polypointwise|result_reg[1]  ; clk          ; clk         ; 1.000        ; 0.261      ; 46.914     ;
; -45.644 ; PolyPointwiseMult:uut_polypointwise|product_reg[17] ; PolyPointwiseMult:uut_polypointwise|result_reg[8]  ; clk          ; clk         ; 1.000        ; 0.256      ; 46.900     ;
; -45.643 ; PolyPointwiseMult:uut_polypointwise|product_reg[17] ; PolyPointwiseMult:uut_polypointwise|result_reg[4]  ; clk          ; clk         ; 1.000        ; 0.256      ; 46.899     ;
; -45.642 ; PolyPointwiseMult:uut_polypointwise|product_reg[17] ; PolyPointwiseMult:uut_polypointwise|result_reg[6]  ; clk          ; clk         ; 1.000        ; 0.256      ; 46.898     ;
; -45.641 ; PolyPointwiseMult:uut_polypointwise|product_reg[17] ; PolyPointwiseMult:uut_polypointwise|result_reg[7]  ; clk          ; clk         ; 1.000        ; 0.256      ; 46.897     ;
; -45.627 ; PolyPointwiseMult:uut_polypointwise|product_reg[17] ; PolyPointwiseMult:uut_polypointwise|result_reg[5]  ; clk          ; clk         ; 1.000        ; 0.256      ; 46.883     ;
; -45.627 ; PolyPointwiseMult:uut_polypointwise|product_reg[17] ; PolyPointwiseMult:uut_polypointwise|result_reg[3]  ; clk          ; clk         ; 1.000        ; 0.256      ; 46.883     ;
; -45.606 ; PolyPointwiseMult:uut_polypointwise|product_reg[20] ; PolyPointwiseMult:uut_polypointwise|result_reg[8]  ; clk          ; clk         ; 1.000        ; 0.256      ; 46.862     ;
; -45.605 ; PolyPointwiseMult:uut_polypointwise|product_reg[20] ; PolyPointwiseMult:uut_polypointwise|result_reg[4]  ; clk          ; clk         ; 1.000        ; 0.256      ; 46.861     ;
; -45.604 ; PolyPointwiseMult:uut_polypointwise|product_reg[20] ; PolyPointwiseMult:uut_polypointwise|result_reg[6]  ; clk          ; clk         ; 1.000        ; 0.256      ; 46.860     ;
; -45.603 ; PolyPointwiseMult:uut_polypointwise|product_reg[20] ; PolyPointwiseMult:uut_polypointwise|result_reg[7]  ; clk          ; clk         ; 1.000        ; 0.256      ; 46.859     ;
; -45.589 ; PolyPointwiseMult:uut_polypointwise|product_reg[20] ; PolyPointwiseMult:uut_polypointwise|result_reg[5]  ; clk          ; clk         ; 1.000        ; 0.256      ; 46.845     ;
; -45.589 ; PolyPointwiseMult:uut_polypointwise|product_reg[20] ; PolyPointwiseMult:uut_polypointwise|result_reg[3]  ; clk          ; clk         ; 1.000        ; 0.256      ; 46.845     ;
; -45.576 ; PolyPointwiseMult:uut_polypointwise|product_reg[13] ; PolyPointwiseMult:uut_polypointwise|result_reg[0]  ; clk          ; clk         ; 1.000        ; 0.261      ; 46.837     ;
; -45.576 ; PolyPointwiseMult:uut_polypointwise|product_reg[13] ; PolyPointwiseMult:uut_polypointwise|result_reg[2]  ; clk          ; clk         ; 1.000        ; 0.261      ; 46.837     ;
; -45.576 ; PolyPointwiseMult:uut_polypointwise|product_reg[13] ; PolyPointwiseMult:uut_polypointwise|result_reg[1]  ; clk          ; clk         ; 1.000        ; 0.261      ; 46.837     ;
; -45.546 ; PolyPointwiseMult:uut_polypointwise|product_reg[16] ; PolyPointwiseMult:uut_polypointwise|result_reg[0]  ; clk          ; clk         ; 1.000        ; 0.261      ; 46.807     ;
; -45.546 ; PolyPointwiseMult:uut_polypointwise|product_reg[16] ; PolyPointwiseMult:uut_polypointwise|result_reg[2]  ; clk          ; clk         ; 1.000        ; 0.261      ; 46.807     ;
; -45.546 ; PolyPointwiseMult:uut_polypointwise|product_reg[16] ; PolyPointwiseMult:uut_polypointwise|result_reg[1]  ; clk          ; clk         ; 1.000        ; 0.261      ; 46.807     ;
; -45.533 ; PolyPointwiseMult:uut_polypointwise|product_reg[19] ; PolyPointwiseMult:uut_polypointwise|result_reg[8]  ; clk          ; clk         ; 1.000        ; 0.256      ; 46.789     ;
; -45.532 ; PolyPointwiseMult:uut_polypointwise|product_reg[19] ; PolyPointwiseMult:uut_polypointwise|result_reg[4]  ; clk          ; clk         ; 1.000        ; 0.256      ; 46.788     ;
; -45.531 ; PolyPointwiseMult:uut_polypointwise|product_reg[19] ; PolyPointwiseMult:uut_polypointwise|result_reg[6]  ; clk          ; clk         ; 1.000        ; 0.256      ; 46.787     ;
; -45.530 ; PolyPointwiseMult:uut_polypointwise|product_reg[19] ; PolyPointwiseMult:uut_polypointwise|result_reg[7]  ; clk          ; clk         ; 1.000        ; 0.256      ; 46.786     ;
; -45.516 ; PolyPointwiseMult:uut_polypointwise|product_reg[19] ; PolyPointwiseMult:uut_polypointwise|result_reg[5]  ; clk          ; clk         ; 1.000        ; 0.256      ; 46.772     ;
; -45.516 ; PolyPointwiseMult:uut_polypointwise|product_reg[19] ; PolyPointwiseMult:uut_polypointwise|result_reg[3]  ; clk          ; clk         ; 1.000        ; 0.256      ; 46.772     ;
; -45.509 ; PolyPointwiseMult:uut_polypointwise|product_reg[14] ; PolyPointwiseMult:uut_polypointwise|result_reg[11] ; clk          ; clk         ; 1.000        ; 0.287      ; 46.796     ;
; -45.509 ; PolyPointwiseMult:uut_polypointwise|product_reg[14] ; PolyPointwiseMult:uut_polypointwise|result_reg[12] ; clk          ; clk         ; 1.000        ; 0.287      ; 46.796     ;
; -45.508 ; PolyPointwiseMult:uut_polypointwise|product_reg[14] ; PolyPointwiseMult:uut_polypointwise|result_reg[10] ; clk          ; clk         ; 1.000        ; 0.287      ; 46.795     ;
; -45.508 ; PolyPointwiseMult:uut_polypointwise|product_reg[14] ; PolyPointwiseMult:uut_polypointwise|result_reg[9]  ; clk          ; clk         ; 1.000        ; 0.287      ; 46.795     ;
; -45.506 ; PolyPointwiseMult:uut_polypointwise|product_reg[22] ; PolyPointwiseMult:uut_polypointwise|result_reg[8]  ; clk          ; clk         ; 1.000        ; 0.252      ; 46.758     ;
; -45.505 ; PolyPointwiseMult:uut_polypointwise|product_reg[22] ; PolyPointwiseMult:uut_polypointwise|result_reg[4]  ; clk          ; clk         ; 1.000        ; 0.252      ; 46.757     ;
; -45.504 ; PolyPointwiseMult:uut_polypointwise|product_reg[22] ; PolyPointwiseMult:uut_polypointwise|result_reg[6]  ; clk          ; clk         ; 1.000        ; 0.252      ; 46.756     ;
; -45.503 ; PolyPointwiseMult:uut_polypointwise|product_reg[22] ; PolyPointwiseMult:uut_polypointwise|result_reg[7]  ; clk          ; clk         ; 1.000        ; 0.252      ; 46.755     ;
; -45.489 ; PolyPointwiseMult:uut_polypointwise|product_reg[22] ; PolyPointwiseMult:uut_polypointwise|result_reg[5]  ; clk          ; clk         ; 1.000        ; 0.252      ; 46.741     ;
; -45.489 ; PolyPointwiseMult:uut_polypointwise|product_reg[22] ; PolyPointwiseMult:uut_polypointwise|result_reg[3]  ; clk          ; clk         ; 1.000        ; 0.252      ; 46.741     ;
; -45.468 ; PolyPointwiseMult:uut_polypointwise|product_reg[15] ; PolyPointwiseMult:uut_polypointwise|result_reg[0]  ; clk          ; clk         ; 1.000        ; 0.261      ; 46.729     ;
; -45.468 ; PolyPointwiseMult:uut_polypointwise|product_reg[15] ; PolyPointwiseMult:uut_polypointwise|result_reg[2]  ; clk          ; clk         ; 1.000        ; 0.261      ; 46.729     ;
; -45.468 ; PolyPointwiseMult:uut_polypointwise|product_reg[15] ; PolyPointwiseMult:uut_polypointwise|result_reg[1]  ; clk          ; clk         ; 1.000        ; 0.261      ; 46.729     ;
; -45.434 ; PolyPointwiseMult:uut_polypointwise|product_reg[18] ; PolyPointwiseMult:uut_polypointwise|result_reg[0]  ; clk          ; clk         ; 1.000        ; 0.261      ; 46.695     ;
; -45.434 ; PolyPointwiseMult:uut_polypointwise|product_reg[18] ; PolyPointwiseMult:uut_polypointwise|result_reg[2]  ; clk          ; clk         ; 1.000        ; 0.261      ; 46.695     ;
; -45.434 ; PolyPointwiseMult:uut_polypointwise|product_reg[18] ; PolyPointwiseMult:uut_polypointwise|result_reg[1]  ; clk          ; clk         ; 1.000        ; 0.261      ; 46.695     ;
; -45.432 ; PolyPointwiseMult:uut_polypointwise|product_reg[13] ; PolyPointwiseMult:uut_polypointwise|result_reg[11] ; clk          ; clk         ; 1.000        ; 0.287      ; 46.719     ;
; -45.432 ; PolyPointwiseMult:uut_polypointwise|product_reg[13] ; PolyPointwiseMult:uut_polypointwise|result_reg[12] ; clk          ; clk         ; 1.000        ; 0.287      ; 46.719     ;
; -45.431 ; PolyPointwiseMult:uut_polypointwise|product_reg[13] ; PolyPointwiseMult:uut_polypointwise|result_reg[10] ; clk          ; clk         ; 1.000        ; 0.287      ; 46.718     ;
; -45.431 ; PolyPointwiseMult:uut_polypointwise|product_reg[13] ; PolyPointwiseMult:uut_polypointwise|result_reg[9]  ; clk          ; clk         ; 1.000        ; 0.287      ; 46.718     ;
; -45.427 ; PolyPointwiseMult:uut_polypointwise|product_reg[21] ; PolyPointwiseMult:uut_polypointwise|result_reg[8]  ; clk          ; clk         ; 1.000        ; 0.256      ; 46.683     ;
; -45.426 ; PolyPointwiseMult:uut_polypointwise|product_reg[21] ; PolyPointwiseMult:uut_polypointwise|result_reg[4]  ; clk          ; clk         ; 1.000        ; 0.256      ; 46.682     ;
; -45.425 ; PolyPointwiseMult:uut_polypointwise|product_reg[21] ; PolyPointwiseMult:uut_polypointwise|result_reg[6]  ; clk          ; clk         ; 1.000        ; 0.256      ; 46.681     ;
; -45.424 ; PolyPointwiseMult:uut_polypointwise|product_reg[21] ; PolyPointwiseMult:uut_polypointwise|result_reg[7]  ; clk          ; clk         ; 1.000        ; 0.256      ; 46.680     ;
; -45.410 ; PolyPointwiseMult:uut_polypointwise|product_reg[21] ; PolyPointwiseMult:uut_polypointwise|result_reg[5]  ; clk          ; clk         ; 1.000        ; 0.256      ; 46.666     ;
; -45.410 ; PolyPointwiseMult:uut_polypointwise|product_reg[21] ; PolyPointwiseMult:uut_polypointwise|result_reg[3]  ; clk          ; clk         ; 1.000        ; 0.256      ; 46.666     ;
; -45.407 ; PolyPointwiseMult:uut_polypointwise|product_reg[24] ; PolyPointwiseMult:uut_polypointwise|result_reg[8]  ; clk          ; clk         ; 1.000        ; 0.252      ; 46.659     ;
; -45.406 ; PolyPointwiseMult:uut_polypointwise|product_reg[24] ; PolyPointwiseMult:uut_polypointwise|result_reg[4]  ; clk          ; clk         ; 1.000        ; 0.252      ; 46.658     ;
; -45.405 ; PolyPointwiseMult:uut_polypointwise|product_reg[24] ; PolyPointwiseMult:uut_polypointwise|result_reg[6]  ; clk          ; clk         ; 1.000        ; 0.252      ; 46.657     ;
; -45.404 ; PolyPointwiseMult:uut_polypointwise|product_reg[24] ; PolyPointwiseMult:uut_polypointwise|result_reg[7]  ; clk          ; clk         ; 1.000        ; 0.252      ; 46.656     ;
; -45.402 ; PolyPointwiseMult:uut_polypointwise|product_reg[16] ; PolyPointwiseMult:uut_polypointwise|result_reg[11] ; clk          ; clk         ; 1.000        ; 0.287      ; 46.689     ;
; -45.402 ; PolyPointwiseMult:uut_polypointwise|product_reg[16] ; PolyPointwiseMult:uut_polypointwise|result_reg[12] ; clk          ; clk         ; 1.000        ; 0.287      ; 46.689     ;
; -45.401 ; PolyPointwiseMult:uut_polypointwise|product_reg[16] ; PolyPointwiseMult:uut_polypointwise|result_reg[10] ; clk          ; clk         ; 1.000        ; 0.287      ; 46.688     ;
; -45.401 ; PolyPointwiseMult:uut_polypointwise|product_reg[16] ; PolyPointwiseMult:uut_polypointwise|result_reg[9]  ; clk          ; clk         ; 1.000        ; 0.287      ; 46.688     ;
; -45.390 ; PolyPointwiseMult:uut_polypointwise|product_reg[24] ; PolyPointwiseMult:uut_polypointwise|result_reg[5]  ; clk          ; clk         ; 1.000        ; 0.252      ; 46.642     ;
; -45.390 ; PolyPointwiseMult:uut_polypointwise|product_reg[24] ; PolyPointwiseMult:uut_polypointwise|result_reg[3]  ; clk          ; clk         ; 1.000        ; 0.252      ; 46.642     ;
; -45.365 ; PolyPointwiseMult:uut_polypointwise|product_reg[17] ; PolyPointwiseMult:uut_polypointwise|result_reg[0]  ; clk          ; clk         ; 1.000        ; 0.261      ; 46.626     ;
; -45.365 ; PolyPointwiseMult:uut_polypointwise|product_reg[17] ; PolyPointwiseMult:uut_polypointwise|result_reg[2]  ; clk          ; clk         ; 1.000        ; 0.261      ; 46.626     ;
; -45.365 ; PolyPointwiseMult:uut_polypointwise|product_reg[17] ; PolyPointwiseMult:uut_polypointwise|result_reg[1]  ; clk          ; clk         ; 1.000        ; 0.261      ; 46.626     ;
; -45.330 ; PolyPointwiseMult:uut_polypointwise|product_reg[23] ; PolyPointwiseMult:uut_polypointwise|result_reg[8]  ; clk          ; clk         ; 1.000        ; 0.252      ; 46.582     ;
; -45.329 ; PolyPointwiseMult:uut_polypointwise|product_reg[23] ; PolyPointwiseMult:uut_polypointwise|result_reg[4]  ; clk          ; clk         ; 1.000        ; 0.252      ; 46.581     ;
; -45.328 ; PolyPointwiseMult:uut_polypointwise|product_reg[23] ; PolyPointwiseMult:uut_polypointwise|result_reg[6]  ; clk          ; clk         ; 1.000        ; 0.252      ; 46.580     ;
; -45.327 ; PolyPointwiseMult:uut_polypointwise|product_reg[23] ; PolyPointwiseMult:uut_polypointwise|result_reg[7]  ; clk          ; clk         ; 1.000        ; 0.252      ; 46.579     ;
+---------+-----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                ; To Node                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.247 ; NTTN:uut_ntt|pi[5][4]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[2].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.389      ; 0.831      ;
; 0.250 ; NTTN:uut_ntt|pi[14][9]                                                                                                                                   ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[7].bd00|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.392      ; 0.837      ;
; 0.256 ; NTTN:uut_ntt|pi[15][9]                                                                                                                                   ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[7].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.388      ; 0.839      ;
; 0.262 ; NTTN:uut_ntt|pi[15][8]                                                                                                                                   ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[7].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.388      ; 0.845      ;
; 0.263 ; NTTN:uut_ntt|pi[3][12]                                                                                                                                   ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[1].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.388      ; 0.846      ;
; 0.270 ; NTTN:uut_ntt|pi[15][6]                                                                                                                                   ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[7].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.388      ; 0.853      ;
; 0.275 ; NTTN:uut_ntt|pi[0][7]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[0].bd00|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.388      ; 0.858      ;
; 0.279 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|output_dsp[0][13]                                                                         ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a7~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.383      ; 0.857      ;
; 0.279 ; NTTN:uut_ntt|pi[3][7]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[1].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.388      ; 0.862      ;
; 0.309 ; NTTN:uut_ntt|pi[14][11]                                                                                                                                  ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[7].bd00|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.388      ; 0.892      ;
; 0.310 ; NTTN:uut_ntt|pi[5][6]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[2].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.389      ; 0.894      ;
; 0.313 ; NTTN:uut_ntt|pi[7][10]                                                                                                                                   ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[3].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.389      ; 0.897      ;
; 0.315 ; NTTN:uut_ntt|pi[15][2]                                                                                                                                   ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[7].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.388      ; 0.898      ;
; 0.315 ; NTTN:uut_ntt|pi[7][8]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[3].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.389      ; 0.899      ;
; 0.316 ; NTTN:uut_ntt|pi[3][6]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[1].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.388      ; 0.899      ;
; 0.317 ; NTTN:uut_ntt|pi[5][5]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[2].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.389      ; 0.901      ;
; 0.320 ; NTTN:uut_ntt|pi[15][12]                                                                                                                                  ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[7].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.388      ; 0.903      ;
; 0.321 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ModMult:mm|intMult:im|output_dsp[0][17]                                                                         ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a0~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.388      ; 0.904      ;
; 0.322 ; NTTN:uut_ntt|pi[15][10]                                                                                                                                  ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[7].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.388      ; 0.905      ;
; 0.322 ; NTTN:uut_ntt|pi[0][8]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[0].bd00|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.388      ; 0.905      ;
; 0.322 ; NTTN:uut_ntt|pi[0][9]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[0].bd00|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.388      ; 0.905      ;
; 0.323 ; NTTN:uut_ntt|pi[0][1]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[0].bd00|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.388      ; 0.906      ;
; 0.325 ; NTTN:uut_ntt|pi[5][11]                                                                                                                                   ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[2].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.389      ; 0.909      ;
; 0.326 ; state.STATE_GO_NTT_A_WAIT_DONE                                                                                                                           ; state.STATE_GO_NTT_A_WAIT_DONE                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; state.STATE_GO_NTT_A_STREAM_OUT                                                                                                                          ; state.STATE_GO_NTT_A_STREAM_OUT                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; state.STATE_GO_NTT_B_STREAM                                                                                                                              ; state.STATE_GO_NTT_B_STREAM                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; state.STATE_GO_NTT_B_WAIT_DONE                                                                                                                           ; state.STATE_GO_NTT_B_WAIT_DONE                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; state.STATE_GO_NTTB_STREAM_OUT                                                                                                                           ; state.STATE_GO_NTTB_STREAM_OUT                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; PolyPointwiseMult:uut_polypointwise|state.IDLE                                                                                                           ; PolyPointwiseMult:uut_polypointwise|state.IDLE                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; PolyPointwiseMult:uut_polypointwise|done                                                                                                                 ; PolyPointwiseMult:uut_polypointwise|done                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; state.STATE_LOAD_A_STREAM                                                                                                                                ; state.STATE_LOAD_A_STREAM                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; state.STATE_GO_OUTPUT_WAIT                                                                                                                               ; state.STATE_GO_OUTPUT_WAIT                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; cnt[8]                                                                                                                                                   ; cnt[8]                                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; state.STATE_GO_INTT_STREAM                                                                                                                               ; state.STATE_GO_INTT_STREAM                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; state.STATE_GO_NTT_A_STREAM                                                                                                                              ; state.STATE_GO_NTT_A_STREAM                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; cnt[6]                                                                                                                                                   ; cnt[6]                                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; cnt[9]                                                                                                                                                   ; cnt[9]                                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; cnt[10]                                                                                                                                                  ; cnt[10]                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; cnt[11]                                                                                                                                                  ; cnt[11]                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; cnt[12]                                                                                                                                                  ; cnt[12]                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; cnt[13]                                                                                                                                                  ; cnt[13]                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; cnt[14]                                                                                                                                                  ; cnt[14]                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; cnt[15]                                                                                                                                                  ; cnt[15]                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; state.STATE_LOAD_W_WAIT                                                                                                                                  ; state.STATE_LOAD_W_WAIT                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; NTTN:uut_ntt|AddressGenerator:ag|c_wait_limit[3]                                                                                                         ; NTTN:uut_ntt|AddressGenerator:ag|c_wait_limit[3]                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; NTTN:uut_ntt|AddressGenerator:ag|c_stage[2]                                                                                                              ; NTTN:uut_ntt|AddressGenerator:ag|c_stage[2]                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; NTTN:uut_ntt|AddressGenerator:ag|state.10                                                                                                                ; NTTN:uut_ntt|AddressGenerator:ag|state.10                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; NTTN:uut_ntt|AddressGenerator:ag|c_stage[3]                                                                                                              ; NTTN:uut_ntt|AddressGenerator:ag|c_stage[3]                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; NTTN:uut_ntt|AddressGenerator:ag|c_stage[4]                                                                                                              ; NTTN:uut_ntt|AddressGenerator:ag|c_stage[4]                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; NTTN:uut_ntt|ntt_intt                                                                                                                                    ; NTTN:uut_ntt|ntt_intt                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; NTTN:uut_ntt|AddressGenerator:ag|raddr_m[0]                                                                                                              ; NTTN:uut_ntt|AddressGenerator:ag|raddr_m[0]                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; NTTN:uut_ntt|AddressGenerator:ag|waddr_m[1]                                                                                                              ; NTTN:uut_ntt|AddressGenerator:ag|waddr_m[1]                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; NTTN:uut_ntt|AddressGenerator:ag|waddr_m[0]                                                                                                              ; NTTN:uut_ntt|AddressGenerator:ag|waddr_m[0]                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.574      ;
; 0.326 ; NTTN:uut_ntt|pi[14][4]                                                                                                                                   ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[7].bd00|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.388      ; 0.909      ;
; 0.326 ; NTTN:uut_ntt|pi[0][6]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[0].bd00|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.388      ; 0.909      ;
; 0.327 ; state.STATE_GO_MULT_EXEC                                                                                                                                 ; state.STATE_GO_MULT_EXEC                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.079      ; 0.574      ;
; 0.327 ; PolyPointwiseMult:uut_polypointwise|idx[5]                                                                                                               ; PolyPointwiseMult:uut_polypointwise|idx[5]                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.079      ; 0.574      ;
; 0.327 ; state.STATE_LOAD_B_STREAM                                                                                                                                ; state.STATE_LOAD_B_STREAM                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.079      ; 0.574      ;
; 0.327 ; state.STATE_GO_MULT_READ                                                                                                                                 ; state.STATE_GO_MULT_READ                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.079      ; 0.574      ;
; 0.327 ; mult_rd_addr[2]                                                                                                                                          ; mult_rd_addr[2]                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.079      ; 0.574      ;
; 0.327 ; mult_rd_addr[3]                                                                                                                                          ; mult_rd_addr[3]                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.079      ; 0.574      ;
; 0.327 ; mult_rd_addr[4]                                                                                                                                          ; mult_rd_addr[4]                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.079      ; 0.574      ;
; 0.327 ; mult_rd_addr[5]                                                                                                                                          ; mult_rd_addr[5]                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.079      ; 0.574      ;
; 0.327 ; mult_rd_addr[6]                                                                                                                                          ; mult_rd_addr[6]                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.079      ; 0.574      ;
; 0.327 ; mult_rd_addr[7]                                                                                                                                          ; mult_rd_addr[7]                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.079      ; 0.574      ;
; 0.327 ; mult_rd_addr[0]                                                                                                                                          ; mult_rd_addr[0]                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.079      ; 0.574      ;
; 0.327 ; mult_rd_addr[1]                                                                                                                                          ; mult_rd_addr[1]                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.079      ; 0.574      ;
; 0.327 ; busy~reg0                                                                                                                                                ; busy~reg0                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.079      ; 0.574      ;
; 0.327 ; NTTN:uut_ntt|state.001                                                                                                                                   ; NTTN:uut_ntt|state.001                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.079      ; 0.574      ;
; 0.327 ; NTTN:uut_ntt|state.010                                                                                                                                   ; NTTN:uut_ntt|state.010                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.079      ; 0.574      ;
; 0.327 ; NTTN:uut_ntt|state.011                                                                                                                                   ; NTTN:uut_ntt|state.011                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.079      ; 0.574      ;
; 0.327 ; NTTN:uut_ntt|state.101                                                                                                                                   ; NTTN:uut_ntt|state.101                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.079      ; 0.574      ;
; 0.327 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|cntr_4tf:cntr1|counter_reg_bit[1] ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|cntr_4tf:cntr1|counter_reg_bit[1]                            ; clk          ; clk         ; 0.000        ; 0.079      ; 0.574      ;
; 0.328 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|cntr_0tf:cntr1|counter_reg_bit[0] ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|cntr_0tf:cntr1|counter_reg_bit[0]                            ; clk          ; clk         ; 0.000        ; 0.078      ; 0.574      ;
; 0.331 ; NTTN:uut_ntt|pi[0][4]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[0].bd00|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.388      ; 0.914      ;
; 0.332 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[0].nttu|ModMult:mm|intMult:im|output_dsp[0][19]                                                                         ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a34~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.387      ; 0.914      ;
; 0.332 ; NTTN:uut_ntt|pi[7][12]                                                                                                                                   ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[3].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.389      ; 0.916      ;
; 0.334 ; NTTN:uut_ntt|pi[3][10]                                                                                                                                   ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[1].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.388      ; 0.917      ;
; 0.335 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[0].nttu|ModMult:mm|intMult:im|output_dsp[0][15]                                                                         ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a34~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.387      ; 0.917      ;
; 0.336 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[0].nttu|ModMult:mm|intMult:im|output_dsp[0][16]                                                                         ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a34~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.387      ; 0.918      ;
; 0.336 ; NTTN:uut_ntt|pi[7][7]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[3].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.389      ; 0.920      ;
; 0.337 ; cnt[6]                                                                                                                                                   ; altsyncram:ram_b_rtl_0|altsyncram_s3h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                               ; clk          ; clk         ; 0.000        ; 0.383      ; 0.915      ;
; 0.339 ; NTTN:uut_ntt|ti[7][8]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[4].bt00|altsyncram:blockram_rtl_0|altsyncram_k3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.384      ; 0.918      ;
; 0.339 ; NTTN:uut_ntt|ti[7][9]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[4].bt00|altsyncram:blockram_rtl_0|altsyncram_k3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.384      ; 0.918      ;
; 0.339 ; NTTN:uut_ntt|pi[3][8]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[1].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.388      ; 0.922      ;
; 0.339 ; NTTN:uut_ntt|pi[0][2]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[0].bd00|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.388      ; 0.922      ;
; 0.340 ; NTTN:uut_ntt|AddressGenerator:ag|c_stage[0]                                                                                                              ; NTTN:uut_ntt|AddressGenerator:ag|c_stage[0]                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.588      ;
; 0.340 ; NTTN:uut_ntt|ti[7][4]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[4].bt00|altsyncram:blockram_rtl_0|altsyncram_k3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.384      ; 0.919      ;
; 0.341 ; NTTN:uut_ntt|pi[7][5]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[3].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.389      ; 0.925      ;
; 0.342 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|cntr_0tf:cntr1|counter_reg_bit[1] ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|cntr_0tf:cntr1|counter_reg_bit[1]                            ; clk          ; clk         ; 0.000        ; 0.078      ; 0.588      ;
; 0.343 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ModMult:mm|intMult:im|output_dsp[0][14]                                                                         ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a0~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.388      ; 0.926      ;
; 0.345 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[4].nttu|ModMult:mm|intMult:im|output_dsp[0][20]                                                                         ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a41~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.383      ; 0.923      ;
; 0.345 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[0].nttu|ModMult:mm|intMult:im|output_dsp[0][20]                                                                         ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a34~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.387      ; 0.927      ;
; 0.345 ; NTTN:uut_ntt|ti[7][6]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[4].bt00|altsyncram:blockram_rtl_0|altsyncram_k3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.384      ; 0.924      ;
; 0.347 ; mult_wr_addr[2]                                                                                                                                          ; PolyPointwiseMult:uut_polypointwise|altsyncram:A_rtl_0|altsyncram_s3h1:auto_generated|ram_block1a0~porta_address_reg0                                                               ; clk          ; clk         ; 0.000        ; 0.380      ; 0.922      ;
; 0.348 ; NTTN:uut_ntt|pw[13][5]                                                                                                                                   ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[5].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_address_reg0                                                   ; clk          ; clk         ; 0.000        ; 0.383      ; 0.926      ;
; 0.349 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe3a[0]                         ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a0~portb_address_reg0  ; clk          ; clk         ; 0.000        ; 0.395      ; 0.939      ;
; 0.351 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|cntr_0tf:cntr1|counter_reg_bit[1] ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a34~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.393      ; 0.939      ;
; 0.352 ; mult_wr_A[5]                                                                                                                                             ; PolyPointwiseMult:uut_polypointwise|altsyncram:A_rtl_0|altsyncram_s3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; clk          ; clk         ; 0.000        ; 0.388      ; 0.935      ;
; 0.353 ; mult_wr_A[11]                                                                                                                                            ; PolyPointwiseMult:uut_polypointwise|altsyncram:A_rtl_0|altsyncram_s3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; clk          ; clk         ; 0.000        ; 0.388      ; 0.936      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Recovery: 'clk'                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                    ; To Node                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a101 ; clk          ; clk         ; 1.000        ; 0.144      ; 3.581      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a100 ; clk          ; clk         ; 1.000        ; 0.144      ; 3.581      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a99  ; clk          ; clk         ; 1.000        ; 0.144      ; 3.581      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a98  ; clk          ; clk         ; 1.000        ; 0.144      ; 3.581      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a97  ; clk          ; clk         ; 1.000        ; 0.144      ; 3.581      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a96  ; clk          ; clk         ; 1.000        ; 0.144      ; 3.581      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a95  ; clk          ; clk         ; 1.000        ; 0.144      ; 3.581      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a94  ; clk          ; clk         ; 1.000        ; 0.144      ; 3.581      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a93  ; clk          ; clk         ; 1.000        ; 0.144      ; 3.581      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a92  ; clk          ; clk         ; 1.000        ; 0.144      ; 3.581      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a91  ; clk          ; clk         ; 1.000        ; 0.144      ; 3.581      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a90  ; clk          ; clk         ; 1.000        ; 0.144      ; 3.581      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a89  ; clk          ; clk         ; 1.000        ; 0.144      ; 3.581      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a88  ; clk          ; clk         ; 1.000        ; 0.144      ; 3.581      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a87  ; clk          ; clk         ; 1.000        ; 0.144      ; 3.581      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a86  ; clk          ; clk         ; 1.000        ; 0.144      ; 3.581      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a85  ; clk          ; clk         ; 1.000        ; 0.144      ; 3.581      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a67  ; clk          ; clk         ; 1.000        ; 0.144      ; 3.581      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a66  ; clk          ; clk         ; 1.000        ; 0.144      ; 3.581      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a65  ; clk          ; clk         ; 1.000        ; 0.144      ; 3.581      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a64  ; clk          ; clk         ; 1.000        ; 0.144      ; 3.581      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a63  ; clk          ; clk         ; 1.000        ; 0.144      ; 3.581      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a62  ; clk          ; clk         ; 1.000        ; 0.144      ; 3.581      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a61  ; clk          ; clk         ; 1.000        ; 0.144      ; 3.581      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a60  ; clk          ; clk         ; 1.000        ; 0.144      ; 3.581      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a59  ; clk          ; clk         ; 1.000        ; 0.144      ; 3.581      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a58  ; clk          ; clk         ; 1.000        ; 0.144      ; 3.581      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a57  ; clk          ; clk         ; 1.000        ; 0.144      ; 3.581      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a56  ; clk          ; clk         ; 1.000        ; 0.144      ; 3.581      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a55  ; clk          ; clk         ; 1.000        ; 0.144      ; 3.581      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a54  ; clk          ; clk         ; 1.000        ; 0.144      ; 3.581      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a53  ; clk          ; clk         ; 1.000        ; 0.144      ; 3.581      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a52  ; clk          ; clk         ; 1.000        ; 0.144      ; 3.581      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a51  ; clk          ; clk         ; 1.000        ; 0.144      ; 3.581      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a42  ; clk          ; clk         ; 1.000        ; 0.144      ; 3.581      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a41  ; clk          ; clk         ; 1.000        ; 0.144      ; 3.581      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a135 ; clk          ; clk         ; 1.000        ; 0.138      ; 3.575      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a134 ; clk          ; clk         ; 1.000        ; 0.138      ; 3.575      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a133 ; clk          ; clk         ; 1.000        ; 0.138      ; 3.575      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a132 ; clk          ; clk         ; 1.000        ; 0.138      ; 3.575      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a131 ; clk          ; clk         ; 1.000        ; 0.138      ; 3.575      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a130 ; clk          ; clk         ; 1.000        ; 0.138      ; 3.575      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a129 ; clk          ; clk         ; 1.000        ; 0.138      ; 3.575      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a128 ; clk          ; clk         ; 1.000        ; 0.138      ; 3.575      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a127 ; clk          ; clk         ; 1.000        ; 0.138      ; 3.575      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a126 ; clk          ; clk         ; 1.000        ; 0.138      ; 3.575      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a125 ; clk          ; clk         ; 1.000        ; 0.138      ; 3.575      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a124 ; clk          ; clk         ; 1.000        ; 0.138      ; 3.575      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a123 ; clk          ; clk         ; 1.000        ; 0.138      ; 3.575      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a122 ; clk          ; clk         ; 1.000        ; 0.138      ; 3.575      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a121 ; clk          ; clk         ; 1.000        ; 0.138      ; 3.575      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a120 ; clk          ; clk         ; 1.000        ; 0.138      ; 3.575      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a119 ; clk          ; clk         ; 1.000        ; 0.138      ; 3.575      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a112 ; clk          ; clk         ; 1.000        ; 0.138      ; 3.575      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a111 ; clk          ; clk         ; 1.000        ; 0.138      ; 3.575      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a110 ; clk          ; clk         ; 1.000        ; 0.138      ; 3.575      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a109 ; clk          ; clk         ; 1.000        ; 0.138      ; 3.575      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a50  ; clk          ; clk         ; 1.000        ; 0.138      ; 3.575      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a49  ; clk          ; clk         ; 1.000        ; 0.138      ; 3.575      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a48  ; clk          ; clk         ; 1.000        ; 0.138      ; 3.575      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a47  ; clk          ; clk         ; 1.000        ; 0.138      ; 3.575      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a46  ; clk          ; clk         ; 1.000        ; 0.138      ; 3.575      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a45  ; clk          ; clk         ; 1.000        ; 0.138      ; 3.575      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a44  ; clk          ; clk         ; 1.000        ; 0.138      ; 3.575      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a43  ; clk          ; clk         ; 1.000        ; 0.138      ; 3.575      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a40  ; clk          ; clk         ; 1.000        ; 0.138      ; 3.575      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a39  ; clk          ; clk         ; 1.000        ; 0.138      ; 3.575      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a38  ; clk          ; clk         ; 1.000        ; 0.138      ; 3.575      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a37  ; clk          ; clk         ; 1.000        ; 0.138      ; 3.575      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a36  ; clk          ; clk         ; 1.000        ; 0.138      ; 3.575      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a35  ; clk          ; clk         ; 1.000        ; 0.138      ; 3.575      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a34  ; clk          ; clk         ; 1.000        ; 0.138      ; 3.575      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a33  ; clk          ; clk         ; 1.000        ; 0.139      ; 3.576      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a32  ; clk          ; clk         ; 1.000        ; 0.139      ; 3.576      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a31  ; clk          ; clk         ; 1.000        ; 0.139      ; 3.576      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a30  ; clk          ; clk         ; 1.000        ; 0.139      ; 3.576      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a29  ; clk          ; clk         ; 1.000        ; 0.139      ; 3.576      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a28  ; clk          ; clk         ; 1.000        ; 0.139      ; 3.576      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a27  ; clk          ; clk         ; 1.000        ; 0.139      ; 3.576      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a26  ; clk          ; clk         ; 1.000        ; 0.139      ; 3.576      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a25  ; clk          ; clk         ; 1.000        ; 0.139      ; 3.576      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a24  ; clk          ; clk         ; 1.000        ; 0.139      ; 3.576      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a23  ; clk          ; clk         ; 1.000        ; 0.139      ; 3.576      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a22  ; clk          ; clk         ; 1.000        ; 0.139      ; 3.576      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a21  ; clk          ; clk         ; 1.000        ; 0.139      ; 3.576      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a20  ; clk          ; clk         ; 1.000        ; 0.139      ; 3.576      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a19  ; clk          ; clk         ; 1.000        ; 0.139      ; 3.576      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a18  ; clk          ; clk         ; 1.000        ; 0.139      ; 3.576      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a17  ; clk          ; clk         ; 1.000        ; 0.139      ; 3.576      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a16  ; clk          ; clk         ; 1.000        ; 0.139      ; 3.576      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a15  ; clk          ; clk         ; 1.000        ; 0.139      ; 3.576      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a14  ; clk          ; clk         ; 1.000        ; 0.139      ; 3.576      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a13  ; clk          ; clk         ; 1.000        ; 0.139      ; 3.576      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a6   ; clk          ; clk         ; 1.000        ; 0.139      ; 3.576      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a5   ; clk          ; clk         ; 1.000        ; 0.139      ; 3.576      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a4   ; clk          ; clk         ; 1.000        ; 0.139      ; 3.576      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a3   ; clk          ; clk         ; 1.000        ; 0.139      ; 3.576      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a2   ; clk          ; clk         ; 1.000        ; 0.139      ; 3.576      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a1   ; clk          ; clk         ; 1.000        ; 0.139      ; 3.576      ;
; -2.504 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a0   ; clk          ; clk         ; 1.000        ; 0.139      ; 3.576      ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Removal: 'clk'                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                    ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.401 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a71 ; clk          ; clk         ; 0.000        ; 0.350      ; 1.913      ;
; 1.401 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a70 ; clk          ; clk         ; 0.000        ; 0.350      ; 1.913      ;
; 1.401 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a69 ; clk          ; clk         ; 0.000        ; 0.350      ; 1.913      ;
; 1.401 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a68 ; clk          ; clk         ; 0.000        ; 0.350      ; 1.913      ;
; 1.401 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a67 ; clk          ; clk         ; 0.000        ; 0.350      ; 1.913      ;
; 1.401 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a66 ; clk          ; clk         ; 0.000        ; 0.350      ; 1.913      ;
; 1.401 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a65 ; clk          ; clk         ; 0.000        ; 0.350      ; 1.913      ;
; 1.401 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a64 ; clk          ; clk         ; 0.000        ; 0.350      ; 1.913      ;
; 1.401 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a63 ; clk          ; clk         ; 0.000        ; 0.350      ; 1.913      ;
; 1.401 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a62 ; clk          ; clk         ; 0.000        ; 0.350      ; 1.913      ;
; 1.401 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a61 ; clk          ; clk         ; 0.000        ; 0.350      ; 1.913      ;
; 1.401 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a60 ; clk          ; clk         ; 0.000        ; 0.350      ; 1.913      ;
; 1.401 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a59 ; clk          ; clk         ; 0.000        ; 0.350      ; 1.913      ;
; 1.401 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a58 ; clk          ; clk         ; 0.000        ; 0.350      ; 1.913      ;
; 1.401 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a57 ; clk          ; clk         ; 0.000        ; 0.350      ; 1.913      ;
; 1.401 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a56 ; clk          ; clk         ; 0.000        ; 0.350      ; 1.913      ;
; 1.401 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a55 ; clk          ; clk         ; 0.000        ; 0.350      ; 1.913      ;
; 1.401 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a54 ; clk          ; clk         ; 0.000        ; 0.350      ; 1.913      ;
; 1.401 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a53 ; clk          ; clk         ; 0.000        ; 0.350      ; 1.913      ;
; 1.401 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a52 ; clk          ; clk         ; 0.000        ; 0.350      ; 1.913      ;
; 1.401 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a51 ; clk          ; clk         ; 0.000        ; 0.350      ; 1.913      ;
; 1.401 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a50 ; clk          ; clk         ; 0.000        ; 0.350      ; 1.913      ;
; 1.401 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a49 ; clk          ; clk         ; 0.000        ; 0.350      ; 1.913      ;
; 1.401 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a48 ; clk          ; clk         ; 0.000        ; 0.350      ; 1.913      ;
; 1.401 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a47 ; clk          ; clk         ; 0.000        ; 0.350      ; 1.913      ;
; 1.401 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a46 ; clk          ; clk         ; 0.000        ; 0.350      ; 1.913      ;
; 1.401 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a45 ; clk          ; clk         ; 0.000        ; 0.350      ; 1.913      ;
; 1.401 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a44 ; clk          ; clk         ; 0.000        ; 0.350      ; 1.913      ;
; 1.401 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a43 ; clk          ; clk         ; 0.000        ; 0.350      ; 1.913      ;
; 1.401 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a42 ; clk          ; clk         ; 0.000        ; 0.350      ; 1.913      ;
; 1.401 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a41 ; clk          ; clk         ; 0.000        ; 0.350      ; 1.913      ;
; 1.401 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a40 ; clk          ; clk         ; 0.000        ; 0.350      ; 1.913      ;
; 1.401 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a39 ; clk          ; clk         ; 0.000        ; 0.350      ; 1.913      ;
; 1.401 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a37 ; clk          ; clk         ; 0.000        ; 0.350      ; 1.913      ;
; 1.401 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a33 ; clk          ; clk         ; 0.000        ; 0.350      ; 1.913      ;
; 1.401 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a32 ; clk          ; clk         ; 0.000        ; 0.350      ; 1.913      ;
; 1.431 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a71                          ; clk          ; clk         ; 0.000        ; 0.351      ; 1.944      ;
; 1.431 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a70                          ; clk          ; clk         ; 0.000        ; 0.351      ; 1.944      ;
; 1.431 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a69                          ; clk          ; clk         ; 0.000        ; 0.351      ; 1.944      ;
; 1.431 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a68                          ; clk          ; clk         ; 0.000        ; 0.351      ; 1.944      ;
; 1.431 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a67                          ; clk          ; clk         ; 0.000        ; 0.351      ; 1.944      ;
; 1.431 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a66                          ; clk          ; clk         ; 0.000        ; 0.351      ; 1.944      ;
; 1.431 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a65                          ; clk          ; clk         ; 0.000        ; 0.351      ; 1.944      ;
; 1.431 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a64                          ; clk          ; clk         ; 0.000        ; 0.351      ; 1.944      ;
; 1.431 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a63                          ; clk          ; clk         ; 0.000        ; 0.351      ; 1.944      ;
; 1.431 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a62                          ; clk          ; clk         ; 0.000        ; 0.351      ; 1.944      ;
; 1.431 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a61                          ; clk          ; clk         ; 0.000        ; 0.351      ; 1.944      ;
; 1.431 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a60                          ; clk          ; clk         ; 0.000        ; 0.351      ; 1.944      ;
; 1.431 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a59                          ; clk          ; clk         ; 0.000        ; 0.351      ; 1.944      ;
; 1.431 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a58                          ; clk          ; clk         ; 0.000        ; 0.351      ; 1.944      ;
; 1.431 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a57                          ; clk          ; clk         ; 0.000        ; 0.351      ; 1.944      ;
; 1.431 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a56                          ; clk          ; clk         ; 0.000        ; 0.351      ; 1.944      ;
; 1.431 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a47                          ; clk          ; clk         ; 0.000        ; 0.351      ; 1.944      ;
; 1.431 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a46                          ; clk          ; clk         ; 0.000        ; 0.351      ; 1.944      ;
; 1.431 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a45                          ; clk          ; clk         ; 0.000        ; 0.351      ; 1.944      ;
; 1.431 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a44                          ; clk          ; clk         ; 0.000        ; 0.351      ; 1.944      ;
; 1.431 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a43                          ; clk          ; clk         ; 0.000        ; 0.351      ; 1.944      ;
; 1.431 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a42                          ; clk          ; clk         ; 0.000        ; 0.351      ; 1.944      ;
; 1.431 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a41                          ; clk          ; clk         ; 0.000        ; 0.351      ; 1.944      ;
; 1.431 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a40                          ; clk          ; clk         ; 0.000        ; 0.351      ; 1.944      ;
; 1.431 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a31                          ; clk          ; clk         ; 0.000        ; 0.351      ; 1.944      ;
; 1.431 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a30                          ; clk          ; clk         ; 0.000        ; 0.351      ; 1.944      ;
; 1.431 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a29                          ; clk          ; clk         ; 0.000        ; 0.351      ; 1.944      ;
; 1.431 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a28                          ; clk          ; clk         ; 0.000        ; 0.351      ; 1.944      ;
; 1.431 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a27                          ; clk          ; clk         ; 0.000        ; 0.351      ; 1.944      ;
; 1.431 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a26                          ; clk          ; clk         ; 0.000        ; 0.351      ; 1.944      ;
; 1.431 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a25                          ; clk          ; clk         ; 0.000        ; 0.351      ; 1.944      ;
; 1.431 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a24                          ; clk          ; clk         ; 0.000        ; 0.351      ; 1.944      ;
; 1.431 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a3                           ; clk          ; clk         ; 0.000        ; 0.351      ; 1.944      ;
; 1.431 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a2                           ; clk          ; clk         ; 0.000        ; 0.351      ; 1.944      ;
; 1.431 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a1                           ; clk          ; clk         ; 0.000        ; 0.351      ; 1.944      ;
; 1.431 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a0                           ; clk          ; clk         ; 0.000        ; 0.351      ; 1.944      ;
; 1.493 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|dffe4                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a11                               ; clk          ; clk         ; 0.000        ; -0.028     ; 1.627      ;
; 1.493 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|dffe4                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a10                               ; clk          ; clk         ; 0.000        ; -0.028     ; 1.627      ;
; 1.493 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|dffe4                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a9                                ; clk          ; clk         ; 0.000        ; -0.028     ; 1.627      ;
; 1.493 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|dffe4                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a8                                ; clk          ; clk         ; 0.000        ; -0.028     ; 1.627      ;
; 1.493 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|dffe4                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a7                                ; clk          ; clk         ; 0.000        ; -0.028     ; 1.627      ;
; 1.493 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|dffe4                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a6                                ; clk          ; clk         ; 0.000        ; -0.028     ; 1.627      ;
; 1.493 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|dffe4                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a5                                ; clk          ; clk         ; 0.000        ; -0.028     ; 1.627      ;
; 1.493 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|dffe4                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a4                                ; clk          ; clk         ; 0.000        ; -0.028     ; 1.627      ;
; 1.493 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|dffe4                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a3                                ; clk          ; clk         ; 0.000        ; -0.028     ; 1.627      ;
; 1.493 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|dffe4                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a2                                ; clk          ; clk         ; 0.000        ; -0.028     ; 1.627      ;
; 1.493 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|dffe4                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a1                                ; clk          ; clk         ; 0.000        ; -0.028     ; 1.627      ;
; 1.493 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|dffe4                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a0                                ; clk          ; clk         ; 0.000        ; -0.028     ; 1.627      ;
; 1.655 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a38 ; clk          ; clk         ; 0.000        ; 0.354      ; 2.171      ;
; 1.655 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a36 ; clk          ; clk         ; 0.000        ; 0.354      ; 2.171      ;
; 1.655 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a35 ; clk          ; clk         ; 0.000        ; 0.354      ; 2.171      ;
; 1.655 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a34 ; clk          ; clk         ; 0.000        ; 0.354      ; 2.171      ;
; 1.655 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a31 ; clk          ; clk         ; 0.000        ; 0.354      ; 2.171      ;
; 1.655 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a30 ; clk          ; clk         ; 0.000        ; 0.354      ; 2.171      ;
; 1.655 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a29 ; clk          ; clk         ; 0.000        ; 0.354      ; 2.171      ;
; 1.655 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a28 ; clk          ; clk         ; 0.000        ; 0.354      ; 2.171      ;
; 1.655 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a27 ; clk          ; clk         ; 0.000        ; 0.354      ; 2.171      ;
; 1.655 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a26 ; clk          ; clk         ; 0.000        ; 0.354      ; 2.171      ;
; 1.655 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a25 ; clk          ; clk         ; 0.000        ; 0.354      ; 2.171      ;
; 1.655 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a24 ; clk          ; clk         ; 0.000        ; 0.354      ; 2.171      ;
; 1.655 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a23 ; clk          ; clk         ; 0.000        ; 0.354      ; 2.171      ;
; 1.655 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a22 ; clk          ; clk         ; 0.000        ; 0.354      ; 2.171      ;
; 1.655 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a21 ; clk          ; clk         ; 0.000        ; 0.354      ; 2.171      ;
; 1.655 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a20 ; clk          ; clk         ; 0.000        ; 0.354      ; 2.171      ;
+-------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                                                                                   ;
+--------+--------------+----------------+------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[0].nttu|MULin0[0]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[0].nttu|MULin0[10]                                                                                                                      ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[0].nttu|MULin0[11]                                                                                                                      ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[0].nttu|MULin0[12]                                                                                                                      ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[0].nttu|MULin0[1]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[0].nttu|MULin0[2]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[0].nttu|MULin0[3]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[0].nttu|MULin0[4]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[0].nttu|MULin0[5]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[0].nttu|MULin0[6]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[0].nttu|MULin0[7]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[0].nttu|MULin0[8]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[0].nttu|MULin0[9]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[4].nttu|MULin0[0]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[4].nttu|MULin0[10]                                                                                                                      ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[4].nttu|MULin0[11]                                                                                                                      ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[4].nttu|MULin0[12]                                                                                                                      ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[4].nttu|MULin0[1]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[4].nttu|MULin0[2]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[4].nttu|MULin0[3]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[4].nttu|MULin0[4]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[4].nttu|MULin0[5]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[4].nttu|MULin0[6]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[4].nttu|MULin0[7]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[4].nttu|MULin0[8]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[4].nttu|MULin0[9]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|MULin0[0]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|MULin0[10]                                                                                                                      ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|MULin0[11]                                                                                                                      ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|MULin0[12]                                                                                                                      ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|MULin0[1]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|MULin0[2]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|MULin0[3]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|MULin0[4]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|MULin0[5]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|MULin0[6]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|MULin0[7]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|MULin0[8]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|MULin0[9]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|MULin0[0]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|MULin0[10]                                                                                                                      ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|MULin0[11]                                                                                                                      ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|MULin0[12]                                                                                                                      ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|MULin0[1]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|MULin0[2]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|MULin0[3]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|MULin0[4]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|MULin0[5]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|MULin0[6]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|MULin0[7]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|MULin0[8]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|MULin0[9]                                                                                                                       ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                                                                                                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr01|altshift_taps:shift_array_rtl_0|shift_taps_9om:auto_generated|altsyncram_s5b1:altsyncram2|ram_block5a0                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr01|altshift_taps:shift_array_rtl_0|shift_taps_9om:auto_generated|altsyncram_s5b1:altsyncram2|ram_block5a0~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr01|altshift_taps:shift_array_rtl_0|shift_taps_9om:auto_generated|altsyncram_s5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr01|altshift_taps:shift_array_rtl_0|shift_taps_9om:auto_generated|altsyncram_s5b1:altsyncram2|ram_block5a0~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr01|altshift_taps:shift_array_rtl_0|shift_taps_9om:auto_generated|altsyncram_s5b1:altsyncram2|ram_block5a1                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr01|altshift_taps:shift_array_rtl_0|shift_taps_9om:auto_generated|altsyncram_s5b1:altsyncram2|ram_block5a2                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr01|altshift_taps:shift_array_rtl_0|shift_taps_9om:auto_generated|altsyncram_s5b1:altsyncram2|ram_block5a3                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr01|altshift_taps:shift_array_rtl_0|shift_taps_9om:auto_generated|altsyncram_s5b1:altsyncram2|ram_block5a4                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr01|altshift_taps:shift_array_rtl_0|shift_taps_9om:auto_generated|altsyncram_s5b1:altsyncram2|ram_block5a5                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr01|altshift_taps:shift_array_rtl_0|shift_taps_9om:auto_generated|altsyncram_s5b1:altsyncram2|ram_block5a6                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a0                                   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a0~porta_address_reg0                ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a0~porta_datain_reg0                 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a0~portb_address_reg0                ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a1                                   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a10                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a11                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a12                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a13                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a14                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a15                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a16                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a17                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a18                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a19                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a2                                   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a20                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a21                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a22                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a23                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a24                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a25                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a26                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a27                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a28                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a29                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a3                                   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a30                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a31                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a32                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a33                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a34                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a35                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a36                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a37                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a38                                  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a39                                  ;
+--------+--------------+----------------+------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Setup Times                                                                   ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; din[*]            ; clk        ; 5.097 ; 5.181 ; Rise       ; clk             ;
;  din[0]           ; clk        ; 4.307 ; 4.418 ; Rise       ; clk             ;
;  din[1]           ; clk        ; 4.976 ; 5.074 ; Rise       ; clk             ;
;  din[2]           ; clk        ; 4.996 ; 5.084 ; Rise       ; clk             ;
;  din[3]           ; clk        ; 4.102 ; 4.233 ; Rise       ; clk             ;
;  din[4]           ; clk        ; 4.402 ; 4.592 ; Rise       ; clk             ;
;  din[5]           ; clk        ; 5.097 ; 5.181 ; Rise       ; clk             ;
;  din[6]           ; clk        ; 4.298 ; 4.397 ; Rise       ; clk             ;
;  din[7]           ; clk        ; 4.636 ; 4.768 ; Rise       ; clk             ;
;  din[8]           ; clk        ; 4.884 ; 4.932 ; Rise       ; clk             ;
;  din[9]           ; clk        ; 4.796 ; 4.838 ; Rise       ; clk             ;
;  din[10]          ; clk        ; 4.602 ; 4.659 ; Rise       ; clk             ;
;  din[11]          ; clk        ; 4.376 ; 4.503 ; Rise       ; clk             ;
;  din[12]          ; clk        ; 4.369 ; 4.433 ; Rise       ; clk             ;
; fifo_full         ; clk        ; 5.063 ; 5.360 ; Rise       ; clk             ;
; mode[*]           ; clk        ; 2.909 ; 3.008 ; Rise       ; clk             ;
;  mode[0]          ; clk        ; 1.548 ; 1.749 ; Rise       ; clk             ;
;  mode[1]          ; clk        ; 1.704 ; 1.897 ; Rise       ; clk             ;
;  mode[2]          ; clk        ; 2.909 ; 3.008 ; Rise       ; clk             ;
; reset             ; clk        ; 3.610 ; 4.093 ; Rise       ; clk             ;
; start_transaction ; clk        ; 5.222 ; 5.455 ; Rise       ; clk             ;
; valid_in          ; clk        ; 4.747 ; 4.748 ; Rise       ; clk             ;
+-------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Hold Times                                                                      ;
+-------------------+------------+--------+--------+------------+-----------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------+------------+--------+--------+------------+-----------------+
; din[*]            ; clk        ; -0.522 ; -0.739 ; Rise       ; clk             ;
;  din[0]           ; clk        ; -0.522 ; -0.739 ; Rise       ; clk             ;
;  din[1]           ; clk        ; -0.897 ; -1.101 ; Rise       ; clk             ;
;  din[2]           ; clk        ; -0.917 ; -1.129 ; Rise       ; clk             ;
;  din[3]           ; clk        ; -0.556 ; -0.780 ; Rise       ; clk             ;
;  din[4]           ; clk        ; -0.611 ; -0.836 ; Rise       ; clk             ;
;  din[5]           ; clk        ; -1.131 ; -1.296 ; Rise       ; clk             ;
;  din[6]           ; clk        ; -0.582 ; -0.803 ; Rise       ; clk             ;
;  din[7]           ; clk        ; -0.582 ; -0.803 ; Rise       ; clk             ;
;  din[8]           ; clk        ; -0.541 ; -0.756 ; Rise       ; clk             ;
;  din[9]           ; clk        ; -0.621 ; -0.842 ; Rise       ; clk             ;
;  din[10]          ; clk        ; -0.558 ; -0.774 ; Rise       ; clk             ;
;  din[11]          ; clk        ; -0.849 ; -1.030 ; Rise       ; clk             ;
;  din[12]          ; clk        ; -0.597 ; -0.820 ; Rise       ; clk             ;
; fifo_full         ; clk        ; -1.187 ; -1.412 ; Rise       ; clk             ;
; mode[*]           ; clk        ; -1.095 ; -1.287 ; Rise       ; clk             ;
;  mode[0]          ; clk        ; -1.095 ; -1.287 ; Rise       ; clk             ;
;  mode[1]          ; clk        ; -1.212 ; -1.412 ; Rise       ; clk             ;
;  mode[2]          ; clk        ; -1.539 ; -1.684 ; Rise       ; clk             ;
; reset             ; clk        ; 0.596  ; 0.440  ; Rise       ; clk             ;
; start_transaction ; clk        ; -1.588 ; -1.712 ; Rise       ; clk             ;
; valid_in          ; clk        ; -1.027 ; -1.251 ; Rise       ; clk             ;
+-------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; busy           ; clk        ; 8.370  ; 8.186  ; Rise       ; clk             ;
; done_all       ; clk        ; 7.893  ; 7.734  ; Rise       ; clk             ;
; dout[*]        ; clk        ; 9.445  ; 8.952  ; Rise       ; clk             ;
;  dout[0]       ; clk        ; 7.968  ; 7.731  ; Rise       ; clk             ;
;  dout[1]       ; clk        ; 9.445  ; 8.952  ; Rise       ; clk             ;
;  dout[2]       ; clk        ; 7.600  ; 7.461  ; Rise       ; clk             ;
;  dout[3]       ; clk        ; 7.994  ; 7.724  ; Rise       ; clk             ;
;  dout[4]       ; clk        ; 7.805  ; 7.629  ; Rise       ; clk             ;
;  dout[5]       ; clk        ; 8.480  ; 8.131  ; Rise       ; clk             ;
;  dout[6]       ; clk        ; 7.612  ; 7.481  ; Rise       ; clk             ;
;  dout[7]       ; clk        ; 7.918  ; 7.688  ; Rise       ; clk             ;
;  dout[8]       ; clk        ; 7.871  ; 7.713  ; Rise       ; clk             ;
;  dout[9]       ; clk        ; 8.426  ; 8.210  ; Rise       ; clk             ;
;  dout[10]      ; clk        ; 7.544  ; 7.382  ; Rise       ; clk             ;
;  dout[11]      ; clk        ; 8.343  ; 8.108  ; Rise       ; clk             ;
;  dout[12]      ; clk        ; 7.788  ; 7.582  ; Rise       ; clk             ;
; fifo_rd_enable ; clk        ; 7.603  ; 7.498  ; Rise       ; clk             ;
; fifo_wr_enable ; clk        ; 7.947  ; 7.692  ; Rise       ; clk             ;
; valid_out      ; clk        ; 10.468 ; 10.337 ; Rise       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+----------------+------------+--------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+-------+------------+-----------------+
; busy           ; clk        ; 8.065  ; 7.887 ; Rise       ; clk             ;
; done_all       ; clk        ; 7.606  ; 7.452 ; Rise       ; clk             ;
; dout[*]        ; clk        ; 7.271  ; 7.114 ; Rise       ; clk             ;
;  dout[0]       ; clk        ; 7.679  ; 7.450 ; Rise       ; clk             ;
;  dout[1]       ; clk        ; 9.096  ; 8.622 ; Rise       ; clk             ;
;  dout[2]       ; clk        ; 7.326  ; 7.191 ; Rise       ; clk             ;
;  dout[3]       ; clk        ; 7.703  ; 7.443 ; Rise       ; clk             ;
;  dout[4]       ; clk        ; 7.523  ; 7.353 ; Rise       ; clk             ;
;  dout[5]       ; clk        ; 8.171  ; 7.834 ; Rise       ; clk             ;
;  dout[6]       ; clk        ; 7.336  ; 7.210 ; Rise       ; clk             ;
;  dout[7]       ; clk        ; 7.631  ; 7.409 ; Rise       ; clk             ;
;  dout[8]       ; clk        ; 7.587  ; 7.433 ; Rise       ; clk             ;
;  dout[9]       ; clk        ; 8.120  ; 7.911 ; Rise       ; clk             ;
;  dout[10]      ; clk        ; 7.271  ; 7.114 ; Rise       ; clk             ;
;  dout[11]      ; clk        ; 8.040  ; 7.813 ; Rise       ; clk             ;
;  dout[12]      ; clk        ; 7.508  ; 7.309 ; Rise       ; clk             ;
; fifo_rd_enable ; clk        ; 7.333  ; 7.231 ; Rise       ; clk             ;
; fifo_wr_enable ; clk        ; 7.659  ; 7.413 ; Rise       ; clk             ;
; valid_out      ; clk        ; 10.120 ; 9.995 ; Rise       ; clk             ;
+----------------+------------+--------+-------+------------+-----------------+


-----------------------------------------------
; Slow 1200mV -40C Model Metastability Report ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------+
; Fast 1200mV -40C Model Setup Summary ;
+-------+---------+--------------------+
; Clock ; Slack   ; End Point TNS      ;
+-------+---------+--------------------+
; clk   ; -24.618 ; -4195.930          ;
+-------+---------+--------------------+


+-------------------------------------+
; Fast 1200mV -40C Model Hold Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk   ; 0.077 ; 0.000               ;
+-------+-------+---------------------+


+-----------------------------------------+
; Fast 1200mV -40C Model Recovery Summary ;
+-------+--------+------------------------+
; Clock ; Slack  ; End Point TNS          ;
+-------+--------+------------------------+
; clk   ; -0.983 ; -164.944               ;
+-------+--------+------------------------+


+----------------------------------------+
; Fast 1200mV -40C Model Removal Summary ;
+-------+-------+------------------------+
; Clock ; Slack ; End Point TNS          ;
+-------+-------+------------------------+
; clk   ; 0.744 ; 0.000                  ;
+-------+-------+------------------------+


+----------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------------------+
; Clock ; Slack  ; End Point TNS                     ;
+-------+--------+-----------------------------------+
; clk   ; -3.000 ; -3096.932                         ;
+-------+--------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'clk'                                                                                                                                                      ;
+---------+-----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                           ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -24.618 ; PolyPointwiseMult:uut_polypointwise|product_reg[13] ; PolyPointwiseMult:uut_polypointwise|result_reg[8]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.722     ;
; -24.617 ; PolyPointwiseMult:uut_polypointwise|product_reg[13] ; PolyPointwiseMult:uut_polypointwise|result_reg[6]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.721     ;
; -24.617 ; PolyPointwiseMult:uut_polypointwise|product_reg[13] ; PolyPointwiseMult:uut_polypointwise|result_reg[4]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.721     ;
; -24.615 ; PolyPointwiseMult:uut_polypointwise|product_reg[13] ; PolyPointwiseMult:uut_polypointwise|result_reg[7]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.719     ;
; -24.608 ; PolyPointwiseMult:uut_polypointwise|product_reg[13] ; PolyPointwiseMult:uut_polypointwise|result_reg[5]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.712     ;
; -24.608 ; PolyPointwiseMult:uut_polypointwise|product_reg[13] ; PolyPointwiseMult:uut_polypointwise|result_reg[3]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.712     ;
; -24.570 ; PolyPointwiseMult:uut_polypointwise|product_reg[14] ; PolyPointwiseMult:uut_polypointwise|result_reg[8]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.674     ;
; -24.569 ; PolyPointwiseMult:uut_polypointwise|product_reg[14] ; PolyPointwiseMult:uut_polypointwise|result_reg[6]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.673     ;
; -24.569 ; PolyPointwiseMult:uut_polypointwise|product_reg[14] ; PolyPointwiseMult:uut_polypointwise|result_reg[4]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.673     ;
; -24.567 ; PolyPointwiseMult:uut_polypointwise|product_reg[14] ; PolyPointwiseMult:uut_polypointwise|result_reg[7]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.671     ;
; -24.560 ; PolyPointwiseMult:uut_polypointwise|product_reg[14] ; PolyPointwiseMult:uut_polypointwise|result_reg[5]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.664     ;
; -24.560 ; PolyPointwiseMult:uut_polypointwise|product_reg[14] ; PolyPointwiseMult:uut_polypointwise|result_reg[3]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.664     ;
; -24.553 ; PolyPointwiseMult:uut_polypointwise|product_reg[15] ; PolyPointwiseMult:uut_polypointwise|result_reg[8]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.657     ;
; -24.552 ; PolyPointwiseMult:uut_polypointwise|product_reg[15] ; PolyPointwiseMult:uut_polypointwise|result_reg[6]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.656     ;
; -24.552 ; PolyPointwiseMult:uut_polypointwise|product_reg[15] ; PolyPointwiseMult:uut_polypointwise|result_reg[4]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.656     ;
; -24.550 ; PolyPointwiseMult:uut_polypointwise|product_reg[15] ; PolyPointwiseMult:uut_polypointwise|result_reg[7]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.654     ;
; -24.543 ; PolyPointwiseMult:uut_polypointwise|product_reg[15] ; PolyPointwiseMult:uut_polypointwise|result_reg[5]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.647     ;
; -24.543 ; PolyPointwiseMult:uut_polypointwise|product_reg[15] ; PolyPointwiseMult:uut_polypointwise|result_reg[3]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.647     ;
; -24.510 ; PolyPointwiseMult:uut_polypointwise|product_reg[16] ; PolyPointwiseMult:uut_polypointwise|result_reg[8]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.614     ;
; -24.509 ; PolyPointwiseMult:uut_polypointwise|product_reg[16] ; PolyPointwiseMult:uut_polypointwise|result_reg[6]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.613     ;
; -24.509 ; PolyPointwiseMult:uut_polypointwise|product_reg[16] ; PolyPointwiseMult:uut_polypointwise|result_reg[4]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.613     ;
; -24.507 ; PolyPointwiseMult:uut_polypointwise|product_reg[16] ; PolyPointwiseMult:uut_polypointwise|result_reg[7]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.611     ;
; -24.500 ; PolyPointwiseMult:uut_polypointwise|product_reg[16] ; PolyPointwiseMult:uut_polypointwise|result_reg[5]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.604     ;
; -24.500 ; PolyPointwiseMult:uut_polypointwise|product_reg[16] ; PolyPointwiseMult:uut_polypointwise|result_reg[3]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.604     ;
; -24.490 ; PolyPointwiseMult:uut_polypointwise|product_reg[17] ; PolyPointwiseMult:uut_polypointwise|result_reg[8]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.594     ;
; -24.489 ; PolyPointwiseMult:uut_polypointwise|product_reg[17] ; PolyPointwiseMult:uut_polypointwise|result_reg[6]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.593     ;
; -24.489 ; PolyPointwiseMult:uut_polypointwise|product_reg[17] ; PolyPointwiseMult:uut_polypointwise|result_reg[4]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.593     ;
; -24.487 ; PolyPointwiseMult:uut_polypointwise|product_reg[17] ; PolyPointwiseMult:uut_polypointwise|result_reg[7]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.591     ;
; -24.480 ; PolyPointwiseMult:uut_polypointwise|product_reg[17] ; PolyPointwiseMult:uut_polypointwise|result_reg[5]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.584     ;
; -24.480 ; PolyPointwiseMult:uut_polypointwise|product_reg[17] ; PolyPointwiseMult:uut_polypointwise|result_reg[3]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.584     ;
; -24.442 ; PolyPointwiseMult:uut_polypointwise|product_reg[13] ; PolyPointwiseMult:uut_polypointwise|result_reg[0]  ; clk          ; clk         ; 1.000        ; 0.120      ; 25.550     ;
; -24.442 ; PolyPointwiseMult:uut_polypointwise|product_reg[13] ; PolyPointwiseMult:uut_polypointwise|result_reg[2]  ; clk          ; clk         ; 1.000        ; 0.120      ; 25.550     ;
; -24.442 ; PolyPointwiseMult:uut_polypointwise|product_reg[13] ; PolyPointwiseMult:uut_polypointwise|result_reg[1]  ; clk          ; clk         ; 1.000        ; 0.120      ; 25.550     ;
; -24.442 ; PolyPointwiseMult:uut_polypointwise|product_reg[18] ; PolyPointwiseMult:uut_polypointwise|result_reg[8]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.546     ;
; -24.441 ; PolyPointwiseMult:uut_polypointwise|product_reg[18] ; PolyPointwiseMult:uut_polypointwise|result_reg[6]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.545     ;
; -24.441 ; PolyPointwiseMult:uut_polypointwise|product_reg[18] ; PolyPointwiseMult:uut_polypointwise|result_reg[4]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.545     ;
; -24.439 ; PolyPointwiseMult:uut_polypointwise|product_reg[18] ; PolyPointwiseMult:uut_polypointwise|result_reg[7]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.543     ;
; -24.432 ; PolyPointwiseMult:uut_polypointwise|product_reg[18] ; PolyPointwiseMult:uut_polypointwise|result_reg[5]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.536     ;
; -24.432 ; PolyPointwiseMult:uut_polypointwise|product_reg[18] ; PolyPointwiseMult:uut_polypointwise|result_reg[3]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.536     ;
; -24.427 ; PolyPointwiseMult:uut_polypointwise|product_reg[19] ; PolyPointwiseMult:uut_polypointwise|result_reg[8]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.531     ;
; -24.426 ; PolyPointwiseMult:uut_polypointwise|product_reg[19] ; PolyPointwiseMult:uut_polypointwise|result_reg[6]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.530     ;
; -24.426 ; PolyPointwiseMult:uut_polypointwise|product_reg[19] ; PolyPointwiseMult:uut_polypointwise|result_reg[4]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.530     ;
; -24.424 ; PolyPointwiseMult:uut_polypointwise|product_reg[19] ; PolyPointwiseMult:uut_polypointwise|result_reg[7]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.528     ;
; -24.417 ; PolyPointwiseMult:uut_polypointwise|product_reg[19] ; PolyPointwiseMult:uut_polypointwise|result_reg[5]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.521     ;
; -24.417 ; PolyPointwiseMult:uut_polypointwise|product_reg[19] ; PolyPointwiseMult:uut_polypointwise|result_reg[3]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.521     ;
; -24.397 ; PolyPointwiseMult:uut_polypointwise|product_reg[13] ; PolyPointwiseMult:uut_polypointwise|result_reg[12] ; clk          ; clk         ; 1.000        ; 0.129      ; 25.514     ;
; -24.394 ; PolyPointwiseMult:uut_polypointwise|product_reg[14] ; PolyPointwiseMult:uut_polypointwise|result_reg[0]  ; clk          ; clk         ; 1.000        ; 0.120      ; 25.502     ;
; -24.394 ; PolyPointwiseMult:uut_polypointwise|product_reg[14] ; PolyPointwiseMult:uut_polypointwise|result_reg[2]  ; clk          ; clk         ; 1.000        ; 0.120      ; 25.502     ;
; -24.394 ; PolyPointwiseMult:uut_polypointwise|product_reg[14] ; PolyPointwiseMult:uut_polypointwise|result_reg[1]  ; clk          ; clk         ; 1.000        ; 0.120      ; 25.502     ;
; -24.380 ; PolyPointwiseMult:uut_polypointwise|product_reg[20] ; PolyPointwiseMult:uut_polypointwise|result_reg[8]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.484     ;
; -24.379 ; PolyPointwiseMult:uut_polypointwise|product_reg[20] ; PolyPointwiseMult:uut_polypointwise|result_reg[6]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.483     ;
; -24.379 ; PolyPointwiseMult:uut_polypointwise|product_reg[20] ; PolyPointwiseMult:uut_polypointwise|result_reg[4]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.483     ;
; -24.377 ; PolyPointwiseMult:uut_polypointwise|product_reg[20] ; PolyPointwiseMult:uut_polypointwise|result_reg[7]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.481     ;
; -24.377 ; PolyPointwiseMult:uut_polypointwise|product_reg[15] ; PolyPointwiseMult:uut_polypointwise|result_reg[0]  ; clk          ; clk         ; 1.000        ; 0.120      ; 25.485     ;
; -24.377 ; PolyPointwiseMult:uut_polypointwise|product_reg[15] ; PolyPointwiseMult:uut_polypointwise|result_reg[2]  ; clk          ; clk         ; 1.000        ; 0.120      ; 25.485     ;
; -24.377 ; PolyPointwiseMult:uut_polypointwise|product_reg[15] ; PolyPointwiseMult:uut_polypointwise|result_reg[1]  ; clk          ; clk         ; 1.000        ; 0.120      ; 25.485     ;
; -24.370 ; PolyPointwiseMult:uut_polypointwise|product_reg[20] ; PolyPointwiseMult:uut_polypointwise|result_reg[5]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.474     ;
; -24.370 ; PolyPointwiseMult:uut_polypointwise|product_reg[20] ; PolyPointwiseMult:uut_polypointwise|result_reg[3]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.474     ;
; -24.365 ; PolyPointwiseMult:uut_polypointwise|product_reg[21] ; PolyPointwiseMult:uut_polypointwise|result_reg[8]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.469     ;
; -24.364 ; PolyPointwiseMult:uut_polypointwise|product_reg[13] ; PolyPointwiseMult:uut_polypointwise|result_reg[11] ; clk          ; clk         ; 1.000        ; 0.129      ; 25.481     ;
; -24.364 ; PolyPointwiseMult:uut_polypointwise|product_reg[21] ; PolyPointwiseMult:uut_polypointwise|result_reg[6]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.468     ;
; -24.364 ; PolyPointwiseMult:uut_polypointwise|product_reg[21] ; PolyPointwiseMult:uut_polypointwise|result_reg[4]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.468     ;
; -24.362 ; PolyPointwiseMult:uut_polypointwise|product_reg[13] ; PolyPointwiseMult:uut_polypointwise|result_reg[10] ; clk          ; clk         ; 1.000        ; 0.129      ; 25.479     ;
; -24.362 ; PolyPointwiseMult:uut_polypointwise|product_reg[13] ; PolyPointwiseMult:uut_polypointwise|result_reg[9]  ; clk          ; clk         ; 1.000        ; 0.129      ; 25.479     ;
; -24.362 ; PolyPointwiseMult:uut_polypointwise|product_reg[21] ; PolyPointwiseMult:uut_polypointwise|result_reg[7]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.466     ;
; -24.355 ; PolyPointwiseMult:uut_polypointwise|product_reg[21] ; PolyPointwiseMult:uut_polypointwise|result_reg[5]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.459     ;
; -24.355 ; PolyPointwiseMult:uut_polypointwise|product_reg[21] ; PolyPointwiseMult:uut_polypointwise|result_reg[3]  ; clk          ; clk         ; 1.000        ; 0.116      ; 25.459     ;
; -24.349 ; PolyPointwiseMult:uut_polypointwise|product_reg[14] ; PolyPointwiseMult:uut_polypointwise|result_reg[12] ; clk          ; clk         ; 1.000        ; 0.129      ; 25.466     ;
; -24.334 ; PolyPointwiseMult:uut_polypointwise|product_reg[16] ; PolyPointwiseMult:uut_polypointwise|result_reg[0]  ; clk          ; clk         ; 1.000        ; 0.120      ; 25.442     ;
; -24.334 ; PolyPointwiseMult:uut_polypointwise|product_reg[16] ; PolyPointwiseMult:uut_polypointwise|result_reg[2]  ; clk          ; clk         ; 1.000        ; 0.120      ; 25.442     ;
; -24.334 ; PolyPointwiseMult:uut_polypointwise|product_reg[16] ; PolyPointwiseMult:uut_polypointwise|result_reg[1]  ; clk          ; clk         ; 1.000        ; 0.120      ; 25.442     ;
; -24.332 ; PolyPointwiseMult:uut_polypointwise|product_reg[15] ; PolyPointwiseMult:uut_polypointwise|result_reg[12] ; clk          ; clk         ; 1.000        ; 0.129      ; 25.449     ;
; -24.323 ; PolyPointwiseMult:uut_polypointwise|product_reg[22] ; PolyPointwiseMult:uut_polypointwise|result_reg[8]  ; clk          ; clk         ; 1.000        ; 0.111      ; 25.422     ;
; -24.322 ; PolyPointwiseMult:uut_polypointwise|product_reg[22] ; PolyPointwiseMult:uut_polypointwise|result_reg[6]  ; clk          ; clk         ; 1.000        ; 0.111      ; 25.421     ;
; -24.322 ; PolyPointwiseMult:uut_polypointwise|product_reg[22] ; PolyPointwiseMult:uut_polypointwise|result_reg[4]  ; clk          ; clk         ; 1.000        ; 0.111      ; 25.421     ;
; -24.320 ; PolyPointwiseMult:uut_polypointwise|product_reg[22] ; PolyPointwiseMult:uut_polypointwise|result_reg[7]  ; clk          ; clk         ; 1.000        ; 0.111      ; 25.419     ;
; -24.316 ; PolyPointwiseMult:uut_polypointwise|product_reg[14] ; PolyPointwiseMult:uut_polypointwise|result_reg[11] ; clk          ; clk         ; 1.000        ; 0.129      ; 25.433     ;
; -24.314 ; PolyPointwiseMult:uut_polypointwise|product_reg[17] ; PolyPointwiseMult:uut_polypointwise|result_reg[0]  ; clk          ; clk         ; 1.000        ; 0.120      ; 25.422     ;
; -24.314 ; PolyPointwiseMult:uut_polypointwise|product_reg[17] ; PolyPointwiseMult:uut_polypointwise|result_reg[2]  ; clk          ; clk         ; 1.000        ; 0.120      ; 25.422     ;
; -24.314 ; PolyPointwiseMult:uut_polypointwise|product_reg[17] ; PolyPointwiseMult:uut_polypointwise|result_reg[1]  ; clk          ; clk         ; 1.000        ; 0.120      ; 25.422     ;
; -24.314 ; PolyPointwiseMult:uut_polypointwise|product_reg[14] ; PolyPointwiseMult:uut_polypointwise|result_reg[10] ; clk          ; clk         ; 1.000        ; 0.129      ; 25.431     ;
; -24.314 ; PolyPointwiseMult:uut_polypointwise|product_reg[14] ; PolyPointwiseMult:uut_polypointwise|result_reg[9]  ; clk          ; clk         ; 1.000        ; 0.129      ; 25.431     ;
; -24.313 ; PolyPointwiseMult:uut_polypointwise|product_reg[22] ; PolyPointwiseMult:uut_polypointwise|result_reg[5]  ; clk          ; clk         ; 1.000        ; 0.111      ; 25.412     ;
; -24.313 ; PolyPointwiseMult:uut_polypointwise|product_reg[22] ; PolyPointwiseMult:uut_polypointwise|result_reg[3]  ; clk          ; clk         ; 1.000        ; 0.111      ; 25.412     ;
; -24.309 ; PolyPointwiseMult:uut_polypointwise|product_reg[23] ; PolyPointwiseMult:uut_polypointwise|result_reg[8]  ; clk          ; clk         ; 1.000        ; 0.111      ; 25.408     ;
; -24.308 ; PolyPointwiseMult:uut_polypointwise|product_reg[23] ; PolyPointwiseMult:uut_polypointwise|result_reg[6]  ; clk          ; clk         ; 1.000        ; 0.111      ; 25.407     ;
; -24.308 ; PolyPointwiseMult:uut_polypointwise|product_reg[23] ; PolyPointwiseMult:uut_polypointwise|result_reg[4]  ; clk          ; clk         ; 1.000        ; 0.111      ; 25.407     ;
; -24.306 ; PolyPointwiseMult:uut_polypointwise|product_reg[23] ; PolyPointwiseMult:uut_polypointwise|result_reg[7]  ; clk          ; clk         ; 1.000        ; 0.111      ; 25.405     ;
; -24.299 ; PolyPointwiseMult:uut_polypointwise|product_reg[23] ; PolyPointwiseMult:uut_polypointwise|result_reg[5]  ; clk          ; clk         ; 1.000        ; 0.111      ; 25.398     ;
; -24.299 ; PolyPointwiseMult:uut_polypointwise|product_reg[23] ; PolyPointwiseMult:uut_polypointwise|result_reg[3]  ; clk          ; clk         ; 1.000        ; 0.111      ; 25.398     ;
; -24.299 ; PolyPointwiseMult:uut_polypointwise|product_reg[15] ; PolyPointwiseMult:uut_polypointwise|result_reg[11] ; clk          ; clk         ; 1.000        ; 0.129      ; 25.416     ;
; -24.297 ; PolyPointwiseMult:uut_polypointwise|product_reg[15] ; PolyPointwiseMult:uut_polypointwise|result_reg[10] ; clk          ; clk         ; 1.000        ; 0.129      ; 25.414     ;
; -24.297 ; PolyPointwiseMult:uut_polypointwise|product_reg[15] ; PolyPointwiseMult:uut_polypointwise|result_reg[9]  ; clk          ; clk         ; 1.000        ; 0.129      ; 25.414     ;
; -24.289 ; PolyPointwiseMult:uut_polypointwise|product_reg[16] ; PolyPointwiseMult:uut_polypointwise|result_reg[12] ; clk          ; clk         ; 1.000        ; 0.129      ; 25.406     ;
; -24.269 ; PolyPointwiseMult:uut_polypointwise|product_reg[17] ; PolyPointwiseMult:uut_polypointwise|result_reg[12] ; clk          ; clk         ; 1.000        ; 0.129      ; 25.386     ;
; -24.266 ; PolyPointwiseMult:uut_polypointwise|product_reg[18] ; PolyPointwiseMult:uut_polypointwise|result_reg[0]  ; clk          ; clk         ; 1.000        ; 0.120      ; 25.374     ;
; -24.266 ; PolyPointwiseMult:uut_polypointwise|product_reg[18] ; PolyPointwiseMult:uut_polypointwise|result_reg[2]  ; clk          ; clk         ; 1.000        ; 0.120      ; 25.374     ;
; -24.266 ; PolyPointwiseMult:uut_polypointwise|product_reg[18] ; PolyPointwiseMult:uut_polypointwise|result_reg[1]  ; clk          ; clk         ; 1.000        ; 0.120      ; 25.374     ;
; -24.265 ; PolyPointwiseMult:uut_polypointwise|product_reg[24] ; PolyPointwiseMult:uut_polypointwise|result_reg[8]  ; clk          ; clk         ; 1.000        ; 0.111      ; 25.364     ;
; -24.264 ; PolyPointwiseMult:uut_polypointwise|product_reg[24] ; PolyPointwiseMult:uut_polypointwise|result_reg[6]  ; clk          ; clk         ; 1.000        ; 0.111      ; 25.363     ;
+---------+-----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                ; To Node                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.077 ; NTTN:uut_ntt|pi[5][4]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[2].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.226      ; 0.404      ;
; 0.078 ; NTTN:uut_ntt|pi[14][9]                                                                                                                                   ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[7].bd00|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.228      ; 0.407      ;
; 0.081 ; NTTN:uut_ntt|pi[15][9]                                                                                                                                   ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[7].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.226      ; 0.408      ;
; 0.085 ; NTTN:uut_ntt|pi[15][8]                                                                                                                                   ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[7].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.226      ; 0.412      ;
; 0.086 ; NTTN:uut_ntt|pi[3][12]                                                                                                                                   ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[1].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.226      ; 0.413      ;
; 0.089 ; NTTN:uut_ntt|pi[15][6]                                                                                                                                   ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[7].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.226      ; 0.416      ;
; 0.092 ; NTTN:uut_ntt|pi[0][7]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[0].bd00|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.225      ; 0.418      ;
; 0.094 ; NTTN:uut_ntt|pi[3][7]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[1].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.226      ; 0.421      ;
; 0.098 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|output_dsp[0][13]                                                                         ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a7~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.219      ; 0.418      ;
; 0.118 ; NTTN:uut_ntt|pi[7][10]                                                                                                                                   ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[3].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.225      ; 0.444      ;
; 0.120 ; NTTN:uut_ntt|pi[5][5]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[2].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.226      ; 0.447      ;
; 0.120 ; NTTN:uut_ntt|pi[7][8]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[3].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.225      ; 0.446      ;
; 0.121 ; NTTN:uut_ntt|pi[5][6]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[2].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.226      ; 0.448      ;
; 0.121 ; NTTN:uut_ntt|pi[14][11]                                                                                                                                  ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[7].bd00|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.225      ; 0.447      ;
; 0.122 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ModMult:mm|intMult:im|output_dsp[0][17]                                                                         ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a0~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.224      ; 0.447      ;
; 0.122 ; NTTN:uut_ntt|pi[15][10]                                                                                                                                  ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[7].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.226      ; 0.449      ;
; 0.123 ; NTTN:uut_ntt|pi[15][2]                                                                                                                                   ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[7].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.226      ; 0.450      ;
; 0.124 ; NTTN:uut_ntt|pi[5][11]                                                                                                                                   ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[2].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.226      ; 0.451      ;
; 0.124 ; NTTN:uut_ntt|pi[0][1]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[0].bd00|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.225      ; 0.450      ;
; 0.124 ; NTTN:uut_ntt|pi[0][8]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[0].bd00|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.225      ; 0.450      ;
; 0.124 ; NTTN:uut_ntt|pi[0][9]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[0].bd00|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.225      ; 0.450      ;
; 0.125 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe3a[0]                         ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a0~portb_address_reg0  ; clk          ; clk         ; 0.000        ; 0.237      ; 0.463      ;
; 0.125 ; NTTN:uut_ntt|pi[15][12]                                                                                                                                  ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[7].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.226      ; 0.452      ;
; 0.125 ; NTTN:uut_ntt|pi[3][6]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[1].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.226      ; 0.452      ;
; 0.126 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[0].nttu|ModMult:mm|intMult:im|output_dsp[0][19]                                                                         ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a34~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.451      ;
; 0.126 ; NTTN:uut_ntt|pi[14][4]                                                                                                                                   ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[7].bd00|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.225      ; 0.452      ;
; 0.127 ; NTTN:uut_ntt|pi[7][12]                                                                                                                                   ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[3].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.225      ; 0.453      ;
; 0.127 ; NTTN:uut_ntt|pi[3][10]                                                                                                                                   ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[1].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.226      ; 0.454      ;
; 0.127 ; NTTN:uut_ntt|pi[0][4]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[0].bd00|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.225      ; 0.453      ;
; 0.129 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|cntr_0tf:cntr1|counter_reg_bit[1] ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a34~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.234      ; 0.464      ;
; 0.129 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[0].nttu|ModMult:mm|intMult:im|output_dsp[0][15]                                                                         ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a34~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.454      ;
; 0.130 ; NTTN:uut_ntt|pi[3][8]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[1].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.226      ; 0.457      ;
; 0.131 ; cnt[6]                                                                                                                                                   ; altsyncram:ram_b_rtl_0|altsyncram_s3h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                               ; clk          ; clk         ; 0.000        ; 0.222      ; 0.454      ;
; 0.131 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ModMult:mm|intMult:im|output_dsp[0][14]                                                                         ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a0~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.224      ; 0.456      ;
; 0.131 ; NTTN:uut_ntt|pi[7][7]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[3].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.225      ; 0.457      ;
; 0.132 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[0].nttu|ModMult:mm|intMult:im|output_dsp[0][20]                                                                         ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a34~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.457      ;
; 0.132 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[0].nttu|ModMult:mm|intMult:im|output_dsp[0][16]                                                                         ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a34~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.457      ;
; 0.132 ; NTTN:uut_ntt|ti[7][8]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[4].bt00|altsyncram:blockram_rtl_0|altsyncram_k3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.221      ; 0.454      ;
; 0.132 ; NTTN:uut_ntt|pi[0][6]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[0].bd00|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.225      ; 0.458      ;
; 0.133 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|cntr_0tf:cntr1|counter_reg_bit[0] ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a34~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.234      ; 0.468      ;
; 0.133 ; NTTN:uut_ntt|ti[7][9]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[4].bt00|altsyncram:blockram_rtl_0|altsyncram_k3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.221      ; 0.455      ;
; 0.134 ; NTTN:uut_ntt|pi[7][5]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[3].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.225      ; 0.460      ;
; 0.135 ; NTTN:uut_ntt|pi[10][0]                                                                                                                                   ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[5].bd00|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.224      ; 0.460      ;
; 0.136 ; NTTN:uut_ntt|ti[7][4]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[4].bt00|altsyncram:blockram_rtl_0|altsyncram_k3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.221      ; 0.458      ;
; 0.137 ; NTTN:uut_ntt|pi[0][2]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[0].bd00|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.225      ; 0.463      ;
; 0.138 ; NTTN:uut_ntt|pi[5][12]                                                                                                                                   ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[2].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.226      ; 0.465      ;
; 0.138 ; NTTN:uut_ntt|pi[6][0]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[3].bd00|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.225      ; 0.464      ;
; 0.139 ; mult_wr_A[11]                                                                                                                                            ; PolyPointwiseMult:uut_polypointwise|altsyncram:A_rtl_0|altsyncram_s3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; clk          ; clk         ; 0.000        ; 0.224      ; 0.464      ;
; 0.139 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[4].nttu|ModMult:mm|intMult:im|output_dsp[0][20]                                                                         ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a41~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.219      ; 0.459      ;
; 0.139 ; NTTN:uut_ntt|tw[7][4]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[2].bt00|altsyncram:blockram_rtl_0|altsyncram_k3h1:auto_generated|ram_block1a0~porta_address_reg0                                                   ; clk          ; clk         ; 0.000        ; 0.220      ; 0.460      ;
; 0.139 ; NTTN:uut_ntt|tw[7][0]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[0].bt00|altsyncram:blockram_rtl_0|altsyncram_k3h1:auto_generated|ram_block1a0~porta_address_reg0                                                   ; clk          ; clk         ; 0.000        ; 0.225      ; 0.465      ;
; 0.139 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|cntr_guf:cntr1|counter_reg_bit[2]                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a0~portb_address_reg0                                ; clk          ; clk         ; 0.000        ; 0.224      ; 0.464      ;
; 0.140 ; mult_wr_A[5]                                                                                                                                             ; PolyPointwiseMult:uut_polypointwise|altsyncram:A_rtl_0|altsyncram_s3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; clk          ; clk         ; 0.000        ; 0.224      ; 0.465      ;
; 0.140 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|cntr_0tf:cntr1|counter_reg_bit[1] ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a41~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.239      ; 0.480      ;
; 0.140 ; NTTN:uut_ntt|pi[15][7]                                                                                                                                   ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[7].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.226      ; 0.467      ;
; 0.140 ; NTTN:uut_ntt|ti[7][7]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[4].bt00|altsyncram:blockram_rtl_0|altsyncram_k3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.221      ; 0.462      ;
; 0.140 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|cntr_guf:cntr1|counter_reg_bit[2]                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a0~porta_address_reg0                                ; clk          ; clk         ; 0.000        ; 0.222      ; 0.463      ;
; 0.141 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe3a[0]                         ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a41~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.241      ; 0.483      ;
; 0.141 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|cntr_0tf:cntr1|counter_reg_bit[1] ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.231      ; 0.473      ;
; 0.141 ; NTTN:uut_ntt|pw[13][5]                                                                                                                                   ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[5].bd01|altsyncram:blockram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0~porta_address_reg0                                                   ; clk          ; clk         ; 0.000        ; 0.222      ; 0.464      ;
; 0.142 ; mult_wr_addr[2]                                                                                                                                          ; PolyPointwiseMult:uut_polypointwise|altsyncram:A_rtl_0|altsyncram_s3h1:auto_generated|ram_block1a0~porta_address_reg0                                                               ; clk          ; clk         ; 0.000        ; 0.219      ; 0.462      ;
; 0.142 ; NTTN:uut_ntt|ti[7][11]                                                                                                                                   ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[4].bt00|altsyncram:blockram_rtl_0|altsyncram_k3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.221      ; 0.464      ;
; 0.142 ; NTTN:uut_ntt|tw[7][0]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[6].bt00|altsyncram:blockram_rtl_0|altsyncram_k3h1:auto_generated|ram_block1a0~porta_address_reg0                                                   ; clk          ; clk         ; 0.000        ; 0.215      ; 0.458      ;
; 0.143 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|cntr_0tf:cntr1|counter_reg_bit[0] ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a41~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.239      ; 0.483      ;
; 0.143 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[0].nttu|ModMult:mm|intMult:im|output_dsp[0][23]                                                                         ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a34~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.468      ;
; 0.143 ; NTTN:uut_ntt|tw[7][1]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[2].bt00|altsyncram:blockram_rtl_0|altsyncram_k3h1:auto_generated|ram_block1a0~porta_address_reg0                                                   ; clk          ; clk         ; 0.000        ; 0.220      ; 0.464      ;
; 0.144 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe3a[0]                         ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a34~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.236      ; 0.481      ;
; 0.144 ; NTTN:uut_ntt|ti[7][6]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[4].bt00|altsyncram:blockram_rtl_0|altsyncram_k3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.221      ; 0.466      ;
; 0.145 ; NTTN:uut_ntt|ti[7][5]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[4].bt00|altsyncram:blockram_rtl_0|altsyncram_k3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.221      ; 0.467      ;
; 0.146 ; mult_wr_B[6]                                                                                                                                             ; PolyPointwiseMult:uut_polypointwise|altsyncram:A_rtl_0|altsyncram_s3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; clk          ; clk         ; 0.000        ; 0.221      ; 0.468      ;
; 0.146 ; NTTN:uut_ntt|tw[7][2]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[2].bt00|altsyncram:blockram_rtl_0|altsyncram_k3h1:auto_generated|ram_block1a0~porta_address_reg0                                                   ; clk          ; clk         ; 0.000        ; 0.220      ; 0.467      ;
; 0.147 ; mult_wr_A[7]                                                                                                                                             ; PolyPointwiseMult:uut_polypointwise|altsyncram:A_rtl_0|altsyncram_s3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; clk          ; clk         ; 0.000        ; 0.221      ; 0.469      ;
; 0.148 ; mult_wr_addr[5]                                                                                                                                          ; PolyPointwiseMult:uut_polypointwise|altsyncram:A_rtl_0|altsyncram_s3h1:auto_generated|ram_block1a0~porta_address_reg0                                                               ; clk          ; clk         ; 0.000        ; 0.219      ; 0.468      ;
; 0.149 ; mult_wr_B[0]                                                                                                                                             ; PolyPointwiseMult:uut_polypointwise|altsyncram:A_rtl_0|altsyncram_s3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; clk          ; clk         ; 0.000        ; 0.221      ; 0.471      ;
; 0.149 ; mult_wr_B[3]                                                                                                                                             ; PolyPointwiseMult:uut_polypointwise|altsyncram:A_rtl_0|altsyncram_s3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; clk          ; clk         ; 0.000        ; 0.221      ; 0.471      ;
; 0.151 ; NTTN:uut_ntt|tw[7][7]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[2].bt00|altsyncram:blockram_rtl_0|altsyncram_k3h1:auto_generated|ram_block1a0~porta_address_reg0                                                   ; clk          ; clk         ; 0.000        ; 0.220      ; 0.472      ;
; 0.151 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|cntr_guf:cntr1|counter_reg_bit[0]                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a0~portb_address_reg0                                ; clk          ; clk         ; 0.000        ; 0.224      ; 0.476      ;
; 0.152 ; NTTN:uut_ntt|ti[7][0]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[4].bt00|altsyncram:blockram_rtl_0|altsyncram_k3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.221      ; 0.474      ;
; 0.152 ; NTTN:uut_ntt|tw[7][0]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[1].bt00|altsyncram:blockram_rtl_0|altsyncram_k3h1:auto_generated|ram_block1a0~porta_address_reg0                                                   ; clk          ; clk         ; 0.000        ; 0.231      ; 0.484      ;
; 0.152 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|cntr_guf:cntr1|counter_reg_bit[3]                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a0~portb_address_reg0                                ; clk          ; clk         ; 0.000        ; 0.224      ; 0.477      ;
; 0.152 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|cntr_guf:cntr1|counter_reg_bit[0]                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a0~porta_address_reg0                                ; clk          ; clk         ; 0.000        ; 0.222      ; 0.475      ;
; 0.153 ; cnt[2]                                                                                                                                                   ; altsyncram:ram_b_rtl_0|altsyncram_s3h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                               ; clk          ; clk         ; 0.000        ; 0.219      ; 0.473      ;
; 0.153 ; NTTN:uut_ntt|tw[7][0]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[2].bt00|altsyncram:blockram_rtl_0|altsyncram_k3h1:auto_generated|ram_block1a0~porta_address_reg0                                                   ; clk          ; clk         ; 0.000        ; 0.220      ; 0.474      ;
; 0.153 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|cntr_guf:cntr1|counter_reg_bit[1]                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a0~portb_address_reg0                                ; clk          ; clk         ; 0.000        ; 0.224      ; 0.478      ;
; 0.153 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|cntr_guf:cntr1|counter_reg_bit[3]                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a0~porta_address_reg0                                ; clk          ; clk         ; 0.000        ; 0.222      ; 0.476      ;
; 0.154 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|cntr_guf:cntr1|counter_reg_bit[1]                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a0~porta_address_reg0                                ; clk          ; clk         ; 0.000        ; 0.222      ; 0.477      ;
; 0.155 ; mult_wr_A[8]                                                                                                                                             ; PolyPointwiseMult:uut_polypointwise|altsyncram:A_rtl_0|altsyncram_s3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; clk          ; clk         ; 0.000        ; 0.224      ; 0.480      ;
; 0.157 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|cntr_0tf:cntr1|counter_reg_bit[0] ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.231      ; 0.489      ;
; 0.159 ; NTTN:uut_ntt|ti[7][3]                                                                                                                                    ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[4].bt00|altsyncram:blockram_rtl_0|altsyncram_k3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.221      ; 0.481      ;
; 0.160 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe3a[0]                         ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a7~portb_address_reg0  ; clk          ; clk         ; 0.000        ; 0.233      ; 0.494      ;
; 0.160 ; NTTN:uut_ntt|ti[7][12]                                                                                                                                   ; NTTN:uut_ntt|BRAM:BRAM_GEN_BLOCK[4].bt00|altsyncram:blockram_rtl_0|altsyncram_k3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.221      ; 0.482      ;
; 0.161 ; cnt[7]                                                                                                                                                   ; altsyncram:ram_a_rtl_0|altsyncram_s3h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                               ; clk          ; clk         ; 0.000        ; 0.220      ; 0.482      ;
; 0.165 ; mult_wr_B[2]                                                                                                                                             ; PolyPointwiseMult:uut_polypointwise|altsyncram:A_rtl_0|altsyncram_s3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; clk          ; clk         ; 0.000        ; 0.221      ; 0.487      ;
; 0.167 ; state.STATE_GO_NTT_B_STREAM                                                                                                                              ; state.STATE_GO_NTT_B_STREAM                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.047      ; 0.296      ;
; 0.167 ; cnt[8]                                                                                                                                                   ; cnt[8]                                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.047      ; 0.296      ;
; 0.167 ; state.STATE_GO_INTT_STREAM                                                                                                                               ; state.STATE_GO_INTT_STREAM                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.047      ; 0.296      ;
; 0.167 ; state.STATE_GO_NTT_A_STREAM                                                                                                                              ; state.STATE_GO_NTT_A_STREAM                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.047      ; 0.296      ;
; 0.167 ; cnt[9]                                                                                                                                                   ; cnt[9]                                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.047      ; 0.296      ;
; 0.167 ; cnt[10]                                                                                                                                                  ; cnt[10]                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.047      ; 0.296      ;
; 0.167 ; cnt[11]                                                                                                                                                  ; cnt[11]                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.047      ; 0.296      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Recovery: 'clk'                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                    ; To Node                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.983 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a101 ; clk          ; clk         ; 1.000        ; 0.065      ; 2.004      ;
; -0.983 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a100 ; clk          ; clk         ; 1.000        ; 0.065      ; 2.004      ;
; -0.983 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a99  ; clk          ; clk         ; 1.000        ; 0.065      ; 2.004      ;
; -0.983 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a98  ; clk          ; clk         ; 1.000        ; 0.065      ; 2.004      ;
; -0.983 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a97  ; clk          ; clk         ; 1.000        ; 0.065      ; 2.004      ;
; -0.983 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a96  ; clk          ; clk         ; 1.000        ; 0.065      ; 2.004      ;
; -0.983 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a95  ; clk          ; clk         ; 1.000        ; 0.065      ; 2.004      ;
; -0.983 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a94  ; clk          ; clk         ; 1.000        ; 0.065      ; 2.004      ;
; -0.983 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a93  ; clk          ; clk         ; 1.000        ; 0.065      ; 2.004      ;
; -0.983 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a92  ; clk          ; clk         ; 1.000        ; 0.065      ; 2.004      ;
; -0.983 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a91  ; clk          ; clk         ; 1.000        ; 0.065      ; 2.004      ;
; -0.983 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a90  ; clk          ; clk         ; 1.000        ; 0.065      ; 2.004      ;
; -0.983 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a89  ; clk          ; clk         ; 1.000        ; 0.065      ; 2.004      ;
; -0.983 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a88  ; clk          ; clk         ; 1.000        ; 0.065      ; 2.004      ;
; -0.983 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a87  ; clk          ; clk         ; 1.000        ; 0.065      ; 2.004      ;
; -0.983 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a86  ; clk          ; clk         ; 1.000        ; 0.065      ; 2.004      ;
; -0.983 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a85  ; clk          ; clk         ; 1.000        ; 0.065      ; 2.004      ;
; -0.983 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a67  ; clk          ; clk         ; 1.000        ; 0.065      ; 2.004      ;
; -0.983 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a66  ; clk          ; clk         ; 1.000        ; 0.065      ; 2.004      ;
; -0.983 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a65  ; clk          ; clk         ; 1.000        ; 0.065      ; 2.004      ;
; -0.983 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a64  ; clk          ; clk         ; 1.000        ; 0.065      ; 2.004      ;
; -0.983 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a63  ; clk          ; clk         ; 1.000        ; 0.065      ; 2.004      ;
; -0.983 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a62  ; clk          ; clk         ; 1.000        ; 0.065      ; 2.004      ;
; -0.983 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a61  ; clk          ; clk         ; 1.000        ; 0.065      ; 2.004      ;
; -0.983 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a60  ; clk          ; clk         ; 1.000        ; 0.065      ; 2.004      ;
; -0.983 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a59  ; clk          ; clk         ; 1.000        ; 0.065      ; 2.004      ;
; -0.983 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a58  ; clk          ; clk         ; 1.000        ; 0.065      ; 2.004      ;
; -0.983 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a57  ; clk          ; clk         ; 1.000        ; 0.065      ; 2.004      ;
; -0.983 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a56  ; clk          ; clk         ; 1.000        ; 0.065      ; 2.004      ;
; -0.983 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a55  ; clk          ; clk         ; 1.000        ; 0.065      ; 2.004      ;
; -0.983 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a54  ; clk          ; clk         ; 1.000        ; 0.065      ; 2.004      ;
; -0.983 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a53  ; clk          ; clk         ; 1.000        ; 0.065      ; 2.004      ;
; -0.983 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a52  ; clk          ; clk         ; 1.000        ; 0.065      ; 2.004      ;
; -0.983 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a51  ; clk          ; clk         ; 1.000        ; 0.065      ; 2.004      ;
; -0.983 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a42  ; clk          ; clk         ; 1.000        ; 0.065      ; 2.004      ;
; -0.983 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a41  ; clk          ; clk         ; 1.000        ; 0.065      ; 2.004      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a135 ; clk          ; clk         ; 1.000        ; 0.060      ; 1.998      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a134 ; clk          ; clk         ; 1.000        ; 0.060      ; 1.998      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a133 ; clk          ; clk         ; 1.000        ; 0.060      ; 1.998      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a132 ; clk          ; clk         ; 1.000        ; 0.060      ; 1.998      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a131 ; clk          ; clk         ; 1.000        ; 0.060      ; 1.998      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a130 ; clk          ; clk         ; 1.000        ; 0.060      ; 1.998      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a129 ; clk          ; clk         ; 1.000        ; 0.060      ; 1.998      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a128 ; clk          ; clk         ; 1.000        ; 0.060      ; 1.998      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a127 ; clk          ; clk         ; 1.000        ; 0.060      ; 1.998      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a126 ; clk          ; clk         ; 1.000        ; 0.060      ; 1.998      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a125 ; clk          ; clk         ; 1.000        ; 0.060      ; 1.998      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a124 ; clk          ; clk         ; 1.000        ; 0.060      ; 1.998      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a123 ; clk          ; clk         ; 1.000        ; 0.060      ; 1.998      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a122 ; clk          ; clk         ; 1.000        ; 0.060      ; 1.998      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a121 ; clk          ; clk         ; 1.000        ; 0.060      ; 1.998      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a120 ; clk          ; clk         ; 1.000        ; 0.060      ; 1.998      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a119 ; clk          ; clk         ; 1.000        ; 0.060      ; 1.998      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a112 ; clk          ; clk         ; 1.000        ; 0.060      ; 1.998      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a111 ; clk          ; clk         ; 1.000        ; 0.060      ; 1.998      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a110 ; clk          ; clk         ; 1.000        ; 0.060      ; 1.998      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a109 ; clk          ; clk         ; 1.000        ; 0.060      ; 1.998      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a50  ; clk          ; clk         ; 1.000        ; 0.060      ; 1.998      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a49  ; clk          ; clk         ; 1.000        ; 0.060      ; 1.998      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a48  ; clk          ; clk         ; 1.000        ; 0.060      ; 1.998      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a47  ; clk          ; clk         ; 1.000        ; 0.060      ; 1.998      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a46  ; clk          ; clk         ; 1.000        ; 0.060      ; 1.998      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a45  ; clk          ; clk         ; 1.000        ; 0.060      ; 1.998      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a44  ; clk          ; clk         ; 1.000        ; 0.060      ; 1.998      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a43  ; clk          ; clk         ; 1.000        ; 0.060      ; 1.998      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a40  ; clk          ; clk         ; 1.000        ; 0.060      ; 1.998      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a39  ; clk          ; clk         ; 1.000        ; 0.060      ; 1.998      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a38  ; clk          ; clk         ; 1.000        ; 0.060      ; 1.998      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a37  ; clk          ; clk         ; 1.000        ; 0.060      ; 1.998      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a36  ; clk          ; clk         ; 1.000        ; 0.060      ; 1.998      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a35  ; clk          ; clk         ; 1.000        ; 0.060      ; 1.998      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a34  ; clk          ; clk         ; 1.000        ; 0.060      ; 1.998      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a33  ; clk          ; clk         ; 1.000        ; 0.061      ; 1.999      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a32  ; clk          ; clk         ; 1.000        ; 0.061      ; 1.999      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a31  ; clk          ; clk         ; 1.000        ; 0.061      ; 1.999      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a30  ; clk          ; clk         ; 1.000        ; 0.061      ; 1.999      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a29  ; clk          ; clk         ; 1.000        ; 0.061      ; 1.999      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a28  ; clk          ; clk         ; 1.000        ; 0.061      ; 1.999      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a27  ; clk          ; clk         ; 1.000        ; 0.061      ; 1.999      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a26  ; clk          ; clk         ; 1.000        ; 0.061      ; 1.999      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a25  ; clk          ; clk         ; 1.000        ; 0.061      ; 1.999      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a24  ; clk          ; clk         ; 1.000        ; 0.061      ; 1.999      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a23  ; clk          ; clk         ; 1.000        ; 0.061      ; 1.999      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a22  ; clk          ; clk         ; 1.000        ; 0.061      ; 1.999      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a21  ; clk          ; clk         ; 1.000        ; 0.061      ; 1.999      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a20  ; clk          ; clk         ; 1.000        ; 0.061      ; 1.999      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a19  ; clk          ; clk         ; 1.000        ; 0.061      ; 1.999      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a18  ; clk          ; clk         ; 1.000        ; 0.061      ; 1.999      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a17  ; clk          ; clk         ; 1.000        ; 0.061      ; 1.999      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a16  ; clk          ; clk         ; 1.000        ; 0.061      ; 1.999      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a15  ; clk          ; clk         ; 1.000        ; 0.061      ; 1.999      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a14  ; clk          ; clk         ; 1.000        ; 0.061      ; 1.999      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a13  ; clk          ; clk         ; 1.000        ; 0.061      ; 1.999      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a6   ; clk          ; clk         ; 1.000        ; 0.061      ; 1.999      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a5   ; clk          ; clk         ; 1.000        ; 0.061      ; 1.999      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a4   ; clk          ; clk         ; 1.000        ; 0.061      ; 1.999      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a3   ; clk          ; clk         ; 1.000        ; 0.061      ; 1.999      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a2   ; clk          ; clk         ; 1.000        ; 0.061      ; 1.999      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a1   ; clk          ; clk         ; 1.000        ; 0.061      ; 1.999      ;
; -0.982 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|dffe6 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[6].nttu|ModMult:mm|intMult:im|altshift_taps:S_out_rtl_0|shift_taps_tpm:auto_generated|altsyncram_1g61:altsyncram4|ram_block7a0   ; clk          ; clk         ; 1.000        ; 0.061      ; 1.999      ;
+--------+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Removal: 'clk'                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                    ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.744 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a71 ; clk          ; clk         ; 0.000        ; 0.208      ; 1.039      ;
; 0.744 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a70 ; clk          ; clk         ; 0.000        ; 0.208      ; 1.039      ;
; 0.744 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a69 ; clk          ; clk         ; 0.000        ; 0.208      ; 1.039      ;
; 0.744 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a68 ; clk          ; clk         ; 0.000        ; 0.208      ; 1.039      ;
; 0.744 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a67 ; clk          ; clk         ; 0.000        ; 0.208      ; 1.039      ;
; 0.744 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a66 ; clk          ; clk         ; 0.000        ; 0.208      ; 1.039      ;
; 0.744 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a65 ; clk          ; clk         ; 0.000        ; 0.208      ; 1.039      ;
; 0.744 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a64 ; clk          ; clk         ; 0.000        ; 0.208      ; 1.039      ;
; 0.744 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a63 ; clk          ; clk         ; 0.000        ; 0.208      ; 1.039      ;
; 0.744 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a62 ; clk          ; clk         ; 0.000        ; 0.208      ; 1.039      ;
; 0.744 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a61 ; clk          ; clk         ; 0.000        ; 0.208      ; 1.039      ;
; 0.744 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a60 ; clk          ; clk         ; 0.000        ; 0.208      ; 1.039      ;
; 0.744 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a59 ; clk          ; clk         ; 0.000        ; 0.208      ; 1.039      ;
; 0.744 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a58 ; clk          ; clk         ; 0.000        ; 0.208      ; 1.039      ;
; 0.744 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a57 ; clk          ; clk         ; 0.000        ; 0.208      ; 1.039      ;
; 0.744 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a56 ; clk          ; clk         ; 0.000        ; 0.208      ; 1.039      ;
; 0.744 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a55 ; clk          ; clk         ; 0.000        ; 0.208      ; 1.039      ;
; 0.744 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a54 ; clk          ; clk         ; 0.000        ; 0.208      ; 1.039      ;
; 0.744 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a53 ; clk          ; clk         ; 0.000        ; 0.208      ; 1.039      ;
; 0.744 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a52 ; clk          ; clk         ; 0.000        ; 0.208      ; 1.039      ;
; 0.744 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a51 ; clk          ; clk         ; 0.000        ; 0.208      ; 1.039      ;
; 0.744 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a50 ; clk          ; clk         ; 0.000        ; 0.208      ; 1.039      ;
; 0.744 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a49 ; clk          ; clk         ; 0.000        ; 0.208      ; 1.039      ;
; 0.744 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a48 ; clk          ; clk         ; 0.000        ; 0.208      ; 1.039      ;
; 0.744 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a47 ; clk          ; clk         ; 0.000        ; 0.208      ; 1.039      ;
; 0.744 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a46 ; clk          ; clk         ; 0.000        ; 0.208      ; 1.039      ;
; 0.744 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a45 ; clk          ; clk         ; 0.000        ; 0.208      ; 1.039      ;
; 0.744 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a44 ; clk          ; clk         ; 0.000        ; 0.208      ; 1.039      ;
; 0.744 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a43 ; clk          ; clk         ; 0.000        ; 0.208      ; 1.039      ;
; 0.744 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a42 ; clk          ; clk         ; 0.000        ; 0.208      ; 1.039      ;
; 0.744 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a41 ; clk          ; clk         ; 0.000        ; 0.208      ; 1.039      ;
; 0.744 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a40 ; clk          ; clk         ; 0.000        ; 0.208      ; 1.039      ;
; 0.744 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a39 ; clk          ; clk         ; 0.000        ; 0.208      ; 1.039      ;
; 0.744 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a37 ; clk          ; clk         ; 0.000        ; 0.208      ; 1.039      ;
; 0.744 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a33 ; clk          ; clk         ; 0.000        ; 0.208      ; 1.039      ;
; 0.744 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a32 ; clk          ; clk         ; 0.000        ; 0.208      ; 1.039      ;
; 0.760 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a71                          ; clk          ; clk         ; 0.000        ; 0.207      ; 1.054      ;
; 0.760 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a70                          ; clk          ; clk         ; 0.000        ; 0.207      ; 1.054      ;
; 0.760 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a69                          ; clk          ; clk         ; 0.000        ; 0.207      ; 1.054      ;
; 0.760 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a68                          ; clk          ; clk         ; 0.000        ; 0.207      ; 1.054      ;
; 0.760 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a67                          ; clk          ; clk         ; 0.000        ; 0.207      ; 1.054      ;
; 0.760 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a66                          ; clk          ; clk         ; 0.000        ; 0.207      ; 1.054      ;
; 0.760 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a65                          ; clk          ; clk         ; 0.000        ; 0.207      ; 1.054      ;
; 0.760 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a64                          ; clk          ; clk         ; 0.000        ; 0.207      ; 1.054      ;
; 0.760 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a63                          ; clk          ; clk         ; 0.000        ; 0.207      ; 1.054      ;
; 0.760 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a62                          ; clk          ; clk         ; 0.000        ; 0.207      ; 1.054      ;
; 0.760 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a61                          ; clk          ; clk         ; 0.000        ; 0.207      ; 1.054      ;
; 0.760 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a60                          ; clk          ; clk         ; 0.000        ; 0.207      ; 1.054      ;
; 0.760 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a59                          ; clk          ; clk         ; 0.000        ; 0.207      ; 1.054      ;
; 0.760 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a58                          ; clk          ; clk         ; 0.000        ; 0.207      ; 1.054      ;
; 0.760 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a57                          ; clk          ; clk         ; 0.000        ; 0.207      ; 1.054      ;
; 0.760 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a56                          ; clk          ; clk         ; 0.000        ; 0.207      ; 1.054      ;
; 0.760 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a47                          ; clk          ; clk         ; 0.000        ; 0.207      ; 1.054      ;
; 0.760 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a46                          ; clk          ; clk         ; 0.000        ; 0.207      ; 1.054      ;
; 0.760 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a45                          ; clk          ; clk         ; 0.000        ; 0.207      ; 1.054      ;
; 0.760 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a44                          ; clk          ; clk         ; 0.000        ; 0.207      ; 1.054      ;
; 0.760 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a43                          ; clk          ; clk         ; 0.000        ; 0.207      ; 1.054      ;
; 0.760 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a42                          ; clk          ; clk         ; 0.000        ; 0.207      ; 1.054      ;
; 0.760 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a41                          ; clk          ; clk         ; 0.000        ; 0.207      ; 1.054      ;
; 0.760 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a40                          ; clk          ; clk         ; 0.000        ; 0.207      ; 1.054      ;
; 0.760 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a31                          ; clk          ; clk         ; 0.000        ; 0.207      ; 1.054      ;
; 0.760 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a30                          ; clk          ; clk         ; 0.000        ; 0.207      ; 1.054      ;
; 0.760 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a29                          ; clk          ; clk         ; 0.000        ; 0.207      ; 1.054      ;
; 0.760 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a28                          ; clk          ; clk         ; 0.000        ; 0.207      ; 1.054      ;
; 0.760 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a27                          ; clk          ; clk         ; 0.000        ; 0.207      ; 1.054      ;
; 0.760 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a26                          ; clk          ; clk         ; 0.000        ; 0.207      ; 1.054      ;
; 0.760 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a25                          ; clk          ; clk         ; 0.000        ; 0.207      ; 1.054      ;
; 0.760 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a24                          ; clk          ; clk         ; 0.000        ; 0.207      ; 1.054      ;
; 0.760 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a3                           ; clk          ; clk         ; 0.000        ; 0.207      ; 1.054      ;
; 0.760 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a2                           ; clk          ; clk         ; 0.000        ; 0.207      ; 1.054      ;
; 0.760 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a1                           ; clk          ; clk         ; 0.000        ; 0.207      ; 1.054      ;
; 0.760 ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|dffe4                          ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a0                           ; clk          ; clk         ; 0.000        ; 0.207      ; 1.054      ;
; 0.771 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|dffe4                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a11                               ; clk          ; clk         ; 0.000        ; 0.017      ; 0.875      ;
; 0.771 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|dffe4                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a10                               ; clk          ; clk         ; 0.000        ; 0.017      ; 0.875      ;
; 0.771 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|dffe4                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a9                                ; clk          ; clk         ; 0.000        ; 0.017      ; 0.875      ;
; 0.771 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|dffe4                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a8                                ; clk          ; clk         ; 0.000        ; 0.017      ; 0.875      ;
; 0.771 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|dffe4                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a7                                ; clk          ; clk         ; 0.000        ; 0.017      ; 0.875      ;
; 0.771 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|dffe4                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a6                                ; clk          ; clk         ; 0.000        ; 0.017      ; 0.875      ;
; 0.771 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|dffe4                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a5                                ; clk          ; clk         ; 0.000        ; 0.017      ; 0.875      ;
; 0.771 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|dffe4                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a4                                ; clk          ; clk         ; 0.000        ; 0.017      ; 0.875      ;
; 0.771 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|dffe4                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a3                                ; clk          ; clk         ; 0.000        ; 0.017      ; 0.875      ;
; 0.771 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|dffe4                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a2                                ; clk          ; clk         ; 0.000        ; 0.017      ; 0.875      ;
; 0.771 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|dffe4                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a1                                ; clk          ; clk         ; 0.000        ; 0.017      ; 0.875      ;
; 0.771 ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|dffe4                               ; NTTN:uut_ntt|ShiftReg:sr00|altshift_taps:shift_array_rtl_0|shift_taps_kpm:auto_generated|altsyncram_i8b1:altsyncram2|ram_block5a0                                ; clk          ; clk         ; 0.000        ; 0.017      ; 0.875      ;
; 0.885 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a38 ; clk          ; clk         ; 0.000        ; 0.211      ; 1.183      ;
; 0.885 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a36 ; clk          ; clk         ; 0.000        ; 0.211      ; 1.183      ;
; 0.885 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a35 ; clk          ; clk         ; 0.000        ; 0.211      ; 1.183      ;
; 0.885 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a34 ; clk          ; clk         ; 0.000        ; 0.211      ; 1.183      ;
; 0.885 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a31 ; clk          ; clk         ; 0.000        ; 0.211      ; 1.183      ;
; 0.885 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a30 ; clk          ; clk         ; 0.000        ; 0.211      ; 1.183      ;
; 0.885 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a29 ; clk          ; clk         ; 0.000        ; 0.211      ; 1.183      ;
; 0.885 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a28 ; clk          ; clk         ; 0.000        ; 0.211      ; 1.183      ;
; 0.885 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a27 ; clk          ; clk         ; 0.000        ; 0.211      ; 1.183      ;
; 0.885 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a26 ; clk          ; clk         ; 0.000        ; 0.211      ; 1.183      ;
; 0.885 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a25 ; clk          ; clk         ; 0.000        ; 0.211      ; 1.183      ;
; 0.885 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a24 ; clk          ; clk         ; 0.000        ; 0.211      ; 1.183      ;
; 0.885 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a23 ; clk          ; clk         ; 0.000        ; 0.211      ; 1.183      ;
; 0.885 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a22 ; clk          ; clk         ; 0.000        ; 0.211      ; 1.183      ;
; 0.885 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a21 ; clk          ; clk         ; 0.000        ; 0.211      ; 1.183      ;
; 0.885 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|dffe4 ; NTTN:uut_ntt|NTT2:NTT2_GEN_BLOCK[7].nttu|ShiftReg:unit00|altshift_taps:shift_array_rtl_0|shift_taps_rpm:auto_generated|altsyncram_u8b1:altsyncram2|ram_block5a20 ; clk          ; clk         ; 0.000        ; 0.211      ; 1.183      ;
+-------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                                                                                   ;
+--------+--------------+----------------+------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                                                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr00|shift_array[0][0]                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr00|shift_array[0][1]                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr00|shift_array[0][2]                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr00|shift_array[0][3]                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr00|shift_array[0][4]                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr00|shift_array[0][5]                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr00|shift_array[0][6]                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr00|shift_array[0][7]                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr01|altshift_taps:shift_array_rtl_0|shift_taps_9om:auto_generated|altsyncram_s5b1:altsyncram2|ram_block5a0                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr01|altshift_taps:shift_array_rtl_0|shift_taps_9om:auto_generated|altsyncram_s5b1:altsyncram2|ram_block5a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr01|altshift_taps:shift_array_rtl_0|shift_taps_9om:auto_generated|altsyncram_s5b1:altsyncram2|ram_block5a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr01|altshift_taps:shift_array_rtl_0|shift_taps_9om:auto_generated|altsyncram_s5b1:altsyncram2|ram_block5a0~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr01|altshift_taps:shift_array_rtl_0|shift_taps_9om:auto_generated|altsyncram_s5b1:altsyncram2|ram_block5a1                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr01|altshift_taps:shift_array_rtl_0|shift_taps_9om:auto_generated|altsyncram_s5b1:altsyncram2|ram_block5a2                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr01|altshift_taps:shift_array_rtl_0|shift_taps_9om:auto_generated|altsyncram_s5b1:altsyncram2|ram_block5a3                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr01|altshift_taps:shift_array_rtl_0|shift_taps_9om:auto_generated|altsyncram_s5b1:altsyncram2|ram_block5a4                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr01|altshift_taps:shift_array_rtl_0|shift_taps_9om:auto_generated|altsyncram_s5b1:altsyncram2|ram_block5a5                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr01|altshift_taps:shift_array_rtl_0|shift_taps_9om:auto_generated|altsyncram_s5b1:altsyncram2|ram_block5a6                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr01|altshift_taps:shift_array_rtl_0|shift_taps_9om:auto_generated|cntr_7eh:cntr3|counter_reg_bit[0]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr01|altshift_taps:shift_array_rtl_0|shift_taps_9om:auto_generated|cntr_7eh:cntr3|counter_reg_bit[1]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr01|altshift_taps:shift_array_rtl_0|shift_taps_9om:auto_generated|cntr_7eh:cntr3|counter_reg_bit[2]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr01|altshift_taps:shift_array_rtl_0|shift_taps_9om:auto_generated|cntr_7eh:cntr3|counter_reg_bit[3]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr01|altshift_taps:shift_array_rtl_0|shift_taps_9om:auto_generated|cntr_huf:cntr1|counter_reg_bit[0]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr01|altshift_taps:shift_array_rtl_0|shift_taps_9om:auto_generated|cntr_huf:cntr1|counter_reg_bit[1]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr01|altshift_taps:shift_array_rtl_0|shift_taps_9om:auto_generated|cntr_huf:cntr1|counter_reg_bit[2]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr01|altshift_taps:shift_array_rtl_0|shift_taps_9om:auto_generated|cntr_huf:cntr1|counter_reg_bit[3]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr01|altshift_taps:shift_array_rtl_0|shift_taps_9om:auto_generated|dffe4                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr02|shift_array[13][5]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr02|shift_array[13][6]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr06|shift_array[13][0]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr08|shift_array[13][0]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr11|shift_array[0][0]                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr11|shift_array[1][0]                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr11|shift_array[2][0]                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|ShiftReg:sr11|shift_array[3][0]                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a0                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a0~porta_address_reg0                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a0~porta_datain_reg0                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a0~portb_address_reg0                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a1                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a10                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a11                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a12                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a13                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a14                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a15                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a16                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a17                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a18                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a19                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a2                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a20                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a21                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a22                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a23                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a24                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a25                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a26                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a27                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a28                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a29                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a3                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a30                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a31                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a32                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a33                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a34                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a35                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a36                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a37                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a38                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a39                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a4                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a40                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a41                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a42                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a43                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a44                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a45                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a46                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a47                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a48                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a49                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a4~porta_address_reg0                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a4~porta_datain_reg0                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a4~portb_address_reg0                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a5                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a50                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a51                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a52                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a53                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a54                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a55                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a56                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a57                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a58                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a59                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a6                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; NTTN:uut_ntt|AddressGenerator:ag|altshift_taps:brscramble_rtl_0|shift_taps_spm:auto_generated|altsyncram_29b1:altsyncram2|ram_block5a60                                  ;
+--------+--------------+----------------+------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Setup Times                                                                   ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; din[*]            ; clk        ; 2.631 ; 3.290 ; Rise       ; clk             ;
;  din[0]           ; clk        ; 2.194 ; 2.871 ; Rise       ; clk             ;
;  din[1]           ; clk        ; 2.539 ; 3.246 ; Rise       ; clk             ;
;  din[2]           ; clk        ; 2.572 ; 3.285 ; Rise       ; clk             ;
;  din[3]           ; clk        ; 2.087 ; 2.763 ; Rise       ; clk             ;
;  din[4]           ; clk        ; 2.296 ; 2.922 ; Rise       ; clk             ;
;  din[5]           ; clk        ; 2.631 ; 3.290 ; Rise       ; clk             ;
;  din[6]           ; clk        ; 2.155 ; 2.837 ; Rise       ; clk             ;
;  din[7]           ; clk        ; 2.367 ; 3.045 ; Rise       ; clk             ;
;  din[8]           ; clk        ; 2.462 ; 3.180 ; Rise       ; clk             ;
;  din[9]           ; clk        ; 2.420 ; 3.106 ; Rise       ; clk             ;
;  din[10]          ; clk        ; 2.310 ; 3.008 ; Rise       ; clk             ;
;  din[11]          ; clk        ; 2.234 ; 2.907 ; Rise       ; clk             ;
;  din[12]          ; clk        ; 2.180 ; 2.874 ; Rise       ; clk             ;
; fifo_full         ; clk        ; 2.718 ; 3.272 ; Rise       ; clk             ;
; mode[*]           ; clk        ; 1.462 ; 2.127 ; Rise       ; clk             ;
;  mode[0]          ; clk        ; 0.822 ; 1.431 ; Rise       ; clk             ;
;  mode[1]          ; clk        ; 0.911 ; 1.513 ; Rise       ; clk             ;
;  mode[2]          ; clk        ; 1.462 ; 2.127 ; Rise       ; clk             ;
; reset             ; clk        ; 2.227 ; 2.230 ; Rise       ; clk             ;
; start_transaction ; clk        ; 2.781 ; 3.398 ; Rise       ; clk             ;
; valid_in          ; clk        ; 2.327 ; 3.062 ; Rise       ; clk             ;
+-------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Hold Times                                                                      ;
+-------------------+------------+--------+--------+------------+-----------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------+------------+--------+--------+------------+-----------------+
; din[*]            ; clk        ; -0.258 ; -0.856 ; Rise       ; clk             ;
;  din[0]           ; clk        ; -0.258 ; -0.856 ; Rise       ; clk             ;
;  din[1]           ; clk        ; -0.452 ; -1.078 ; Rise       ; clk             ;
;  din[2]           ; clk        ; -0.473 ; -1.106 ; Rise       ; clk             ;
;  din[3]           ; clk        ; -0.285 ; -0.885 ; Rise       ; clk             ;
;  din[4]           ; clk        ; -0.315 ; -0.918 ; Rise       ; clk             ;
;  din[5]           ; clk        ; -0.585 ; -1.204 ; Rise       ; clk             ;
;  din[6]           ; clk        ; -0.294 ; -0.893 ; Rise       ; clk             ;
;  din[7]           ; clk        ; -0.291 ; -0.891 ; Rise       ; clk             ;
;  din[8]           ; clk        ; -0.265 ; -0.864 ; Rise       ; clk             ;
;  din[9]           ; clk        ; -0.321 ; -0.927 ; Rise       ; clk             ;
;  din[10]          ; clk        ; -0.274 ; -0.875 ; Rise       ; clk             ;
;  din[11]          ; clk        ; -0.417 ; -1.035 ; Rise       ; clk             ;
;  din[12]          ; clk        ; -0.309 ; -0.913 ; Rise       ; clk             ;
; fifo_full         ; clk        ; -0.633 ; -1.235 ; Rise       ; clk             ;
; mode[*]           ; clk        ; -0.576 ; -1.159 ; Rise       ; clk             ;
;  mode[0]          ; clk        ; -0.576 ; -1.159 ; Rise       ; clk             ;
;  mode[1]          ; clk        ; -0.632 ; -1.244 ; Rise       ; clk             ;
;  mode[2]          ; clk        ; -0.783 ; -1.403 ; Rise       ; clk             ;
; reset             ; clk        ; 0.311  ; 0.072  ; Rise       ; clk             ;
; start_transaction ; clk        ; -0.824 ; -1.451 ; Rise       ; clk             ;
; valid_in          ; clk        ; -0.528 ; -1.136 ; Rise       ; clk             ;
+-------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; busy           ; clk        ; 4.747 ; 4.974 ; Rise       ; clk             ;
; done_all       ; clk        ; 4.513 ; 4.684 ; Rise       ; clk             ;
; dout[*]        ; clk        ; 5.211 ; 5.439 ; Rise       ; clk             ;
;  dout[0]       ; clk        ; 4.493 ; 4.664 ; Rise       ; clk             ;
;  dout[1]       ; clk        ; 5.211 ; 5.439 ; Rise       ; clk             ;
;  dout[2]       ; clk        ; 4.310 ; 4.480 ; Rise       ; clk             ;
;  dout[3]       ; clk        ; 4.501 ; 4.661 ; Rise       ; clk             ;
;  dout[4]       ; clk        ; 4.418 ; 4.590 ; Rise       ; clk             ;
;  dout[5]       ; clk        ; 4.744 ; 4.922 ; Rise       ; clk             ;
;  dout[6]       ; clk        ; 4.338 ; 4.507 ; Rise       ; clk             ;
;  dout[7]       ; clk        ; 4.468 ; 4.630 ; Rise       ; clk             ;
;  dout[8]       ; clk        ; 4.491 ; 4.676 ; Rise       ; clk             ;
;  dout[9]       ; clk        ; 4.757 ; 4.971 ; Rise       ; clk             ;
;  dout[10]      ; clk        ; 4.280 ; 4.427 ; Rise       ; clk             ;
;  dout[11]      ; clk        ; 4.716 ; 4.920 ; Rise       ; clk             ;
;  dout[12]      ; clk        ; 4.414 ; 4.573 ; Rise       ; clk             ;
; fifo_rd_enable ; clk        ; 4.384 ; 4.533 ; Rise       ; clk             ;
; fifo_wr_enable ; clk        ; 4.489 ; 4.652 ; Rise       ; clk             ;
; valid_out      ; clk        ; 6.129 ; 6.506 ; Rise       ; clk             ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; busy           ; clk        ; 4.580 ; 4.800 ; Rise       ; clk             ;
; done_all       ; clk        ; 4.356 ; 4.521 ; Rise       ; clk             ;
; dout[*]        ; clk        ; 4.131 ; 4.274 ; Rise       ; clk             ;
;  dout[0]       ; clk        ; 4.338 ; 4.503 ; Rise       ; clk             ;
;  dout[1]       ; clk        ; 5.025 ; 5.245 ; Rise       ; clk             ;
;  dout[2]       ; clk        ; 4.163 ; 4.326 ; Rise       ; clk             ;
;  dout[3]       ; clk        ; 4.344 ; 4.499 ; Rise       ; clk             ;
;  dout[4]       ; clk        ; 4.266 ; 4.432 ; Rise       ; clk             ;
;  dout[5]       ; clk        ; 4.578 ; 4.750 ; Rise       ; clk             ;
;  dout[6]       ; clk        ; 4.188 ; 4.351 ; Rise       ; clk             ;
;  dout[7]       ; clk        ; 4.312 ; 4.469 ; Rise       ; clk             ;
;  dout[8]       ; clk        ; 4.337 ; 4.515 ; Rise       ; clk             ;
;  dout[9]       ; clk        ; 4.591 ; 4.798 ; Rise       ; clk             ;
;  dout[10]      ; clk        ; 4.131 ; 4.274 ; Rise       ; clk             ;
;  dout[11]      ; clk        ; 4.552 ; 4.749 ; Rise       ; clk             ;
;  dout[12]      ; clk        ; 4.262 ; 4.416 ; Rise       ; clk             ;
; fifo_rd_enable ; clk        ; 4.234 ; 4.377 ; Rise       ; clk             ;
; fifo_wr_enable ; clk        ; 4.334 ; 4.491 ; Rise       ; clk             ;
; valid_out      ; clk        ; 5.941 ; 6.306 ; Rise       ; clk             ;
+----------------+------------+-------+-------+------------+-----------------+


-----------------------------------------------
; Fast 1200mV -40C Model Metastability Report ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+------------+-------+----------+---------+---------------------+
; Clock            ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack ; -53.660    ; 0.077 ; -3.036   ; 0.744   ; -3.000              ;
;  clk             ; -53.660    ; 0.077 ; -3.036   ; 0.744   ; -3.000              ;
; Design-wide TNS  ; -11898.904 ; 0.0   ; -695.529 ; 0.0     ; -5187.3             ;
;  clk             ; -11898.904 ; 0.000 ; -695.529 ; 0.000   ; -5187.300           ;
+------------------+------------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------+
; Setup Times                                                                   ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; din[*]            ; clk        ; 5.779 ; 6.168 ; Rise       ; clk             ;
;  din[0]           ; clk        ; 4.932 ; 5.395 ; Rise       ; clk             ;
;  din[1]           ; clk        ; 5.662 ; 6.142 ; Rise       ; clk             ;
;  din[2]           ; clk        ; 5.707 ; 6.139 ; Rise       ; clk             ;
;  din[3]           ; clk        ; 4.695 ; 5.162 ; Rise       ; clk             ;
;  din[4]           ; clk        ; 5.065 ; 5.504 ; Rise       ; clk             ;
;  din[5]           ; clk        ; 5.779 ; 6.168 ; Rise       ; clk             ;
;  din[6]           ; clk        ; 4.921 ; 5.380 ; Rise       ; clk             ;
;  din[7]           ; clk        ; 5.305 ; 5.796 ; Rise       ; clk             ;
;  din[8]           ; clk        ; 5.563 ; 6.000 ; Rise       ; clk             ;
;  din[9]           ; clk        ; 5.435 ; 5.844 ; Rise       ; clk             ;
;  din[10]          ; clk        ; 5.259 ; 5.682 ; Rise       ; clk             ;
;  din[11]          ; clk        ; 5.029 ; 5.484 ; Rise       ; clk             ;
;  din[12]          ; clk        ; 4.982 ; 5.405 ; Rise       ; clk             ;
; fifo_full         ; clk        ; 5.831 ; 6.285 ; Rise       ; clk             ;
; mode[*]           ; clk        ; 3.369 ; 3.807 ; Rise       ; clk             ;
;  mode[0]          ; clk        ; 1.880 ; 2.323 ; Rise       ; clk             ;
;  mode[1]          ; clk        ; 2.085 ; 2.495 ; Rise       ; clk             ;
;  mode[2]          ; clk        ; 3.369 ; 3.807 ; Rise       ; clk             ;
; reset             ; clk        ; 4.211 ; 4.256 ; Rise       ; clk             ;
; start_transaction ; clk        ; 6.058 ; 6.534 ; Rise       ; clk             ;
; valid_in          ; clk        ; 5.395 ; 5.839 ; Rise       ; clk             ;
+-------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Hold Times                                                                      ;
+-------------------+------------+--------+--------+------------+-----------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------+------------+--------+--------+------------+-----------------+
; din[*]            ; clk        ; -0.258 ; -0.739 ; Rise       ; clk             ;
;  din[0]           ; clk        ; -0.258 ; -0.739 ; Rise       ; clk             ;
;  din[1]           ; clk        ; -0.452 ; -1.078 ; Rise       ; clk             ;
;  din[2]           ; clk        ; -0.473 ; -1.106 ; Rise       ; clk             ;
;  din[3]           ; clk        ; -0.285 ; -0.780 ; Rise       ; clk             ;
;  din[4]           ; clk        ; -0.315 ; -0.836 ; Rise       ; clk             ;
;  din[5]           ; clk        ; -0.585 ; -1.204 ; Rise       ; clk             ;
;  din[6]           ; clk        ; -0.294 ; -0.803 ; Rise       ; clk             ;
;  din[7]           ; clk        ; -0.291 ; -0.803 ; Rise       ; clk             ;
;  din[8]           ; clk        ; -0.265 ; -0.756 ; Rise       ; clk             ;
;  din[9]           ; clk        ; -0.321 ; -0.842 ; Rise       ; clk             ;
;  din[10]          ; clk        ; -0.274 ; -0.774 ; Rise       ; clk             ;
;  din[11]          ; clk        ; -0.417 ; -1.030 ; Rise       ; clk             ;
;  din[12]          ; clk        ; -0.309 ; -0.820 ; Rise       ; clk             ;
; fifo_full         ; clk        ; -0.633 ; -1.235 ; Rise       ; clk             ;
; mode[*]           ; clk        ; -0.576 ; -1.159 ; Rise       ; clk             ;
;  mode[0]          ; clk        ; -0.576 ; -1.159 ; Rise       ; clk             ;
;  mode[1]          ; clk        ; -0.632 ; -1.244 ; Rise       ; clk             ;
;  mode[2]          ; clk        ; -0.783 ; -1.403 ; Rise       ; clk             ;
; reset             ; clk        ; 0.687  ; 0.671  ; Rise       ; clk             ;
; start_transaction ; clk        ; -0.824 ; -1.451 ; Rise       ; clk             ;
; valid_in          ; clk        ; -0.528 ; -1.136 ; Rise       ; clk             ;
+-------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; busy           ; clk        ; 9.580  ; 9.630  ; Rise       ; clk             ;
; done_all       ; clk        ; 9.077  ; 9.095  ; Rise       ; clk             ;
; dout[*]        ; clk        ; 10.752 ; 10.568 ; Rise       ; clk             ;
;  dout[0]       ; clk        ; 9.149  ; 9.122  ; Rise       ; clk             ;
;  dout[1]       ; clk        ; 10.752 ; 10.568 ; Rise       ; clk             ;
;  dout[2]       ; clk        ; 8.740  ; 8.800  ; Rise       ; clk             ;
;  dout[3]       ; clk        ; 9.175  ; 9.112  ; Rise       ; clk             ;
;  dout[4]       ; clk        ; 8.957  ; 9.001  ; Rise       ; clk             ;
;  dout[5]       ; clk        ; 9.684  ; 9.586  ; Rise       ; clk             ;
;  dout[6]       ; clk        ; 8.746  ; 8.822  ; Rise       ; clk             ;
;  dout[7]       ; clk        ; 9.098  ; 9.073  ; Rise       ; clk             ;
;  dout[8]       ; clk        ; 9.040  ; 9.074  ; Rise       ; clk             ;
;  dout[9]       ; clk        ; 9.640  ; 9.676  ; Rise       ; clk             ;
;  dout[10]      ; clk        ; 8.696  ; 8.704  ; Rise       ; clk             ;
;  dout[11]      ; clk        ; 9.563  ; 9.554  ; Rise       ; clk             ;
;  dout[12]      ; clk        ; 8.951  ; 8.937  ; Rise       ; clk             ;
; fifo_rd_enable ; clk        ; 8.774  ; 8.809  ; Rise       ; clk             ;
; fifo_wr_enable ; clk        ; 9.122  ; 9.060  ; Rise       ; clk             ;
; valid_out      ; clk        ; 12.013 ; 12.303 ; Rise       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; busy           ; clk        ; 4.580 ; 4.800 ; Rise       ; clk             ;
; done_all       ; clk        ; 4.356 ; 4.521 ; Rise       ; clk             ;
; dout[*]        ; clk        ; 4.131 ; 4.274 ; Rise       ; clk             ;
;  dout[0]       ; clk        ; 4.338 ; 4.503 ; Rise       ; clk             ;
;  dout[1]       ; clk        ; 5.025 ; 5.245 ; Rise       ; clk             ;
;  dout[2]       ; clk        ; 4.163 ; 4.326 ; Rise       ; clk             ;
;  dout[3]       ; clk        ; 4.344 ; 4.499 ; Rise       ; clk             ;
;  dout[4]       ; clk        ; 4.266 ; 4.432 ; Rise       ; clk             ;
;  dout[5]       ; clk        ; 4.578 ; 4.750 ; Rise       ; clk             ;
;  dout[6]       ; clk        ; 4.188 ; 4.351 ; Rise       ; clk             ;
;  dout[7]       ; clk        ; 4.312 ; 4.469 ; Rise       ; clk             ;
;  dout[8]       ; clk        ; 4.337 ; 4.515 ; Rise       ; clk             ;
;  dout[9]       ; clk        ; 4.591 ; 4.798 ; Rise       ; clk             ;
;  dout[10]      ; clk        ; 4.131 ; 4.274 ; Rise       ; clk             ;
;  dout[11]      ; clk        ; 4.552 ; 4.749 ; Rise       ; clk             ;
;  dout[12]      ; clk        ; 4.262 ; 4.416 ; Rise       ; clk             ;
; fifo_rd_enable ; clk        ; 4.234 ; 4.377 ; Rise       ; clk             ;
; fifo_wr_enable ; clk        ; 4.334 ; 4.491 ; Rise       ; clk             ;
; valid_out      ; clk        ; 5.941 ; 6.306 ; Rise       ; clk             ;
+----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; busy           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; done_all       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fifo_rd_enable ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; valid_out      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fifo_wr_enable ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_NCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; start_transaction   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mode[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fifo_full           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; valid_in            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mode[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mode[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; din[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; din[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; din[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; din[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; din[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; din[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; din[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; din[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; din[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; din[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; din[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; din[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; din[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; busy           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; done_all       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; fifo_rd_enable ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; valid_out      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.34 V              ; -0.00664 V          ; 0.204 V                              ; 0.106 V                              ; 2.63e-09 s                  ; 2.46e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.34 V             ; -0.00664 V         ; 0.204 V                             ; 0.106 V                             ; 2.63e-09 s                 ; 2.46e-09 s                 ; No                        ; Yes                       ;
; dout[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; dout[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; dout[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; dout[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; dout[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; dout[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; dout[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; dout[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; dout[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; dout[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; dout[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; dout[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; dout[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; fifo_wr_enable ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_NCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.1e-09 V                    ; 2.58 V              ; -0.0544 V           ; 0.311 V                              ; 0.084 V                              ; 1.05e-10 s                  ; 2.03e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.1e-09 V                   ; 2.58 V             ; -0.0544 V          ; 0.311 V                             ; 0.084 V                             ; 1.05e-10 s                 ; 2.03e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-09 V                   ; 2.39 V              ; -0.0693 V           ; 0.141 V                              ; 0.097 V                              ; 2.77e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-09 V                  ; 2.39 V             ; -0.0693 V          ; 0.141 V                             ; 0.097 V                             ; 2.77e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; busy           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; done_all       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; fifo_rd_enable ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; valid_out      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.33 V              ; -0.00252 V          ; 0.116 V                              ; 0.051 V                              ; 3.6e-09 s                   ; 3.43e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.33 V             ; -0.00252 V         ; 0.116 V                             ; 0.051 V                             ; 3.6e-09 s                  ; 3.43e-09 s                 ; Yes                       ; Yes                       ;
; dout[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dout[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dout[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dout[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dout[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dout[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dout[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dout[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dout[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dout[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dout[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dout[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dout[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; fifo_wr_enable ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.46e-07 V                   ; 2.35 V              ; -0.0216 V           ; 0.041 V                              ; 0.044 V                              ; 2.35e-10 s                  ; 3.4e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 9.46e-07 V                  ; 2.35 V             ; -0.0216 V          ; 0.041 V                             ; 0.044 V                             ; 2.35e-10 s                 ; 3.4e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.15e-06 V                   ; 2.35 V              ; -0.00816 V          ; 0.1 V                                ; 0.012 V                              ; 4.51e-10 s                  ; 3.91e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.15e-06 V                  ; 2.35 V             ; -0.00816 V         ; 0.1 V                               ; 0.012 V                             ; 4.51e-10 s                 ; 3.91e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; busy           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; done_all       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; fifo_rd_enable ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; valid_out      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.65 V              ; -0.0149 V           ; 0.207 V                              ; 0.176 V                              ; 2.15e-09 s                  ; 2.03e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.65 V             ; -0.0149 V          ; 0.207 V                             ; 0.176 V                             ; 2.15e-09 s                 ; 2.03e-09 s                 ; No                        ; Yes                       ;
; dout[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; dout[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; dout[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; dout[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; dout[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; dout[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; dout[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; dout[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; dout[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; dout[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; dout[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; dout[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; dout[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; fifo_wr_enable ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_NCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.63 V                       ; 2.09e-09 V                   ; 3.33 V              ; -0.207 V            ; 0.732 V                              ; 0.246 V                              ; 7.99e-11 s                  ; 1.55e-10 s                  ; No                         ; Yes                        ; 2.63 V                      ; 2.09e-09 V                  ; 3.33 V             ; -0.207 V           ; 0.732 V                             ; 0.246 V                             ; 7.99e-11 s                 ; 1.55e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.44e-09 V                   ; 2.77 V              ; -0.0664 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.04e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.44e-09 V                  ; 2.77 V             ; -0.0664 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.04e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; clk        ; clk      ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; clk        ; clk      ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 331      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 331      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 20    ; 20   ;
; Unconstrained Input Port Paths  ; 2762  ; 2762 ;
; Unconstrained Output Ports      ; 18    ; 18   ;
; Unconstrained Output Port Paths ; 18    ; 18   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Nov 17 16:35:23 2025
Info: Command: quartus_sta nttParametric -c nttParametric
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'nttParametric.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 100C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -53.660
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -53.660    -11898.904 clk 
Info (332146): Worst-case hold slack is 0.241
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.241         0.000 clk 
Info (332146): Worst-case recovery slack is -3.036
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.036      -695.529 clk 
Info (332146): Worst-case removal slack is 1.615
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.615         0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000     -5187.300 clk 
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -45.932
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -45.932    -10205.392 clk 
Info (332146): Worst-case hold slack is 0.247
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.247         0.000 clk 
Info (332146): Worst-case recovery slack is -2.504
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.504      -572.197 clk 
Info (332146): Worst-case removal slack is 1.401
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.401         0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000     -5158.020 clk 
Info: Analyzing Fast 1200mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -24.618
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -24.618     -4195.930 clk 
Info (332146): Worst-case hold slack is 0.077
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.077         0.000 clk 
Info (332146): Worst-case recovery slack is -0.983
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.983      -164.944 clk 
Info (332146): Worst-case removal slack is 0.744
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.744         0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000     -3096.932 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 574 megabytes
    Info: Processing ended: Mon Nov 17 16:35:31 2025
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


