<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 10:13</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/Hexagon/HexagonCopyToCombine.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L127'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===------- HexagonCopyToCombine.cpp - Hexagon Copy-To-Combine Pass ------===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This pass replaces transfer instructions by combine instructions.</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// We walk along a basic block and look for two combinable instructions and try</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// to move them together. If we can move them next to each other we do so and</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// replace them with a combine instruction.</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;HexagonInstrInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;HexagonSubtarget.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/DenseMap.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/DenseSet.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineBasicBlock.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFunction.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFunctionPass.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineInstr.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineInstrBuilder.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/Passes.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Pass.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/CodeGen.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/CommandLine.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/Debug.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/raw_ostream.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Target/TargetMachine.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define DEBUG_TYPE &quot;hexagon-copy-combine&quot;</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;bool&gt;</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    IsCombinesDisabled(&quot;disable-merge-into-combines&quot;, cl::Hidden,</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                       cl::desc(&quot;Disable merging into combines&quot;));</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;bool&gt;</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    IsConst64Disabled(&quot;disable-const64&quot;, cl::Hidden,</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                      cl::desc(&quot;Disable generation of const64&quot;));</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>cl::opt&lt;unsigned&gt;</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MaxNumOfInstsBetweenNewValueStoreAndTFR(&quot;max-num-inst-between-tfr-and-nv-store&quot;,</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                   cl::Hidden, cl::init(4),</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                   cl::desc(&quot;Maximum distance between a tfr feeding a store we &quot;</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            &quot;consider the store still to be newifiable&quot;));</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace llvm {</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  FunctionPass *createHexagonCopyToCombine();</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void initializeHexagonCopyToCombinePass(PassRegistry&amp;);</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace {</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class HexagonCopyToCombine : public MachineFunctionPass  {</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const HexagonInstrInfo *TII;</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const TargetRegisterInfo *TRI;</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const HexagonSubtarget *ST;</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool ShouldCombineAggressively;</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  DenseSet&lt;MachineInstr *&gt; PotentiallyNewifiableTFR;</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SmallVector&lt;MachineInstr *, 8&gt; DbgMItoMove;</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static char ID;</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='covered-line'><pre>1.34k</pre></td><td class='code'><pre>  HexagonCopyToCombine() : MachineFunctionPass(ID) {}</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>  void getAnalysisUsage(AnalysisUsage &amp;AU) const override {</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>    MachineFunctionPass::getAnalysisUsage(AU);</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>  StringRef getPassName() const override {</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>    return &quot;Hexagon Copy-To-Combine Pass&quot;;</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool runOnMachineFunction(MachineFunction &amp;Fn) override;</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>  MachineFunctionProperties getRequiredProperties() const override {</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>    return MachineFunctionProperties().set(</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>        MachineFunctionProperties::Property::NoVRegs);</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>private:</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineInstr *findPairable(MachineInstr &amp;I1, bool &amp;DoInsertAtI1,</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             bool AllowC64);</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void findPotentialNewifiableTFRs(MachineBasicBlock &amp;);</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void combine(MachineInstr &amp;I1, MachineInstr &amp;I2,</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>               MachineBasicBlock::iterator &amp;MI, bool DoInsertAtI1,</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>               bool OptForSize);</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool isSafeToMoveTogether(MachineInstr &amp;I1, MachineInstr &amp;I2,</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            unsigned I1DestReg, unsigned I2DestReg,</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            bool &amp;DoInsertAtI1);</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void emitCombineRR(MachineBasicBlock::iterator &amp;Before, unsigned DestReg,</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                     MachineOperand &amp;HiOperand, MachineOperand &amp;LoOperand);</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void emitCombineRI(MachineBasicBlock::iterator &amp;Before, unsigned DestReg,</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                     MachineOperand &amp;HiOperand, MachineOperand &amp;LoOperand);</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void emitCombineIR(MachineBasicBlock::iterator &amp;Before, unsigned DestReg,</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                     MachineOperand &amp;HiOperand, MachineOperand &amp;LoOperand);</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void emitCombineII(MachineBasicBlock::iterator &amp;Before, unsigned DestReg,</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                     MachineOperand &amp;HiOperand, MachineOperand &amp;LoOperand);</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void emitConst64(MachineBasicBlock::iterator &amp;Before, unsigned DestReg,</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                   MachineOperand &amp;HiOperand, MachineOperand &amp;LoOperand);</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // End anonymous namespace.</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>char HexagonCopyToCombine::ID = 0;</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>INITIALIZE_PASS(HexagonCopyToCombine, &quot;hexagon-copy-combine&quot;,</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                &quot;Hexagon Copy-To-Combine Pass&quot;, false, false)</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool isCombinableInstType(MachineInstr &amp;MI, const HexagonInstrInfo *TII,</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='covered-line'><pre>96.7k</pre></td><td class='code'><pre>                                 bool ShouldCombineAggressively) {</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='covered-line'><pre>96.7k</pre></td><td class='code'><pre>  switch (MI.getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='covered-line'><pre>2.35k</pre></td><td class='code'><pre>  case Hexagon::A2_tfr: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L128' href='#L128'><span>128:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.35k</span>, <span class='None'>False</span>: <span class='covered-line'>94.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // A COPY instruction can be combined if its arguments are IntRegs (32bit).</pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='covered-line'><pre>2.35k</pre></td><td class='code'><pre>    const MachineOperand &amp;Op0 = MI.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='covered-line'><pre>2.35k</pre></td><td class='code'><pre>    const MachineOperand &amp;Op1 = MI.getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='covered-line'><pre>2.35k</pre></td><td class='code'><pre>    assert(Op0.isReg() &amp;&amp; Op1.isReg());</pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='covered-line'><pre>2.35k</pre></td><td class='code'><pre>    Register DestReg = Op0.getReg();</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='covered-line'><pre>2.35k</pre></td><td class='code'><pre>    Register SrcReg = Op1.getReg();</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='covered-line'><pre>2.35k</pre></td><td class='code'><pre>    return Hexagon::IntRegsRegClass.contains(DestReg) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L136' href='#L136'><span>136:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.35k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='covered-line'><pre>2.35k</pre></td><td class='code'><pre>           Hexagon::IntRegsRegClass.contains(SrcReg);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L137' href='#L137'><span>137:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.35k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L136'><span>136:12</span></a></span>) to (<span class='line-number'><a href='#L136'><span>137:53</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (136:12)
     Condition C2 --> (137:12)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='covered-line'><pre>2.35k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='covered-line'><pre>7.33k</pre></td><td class='code'><pre>  case Hexagon::A2_tfrsi: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L140' href='#L140'><span>140:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.33k</span>, <span class='None'>False</span>: <span class='covered-line'>89.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // A transfer-immediate can be combined if its argument is a signed 8bit</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // value.</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='covered-line'><pre>7.33k</pre></td><td class='code'><pre>    const MachineOperand &amp;Op0 = MI.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='covered-line'><pre>7.33k</pre></td><td class='code'><pre>    const MachineOperand &amp;Op1 = MI.getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>7.33k</pre></td><td class='code'><pre>    assert(Op0.isReg());</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='covered-line'><pre>7.33k</pre></td><td class='code'><pre>    Register DestReg = Op0.getReg();</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Ensure that TargetFlags are MO_NO_FLAG for a global. This is a</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // workaround for an ABI bug that prevents GOT relocations on combine</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // instructions</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='covered-line'><pre>7.33k</pre></td><td class='code'><pre>    if (!Op1.isImm() &amp;&amp; <div class='tooltip'>Op1.getTargetFlags() != HexagonII::MO_NO_FLAG<span class='tooltip-content'>2.11k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L151' href='#L151'><span>151:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.11k</span>, <span class='None'>False</span>: <span class='covered-line'>5.21k</span>]
  Branch (<span class='line-number'><a name='L151' href='#L151'><span>151:25</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.11k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L151'><span>151:9</span></a></span>) to (<span class='line-number'><a href='#L151'><span>151:70</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (151:9)
     Condition C2 --> (151:25)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Only combine constant extended A2_tfrsi if we are in aggressive mode.</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='covered-line'><pre>7.33k</pre></td><td class='code'><pre>    bool NotExt = Op1.isImm() &amp;&amp; <div class='tooltip'>isInt&lt;8&gt;(Op1.getImm())<span class='tooltip-content'>5.21k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L155' href='#L155'><span>155:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.21k</span>, <span class='None'>False</span>: <span class='covered-line'>2.11k</span>]
  Branch (<span class='line-number'><a name='L155' href='#L155'><span>155:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.88k</span>, <span class='None'>False</span>: <span class='covered-line'>1.32k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L155'><span>155:19</span></a></span>) to (<span class='line-number'><a href='#L155'><span>155:56</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (155:19)
     Condition C2 --> (155:34)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='covered-line'><pre>7.33k</pre></td><td class='code'><pre>    return Hexagon::IntRegsRegClass.contains(DestReg) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L156' href='#L156'><span>156:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.33k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='covered-line'><pre>7.33k</pre></td><td class='code'><pre>           (ShouldCombineAggressively || <div class='tooltip'>NotExt<span class='tooltip-content'>363</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L157' href='#L157'><span>157:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.96k</span>, <span class='None'>False</span>: <span class='covered-line'>363</span>]
  Branch (<span class='line-number'><a name='L157' href='#L157'><span>157:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>211</span>, <span class='None'>False</span>: <span class='covered-line'>152</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L156'><span>156:12</span></a></span>) to (<span class='line-number'><a href='#L156'><span>157:49</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (156:12)
     Condition C2 --> (157:13)
     Condition C3 --> (157:42)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { T,  F,  F  = F      }
  2 { T,  T,  -  = T      }
  3 { T,  F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>7.33k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='covered-line'><pre>966</pre></td><td class='code'><pre>  case Hexagon::V6_vassign:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L160' href='#L160'><span>160:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>966</span>, <span class='None'>False</span>: <span class='covered-line'>95.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='covered-line'><pre>966</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='covered-line'><pre>86.0k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L163' href='#L163'><span>163:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>86.0k</span>, <span class='None'>False</span>: <span class='covered-line'>10.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='covered-line'><pre>86.0k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='covered-line'><pre>96.7k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='covered-line'><pre>86.0k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='covered-line'><pre>96.7k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='covered-line'><pre>2.17k</pre></td><td class='code'><pre>template &lt;unsigned N&gt; static bool isGreaterThanNBitTFRI(const MachineInstr &amp;I) {</pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='covered-line'><pre>2.17k</pre></td><td class='code'><pre>  if (I.getOpcode() == Hexagon::TFRI64_V4 ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L171' href='#L171'><span>171:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.31k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L171' href='#L171'><span>171:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>231</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L171' href='#L171'><span>171:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>630</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='covered-line'><pre>2.17k</pre></td><td class='code'><pre>      I.getOpcode() == Hexagon::A2_tfrsi) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L172' href='#L172'><span>172:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>871</span>, <span class='None'>False</span>: <span class='covered-line'>444</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L172' href='#L172'><span>172:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>225</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L172' href='#L172'><span>172:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>393</span>, <span class='None'>False</span>: <span class='covered-line'>237</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L171'><span>171:7</span></a></span>) to (<span class='line-number'><a href='#L171'><span>172:41</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (171:7)
     Condition C2 --> (172:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L171'><span>171:7</span></a></span>) to (<span class='line-number'><a href='#L171'><span>172:41</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (171:7)
     Condition C2 --> (172:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L171'><span>171:7</span></a></span>) to (<span class='line-number'><a href='#L171'><span>172:41</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (171:7)
     Condition C2 --> (172:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='covered-line'><pre>1.48k</pre></td><td class='code'><pre>    const MachineOperand &amp;Op = I.getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>1.48k</pre></td><td class='code'><pre>    return !Op.isImm() || <div class='tooltip'>!isInt&lt;N&gt;(Op.getImm())<span class='tooltip-content'>1.20k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L174' href='#L174'><span>174:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>141</span>, <span class='None'>False</span>: <span class='covered-line'>730</span>]
  Branch (<span class='line-number'><a name='L174' href='#L174'><span>174:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>158</span>, <span class='None'>False</span>: <span class='covered-line'>572</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L174' href='#L174'><span>174:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>121</span>, <span class='None'>False</span>: <span class='covered-line'>104</span>]
  Branch (<span class='line-number'><a name='L174' href='#L174'><span>174:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49</span>, <span class='None'>False</span>: <span class='covered-line'>55</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L174' href='#L174'><span>174:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21</span>, <span class='None'>False</span>: <span class='covered-line'>372</span>]
  Branch (<span class='line-number'><a name='L174' href='#L174'><span>174:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='None'>False</span>: <span class='covered-line'>336</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L174'><span>174:12</span></a></span>) to (<span class='line-number'><a href='#L174'><span>174:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (174:12)
     Condition C2 --> (174:27)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L174'><span>174:12</span></a></span>) to (<span class='line-number'><a href='#L174'><span>174:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (174:12)
     Condition C2 --> (174:27)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L174'><span>174:12</span></a></span>) to (<span class='line-number'><a href='#L174'><span>174:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (174:12)
     Condition C2 --> (174:27)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='covered-line'><pre>1.48k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='covered-line'><pre>687</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='covered-line'><pre>2.17k</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>HexagonCopyToCombine.cpp:bool isGreaterThanNBitTFRI&lt;8u&gt;(llvm::MachineInstr const&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>template &lt;unsigned N&gt; static bool isGreaterThanNBitTFRI(const MachineInstr &amp;I) {</pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>  if (I.getOpcode() == Hexagon::TFRI64_V4 ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L171' href='#L171'><span>171:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.31k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>      I.getOpcode() == Hexagon::A2_tfrsi) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L172' href='#L172'><span>172:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>871</span>, <span class='None'>False</span>: <span class='covered-line'>444</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L171'><span>171:7</span></a></span>) to (<span class='line-number'><a href='#L171'><span>172:41</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (171:7)
     Condition C2 --> (172:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='covered-line'><pre>871</pre></td><td class='code'><pre>    const MachineOperand &amp;Op = I.getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>871</pre></td><td class='code'><pre>    return !Op.isImm() || <div class='tooltip'>!isInt&lt;N&gt;(Op.getImm())<span class='tooltip-content'>730</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L174' href='#L174'><span>174:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>141</span>, <span class='None'>False</span>: <span class='covered-line'>730</span>]
  Branch (<span class='line-number'><a name='L174' href='#L174'><span>174:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>158</span>, <span class='None'>False</span>: <span class='covered-line'>572</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L174'><span>174:12</span></a></span>) to (<span class='line-number'><a href='#L174'><span>174:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (174:12)
     Condition C2 --> (174:27)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='covered-line'><pre>871</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='covered-line'><pre>444</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>HexagonCopyToCombine.cpp:bool isGreaterThanNBitTFRI&lt;6u&gt;(llvm::MachineInstr const&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='covered-line'><pre>231</pre></td><td class='code'><pre>template &lt;unsigned N&gt; static bool isGreaterThanNBitTFRI(const MachineInstr &amp;I) {</pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='covered-line'><pre>231</pre></td><td class='code'><pre>  if (I.getOpcode() == Hexagon::TFRI64_V4 ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L171' href='#L171'><span>171:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>231</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='covered-line'><pre>231</pre></td><td class='code'><pre>      I.getOpcode() == Hexagon::A2_tfrsi) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L172' href='#L172'><span>172:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>225</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L171'><span>171:7</span></a></span>) to (<span class='line-number'><a href='#L171'><span>172:41</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (171:7)
     Condition C2 --> (172:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='covered-line'><pre>225</pre></td><td class='code'><pre>    const MachineOperand &amp;Op = I.getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>225</pre></td><td class='code'><pre>    return !Op.isImm() || <div class='tooltip'>!isInt&lt;N&gt;(Op.getImm())<span class='tooltip-content'>104</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L174' href='#L174'><span>174:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>121</span>, <span class='None'>False</span>: <span class='covered-line'>104</span>]
  Branch (<span class='line-number'><a name='L174' href='#L174'><span>174:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49</span>, <span class='None'>False</span>: <span class='covered-line'>55</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L174'><span>174:12</span></a></span>) to (<span class='line-number'><a href='#L174'><span>174:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (174:12)
     Condition C2 --> (174:27)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='covered-line'><pre>225</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='covered-line'><pre>231</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>HexagonCopyToCombine.cpp:bool isGreaterThanNBitTFRI&lt;16u&gt;(llvm::MachineInstr const&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='covered-line'><pre>630</pre></td><td class='code'><pre>template &lt;unsigned N&gt; static bool isGreaterThanNBitTFRI(const MachineInstr &amp;I) {</pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='covered-line'><pre>630</pre></td><td class='code'><pre>  if (I.getOpcode() == Hexagon::TFRI64_V4 ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L171' href='#L171'><span>171:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>630</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='covered-line'><pre>630</pre></td><td class='code'><pre>      I.getOpcode() == Hexagon::A2_tfrsi) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L172' href='#L172'><span>172:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>393</span>, <span class='None'>False</span>: <span class='covered-line'>237</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L171'><span>171:7</span></a></span>) to (<span class='line-number'><a href='#L171'><span>172:41</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (171:7)
     Condition C2 --> (172:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='covered-line'><pre>393</pre></td><td class='code'><pre>    const MachineOperand &amp;Op = I.getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>393</pre></td><td class='code'><pre>    return !Op.isImm() || <div class='tooltip'>!isInt&lt;N&gt;(Op.getImm())<span class='tooltip-content'>372</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L174' href='#L174'><span>174:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21</span>, <span class='None'>False</span>: <span class='covered-line'>372</span>]
  Branch (<span class='line-number'><a name='L174' href='#L174'><span>174:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='None'>False</span>: <span class='covered-line'>336</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L174'><span>174:12</span></a></span>) to (<span class='line-number'><a href='#L174'><span>174:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (174:12)
     Condition C2 --> (174:27)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='covered-line'><pre>393</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='covered-line'><pre>237</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='covered-line'><pre>630</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// areCombinableOperations - Returns true if the two instruction can be merge</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// into a combine (ignoring register constraints).</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool areCombinableOperations(const TargetRegisterInfo *TRI,</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                    MachineInstr &amp;HighRegInst,</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>781</pre></td><td class='code'><pre>                                    MachineInstr &amp;LowRegInst, bool AllowC64) {</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='covered-line'><pre>781</pre></td><td class='code'><pre>  unsigned HiOpc = HighRegInst.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='covered-line'><pre>781</pre></td><td class='code'><pre>  unsigned LoOpc = LowRegInst.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='covered-line'><pre>1.56k</pre></td><td class='code'><pre>  auto verifyOpc = [](unsigned Opc) -&gt; void {</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='covered-line'><pre>1.56k</pre></td><td class='code'><pre>    switch (Opc) {</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='covered-line'><pre>458</pre></td><td class='code'><pre>      case Hexagon::A2_tfr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L189' href='#L189'><span>189:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>458</span>, <span class='None'>False</span>: <span class='covered-line'>1.10k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>      case Hexagon::A2_tfrsi:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L190' href='#L190'><span>190:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.01k</span>, <span class='None'>False</span>: <span class='covered-line'>548</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='covered-line'><pre>1.56k</pre></td><td class='code'><pre>      case Hexagon::V6_vassign:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L191' href='#L191'><span>191:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>90</span>, <span class='None'>False</span>: <span class='covered-line'>1.47k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='covered-line'><pre>1.56k</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L193' href='#L193'><span>193:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.56k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        </span><span class='red'>llvm_unreachable</span>(&quot;Unexpected opcode&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='covered-line'><pre>1.56k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='covered-line'><pre>1.56k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='covered-line'><pre>781</pre></td><td class='code'><pre>  verifyOpc(HiOpc);</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='covered-line'><pre>781</pre></td><td class='code'><pre>  verifyOpc(LoOpc);</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>781</pre></td><td class='code'><pre>  if (HiOpc == Hexagon::V6_vassign || <div class='tooltip'>LoOpc == Hexagon::V6_vassign<span class='tooltip-content'>736</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L200' href='#L200'><span>200:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45</span>, <span class='None'>False</span>: <span class='covered-line'>736</span>]
  Branch (<span class='line-number'><a name='L200' href='#L200'><span>200:39</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>736</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L200'><span>200:7</span></a></span>) to (<span class='line-number'><a href='#L200'><span>200:67</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (200:7)
     Condition C2 --> (200:39)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>    return HiOpc == LoOpc;</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>736</pre></td><td class='code'><pre>  if (!AllowC64) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L203' href='#L203'><span>203:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>687</span>, <span class='None'>False</span>: <span class='covered-line'>49</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // There is no combine of two constant extended values.</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='covered-line'><pre>687</pre></td><td class='code'><pre>    if (isGreaterThanNBitTFRI&lt;8&gt;(HighRegInst) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L205' href='#L205'><span>205:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>231</span>, <span class='None'>False</span>: <span class='covered-line'>456</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>687</pre></td><td class='code'><pre>        <div class='tooltip'>isGreaterThanNBitTFRI&lt;6&gt;(LowRegInst)<span class='tooltip-content'>231</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L206' href='#L206'><span>206:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>170</span>, <span class='None'>False</span>: <span class='covered-line'>61</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L205'><span>205:9</span></a></span>) to (<span class='line-number'><a href='#L205'><span>206:45</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (205:9)
     Condition C2 --> (206:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>170</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>687</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // There is a combine of two constant extended values into CONST64,</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // provided both constants are true immediates.</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>566</pre></td><td class='code'><pre>  if (isGreaterThanNBitTFRI&lt;16&gt;(HighRegInst) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L212' href='#L212'><span>212:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>47</span>, <span class='None'>False</span>: <span class='covered-line'>519</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>566</pre></td><td class='code'><pre>      <div class='tooltip'>isGreaterThanNBitTFRI&lt;16&gt;(LowRegInst)<span class='tooltip-content'>47</span></div> &amp;&amp; <div class='tooltip'>!IsConst64Disabled<span class='tooltip-content'>6</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L213' href='#L213'><span>213:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>41</span>]
  Branch (<span class='line-number'><a name='L213' href='#L213'><span>213:48</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L212'><span>212:7</span></a></span>) to (<span class='line-number'><a href='#L212'><span>213:66</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (212:7)
     Condition C2 --> (213:7)
     Condition C3 --> (213:48)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    return (HighRegInst.getOperand(1).isImm() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L214' href='#L214'><span>214:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>            <div class='tooltip'>LowRegInst.getOperand(1).isImm()<span class='tooltip-content'>2</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L215' href='#L215'><span>215:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L214'><span>214:13</span></a></span>) to (<span class='line-number'><a href='#L214'><span>215:45</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (214:13)
     Condition C2 --> (215:13)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // There is no combine of two constant extended values, unless handled above</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Make both 8-bit size checks to allow both combine (#,##) and combine(##,#)</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>561</pre></td><td class='code'><pre>  if (isGreaterThanNBitTFRI&lt;8&gt;(HighRegInst) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L219' href='#L219'><span>219:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>67</span>, <span class='None'>False</span>: <span class='covered-line'>494</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='covered-line'><pre>561</pre></td><td class='code'><pre>      <div class='tooltip'>isGreaterThanNBitTFRI&lt;8&gt;(LowRegInst)<span class='tooltip-content'>67</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L220' href='#L220'><span>220:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>66</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L219'><span>219:7</span></a></span>) to (<span class='line-number'><a href='#L219'><span>220:43</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (219:7)
     Condition C2 --> (220:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='covered-line'><pre>560</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='covered-line'><pre>561</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='covered-line'><pre>1.04k</pre></td><td class='code'><pre>static bool isEvenReg(unsigned Reg) {</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='covered-line'><pre>1.04k</pre></td><td class='code'><pre>  assert(Register::isPhysicalRegister(Reg));</pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='covered-line'><pre>1.04k</pre></td><td class='code'><pre>  if (Hexagon::IntRegsRegClass.contains(Reg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L228' href='#L228'><span>228:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>981</span>, <span class='None'>False</span>: <span class='covered-line'>61</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='covered-line'><pre>981</pre></td><td class='code'><pre>    return (Reg - Hexagon::R0) % 2 == 0;</pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='covered-line'><pre>61</pre></td><td class='code'><pre>  if (Hexagon::HvxVRRegClass.contains(Reg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L230' href='#L230'><span>230:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>61</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='covered-line'><pre>61</pre></td><td class='code'><pre>    return (Reg - Hexagon::V0) % 2 == 0;</pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>llvm_unreachable</span><span class='red'>(&quot;Invalid register&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>static void removeKillInfo(MachineInstr &amp;MI, unsigned RegNotKilled) {</pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  for (MachineOperand &amp;Op : MI.operands())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L236' href='#L236'><span>236:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    if (Op.isReg() &amp;&amp; <div class='tooltip'>Op.getReg() == RegNotKilled<span class='tooltip-content'>4</span></div> &amp;&amp; <div class='tooltip'>Op.isKill()<span class='tooltip-content'>2</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L237' href='#L237'><span>237:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
  Branch (<span class='line-number'><a name='L237' href='#L237'><span>237:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
  Branch (<span class='line-number'><a name='L237' href='#L237'><span>237:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
  Branch (<span class='line-number'><a name='L237' href='#L237'><span>237:54</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L237'><span>237:9</span></a></span>) to (<span class='line-number'><a href='#L237'><span>237:65</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (237:9)
     Condition C2 --> (237:23)
     Condition C3 --> (237:54)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      Op.setIsKill(false);</pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Returns true if it is unsafe to move a copy instruction from \p UseReg to</pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \p DestReg over the instruction \p MI.</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool isUnsafeToMoveAcross(MachineInstr &amp;MI, unsigned UseReg,</pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                 unsigned DestReg,</pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='covered-line'><pre>2.28k</pre></td><td class='code'><pre>                                 const TargetRegisterInfo *TRI) {</pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='covered-line'><pre>2.28k</pre></td><td class='code'><pre>  return (UseReg &amp;&amp; <div class='tooltip'>(MI.modifiesRegister(UseReg, TRI))<span class='tooltip-content'>291</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L246' href='#L246'><span>246:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>291</span>, <span class='None'>False</span>: <span class='covered-line'>1.99k</span>]
  Branch (<span class='line-number'><a name='L246' href='#L246'><span>246:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>50</span>, <span class='None'>False</span>: <span class='covered-line'>241</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='covered-line'><pre>2.28k</pre></td><td class='code'><pre>         <div class='tooltip'>MI.modifiesRegister(DestReg, TRI)<span class='tooltip-content'>2.23k</span></div> || <div class='tooltip'>MI.readsRegister(DestReg, TRI)<span class='tooltip-content'>2.23k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L247' href='#L247'><span>247:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.23k</span>]
  Branch (<span class='line-number'><a name='L247' href='#L247'><span>247:47</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>102</span>, <span class='None'>False</span>: <span class='covered-line'>2.13k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='covered-line'><pre>2.28k</pre></td><td class='code'><pre>         <div class='tooltip'>MI.hasUnmodeledSideEffects()<span class='tooltip-content'>2.13k</span></div> || <div class='tooltip'>MI.isInlineAsm()<span class='tooltip-content'>2.12k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L248' href='#L248'><span>248:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>2.12k</span>]
  Branch (<span class='line-number'><a name='L248' href='#L248'><span>248:42</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.12k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='covered-line'><pre>2.28k</pre></td><td class='code'><pre>         <div class='tooltip'>MI.isMetaInstruction()<span class='tooltip-content'>2.12k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L249' href='#L249'><span>249:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.12k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='covered-line'><pre>2.28k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='covered-line'><pre>704</pre></td><td class='code'><pre>static Register UseReg(const MachineOperand&amp; MO) {</pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='covered-line'><pre>704</pre></td><td class='code'><pre>  return MO.isReg() ? <div class='tooltip'>MO.getReg()<span class='tooltip-content'>310</span></div> : <div class='tooltip'>Register()<span class='tooltip-content'>394</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L253' href='#L253'><span>253:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>310</span>, <span class='None'>False</span>: <span class='covered-line'>394</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='covered-line'><pre>704</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// isSafeToMoveTogether - Returns true if it is safe to move I1 next to I2 such</pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// that the two instructions can be paired in a combine.</pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool HexagonCopyToCombine::isSafeToMoveTogether(MachineInstr &amp;I1,</pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                MachineInstr &amp;I2,</pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                unsigned I1DestReg,</pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                unsigned I2DestReg,</pre></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='covered-line'><pre>606</pre></td><td class='code'><pre>                                                bool &amp;DoInsertAtI1) {</pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='covered-line'><pre>606</pre></td><td class='code'><pre>  Register I2UseReg = UseReg(I2.getOperand(1));</pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // It is not safe to move I1 and I2 into one combine if I2 has a true</pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // dependence on I1.</pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='covered-line'><pre>606</pre></td><td class='code'><pre>  if (I2UseReg &amp;&amp; <div class='tooltip'>I1.modifiesRegister(I2UseReg, TRI)<span class='tooltip-content'>263</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L267' href='#L267'><span>267:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>263</span>, <span class='None'>False</span>: <span class='covered-line'>343</span>]
  Branch (<span class='line-number'><a name='L267' href='#L267'><span>267:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>249</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L267'><span>267:7</span></a></span>) to (<span class='line-number'><a href='#L267'><span>267:53</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (267:7)
     Condition C2 --> (267:19)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='covered-line'><pre>592</pre></td><td class='code'><pre>  bool isSafe = true;</pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // First try to move I2 towards I1.</pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='covered-line'><pre>592</pre></td><td class='code'><pre>  {</pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // A reverse_iterator instantiated like below starts before I2, and I1</pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // respectively.</pre></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Look at instructions I in between I2 and (excluding) I1.</pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='covered-line'><pre>592</pre></td><td class='code'><pre>    MachineBasicBlock::reverse_iterator I = ++I2.getIterator().getReverse();</pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='covered-line'><pre>592</pre></td><td class='code'><pre>    MachineBasicBlock::reverse_iterator End = I1.getIterator().getReverse();</pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // At 03 we got better results (dhrystone!) by being more conservative.</pre></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='covered-line'><pre>592</pre></td><td class='code'><pre>    if (!ShouldCombineAggressively)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L280' href='#L280'><span>280:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>62</span>, <span class='None'>False</span>: <span class='covered-line'>530</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>      End = ++I1.getIterator().getReverse();</pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If I2 kills its operand and we move I2 over an instruction that also</pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // uses I2&apos;s use reg we need to modify that (first) instruction to now kill</pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // this reg.</pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='covered-line'><pre>592</pre></td><td class='code'><pre>    unsigned KilledOperand = 0;</pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='covered-line'><pre>592</pre></td><td class='code'><pre>    if (I2.killsRegister(I2UseReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L286' href='#L286'><span>286:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>130</span>, <span class='None'>False</span>: <span class='covered-line'>462</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='covered-line'><pre>130</pre></td><td class='code'><pre>      KilledOperand = I2UseReg;</pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='covered-line'><pre>592</pre></td><td class='code'><pre>    MachineInstr *KillingInstr = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='covered-line'><pre>2.44k</pre></td><td class='code'><pre>    for (; I != End; <div class='tooltip'>++I<span class='tooltip-content'>1.84k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L290' href='#L290'><span>290:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.94k</span>, <span class='None'>False</span>: <span class='covered-line'>494</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If the intervening instruction I:</pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //   * modifies I2&apos;s use reg</pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //   * modifies I2&apos;s def reg</pre></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //   * reads I2&apos;s def reg</pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //   * or has unmodelled side effects</pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // we can&apos;t move I2 across it.</pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='covered-line'><pre>1.94k</pre></td><td class='code'><pre>      if (I-&gt;isDebugInstr())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L297' href='#L297'><span>297:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>1.94k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='covered-line'><pre>1.94k</pre></td><td class='code'><pre>      if (isUnsafeToMoveAcross(*I, I2UseReg, I2DestReg, TRI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L300' href='#L300'><span>300:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>98</span>, <span class='None'>False</span>: <span class='covered-line'>1.84k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>        isSafe = false;</pre></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Update first use of the killed operand.</pre></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>      if (!KillingInstr &amp;&amp; KilledOperand &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L306' href='#L306'><span>306:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.84k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L306' href='#L306'><span>306:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>80</span>, <span class='None'>False</span>: <span class='covered-line'>1.76k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>          <div class='tooltip'>I-&gt;readsRegister(KilledOperand, TRI)<span class='tooltip-content'>80</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L307' href='#L307'><span>307:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>79</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L306'><span>306:11</span></a></span>) to (<span class='line-number'><a href='#L306'><span>307:47</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (306:11)
     Condition C2 --> (306:28)
     Condition C3 --> (307:11)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { T,  F,  -  = F      }
  2 { T,  T,  F  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,3)
  C3-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        KillingInstr = &amp;*I;</pre></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='covered-line'><pre>592</pre></td><td class='code'><pre>    if (isSafe) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L310' href='#L310'><span>310:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>494</span>, <span class='None'>False</span>: <span class='covered-line'>98</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Update the intermediate instruction to with the kill flag.</pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='covered-line'><pre>494</pre></td><td class='code'><pre>      if (KillingInstr) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L312' href='#L312'><span>312:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>493</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        bool Added = KillingInstr-&gt;addRegisterKilled(KilledOperand, TRI, true);</pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        (void)Added; // suppress compiler warning</pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        assert(Added &amp;&amp; &quot;Must successfully update kill flag&quot;);</pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        removeKillInfo(I2, KilledOperand);</pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='covered-line'><pre>494</pre></td><td class='code'><pre>      DoInsertAtI1 = true;</pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='covered-line'><pre>494</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='covered-line'><pre>494</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='covered-line'><pre>592</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Try to move I1 towards I2.</pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>  {</pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Look at instructions I in between I1 and (excluding) I2.</pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>    MachineBasicBlock::iterator I(I1), End(I2);</pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // At O3 we got better results (dhrystone) by being more conservative here.</pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>    if (!ShouldCombineAggressively)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L328' href='#L328'><span>328:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>86</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      End = std::next(MachineBasicBlock::iterator(I2));</pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>    Register I1UseReg = UseReg(I1.getOperand(1));</pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Track killed operands. If we move across an instruction that kills our</pre></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // operand, we need to update the kill information on the moved I1. It kills</pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the operand now.</pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>    MachineInstr *KillingInstr = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>    unsigned KilledOperand = 0;</pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='covered-line'><pre>378</pre></td><td class='code'><pre>    while(++I != End) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L337' href='#L337'><span>337:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>342</span>, <span class='None'>False</span>: <span class='covered-line'>36</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='covered-line'><pre>342</pre></td><td class='code'><pre>      MachineInstr &amp;MI = *I;</pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If the intervening instruction MI:</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //   * modifies I1&apos;s use reg</pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //   * modifies I1&apos;s def reg</pre></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //   * reads I1&apos;s def reg</pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //   * or has unmodelled side effects</pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //   We introduce this special case because llvm has no api to remove a</pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //   kill flag for a register (a removeRegisterKilled() analogous to</pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //   addRegisterKilled) that handles aliased register correctly.</pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //   * or has a killed aliased register use of I1&apos;s use reg</pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //           %d4 = A2_tfrpi 16</pre></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //           %r6 = A2_tfr %r9</pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //           %r8 = KILL %r8, implicit killed %d4</pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //      If we want to move R6 = across the KILL instruction we would have</pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //      to remove the implicit killed %d4 operand. For now, we are</pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //      conservative and disallow the move.</pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // we can&apos;t move I1 across it.</pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='covered-line'><pre>342</pre></td><td class='code'><pre>      if (MI.isDebugInstr()) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L355' href='#L355'><span>355:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>342</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        if (</span><span class='red'>MI.readsRegister(I1DestReg, TRI)</span><span class='red'>) // Move this instruction after I2.</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L356' href='#L356'><span>356:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          </span><span class='red'>DbgMItoMove.push_back(&amp;MI)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        continue;</span></pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='covered-line'><pre>342</pre></td><td class='code'><pre>      if (isUnsafeToMoveAcross(MI, I1UseReg, I1DestReg, TRI) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L361' href='#L361'><span>361:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>62</span>, <span class='None'>False</span>: <span class='covered-line'>280</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // Check for an aliased register kill. Bail out if we see one.</pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='covered-line'><pre>342</pre></td><td class='code'><pre>          <div class='tooltip'>(<span class='tooltip-content'>280</span></div><div class='tooltip'>!MI.killsRegister(I1UseReg)<span class='tooltip-content'>280</span></div> &amp;&amp; <div class='tooltip'>MI.killsRegister(I1UseReg, TRI)<span class='tooltip-content'>279</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L363' href='#L363'><span>363:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>279</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
  Branch (<span class='line-number'><a name='L363' href='#L363'><span>363:43</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>279</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L361'><span>361:11</span></a></span>) to (<span class='line-number'><a href='#L361'><span>363:75</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (361:11)
     Condition C2 --> (363:12)
     Condition C3 --> (363:43)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  -  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  T,  F  = F      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Check for an exact kill (registers match).</pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='covered-line'><pre>280</pre></td><td class='code'><pre>      if (I1UseReg &amp;&amp; <div class='tooltip'>MI.killsRegister(I1UseReg)<span class='tooltip-content'>54</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L367' href='#L367'><span>367:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>54</span>, <span class='None'>False</span>: <span class='covered-line'>226</span>]
  Branch (<span class='line-number'><a name='L367' href='#L367'><span>367:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>53</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L367'><span>367:11</span></a></span>) to (<span class='line-number'><a href='#L367'><span>367:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (367:11)
     Condition C2 --> (367:23)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        assert(!KillingInstr &amp;&amp; &quot;Should only see one killing instruction&quot;);</pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        KilledOperand = I1UseReg;</pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        KillingInstr = &amp;MI;</pre></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='covered-line'><pre>280</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>    if (KillingInstr) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L373' href='#L373'><span>373:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>35</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      removeKillInfo(*KillingInstr, KilledOperand);</pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Update I1 to set the kill flag. This flag will later be picked up by</pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // the new COMBINE instruction.</pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      bool Added = I1.addRegisterKilled(KilledOperand, TRI);</pre></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      (void)Added; // suppress compiler warning</pre></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      assert(Added &amp;&amp; &quot;Must successfully update kill flag&quot;);</pre></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>    DoInsertAtI1 = false;</pre></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// findPotentialNewifiableTFRs - Finds tranfers that feed stores that could be</pre></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// newified. (A use of a 64 bit register define can not be newified)</pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void</pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='covered-line'><pre>9.29k</pre></td><td class='code'><pre>HexagonCopyToCombine::findPotentialNewifiableTFRs(MachineBasicBlock &amp;BB) {</pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='covered-line'><pre>9.29k</pre></td><td class='code'><pre>  DenseMap&lt;unsigned, MachineInstr *&gt; LastDef;</pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='covered-line'><pre>56.0k</pre></td><td class='code'><pre>  for (MachineInstr &amp;MI : BB) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L392' href='#L392'><span>392:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>56.0k</span>, <span class='None'>False</span>: <span class='covered-line'>9.29k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='covered-line'><pre>56.0k</pre></td><td class='code'><pre>    if (MI.isDebugInstr())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L393' href='#L393'><span>393:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>56.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Mark TFRs that feed a potential new value store as such.</pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='covered-line'><pre>56.0k</pre></td><td class='code'><pre>    if (TII-&gt;mayBeNewStore(MI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L397' href='#L397'><span>397:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.59k</span>, <span class='None'>False</span>: <span class='covered-line'>52.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Look for uses of TFR instructions.</pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='covered-line'><pre>11.0k</pre></td><td class='code'><pre>      for (const MachineOperand &amp;Op : MI.operands()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L399' href='#L399'><span>399:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.0k</span>, <span class='None'>False</span>: <span class='covered-line'>3.59k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Skip over anything except register uses.</pre></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='covered-line'><pre>11.0k</pre></td><td class='code'><pre>        if (!Op.isReg() || <div class='tooltip'>!Op.isUse()<span class='tooltip-content'>7.47k</span></div> || <div class='tooltip'>!Op.getReg()<span class='tooltip-content'>7.23k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L401' href='#L401'><span>401:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.83k</span>, <span class='None'>False</span>: <span class='covered-line'>7.23k</span>]
  Branch (<span class='line-number'><a name='L401' href='#L401'><span>401:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.60k</span>, <span class='None'>False</span>: <span class='covered-line'>7.47k</span>]
  Branch (<span class='line-number'><a name='L401' href='#L401'><span>401:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>239</span>, <span class='None'>False</span>: <span class='covered-line'>7.23k</span>]
  Branch (<span class='line-number'><a name='L401' href='#L401'><span>401:43</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>7.23k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L401'><span>401:13</span></a></span>) to (<span class='line-number'><a href='#L401'><span>401:55</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (401:13)
     Condition C2 --> (401:28)
     Condition C3 --> (401:43)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='covered-line'><pre>3.83k</pre></td><td class='code'><pre>          continue;</pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Look for the defining instruction.</pre></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='covered-line'><pre>7.23k</pre></td><td class='code'><pre>        Register Reg = Op.getReg();</pre></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='covered-line'><pre>7.23k</pre></td><td class='code'><pre>        MachineInstr *DefInst = LastDef[Reg];</pre></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='covered-line'><pre>7.23k</pre></td><td class='code'><pre>        if (!DefInst)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L407' href='#L407'><span>407:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.40k</span>, <span class='None'>False</span>: <span class='covered-line'>3.83k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='covered-line'><pre>3.40k</pre></td><td class='code'><pre>          continue;</pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='covered-line'><pre>3.83k</pre></td><td class='code'><pre>        if (!isCombinableInstType(*DefInst, TII, ShouldCombineAggressively))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L409' href='#L409'><span>409:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.76k</span>, <span class='None'>False</span>: <span class='covered-line'>1.06k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>          continue;</pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Only close newifiable stores should influence the decision.</pre></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Ignore the debug instructions in between.</pre></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='covered-line'><pre>1.06k</pre></td><td class='code'><pre>        MachineBasicBlock::iterator It(DefInst);</pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='covered-line'><pre>1.06k</pre></td><td class='code'><pre>        unsigned NumInstsToDef = 0;</pre></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='covered-line'><pre>146k</pre></td><td class='code'><pre>        while (&amp;*It != &amp;MI) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L416' href='#L416'><span>416:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>145k</span>, <span class='None'>False</span>: <span class='covered-line'>1.06k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='covered-line'><pre>145k</pre></td><td class='code'><pre>          if (!It-&gt;isDebugInstr())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L417' href='#L417'><span>417:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>145k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='covered-line'><pre>145k</pre></td><td class='code'><pre>            ++NumInstsToDef;</pre></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='covered-line'><pre>145k</pre></td><td class='code'><pre>          ++It;</pre></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='covered-line'><pre>145k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='covered-line'><pre>1.06k</pre></td><td class='code'><pre>        if (NumInstsToDef &gt; MaxNumOfInstsBetweenNewValueStoreAndTFR)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L422' href='#L422'><span>422:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>757</span>, <span class='None'>False</span>: <span class='covered-line'>310</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='covered-line'><pre>757</pre></td><td class='code'><pre>          continue;</pre></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>        PotentiallyNewifiableTFR.insert(DefInst);</pre></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Skip to next instruction.</pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='covered-line'><pre>3.59k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='covered-line'><pre>3.59k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Put instructions that last defined integer or double registers into the</pre></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // map.</pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='covered-line'><pre>180k</pre></td><td class='code'><pre>    <div class='tooltip'>for (MachineOperand &amp;Op : MI.operands())<span class='tooltip-content'>52.4k</span></div> {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L433' href='#L433'><span>433:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>180k</span>, <span class='None'>False</span>: <span class='covered-line'>52.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='covered-line'><pre>180k</pre></td><td class='code'><pre>      if (Op.isReg()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L434' href='#L434'><span>434:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>150k</span>, <span class='None'>False</span>: <span class='covered-line'>30.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='covered-line'><pre>150k</pre></td><td class='code'><pre>        if (!Op.isDef() || <div class='tooltip'>!Op.getReg()<span class='tooltip-content'>63.1k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L435' href='#L435'><span>435:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>87.5k</span>, <span class='None'>False</span>: <span class='covered-line'>63.1k</span>]
  Branch (<span class='line-number'><a name='L435' href='#L435'><span>435:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>87.5k</span>, <span class='None'>False</span>: <span class='covered-line'>63.1k</span>]
  Branch (<span class='line-number'><a name='L435' href='#L435'><span>435:28</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>63.1k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L435'><span>435:13</span></a></span>) to (<span class='line-number'><a href='#L435'><span>435:40</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (435:13)
     Condition C2 --> (435:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='covered-line'><pre>87.5k</pre></td><td class='code'><pre>          continue;</pre></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='covered-line'><pre>63.1k</pre></td><td class='code'><pre>        Register Reg = Op.getReg();</pre></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='covered-line'><pre>63.1k</pre></td><td class='code'><pre>        if (Hexagon::DoubleRegsRegClass.contains(Reg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L438' href='#L438'><span>438:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.00k</span>, <span class='None'>False</span>: <span class='covered-line'>57.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='covered-line'><pre>6.00k</pre></td><td class='code'><pre>          for (MCPhysReg SubReg : TRI-&gt;subregs(Reg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L439' href='#L439'><span>439:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.0k</span>, <span class='None'>False</span>: <span class='covered-line'>6.00k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='covered-line'><pre>12.0k</pre></td><td class='code'><pre>            LastDef[SubReg] = &amp;MI;</pre></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='covered-line'><pre>57.1k</pre></td><td class='code'><pre>        } else if (Hexagon::IntRegsRegClass.contains(Reg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L441' href='#L441'><span>441:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29.1k</span>, <span class='None'>False</span>: <span class='covered-line'>28.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='covered-line'><pre>29.1k</pre></td><td class='code'><pre>          LastDef[Reg] = &amp;MI;</pre></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='covered-line'><pre>63.1k</pre></td><td class='code'><pre>      } else <div class='tooltip'>if (<span class='tooltip-content'>30.1k</span></div><div class='tooltip'>Op.isRegMask()<span class='tooltip-content'>30.1k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L443' href='#L443'><span>443:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.07k</span>, <span class='None'>False</span>: <span class='covered-line'>29.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='covered-line'><pre>1.07k</pre></td><td class='code'><pre>        for (unsigned Reg : Hexagon::IntRegsRegClass)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L444' href='#L444'><span>444:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34.4k</span>, <span class='None'>False</span>: <span class='covered-line'>1.07k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='covered-line'><pre>34.4k</pre></td><td class='code'><pre>          if (Op.clobbersPhysReg(Reg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L445' href='#L445'><span>445:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.5k</span>, <span class='None'>False</span>: <span class='covered-line'>12.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='covered-line'><pre>21.5k</pre></td><td class='code'><pre>            LastDef[Reg] = &amp;MI;</pre></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='covered-line'><pre>1.07k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='covered-line'><pre>180k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='covered-line'><pre>52.4k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='covered-line'><pre>9.29k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='covered-line'><pre>6.29k</pre></td><td class='code'><pre>bool HexagonCopyToCombine::runOnMachineFunction(MachineFunction &amp;MF) {</pre></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='covered-line'><pre>6.29k</pre></td><td class='code'><pre>  if (skipFunction(MF.getFunction()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L453' href='#L453'><span>453:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>73</span>, <span class='None'>False</span>: <span class='covered-line'>6.22k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='covered-line'><pre>73</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='covered-line'><pre>6.22k</pre></td><td class='code'><pre>  if (IsCombinesDisabled) <div class='tooltip'><span class='red'>return false</span><span class='tooltip-content'>0</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L456' href='#L456'><span>456:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>6.22k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='covered-line'><pre>6.22k</pre></td><td class='code'><pre>  bool HasChanged = false;</pre></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Get target info.</pre></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='covered-line'><pre>6.22k</pre></td><td class='code'><pre>  ST = &amp;MF.getSubtarget&lt;HexagonSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='covered-line'><pre>6.22k</pre></td><td class='code'><pre>  TRI = ST-&gt;getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='covered-line'><pre>6.22k</pre></td><td class='code'><pre>  TII = ST-&gt;getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='covered-line'><pre>6.22k</pre></td><td class='code'><pre>  const Function &amp;F = MF.getFunction();</pre></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='covered-line'><pre>6.22k</pre></td><td class='code'><pre>  bool OptForSize = F.hasFnAttribute(Attribute::OptimizeForSize);</pre></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Combine aggressively (for code size)</pre></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='covered-line'><pre>6.22k</pre></td><td class='code'><pre>  ShouldCombineAggressively =</pre></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='covered-line'><pre>6.22k</pre></td><td class='code'><pre>      MF.getTarget().getOptLevel() &lt;= CodeGenOptLevel::Default;</pre></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Disable CONST64 for tiny core since it takes a LD resource.</pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='covered-line'><pre>6.22k</pre></td><td class='code'><pre>  if (!OptForSize &amp;&amp; <div class='tooltip'>ST-&gt;isTinyCore()<span class='tooltip-content'>6.16k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L473' href='#L473'><span>473:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.16k</span>, <span class='None'>False</span>: <span class='covered-line'>51</span>]
  Branch (<span class='line-number'><a name='L473' href='#L473'><span>473:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>6.15k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L473'><span>473:7</span></a></span>) to (<span class='line-number'><a href='#L473'><span>473:38</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (473:7)
     Condition C2 --> (473:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    IsConst64Disabled = true;</pre></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Traverse basic blocks.</pre></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='covered-line'><pre>9.29k</pre></td><td class='code'><pre>  for (MachineBasicBlock &amp;MBB : MF) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L477' href='#L477'><span>477:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.29k</span>, <span class='None'>False</span>: <span class='covered-line'>6.22k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='covered-line'><pre>9.29k</pre></td><td class='code'><pre>    PotentiallyNewifiableTFR.clear();</pre></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='covered-line'><pre>9.29k</pre></td><td class='code'><pre>    findPotentialNewifiableTFRs(MBB);</pre></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Traverse instructions in basic block.</pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='covered-line'><pre>9.29k</pre></td><td class='code'><pre>    for (MachineBasicBlock::iterator MI = MBB.begin(), End = MBB.end();</pre></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='covered-line'><pre>64.8k</pre></td><td class='code'><pre>         MI != End;) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L483' href='#L483'><span>483:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>55.5k</span>, <span class='None'>False</span>: <span class='covered-line'>9.29k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='covered-line'><pre>55.5k</pre></td><td class='code'><pre>      MachineInstr &amp;I1 = *MI++;</pre></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='covered-line'><pre>55.5k</pre></td><td class='code'><pre>      if (I1.isDebugInstr())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L486' href='#L486'><span>486:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>55.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Don&apos;t combine a TFR whose user could be newified (instructions that</pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // define double registers can not be newified - Programmer&apos;s Ref Manual</pre></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // 5.4.2 New-value stores).</pre></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='covered-line'><pre>55.5k</pre></td><td class='code'><pre>      if (ShouldCombineAggressively &amp;&amp; <div class='tooltip'>PotentiallyNewifiableTFR.count(&amp;I1)<span class='tooltip-content'>51.3k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L492' href='#L492'><span>492:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>51.3k</span>, <span class='None'>False</span>: <span class='covered-line'>4.16k</span>]
  Branch (<span class='line-number'><a name='L492' href='#L492'><span>492:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>294</span>, <span class='None'>False</span>: <span class='covered-line'>51.0k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L492'><span>492:11</span></a></span>) to (<span class='line-number'><a href='#L492'><span>492:75</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (492:11)
     Condition C2 --> (492:40)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='covered-line'><pre>294</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Ignore instructions that are not combinable.</pre></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='covered-line'><pre>55.2k</pre></td><td class='code'><pre>      if (!isCombinableInstType(I1, TII, ShouldCombineAggressively))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L496' href='#L496'><span>496:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49.5k</span>, <span class='None'>False</span>: <span class='covered-line'>5.72k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='covered-line'><pre>49.5k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Find a second instruction that can be merged into a combine</pre></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // instruction. In addition, also find all the debug instructions that</pre></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // need to be moved along with it.</pre></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='covered-line'><pre>5.72k</pre></td><td class='code'><pre>      bool DoInsertAtI1 = false;</pre></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='covered-line'><pre>5.72k</pre></td><td class='code'><pre>      DbgMItoMove.clear();</pre></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='covered-line'><pre>5.72k</pre></td><td class='code'><pre>      MachineInstr *I2 = findPairable(I1, DoInsertAtI1, OptForSize);</pre></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='covered-line'><pre>5.72k</pre></td><td class='code'><pre>      if (I2) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L505' href='#L505'><span>505:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>530</span>, <span class='None'>False</span>: <span class='covered-line'>5.19k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='covered-line'><pre>530</pre></td><td class='code'><pre>        HasChanged = true;</pre></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='covered-line'><pre>530</pre></td><td class='code'><pre>        combine(I1, *I2, MI, DoInsertAtI1, OptForSize);</pre></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='covered-line'><pre>530</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='covered-line'><pre>5.72k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='covered-line'><pre>9.29k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='covered-line'><pre>6.22k</pre></td><td class='code'><pre>  return HasChanged;</pre></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='covered-line'><pre>6.22k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// findPairable - Returns an instruction that can be merged with \p I1 into a</pre></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// COMBINE instruction or 0 if no such instruction can be found. Returns true</pre></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// in \p DoInsertAtI1 if the combine must be inserted at instruction \p I1</pre></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// false if the combine must be inserted at the returned instruction.</pre></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MachineInstr *HexagonCopyToCombine::findPairable(MachineInstr &amp;I1,</pre></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                 bool &amp;DoInsertAtI1,</pre></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='covered-line'><pre>5.72k</pre></td><td class='code'><pre>                                                 bool AllowC64) {</pre></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='covered-line'><pre>5.72k</pre></td><td class='code'><pre>  MachineBasicBlock::iterator I2 = std::next(MachineBasicBlock::iterator(I1));</pre></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='covered-line'><pre>5.72k</pre></td><td class='code'><pre>  while (I2 != I1.getParent()-&gt;end() &amp;&amp; <div class='tooltip'>I2-&gt;isDebugInstr()<span class='tooltip-content'>5.55k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L523' href='#L523'><span>523:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>5.72k</span>]
  Branch (<span class='line-number'><a name='L523' href='#L523'><span>523:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.55k</span>, <span class='None'>False</span>: <span class='covered-line'>167</span>]
  Branch (<span class='line-number'><a name='L523' href='#L523'><span>523:41</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>5.55k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L523'><span>523:10</span></a></span>) to (<span class='line-number'><a href='#L523'><span>523:59</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (523:10)
     Condition C2 --> (523:41)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    ++I2;</pre></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='covered-line'><pre>5.72k</pre></td><td class='code'><pre>  Register I1DestReg = I1.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='covered-line'><pre>42.5k</pre></td><td class='code'><pre>  for (MachineBasicBlock::iterator End = I1.getParent()-&gt;end(); I2 != End;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L528' href='#L528'><span>528:65</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>39.2k</span>, <span class='None'>False</span>: <span class='covered-line'>3.31k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='covered-line'><pre>39.2k</pre></td><td class='code'><pre>       <div class='tooltip'>++I2<span class='tooltip-content'>36.8k</span></div>) {</pre></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Bail out early if we see a second definition of I1DestReg.</pre></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='covered-line'><pre>39.2k</pre></td><td class='code'><pre>    if (I2-&gt;modifiesRegister(I1DestReg, TRI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L531' href='#L531'><span>531:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.62k</span>, <span class='None'>False</span>: <span class='covered-line'>37.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='covered-line'><pre>1.62k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Ignore non-combinable instructions.</pre></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='covered-line'><pre>37.6k</pre></td><td class='code'><pre>    if (!isCombinableInstType(*I2, TII, ShouldCombineAggressively))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L535' href='#L535'><span>535:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33.9k</span>, <span class='None'>False</span>: <span class='covered-line'>3.71k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='covered-line'><pre>33.9k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Don&apos;t combine a TFR whose user could be newified.</pre></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='covered-line'><pre>3.71k</pre></td><td class='code'><pre>    if (ShouldCombineAggressively &amp;&amp; <div class='tooltip'>PotentiallyNewifiableTFR.count(&amp;*I2)<span class='tooltip-content'>3.46k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L539' href='#L539'><span>539:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.46k</span>, <span class='None'>False</span>: <span class='covered-line'>252</span>]
  Branch (<span class='line-number'><a name='L539' href='#L539'><span>539:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>71</span>, <span class='None'>False</span>: <span class='covered-line'>3.39k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L539'><span>539:9</span></a></span>) to (<span class='line-number'><a href='#L539'><span>539:74</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (539:9)
     Condition C2 --> (539:38)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='covered-line'><pre>3.64k</pre></td><td class='code'><pre>    Register I2DestReg = I2-&gt;getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Check that registers are adjacent and that the first destination register</pre></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // is even.</pre></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='covered-line'><pre>3.64k</pre></td><td class='code'><pre>    bool IsI1LowReg = (I2DestReg - I1DestReg) == 1;</pre></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='covered-line'><pre>3.64k</pre></td><td class='code'><pre>    bool IsI2LowReg = (I1DestReg - I2DestReg) == 1;</pre></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='covered-line'><pre>3.64k</pre></td><td class='code'><pre>    unsigned FirstRegIndex = IsI1LowReg ? <div class='tooltip'>I1DestReg<span class='tooltip-content'>739</span></div> : <div class='tooltip'>I2DestReg<span class='tooltip-content'>2.90k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L548' href='#L548'><span>548:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>739</span>, <span class='None'>False</span>: <span class='covered-line'>2.90k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='covered-line'><pre>3.64k</pre></td><td class='code'><pre>    if ((!IsI1LowReg &amp;&amp; <div class='tooltip'>!IsI2LowReg<span class='tooltip-content'>2.90k</span></div>) || <div class='tooltip'>!isEvenReg(FirstRegIndex)<span class='tooltip-content'>1.04k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L549' href='#L549'><span>549:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.90k</span>, <span class='None'>False</span>: <span class='covered-line'>739</span>]
  Branch (<span class='line-number'><a name='L549' href='#L549'><span>549:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.60k</span>, <span class='None'>False</span>: <span class='covered-line'>303</span>]
  Branch (<span class='line-number'><a name='L549' href='#L549'><span>549:41</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>261</span>, <span class='None'>False</span>: <span class='covered-line'>781</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L549'><span>549:9</span></a></span>) to (<span class='line-number'><a href='#L549'><span>549:66</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (549:10)
     Condition C2 --> (549:25)
     Condition C3 --> (549:41)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  F  = F      }
  2 { T,  F,  F  = F      }
  3 { F,  -,  T  = T      }
  4 { T,  F,  T  = T      }
  5 { T,  T,  -  = T      }

  C1-Pair: covered: (1,5)
  C2-Pair: covered: (2,5)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='covered-line'><pre>2.86k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Check that the two instructions are combinable.</pre></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The order matters because in a A2_tfrsi we might can encode a int8 as</pre></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the hi reg operand but only a uint6 as the low reg operand.</pre></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='covered-line'><pre>781</pre></td><td class='code'><pre>    if ((IsI2LowReg &amp;&amp; <div class='tooltip'>!areCombinableOperations(TRI, I1, *I2, AllowC64)<span class='tooltip-content'>201</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L555' href='#L555'><span>555:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>201</span>, <span class='None'>False</span>: <span class='covered-line'>580</span>]
  Branch (<span class='line-number'><a name='L555' href='#L555'><span>555:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>54</span>, <span class='None'>False</span>: <span class='covered-line'>147</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='covered-line'><pre>781</pre></td><td class='code'><pre>        <div class='tooltip'>(<span class='tooltip-content'>727</span></div><div class='tooltip'>IsI1LowReg<span class='tooltip-content'>727</span></div> &amp;&amp; <div class='tooltip'>!areCombinableOperations(TRI, *I2, I1, AllowC64)<span class='tooltip-content'>580</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L556' href='#L556'><span>556:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>580</span>, <span class='None'>False</span>: <span class='covered-line'>147</span>]
  Branch (<span class='line-number'><a name='L556' href='#L556'><span>556:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>121</span>, <span class='None'>False</span>: <span class='covered-line'>459</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L555'><span>555:9</span></a></span>) to (<span class='line-number'><a href='#L555'><span>556:73</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (555:10)
     Condition C2 --> (555:24)
     Condition C3 --> (556:10)
     Condition C4 --> (556:24)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { T,  F,  F,  -  = F      }
  2 { F,  -,  T,  F  = F      }
  3 { T,  T,  -,  -  = T      }
  4 { F,  -,  T,  T  = T      }

  C1-Pair: covered: (2,3)
  C2-Pair: covered: (1,3)
  C3-Pair: not covered
  C4-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 75.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='covered-line'><pre>175</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='covered-line'><pre>606</pre></td><td class='code'><pre>    if (isSafeToMoveTogether(I1, *I2, I1DestReg, I2DestReg, DoInsertAtI1))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L559' href='#L559'><span>559:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>530</span>, <span class='None'>False</span>: <span class='covered-line'>76</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='covered-line'><pre>530</pre></td><td class='code'><pre>      return &amp;*I2;</pre></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Not safe. Stop searching.</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>606</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='covered-line'><pre>5.19k</pre></td><td class='code'><pre>  return nullptr;</pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='covered-line'><pre>5.72k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L567' href='#L567'><pre>567</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L568' href='#L568'><pre>568</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void HexagonCopyToCombine::combine(MachineInstr &amp;I1, MachineInstr &amp;I2,</pre></td></tr><tr><td class='line-number'><a name='L569' href='#L569'><pre>569</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   MachineBasicBlock::iterator &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='covered-line'><pre>530</pre></td><td class='code'><pre>                                   bool DoInsertAtI1, bool OptForSize) {</pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We are going to delete I2. If MI points to I2 advance it to the next</pre></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instruction.</pre></td></tr><tr><td class='line-number'><a name='L573' href='#L573'><pre>573</pre></a></td><td class='covered-line'><pre>530</pre></td><td class='code'><pre>  if (MI == I2.getIterator())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L573' href='#L573'><span>573:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>363</span>, <span class='None'>False</span>: <span class='covered-line'>167</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L574' href='#L574'><pre>574</pre></a></td><td class='covered-line'><pre>363</pre></td><td class='code'><pre>    ++MI;</pre></td></tr><tr><td class='line-number'><a name='L575' href='#L575'><pre>575</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L576' href='#L576'><pre>576</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Figure out whether I1 or I2 goes into the lowreg part.</pre></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='covered-line'><pre>530</pre></td><td class='code'><pre>  Register I1DestReg = I1.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='covered-line'><pre>530</pre></td><td class='code'><pre>  Register I2DestReg = I2.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='covered-line'><pre>530</pre></td><td class='code'><pre>  bool IsI1Loreg = (I2DestReg - I1DestReg) == 1;</pre></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='covered-line'><pre>530</pre></td><td class='code'><pre>  unsigned LoRegDef = IsI1Loreg ? <div class='tooltip'>I1DestReg<span class='tooltip-content'>423</span></div> : <div class='tooltip'>I2DestReg<span class='tooltip-content'>107</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L580' href='#L580'><span>580:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>423</span>, <span class='None'>False</span>: <span class='covered-line'>107</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='covered-line'><pre>530</pre></td><td class='code'><pre>  unsigned SubLo;</pre></td></tr><tr><td class='line-number'><a name='L582' href='#L582'><pre>582</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L583' href='#L583'><pre>583</pre></a></td><td class='covered-line'><pre>530</pre></td><td class='code'><pre>  const TargetRegisterClass *SuperRC = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='covered-line'><pre>530</pre></td><td class='code'><pre>  if (Hexagon::IntRegsRegClass.contains(LoRegDef)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L584' href='#L584'><span>584:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>490</span>, <span class='None'>False</span>: <span class='covered-line'>40</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='covered-line'><pre>490</pre></td><td class='code'><pre>    SuperRC = &amp;Hexagon::DoubleRegsRegClass;</pre></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='covered-line'><pre>490</pre></td><td class='code'><pre>    SubLo = Hexagon::isub_lo;</pre></td></tr><tr><td class='line-number'><a name='L587' href='#L587'><pre>587</pre></a></td><td class='covered-line'><pre>490</pre></td><td class='code'><pre>  } else <div class='tooltip'>if (<span class='tooltip-content'>40</span></div><div class='tooltip'>Hexagon::HvxVRRegClass.contains(LoRegDef)<span class='tooltip-content'>40</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L587' href='#L587'><span>587:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L588' href='#L588'><pre>588</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    assert(ST-&gt;useHVXOps());</pre></td></tr><tr><td class='line-number'><a name='L589' href='#L589'><pre>589</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    SuperRC = &amp;Hexagon::HvxWRRegClass;</pre></td></tr><tr><td class='line-number'><a name='L590' href='#L590'><pre>590</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    SubLo = Hexagon::vsub_lo;</pre></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>  } else</pre></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>llvm_unreachable</span>(&quot;Unexpected register class&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L593' href='#L593'><pre>593</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L594' href='#L594'><pre>594</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Get the double word register.</pre></td></tr><tr><td class='line-number'><a name='L595' href='#L595'><pre>595</pre></a></td><td class='covered-line'><pre>530</pre></td><td class='code'><pre>  unsigned DoubleRegDest = TRI-&gt;getMatchingSuperReg(LoRegDef, SubLo, SuperRC);</pre></td></tr><tr><td class='line-number'><a name='L596' href='#L596'><pre>596</pre></a></td><td class='covered-line'><pre>530</pre></td><td class='code'><pre>  assert(DoubleRegDest != 0 &amp;&amp; &quot;Expect a valid register&quot;);</pre></td></tr><tr><td class='line-number'><a name='L597' href='#L597'><pre>597</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L598' href='#L598'><pre>598</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Setup source operands.</pre></td></tr><tr><td class='line-number'><a name='L599' href='#L599'><pre>599</pre></a></td><td class='covered-line'><pre>530</pre></td><td class='code'><pre>  MachineOperand &amp;LoOperand = IsI1Loreg ? <div class='tooltip'>I1.getOperand(1)<span class='tooltip-content'>423</span></div> : <div class='tooltip'>I2.getOperand(1)<span class='tooltip-content'>107</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L599' href='#L599'><span>599:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>423</span>, <span class='None'>False</span>: <span class='covered-line'>107</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='covered-line'><pre>530</pre></td><td class='code'><pre>  MachineOperand &amp;HiOperand = IsI1Loreg ? <div class='tooltip'>I2.getOperand(1)<span class='tooltip-content'>423</span></div> : <div class='tooltip'>I1.getOperand(1)<span class='tooltip-content'>107</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L600' href='#L600'><span>600:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>423</span>, <span class='None'>False</span>: <span class='covered-line'>107</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Figure out which source is a register and which a constant.</pre></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='covered-line'><pre>530</pre></td><td class='code'><pre>  bool IsHiReg = HiOperand.isReg();</pre></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='covered-line'><pre>530</pre></td><td class='code'><pre>  bool IsLoReg = LoOperand.isReg();</pre></td></tr><tr><td class='line-number'><a name='L605' href='#L605'><pre>605</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L606' href='#L606'><pre>606</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // There is a combine of two constant extended values into CONST64.</pre></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='covered-line'><pre>530</pre></td><td class='code'><pre>  bool IsC64 = OptForSize &amp;&amp; <div class='tooltip'>LoOperand.isImm()<span class='tooltip-content'>39</span></div> &amp;&amp; <div class='tooltip'>HiOperand.isImm()<span class='tooltip-content'>16</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L607' href='#L607'><span>607:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>39</span>, <span class='None'>False</span>: <span class='covered-line'>491</span>]
  Branch (<span class='line-number'><a name='L607' href='#L607'><span>607:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>23</span>]
  Branch (<span class='line-number'><a name='L607' href='#L607'><span>607:51</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='covered-line'><pre>530</pre></td><td class='code'><pre>               <div class='tooltip'>isGreaterThanNBitTFRI&lt;16&gt;(I1)<span class='tooltip-content'>14</span></div> &amp;&amp; <div class='tooltip'>isGreaterThanNBitTFRI&lt;16&gt;(I2)<span class='tooltip-content'>3</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L608' href='#L608'><span>608:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
  Branch (<span class='line-number'><a name='L608' href='#L608'><span>608:49</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L607'><span>607:16</span></a></span>) to (<span class='line-number'><a href='#L607'><span>608:78</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (607:16)
     Condition C2 --> (607:30)
     Condition C3 --> (607:51)
     Condition C4 --> (608:16)
     Condition C5 --> (608:49)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { F,  -,  -,  -,  -  = F      }
  2 { T,  F,  -,  -,  -  = F      }
  3 { T,  T,  F,  -,  -  = F      }
  4 { T,  T,  T,  F,  -  = F      }
  5 { T,  T,  T,  T,  F  = F      }
  6 { T,  T,  T,  T,  T  = T      }

  C1-Pair: covered: (1,6)
  C2-Pair: covered: (2,6)
  C3-Pair: covered: (3,6)
  C4-Pair: covered: (4,6)
  C5-Pair: covered: (5,6)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='covered-line'><pre>530</pre></td><td class='code'><pre>  MachineBasicBlock::iterator InsertPt(DoInsertAtI1 ? <div class='tooltip'>I1<span class='tooltip-content'>494</span></div> : <div class='tooltip'>I2<span class='tooltip-content'>36</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L610' href='#L610'><span>610:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>494</span>, <span class='None'>False</span>: <span class='covered-line'>36</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Emit combine.</pre></td></tr><tr><td class='line-number'><a name='L612' href='#L612'><pre>612</pre></a></td><td class='covered-line'><pre>530</pre></td><td class='code'><pre>  if (IsHiReg &amp;&amp; <div class='tooltip'>IsLoReg<span class='tooltip-content'>232</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L612' href='#L612'><span>612:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>232</span>, <span class='None'>False</span>: <span class='covered-line'>298</span>]
  Branch (<span class='line-number'><a name='L612' href='#L612'><span>612:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>195</span>, <span class='None'>False</span>: <span class='covered-line'>37</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L612'><span>612:7</span></a></span>) to (<span class='line-number'><a href='#L612'><span>612:25</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (612:7)
     Condition C2 --> (612:18)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L613' href='#L613'><pre>613</pre></a></td><td class='covered-line'><pre>195</pre></td><td class='code'><pre>    emitCombineRR(InsertPt, DoubleRegDest, HiOperand, LoOperand);</pre></td></tr><tr><td class='line-number'><a name='L614' href='#L614'><pre>614</pre></a></td><td class='covered-line'><pre>335</pre></td><td class='code'><pre>  else if (IsHiReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L614' href='#L614'><span>614:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37</span>, <span class='None'>False</span>: <span class='covered-line'>298</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L615' href='#L615'><pre>615</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>    emitCombineRI(InsertPt, DoubleRegDest, HiOperand, LoOperand);</pre></td></tr><tr><td class='line-number'><a name='L616' href='#L616'><pre>616</pre></a></td><td class='covered-line'><pre>298</pre></td><td class='code'><pre>  else if (IsLoReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L616' href='#L616'><span>616:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>266</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L617' href='#L617'><pre>617</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>    emitCombineIR(InsertPt, DoubleRegDest, HiOperand, LoOperand);</pre></td></tr><tr><td class='line-number'><a name='L618' href='#L618'><pre>618</pre></a></td><td class='covered-line'><pre>266</pre></td><td class='code'><pre>  else if (IsC64 &amp;&amp; <div class='tooltip'>!IsConst64Disabled<span class='tooltip-content'>1</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L618' href='#L618'><span>618:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>265</span>]
  Branch (<span class='line-number'><a name='L618' href='#L618'><span>618:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L618'><span>618:12</span></a></span>) to (<span class='line-number'><a href='#L618'><span>618:39</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (618:12)
     Condition C2 --> (618:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L619' href='#L619'><pre>619</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    emitConst64(InsertPt, DoubleRegDest, HiOperand, LoOperand);</pre></td></tr><tr><td class='line-number'><a name='L620' href='#L620'><pre>620</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L621' href='#L621'><pre>621</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>    emitCombineII(InsertPt, DoubleRegDest, HiOperand, LoOperand);</pre></td></tr><tr><td class='line-number'><a name='L622' href='#L622'><pre>622</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L623' href='#L623'><pre>623</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Move debug instructions along with I1 if it&apos;s being</pre></td></tr><tr><td class='line-number'><a name='L624' href='#L624'><pre>624</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // moved towards I2.</pre></td></tr><tr><td class='line-number'><a name='L625' href='#L625'><pre>625</pre></a></td><td class='covered-line'><pre>530</pre></td><td class='code'><pre>  if (!DoInsertAtI1 &amp;&amp; <div class='tooltip'>DbgMItoMove.size() != 0<span class='tooltip-content'>36</span></div>) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L625' href='#L625'><span>625:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='None'>False</span>: <span class='covered-line'>494</span>]
  Branch (<span class='line-number'><a name='L625' href='#L625'><span>625:24</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>36</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L625'><span>625:7</span></a></span>) to (<span class='line-number'><a href='#L625'><span>625:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (625:7)
     Condition C2 --> (625:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L626' href='#L626'><pre>626</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Insert debug instructions at the new location before I2.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L627' href='#L627'><pre>627</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    MachineBasicBlock *BB = InsertPt-&gt;getParent();</span></pre></td></tr><tr><td class='line-number'><a name='L628' href='#L628'><pre>628</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    for (auto *NewMI : DbgMItoMove) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L628' href='#L628'><span>628:22</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L629' href='#L629'><pre>629</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If iterator MI is pointing to DEBUG_VAL, make sure</pre></td></tr><tr><td class='line-number'><a name='L630' href='#L630'><pre>630</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // MI now points to next relevant instruction.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L631' href='#L631'><pre>631</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>NewMI == MI</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L631' href='#L631'><span>631:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L632' href='#L632'><pre>632</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        </span><span class='red'>++MI</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L633' href='#L633'><pre>633</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      BB-&gt;splice(InsertPt, BB, NewMI);</span></pre></td></tr><tr><td class='line-number'><a name='L634' href='#L634'><pre>634</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L635' href='#L635'><pre>635</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L636' href='#L636'><pre>636</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L637' href='#L637'><pre>637</pre></a></td><td class='covered-line'><pre>530</pre></td><td class='code'><pre>  I1.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L638' href='#L638'><pre>638</pre></a></td><td class='covered-line'><pre>530</pre></td><td class='code'><pre>  I2.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L639' href='#L639'><pre>639</pre></a></td><td class='covered-line'><pre>530</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L640' href='#L640'><pre>640</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L641' href='#L641'><pre>641</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void HexagonCopyToCombine::emitConst64(MachineBasicBlock::iterator &amp;InsertPt,</pre></td></tr><tr><td class='line-number'><a name='L642' href='#L642'><pre>642</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       unsigned DoubleDestReg,</pre></td></tr><tr><td class='line-number'><a name='L643' href='#L643'><pre>643</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       MachineOperand &amp;HiOperand,</pre></td></tr><tr><td class='line-number'><a name='L644' href='#L644'><pre>644</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>                                       MachineOperand &amp;LoOperand) {</pre></td></tr><tr><td class='line-number'><a name='L645' href='#L645'><pre>645</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Found a CONST64\n&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L646' href='#L646'><pre>646</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L647' href='#L647'><pre>647</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  DebugLoc DL = InsertPt-&gt;getDebugLoc();</pre></td></tr><tr><td class='line-number'><a name='L648' href='#L648'><pre>648</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  MachineBasicBlock *BB = InsertPt-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L649' href='#L649'><pre>649</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  assert(LoOperand.isImm() &amp;&amp; HiOperand.isImm() &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L650' href='#L650'><pre>650</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>         &quot;Both operands must be immediate&quot;);</pre></td></tr><tr><td class='line-number'><a name='L651' href='#L651'><pre>651</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L652' href='#L652'><pre>652</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  int64_t V = HiOperand.getImm();</pre></td></tr><tr><td class='line-number'><a name='L653' href='#L653'><pre>653</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  V = (V &lt;&lt; 32) | (0x0ffffffffLL &amp; LoOperand.getImm());</pre></td></tr><tr><td class='line-number'><a name='L654' href='#L654'><pre>654</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  BuildMI(*BB, InsertPt, DL, TII-&gt;get(Hexagon::CONST64), DoubleDestReg)</pre></td></tr><tr><td class='line-number'><a name='L655' href='#L655'><pre>655</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    .addImm(V);</pre></td></tr><tr><td class='line-number'><a name='L656' href='#L656'><pre>656</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L657' href='#L657'><pre>657</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L658' href='#L658'><pre>658</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void HexagonCopyToCombine::emitCombineII(MachineBasicBlock::iterator &amp;InsertPt,</pre></td></tr><tr><td class='line-number'><a name='L659' href='#L659'><pre>659</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         unsigned DoubleDestReg,</pre></td></tr><tr><td class='line-number'><a name='L660' href='#L660'><pre>660</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         MachineOperand &amp;HiOperand,</pre></td></tr><tr><td class='line-number'><a name='L661' href='#L661'><pre>661</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>                                         MachineOperand &amp;LoOperand) {</pre></td></tr><tr><td class='line-number'><a name='L662' href='#L662'><pre>662</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  DebugLoc DL = InsertPt-&gt;getDebugLoc();</pre></td></tr><tr><td class='line-number'><a name='L663' href='#L663'><pre>663</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  MachineBasicBlock *BB = InsertPt-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Handle globals.</pre></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  if (HiOperand.isGlobal()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L666' href='#L666'><span>666:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>255</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    BuildMI(*BB, InsertPt, DL, TII-&gt;get(Hexagon::A2_combineii), DoubleDestReg)</pre></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      .addGlobalAddress(HiOperand.getGlobal(), HiOperand.getOffset(),</pre></td></tr><tr><td class='line-number'><a name='L669' href='#L669'><pre>669</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>                        HiOperand.getTargetFlags())</pre></td></tr><tr><td class='line-number'><a name='L670' href='#L670'><pre>670</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      .addImm(LoOperand.getImm());</pre></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='covered-line'><pre>255</pre></td><td class='code'><pre>  if (LoOperand.isGlobal()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L673' href='#L673'><span>673:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>41</span>, <span class='None'>False</span>: <span class='covered-line'>214</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L674' href='#L674'><pre>674</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>    BuildMI(*BB, InsertPt, DL, TII-&gt;get(Hexagon::A4_combineii), DoubleDestReg)</pre></td></tr><tr><td class='line-number'><a name='L675' href='#L675'><pre>675</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>      .addImm(HiOperand.getImm())</pre></td></tr><tr><td class='line-number'><a name='L676' href='#L676'><pre>676</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>      .addGlobalAddress(LoOperand.getGlobal(), LoOperand.getOffset(),</pre></td></tr><tr><td class='line-number'><a name='L677' href='#L677'><pre>677</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>                        LoOperand.getTargetFlags());</pre></td></tr><tr><td class='line-number'><a name='L678' href='#L678'><pre>678</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L679' href='#L679'><pre>679</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L680' href='#L680'><pre>680</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L681' href='#L681'><pre>681</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Handle block addresses.</pre></td></tr><tr><td class='line-number'><a name='L682' href='#L682'><pre>682</pre></a></td><td class='covered-line'><pre>214</pre></td><td class='code'><pre>  if (HiOperand.isBlockAddress()) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L682' href='#L682'><span>682:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>214</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L683' href='#L683'><pre>683</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    BuildMI(*BB, InsertPt, DL, TII-&gt;get(Hexagon::A2_combineii), DoubleDestReg)</span></pre></td></tr><tr><td class='line-number'><a name='L684' href='#L684'><pre>684</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      .addBlockAddress(HiOperand.getBlockAddress(), HiOperand.getOffset(),</span></pre></td></tr><tr><td class='line-number'><a name='L685' href='#L685'><pre>685</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                       HiOperand.getTargetFlags())</span></pre></td></tr><tr><td class='line-number'><a name='L686' href='#L686'><pre>686</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      .addImm(LoOperand.getImm());</span></pre></td></tr><tr><td class='line-number'><a name='L687' href='#L687'><pre>687</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return;</span></pre></td></tr><tr><td class='line-number'><a name='L688' href='#L688'><pre>688</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L689' href='#L689'><pre>689</pre></a></td><td class='covered-line'><pre>214</pre></td><td class='code'><pre>  if (LoOperand.isBlockAddress()) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L689' href='#L689'><span>689:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>214</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L690' href='#L690'><pre>690</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    BuildMI(*BB, InsertPt, DL, TII-&gt;get(Hexagon::A4_combineii), DoubleDestReg)</span></pre></td></tr><tr><td class='line-number'><a name='L691' href='#L691'><pre>691</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      .addImm(HiOperand.getImm())</span></pre></td></tr><tr><td class='line-number'><a name='L692' href='#L692'><pre>692</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      .addBlockAddress(LoOperand.getBlockAddress(), LoOperand.getOffset(),</span></pre></td></tr><tr><td class='line-number'><a name='L693' href='#L693'><pre>693</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                       LoOperand.getTargetFlags());</span></pre></td></tr><tr><td class='line-number'><a name='L694' href='#L694'><pre>694</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return;</span></pre></td></tr><tr><td class='line-number'><a name='L695' href='#L695'><pre>695</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L696' href='#L696'><pre>696</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L697' href='#L697'><pre>697</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Handle jump tables.</pre></td></tr><tr><td class='line-number'><a name='L698' href='#L698'><pre>698</pre></a></td><td class='covered-line'><pre>214</pre></td><td class='code'><pre>  if (HiOperand.isJTI()) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L698' href='#L698'><span>698:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>214</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L699' href='#L699'><pre>699</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    BuildMI(*BB, InsertPt, DL, TII-&gt;get(Hexagon::A2_combineii), DoubleDestReg)</span></pre></td></tr><tr><td class='line-number'><a name='L700' href='#L700'><pre>700</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      .addJumpTableIndex(HiOperand.getIndex(), HiOperand.getTargetFlags())</span></pre></td></tr><tr><td class='line-number'><a name='L701' href='#L701'><pre>701</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      .addImm(LoOperand.getImm());</span></pre></td></tr><tr><td class='line-number'><a name='L702' href='#L702'><pre>702</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return;</span></pre></td></tr><tr><td class='line-number'><a name='L703' href='#L703'><pre>703</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L704' href='#L704'><pre>704</pre></a></td><td class='covered-line'><pre>214</pre></td><td class='code'><pre>  if (LoOperand.isJTI()) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L704' href='#L704'><span>704:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>214</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L705' href='#L705'><pre>705</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    BuildMI(*BB, InsertPt, DL, TII-&gt;get(Hexagon::A4_combineii), DoubleDestReg)</span></pre></td></tr><tr><td class='line-number'><a name='L706' href='#L706'><pre>706</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      .addImm(HiOperand.getImm())</span></pre></td></tr><tr><td class='line-number'><a name='L707' href='#L707'><pre>707</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      .addJumpTableIndex(LoOperand.getIndex(), LoOperand.getTargetFlags());</span></pre></td></tr><tr><td class='line-number'><a name='L708' href='#L708'><pre>708</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return;</span></pre></td></tr><tr><td class='line-number'><a name='L709' href='#L709'><pre>709</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L710' href='#L710'><pre>710</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L711' href='#L711'><pre>711</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Handle constant pools.</pre></td></tr><tr><td class='line-number'><a name='L712' href='#L712'><pre>712</pre></a></td><td class='covered-line'><pre>214</pre></td><td class='code'><pre>  if (HiOperand.isCPI()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L712' href='#L712'><span>712:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>213</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L713' href='#L713'><pre>713</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    BuildMI(*BB, InsertPt, DL, TII-&gt;get(Hexagon::A2_combineii), DoubleDestReg)</pre></td></tr><tr><td class='line-number'><a name='L714' href='#L714'><pre>714</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      .addConstantPoolIndex(HiOperand.getIndex(), HiOperand.getOffset(),</pre></td></tr><tr><td class='line-number'><a name='L715' href='#L715'><pre>715</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>                            HiOperand.getTargetFlags())</pre></td></tr><tr><td class='line-number'><a name='L716' href='#L716'><pre>716</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      .addImm(LoOperand.getImm());</pre></td></tr><tr><td class='line-number'><a name='L717' href='#L717'><pre>717</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L718' href='#L718'><pre>718</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L719' href='#L719'><pre>719</pre></a></td><td class='covered-line'><pre>213</pre></td><td class='code'><pre>  if (LoOperand.isCPI()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L719' href='#L719'><span>719:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>210</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L720' href='#L720'><pre>720</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    BuildMI(*BB, InsertPt, DL, TII-&gt;get(Hexagon::A4_combineii), DoubleDestReg)</pre></td></tr><tr><td class='line-number'><a name='L721' href='#L721'><pre>721</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      .addImm(HiOperand.getImm())</pre></td></tr><tr><td class='line-number'><a name='L722' href='#L722'><pre>722</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      .addConstantPoolIndex(LoOperand.getIndex(), LoOperand.getOffset(),</pre></td></tr><tr><td class='line-number'><a name='L723' href='#L723'><pre>723</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>                            LoOperand.getTargetFlags());</pre></td></tr><tr><td class='line-number'><a name='L724' href='#L724'><pre>724</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L725' href='#L725'><pre>725</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L726' href='#L726'><pre>726</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L727' href='#L727'><pre>727</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // First preference should be given to Hexagon::A2_combineii instruction</pre></td></tr><tr><td class='line-number'><a name='L728' href='#L728'><pre>728</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // as it can include U6 (in Hexagon::A4_combineii) as well.</pre></td></tr><tr><td class='line-number'><a name='L729' href='#L729'><pre>729</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // In this instruction, HiOperand is const extended, if required.</pre></td></tr><tr><td class='line-number'><a name='L730' href='#L730'><pre>730</pre></a></td><td class='covered-line'><pre>210</pre></td><td class='code'><pre>  if (isInt&lt;8&gt;(LoOperand.getImm())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L730' href='#L730'><span>730:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>192</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L731' href='#L731'><pre>731</pre></a></td><td class='covered-line'><pre>192</pre></td><td class='code'><pre>    BuildMI(*BB, InsertPt, DL, TII-&gt;get(Hexagon::A2_combineii), DoubleDestReg)</pre></td></tr><tr><td class='line-number'><a name='L732' href='#L732'><pre>732</pre></a></td><td class='covered-line'><pre>192</pre></td><td class='code'><pre>      .addImm(HiOperand.getImm())</pre></td></tr><tr><td class='line-number'><a name='L733' href='#L733'><pre>733</pre></a></td><td class='covered-line'><pre>192</pre></td><td class='code'><pre>      .addImm(LoOperand.getImm());</pre></td></tr><tr><td class='line-number'><a name='L734' href='#L734'><pre>734</pre></a></td><td class='covered-line'><pre>192</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L735' href='#L735'><pre>735</pre></a></td><td class='covered-line'><pre>192</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L736' href='#L736'><pre>736</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L737' href='#L737'><pre>737</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // In this instruction, LoOperand is const extended, if required.</pre></td></tr><tr><td class='line-number'><a name='L738' href='#L738'><pre>738</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  if (isInt&lt;8&gt;(HiOperand.getImm())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L738' href='#L738'><span>738:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L739' href='#L739'><pre>739</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    BuildMI(*BB, InsertPt, DL, TII-&gt;get(Hexagon::A4_combineii), DoubleDestReg)</pre></td></tr><tr><td class='line-number'><a name='L740' href='#L740'><pre>740</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      .addImm(HiOperand.getImm())</pre></td></tr><tr><td class='line-number'><a name='L741' href='#L741'><pre>741</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      .addImm(LoOperand.getImm());</pre></td></tr><tr><td class='line-number'><a name='L742' href='#L742'><pre>742</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L743' href='#L743'><pre>743</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L744' href='#L744'><pre>744</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L745' href='#L745'><pre>745</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Insert new combine instruction.</pre></td></tr><tr><td class='line-number'><a name='L746' href='#L746'><pre>746</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  DoubleRegDest = combine #HiImm, #LoImm</pre></td></tr><tr><td class='line-number'><a name='L747' href='#L747'><pre>747</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>BuildMI(*BB, InsertPt, DL, TII-&gt;get(Hexagon::A2_combineii), DoubleDestReg)</span></pre></td></tr><tr><td class='line-number'><a name='L748' href='#L748'><pre>748</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    .addImm(HiOperand.getImm())</span></pre></td></tr><tr><td class='line-number'><a name='L749' href='#L749'><pre>749</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    .addImm(LoOperand.getImm());</span></pre></td></tr><tr><td class='line-number'><a name='L750' href='#L750'><pre>750</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L751' href='#L751'><pre>751</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L752' href='#L752'><pre>752</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void HexagonCopyToCombine::emitCombineIR(MachineBasicBlock::iterator &amp;InsertPt,</pre></td></tr><tr><td class='line-number'><a name='L753' href='#L753'><pre>753</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         unsigned DoubleDestReg,</pre></td></tr><tr><td class='line-number'><a name='L754' href='#L754'><pre>754</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         MachineOperand &amp;HiOperand,</pre></td></tr><tr><td class='line-number'><a name='L755' href='#L755'><pre>755</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>                                         MachineOperand &amp;LoOperand) {</pre></td></tr><tr><td class='line-number'><a name='L756' href='#L756'><pre>756</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  Register LoReg = LoOperand.getReg();</pre></td></tr><tr><td class='line-number'><a name='L757' href='#L757'><pre>757</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  unsigned LoRegKillFlag = getKillRegState(LoOperand.isKill());</pre></td></tr><tr><td class='line-number'><a name='L758' href='#L758'><pre>758</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L759' href='#L759'><pre>759</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  DebugLoc DL = InsertPt-&gt;getDebugLoc();</pre></td></tr><tr><td class='line-number'><a name='L760' href='#L760'><pre>760</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  MachineBasicBlock *BB = InsertPt-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L761' href='#L761'><pre>761</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L762' href='#L762'><pre>762</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Handle globals.</pre></td></tr><tr><td class='line-number'><a name='L763' href='#L763'><pre>763</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  if (HiOperand.isGlobal()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L763' href='#L763'><span>763:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>30</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L764' href='#L764'><pre>764</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    BuildMI(*BB, InsertPt, DL, TII-&gt;get(Hexagon::A4_combineir), DoubleDestReg)</pre></td></tr><tr><td class='line-number'><a name='L765' href='#L765'><pre>765</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      .addGlobalAddress(HiOperand.getGlobal(), HiOperand.getOffset(),</pre></td></tr><tr><td class='line-number'><a name='L766' href='#L766'><pre>766</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>                        HiOperand.getTargetFlags())</pre></td></tr><tr><td class='line-number'><a name='L767' href='#L767'><pre>767</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      .addReg(LoReg, LoRegKillFlag);</pre></td></tr><tr><td class='line-number'><a name='L768' href='#L768'><pre>768</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L769' href='#L769'><pre>769</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L770' href='#L770'><pre>770</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Handle block addresses.</pre></td></tr><tr><td class='line-number'><a name='L771' href='#L771'><pre>771</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  if (HiOperand.isBlockAddress()) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L771' href='#L771'><span>771:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>30</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L772' href='#L772'><pre>772</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    BuildMI(*BB, InsertPt, DL, TII-&gt;get(Hexagon::A4_combineir), DoubleDestReg)</span></pre></td></tr><tr><td class='line-number'><a name='L773' href='#L773'><pre>773</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      .addBlockAddress(HiOperand.getBlockAddress(), HiOperand.getOffset(),</span></pre></td></tr><tr><td class='line-number'><a name='L774' href='#L774'><pre>774</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                       HiOperand.getTargetFlags())</span></pre></td></tr><tr><td class='line-number'><a name='L775' href='#L775'><pre>775</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      .addReg(LoReg, LoRegKillFlag);</span></pre></td></tr><tr><td class='line-number'><a name='L776' href='#L776'><pre>776</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return;</span></pre></td></tr><tr><td class='line-number'><a name='L777' href='#L777'><pre>777</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L778' href='#L778'><pre>778</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Handle jump tables.</pre></td></tr><tr><td class='line-number'><a name='L779' href='#L779'><pre>779</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  if (HiOperand.isJTI()) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L779' href='#L779'><span>779:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>30</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L780' href='#L780'><pre>780</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    BuildMI(*BB, InsertPt, DL, TII-&gt;get(Hexagon::A4_combineir), DoubleDestReg)</span></pre></td></tr><tr><td class='line-number'><a name='L781' href='#L781'><pre>781</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      .addJumpTableIndex(HiOperand.getIndex(), HiOperand.getTargetFlags())</span></pre></td></tr><tr><td class='line-number'><a name='L782' href='#L782'><pre>782</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      .addReg(LoReg, LoRegKillFlag);</span></pre></td></tr><tr><td class='line-number'><a name='L783' href='#L783'><pre>783</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return;</span></pre></td></tr><tr><td class='line-number'><a name='L784' href='#L784'><pre>784</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L785' href='#L785'><pre>785</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Handle constant pools.</pre></td></tr><tr><td class='line-number'><a name='L786' href='#L786'><pre>786</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  if (HiOperand.isCPI()) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L786' href='#L786'><span>786:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>30</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L787' href='#L787'><pre>787</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    BuildMI(*BB, InsertPt, DL, TII-&gt;get(Hexagon::A4_combineir), DoubleDestReg)</span></pre></td></tr><tr><td class='line-number'><a name='L788' href='#L788'><pre>788</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      .addConstantPoolIndex(HiOperand.getIndex(), HiOperand.getOffset(),</span></pre></td></tr><tr><td class='line-number'><a name='L789' href='#L789'><pre>789</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                            HiOperand.getTargetFlags())</span></pre></td></tr><tr><td class='line-number'><a name='L790' href='#L790'><pre>790</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      .addReg(LoReg, LoRegKillFlag);</span></pre></td></tr><tr><td class='line-number'><a name='L791' href='#L791'><pre>791</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return;</span></pre></td></tr><tr><td class='line-number'><a name='L792' href='#L792'><pre>792</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L793' href='#L793'><pre>793</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Insert new combine instruction.</pre></td></tr><tr><td class='line-number'><a name='L794' href='#L794'><pre>794</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  DoubleRegDest = combine #HiImm, LoReg</pre></td></tr><tr><td class='line-number'><a name='L795' href='#L795'><pre>795</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  BuildMI(*BB, InsertPt, DL, TII-&gt;get(Hexagon::A4_combineir), DoubleDestReg)</pre></td></tr><tr><td class='line-number'><a name='L796' href='#L796'><pre>796</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    .addImm(HiOperand.getImm())</pre></td></tr><tr><td class='line-number'><a name='L797' href='#L797'><pre>797</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    .addReg(LoReg, LoRegKillFlag);</pre></td></tr><tr><td class='line-number'><a name='L798' href='#L798'><pre>798</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L799' href='#L799'><pre>799</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L800' href='#L800'><pre>800</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void HexagonCopyToCombine::emitCombineRI(MachineBasicBlock::iterator &amp;InsertPt,</pre></td></tr><tr><td class='line-number'><a name='L801' href='#L801'><pre>801</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         unsigned DoubleDestReg,</pre></td></tr><tr><td class='line-number'><a name='L802' href='#L802'><pre>802</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         MachineOperand &amp;HiOperand,</pre></td></tr><tr><td class='line-number'><a name='L803' href='#L803'><pre>803</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>                                         MachineOperand &amp;LoOperand) {</pre></td></tr><tr><td class='line-number'><a name='L804' href='#L804'><pre>804</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>  unsigned HiRegKillFlag = getKillRegState(HiOperand.isKill());</pre></td></tr><tr><td class='line-number'><a name='L805' href='#L805'><pre>805</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>  Register HiReg = HiOperand.getReg();</pre></td></tr><tr><td class='line-number'><a name='L806' href='#L806'><pre>806</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L807' href='#L807'><pre>807</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>  DebugLoc DL = InsertPt-&gt;getDebugLoc();</pre></td></tr><tr><td class='line-number'><a name='L808' href='#L808'><pre>808</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>  MachineBasicBlock *BB = InsertPt-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L809' href='#L809'><pre>809</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L810' href='#L810'><pre>810</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Handle global.</pre></td></tr><tr><td class='line-number'><a name='L811' href='#L811'><pre>811</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>  if (LoOperand.isGlobal()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L811' href='#L811'><span>811:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>26</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L812' href='#L812'><pre>812</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    BuildMI(*BB, InsertPt, DL, TII-&gt;get(Hexagon::A4_combineri), DoubleDestReg)</pre></td></tr><tr><td class='line-number'><a name='L813' href='#L813'><pre>813</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>      .addReg(HiReg, HiRegKillFlag)</pre></td></tr><tr><td class='line-number'><a name='L814' href='#L814'><pre>814</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>      .addGlobalAddress(LoOperand.getGlobal(), LoOperand.getOffset(),</pre></td></tr><tr><td class='line-number'><a name='L815' href='#L815'><pre>815</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>                        LoOperand.getTargetFlags());</pre></td></tr><tr><td class='line-number'><a name='L816' href='#L816'><pre>816</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L817' href='#L817'><pre>817</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L818' href='#L818'><pre>818</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Handle block addresses.</pre></td></tr><tr><td class='line-number'><a name='L819' href='#L819'><pre>819</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>  if (LoOperand.isBlockAddress()) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L819' href='#L819'><span>819:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>26</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L820' href='#L820'><pre>820</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    BuildMI(*BB, InsertPt, DL, TII-&gt;get(Hexagon::A4_combineri), DoubleDestReg)</span></pre></td></tr><tr><td class='line-number'><a name='L821' href='#L821'><pre>821</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      .addReg(HiReg, HiRegKillFlag)</span></pre></td></tr><tr><td class='line-number'><a name='L822' href='#L822'><pre>822</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      .addBlockAddress(LoOperand.getBlockAddress(), LoOperand.getOffset(),</span></pre></td></tr><tr><td class='line-number'><a name='L823' href='#L823'><pre>823</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                       LoOperand.getTargetFlags());</span></pre></td></tr><tr><td class='line-number'><a name='L824' href='#L824'><pre>824</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return;</span></pre></td></tr><tr><td class='line-number'><a name='L825' href='#L825'><pre>825</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L826' href='#L826'><pre>826</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Handle jump tables.</pre></td></tr><tr><td class='line-number'><a name='L827' href='#L827'><pre>827</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>  if (LoOperand.isJTI()) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L827' href='#L827'><span>827:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>26</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L828' href='#L828'><pre>828</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    BuildMI(*BB, InsertPt, DL, TII-&gt;get(Hexagon::A4_combineri), DoubleDestReg)</span></pre></td></tr><tr><td class='line-number'><a name='L829' href='#L829'><pre>829</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      .addReg(HiOperand.getReg(), HiRegKillFlag)</span></pre></td></tr><tr><td class='line-number'><a name='L830' href='#L830'><pre>830</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      .addJumpTableIndex(LoOperand.getIndex(), LoOperand.getTargetFlags());</span></pre></td></tr><tr><td class='line-number'><a name='L831' href='#L831'><pre>831</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return;</span></pre></td></tr><tr><td class='line-number'><a name='L832' href='#L832'><pre>832</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L833' href='#L833'><pre>833</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Handle constant pools.</pre></td></tr><tr><td class='line-number'><a name='L834' href='#L834'><pre>834</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>  if (LoOperand.isCPI()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L834' href='#L834'><span>834:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>25</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L835' href='#L835'><pre>835</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    BuildMI(*BB, InsertPt, DL, TII-&gt;get(Hexagon::A4_combineri), DoubleDestReg)</pre></td></tr><tr><td class='line-number'><a name='L836' href='#L836'><pre>836</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      .addReg(HiOperand.getReg(), HiRegKillFlag)</pre></td></tr><tr><td class='line-number'><a name='L837' href='#L837'><pre>837</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      .addConstantPoolIndex(LoOperand.getIndex(), LoOperand.getOffset(),</pre></td></tr><tr><td class='line-number'><a name='L838' href='#L838'><pre>838</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>                            LoOperand.getTargetFlags());</pre></td></tr><tr><td class='line-number'><a name='L839' href='#L839'><pre>839</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L840' href='#L840'><pre>840</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L841' href='#L841'><pre>841</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L842' href='#L842'><pre>842</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Insert new combine instruction.</pre></td></tr><tr><td class='line-number'><a name='L843' href='#L843'><pre>843</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  DoubleRegDest = combine HiReg, #LoImm</pre></td></tr><tr><td class='line-number'><a name='L844' href='#L844'><pre>844</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  BuildMI(*BB, InsertPt, DL, TII-&gt;get(Hexagon::A4_combineri), DoubleDestReg)</pre></td></tr><tr><td class='line-number'><a name='L845' href='#L845'><pre>845</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>    .addReg(HiReg, HiRegKillFlag)</pre></td></tr><tr><td class='line-number'><a name='L846' href='#L846'><pre>846</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>    .addImm(LoOperand.getImm());</pre></td></tr><tr><td class='line-number'><a name='L847' href='#L847'><pre>847</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L848' href='#L848'><pre>848</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L849' href='#L849'><pre>849</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void HexagonCopyToCombine::emitCombineRR(MachineBasicBlock::iterator &amp;InsertPt,</pre></td></tr><tr><td class='line-number'><a name='L850' href='#L850'><pre>850</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         unsigned DoubleDestReg,</pre></td></tr><tr><td class='line-number'><a name='L851' href='#L851'><pre>851</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         MachineOperand &amp;HiOperand,</pre></td></tr><tr><td class='line-number'><a name='L852' href='#L852'><pre>852</pre></a></td><td class='covered-line'><pre>195</pre></td><td class='code'><pre>                                         MachineOperand &amp;LoOperand) {</pre></td></tr><tr><td class='line-number'><a name='L853' href='#L853'><pre>853</pre></a></td><td class='covered-line'><pre>195</pre></td><td class='code'><pre>  unsigned LoRegKillFlag = getKillRegState(LoOperand.isKill());</pre></td></tr><tr><td class='line-number'><a name='L854' href='#L854'><pre>854</pre></a></td><td class='covered-line'><pre>195</pre></td><td class='code'><pre>  unsigned HiRegKillFlag = getKillRegState(HiOperand.isKill());</pre></td></tr><tr><td class='line-number'><a name='L855' href='#L855'><pre>855</pre></a></td><td class='covered-line'><pre>195</pre></td><td class='code'><pre>  Register LoReg = LoOperand.getReg();</pre></td></tr><tr><td class='line-number'><a name='L856' href='#L856'><pre>856</pre></a></td><td class='covered-line'><pre>195</pre></td><td class='code'><pre>  Register HiReg = HiOperand.getReg();</pre></td></tr><tr><td class='line-number'><a name='L857' href='#L857'><pre>857</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L858' href='#L858'><pre>858</pre></a></td><td class='covered-line'><pre>195</pre></td><td class='code'><pre>  DebugLoc DL = InsertPt-&gt;getDebugLoc();</pre></td></tr><tr><td class='line-number'><a name='L859' href='#L859'><pre>859</pre></a></td><td class='covered-line'><pre>195</pre></td><td class='code'><pre>  MachineBasicBlock *BB = InsertPt-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L860' href='#L860'><pre>860</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L861' href='#L861'><pre>861</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Insert new combine instruction.</pre></td></tr><tr><td class='line-number'><a name='L862' href='#L862'><pre>862</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  DoubleRegDest = combine HiReg, LoReg</pre></td></tr><tr><td class='line-number'><a name='L863' href='#L863'><pre>863</pre></a></td><td class='covered-line'><pre>195</pre></td><td class='code'><pre>  unsigned NewOpc;</pre></td></tr><tr><td class='line-number'><a name='L864' href='#L864'><pre>864</pre></a></td><td class='covered-line'><pre>195</pre></td><td class='code'><pre>  if (Hexagon::DoubleRegsRegClass.contains(DoubleDestReg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L864' href='#L864'><span>864:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>155</span>, <span class='None'>False</span>: <span class='covered-line'>40</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L865' href='#L865'><pre>865</pre></a></td><td class='covered-line'><pre>155</pre></td><td class='code'><pre>    NewOpc = Hexagon::A2_combinew;</pre></td></tr><tr><td class='line-number'><a name='L866' href='#L866'><pre>866</pre></a></td><td class='covered-line'><pre>155</pre></td><td class='code'><pre>  } else <div class='tooltip'>if (<span class='tooltip-content'>40</span></div><div class='tooltip'>Hexagon::HvxWRRegClass.contains(DoubleDestReg)<span class='tooltip-content'>40</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L866' href='#L866'><span>866:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L867' href='#L867'><pre>867</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    assert(ST-&gt;useHVXOps());</pre></td></tr><tr><td class='line-number'><a name='L868' href='#L868'><pre>868</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    NewOpc = Hexagon::V6_vcombine;</pre></td></tr><tr><td class='line-number'><a name='L869' href='#L869'><pre>869</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>  } else</pre></td></tr><tr><td class='line-number'><a name='L870' href='#L870'><pre>870</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>llvm_unreachable</span>(&quot;Unexpected register&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L871' href='#L871'><pre>871</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L872' href='#L872'><pre>872</pre></a></td><td class='covered-line'><pre>195</pre></td><td class='code'><pre>  BuildMI(*BB, InsertPt, DL, TII-&gt;get(NewOpc), DoubleDestReg)</pre></td></tr><tr><td class='line-number'><a name='L873' href='#L873'><pre>873</pre></a></td><td class='covered-line'><pre>195</pre></td><td class='code'><pre>    .addReg(HiReg, HiRegKillFlag)</pre></td></tr><tr><td class='line-number'><a name='L874' href='#L874'><pre>874</pre></a></td><td class='covered-line'><pre>195</pre></td><td class='code'><pre>    .addReg(LoReg, LoRegKillFlag);</pre></td></tr><tr><td class='line-number'><a name='L875' href='#L875'><pre>875</pre></a></td><td class='covered-line'><pre>195</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L876' href='#L876'><pre>876</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L877' href='#L877'><pre>877</pre></a></td><td class='covered-line'><pre>1.34k</pre></td><td class='code'><pre>FunctionPass *llvm::createHexagonCopyToCombine() {</pre></td></tr><tr><td class='line-number'><a name='L878' href='#L878'><pre>878</pre></a></td><td class='covered-line'><pre>1.34k</pre></td><td class='code'><pre>  return new HexagonCopyToCombine();</pre></td></tr><tr><td class='line-number'><a name='L879' href='#L879'><pre>879</pre></a></td><td class='covered-line'><pre>1.34k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>