#-----------------------------------------------------------
# Webtalk v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Oct 10 15:35:48 2018
# Process ID: 12700
# Current directory: I:/FPGAData/Xian_BiRui_electronics/ninghechuan_Lab/lab1_dds/lab_dds_block_ram/lab_dds.sim/sim_1/behav/xsim
# Command line: wbtcv.exe -mode batch -source I:/FPGAData/Xian_BiRui_electronics/ninghechuan_Lab/lab1_dds/lab_dds_block_ram/lab_dds.sim/sim_1/behav/xsim/xsim.dir/dds_sim_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: I:/FPGAData/Xian_BiRui_electronics/ninghechuan_Lab/lab1_dds/lab_dds_block_ram/lab_dds.sim/sim_1/behav/xsim/webtalk.log
# Journal file: I:/FPGAData/Xian_BiRui_electronics/ninghechuan_Lab/lab1_dds/lab_dds_block_ram/lab_dds.sim/sim_1/behav/xsim\webtalk.jou
#-----------------------------------------------------------
source I:/FPGAData/Xian_BiRui_electronics/ninghechuan_Lab/lab1_dds/lab_dds_block_ram/lab_dds.sim/sim_1/behav/xsim/xsim.dir/dds_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'I:/FPGAData/Xian_BiRui_electronics/ninghechuan_Lab/lab1_dds/lab_dds_block_ram/lab_dds.sim/sim_1/behav/xsim/xsim.dir/dds_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Oct 10 15:35:53 2018. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2017.4/Vivado/2017.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 52.355 ; gain = 0.660
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 10 15:35:53 2018...
