

================================================================
== Vivado HLS Report for 'buffer_func1_D6'
================================================================
* Date:           Mon Sep  2 22:41:12 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        2mmDataflow
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.00|     4.985|        0.75|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1185|  1185|  1185|  1185|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  1184|  1184|        74|          -|          -|    16|    no    |
        | + Loop 1.1  |    72|    72|         3|          -|          -|    24|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond)
	2  / (exitcond)
4 --> 
	5  / true
5 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %.loopexit" [2mmDataflow/2mm.cc:15]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i = phi i5 [ 0, %0 ], [ %i_3, %.loopexit.loopexit ]"   --->   Operation 7 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.36ns)   --->   "%exitcond1 = icmp eq i5 %i, -16" [2mmDataflow/2mm.cc:15]   --->   Operation 8 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.78ns)   --->   "%i_3 = add i5 %i, 1" [2mmDataflow/2mm.cc:15]   --->   Operation 10 'add' 'i_3' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %2, label %.preheader.preheader" [2mmDataflow/2mm.cc:15]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i, i5 0)" [2mmDataflow/2mm.cc:15]   --->   Operation 12 'bitconcatenate' 'tmp' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i, i3 0)" [2mmDataflow/2mm.cc:15]   --->   Operation 13 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i8 %tmp_s to i10" [2mmDataflow/2mm.cc:18]   --->   Operation 14 'zext' 'p_shl1_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.73ns)   --->   "%tmp_24 = sub i10 %tmp, %p_shl1_cast" [2mmDataflow/2mm.cc:18]   --->   Operation 15 'sub' 'tmp_24' <Predicate = (!exitcond1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.76ns)   --->   "br label %.preheader" [2mmDataflow/2mm.cc:16]   --->   Operation 16 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "ret void" [2mmDataflow/2mm.cc:20]   --->   Operation 17 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.98>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%j = phi i5 [ %j_3, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 18 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (1.36ns)   --->   "%exitcond = icmp eq i5 %j, -8" [2mmDataflow/2mm.cc:16]   --->   Operation 19 'icmp' 'exitcond' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)"   --->   Operation 20 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.78ns)   --->   "%j_3 = add i5 %j, 1" [2mmDataflow/2mm.cc:16]   --->   Operation 21 'add' 'j_3' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %1" [2mmDataflow/2mm.cc:16]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_cast = zext i5 %j to i10" [2mmDataflow/2mm.cc:18]   --->   Operation 23 'zext' 'tmp_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.73ns)   --->   "%tmp_25 = add i10 %tmp_24, %tmp_cast" [2mmDataflow/2mm.cc:18]   --->   Operation 24 'add' 'tmp_25' <Predicate = (!exitcond)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_66_cast = sext i10 %tmp_25 to i64" [2mmDataflow/2mm.cc:18]   --->   Operation 25 'sext' 'tmp_66_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%D_input_addr = getelementptr [384 x i32]* %D_input, i64 0, i64 %tmp_66_cast" [2mmDataflow/2mm.cc:18]   --->   Operation 26 'getelementptr' 'D_input_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 27 [2/2] (3.25ns)   --->   "%D_input_load = load i32* %D_input_addr, align 4" [2mmDataflow/2mm.cc:18]   --->   Operation 27 'load' 'D_input_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 28 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 29 [1/2] (3.25ns)   --->   "%D_input_load = load i32* %D_input_addr, align 4" [2mmDataflow/2mm.cc:18]   --->   Operation 29 'load' 'D_input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%D_mid_addr = getelementptr [384 x i32]* %D_mid, i64 0, i64 %tmp_66_cast" [2mmDataflow/2mm.cc:18]   --->   Operation 30 'getelementptr' 'D_mid_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (3.25ns)   --->   "store i32 %D_input_load, i32* %D_mid_addr, align 4" [2mmDataflow/2mm.cc:18]   --->   Operation 31 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "br label %.preheader" [2mmDataflow/2mm.cc:16]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6ns, clock uncertainty: 0.75ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', 2mmDataflow/2mm.cc:15) [5]  (1.77 ns)

 <State 2>: 1.78ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', 2mmDataflow/2mm.cc:15) [5]  (0 ns)
	'add' operation ('i', 2mmDataflow/2mm.cc:15) [8]  (1.78 ns)

 <State 3>: 4.98ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', 2mmDataflow/2mm.cc:16) [17]  (0 ns)
	'add' operation ('tmp_25', 2mmDataflow/2mm.cc:18) [24]  (1.73 ns)
	'getelementptr' operation ('D_input_addr', 2mmDataflow/2mm.cc:18) [26]  (0 ns)
	'load' operation ('D_input_load', 2mmDataflow/2mm.cc:18) on array 'D_input' [28]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('D_input_load', 2mmDataflow/2mm.cc:18) on array 'D_input' [28]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('D_mid_addr', 2mmDataflow/2mm.cc:18) [27]  (0 ns)
	'store' operation (2mmDataflow/2mm.cc:18) of variable 'D_input_load', 2mmDataflow/2mm.cc:18 on array 'D_mid' [29]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
