/******************************************************************************
 *  Copyright (C) 2017 Broadcom. The term "Broadcom" refers to Broadcom Limited
 *  and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the
 *  terms and conditions of a separate, written license agreement executed
 *  between you and Broadcom (an "Authorized License").  Except as set forth in
 *  an Authorized License, Broadcom grants no license (express or implied),
 *  right to use, or waiver of any kind with respect to the Software, and
 *  Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE,
 *  THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD
 *  IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization,
 *  constitutes the valuable trade secrets of Broadcom, and you shall use all
 *  reasonable efforts to protect the confidentiality thereof, and to use this
 *  information only in connection with your use of Broadcom integrated circuit
 *  products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED
 *  "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS
 *  OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH
 *  RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL
 *  IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *  PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *  ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE
 *  ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR
 *  ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL,
 *  INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY
 *  RELATING TO YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM
 *  HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN
 *  EXCESS OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1,
 *  WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY
 *  FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 ******************************************************************************/

/* @file qspi_bcm58202_regs.h
 *
 * QSPI register defintions for bcm58202
 *
 * This header defines the register addresses and field positions
 * and masks for the the QSPi register space on bcm58202
 *
 */

#ifndef	__QSPI_BCM58202_REGS_H__
#define	__QSPI_BCM58202_REGS_H__

#define QSPI_SPACE 0x08
#define BSPI_REGISTERS_REVISION_ID_ADDR 0x45110000
#define BSPI_REGISTERS_REVISION_ID_BASE 0x000
#define BSPI_REGISTERS_REVISION_ID__MAJOR_L 15
#define BSPI_REGISTERS_REVISION_ID__MAJOR_R 8
#define BSPI_REGISTERS_REVISION_ID__MAJOR_WIDTH 8
#define BSPI_REGISTERS_REVISION_ID__MAJOR_RESETVALUE 0x04
#define BSPI_REGISTERS_REVISION_ID__MINOR_L 7
#define BSPI_REGISTERS_REVISION_ID__MINOR_R 0
#define BSPI_REGISTERS_REVISION_ID__MINOR_WIDTH 8
#define BSPI_REGISTERS_REVISION_ID__MINOR_RESETVALUE 0x01
#define BSPI_REGISTERS_REVISION_ID_WIDTH 32
#define BSPI_REGISTERS_REVISION_ID__WIDTH 32
#define BSPI_REGISTERS_REVISION_ID_ALL_L 31
#define BSPI_REGISTERS_REVISION_ID_ALL_R 0
#define BSPI_REGISTERS_REVISION_ID__ALL_L 31
#define BSPI_REGISTERS_REVISION_ID__ALL_R 0
#define BSPI_REGISTERS_REVISION_ID_DATAMASK 0xFFFFFFFF
#define BSPI_REGISTERS_REVISION_ID_RESETVALUE 0x401
#define BSPI_REGISTERS_SCRATCH_ADDR 0x45110004
#define BSPI_REGISTERS_SCRATCH_BASE 0x004
#define BSPI_REGISTERS_SCRATCH__SCRATCH_L 31
#define BSPI_REGISTERS_SCRATCH__SCRATCH_R 0
#define BSPI_REGISTERS_SCRATCH__SCRATCH_WIDTH 32
#define BSPI_REGISTERS_SCRATCH__SCRATCH_RESETVALUE 0x00000000
#define BSPI_REGISTERS_SCRATCH_WIDTH 32
#define BSPI_REGISTERS_SCRATCH__WIDTH 32
#define BSPI_REGISTERS_SCRATCH_ALL_L 31
#define BSPI_REGISTERS_SCRATCH_ALL_R 0
#define BSPI_REGISTERS_SCRATCH__ALL_L 31
#define BSPI_REGISTERS_SCRATCH__ALL_R 0
#define BSPI_REGISTERS_SCRATCH_DATAMASK 0xFFFFFFFF
#define BSPI_REGISTERS_SCRATCH_RESETVALUE 0x0
#define BSPI_REGISTERS_MAST_N_BOOT_CTRL_ADDR 0x45110008
#define BSPI_REGISTERS_MAST_N_BOOT_CTRL_BASE 0x008
#define BSPI_REGISTERS_MAST_N_BOOT_CTRL__MAST_N_BOOT_L 0
#define BSPI_REGISTERS_MAST_N_BOOT_CTRL__MAST_N_BOOT_R 0
#define BSPI_REGISTERS_MAST_N_BOOT_CTRL__MAST_N_BOOT 0
#define BSPI_REGISTERS_MAST_N_BOOT_CTRL__MAST_N_BOOT_WIDTH 1
#define BSPI_REGISTERS_MAST_N_BOOT_CTRL__MAST_N_BOOT_RESETVALUE 0x0
#define BSPI_REGISTERS_MAST_N_BOOT_CTRL_WIDTH 32
#define BSPI_REGISTERS_MAST_N_BOOT_CTRL__WIDTH 32
#define BSPI_REGISTERS_MAST_N_BOOT_CTRL_ALL_L 31
#define BSPI_REGISTERS_MAST_N_BOOT_CTRL_ALL_R 0
#define BSPI_REGISTERS_MAST_N_BOOT_CTRL__ALL_L 31
#define BSPI_REGISTERS_MAST_N_BOOT_CTRL__ALL_R 0
#define BSPI_REGISTERS_MAST_N_BOOT_CTRL_DATAMASK 0xFFFFFFFF
#define BSPI_REGISTERS_MAST_N_BOOT_CTRL_RESETVALUE 0x0
#define BSPI_REGISTERS_BUSY_STATUS_ADDR 0x4511000C
#define BSPI_REGISTERS_BUSY_STATUS_BASE 0x00C
#define BSPI_REGISTERS_BUSY_STATUS__BUSY_L 0
#define BSPI_REGISTERS_BUSY_STATUS__BUSY_R 0
#define BSPI_REGISTERS_BUSY_STATUS__BUSY 0
#define BSPI_REGISTERS_BUSY_STATUS__BUSY_WIDTH 1
#define BSPI_REGISTERS_BUSY_STATUS__BUSY_RESETVALUE 0x0
#define BSPI_REGISTERS_BUSY_STATUS_WIDTH 32
#define BSPI_REGISTERS_BUSY_STATUS__WIDTH 32
#define BSPI_REGISTERS_BUSY_STATUS_ALL_L 31
#define BSPI_REGISTERS_BUSY_STATUS_ALL_R 0
#define BSPI_REGISTERS_BUSY_STATUS__ALL_L 31
#define BSPI_REGISTERS_BUSY_STATUS__ALL_R 0
#define BSPI_REGISTERS_BUSY_STATUS_DATAMASK 0xFFFFFFFF
#define BSPI_REGISTERS_BUSY_STATUS_RESETVALUE 0x0
#define BSPI_REGISTERS_INTR_STATUS_ADDR 0x45110010
#define BSPI_REGISTERS_INTR_STATUS_BASE 0x010
#define BSPI_REGISTERS_INTR_STATUS__INTR_1_L 1
#define BSPI_REGISTERS_INTR_STATUS__INTR_1_R 1
#define BSPI_REGISTERS_INTR_STATUS__INTR_1 1
#define BSPI_REGISTERS_INTR_STATUS__INTR_1_WIDTH 1
#define BSPI_REGISTERS_INTR_STATUS__INTR_1_RESETVALUE 0x0
#define BSPI_REGISTERS_INTR_STATUS__INTR_0_L 0
#define BSPI_REGISTERS_INTR_STATUS__INTR_0_R 0
#define BSPI_REGISTERS_INTR_STATUS__INTR_0 0
#define BSPI_REGISTERS_INTR_STATUS__INTR_0_WIDTH 1
#define BSPI_REGISTERS_INTR_STATUS__INTR_0_RESETVALUE 0x0
#define BSPI_REGISTERS_INTR_STATUS_WIDTH 32
#define BSPI_REGISTERS_INTR_STATUS__WIDTH 32
#define BSPI_REGISTERS_INTR_STATUS_ALL_L 31
#define BSPI_REGISTERS_INTR_STATUS_ALL_R 0
#define BSPI_REGISTERS_INTR_STATUS__ALL_L 31
#define BSPI_REGISTERS_INTR_STATUS__ALL_R 0
#define BSPI_REGISTERS_INTR_STATUS_DATAMASK 0xFFFFFFFF
#define BSPI_REGISTERS_INTR_STATUS_RESETVALUE 0x0
#define BSPI_REGISTERS_B0_STATUS_ADDR 0x45110014
#define BSPI_REGISTERS_B0_STATUS_BASE 0x014
#define BSPI_REGISTERS_B0_STATUS__RESERVED 31
#define BSPI_REGISTERS_B0_STATUS__B0_PREFETCH_ACTIVE_L 30
#define BSPI_REGISTERS_B0_STATUS__B0_PREFETCH_ACTIVE_R 30
#define BSPI_REGISTERS_B0_STATUS__B0_PREFETCH_ACTIVE 30
#define BSPI_REGISTERS_B0_STATUS__B0_PREFETCH_ACTIVE_WIDTH 1
#define BSPI_REGISTERS_B0_STATUS__B0_PREFETCH_ACTIVE_RESETVALUE 0x0
#define BSPI_REGISTERS_B0_STATUS__B0_FULL_L 29
#define BSPI_REGISTERS_B0_STATUS__B0_FULL_R 29
#define BSPI_REGISTERS_B0_STATUS__B0_FULL 29
#define BSPI_REGISTERS_B0_STATUS__B0_FULL_WIDTH 1
#define BSPI_REGISTERS_B0_STATUS__B0_FULL_RESETVALUE 0x0
#define BSPI_REGISTERS_B0_STATUS__B0_EMPTY_L 28
#define BSPI_REGISTERS_B0_STATUS__B0_EMPTY_R 28
#define BSPI_REGISTERS_B0_STATUS__B0_EMPTY 28
#define BSPI_REGISTERS_B0_STATUS__B0_EMPTY_WIDTH 1
#define BSPI_REGISTERS_B0_STATUS__B0_EMPTY_RESETVALUE 0x1
#define BSPI_REGISTERS_B0_STATUS__B0_MISS_L 27
#define BSPI_REGISTERS_B0_STATUS__B0_MISS_R 27
#define BSPI_REGISTERS_B0_STATUS__B0_MISS 27
#define BSPI_REGISTERS_B0_STATUS__B0_MISS_WIDTH 1
#define BSPI_REGISTERS_B0_STATUS__B0_MISS_RESETVALUE 0x0
#define BSPI_REGISTERS_B0_STATUS__B0_HIT_L 26
#define BSPI_REGISTERS_B0_STATUS__B0_HIT_R 26
#define BSPI_REGISTERS_B0_STATUS__B0_HIT 26
#define BSPI_REGISTERS_B0_STATUS__B0_HIT_WIDTH 1
#define BSPI_REGISTERS_B0_STATUS__B0_HIT_RESETVALUE 0x0
#define BSPI_REGISTERS_B0_STATUS__B0_ADDRESS_L 25
#define BSPI_REGISTERS_B0_STATUS__B0_ADDRESS_R 0
#define BSPI_REGISTERS_B0_STATUS__B0_ADDRESS_WIDTH 26
#define BSPI_REGISTERS_B0_STATUS__B0_ADDRESS_RESETVALUE 0x0
#define BSPI_REGISTERS_B0_STATUS_WIDTH 32
#define BSPI_REGISTERS_B0_STATUS__WIDTH 32
#define BSPI_REGISTERS_B0_STATUS_ALL_L 31
#define BSPI_REGISTERS_B0_STATUS_ALL_R 0
#define BSPI_REGISTERS_B0_STATUS__ALL_L 31
#define BSPI_REGISTERS_B0_STATUS__ALL_R 0
#define BSPI_REGISTERS_B0_STATUS_DATAMASK 0xFFFFFFFF
#define BSPI_REGISTERS_B0_STATUS_RESETVALUE 0x10000000
#define BSPI_REGISTERS_B0_CTRL_ADDR 0x45110018
#define BSPI_REGISTERS_B0_CTRL_BASE 0x018
#define BSPI_REGISTERS_B0_CTRL__B0_FLUSH_L 0
#define BSPI_REGISTERS_B0_CTRL__B0_FLUSH_R 0
#define BSPI_REGISTERS_B0_CTRL__B0_FLUSH 0
#define BSPI_REGISTERS_B0_CTRL__B0_FLUSH_WIDTH 1
#define BSPI_REGISTERS_B0_CTRL__B0_FLUSH_RESETVALUE 0x0
#define BSPI_REGISTERS_B0_CTRL_WIDTH 32
#define BSPI_REGISTERS_B0_CTRL__WIDTH 32
#define BSPI_REGISTERS_B0_CTRL_ALL_L 31
#define BSPI_REGISTERS_B0_CTRL_ALL_R 0
#define BSPI_REGISTERS_B0_CTRL__ALL_L 31
#define BSPI_REGISTERS_B0_CTRL__ALL_R 0
#define BSPI_REGISTERS_B0_CTRL_DATAMASK 0xFFFFFFFF
#define BSPI_REGISTERS_B0_CTRL_RESETVALUE 0x0
#define BSPI_REGISTERS_B1_STATUS_ADDR 0x4511001C
#define BSPI_REGISTERS_B1_STATUS_BASE 0x01C
#define BSPI_REGISTERS_B1_STATUS__RESERVED 31
#define BSPI_REGISTERS_B1_STATUS__B1_PREFETCH_ACTIVE_L 30
#define BSPI_REGISTERS_B1_STATUS__B1_PREFETCH_ACTIVE_R 30
#define BSPI_REGISTERS_B1_STATUS__B1_PREFETCH_ACTIVE 30
#define BSPI_REGISTERS_B1_STATUS__B1_PREFETCH_ACTIVE_WIDTH 1
#define BSPI_REGISTERS_B1_STATUS__B1_PREFETCH_ACTIVE_RESETVALUE 0x0
#define BSPI_REGISTERS_B1_STATUS__B1_FULL_L 29
#define BSPI_REGISTERS_B1_STATUS__B1_FULL_R 29
#define BSPI_REGISTERS_B1_STATUS__B1_FULL 29
#define BSPI_REGISTERS_B1_STATUS__B1_FULL_WIDTH 1
#define BSPI_REGISTERS_B1_STATUS__B1_FULL_RESETVALUE 0x0
#define BSPI_REGISTERS_B1_STATUS__B1_EMPTY_L 28
#define BSPI_REGISTERS_B1_STATUS__B1_EMPTY_R 28
#define BSPI_REGISTERS_B1_STATUS__B1_EMPTY 28
#define BSPI_REGISTERS_B1_STATUS__B1_EMPTY_WIDTH 1
#define BSPI_REGISTERS_B1_STATUS__B1_EMPTY_RESETVALUE 0x1
#define BSPI_REGISTERS_B1_STATUS__B1_MISS_L 27
#define BSPI_REGISTERS_B1_STATUS__B1_MISS_R 27
#define BSPI_REGISTERS_B1_STATUS__B1_MISS 27
#define BSPI_REGISTERS_B1_STATUS__B1_MISS_WIDTH 1
#define BSPI_REGISTERS_B1_STATUS__B1_MISS_RESETVALUE 0x0
#define BSPI_REGISTERS_B1_STATUS__B1_HIT_L 26
#define BSPI_REGISTERS_B1_STATUS__B1_HIT_R 26
#define BSPI_REGISTERS_B1_STATUS__B1_HIT 26
#define BSPI_REGISTERS_B1_STATUS__B1_HIT_WIDTH 1
#define BSPI_REGISTERS_B1_STATUS__B1_HIT_RESETVALUE 0x0
#define BSPI_REGISTERS_B1_STATUS__B1_ADDRESS_L 25
#define BSPI_REGISTERS_B1_STATUS__B1_ADDRESS_R 0
#define BSPI_REGISTERS_B1_STATUS__B1_ADDRESS_WIDTH 26
#define BSPI_REGISTERS_B1_STATUS__B1_ADDRESS_RESETVALUE 0x0
#define BSPI_REGISTERS_B1_STATUS_WIDTH 32
#define BSPI_REGISTERS_B1_STATUS__WIDTH 32
#define BSPI_REGISTERS_B1_STATUS_ALL_L 31
#define BSPI_REGISTERS_B1_STATUS_ALL_R 0
#define BSPI_REGISTERS_B1_STATUS__ALL_L 31
#define BSPI_REGISTERS_B1_STATUS__ALL_R 0
#define BSPI_REGISTERS_B1_STATUS_DATAMASK 0xFFFFFFFF
#define BSPI_REGISTERS_B1_STATUS_RESETVALUE 0x10000000
#define BSPI_REGISTERS_B1_CTRL_ADDR 0x45110020
#define BSPI_REGISTERS_B1_CTRL_BASE 0x020
#define BSPI_REGISTERS_B1_CTRL__B1_FLUSH_L 0
#define BSPI_REGISTERS_B1_CTRL__B1_FLUSH_R 0
#define BSPI_REGISTERS_B1_CTRL__B1_FLUSH 0
#define BSPI_REGISTERS_B1_CTRL__B1_FLUSH_WIDTH 1
#define BSPI_REGISTERS_B1_CTRL__B1_FLUSH_RESETVALUE 0x0
#define BSPI_REGISTERS_B1_CTRL_WIDTH 32
#define BSPI_REGISTERS_B1_CTRL__WIDTH 32
#define BSPI_REGISTERS_B1_CTRL_ALL_L 31
#define BSPI_REGISTERS_B1_CTRL_ALL_R 0
#define BSPI_REGISTERS_B1_CTRL__ALL_L 31
#define BSPI_REGISTERS_B1_CTRL__ALL_R 0
#define BSPI_REGISTERS_B1_CTRL_DATAMASK 0xFFFFFFFF
#define BSPI_REGISTERS_B1_CTRL_RESETVALUE 0x0
#define BSPI_REGISTERS_STRAP_OVERRIDE_CTRL_ADDR 0x45110024
#define BSPI_REGISTERS_STRAP_OVERRIDE_CTRL_BASE 0x024
#define BSPI_REGISTERS_STRAP_OVERRIDE_CTRL__ENDIAN_MODE_L 4
#define BSPI_REGISTERS_STRAP_OVERRIDE_CTRL__ENDIAN_MODE_R 4
#define BSPI_REGISTERS_STRAP_OVERRIDE_CTRL__ENDIAN_MODE 4
#define BSPI_REGISTERS_STRAP_OVERRIDE_CTRL__ENDIAN_MODE_WIDTH 1
#define BSPI_REGISTERS_STRAP_OVERRIDE_CTRL__ENDIAN_MODE_RESETVALUE 0x0
#define BSPI_REGISTERS_STRAP_OVERRIDE_CTRL__DATA_QUAD_L 3
#define BSPI_REGISTERS_STRAP_OVERRIDE_CTRL__DATA_QUAD_R 3
#define BSPI_REGISTERS_STRAP_OVERRIDE_CTRL__DATA_QUAD 3
#define BSPI_REGISTERS_STRAP_OVERRIDE_CTRL__DATA_QUAD_WIDTH 1
#define BSPI_REGISTERS_STRAP_OVERRIDE_CTRL__DATA_QUAD_RESETVALUE 0x0
#define BSPI_REGISTERS_STRAP_OVERRIDE_CTRL__ADDR_4BYTE_N_3BYTE_L 2
#define BSPI_REGISTERS_STRAP_OVERRIDE_CTRL__ADDR_4BYTE_N_3BYTE_R 2
#define BSPI_REGISTERS_STRAP_OVERRIDE_CTRL__ADDR_4BYTE_N_3BYTE 2
#define BSPI_REGISTERS_STRAP_OVERRIDE_CTRL__ADDR_4BYTE_N_3BYTE_WIDTH 1
#define BSPI_REGISTERS_STRAP_OVERRIDE_CTRL__ADDR_4BYTE_N_3BYTE_RESETVALUE 0x0
#define BSPI_REGISTERS_STRAP_OVERRIDE_CTRL__DATA_DUAL_N_SGL_L 1
#define BSPI_REGISTERS_STRAP_OVERRIDE_CTRL__DATA_DUAL_N_SGL_R 1
#define BSPI_REGISTERS_STRAP_OVERRIDE_CTRL__DATA_DUAL_N_SGL 1
#define BSPI_REGISTERS_STRAP_OVERRIDE_CTRL__DATA_DUAL_N_SGL_WIDTH 1
#define BSPI_REGISTERS_STRAP_OVERRIDE_CTRL__DATA_DUAL_N_SGL_RESETVALUE 0x0
#define BSPI_REGISTERS_STRAP_OVERRIDE_CTRL__OVERRIDE_L 0
#define BSPI_REGISTERS_STRAP_OVERRIDE_CTRL__OVERRIDE_R 0
#define BSPI_REGISTERS_STRAP_OVERRIDE_CTRL__OVERRIDE 0
#define BSPI_REGISTERS_STRAP_OVERRIDE_CTRL__OVERRIDE_WIDTH 1
#define BSPI_REGISTERS_STRAP_OVERRIDE_CTRL__OVERRIDE_RESETVALUE 0x0
#define BSPI_REGISTERS_STRAP_OVERRIDE_CTRL_WIDTH 32
#define BSPI_REGISTERS_STRAP_OVERRIDE_CTRL__WIDTH 32
#define BSPI_REGISTERS_STRAP_OVERRIDE_CTRL_ALL_L 31
#define BSPI_REGISTERS_STRAP_OVERRIDE_CTRL_ALL_R 0
#define BSPI_REGISTERS_STRAP_OVERRIDE_CTRL__ALL_L 31
#define BSPI_REGISTERS_STRAP_OVERRIDE_CTRL__ALL_R 0
#define BSPI_REGISTERS_STRAP_OVERRIDE_CTRL_DATAMASK 0xFFFFFFFF
#define BSPI_REGISTERS_STRAP_OVERRIDE_CTRL_RESETVALUE 0x0
#define BSPI_REGISTERS_FLEX_MODE_ENABLE_ADDR 0x45110028
#define BSPI_REGISTERS_FLEX_MODE_ENABLE_BASE 0x028
#define BSPI_REGISTERS_FLEX_MODE_ENABLE__BSPI_FLEX_MODE_ENABLE_L 0
#define BSPI_REGISTERS_FLEX_MODE_ENABLE__BSPI_FLEX_MODE_ENABLE_R 0
#define BSPI_REGISTERS_FLEX_MODE_ENABLE__BSPI_FLEX_MODE_ENABLE 0
#define BSPI_REGISTERS_FLEX_MODE_ENABLE__BSPI_FLEX_MODE_ENABLE_WIDTH 1
#define BSPI_REGISTERS_FLEX_MODE_ENABLE__BSPI_FLEX_MODE_ENABLE_RESETVALUE 0x0
#define BSPI_REGISTERS_FLEX_MODE_ENABLE_WIDTH 32
#define BSPI_REGISTERS_FLEX_MODE_ENABLE__WIDTH 32
#define BSPI_REGISTERS_FLEX_MODE_ENABLE_ALL_L 31
#define BSPI_REGISTERS_FLEX_MODE_ENABLE_ALL_R 0
#define BSPI_REGISTERS_FLEX_MODE_ENABLE__ALL_L 31
#define BSPI_REGISTERS_FLEX_MODE_ENABLE__ALL_R 0
#define BSPI_REGISTERS_FLEX_MODE_ENABLE_DATAMASK 0xFFFFFFFF
#define BSPI_REGISTERS_FLEX_MODE_ENABLE_RESETVALUE 0x0
#define BSPI_REGISTERS_BITS_PER_CYCLE_ADDR 0x4511002C
#define BSPI_REGISTERS_BITS_PER_CYCLE_BASE 0x02C
#define BSPI_REGISTERS_BITS_PER_CYCLE__CMD_BPC_SELECT_L 25
#define BSPI_REGISTERS_BITS_PER_CYCLE__CMD_BPC_SELECT_R 24
#define BSPI_REGISTERS_BITS_PER_CYCLE__CMD_BPC_SELECT_WIDTH 2
#define BSPI_REGISTERS_BITS_PER_CYCLE__CMD_BPC_SELECT_RESETVALUE 0x0
#define BSPI_REGISTERS_BITS_PER_CYCLE__ADDR_BPC_SELECT_L 17
#define BSPI_REGISTERS_BITS_PER_CYCLE__ADDR_BPC_SELECT_R 16
#define BSPI_REGISTERS_BITS_PER_CYCLE__ADDR_BPC_SELECT_WIDTH 2
#define BSPI_REGISTERS_BITS_PER_CYCLE__ADDR_BPC_SELECT_RESETVALUE 0x0
#define BSPI_REGISTERS_BITS_PER_CYCLE__MODE_BPC_SELECT_L 9
#define BSPI_REGISTERS_BITS_PER_CYCLE__MODE_BPC_SELECT_R 8
#define BSPI_REGISTERS_BITS_PER_CYCLE__MODE_BPC_SELECT_WIDTH 2
#define BSPI_REGISTERS_BITS_PER_CYCLE__MODE_BPC_SELECT_RESETVALUE 0x0
#define BSPI_REGISTERS_BITS_PER_CYCLE__DATA_BPC_SELECT_L 1
#define BSPI_REGISTERS_BITS_PER_CYCLE__DATA_BPC_SELECT_R 0
#define BSPI_REGISTERS_BITS_PER_CYCLE__DATA_BPC_SELECT_WIDTH 2
#define BSPI_REGISTERS_BITS_PER_CYCLE__DATA_BPC_SELECT_RESETVALUE 0x0
#define BSPI_REGISTERS_BITS_PER_CYCLE__RESERVED_0_L 31
#define BSPI_REGISTERS_BITS_PER_CYCLE__RESERVED_0_R 26
#define BSPI_REGISTERS_BITS_PER_CYCLE__RESERVED_1_L 23
#define BSPI_REGISTERS_BITS_PER_CYCLE__RESERVED_1_R 18
#define BSPI_REGISTERS_BITS_PER_CYCLE__RESERVED_2_L 15
#define BSPI_REGISTERS_BITS_PER_CYCLE__RESERVED_2_R 10
#define BSPI_REGISTERS_BITS_PER_CYCLE_WIDTH 26
#define BSPI_REGISTERS_BITS_PER_CYCLE__WIDTH 26
#define BSPI_REGISTERS_BITS_PER_CYCLE_ALL_L 25
#define BSPI_REGISTERS_BITS_PER_CYCLE_ALL_R 0
#define BSPI_REGISTERS_BITS_PER_CYCLE__ALL_L 25
#define BSPI_REGISTERS_BITS_PER_CYCLE__ALL_R 0
#define BSPI_REGISTERS_BITS_PER_CYCLE_DATAMASK 0x030303FF
#define BSPI_REGISTERS_BITS_PER_CYCLE_RESETVALUE 0x0
#define BSPI_REGISTERS_BITS_PER_PHASE_ADDR 0x45110030
#define BSPI_REGISTERS_BITS_PER_PHASE_BASE 0x030
#define BSPI_REGISTERS_BITS_PER_PHASE__CMD_BPP_SELECT_L 24
#define BSPI_REGISTERS_BITS_PER_PHASE__CMD_BPP_SELECT_R 24
#define BSPI_REGISTERS_BITS_PER_PHASE__CMD_BPP_SELECT 24
#define BSPI_REGISTERS_BITS_PER_PHASE__CMD_BPP_SELECT_WIDTH 1
#define BSPI_REGISTERS_BITS_PER_PHASE__CMD_BPP_SELECT_RESETVALUE 0x0
#define BSPI_REGISTERS_BITS_PER_PHASE__ADDR_BPP_SELECT_L 16
#define BSPI_REGISTERS_BITS_PER_PHASE__ADDR_BPP_SELECT_R 16
#define BSPI_REGISTERS_BITS_PER_PHASE__ADDR_BPP_SELECT 16
#define BSPI_REGISTERS_BITS_PER_PHASE__ADDR_BPP_SELECT_WIDTH 1
#define BSPI_REGISTERS_BITS_PER_PHASE__ADDR_BPP_SELECT_RESETVALUE 0x0
#define BSPI_REGISTERS_BITS_PER_PHASE__MODE_BPP_L 8
#define BSPI_REGISTERS_BITS_PER_PHASE__MODE_BPP_R 8
#define BSPI_REGISTERS_BITS_PER_PHASE__MODE_BPP 8
#define BSPI_REGISTERS_BITS_PER_PHASE__MODE_BPP_WIDTH 1
#define BSPI_REGISTERS_BITS_PER_PHASE__MODE_BPP_RESETVALUE 0x0
#define BSPI_REGISTERS_BITS_PER_PHASE__DUMMY_CYCLES_L 7
#define BSPI_REGISTERS_BITS_PER_PHASE__DUMMY_CYCLES_R 0
#define BSPI_REGISTERS_BITS_PER_PHASE__DUMMY_CYCLES_WIDTH 8
#define BSPI_REGISTERS_BITS_PER_PHASE__DUMMY_CYCLES_RESETVALUE 0x08
#define BSPI_REGISTERS_BITS_PER_PHASE_WIDTH 25
#define BSPI_REGISTERS_BITS_PER_PHASE__WIDTH 25
#define BSPI_REGISTERS_BITS_PER_PHASE_ALL_L 24
#define BSPI_REGISTERS_BITS_PER_PHASE_ALL_R 0
#define BSPI_REGISTERS_BITS_PER_PHASE__ALL_L 24
#define BSPI_REGISTERS_BITS_PER_PHASE__ALL_R 0
#define BSPI_REGISTERS_BITS_PER_PHASE_DATAMASK 0x0101FFFF
#define BSPI_REGISTERS_BITS_PER_PHASE_RESETVALUE 0x8
#define BSPI_REGISTERS_CMD_AND_MODE_BYTE_ADDR 0x45110034
#define BSPI_REGISTERS_CMD_AND_MODE_BYTE_BASE 0x034
#define BSPI_REGISTERS_CMD_AND_MODE_BYTE__BSPI_MODE_BYTE_L 23
#define BSPI_REGISTERS_CMD_AND_MODE_BYTE__BSPI_MODE_BYTE_R 16
#define BSPI_REGISTERS_CMD_AND_MODE_BYTE__BSPI_MODE_BYTE_WIDTH 8
#define BSPI_REGISTERS_CMD_AND_MODE_BYTE__BSPI_MODE_BYTE_RESETVALUE 0x00
#define BSPI_REGISTERS_CMD_AND_MODE_BYTE__BSPI_CMD_BYTE_L 7
#define BSPI_REGISTERS_CMD_AND_MODE_BYTE__BSPI_CMD_BYTE_R 0
#define BSPI_REGISTERS_CMD_AND_MODE_BYTE__BSPI_CMD_BYTE_WIDTH 8
#define BSPI_REGISTERS_CMD_AND_MODE_BYTE__BSPI_CMD_BYTE_RESETVALUE 0x0B
#define BSPI_REGISTERS_CMD_AND_MODE_BYTE_WIDTH 24
#define BSPI_REGISTERS_CMD_AND_MODE_BYTE__WIDTH 24
#define BSPI_REGISTERS_CMD_AND_MODE_BYTE_ALL_L 23
#define BSPI_REGISTERS_CMD_AND_MODE_BYTE_ALL_R 0
#define BSPI_REGISTERS_CMD_AND_MODE_BYTE__ALL_L 23
#define BSPI_REGISTERS_CMD_AND_MODE_BYTE__ALL_R 0
#define BSPI_REGISTERS_CMD_AND_MODE_BYTE_DATAMASK 0x00FFFFFF
#define BSPI_REGISTERS_CMD_AND_MODE_BYTE_RESETVALUE 0xB
#define BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTE_ADDR 0x45110038
#define BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTE_BASE 0x038
#define BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTE__BSPI_FLASH_UPPER_ADDR_L 31
#define BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTE__BSPI_FLASH_UPPER_ADDR_R 24
#define BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTE__BSPI_FLASH_UPPER_ADDR_WIDTH 8
#define BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTE__BSPI_FLASH_UPPER_ADDR_RESETVALUE 0x00
#define BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTE_WIDTH 32
#define BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTE__WIDTH 32
#define BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTE_ALL_L 31
#define BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTE_ALL_R 0
#define BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTE__ALL_L 31
#define BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTE__ALL_R 0
#define BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTE_DATAMASK 0xFFFFFFFF
#define BSPI_REGISTERS_BSPI_FLASH_UPPER_ADDR_BYTE_RESETVALUE 0x0
#define BSPI_REGISTERS_BSPI_XOR_VALUE_ADDR 0x4511003C
#define BSPI_REGISTERS_BSPI_XOR_VALUE_BASE 0x03C
#define BSPI_REGISTERS_BSPI_XOR_VALUE__BSPI_XOR_VALUE_L 31
#define BSPI_REGISTERS_BSPI_XOR_VALUE__BSPI_XOR_VALUE_R 20
#define BSPI_REGISTERS_BSPI_XOR_VALUE__BSPI_XOR_VALUE_WIDTH 12
#define BSPI_REGISTERS_BSPI_XOR_VALUE__BSPI_XOR_VALUE_RESETVALUE 0x000
#define BSPI_REGISTERS_BSPI_XOR_VALUE_WIDTH 32
#define BSPI_REGISTERS_BSPI_XOR_VALUE__WIDTH 32
#define BSPI_REGISTERS_BSPI_XOR_VALUE_ALL_L 31
#define BSPI_REGISTERS_BSPI_XOR_VALUE_ALL_R 0
#define BSPI_REGISTERS_BSPI_XOR_VALUE__ALL_L 31
#define BSPI_REGISTERS_BSPI_XOR_VALUE__ALL_R 0
#define BSPI_REGISTERS_BSPI_XOR_VALUE_DATAMASK 0xFFFFFFFF
#define BSPI_REGISTERS_BSPI_XOR_VALUE_RESETVALUE 0x0
#define BSPI_REGISTERS_BSPI_XOR_ENABLE_ADDR 0x45110040
#define BSPI_REGISTERS_BSPI_XOR_ENABLE_BASE 0x040
#define BSPI_REGISTERS_BSPI_XOR_ENABLE__BSPI_XOR_ENABLE_L 0
#define BSPI_REGISTERS_BSPI_XOR_ENABLE__BSPI_XOR_ENABLE_R 0
#define BSPI_REGISTERS_BSPI_XOR_ENABLE__BSPI_XOR_ENABLE 0
#define BSPI_REGISTERS_BSPI_XOR_ENABLE__BSPI_XOR_ENABLE_WIDTH 1
#define BSPI_REGISTERS_BSPI_XOR_ENABLE__BSPI_XOR_ENABLE_RESETVALUE 0x0
#define BSPI_REGISTERS_BSPI_XOR_ENABLE_WIDTH 32
#define BSPI_REGISTERS_BSPI_XOR_ENABLE__WIDTH 32
#define BSPI_REGISTERS_BSPI_XOR_ENABLE_ALL_L 31
#define BSPI_REGISTERS_BSPI_XOR_ENABLE_ALL_R 0
#define BSPI_REGISTERS_BSPI_XOR_ENABLE__ALL_L 31
#define BSPI_REGISTERS_BSPI_XOR_ENABLE__ALL_R 0
#define BSPI_REGISTERS_BSPI_XOR_ENABLE_DATAMASK 0xFFFFFFFF
#define BSPI_REGISTERS_BSPI_XOR_ENABLE_RESETVALUE 0x0
#define BSPI_REGISTERS_BSPI_PIO_MODE_ENABLE_ADDR 0x45110044
#define BSPI_REGISTERS_BSPI_PIO_MODE_ENABLE_BASE 0x044
#define BSPI_REGISTERS_BSPI_PIO_MODE_ENABLE__BSPI_PIO_MODE_L 0
#define BSPI_REGISTERS_BSPI_PIO_MODE_ENABLE__BSPI_PIO_MODE_R 0
#define BSPI_REGISTERS_BSPI_PIO_MODE_ENABLE__BSPI_PIO_MODE 0
#define BSPI_REGISTERS_BSPI_PIO_MODE_ENABLE__BSPI_PIO_MODE_WIDTH 1
#define BSPI_REGISTERS_BSPI_PIO_MODE_ENABLE__BSPI_PIO_MODE_RESETVALUE 0x0
#define BSPI_REGISTERS_BSPI_PIO_MODE_ENABLE_WIDTH 32
#define BSPI_REGISTERS_BSPI_PIO_MODE_ENABLE__WIDTH 32
#define BSPI_REGISTERS_BSPI_PIO_MODE_ENABLE_ALL_L 31
#define BSPI_REGISTERS_BSPI_PIO_MODE_ENABLE_ALL_R 0
#define BSPI_REGISTERS_BSPI_PIO_MODE_ENABLE__ALL_L 31
#define BSPI_REGISTERS_BSPI_PIO_MODE_ENABLE__ALL_R 0
#define BSPI_REGISTERS_BSPI_PIO_MODE_ENABLE_DATAMASK 0xFFFFFFFF
#define BSPI_REGISTERS_BSPI_PIO_MODE_ENABLE_RESETVALUE 0x0
#define BSPI_REGISTERS_BSPI_PIO_IODIR_ADDR 0x45110048
#define BSPI_REGISTERS_BSPI_PIO_IODIR_BASE 0x048
#define BSPI_REGISTERS_BSPI_PIO_IODIR__BSPI_PIO_DIR_L 2
#define BSPI_REGISTERS_BSPI_PIO_IODIR__BSPI_PIO_DIR_R 0
#define BSPI_REGISTERS_BSPI_PIO_IODIR__BSPI_PIO_DIR_WIDTH 3
#define BSPI_REGISTERS_BSPI_PIO_IODIR__BSPI_PIO_DIR_RESETVALUE 0x3
#define BSPI_REGISTERS_BSPI_PIO_IODIR_WIDTH 32
#define BSPI_REGISTERS_BSPI_PIO_IODIR__WIDTH 32
#define BSPI_REGISTERS_BSPI_PIO_IODIR_ALL_L 31
#define BSPI_REGISTERS_BSPI_PIO_IODIR_ALL_R 0
#define BSPI_REGISTERS_BSPI_PIO_IODIR__ALL_L 31
#define BSPI_REGISTERS_BSPI_PIO_IODIR__ALL_R 0
#define BSPI_REGISTERS_BSPI_PIO_IODIR_DATAMASK 0xFFFFFFFF
#define BSPI_REGISTERS_BSPI_PIO_IODIR_RESETVALUE 0x3
#define BSPI_REGISTERS_BSPI_PIO_DATA_ADDR 0x4511004C
#define BSPI_REGISTERS_BSPI_PIO_DATA_BASE 0x04C
#define BSPI_REGISTERS_BSPI_PIO_DATA__BSPI_PIO_DATA_L 2
#define BSPI_REGISTERS_BSPI_PIO_DATA__BSPI_PIO_DATA_R 0
#define BSPI_REGISTERS_BSPI_PIO_DATA__BSPI_PIO_DATA_WIDTH 3
#define BSPI_REGISTERS_BSPI_PIO_DATA__BSPI_PIO_DATA_RESETVALUE 0x0
#define BSPI_REGISTERS_BSPI_PIO_DATA_WIDTH 32
#define BSPI_REGISTERS_BSPI_PIO_DATA__WIDTH 32
#define BSPI_REGISTERS_BSPI_PIO_DATA_ALL_L 31
#define BSPI_REGISTERS_BSPI_PIO_DATA_ALL_R 0
#define BSPI_REGISTERS_BSPI_PIO_DATA__ALL_L 31
#define BSPI_REGISTERS_BSPI_PIO_DATA__ALL_R 0
#define BSPI_REGISTERS_BSPI_PIO_DATA_DATAMASK 0xFFFFFFFF
#define BSPI_REGISTERS_BSPI_PIO_DATA_RESETVALUE 0x0
#define BSPI_REGISTERS_BSPI_CS_OVERRIDE_ADDR 0x45110050
#define BSPI_REGISTERS_BSPI_CS_OVERRIDE_BASE 0x050
#define BSPI_REGISTERS_BSPI_CS_OVERRIDE__BSPI_DIRECT_SEL_L 3
#define BSPI_REGISTERS_BSPI_CS_OVERRIDE__BSPI_DIRECT_SEL_R 3
#define BSPI_REGISTERS_BSPI_CS_OVERRIDE__BSPI_DIRECT_SEL 3
#define BSPI_REGISTERS_BSPI_CS_OVERRIDE__BSPI_DIRECT_SEL_WIDTH 1
#define BSPI_REGISTERS_BSPI_CS_OVERRIDE__BSPI_DIRECT_SEL_RESETVALUE 0x0
#define BSPI_REGISTERS_BSPI_CS_OVERRIDE__BSPI_CSN_1_L 2
#define BSPI_REGISTERS_BSPI_CS_OVERRIDE__BSPI_CSN_1_R 2
#define BSPI_REGISTERS_BSPI_CS_OVERRIDE__BSPI_CSN_1 2
#define BSPI_REGISTERS_BSPI_CS_OVERRIDE__BSPI_CSN_1_WIDTH 1
#define BSPI_REGISTERS_BSPI_CS_OVERRIDE__BSPI_CSN_1_RESETVALUE 0x1
#define BSPI_REGISTERS_BSPI_CS_OVERRIDE__BSPI_CSN_0_L 1
#define BSPI_REGISTERS_BSPI_CS_OVERRIDE__BSPI_CSN_0_R 1
#define BSPI_REGISTERS_BSPI_CS_OVERRIDE__BSPI_CSN_0 1
#define BSPI_REGISTERS_BSPI_CS_OVERRIDE__BSPI_CSN_0_WIDTH 1
#define BSPI_REGISTERS_BSPI_CS_OVERRIDE__BSPI_CSN_0_RESETVALUE 0x1
#define BSPI_REGISTERS_BSPI_CS_OVERRIDE__BSPI_OVRRD_EN_L 0
#define BSPI_REGISTERS_BSPI_CS_OVERRIDE__BSPI_OVRRD_EN_R 0
#define BSPI_REGISTERS_BSPI_CS_OVERRIDE__BSPI_OVRRD_EN 0
#define BSPI_REGISTERS_BSPI_CS_OVERRIDE__BSPI_OVRRD_EN_WIDTH 1
#define BSPI_REGISTERS_BSPI_CS_OVERRIDE__BSPI_OVRRD_EN_RESETVALUE 0x0
#define BSPI_REGISTERS_BSPI_CS_OVERRIDE_WIDTH 32
#define BSPI_REGISTERS_BSPI_CS_OVERRIDE__WIDTH 32
#define BSPI_REGISTERS_BSPI_CS_OVERRIDE_ALL_L 31
#define BSPI_REGISTERS_BSPI_CS_OVERRIDE_ALL_R 0
#define BSPI_REGISTERS_BSPI_CS_OVERRIDE__ALL_L 31
#define BSPI_REGISTERS_BSPI_CS_OVERRIDE__ALL_R 0
#define BSPI_REGISTERS_BSPI_CS_OVERRIDE_DATAMASK 0xFFFFFFFF
#define BSPI_REGISTERS_BSPI_CS_OVERRIDE_RESETVALUE 0x6
#define RAF_START_ADDR 0x45110100
#define RAF_START_ADDR_BASE 0x100
#define RAF_START_ADDR_OFFSET 0x0100
#define RAF_START_ADDR__START_ADDR_L 31
#define RAF_START_ADDR__START_ADDR_R 0
#define RAF_START_ADDR__START_ADDR_WIDTH 32
#define RAF_START_ADDR__START_ADDR_RESETVALUE 0x00000000
#define RAF_START_ADDR_WIDTH 32
#define RAF_START_ADDR__WIDTH 32
#define RAF_START_ADDR_ALL_L 31
#define RAF_START_ADDR_ALL_R 0
#define RAF_START_ADDR__ALL_L 31
#define RAF_START_ADDR__ALL_R 0
#define RAF_START_ADDR_DATAMASK 0xFFFFFFFF
#define RAF_START_ADDR_RESETVALUE 0x0
#define RAF_NUM_WORDS_ADDR 0x45110104
#define RAF_NUM_WORDS_BASE 0x104
#define RAF_NUM_WORDS_OFFSET 0x0104
#define RAF_NUM_WORDS__NUMWORDS_L 31
#define RAF_NUM_WORDS__NUMWORDS_R 0
#define RAF_NUM_WORDS__NUMWORDS_WIDTH 32
#define RAF_NUM_WORDS__NUMWORDS_RESETVALUE 0x00000000
#define RAF_NUM_WORDS_WIDTH 32
#define RAF_NUM_WORDS__WIDTH 32
#define RAF_NUM_WORDS_ALL_L 31
#define RAF_NUM_WORDS_ALL_R 0
#define RAF_NUM_WORDS__ALL_L 31
#define RAF_NUM_WORDS__ALL_R 0
#define RAF_NUM_WORDS_DATAMASK 0xFFFFFFFF
#define RAF_NUM_WORDS_RESETVALUE 0x0
#define RAF_CTRL_ADDR 0x45110108
#define RAF_CTRL_BASE 0x108
#define RAF_CTRL_OFFSET 0x0108
#define RAF_CTRL__CLEAR_L 1
#define RAF_CTRL__CLEAR_R 1
#define RAF_CTRL__CLEAR 1
#define RAF_CTRL__CLEAR_WIDTH 1
#define RAF_CTRL__CLEAR_RESETVALUE 0x0
#define RAF_CTRL__START_L 0
#define RAF_CTRL__START_R 0
#define RAF_CTRL__START 0
#define RAF_CTRL__START_WIDTH 1
#define RAF_CTRL__START_RESETVALUE 0x0
#define RAF_CTRL_WIDTH 32
#define RAF_CTRL__WIDTH 32
#define RAF_CTRL_ALL_L 31
#define RAF_CTRL_ALL_R 0
#define RAF_CTRL__ALL_L 31
#define RAF_CTRL__ALL_R 0
#define RAF_CTRL_DATAMASK 0xFFFFFFFF
#define RAF_CTRL_RESETVALUE 0x0
#define RAF_FULLNESS_ADDR 0x4511010C
#define RAF_FULLNESS_BASE 0x10C
#define RAF_FULLNESS_OFFSET 0x010C
#define RAF_FULLNESS__FULLNESS_L 6
#define RAF_FULLNESS__FULLNESS_R 0
#define RAF_FULLNESS__FULLNESS_WIDTH 7
#define RAF_FULLNESS__FULLNESS_RESETVALUE 0x0
#define RAF_FULLNESS_WIDTH 32
#define RAF_FULLNESS__WIDTH 32
#define RAF_FULLNESS_ALL_L 31
#define RAF_FULLNESS_ALL_R 0
#define RAF_FULLNESS__ALL_L 31
#define RAF_FULLNESS__ALL_R 0
#define RAF_FULLNESS_DATAMASK 0xFFFFFFFF
#define RAF_FULLNESS_RESETVALUE 0x0
#define RAF_WATERMARK_ADDR 0x45110110
#define RAF_WATERMARK_BASE 0x110
#define RAF_WATERMARK_OFFSET 0x0110
#define RAF_WATERMARK__FULLNESS_WATERMARK_L 1
#define RAF_WATERMARK__FULLNESS_WATERMARK_R 0
#define RAF_WATERMARK__FULLNESS_WATERMARK_WIDTH 2
#define RAF_WATERMARK__FULLNESS_WATERMARK_RESETVALUE 0x0
#define RAF_WATERMARK_WIDTH 32
#define RAF_WATERMARK__WIDTH 32
#define RAF_WATERMARK_ALL_L 31
#define RAF_WATERMARK_ALL_R 0
#define RAF_WATERMARK__ALL_L 31
#define RAF_WATERMARK__ALL_R 0
#define RAF_WATERMARK_DATAMASK 0xFFFFFFFF
#define RAF_WATERMARK_RESETVALUE 0x0
#define RAF_STATUS_ADDR 0x45110114
#define RAF_STATUS_BASE 0x114
#define RAF_STATUS_OFFSET 0x0114
#define RAF_STATUS__FIFO_FULL_L 2
#define RAF_STATUS__FIFO_FULL_R 2
#define RAF_STATUS__FIFO_FULL 2
#define RAF_STATUS__FIFO_FULL_WIDTH 1
#define RAF_STATUS__FIFO_FULL_RESETVALUE 0x0
#define RAF_STATUS__FIFO_EMPTY_L 1
#define RAF_STATUS__FIFO_EMPTY_R 1
#define RAF_STATUS__FIFO_EMPTY 1
#define RAF_STATUS__FIFO_EMPTY_WIDTH 1
#define RAF_STATUS__FIFO_EMPTY_RESETVALUE 0x1
#define RAF_STATUS__SESSION_BUSY_L 0
#define RAF_STATUS__SESSION_BUSY_R 0
#define RAF_STATUS__SESSION_BUSY 0
#define RAF_STATUS__SESSION_BUSY_WIDTH 1
#define RAF_STATUS__SESSION_BUSY_RESETVALUE 0x0
#define RAF_STATUS_WIDTH 32
#define RAF_STATUS__WIDTH 32
#define RAF_STATUS_ALL_L 31
#define RAF_STATUS_ALL_R 0
#define RAF_STATUS__ALL_L 31
#define RAF_STATUS__ALL_R 0
#define RAF_STATUS_DATAMASK 0xFFFFFFFF
#define RAF_STATUS_RESETVALUE 0x2
#define RAF_READ_DATA_ADDR 0x45110118
#define RAF_READ_DATA_BASE 0x118
#define RAF_READ_DATA_OFFSET 0x0118
#define RAF_READ_DATA__DATA_L 31
#define RAF_READ_DATA__DATA_R 0
#define RAF_READ_DATA__DATA_WIDTH 32
#define RAF_READ_DATA__DATA_RESETVALUE 0x00000000
#define RAF_READ_DATA_WIDTH 32
#define RAF_READ_DATA__WIDTH 32
#define RAF_READ_DATA_ALL_L 31
#define RAF_READ_DATA_ALL_R 0
#define RAF_READ_DATA__ALL_L 31
#define RAF_READ_DATA__ALL_R 0
#define RAF_READ_DATA_DATAMASK 0xFFFFFFFF
#define RAF_READ_DATA_RESETVALUE 0x0
#define RAF_WORD_CNT_ADDR 0x4511011C
#define RAF_WORD_CNT_BASE 0x11C
#define RAF_WORD_CNT_OFFSET 0x011C
#define RAF_WORD_CNT__CURRENT_WORD_COUNT_L 31
#define RAF_WORD_CNT__CURRENT_WORD_COUNT_R 0
#define RAF_WORD_CNT__CURRENT_WORD_COUNT_WIDTH 32
#define RAF_WORD_CNT__CURRENT_WORD_COUNT_RESETVALUE 0x00000000
#define RAF_WORD_CNT_WIDTH 32
#define RAF_WORD_CNT__WIDTH 32
#define RAF_WORD_CNT_ALL_L 31
#define RAF_WORD_CNT_ALL_R 0
#define RAF_WORD_CNT__ALL_L 31
#define RAF_WORD_CNT__ALL_R 0
#define RAF_WORD_CNT_DATAMASK 0xFFFFFFFF
#define RAF_WORD_CNT_RESETVALUE 0x0
#define RAF_CURR_ADDR 0x45110120
#define RAF_CURR_ADDR_BASE 0x120
#define RAF_CURR_ADDR_OFFSET 0x0120
#define RAF_CURR_ADDR__CURRENT_ADDRESS_L 31
#define RAF_CURR_ADDR__CURRENT_ADDRESS_R 0
#define RAF_CURR_ADDR__CURRENT_ADDRESS_WIDTH 32
#define RAF_CURR_ADDR__CURRENT_ADDRESS_RESETVALUE 0x00000000
#define RAF_CURR_ADDR_WIDTH 32
#define RAF_CURR_ADDR__WIDTH 32
#define RAF_CURR_ADDR_ALL_L 31
#define RAF_CURR_ADDR_ALL_R 0
#define RAF_CURR_ADDR__ALL_L 31
#define RAF_CURR_ADDR__ALL_R 0
#define RAF_CURR_ADDR_DATAMASK 0xFFFFFFFF
#define RAF_CURR_ADDR_RESETVALUE 0x0
#define MSPI_SPCR0_LSB_ADDR 0x45110200
#define MSPI_SPCR0_LSB_BASE 0x200
#define MSPI_SPCR0_LSB_OFFSET 0x0200
#define MSPI_SPCR0_LSB__SPBR_L 7
#define MSPI_SPCR0_LSB__SPBR_R 0
#define MSPI_SPCR0_LSB__SPBR_WIDTH 8
#define MSPI_SPCR0_LSB__SPBR_RESETVALUE 0x00
#define MSPI_SPCR0_LSB_WIDTH 32
#define MSPI_SPCR0_LSB__WIDTH 32
#define MSPI_SPCR0_LSB_ALL_L 31
#define MSPI_SPCR0_LSB_ALL_R 0
#define MSPI_SPCR0_LSB__ALL_L 31
#define MSPI_SPCR0_LSB__ALL_R 0
#define MSPI_SPCR0_LSB_DATAMASK 0xFFFFFFFF
#define MSPI_SPCR0_LSB_RESETVALUE 0x0
#define MSPI_SPCR0_MSB_ADDR 0x45110204
#define MSPI_SPCR0_MSB_BASE 0x204
#define MSPI_SPCR0_MSB_OFFSET 0x0204
#define MSPI_SPCR0_MSB__MSTR_L 7
#define MSPI_SPCR0_MSB__MSTR_R 7
#define MSPI_SPCR0_MSB__MSTR 7
#define MSPI_SPCR0_MSB__MSTR_WIDTH 1
#define MSPI_SPCR0_MSB__MSTR_RESETVALUE 0x1
#define MSPI_SPCR0_MSB__STARTTRANSDELAY_L 6
#define MSPI_SPCR0_MSB__STARTTRANSDELAY_R 6
#define MSPI_SPCR0_MSB__STARTTRANSDELAY 6
#define MSPI_SPCR0_MSB__STARTTRANSDELAY_WIDTH 1
#define MSPI_SPCR0_MSB__STARTTRANSDELAY_RESETVALUE 0x0
#define MSPI_SPCR0_MSB__BITS_L 5
#define MSPI_SPCR0_MSB__BITS_R 2
#define MSPI_SPCR0_MSB__BITS_WIDTH 4
#define MSPI_SPCR0_MSB__BITS_RESETVALUE 0x0
#define MSPI_SPCR0_MSB__CPOL_L 1
#define MSPI_SPCR0_MSB__CPOL_R 1
#define MSPI_SPCR0_MSB__CPOL 1
#define MSPI_SPCR0_MSB__CPOL_WIDTH 1
#define MSPI_SPCR0_MSB__CPOL_RESETVALUE 0x0
#define MSPI_SPCR0_MSB__CPHA_L 0
#define MSPI_SPCR0_MSB__CPHA_R 0
#define MSPI_SPCR0_MSB__CPHA 0
#define MSPI_SPCR0_MSB__CPHA_WIDTH 1
#define MSPI_SPCR0_MSB__CPHA_RESETVALUE 0x0
#define MSPI_SPCR0_MSB_WIDTH 32
#define MSPI_SPCR0_MSB__WIDTH 32
#define MSPI_SPCR0_MSB_ALL_L 31
#define MSPI_SPCR0_MSB_ALL_R 0
#define MSPI_SPCR0_MSB__ALL_L 31
#define MSPI_SPCR0_MSB__ALL_R 0
#define MSPI_SPCR0_MSB_DATAMASK 0xFFFFFFFF
#define MSPI_SPCR0_MSB_RESETVALUE 0x80
#define MSPI_SPCR1_LSB_ADDR 0x45110208
#define MSPI_SPCR1_LSB_BASE 0x208
#define MSPI_SPCR1_LSB_OFFSET 0x0208
#define MSPI_SPCR1_LSB__DTL_L 7
#define MSPI_SPCR1_LSB__DTL_R 0
#define MSPI_SPCR1_LSB__DTL_WIDTH 8
#define MSPI_SPCR1_LSB__DTL_RESETVALUE 0x00
#define MSPI_SPCR1_LSB_WIDTH 32
#define MSPI_SPCR1_LSB__WIDTH 32
#define MSPI_SPCR1_LSB_ALL_L 31
#define MSPI_SPCR1_LSB_ALL_R 0
#define MSPI_SPCR1_LSB__ALL_L 31
#define MSPI_SPCR1_LSB__ALL_R 0
#define MSPI_SPCR1_LSB_DATAMASK 0xFFFFFFFF
#define MSPI_SPCR1_LSB_RESETVALUE 0x0
#define MSPI_SPCR1_MSB_ADDR 0x4511020C
#define MSPI_SPCR1_MSB_BASE 0x20C
#define MSPI_SPCR1_MSB_OFFSET 0x020C
#define MSPI_SPCR1_MSB__RDSCLK_L 7
#define MSPI_SPCR1_MSB__RDSCLK_R 0
#define MSPI_SPCR1_MSB__RDSCLK_WIDTH 8
#define MSPI_SPCR1_MSB__RDSCLK_RESETVALUE 0x00
#define MSPI_SPCR1_MSB_WIDTH 32
#define MSPI_SPCR1_MSB__WIDTH 32
#define MSPI_SPCR1_MSB_ALL_L 31
#define MSPI_SPCR1_MSB_ALL_R 0
#define MSPI_SPCR1_MSB__ALL_L 31
#define MSPI_SPCR1_MSB__ALL_R 0
#define MSPI_SPCR1_MSB_DATAMASK 0xFFFFFFFF
#define MSPI_SPCR1_MSB_RESETVALUE 0x0
#define MSPI_NEWQP_ADDR 0x45110210
#define MSPI_NEWQP_BASE 0x210
#define MSPI_NEWQP_OFFSET 0x0210
#define MSPI_NEWQP__NEWQP_L 3
#define MSPI_NEWQP__NEWQP_R 0
#define MSPI_NEWQP__NEWQP_WIDTH 4
#define MSPI_NEWQP__NEWQP_RESETVALUE 0x0
#define MSPI_NEWQP_WIDTH 32
#define MSPI_NEWQP__WIDTH 32
#define MSPI_NEWQP_ALL_L 31
#define MSPI_NEWQP_ALL_R 0
#define MSPI_NEWQP__ALL_L 31
#define MSPI_NEWQP__ALL_R 0
#define MSPI_NEWQP_DATAMASK 0xFFFFFFFF
#define MSPI_NEWQP_RESETVALUE 0x0
#define MSPI_ENDQP_ADDR 0x45110214
#define MSPI_ENDQP_BASE 0x214
#define MSPI_ENDQP_OFFSET 0x0214
#define MSPI_ENDQP__ENDQP_L 3
#define MSPI_ENDQP__ENDQP_R 0
#define MSPI_ENDQP__ENDQP_WIDTH 4
#define MSPI_ENDQP__ENDQP_RESETVALUE 0x0
#define MSPI_ENDQP_WIDTH 32
#define MSPI_ENDQP__WIDTH 32
#define MSPI_ENDQP_ALL_L 31
#define MSPI_ENDQP_ALL_R 0
#define MSPI_ENDQP__ALL_L 31
#define MSPI_ENDQP__ALL_R 0
#define MSPI_ENDQP_DATAMASK 0xFFFFFFFF
#define MSPI_ENDQP_RESETVALUE 0x0
#define MSPI_SPCR2_ADDR 0x45110218
#define MSPI_SPCR2_BASE 0x218
#define MSPI_SPCR2_OFFSET 0x0218
#define MSPI_SPCR2__CONT_AFTER_CMD_L 7
#define MSPI_SPCR2__CONT_AFTER_CMD_R 7
#define MSPI_SPCR2__CONT_AFTER_CMD 7
#define MSPI_SPCR2__CONT_AFTER_CMD_WIDTH 1
#define MSPI_SPCR2__CONT_AFTER_CMD_RESETVALUE 0x0
#define MSPI_SPCR2__SPE_L 6
#define MSPI_SPCR2__SPE_R 6
#define MSPI_SPCR2__SPE 6
#define MSPI_SPCR2__SPE_WIDTH 1
#define MSPI_SPCR2__SPE_RESETVALUE 0x0
#define MSPI_SPCR2__SPIFIE_L 5
#define MSPI_SPCR2__SPIFIE_R 5
#define MSPI_SPCR2__SPIFIE 5
#define MSPI_SPCR2__SPIFIE_WIDTH 1
#define MSPI_SPCR2__SPIFIE_RESETVALUE 0x0
#define MSPI_SPCR2__WREN_L 4
#define MSPI_SPCR2__WREN_R 4
#define MSPI_SPCR2__WREN 4
#define MSPI_SPCR2__WREN_WIDTH 1
#define MSPI_SPCR2__WREN_RESETVALUE 0x0
#define MSPI_SPCR2__WRT0_L 3
#define MSPI_SPCR2__WRT0_R 3
#define MSPI_SPCR2__WRT0 3
#define MSPI_SPCR2__WRT0_WIDTH 1
#define MSPI_SPCR2__WRT0_RESETVALUE 0x0
#define MSPI_SPCR2__LOOPQ_L 2
#define MSPI_SPCR2__LOOPQ_R 2
#define MSPI_SPCR2__LOOPQ 2
#define MSPI_SPCR2__LOOPQ_WIDTH 1
#define MSPI_SPCR2__LOOPQ_RESETVALUE 0x0
#define MSPI_SPCR2__HIE_L 1
#define MSPI_SPCR2__HIE_R 1
#define MSPI_SPCR2__HIE 1
#define MSPI_SPCR2__HIE_WIDTH 1
#define MSPI_SPCR2__HIE_RESETVALUE 0x0
#define MSPI_SPCR2__HALT_L 0
#define MSPI_SPCR2__HALT_R 0
#define MSPI_SPCR2__HALT 0
#define MSPI_SPCR2__HALT_WIDTH 1
#define MSPI_SPCR2__HALT_RESETVALUE 0x0
#define MSPI_SPCR2_WIDTH 32
#define MSPI_SPCR2__WIDTH 32
#define MSPI_SPCR2_ALL_L 31
#define MSPI_SPCR2_ALL_R 0
#define MSPI_SPCR2__ALL_L 31
#define MSPI_SPCR2__ALL_R 0
#define MSPI_SPCR2_DATAMASK 0xFFFFFFFF
#define MSPI_SPCR2_RESETVALUE 0x0
#define MSPI_MSPI_STATUS_ADDR 0x45110220
#define MSPI_MSPI_STATUS_BASE 0x220
#define MSPI_MSPI_STATUS_OFFSET 0x0220
#define MSPI_MSPI_STATUS__HALTA_L 1
#define MSPI_MSPI_STATUS__HALTA_R 1
#define MSPI_MSPI_STATUS__HALTA 1
#define MSPI_MSPI_STATUS__HALTA_WIDTH 1
#define MSPI_MSPI_STATUS__HALTA_RESETVALUE 0x0
#define MSPI_MSPI_STATUS__SPIF_L 0
#define MSPI_MSPI_STATUS__SPIF_R 0
#define MSPI_MSPI_STATUS__SPIF 0
#define MSPI_MSPI_STATUS__SPIF_WIDTH 1
#define MSPI_MSPI_STATUS__SPIF_RESETVALUE 0x0
#define MSPI_MSPI_STATUS_WIDTH 32
#define MSPI_MSPI_STATUS__WIDTH 32
#define MSPI_MSPI_STATUS_ALL_L 31
#define MSPI_MSPI_STATUS_ALL_R 0
#define MSPI_MSPI_STATUS__ALL_L 31
#define MSPI_MSPI_STATUS__ALL_R 0
#define MSPI_MSPI_STATUS_DATAMASK 0xFFFFFFFF
#define MSPI_MSPI_STATUS_RESETVALUE 0x0
#define MSPI_CPTQP_ADDR 0x45110224
#define MSPI_CPTQP_BASE 0x224
#define MSPI_CPTQP_OFFSET 0x0224
#define MSPI_CPTQP__CPTQP_L 3
#define MSPI_CPTQP__CPTQP_R 0
#define MSPI_CPTQP__CPTQP_WIDTH 4
#define MSPI_CPTQP__CPTQP_RESETVALUE 0x0
#define MSPI_CPTQP_WIDTH 32
#define MSPI_CPTQP__WIDTH 32
#define MSPI_CPTQP_ALL_L 31
#define MSPI_CPTQP_ALL_R 0
#define MSPI_CPTQP__ALL_L 31
#define MSPI_CPTQP__ALL_R 0
#define MSPI_CPTQP_DATAMASK 0xFFFFFFFF
#define MSPI_CPTQP_RESETVALUE 0x0
#define MSPI_TXRAM00_ADDR 0x45110240
#define MSPI_TXRAM00_BASE 0x240
#define MSPI_TXRAM00_OFFSET 0x0240
#define MSPI_TXRAM00__TXRAM_L 7
#define MSPI_TXRAM00__TXRAM_R 0
#define MSPI_TXRAM00__TXRAM_WIDTH 8
#define MSPI_TXRAM00__TXRAM_RESETVALUE 0x00
#define MSPI_TXRAM00_WIDTH 32
#define MSPI_TXRAM00__WIDTH 32
#define MSPI_TXRAM00_ALL_L 31
#define MSPI_TXRAM00_ALL_R 0
#define MSPI_TXRAM00__ALL_L 31
#define MSPI_TXRAM00__ALL_R 0
#define MSPI_TXRAM00_DATAMASK 0xFFFFFFFF
#define MSPI_TXRAM00_RESETVALUE 0x0
#define MSPI_TXRAM01_ADDR 0x45110244
#define MSPI_TXRAM01_BASE 0x244
#define MSPI_TXRAM01_OFFSET 0x0244
#define MSPI_TXRAM01__TXRAM_L 7
#define MSPI_TXRAM01__TXRAM_R 0
#define MSPI_TXRAM01__TXRAM_WIDTH 8
#define MSPI_TXRAM01__TXRAM_RESETVALUE 0x00
#define MSPI_TXRAM01_WIDTH 32
#define MSPI_TXRAM01__WIDTH 32
#define MSPI_TXRAM01_ALL_L 31
#define MSPI_TXRAM01_ALL_R 0
#define MSPI_TXRAM01__ALL_L 31
#define MSPI_TXRAM01__ALL_R 0
#define MSPI_TXRAM01_DATAMASK 0xFFFFFFFF
#define MSPI_TXRAM01_RESETVALUE 0x0
#define MSPI_TXRAM02_ADDR 0x45110248
#define MSPI_TXRAM02_BASE 0x248
#define MSPI_TXRAM02_OFFSET 0x0248
#define MSPI_TXRAM02__TXRAM_L 7
#define MSPI_TXRAM02__TXRAM_R 0
#define MSPI_TXRAM02__TXRAM_WIDTH 8
#define MSPI_TXRAM02__TXRAM_RESETVALUE 0x00
#define MSPI_TXRAM02_WIDTH 32
#define MSPI_TXRAM02__WIDTH 32
#define MSPI_TXRAM02_ALL_L 31
#define MSPI_TXRAM02_ALL_R 0
#define MSPI_TXRAM02__ALL_L 31
#define MSPI_TXRAM02__ALL_R 0
#define MSPI_TXRAM02_DATAMASK 0xFFFFFFFF
#define MSPI_TXRAM02_RESETVALUE 0x0
#define MSPI_TXRAM03_ADDR 0x4511024C
#define MSPI_TXRAM03_BASE 0x24C
#define MSPI_TXRAM03_OFFSET 0x024C
#define MSPI_TXRAM03__TXRAM_L 7
#define MSPI_TXRAM03__TXRAM_R 0
#define MSPI_TXRAM03__TXRAM_WIDTH 8
#define MSPI_TXRAM03__TXRAM_RESETVALUE 0x00
#define MSPI_TXRAM03_WIDTH 32
#define MSPI_TXRAM03__WIDTH 32
#define MSPI_TXRAM03_ALL_L 31
#define MSPI_TXRAM03_ALL_R 0
#define MSPI_TXRAM03__ALL_L 31
#define MSPI_TXRAM03__ALL_R 0
#define MSPI_TXRAM03_DATAMASK 0xFFFFFFFF
#define MSPI_TXRAM03_RESETVALUE 0x0
#define MSPI_TXRAM04_ADDR 0x45110250
#define MSPI_TXRAM04_BASE 0x250
#define MSPI_TXRAM04_OFFSET 0x0250
#define MSPI_TXRAM04__TXRAM_L 7
#define MSPI_TXRAM04__TXRAM_R 0
#define MSPI_TXRAM04__TXRAM_WIDTH 8
#define MSPI_TXRAM04__TXRAM_RESETVALUE 0x00
#define MSPI_TXRAM04_WIDTH 32
#define MSPI_TXRAM04__WIDTH 32
#define MSPI_TXRAM04_ALL_L 31
#define MSPI_TXRAM04_ALL_R 0
#define MSPI_TXRAM04__ALL_L 31
#define MSPI_TXRAM04__ALL_R 0
#define MSPI_TXRAM04_DATAMASK 0xFFFFFFFF
#define MSPI_TXRAM04_RESETVALUE 0x0
#define MSPI_TXRAM05_ADDR 0x45110254
#define MSPI_TXRAM05_BASE 0x254
#define MSPI_TXRAM05_OFFSET 0x0254
#define MSPI_TXRAM05__TXRAM_L 7
#define MSPI_TXRAM05__TXRAM_R 0
#define MSPI_TXRAM05__TXRAM_WIDTH 8
#define MSPI_TXRAM05__TXRAM_RESETVALUE 0x00
#define MSPI_TXRAM05_WIDTH 32
#define MSPI_TXRAM05__WIDTH 32
#define MSPI_TXRAM05_ALL_L 31
#define MSPI_TXRAM05_ALL_R 0
#define MSPI_TXRAM05__ALL_L 31
#define MSPI_TXRAM05__ALL_R 0
#define MSPI_TXRAM05_DATAMASK 0xFFFFFFFF
#define MSPI_TXRAM05_RESETVALUE 0x0
#define MSPI_TXRAM06_ADDR 0x45110258
#define MSPI_TXRAM06_BASE 0x258
#define MSPI_TXRAM06_OFFSET 0x0258
#define MSPI_TXRAM06__TXRAM_L 7
#define MSPI_TXRAM06__TXRAM_R 0
#define MSPI_TXRAM06__TXRAM_WIDTH 8
#define MSPI_TXRAM06__TXRAM_RESETVALUE 0x00
#define MSPI_TXRAM06_WIDTH 32
#define MSPI_TXRAM06__WIDTH 32
#define MSPI_TXRAM06_ALL_L 31
#define MSPI_TXRAM06_ALL_R 0
#define MSPI_TXRAM06__ALL_L 31
#define MSPI_TXRAM06__ALL_R 0
#define MSPI_TXRAM06_DATAMASK 0xFFFFFFFF
#define MSPI_TXRAM06_RESETVALUE 0x0
#define MSPI_TXRAM07_ADDR 0x4511025C
#define MSPI_TXRAM07_BASE 0x25C
#define MSPI_TXRAM07_OFFSET 0x025C
#define MSPI_TXRAM07__TXRAM_L 7
#define MSPI_TXRAM07__TXRAM_R 0
#define MSPI_TXRAM07__TXRAM_WIDTH 8
#define MSPI_TXRAM07__TXRAM_RESETVALUE 0x00
#define MSPI_TXRAM07_WIDTH 32
#define MSPI_TXRAM07__WIDTH 32
#define MSPI_TXRAM07_ALL_L 31
#define MSPI_TXRAM07_ALL_R 0
#define MSPI_TXRAM07__ALL_L 31
#define MSPI_TXRAM07__ALL_R 0
#define MSPI_TXRAM07_DATAMASK 0xFFFFFFFF
#define MSPI_TXRAM07_RESETVALUE 0x0
#define MSPI_TXRAM08_ADDR 0x45110260
#define MSPI_TXRAM08_BASE 0x260
#define MSPI_TXRAM08_OFFSET 0x0260
#define MSPI_TXRAM08__TXRAM_L 7
#define MSPI_TXRAM08__TXRAM_R 0
#define MSPI_TXRAM08__TXRAM_WIDTH 8
#define MSPI_TXRAM08__TXRAM_RESETVALUE 0x00
#define MSPI_TXRAM08_WIDTH 32
#define MSPI_TXRAM08__WIDTH 32
#define MSPI_TXRAM08_ALL_L 31
#define MSPI_TXRAM08_ALL_R 0
#define MSPI_TXRAM08__ALL_L 31
#define MSPI_TXRAM08__ALL_R 0
#define MSPI_TXRAM08_DATAMASK 0xFFFFFFFF
#define MSPI_TXRAM08_RESETVALUE 0x0
#define MSPI_TXRAM09_ADDR 0x45110264
#define MSPI_TXRAM09_BASE 0x264
#define MSPI_TXRAM09_OFFSET 0x0264
#define MSPI_TXRAM09__TXRAM_L 7
#define MSPI_TXRAM09__TXRAM_R 0
#define MSPI_TXRAM09__TXRAM_WIDTH 8
#define MSPI_TXRAM09__TXRAM_RESETVALUE 0x00
#define MSPI_TXRAM09_WIDTH 32
#define MSPI_TXRAM09__WIDTH 32
#define MSPI_TXRAM09_ALL_L 31
#define MSPI_TXRAM09_ALL_R 0
#define MSPI_TXRAM09__ALL_L 31
#define MSPI_TXRAM09__ALL_R 0
#define MSPI_TXRAM09_DATAMASK 0xFFFFFFFF
#define MSPI_TXRAM09_RESETVALUE 0x0
#define MSPI_TXRAM10_ADDR 0x45110268
#define MSPI_TXRAM10_BASE 0x268
#define MSPI_TXRAM10_OFFSET 0x0268
#define MSPI_TXRAM10__TXRAM_L 7
#define MSPI_TXRAM10__TXRAM_R 0
#define MSPI_TXRAM10__TXRAM_WIDTH 8
#define MSPI_TXRAM10__TXRAM_RESETVALUE 0x00
#define MSPI_TXRAM10_WIDTH 32
#define MSPI_TXRAM10__WIDTH 32
#define MSPI_TXRAM10_ALL_L 31
#define MSPI_TXRAM10_ALL_R 0
#define MSPI_TXRAM10__ALL_L 31
#define MSPI_TXRAM10__ALL_R 0
#define MSPI_TXRAM10_DATAMASK 0xFFFFFFFF
#define MSPI_TXRAM10_RESETVALUE 0x0
#define MSPI_TXRAM11_ADDR 0x4511026C
#define MSPI_TXRAM11_BASE 0x26C
#define MSPI_TXRAM11_OFFSET 0x026C
#define MSPI_TXRAM11__TXRAM_L 7
#define MSPI_TXRAM11__TXRAM_R 0
#define MSPI_TXRAM11__TXRAM_WIDTH 8
#define MSPI_TXRAM11__TXRAM_RESETVALUE 0x00
#define MSPI_TXRAM11_WIDTH 32
#define MSPI_TXRAM11__WIDTH 32
#define MSPI_TXRAM11_ALL_L 31
#define MSPI_TXRAM11_ALL_R 0
#define MSPI_TXRAM11__ALL_L 31
#define MSPI_TXRAM11__ALL_R 0
#define MSPI_TXRAM11_DATAMASK 0xFFFFFFFF
#define MSPI_TXRAM11_RESETVALUE 0x0
#define MSPI_TXRAM12_ADDR 0x45110270
#define MSPI_TXRAM12_BASE 0x270
#define MSPI_TXRAM12_OFFSET 0x0270
#define MSPI_TXRAM12__TXRAM_L 7
#define MSPI_TXRAM12__TXRAM_R 0
#define MSPI_TXRAM12__TXRAM_WIDTH 8
#define MSPI_TXRAM12__TXRAM_RESETVALUE 0x00
#define MSPI_TXRAM12_WIDTH 32
#define MSPI_TXRAM12__WIDTH 32
#define MSPI_TXRAM12_ALL_L 31
#define MSPI_TXRAM12_ALL_R 0
#define MSPI_TXRAM12__ALL_L 31
#define MSPI_TXRAM12__ALL_R 0
#define MSPI_TXRAM12_DATAMASK 0xFFFFFFFF
#define MSPI_TXRAM12_RESETVALUE 0x0
#define MSPI_TXRAM13_ADDR 0x45110274
#define MSPI_TXRAM13_BASE 0x274
#define MSPI_TXRAM13_OFFSET 0x0274
#define MSPI_TXRAM13__TXRAM_L 7
#define MSPI_TXRAM13__TXRAM_R 0
#define MSPI_TXRAM13__TXRAM_WIDTH 8
#define MSPI_TXRAM13__TXRAM_RESETVALUE 0x00
#define MSPI_TXRAM13_WIDTH 32
#define MSPI_TXRAM13__WIDTH 32
#define MSPI_TXRAM13_ALL_L 31
#define MSPI_TXRAM13_ALL_R 0
#define MSPI_TXRAM13__ALL_L 31
#define MSPI_TXRAM13__ALL_R 0
#define MSPI_TXRAM13_DATAMASK 0xFFFFFFFF
#define MSPI_TXRAM13_RESETVALUE 0x0
#define MSPI_TXRAM14_ADDR 0x45110278
#define MSPI_TXRAM14_BASE 0x278
#define MSPI_TXRAM14_OFFSET 0x0278
#define MSPI_TXRAM14__TXRAM_L 7
#define MSPI_TXRAM14__TXRAM_R 0
#define MSPI_TXRAM14__TXRAM_WIDTH 8
#define MSPI_TXRAM14__TXRAM_RESETVALUE 0x00
#define MSPI_TXRAM14_WIDTH 32
#define MSPI_TXRAM14__WIDTH 32
#define MSPI_TXRAM14_ALL_L 31
#define MSPI_TXRAM14_ALL_R 0
#define MSPI_TXRAM14__ALL_L 31
#define MSPI_TXRAM14__ALL_R 0
#define MSPI_TXRAM14_DATAMASK 0xFFFFFFFF
#define MSPI_TXRAM14_RESETVALUE 0x0
#define MSPI_TXRAM15_ADDR 0x4511027C
#define MSPI_TXRAM15_BASE 0x27C
#define MSPI_TXRAM15_OFFSET 0x027C
#define MSPI_TXRAM15__TXRAM_L 7
#define MSPI_TXRAM15__TXRAM_R 0
#define MSPI_TXRAM15__TXRAM_WIDTH 8
#define MSPI_TXRAM15__TXRAM_RESETVALUE 0x00
#define MSPI_TXRAM15_WIDTH 32
#define MSPI_TXRAM15__WIDTH 32
#define MSPI_TXRAM15_ALL_L 31
#define MSPI_TXRAM15_ALL_R 0
#define MSPI_TXRAM15__ALL_L 31
#define MSPI_TXRAM15__ALL_R 0
#define MSPI_TXRAM15_DATAMASK 0xFFFFFFFF
#define MSPI_TXRAM15_RESETVALUE 0x0
#define MSPI_TXRAM16_ADDR 0x45110280
#define MSPI_TXRAM16_BASE 0x280
#define MSPI_TXRAM16_OFFSET 0x0280
#define MSPI_TXRAM16__TXRAM_L 7
#define MSPI_TXRAM16__TXRAM_R 0
#define MSPI_TXRAM16__TXRAM_WIDTH 8
#define MSPI_TXRAM16__TXRAM_RESETVALUE 0x00
#define MSPI_TXRAM16_WIDTH 32
#define MSPI_TXRAM16__WIDTH 32
#define MSPI_TXRAM16_ALL_L 31
#define MSPI_TXRAM16_ALL_R 0
#define MSPI_TXRAM16__ALL_L 31
#define MSPI_TXRAM16__ALL_R 0
#define MSPI_TXRAM16_DATAMASK 0xFFFFFFFF
#define MSPI_TXRAM16_RESETVALUE 0x0
#define MSPI_TXRAM17_ADDR 0x45110284
#define MSPI_TXRAM17_BASE 0x284
#define MSPI_TXRAM17_OFFSET 0x0284
#define MSPI_TXRAM17__TXRAM_L 7
#define MSPI_TXRAM17__TXRAM_R 0
#define MSPI_TXRAM17__TXRAM_WIDTH 8
#define MSPI_TXRAM17__TXRAM_RESETVALUE 0x00
#define MSPI_TXRAM17_WIDTH 32
#define MSPI_TXRAM17__WIDTH 32
#define MSPI_TXRAM17_ALL_L 31
#define MSPI_TXRAM17_ALL_R 0
#define MSPI_TXRAM17__ALL_L 31
#define MSPI_TXRAM17__ALL_R 0
#define MSPI_TXRAM17_DATAMASK 0xFFFFFFFF
#define MSPI_TXRAM17_RESETVALUE 0x0
#define MSPI_TXRAM18_ADDR 0x45110288
#define MSPI_TXRAM18_BASE 0x288
#define MSPI_TXRAM18_OFFSET 0x0288
#define MSPI_TXRAM18__TXRAM_L 7
#define MSPI_TXRAM18__TXRAM_R 0
#define MSPI_TXRAM18__TXRAM_WIDTH 8
#define MSPI_TXRAM18__TXRAM_RESETVALUE 0x00
#define MSPI_TXRAM18_WIDTH 32
#define MSPI_TXRAM18__WIDTH 32
#define MSPI_TXRAM18_ALL_L 31
#define MSPI_TXRAM18_ALL_R 0
#define MSPI_TXRAM18__ALL_L 31
#define MSPI_TXRAM18__ALL_R 0
#define MSPI_TXRAM18_DATAMASK 0xFFFFFFFF
#define MSPI_TXRAM18_RESETVALUE 0x0
#define MSPI_TXRAM19_ADDR 0x4511028C
#define MSPI_TXRAM19_BASE 0x28C
#define MSPI_TXRAM19_OFFSET 0x028C
#define MSPI_TXRAM19__TXRAM_L 7
#define MSPI_TXRAM19__TXRAM_R 0
#define MSPI_TXRAM19__TXRAM_WIDTH 8
#define MSPI_TXRAM19__TXRAM_RESETVALUE 0x00
#define MSPI_TXRAM19_WIDTH 32
#define MSPI_TXRAM19__WIDTH 32
#define MSPI_TXRAM19_ALL_L 31
#define MSPI_TXRAM19_ALL_R 0
#define MSPI_TXRAM19__ALL_L 31
#define MSPI_TXRAM19__ALL_R 0
#define MSPI_TXRAM19_DATAMASK 0xFFFFFFFF
#define MSPI_TXRAM19_RESETVALUE 0x0
#define MSPI_TXRAM20_ADDR 0x45110290
#define MSPI_TXRAM20_BASE 0x290
#define MSPI_TXRAM20_OFFSET 0x0290
#define MSPI_TXRAM20__TXRAM_L 7
#define MSPI_TXRAM20__TXRAM_R 0
#define MSPI_TXRAM20__TXRAM_WIDTH 8
#define MSPI_TXRAM20__TXRAM_RESETVALUE 0x00
#define MSPI_TXRAM20_WIDTH 32
#define MSPI_TXRAM20__WIDTH 32
#define MSPI_TXRAM20_ALL_L 31
#define MSPI_TXRAM20_ALL_R 0
#define MSPI_TXRAM20__ALL_L 31
#define MSPI_TXRAM20__ALL_R 0
#define MSPI_TXRAM20_DATAMASK 0xFFFFFFFF
#define MSPI_TXRAM20_RESETVALUE 0x0
#define MSPI_TXRAM21_ADDR 0x45110294
#define MSPI_TXRAM21_BASE 0x294
#define MSPI_TXRAM21_OFFSET 0x0294
#define MSPI_TXRAM21__TXRAM_L 7
#define MSPI_TXRAM21__TXRAM_R 0
#define MSPI_TXRAM21__TXRAM_WIDTH 8
#define MSPI_TXRAM21__TXRAM_RESETVALUE 0x00
#define MSPI_TXRAM21_WIDTH 32
#define MSPI_TXRAM21__WIDTH 32
#define MSPI_TXRAM21_ALL_L 31
#define MSPI_TXRAM21_ALL_R 0
#define MSPI_TXRAM21__ALL_L 31
#define MSPI_TXRAM21__ALL_R 0
#define MSPI_TXRAM21_DATAMASK 0xFFFFFFFF
#define MSPI_TXRAM21_RESETVALUE 0x0
#define MSPI_TXRAM22_ADDR 0x45110298
#define MSPI_TXRAM22_BASE 0x298
#define MSPI_TXRAM22_OFFSET 0x0298
#define MSPI_TXRAM22__TXRAM_L 7
#define MSPI_TXRAM22__TXRAM_R 0
#define MSPI_TXRAM22__TXRAM_WIDTH 8
#define MSPI_TXRAM22__TXRAM_RESETVALUE 0x00
#define MSPI_TXRAM22_WIDTH 32
#define MSPI_TXRAM22__WIDTH 32
#define MSPI_TXRAM22_ALL_L 31
#define MSPI_TXRAM22_ALL_R 0
#define MSPI_TXRAM22__ALL_L 31
#define MSPI_TXRAM22__ALL_R 0
#define MSPI_TXRAM22_DATAMASK 0xFFFFFFFF
#define MSPI_TXRAM22_RESETVALUE 0x0
#define MSPI_TXRAM23_ADDR 0x4511029C
#define MSPI_TXRAM23_BASE 0x29C
#define MSPI_TXRAM23_OFFSET 0x029C
#define MSPI_TXRAM23__TXRAM_L 7
#define MSPI_TXRAM23__TXRAM_R 0
#define MSPI_TXRAM23__TXRAM_WIDTH 8
#define MSPI_TXRAM23__TXRAM_RESETVALUE 0x00
#define MSPI_TXRAM23_WIDTH 32
#define MSPI_TXRAM23__WIDTH 32
#define MSPI_TXRAM23_ALL_L 31
#define MSPI_TXRAM23_ALL_R 0
#define MSPI_TXRAM23__ALL_L 31
#define MSPI_TXRAM23__ALL_R 0
#define MSPI_TXRAM23_DATAMASK 0xFFFFFFFF
#define MSPI_TXRAM23_RESETVALUE 0x0
#define MSPI_TXRAM24_ADDR 0x451102A0
#define MSPI_TXRAM24_BASE 0x2A0
#define MSPI_TXRAM24_OFFSET 0x02A0
#define MSPI_TXRAM24__TXRAM_L 7
#define MSPI_TXRAM24__TXRAM_R 0
#define MSPI_TXRAM24__TXRAM_WIDTH 8
#define MSPI_TXRAM24__TXRAM_RESETVALUE 0x00
#define MSPI_TXRAM24_WIDTH 32
#define MSPI_TXRAM24__WIDTH 32
#define MSPI_TXRAM24_ALL_L 31
#define MSPI_TXRAM24_ALL_R 0
#define MSPI_TXRAM24__ALL_L 31
#define MSPI_TXRAM24__ALL_R 0
#define MSPI_TXRAM24_DATAMASK 0xFFFFFFFF
#define MSPI_TXRAM24_RESETVALUE 0x0
#define MSPI_TXRAM25_ADDR 0x451102A4
#define MSPI_TXRAM25_BASE 0x2A4
#define MSPI_TXRAM25_OFFSET 0x02A4
#define MSPI_TXRAM25__TXRAM_L 7
#define MSPI_TXRAM25__TXRAM_R 0
#define MSPI_TXRAM25__TXRAM_WIDTH 8
#define MSPI_TXRAM25__TXRAM_RESETVALUE 0x00
#define MSPI_TXRAM25_WIDTH 32
#define MSPI_TXRAM25__WIDTH 32
#define MSPI_TXRAM25_ALL_L 31
#define MSPI_TXRAM25_ALL_R 0
#define MSPI_TXRAM25__ALL_L 31
#define MSPI_TXRAM25__ALL_R 0
#define MSPI_TXRAM25_DATAMASK 0xFFFFFFFF
#define MSPI_TXRAM25_RESETVALUE 0x0
#define MSPI_TXRAM26_ADDR 0x451102A8
#define MSPI_TXRAM26_BASE 0x2A8
#define MSPI_TXRAM26_OFFSET 0x02A8
#define MSPI_TXRAM26__TXRAM_L 7
#define MSPI_TXRAM26__TXRAM_R 0
#define MSPI_TXRAM26__TXRAM_WIDTH 8
#define MSPI_TXRAM26__TXRAM_RESETVALUE 0x00
#define MSPI_TXRAM26_WIDTH 32
#define MSPI_TXRAM26__WIDTH 32
#define MSPI_TXRAM26_ALL_L 31
#define MSPI_TXRAM26_ALL_R 0
#define MSPI_TXRAM26__ALL_L 31
#define MSPI_TXRAM26__ALL_R 0
#define MSPI_TXRAM26_DATAMASK 0xFFFFFFFF
#define MSPI_TXRAM26_RESETVALUE 0x0
#define MSPI_TXRAM27_ADDR 0x451102AC
#define MSPI_TXRAM27_BASE 0x2AC
#define MSPI_TXRAM27_OFFSET 0x02AC
#define MSPI_TXRAM27__TXRAM_L 7
#define MSPI_TXRAM27__TXRAM_R 0
#define MSPI_TXRAM27__TXRAM_WIDTH 8
#define MSPI_TXRAM27__TXRAM_RESETVALUE 0x00
#define MSPI_TXRAM27_WIDTH 32
#define MSPI_TXRAM27__WIDTH 32
#define MSPI_TXRAM27_ALL_L 31
#define MSPI_TXRAM27_ALL_R 0
#define MSPI_TXRAM27__ALL_L 31
#define MSPI_TXRAM27__ALL_R 0
#define MSPI_TXRAM27_DATAMASK 0xFFFFFFFF
#define MSPI_TXRAM27_RESETVALUE 0x0
#define MSPI_TXRAM28_ADDR 0x451102B0
#define MSPI_TXRAM28_BASE 0x2B0
#define MSPI_TXRAM28_OFFSET 0x02B0
#define MSPI_TXRAM28__TXRAM_L 7
#define MSPI_TXRAM28__TXRAM_R 0
#define MSPI_TXRAM28__TXRAM_WIDTH 8
#define MSPI_TXRAM28__TXRAM_RESETVALUE 0x00
#define MSPI_TXRAM28_WIDTH 32
#define MSPI_TXRAM28__WIDTH 32
#define MSPI_TXRAM28_ALL_L 31
#define MSPI_TXRAM28_ALL_R 0
#define MSPI_TXRAM28__ALL_L 31
#define MSPI_TXRAM28__ALL_R 0
#define MSPI_TXRAM28_DATAMASK 0xFFFFFFFF
#define MSPI_TXRAM28_RESETVALUE 0x0
#define MSPI_TXRAM29_ADDR 0x451102B4
#define MSPI_TXRAM29_BASE 0x2B4
#define MSPI_TXRAM29_OFFSET 0x02B4
#define MSPI_TXRAM29__TXRAM_L 7
#define MSPI_TXRAM29__TXRAM_R 0
#define MSPI_TXRAM29__TXRAM_WIDTH 8
#define MSPI_TXRAM29__TXRAM_RESETVALUE 0x00
#define MSPI_TXRAM29_WIDTH 32
#define MSPI_TXRAM29__WIDTH 32
#define MSPI_TXRAM29_ALL_L 31
#define MSPI_TXRAM29_ALL_R 0
#define MSPI_TXRAM29__ALL_L 31
#define MSPI_TXRAM29__ALL_R 0
#define MSPI_TXRAM29_DATAMASK 0xFFFFFFFF
#define MSPI_TXRAM29_RESETVALUE 0x0
#define MSPI_TXRAM30_ADDR 0x451102B8
#define MSPI_TXRAM30_BASE 0x2B8
#define MSPI_TXRAM30_OFFSET 0x02B8
#define MSPI_TXRAM30__TXRAM_L 7
#define MSPI_TXRAM30__TXRAM_R 0
#define MSPI_TXRAM30__TXRAM_WIDTH 8
#define MSPI_TXRAM30__TXRAM_RESETVALUE 0x00
#define MSPI_TXRAM30_WIDTH 32
#define MSPI_TXRAM30__WIDTH 32
#define MSPI_TXRAM30_ALL_L 31
#define MSPI_TXRAM30_ALL_R 0
#define MSPI_TXRAM30__ALL_L 31
#define MSPI_TXRAM30__ALL_R 0
#define MSPI_TXRAM30_DATAMASK 0xFFFFFFFF
#define MSPI_TXRAM30_RESETVALUE 0x0
#define MSPI_TXRAM31_ADDR 0x451102BC
#define MSPI_TXRAM31_BASE 0x2BC
#define MSPI_TXRAM31_OFFSET 0x02BC
#define MSPI_TXRAM31__TXRAM_L 7
#define MSPI_TXRAM31__TXRAM_R 0
#define MSPI_TXRAM31__TXRAM_WIDTH 8
#define MSPI_TXRAM31__TXRAM_RESETVALUE 0x00
#define MSPI_TXRAM31_WIDTH 32
#define MSPI_TXRAM31__WIDTH 32
#define MSPI_TXRAM31_ALL_L 31
#define MSPI_TXRAM31_ALL_R 0
#define MSPI_TXRAM31__ALL_L 31
#define MSPI_TXRAM31__ALL_R 0
#define MSPI_TXRAM31_DATAMASK 0xFFFFFFFF
#define MSPI_TXRAM31_RESETVALUE 0x0
#define MSPI_RXRAM00_ADDR 0x451102C0
#define MSPI_RXRAM00_BASE 0x2C0
#define MSPI_RXRAM00_OFFSET 0x02C0
#define MSPI_RXRAM00__RXRAM_L 7
#define MSPI_RXRAM00__RXRAM_R 0
#define MSPI_RXRAM00__RXRAM_WIDTH 8
#define MSPI_RXRAM00__RXRAM_RESETVALUE 0x00
#define MSPI_RXRAM00_WIDTH 32
#define MSPI_RXRAM00__WIDTH 32
#define MSPI_RXRAM00_ALL_L 31
#define MSPI_RXRAM00_ALL_R 0
#define MSPI_RXRAM00__ALL_L 31
#define MSPI_RXRAM00__ALL_R 0
#define MSPI_RXRAM00_DATAMASK 0xFFFFFFFF
#define MSPI_RXRAM00_RESETVALUE 0x0
#define MSPI_RXRAM01_ADDR 0x451102C4
#define MSPI_RXRAM01_BASE 0x2C4
#define MSPI_RXRAM01_OFFSET 0x02C4
#define MSPI_RXRAM01__RXRAM_L 7
#define MSPI_RXRAM01__RXRAM_R 0
#define MSPI_RXRAM01__RXRAM_WIDTH 8
#define MSPI_RXRAM01__RXRAM_RESETVALUE 0x00
#define MSPI_RXRAM01_WIDTH 32
#define MSPI_RXRAM01__WIDTH 32
#define MSPI_RXRAM01_ALL_L 31
#define MSPI_RXRAM01_ALL_R 0
#define MSPI_RXRAM01__ALL_L 31
#define MSPI_RXRAM01__ALL_R 0
#define MSPI_RXRAM01_DATAMASK 0xFFFFFFFF
#define MSPI_RXRAM01_RESETVALUE 0x0
#define MSPI_RXRAM02_ADDR 0x451102C8
#define MSPI_RXRAM02_BASE 0x2C8
#define MSPI_RXRAM02_OFFSET 0x02C8
#define MSPI_RXRAM02__RXRAM_L 7
#define MSPI_RXRAM02__RXRAM_R 0
#define MSPI_RXRAM02__RXRAM_WIDTH 8
#define MSPI_RXRAM02__RXRAM_RESETVALUE 0x00
#define MSPI_RXRAM02_WIDTH 32
#define MSPI_RXRAM02__WIDTH 32
#define MSPI_RXRAM02_ALL_L 31
#define MSPI_RXRAM02_ALL_R 0
#define MSPI_RXRAM02__ALL_L 31
#define MSPI_RXRAM02__ALL_R 0
#define MSPI_RXRAM02_DATAMASK 0xFFFFFFFF
#define MSPI_RXRAM02_RESETVALUE 0x0
#define MSPI_RXRAM03_ADDR 0x451102CC
#define MSPI_RXRAM03_BASE 0x2CC
#define MSPI_RXRAM03_OFFSET 0x02CC
#define MSPI_RXRAM03__RXRAM_L 7
#define MSPI_RXRAM03__RXRAM_R 0
#define MSPI_RXRAM03__RXRAM_WIDTH 8
#define MSPI_RXRAM03__RXRAM_RESETVALUE 0x00
#define MSPI_RXRAM03_WIDTH 32
#define MSPI_RXRAM03__WIDTH 32
#define MSPI_RXRAM03_ALL_L 31
#define MSPI_RXRAM03_ALL_R 0
#define MSPI_RXRAM03__ALL_L 31
#define MSPI_RXRAM03__ALL_R 0
#define MSPI_RXRAM03_DATAMASK 0xFFFFFFFF
#define MSPI_RXRAM03_RESETVALUE 0x0
#define MSPI_RXRAM04_ADDR 0x451102D0
#define MSPI_RXRAM04_BASE 0x2D0
#define MSPI_RXRAM04_OFFSET 0x02D0
#define MSPI_RXRAM04__RXRAM_L 7
#define MSPI_RXRAM04__RXRAM_R 0
#define MSPI_RXRAM04__RXRAM_WIDTH 8
#define MSPI_RXRAM04__RXRAM_RESETVALUE 0x00
#define MSPI_RXRAM04_WIDTH 32
#define MSPI_RXRAM04__WIDTH 32
#define MSPI_RXRAM04_ALL_L 31
#define MSPI_RXRAM04_ALL_R 0
#define MSPI_RXRAM04__ALL_L 31
#define MSPI_RXRAM04__ALL_R 0
#define MSPI_RXRAM04_DATAMASK 0xFFFFFFFF
#define MSPI_RXRAM04_RESETVALUE 0x0
#define MSPI_RXRAM05_ADDR 0x451102D4
#define MSPI_RXRAM05_BASE 0x2D4
#define MSPI_RXRAM05_OFFSET 0x02D4
#define MSPI_RXRAM05__RXRAM_L 7
#define MSPI_RXRAM05__RXRAM_R 0
#define MSPI_RXRAM05__RXRAM_WIDTH 8
#define MSPI_RXRAM05__RXRAM_RESETVALUE 0x00
#define MSPI_RXRAM05_WIDTH 32
#define MSPI_RXRAM05__WIDTH 32
#define MSPI_RXRAM05_ALL_L 31
#define MSPI_RXRAM05_ALL_R 0
#define MSPI_RXRAM05__ALL_L 31
#define MSPI_RXRAM05__ALL_R 0
#define MSPI_RXRAM05_DATAMASK 0xFFFFFFFF
#define MSPI_RXRAM05_RESETVALUE 0x0
#define MSPI_RXRAM06_ADDR 0x451102D8
#define MSPI_RXRAM06_BASE 0x2D8
#define MSPI_RXRAM06_OFFSET 0x02D8
#define MSPI_RXRAM06__RXRAM_L 7
#define MSPI_RXRAM06__RXRAM_R 0
#define MSPI_RXRAM06__RXRAM_WIDTH 8
#define MSPI_RXRAM06__RXRAM_RESETVALUE 0x00
#define MSPI_RXRAM06_WIDTH 32
#define MSPI_RXRAM06__WIDTH 32
#define MSPI_RXRAM06_ALL_L 31
#define MSPI_RXRAM06_ALL_R 0
#define MSPI_RXRAM06__ALL_L 31
#define MSPI_RXRAM06__ALL_R 0
#define MSPI_RXRAM06_DATAMASK 0xFFFFFFFF
#define MSPI_RXRAM06_RESETVALUE 0x0
#define MSPI_RXRAM07_ADDR 0x451102DC
#define MSPI_RXRAM07_BASE 0x2DC
#define MSPI_RXRAM07_OFFSET 0x02DC
#define MSPI_RXRAM07__RXRAM_L 7
#define MSPI_RXRAM07__RXRAM_R 0
#define MSPI_RXRAM07__RXRAM_WIDTH 8
#define MSPI_RXRAM07__RXRAM_RESETVALUE 0x00
#define MSPI_RXRAM07_WIDTH 32
#define MSPI_RXRAM07__WIDTH 32
#define MSPI_RXRAM07_ALL_L 31
#define MSPI_RXRAM07_ALL_R 0
#define MSPI_RXRAM07__ALL_L 31
#define MSPI_RXRAM07__ALL_R 0
#define MSPI_RXRAM07_DATAMASK 0xFFFFFFFF
#define MSPI_RXRAM07_RESETVALUE 0x0
#define MSPI_RXRAM08_ADDR 0x451102E0
#define MSPI_RXRAM08_BASE 0x2E0
#define MSPI_RXRAM08_OFFSET 0x02E0
#define MSPI_RXRAM08__RXRAM_L 7
#define MSPI_RXRAM08__RXRAM_R 0
#define MSPI_RXRAM08__RXRAM_WIDTH 8
#define MSPI_RXRAM08__RXRAM_RESETVALUE 0x00
#define MSPI_RXRAM08_WIDTH 32
#define MSPI_RXRAM08__WIDTH 32
#define MSPI_RXRAM08_ALL_L 31
#define MSPI_RXRAM08_ALL_R 0
#define MSPI_RXRAM08__ALL_L 31
#define MSPI_RXRAM08__ALL_R 0
#define MSPI_RXRAM08_DATAMASK 0xFFFFFFFF
#define MSPI_RXRAM08_RESETVALUE 0x0
#define MSPI_RXRAM09_ADDR 0x451102E4
#define MSPI_RXRAM09_BASE 0x2E4
#define MSPI_RXRAM09_OFFSET 0x02E4
#define MSPI_RXRAM09__RXRAM_L 7
#define MSPI_RXRAM09__RXRAM_R 0
#define MSPI_RXRAM09__RXRAM_WIDTH 8
#define MSPI_RXRAM09__RXRAM_RESETVALUE 0x00
#define MSPI_RXRAM09_WIDTH 32
#define MSPI_RXRAM09__WIDTH 32
#define MSPI_RXRAM09_ALL_L 31
#define MSPI_RXRAM09_ALL_R 0
#define MSPI_RXRAM09__ALL_L 31
#define MSPI_RXRAM09__ALL_R 0
#define MSPI_RXRAM09_DATAMASK 0xFFFFFFFF
#define MSPI_RXRAM09_RESETVALUE 0x0
#define MSPI_RXRAM10_ADDR 0x451102E8
#define MSPI_RXRAM10_BASE 0x2E8
#define MSPI_RXRAM10_OFFSET 0x02E8
#define MSPI_RXRAM10__RXRAM_L 7
#define MSPI_RXRAM10__RXRAM_R 0
#define MSPI_RXRAM10__RXRAM_WIDTH 8
#define MSPI_RXRAM10__RXRAM_RESETVALUE 0x00
#define MSPI_RXRAM10_WIDTH 32
#define MSPI_RXRAM10__WIDTH 32
#define MSPI_RXRAM10_ALL_L 31
#define MSPI_RXRAM10_ALL_R 0
#define MSPI_RXRAM10__ALL_L 31
#define MSPI_RXRAM10__ALL_R 0
#define MSPI_RXRAM10_DATAMASK 0xFFFFFFFF
#define MSPI_RXRAM10_RESETVALUE 0x0
#define MSPI_RXRAM11_ADDR 0x451102EC
#define MSPI_RXRAM11_BASE 0x2EC
#define MSPI_RXRAM11_OFFSET 0x02EC
#define MSPI_RXRAM11__RXRAM_L 7
#define MSPI_RXRAM11__RXRAM_R 0
#define MSPI_RXRAM11__RXRAM_WIDTH 8
#define MSPI_RXRAM11__RXRAM_RESETVALUE 0x00
#define MSPI_RXRAM11_WIDTH 32
#define MSPI_RXRAM11__WIDTH 32
#define MSPI_RXRAM11_ALL_L 31
#define MSPI_RXRAM11_ALL_R 0
#define MSPI_RXRAM11__ALL_L 31
#define MSPI_RXRAM11__ALL_R 0
#define MSPI_RXRAM11_DATAMASK 0xFFFFFFFF
#define MSPI_RXRAM11_RESETVALUE 0x0
#define MSPI_RXRAM12_ADDR 0x451102F0
#define MSPI_RXRAM12_BASE 0x2F0
#define MSPI_RXRAM12_OFFSET 0x02F0
#define MSPI_RXRAM12__RXRAM_L 7
#define MSPI_RXRAM12__RXRAM_R 0
#define MSPI_RXRAM12__RXRAM_WIDTH 8
#define MSPI_RXRAM12__RXRAM_RESETVALUE 0x00
#define MSPI_RXRAM12_WIDTH 32
#define MSPI_RXRAM12__WIDTH 32
#define MSPI_RXRAM12_ALL_L 31
#define MSPI_RXRAM12_ALL_R 0
#define MSPI_RXRAM12__ALL_L 31
#define MSPI_RXRAM12__ALL_R 0
#define MSPI_RXRAM12_DATAMASK 0xFFFFFFFF
#define MSPI_RXRAM12_RESETVALUE 0x0
#define MSPI_RXRAM13_ADDR 0x451102F4
#define MSPI_RXRAM13_BASE 0x2F4
#define MSPI_RXRAM13_OFFSET 0x02F4
#define MSPI_RXRAM13__RXRAM_L 7
#define MSPI_RXRAM13__RXRAM_R 0
#define MSPI_RXRAM13__RXRAM_WIDTH 8
#define MSPI_RXRAM13__RXRAM_RESETVALUE 0x00
#define MSPI_RXRAM13_WIDTH 32
#define MSPI_RXRAM13__WIDTH 32
#define MSPI_RXRAM13_ALL_L 31
#define MSPI_RXRAM13_ALL_R 0
#define MSPI_RXRAM13__ALL_L 31
#define MSPI_RXRAM13__ALL_R 0
#define MSPI_RXRAM13_DATAMASK 0xFFFFFFFF
#define MSPI_RXRAM13_RESETVALUE 0x0
#define MSPI_RXRAM14_ADDR 0x451102F8
#define MSPI_RXRAM14_BASE 0x2F8
#define MSPI_RXRAM14_OFFSET 0x02F8
#define MSPI_RXRAM14__RXRAM_L 7
#define MSPI_RXRAM14__RXRAM_R 0
#define MSPI_RXRAM14__RXRAM_WIDTH 8
#define MSPI_RXRAM14__RXRAM_RESETVALUE 0x00
#define MSPI_RXRAM14_WIDTH 32
#define MSPI_RXRAM14__WIDTH 32
#define MSPI_RXRAM14_ALL_L 31
#define MSPI_RXRAM14_ALL_R 0
#define MSPI_RXRAM14__ALL_L 31
#define MSPI_RXRAM14__ALL_R 0
#define MSPI_RXRAM14_DATAMASK 0xFFFFFFFF
#define MSPI_RXRAM14_RESETVALUE 0x0
#define MSPI_RXRAM15_ADDR 0x451102FC
#define MSPI_RXRAM15_BASE 0x2FC
#define MSPI_RXRAM15_OFFSET 0x02FC
#define MSPI_RXRAM15__RXRAM_L 7
#define MSPI_RXRAM15__RXRAM_R 0
#define MSPI_RXRAM15__RXRAM_WIDTH 8
#define MSPI_RXRAM15__RXRAM_RESETVALUE 0x00
#define MSPI_RXRAM15_WIDTH 32
#define MSPI_RXRAM15__WIDTH 32
#define MSPI_RXRAM15_ALL_L 31
#define MSPI_RXRAM15_ALL_R 0
#define MSPI_RXRAM15__ALL_L 31
#define MSPI_RXRAM15__ALL_R 0
#define MSPI_RXRAM15_DATAMASK 0xFFFFFFFF
#define MSPI_RXRAM15_RESETVALUE 0x0
#define MSPI_RXRAM16_ADDR 0x45110300
#define MSPI_RXRAM16_BASE 0x300
#define MSPI_RXRAM16_OFFSET 0x0300
#define MSPI_RXRAM16__RXRAM_L 7
#define MSPI_RXRAM16__RXRAM_R 0
#define MSPI_RXRAM16__RXRAM_WIDTH 8
#define MSPI_RXRAM16__RXRAM_RESETVALUE 0x00
#define MSPI_RXRAM16_WIDTH 32
#define MSPI_RXRAM16__WIDTH 32
#define MSPI_RXRAM16_ALL_L 31
#define MSPI_RXRAM16_ALL_R 0
#define MSPI_RXRAM16__ALL_L 31
#define MSPI_RXRAM16__ALL_R 0
#define MSPI_RXRAM16_DATAMASK 0xFFFFFFFF
#define MSPI_RXRAM16_RESETVALUE 0x0
#define MSPI_RXRAM17_ADDR 0x45110304
#define MSPI_RXRAM17_BASE 0x304
#define MSPI_RXRAM17_OFFSET 0x0304
#define MSPI_RXRAM17__RXRAM_L 7
#define MSPI_RXRAM17__RXRAM_R 0
#define MSPI_RXRAM17__RXRAM_WIDTH 8
#define MSPI_RXRAM17__RXRAM_RESETVALUE 0x00
#define MSPI_RXRAM17_WIDTH 32
#define MSPI_RXRAM17__WIDTH 32
#define MSPI_RXRAM17_ALL_L 31
#define MSPI_RXRAM17_ALL_R 0
#define MSPI_RXRAM17__ALL_L 31
#define MSPI_RXRAM17__ALL_R 0
#define MSPI_RXRAM17_DATAMASK 0xFFFFFFFF
#define MSPI_RXRAM17_RESETVALUE 0x0
#define MSPI_RXRAM18_ADDR 0x45110308
#define MSPI_RXRAM18_BASE 0x308
#define MSPI_RXRAM18_OFFSET 0x0308
#define MSPI_RXRAM18__RXRAM_L 7
#define MSPI_RXRAM18__RXRAM_R 0
#define MSPI_RXRAM18__RXRAM_WIDTH 8
#define MSPI_RXRAM18__RXRAM_RESETVALUE 0x00
#define MSPI_RXRAM18_WIDTH 32
#define MSPI_RXRAM18__WIDTH 32
#define MSPI_RXRAM18_ALL_L 31
#define MSPI_RXRAM18_ALL_R 0
#define MSPI_RXRAM18__ALL_L 31
#define MSPI_RXRAM18__ALL_R 0
#define MSPI_RXRAM18_DATAMASK 0xFFFFFFFF
#define MSPI_RXRAM18_RESETVALUE 0x0
#define MSPI_RXRAM19_ADDR 0x4511030C
#define MSPI_RXRAM19_BASE 0x30C
#define MSPI_RXRAM19_OFFSET 0x030C
#define MSPI_RXRAM19__RXRAM_L 7
#define MSPI_RXRAM19__RXRAM_R 0
#define MSPI_RXRAM19__RXRAM_WIDTH 8
#define MSPI_RXRAM19__RXRAM_RESETVALUE 0x00
#define MSPI_RXRAM19_WIDTH 32
#define MSPI_RXRAM19__WIDTH 32
#define MSPI_RXRAM19_ALL_L 31
#define MSPI_RXRAM19_ALL_R 0
#define MSPI_RXRAM19__ALL_L 31
#define MSPI_RXRAM19__ALL_R 0
#define MSPI_RXRAM19_DATAMASK 0xFFFFFFFF
#define MSPI_RXRAM19_RESETVALUE 0x0
#define MSPI_RXRAM20_ADDR 0x45110310
#define MSPI_RXRAM20_BASE 0x310
#define MSPI_RXRAM20_OFFSET 0x0310
#define MSPI_RXRAM20__RXRAM_L 7
#define MSPI_RXRAM20__RXRAM_R 0
#define MSPI_RXRAM20__RXRAM_WIDTH 8
#define MSPI_RXRAM20__RXRAM_RESETVALUE 0x00
#define MSPI_RXRAM20_WIDTH 32
#define MSPI_RXRAM20__WIDTH 32
#define MSPI_RXRAM20_ALL_L 31
#define MSPI_RXRAM20_ALL_R 0
#define MSPI_RXRAM20__ALL_L 31
#define MSPI_RXRAM20__ALL_R 0
#define MSPI_RXRAM20_DATAMASK 0xFFFFFFFF
#define MSPI_RXRAM20_RESETVALUE 0x0
#define MSPI_RXRAM21_ADDR 0x45110314
#define MSPI_RXRAM21_BASE 0x314
#define MSPI_RXRAM21_OFFSET 0x0314
#define MSPI_RXRAM21__RXRAM_L 7
#define MSPI_RXRAM21__RXRAM_R 0
#define MSPI_RXRAM21__RXRAM_WIDTH 8
#define MSPI_RXRAM21__RXRAM_RESETVALUE 0x00
#define MSPI_RXRAM21_WIDTH 32
#define MSPI_RXRAM21__WIDTH 32
#define MSPI_RXRAM21_ALL_L 31
#define MSPI_RXRAM21_ALL_R 0
#define MSPI_RXRAM21__ALL_L 31
#define MSPI_RXRAM21__ALL_R 0
#define MSPI_RXRAM21_DATAMASK 0xFFFFFFFF
#define MSPI_RXRAM21_RESETVALUE 0x0
#define MSPI_RXRAM22_ADDR 0x45110318
#define MSPI_RXRAM22_BASE 0x318
#define MSPI_RXRAM22_OFFSET 0x0318
#define MSPI_RXRAM22__RXRAM_L 7
#define MSPI_RXRAM22__RXRAM_R 0
#define MSPI_RXRAM22__RXRAM_WIDTH 8
#define MSPI_RXRAM22__RXRAM_RESETVALUE 0x00
#define MSPI_RXRAM22_WIDTH 32
#define MSPI_RXRAM22__WIDTH 32
#define MSPI_RXRAM22_ALL_L 31
#define MSPI_RXRAM22_ALL_R 0
#define MSPI_RXRAM22__ALL_L 31
#define MSPI_RXRAM22__ALL_R 0
#define MSPI_RXRAM22_DATAMASK 0xFFFFFFFF
#define MSPI_RXRAM22_RESETVALUE 0x0
#define MSPI_RXRAM23_ADDR 0x4511031C
#define MSPI_RXRAM23_BASE 0x31C
#define MSPI_RXRAM23_OFFSET 0x031C
#define MSPI_RXRAM23__RXRAM_L 7
#define MSPI_RXRAM23__RXRAM_R 0
#define MSPI_RXRAM23__RXRAM_WIDTH 8
#define MSPI_RXRAM23__RXRAM_RESETVALUE 0x00
#define MSPI_RXRAM23_WIDTH 32
#define MSPI_RXRAM23__WIDTH 32
#define MSPI_RXRAM23_ALL_L 31
#define MSPI_RXRAM23_ALL_R 0
#define MSPI_RXRAM23__ALL_L 31
#define MSPI_RXRAM23__ALL_R 0
#define MSPI_RXRAM23_DATAMASK 0xFFFFFFFF
#define MSPI_RXRAM23_RESETVALUE 0x0
#define MSPI_RXRAM24_ADDR 0x45110320
#define MSPI_RXRAM24_BASE 0x320
#define MSPI_RXRAM24_OFFSET 0x0320
#define MSPI_RXRAM24__RXRAM_L 7
#define MSPI_RXRAM24__RXRAM_R 0
#define MSPI_RXRAM24__RXRAM_WIDTH 8
#define MSPI_RXRAM24__RXRAM_RESETVALUE 0x00
#define MSPI_RXRAM24_WIDTH 32
#define MSPI_RXRAM24__WIDTH 32
#define MSPI_RXRAM24_ALL_L 31
#define MSPI_RXRAM24_ALL_R 0
#define MSPI_RXRAM24__ALL_L 31
#define MSPI_RXRAM24__ALL_R 0
#define MSPI_RXRAM24_DATAMASK 0xFFFFFFFF
#define MSPI_RXRAM24_RESETVALUE 0x0
#define MSPI_RXRAM25_ADDR 0x45110324
#define MSPI_RXRAM25_BASE 0x324
#define MSPI_RXRAM25_OFFSET 0x0324
#define MSPI_RXRAM25__RXRAM_L 7
#define MSPI_RXRAM25__RXRAM_R 0
#define MSPI_RXRAM25__RXRAM_WIDTH 8
#define MSPI_RXRAM25__RXRAM_RESETVALUE 0x00
#define MSPI_RXRAM25_WIDTH 32
#define MSPI_RXRAM25__WIDTH 32
#define MSPI_RXRAM25_ALL_L 31
#define MSPI_RXRAM25_ALL_R 0
#define MSPI_RXRAM25__ALL_L 31
#define MSPI_RXRAM25__ALL_R 0
#define MSPI_RXRAM25_DATAMASK 0xFFFFFFFF
#define MSPI_RXRAM25_RESETVALUE 0x0
#define MSPI_RXRAM26_ADDR 0x45110328
#define MSPI_RXRAM26_BASE 0x328
#define MSPI_RXRAM26_OFFSET 0x0328
#define MSPI_RXRAM26__RXRAM_L 7
#define MSPI_RXRAM26__RXRAM_R 0
#define MSPI_RXRAM26__RXRAM_WIDTH 8
#define MSPI_RXRAM26__RXRAM_RESETVALUE 0x00
#define MSPI_RXRAM26_WIDTH 32
#define MSPI_RXRAM26__WIDTH 32
#define MSPI_RXRAM26_ALL_L 31
#define MSPI_RXRAM26_ALL_R 0
#define MSPI_RXRAM26__ALL_L 31
#define MSPI_RXRAM26__ALL_R 0
#define MSPI_RXRAM26_DATAMASK 0xFFFFFFFF
#define MSPI_RXRAM26_RESETVALUE 0x0
#define MSPI_RXRAM27_ADDR 0x4511032C
#define MSPI_RXRAM27_BASE 0x32C
#define MSPI_RXRAM27_OFFSET 0x032C
#define MSPI_RXRAM27__RXRAM_L 7
#define MSPI_RXRAM27__RXRAM_R 0
#define MSPI_RXRAM27__RXRAM_WIDTH 8
#define MSPI_RXRAM27__RXRAM_RESETVALUE 0x00
#define MSPI_RXRAM27_WIDTH 32
#define MSPI_RXRAM27__WIDTH 32
#define MSPI_RXRAM27_ALL_L 31
#define MSPI_RXRAM27_ALL_R 0
#define MSPI_RXRAM27__ALL_L 31
#define MSPI_RXRAM27__ALL_R 0
#define MSPI_RXRAM27_DATAMASK 0xFFFFFFFF
#define MSPI_RXRAM27_RESETVALUE 0x0
#define MSPI_RXRAM28_ADDR 0x45110330
#define MSPI_RXRAM28_BASE 0x330
#define MSPI_RXRAM28_OFFSET 0x0330
#define MSPI_RXRAM28__RXRAM_L 7
#define MSPI_RXRAM28__RXRAM_R 0
#define MSPI_RXRAM28__RXRAM_WIDTH 8
#define MSPI_RXRAM28__RXRAM_RESETVALUE 0x00
#define MSPI_RXRAM28_WIDTH 32
#define MSPI_RXRAM28__WIDTH 32
#define MSPI_RXRAM28_ALL_L 31
#define MSPI_RXRAM28_ALL_R 0
#define MSPI_RXRAM28__ALL_L 31
#define MSPI_RXRAM28__ALL_R 0
#define MSPI_RXRAM28_DATAMASK 0xFFFFFFFF
#define MSPI_RXRAM28_RESETVALUE 0x0
#define MSPI_RXRAM29_ADDR 0x45110334
#define MSPI_RXRAM29_BASE 0x334
#define MSPI_RXRAM29_OFFSET 0x0334
#define MSPI_RXRAM29__RXRAM_L 7
#define MSPI_RXRAM29__RXRAM_R 0
#define MSPI_RXRAM29__RXRAM_WIDTH 8
#define MSPI_RXRAM29__RXRAM_RESETVALUE 0x00
#define MSPI_RXRAM29_WIDTH 32
#define MSPI_RXRAM29__WIDTH 32
#define MSPI_RXRAM29_ALL_L 31
#define MSPI_RXRAM29_ALL_R 0
#define MSPI_RXRAM29__ALL_L 31
#define MSPI_RXRAM29__ALL_R 0
#define MSPI_RXRAM29_DATAMASK 0xFFFFFFFF
#define MSPI_RXRAM29_RESETVALUE 0x0
#define MSPI_RXRAM30_ADDR 0x45110338
#define MSPI_RXRAM30_BASE 0x338
#define MSPI_RXRAM30_OFFSET 0x0338
#define MSPI_RXRAM30__RXRAM_L 7
#define MSPI_RXRAM30__RXRAM_R 0
#define MSPI_RXRAM30__RXRAM_WIDTH 8
#define MSPI_RXRAM30__RXRAM_RESETVALUE 0x00
#define MSPI_RXRAM30_WIDTH 32
#define MSPI_RXRAM30__WIDTH 32
#define MSPI_RXRAM30_ALL_L 31
#define MSPI_RXRAM30_ALL_R 0
#define MSPI_RXRAM30__ALL_L 31
#define MSPI_RXRAM30__ALL_R 0
#define MSPI_RXRAM30_DATAMASK 0xFFFFFFFF
#define MSPI_RXRAM30_RESETVALUE 0x0
#define MSPI_RXRAM31_ADDR 0x4511033C
#define MSPI_RXRAM31_BASE 0x33C
#define MSPI_RXRAM31_OFFSET 0x033C
#define MSPI_RXRAM31__RXRAM_L 7
#define MSPI_RXRAM31__RXRAM_R 0
#define MSPI_RXRAM31__RXRAM_WIDTH 8
#define MSPI_RXRAM31__RXRAM_RESETVALUE 0x00
#define MSPI_RXRAM31_WIDTH 32
#define MSPI_RXRAM31__WIDTH 32
#define MSPI_RXRAM31_ALL_L 31
#define MSPI_RXRAM31_ALL_R 0
#define MSPI_RXRAM31__ALL_L 31
#define MSPI_RXRAM31__ALL_R 0
#define MSPI_RXRAM31_DATAMASK 0xFFFFFFFF
#define MSPI_RXRAM31_RESETVALUE 0x0
#define MSPI_CDRAM00_ADDR 0x45110340
#define MSPI_CDRAM00_BASE 0x340
#define MSPI_CDRAM00_OFFSET 0x0340
#define MSPI_CDRAM00__CDRAM_L 10
#define MSPI_CDRAM00__CDRAM_R 0
#define MSPI_CDRAM00__CDRAM_WIDTH 11
#define MSPI_CDRAM00__CDRAM_RESETVALUE 0xF
#define MSPI_CDRAM00_WIDTH 32
#define MSPI_CDRAM00__WIDTH 32
#define MSPI_CDRAM00_ALL_L 31
#define MSPI_CDRAM00_ALL_R 0
#define MSPI_CDRAM00__ALL_L 31
#define MSPI_CDRAM00__ALL_R 0
#define MSPI_CDRAM00_DATAMASK 0xFFFFFFFF
#define MSPI_CDRAM00_RESETVALUE 0xF
#define MSPI_CDRAM01_ADDR 0x45110344
#define MSPI_CDRAM01_BASE 0x344
#define MSPI_CDRAM01_OFFSET 0x0344
#define MSPI_CDRAM01__CDRAM_L 10
#define MSPI_CDRAM01__CDRAM_R 0
#define MSPI_CDRAM01__CDRAM_WIDTH 11
#define MSPI_CDRAM01__CDRAM_RESETVALUE 0xF
#define MSPI_CDRAM01_WIDTH 32
#define MSPI_CDRAM01__WIDTH 32
#define MSPI_CDRAM01_ALL_L 31
#define MSPI_CDRAM01_ALL_R 0
#define MSPI_CDRAM01__ALL_L 31
#define MSPI_CDRAM01__ALL_R 0
#define MSPI_CDRAM01_DATAMASK 0xFFFFFFFF
#define MSPI_CDRAM01_RESETVALUE 0xF
#define MSPI_CDRAM02_ADDR 0x45110348
#define MSPI_CDRAM02_BASE 0x348
#define MSPI_CDRAM02_OFFSET 0x0348
#define MSPI_CDRAM02__CDRAM_L 10
#define MSPI_CDRAM02__CDRAM_R 0
#define MSPI_CDRAM02__CDRAM_WIDTH 11
#define MSPI_CDRAM02__CDRAM_RESETVALUE 0xF
#define MSPI_CDRAM02_WIDTH 32
#define MSPI_CDRAM02__WIDTH 32
#define MSPI_CDRAM02_ALL_L 31
#define MSPI_CDRAM02_ALL_R 0
#define MSPI_CDRAM02__ALL_L 31
#define MSPI_CDRAM02__ALL_R 0
#define MSPI_CDRAM02_DATAMASK 0xFFFFFFFF
#define MSPI_CDRAM02_RESETVALUE 0xF
#define MSPI_CDRAM03_ADDR 0x4511034C
#define MSPI_CDRAM03_BASE 0x34C
#define MSPI_CDRAM03_OFFSET 0x034C
#define MSPI_CDRAM03__CDRAM_L 10
#define MSPI_CDRAM03__CDRAM_R 0
#define MSPI_CDRAM03__CDRAM_WIDTH 11
#define MSPI_CDRAM03__CDRAM_RESETVALUE 0xF
#define MSPI_CDRAM03_WIDTH 32
#define MSPI_CDRAM03__WIDTH 32
#define MSPI_CDRAM03_ALL_L 31
#define MSPI_CDRAM03_ALL_R 0
#define MSPI_CDRAM03__ALL_L 31
#define MSPI_CDRAM03__ALL_R 0
#define MSPI_CDRAM03_DATAMASK 0xFFFFFFFF
#define MSPI_CDRAM03_RESETVALUE 0xF
#define MSPI_CDRAM04_ADDR 0x45110350
#define MSPI_CDRAM04_BASE 0x350
#define MSPI_CDRAM04_OFFSET 0x0350
#define MSPI_CDRAM04__CDRAM_L 10
#define MSPI_CDRAM04__CDRAM_R 0
#define MSPI_CDRAM04__CDRAM_WIDTH 11
#define MSPI_CDRAM04__CDRAM_RESETVALUE 0xF
#define MSPI_CDRAM04_WIDTH 32
#define MSPI_CDRAM04__WIDTH 32
#define MSPI_CDRAM04_ALL_L 31
#define MSPI_CDRAM04_ALL_R 0
#define MSPI_CDRAM04__ALL_L 31
#define MSPI_CDRAM04__ALL_R 0
#define MSPI_CDRAM04_DATAMASK 0xFFFFFFFF
#define MSPI_CDRAM04_RESETVALUE 0xF
#define MSPI_CDRAM05_ADDR 0x45110354
#define MSPI_CDRAM05_BASE 0x354
#define MSPI_CDRAM05_OFFSET 0x0354
#define MSPI_CDRAM05__CDRAM_L 10
#define MSPI_CDRAM05__CDRAM_R 0
#define MSPI_CDRAM05__CDRAM_WIDTH 11
#define MSPI_CDRAM05__CDRAM_RESETVALUE 0xF
#define MSPI_CDRAM05_WIDTH 32
#define MSPI_CDRAM05__WIDTH 32
#define MSPI_CDRAM05_ALL_L 31
#define MSPI_CDRAM05_ALL_R 0
#define MSPI_CDRAM05__ALL_L 31
#define MSPI_CDRAM05__ALL_R 0
#define MSPI_CDRAM05_DATAMASK 0xFFFFFFFF
#define MSPI_CDRAM05_RESETVALUE 0xF
#define MSPI_CDRAM06_ADDR 0x45110358
#define MSPI_CDRAM06_BASE 0x358
#define MSPI_CDRAM06_OFFSET 0x0358
#define MSPI_CDRAM06__CDRAM_L 10
#define MSPI_CDRAM06__CDRAM_R 0
#define MSPI_CDRAM06__CDRAM_WIDTH 11
#define MSPI_CDRAM06__CDRAM_RESETVALUE 0xF
#define MSPI_CDRAM06_WIDTH 32
#define MSPI_CDRAM06__WIDTH 32
#define MSPI_CDRAM06_ALL_L 31
#define MSPI_CDRAM06_ALL_R 0
#define MSPI_CDRAM06__ALL_L 31
#define MSPI_CDRAM06__ALL_R 0
#define MSPI_CDRAM06_DATAMASK 0xFFFFFFFF
#define MSPI_CDRAM06_RESETVALUE 0xF
#define MSPI_CDRAM07_ADDR 0x4511035C
#define MSPI_CDRAM07_BASE 0x35C
#define MSPI_CDRAM07_OFFSET 0x035C
#define MSPI_CDRAM07__CDRAM_L 10
#define MSPI_CDRAM07__CDRAM_R 0
#define MSPI_CDRAM07__CDRAM_WIDTH 11
#define MSPI_CDRAM07__CDRAM_RESETVALUE 0xF
#define MSPI_CDRAM07_WIDTH 32
#define MSPI_CDRAM07__WIDTH 32
#define MSPI_CDRAM07_ALL_L 31
#define MSPI_CDRAM07_ALL_R 0
#define MSPI_CDRAM07__ALL_L 31
#define MSPI_CDRAM07__ALL_R 0
#define MSPI_CDRAM07_DATAMASK 0xFFFFFFFF
#define MSPI_CDRAM07_RESETVALUE 0xF
#define MSPI_CDRAM08_ADDR 0x45110360
#define MSPI_CDRAM08_BASE 0x360
#define MSPI_CDRAM08_OFFSET 0x0360
#define MSPI_CDRAM08__CDRAM_L 10
#define MSPI_CDRAM08__CDRAM_R 0
#define MSPI_CDRAM08__CDRAM_WIDTH 11
#define MSPI_CDRAM08__CDRAM_RESETVALUE 0xF
#define MSPI_CDRAM08_WIDTH 32
#define MSPI_CDRAM08__WIDTH 32
#define MSPI_CDRAM08_ALL_L 31
#define MSPI_CDRAM08_ALL_R 0
#define MSPI_CDRAM08__ALL_L 31
#define MSPI_CDRAM08__ALL_R 0
#define MSPI_CDRAM08_DATAMASK 0xFFFFFFFF
#define MSPI_CDRAM08_RESETVALUE 0xF
#define MSPI_CDRAM09_ADDR 0x45110364
#define MSPI_CDRAM09_BASE 0x364
#define MSPI_CDRAM09_OFFSET 0x0364
#define MSPI_CDRAM09__CDRAM_L 10
#define MSPI_CDRAM09__CDRAM_R 0
#define MSPI_CDRAM09__CDRAM_WIDTH 11
#define MSPI_CDRAM09__CDRAM_RESETVALUE 0xF
#define MSPI_CDRAM09_WIDTH 32
#define MSPI_CDRAM09__WIDTH 32
#define MSPI_CDRAM09_ALL_L 31
#define MSPI_CDRAM09_ALL_R 0
#define MSPI_CDRAM09__ALL_L 31
#define MSPI_CDRAM09__ALL_R 0
#define MSPI_CDRAM09_DATAMASK 0xFFFFFFFF
#define MSPI_CDRAM09_RESETVALUE 0xF
#define MSPI_CDRAM10_ADDR 0x45110368
#define MSPI_CDRAM10_BASE 0x368
#define MSPI_CDRAM10_OFFSET 0x0368
#define MSPI_CDRAM10__CDRAM_L 10
#define MSPI_CDRAM10__CDRAM_R 0
#define MSPI_CDRAM10__CDRAM_WIDTH 11
#define MSPI_CDRAM10__CDRAM_RESETVALUE 0xF
#define MSPI_CDRAM10_WIDTH 32
#define MSPI_CDRAM10__WIDTH 32
#define MSPI_CDRAM10_ALL_L 31
#define MSPI_CDRAM10_ALL_R 0
#define MSPI_CDRAM10__ALL_L 31
#define MSPI_CDRAM10__ALL_R 0
#define MSPI_CDRAM10_DATAMASK 0xFFFFFFFF
#define MSPI_CDRAM10_RESETVALUE 0xF
#define MSPI_CDRAM11_ADDR 0x4511036C
#define MSPI_CDRAM11_BASE 0x36C
#define MSPI_CDRAM11_OFFSET 0x036C
#define MSPI_CDRAM11__CDRAM_L 10
#define MSPI_CDRAM11__CDRAM_R 0
#define MSPI_CDRAM11__CDRAM_WIDTH 11
#define MSPI_CDRAM11__CDRAM_RESETVALUE 0xF
#define MSPI_CDRAM11_WIDTH 32
#define MSPI_CDRAM11__WIDTH 32
#define MSPI_CDRAM11_ALL_L 31
#define MSPI_CDRAM11_ALL_R 0
#define MSPI_CDRAM11__ALL_L 31
#define MSPI_CDRAM11__ALL_R 0
#define MSPI_CDRAM11_DATAMASK 0xFFFFFFFF
#define MSPI_CDRAM11_RESETVALUE 0xF
#define MSPI_CDRAM12_ADDR 0x45110370
#define MSPI_CDRAM12_BASE 0x370
#define MSPI_CDRAM12_OFFSET 0x0370
#define MSPI_CDRAM12__CDRAM_L 10
#define MSPI_CDRAM12__CDRAM_R 0
#define MSPI_CDRAM12__CDRAM_WIDTH 11
#define MSPI_CDRAM12__CDRAM_RESETVALUE 0xF
#define MSPI_CDRAM12_WIDTH 32
#define MSPI_CDRAM12__WIDTH 32
#define MSPI_CDRAM12_ALL_L 31
#define MSPI_CDRAM12_ALL_R 0
#define MSPI_CDRAM12__ALL_L 31
#define MSPI_CDRAM12__ALL_R 0
#define MSPI_CDRAM12_DATAMASK 0xFFFFFFFF
#define MSPI_CDRAM12_RESETVALUE 0xF
#define MSPI_CDRAM13_ADDR 0x45110374
#define MSPI_CDRAM13_BASE 0x374
#define MSPI_CDRAM13_OFFSET 0x0374
#define MSPI_CDRAM13__CDRAM_L 10
#define MSPI_CDRAM13__CDRAM_R 0
#define MSPI_CDRAM13__CDRAM_WIDTH 11
#define MSPI_CDRAM13__CDRAM_RESETVALUE 0xF
#define MSPI_CDRAM13_WIDTH 32
#define MSPI_CDRAM13__WIDTH 32
#define MSPI_CDRAM13_ALL_L 31
#define MSPI_CDRAM13_ALL_R 0
#define MSPI_CDRAM13__ALL_L 31
#define MSPI_CDRAM13__ALL_R 0
#define MSPI_CDRAM13_DATAMASK 0xFFFFFFFF
#define MSPI_CDRAM13_RESETVALUE 0xF
#define MSPI_CDRAM14_ADDR 0x45110378
#define MSPI_CDRAM14_BASE 0x378
#define MSPI_CDRAM14_OFFSET 0x0378
#define MSPI_CDRAM14__CDRAM_L 10
#define MSPI_CDRAM14__CDRAM_R 0
#define MSPI_CDRAM14__CDRAM_WIDTH 11
#define MSPI_CDRAM14__CDRAM_RESETVALUE 0xF
#define MSPI_CDRAM14_WIDTH 32
#define MSPI_CDRAM14__WIDTH 32
#define MSPI_CDRAM14_ALL_L 31
#define MSPI_CDRAM14_ALL_R 0
#define MSPI_CDRAM14__ALL_L 31
#define MSPI_CDRAM14__ALL_R 0
#define MSPI_CDRAM14_DATAMASK 0xFFFFFFFF
#define MSPI_CDRAM14_RESETVALUE 0xF
#define MSPI_WRITE_LOCK_ADDR 0x45110380
#define MSPI_WRITE_LOCK_BASE 0x380
#define MSPI_WRITE_LOCK_OFFSET 0x0380
#define MSPI_WRITE_LOCK__WRITELOCK_L 0
#define MSPI_WRITE_LOCK__WRITELOCK_R 0
#define MSPI_WRITE_LOCK__WRITELOCK 0
#define MSPI_WRITE_LOCK__WRITELOCK_WIDTH 1
#define MSPI_WRITE_LOCK__WRITELOCK_RESETVALUE 0x0
#define MSPI_WRITE_LOCK_WIDTH 32
#define MSPI_WRITE_LOCK__WIDTH 32
#define MSPI_WRITE_LOCK_ALL_L 31
#define MSPI_WRITE_LOCK_ALL_R 0
#define MSPI_WRITE_LOCK__ALL_L 31
#define MSPI_WRITE_LOCK__ALL_R 0
#define MSPI_WRITE_LOCK_DATAMASK 0xFFFFFFFF
#define MSPI_WRITE_LOCK_RESETVALUE 0x0
#define MSPI_DISABLE_FLUSH_GEN_ADDR 0x45110384
#define MSPI_DISABLE_FLUSH_GEN_BASE 0x384
#define MSPI_DISABLE_FLUSH_GEN_OFFSET 0x0384
#define MSPI_DISABLE_FLUSH_GEN__DISABLEFLUSHGEN_L 0
#define MSPI_DISABLE_FLUSH_GEN__DISABLEFLUSHGEN_R 0
#define MSPI_DISABLE_FLUSH_GEN__DISABLEFLUSHGEN 0
#define MSPI_DISABLE_FLUSH_GEN__DISABLEFLUSHGEN_WIDTH 1
#define MSPI_DISABLE_FLUSH_GEN__DISABLEFLUSHGEN_RESETVALUE 0x0
#define MSPI_DISABLE_FLUSH_GEN_WIDTH 32
#define MSPI_DISABLE_FLUSH_GEN__WIDTH 32
#define MSPI_DISABLE_FLUSH_GEN_ALL_L 31
#define MSPI_DISABLE_FLUSH_GEN_ALL_R 0
#define MSPI_DISABLE_FLUSH_GEN__ALL_L 31
#define MSPI_DISABLE_FLUSH_GEN__ALL_R 0
#define MSPI_DISABLE_FLUSH_GEN_DATAMASK 0xFFFFFFFF
#define MSPI_DISABLE_FLUSH_GEN_RESETVALUE 0x0
#define RAF_INTERRUPT_LR_FULLNESS_REACHED_ADDR 0x451103A0
#define RAF_INTERRUPT_LR_FULLNESS_REACHED_BASE 0x3A0
#define RAF_INTERRUPT_LR_FULLNESS_REACHED_OFFSET 0x03A0
#define RAF_INTERRUPT_LR_FULLNESS_REACHED__SPI_LR_FULLNESS_REACHED_L 0
#define RAF_INTERRUPT_LR_FULLNESS_REACHED__SPI_LR_FULLNESS_REACHED_R 0
#define RAF_INTERRUPT_LR_FULLNESS_REACHED__SPI_LR_FULLNESS_REACHED 0
#define RAF_INTERRUPT_LR_FULLNESS_REACHED__SPI_LR_FULLNESS_REACHED_WIDTH 1
#define RAF_INTERRUPT_LR_FULLNESS_REACHED__SPI_LR_FULLNESS_REACHED_RESETVALUE 0x0
#define RAF_INTERRUPT_LR_FULLNESS_REACHED_WIDTH 1
#define RAF_INTERRUPT_LR_FULLNESS_REACHED__WIDTH 1
#define RAF_INTERRUPT_LR_FULLNESS_REACHED_ALL_L 0
#define RAF_INTERRUPT_LR_FULLNESS_REACHED_ALL_R 0
#define RAF_INTERRUPT_LR_FULLNESS_REACHED__ALL_L 0
#define RAF_INTERRUPT_LR_FULLNESS_REACHED__ALL_R 0
#define RAF_INTERRUPT_LR_FULLNESS_REACHED_DATAMASK 0x00000001
#define RAF_INTERRUPT_LR_FULLNESS_REACHED_RESETVALUE 0x0
#define RAF_INTERRUPT_LR_TRUNCATED_ADDR 0x451103A4
#define RAF_INTERRUPT_LR_TRUNCATED_BASE 0x3A4
#define RAF_INTERRUPT_LR_TRUNCATED_OFFSET 0x03A4
#define RAF_INTERRUPT_LR_TRUNCATED__SPI_LR_TRUNCATED_L 0
#define RAF_INTERRUPT_LR_TRUNCATED__SPI_LR_TRUNCATED_R 0
#define RAF_INTERRUPT_LR_TRUNCATED__SPI_LR_TRUNCATED 0
#define RAF_INTERRUPT_LR_TRUNCATED__SPI_LR_TRUNCATED_WIDTH 1
#define RAF_INTERRUPT_LR_TRUNCATED__SPI_LR_TRUNCATED_RESETVALUE 0x0
#define RAF_INTERRUPT_LR_TRUNCATED_WIDTH 1
#define RAF_INTERRUPT_LR_TRUNCATED__WIDTH 1
#define RAF_INTERRUPT_LR_TRUNCATED_ALL_L 0
#define RAF_INTERRUPT_LR_TRUNCATED_ALL_R 0
#define RAF_INTERRUPT_LR_TRUNCATED__ALL_L 0
#define RAF_INTERRUPT_LR_TRUNCATED__ALL_R 0
#define RAF_INTERRUPT_LR_TRUNCATED_DATAMASK 0x00000001
#define RAF_INTERRUPT_LR_TRUNCATED_RESETVALUE 0x0
#define RAF_INTERRUPT_LR_IMPATIENT_ADDR 0x451103A8
#define RAF_INTERRUPT_LR_IMPATIENT_BASE 0x3A8
#define RAF_INTERRUPT_LR_IMPATIENT_OFFSET 0x03A8
#define RAF_INTERRUPT_LR_IMPATIENT__SPI_LR_IMPATIENT_L 0
#define RAF_INTERRUPT_LR_IMPATIENT__SPI_LR_IMPATIENT_R 0
#define RAF_INTERRUPT_LR_IMPATIENT__SPI_LR_IMPATIENT 0
#define RAF_INTERRUPT_LR_IMPATIENT__SPI_LR_IMPATIENT_WIDTH 1
#define RAF_INTERRUPT_LR_IMPATIENT__SPI_LR_IMPATIENT_RESETVALUE 0x0
#define RAF_INTERRUPT_LR_IMPATIENT_WIDTH 1
#define RAF_INTERRUPT_LR_IMPATIENT__WIDTH 1
#define RAF_INTERRUPT_LR_IMPATIENT_ALL_L 0
#define RAF_INTERRUPT_LR_IMPATIENT_ALL_R 0
#define RAF_INTERRUPT_LR_IMPATIENT__ALL_L 0
#define RAF_INTERRUPT_LR_IMPATIENT__ALL_R 0
#define RAF_INTERRUPT_LR_IMPATIENT_DATAMASK 0x00000001
#define RAF_INTERRUPT_LR_IMPATIENT_RESETVALUE 0x0
#define RAF_INTERRUPT_LR_SESSION_DONE_ADDR 0x451103AC
#define RAF_INTERRUPT_LR_SESSION_DONE_BASE 0x3AC
#define RAF_INTERRUPT_LR_SESSION_DONE_OFFSET 0x03AC
#define RAF_INTERRUPT_LR_SESSION_DONE__SPI_LR_SESSION_DONE_L 0
#define RAF_INTERRUPT_LR_SESSION_DONE__SPI_LR_SESSION_DONE_R 0
#define RAF_INTERRUPT_LR_SESSION_DONE__SPI_LR_SESSION_DONE 0
#define RAF_INTERRUPT_LR_SESSION_DONE__SPI_LR_SESSION_DONE_WIDTH 1
#define RAF_INTERRUPT_LR_SESSION_DONE__SPI_LR_SESSION_DONE_RESETVALUE 0x0
#define RAF_INTERRUPT_LR_SESSION_DONE_WIDTH 1
#define RAF_INTERRUPT_LR_SESSION_DONE__WIDTH 1
#define RAF_INTERRUPT_LR_SESSION_DONE_ALL_L 0
#define RAF_INTERRUPT_LR_SESSION_DONE_ALL_R 0
#define RAF_INTERRUPT_LR_SESSION_DONE__ALL_L 0
#define RAF_INTERRUPT_LR_SESSION_DONE__ALL_R 0
#define RAF_INTERRUPT_LR_SESSION_DONE_DATAMASK 0x00000001
#define RAF_INTERRUPT_LR_SESSION_DONE_RESETVALUE 0x0
#define RAF_INTERRUPT_LR_OVERREAD_ADDR 0x451103B0
#define RAF_INTERRUPT_LR_OVERREAD_BASE 0x3B0
#define RAF_INTERRUPT_LR_OVERREAD_OFFSET 0x03B0
#define RAF_INTERRUPT_LR_OVERREAD__SPI_LR_OVERREAD_L 0
#define RAF_INTERRUPT_LR_OVERREAD__SPI_LR_OVERREAD_R 0
#define RAF_INTERRUPT_LR_OVERREAD__SPI_LR_OVERREAD 0
#define RAF_INTERRUPT_LR_OVERREAD__SPI_LR_OVERREAD_WIDTH 1
#define RAF_INTERRUPT_LR_OVERREAD__SPI_LR_OVERREAD_RESETVALUE 0x0
#define RAF_INTERRUPT_LR_OVERREAD_WIDTH 1
#define RAF_INTERRUPT_LR_OVERREAD__WIDTH 1
#define RAF_INTERRUPT_LR_OVERREAD_ALL_L 0
#define RAF_INTERRUPT_LR_OVERREAD_ALL_R 0
#define RAF_INTERRUPT_LR_OVERREAD__ALL_L 0
#define RAF_INTERRUPT_LR_OVERREAD__ALL_R 0
#define RAF_INTERRUPT_LR_OVERREAD_DATAMASK 0x00000001
#define RAF_INTERRUPT_LR_OVERREAD_RESETVALUE 0x0
#define MSPI_INTERRUPT_MSPI_DONE_ADDR 0x451103B4
#define MSPI_INTERRUPT_MSPI_DONE_BASE 0x3B4
#define MSPI_INTERRUPT_MSPI_DONE_OFFSET 0x03B4
#define MSPI_INTERRUPT_MSPI_DONE__MSPI_DONE_L 0
#define MSPI_INTERRUPT_MSPI_DONE__MSPI_DONE_R 0
#define MSPI_INTERRUPT_MSPI_DONE__MSPI_DONE 0
#define MSPI_INTERRUPT_MSPI_DONE__MSPI_DONE_WIDTH 1
#define MSPI_INTERRUPT_MSPI_DONE__MSPI_DONE_RESETVALUE 0x0
#define MSPI_INTERRUPT_MSPI_DONE_WIDTH 1
#define MSPI_INTERRUPT_MSPI_DONE__WIDTH 1
#define MSPI_INTERRUPT_MSPI_DONE_ALL_L 0
#define MSPI_INTERRUPT_MSPI_DONE_ALL_R 0
#define MSPI_INTERRUPT_MSPI_DONE__ALL_L 0
#define MSPI_INTERRUPT_MSPI_DONE__ALL_R 0
#define MSPI_INTERRUPT_MSPI_DONE_DATAMASK 0x00000001
#define MSPI_INTERRUPT_MSPI_DONE_RESETVALUE 0x0
#define MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONE_ADDR 0x451103B8
#define MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONE_BASE 0x3B8
#define MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONE_OFFSET 0x03B8
#define MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONE__MSPI_HALT_SET_TRANSACTION_DONE_L 0
#define MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONE__MSPI_HALT_SET_TRANSACTION_DONE_R 0
#define MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONE__MSPI_HALT_SET_TRANSACTION_DONE 0
#define MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONE__MSPI_HALT_SET_TRANSACTION_DONE_WIDTH 1
#define MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONE__MSPI_HALT_SET_TRANSACTION_DONE_RESETVALUE 0x0
#define MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONE_WIDTH 1
#define MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONE__WIDTH 1
#define MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONE_ALL_L 0
#define MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONE_ALL_R 0
#define MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONE__ALL_L 0
#define MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONE__ALL_R 0
#define MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONE_DATAMASK 0x00000001
#define MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONE_RESETVALUE 0x0
#define WSPI_INTERRUPT_WSPI_DONE_ADDR 0x451103BC
#define WSPI_INTERRUPT_WSPI_DONE_BASE 0x3BC
#define WSPI_INTERRUPT_WSPI_DONE_OFFSET 0x03BC
#define WSPI_INTERRUPT_WSPI_DONE__WSPI_ERROR_L 1
#define WSPI_INTERRUPT_WSPI_DONE__WSPI_ERROR_R 1
#define WSPI_INTERRUPT_WSPI_DONE__WSPI_ERROR 1
#define WSPI_INTERRUPT_WSPI_DONE__WSPI_ERROR_WIDTH 1
#define WSPI_INTERRUPT_WSPI_DONE__WSPI_ERROR_RESETVALUE 0x0
#define WSPI_INTERRUPT_WSPI_DONE__WSPI_DONE_L 0
#define WSPI_INTERRUPT_WSPI_DONE__WSPI_DONE_R 0
#define WSPI_INTERRUPT_WSPI_DONE__WSPI_DONE 0
#define WSPI_INTERRUPT_WSPI_DONE__WSPI_DONE_WIDTH 1
#define WSPI_INTERRUPT_WSPI_DONE__WSPI_DONE_RESETVALUE 0x0
#define WSPI_INTERRUPT_WSPI_DONE_WIDTH 2
#define WSPI_INTERRUPT_WSPI_DONE__WIDTH 2
#define WSPI_INTERRUPT_WSPI_DONE_ALL_L 1
#define WSPI_INTERRUPT_WSPI_DONE_ALL_R 0
#define WSPI_INTERRUPT_WSPI_DONE__ALL_L 1
#define WSPI_INTERRUPT_WSPI_DONE__ALL_R 0
#define WSPI_INTERRUPT_WSPI_DONE_DATAMASK 0x00000003
#define WSPI_INTERRUPT_WSPI_DONE_RESETVALUE 0x0
#define WSPI_DSCLK_CSPW_SPBR_ADDR 0x45110400
#define WSPI_DSCLK_CSPW_SPBR_BASE 0x400
#define WSPI_DSCLK_CSPW_SPBR__DSCLK_L 23
#define WSPI_DSCLK_CSPW_SPBR__DSCLK_R 16
#define WSPI_DSCLK_CSPW_SPBR__DSCLK_WIDTH 8
#define WSPI_DSCLK_CSPW_SPBR__DSCLK_RESETVALUE 0x04
#define WSPI_DSCLK_CSPW_SPBR__CSPW_L 15
#define WSPI_DSCLK_CSPW_SPBR__CSPW_R 8
#define WSPI_DSCLK_CSPW_SPBR__CSPW_WIDTH 8
#define WSPI_DSCLK_CSPW_SPBR__CSPW_RESETVALUE 0x19
#define WSPI_DSCLK_CSPW_SPBR__SPBR_L 7
#define WSPI_DSCLK_CSPW_SPBR__SPBR_R 0
#define WSPI_DSCLK_CSPW_SPBR__SPBR_WIDTH 8
#define WSPI_DSCLK_CSPW_SPBR__SPBR_RESETVALUE 0x02
#define WSPI_DSCLK_CSPW_SPBR_WIDTH 24
#define WSPI_DSCLK_CSPW_SPBR__WIDTH 24
#define WSPI_DSCLK_CSPW_SPBR_ALL_L 23
#define WSPI_DSCLK_CSPW_SPBR_ALL_R 0
#define WSPI_DSCLK_CSPW_SPBR__ALL_L 23
#define WSPI_DSCLK_CSPW_SPBR__ALL_R 0
#define WSPI_DSCLK_CSPW_SPBR_DATAMASK 0x00FFFFFF
#define WSPI_DSCLK_CSPW_SPBR_RESETVALUE 0x41902
#define WSPI_CPOL_CPHA_ADDR 0x45110404
#define WSPI_CPOL_CPHA_BASE 0x404
#define WSPI_CPOL_CPHA__CPOL_L 1
#define WSPI_CPOL_CPHA__CPOL_R 1
#define WSPI_CPOL_CPHA__CPOL 1
#define WSPI_CPOL_CPHA__CPOL_WIDTH 1
#define WSPI_CPOL_CPHA__CPOL_RESETVALUE 0x0
#define WSPI_CPOL_CPHA__CPHA_L 0
#define WSPI_CPOL_CPHA__CPHA_R 0
#define WSPI_CPOL_CPHA__CPHA 0
#define WSPI_CPOL_CPHA__CPHA_WIDTH 1
#define WSPI_CPOL_CPHA__CPHA_RESETVALUE 0x0
#define WSPI_CPOL_CPHA_WIDTH 2
#define WSPI_CPOL_CPHA__WIDTH 2
#define WSPI_CPOL_CPHA_ALL_L 1
#define WSPI_CPOL_CPHA_ALL_R 0
#define WSPI_CPOL_CPHA__ALL_L 1
#define WSPI_CPOL_CPHA__ALL_R 0
#define WSPI_CPOL_CPHA_DATAMASK 0x00000003
#define WSPI_CPOL_CPHA_RESETVALUE 0x0
#define WSPI_HALTA_ADDR 0x45110408
#define WSPI_HALTA_BASE 0x408
#define WSPI_HALTA__HALTA_L 0
#define WSPI_HALTA__HALTA_R 0
#define WSPI_HALTA__HALTA 0
#define WSPI_HALTA__HALTA_WIDTH 1
#define WSPI_HALTA__HALTA_RESETVALUE 0x0
#define WSPI_HALTA_WIDTH 1
#define WSPI_HALTA__WIDTH 1
#define WSPI_HALTA_ALL_L 0
#define WSPI_HALTA_ALL_R 0
#define WSPI_HALTA__ALL_L 0
#define WSPI_HALTA__ALL_R 0
#define WSPI_HALTA_DATAMASK 0x00000001
#define WSPI_HALTA_RESETVALUE 0x0
#define WSPI_HALT_WSPIF_ADDR 0x4511040C
#define WSPI_HALT_WSPIF_BASE 0x40C
#define WSPI_HALT_WSPIF__HALT_L 1
#define WSPI_HALT_WSPIF__HALT_R 1
#define WSPI_HALT_WSPIF__HALT 1
#define WSPI_HALT_WSPIF__HALT_WIDTH 1
#define WSPI_HALT_WSPIF__HALT_RESETVALUE 0x0
#define WSPI_HALT_WSPIF__WSPIF_L 0
#define WSPI_HALT_WSPIF__WSPIF_R 0
#define WSPI_HALT_WSPIF__WSPIF 0
#define WSPI_HALT_WSPIF__WSPIF_WIDTH 1
#define WSPI_HALT_WSPIF__WSPIF_RESETVALUE 0x0
#define WSPI_HALT_WSPIF_WIDTH 2
#define WSPI_HALT_WSPIF__WIDTH 2
#define WSPI_HALT_WSPIF_ALL_L 1
#define WSPI_HALT_WSPIF_ALL_R 0
#define WSPI_HALT_WSPIF__ALL_L 1
#define WSPI_HALT_WSPIF__ALL_R 0
#define WSPI_HALT_WSPIF_DATAMASK 0x00000003
#define WSPI_HALT_WSPIF_RESETVALUE 0x0
#define WSPI_CONFIG_ADDR 0x45110410
#define WSPI_CONFIG_BASE 0x410
#define WSPI_CONFIG__EARLY_BRESP_EN_L 24
#define WSPI_CONFIG__EARLY_BRESP_EN_R 24
#define WSPI_CONFIG__EARLY_BRESP_EN 24
#define WSPI_CONFIG__EARLY_BRESP_EN_WIDTH 1
#define WSPI_CONFIG__EARLY_BRESP_EN_RESETVALUE 0x0
#define WSPI_CONFIG__WRITE_ENABLE_SEL_L 23
#define WSPI_CONFIG__WRITE_ENABLE_SEL_R 20
#define WSPI_CONFIG__WRITE_ENABLE_SEL_WIDTH 4
#define WSPI_CONFIG__WRITE_ENABLE_SEL_RESETVALUE 0x0
#define WSPI_CONFIG__WRITE_IN_PRO_SEL_L 19
#define WSPI_CONFIG__WRITE_IN_PRO_SEL_R 16
#define WSPI_CONFIG__WRITE_IN_PRO_SEL_WIDTH 4
#define WSPI_CONFIG__WRITE_IN_PRO_SEL_RESETVALUE 0x0
#define WSPI_CONFIG__WREN_POL_L 7
#define WSPI_CONFIG__WREN_POL_R 7
#define WSPI_CONFIG__WREN_POL 7
#define WSPI_CONFIG__WREN_POL_WIDTH 1
#define WSPI_CONFIG__WREN_POL_RESETVALUE 0x0
#define WSPI_CONFIG__WIP_POL_L 6
#define WSPI_CONFIG__WIP_POL_R 6
#define WSPI_CONFIG__WIP_POL 6
#define WSPI_CONFIG__WIP_POL_WIDTH 1
#define WSPI_CONFIG__WIP_POL_RESETVALUE 0x0
#define WSPI_CONFIG__WSRD_L 5
#define WSPI_CONFIG__WSRD_R 5
#define WSPI_CONFIG__WSRD 5
#define WSPI_CONFIG__WSRD_WIDTH 1
#define WSPI_CONFIG__WSRD_RESETVALUE 0x0
#define WSPI_CONFIG__B4AE_L 4
#define WSPI_CONFIG__B4AE_R 4
#define WSPI_CONFIG__B4AE 4
#define WSPI_CONFIG__B4AE_WIDTH 1
#define WSPI_CONFIG__B4AE_RESETVALUE 0x0
#define WSPI_CONFIG__B4RE_L 3
#define WSPI_CONFIG__B4RE_R 3
#define WSPI_CONFIG__B4RE 3
#define WSPI_CONFIG__B4RE_WIDTH 1
#define WSPI_CONFIG__B4RE_RESETVALUE 0x0
#define WSPI_CONFIG__AME_L 2
#define WSPI_CONFIG__AME_R 2
#define WSPI_CONFIG__AME 2
#define WSPI_CONFIG__AME_WIDTH 1
#define WSPI_CONFIG__AME_RESETVALUE 0x0
#define WSPI_CONFIG__DUAL_L 1
#define WSPI_CONFIG__DUAL_R 1
#define WSPI_CONFIG__DUAL 1
#define WSPI_CONFIG__DUAL_WIDTH 1
#define WSPI_CONFIG__DUAL_RESETVALUE 0x0
#define WSPI_CONFIG__QUAD_L 0
#define WSPI_CONFIG__QUAD_R 0
#define WSPI_CONFIG__QUAD 0
#define WSPI_CONFIG__QUAD_WIDTH 1
#define WSPI_CONFIG__QUAD_RESETVALUE 0x0
#define WSPI_CONFIG_WIDTH 25
#define WSPI_CONFIG__WIDTH 25
#define WSPI_CONFIG_ALL_L 24
#define WSPI_CONFIG_ALL_R 0
#define WSPI_CONFIG__ALL_L 24
#define WSPI_CONFIG__ALL_R 0
#define WSPI_CONFIG_DATAMASK 0x01FF00FF
#define WSPI_CONFIG_RESETVALUE 0x0
#define WSPI_COMMAND0_ADDR 0x45110414
#define WSPI_COMMAND0_BASE 0x414
#define WSPI_COMMAND0__X4PP_L 31
#define WSPI_COMMAND0__X4PP_R 24
#define WSPI_COMMAND0__X4PP_WIDTH 8
#define WSPI_COMMAND0__X4PP_RESETVALUE 0x38
#define WSPI_COMMAND0__PP_L 23
#define WSPI_COMMAND0__PP_R 16
#define WSPI_COMMAND0__PP_WIDTH 8
#define WSPI_COMMAND0__PP_RESETVALUE 0x02
#define WSPI_COMMAND0__RDSR_L 15
#define WSPI_COMMAND0__RDSR_R 8
#define WSPI_COMMAND0__RDSR_WIDTH 8
#define WSPI_COMMAND0__RDSR_RESETVALUE 0x05
#define WSPI_COMMAND0__WREN_L 7
#define WSPI_COMMAND0__WREN_R 0
#define WSPI_COMMAND0__WREN_WIDTH 8
#define WSPI_COMMAND0__WREN_RESETVALUE 0x06
#define WSPI_COMMAND0_WIDTH 32
#define WSPI_COMMAND0__WIDTH 32
#define WSPI_COMMAND0_ALL_L 31
#define WSPI_COMMAND0_ALL_R 0
#define WSPI_COMMAND0__ALL_L 31
#define WSPI_COMMAND0__ALL_R 0
#define WSPI_COMMAND0_DATAMASK 0xFFFFFFFF
#define WSPI_COMMAND0_RESETVALUE 0x38020506
#define WSPI_COMMAND1_ADDR 0x45110418
#define WSPI_COMMAND1_BASE 0x418
#define WSPI_COMMAND1__EX4B_L 23
#define WSPI_COMMAND1__EX4B_R 16
#define WSPI_COMMAND1__EX4B_WIDTH 8
#define WSPI_COMMAND1__EX4B_RESETVALUE 0xE9
#define WSPI_COMMAND1__EN4B_L 15
#define WSPI_COMMAND1__EN4B_R 8
#define WSPI_COMMAND1__EN4B_WIDTH 8
#define WSPI_COMMAND1__EN4B_RESETVALUE 0xB7
#define WSPI_COMMAND1__X2PP_L 7
#define WSPI_COMMAND1__X2PP_R 0
#define WSPI_COMMAND1__X2PP_WIDTH 8
#define WSPI_COMMAND1__X2PP_RESETVALUE 0x00
#define WSPI_COMMAND1_WIDTH 24
#define WSPI_COMMAND1__WIDTH 24
#define WSPI_COMMAND1_ALL_L 23
#define WSPI_COMMAND1_ALL_R 0
#define WSPI_COMMAND1__ALL_L 23
#define WSPI_COMMAND1__ALL_R 0
#define WSPI_COMMAND1_DATAMASK 0x00FFFFFF
#define WSPI_COMMAND1_RESETVALUE 0xE9B700
#define WSPI_POLL_TIMEOUT_ADDR 0x4511041C
#define WSPI_POLL_TIMEOUT_BASE 0x41C
#define WSPI_POLL_TIMEOUT__DELAY_BETWEEN_POLL_L 31
#define WSPI_POLL_TIMEOUT__DELAY_BETWEEN_POLL_R 16
#define WSPI_POLL_TIMEOUT__DELAY_BETWEEN_POLL_WIDTH 16
#define WSPI_POLL_TIMEOUT__DELAY_BETWEEN_POLL_RESETVALUE 0x0138
#define WSPI_POLL_TIMEOUT__NUMBER_OF_POLLING_L 15
#define WSPI_POLL_TIMEOUT__NUMBER_OF_POLLING_R 0
#define WSPI_POLL_TIMEOUT__NUMBER_OF_POLLING_WIDTH 16
#define WSPI_POLL_TIMEOUT__NUMBER_OF_POLLING_RESETVALUE 0x0033
#define WSPI_POLL_TIMEOUT_WIDTH 32
#define WSPI_POLL_TIMEOUT__WIDTH 32
#define WSPI_POLL_TIMEOUT_ALL_L 31
#define WSPI_POLL_TIMEOUT_ALL_R 0
#define WSPI_POLL_TIMEOUT__ALL_L 31
#define WSPI_POLL_TIMEOUT__ALL_R 0
#define WSPI_POLL_TIMEOUT_DATAMASK 0xFFFFFFFF
#define WSPI_POLL_TIMEOUT_RESETVALUE 0x1380033
#define WSPI_FOURTH_ADDR_BYTE_ADDR 0x45110420
#define WSPI_FOURTH_ADDR_BYTE_BASE 0x420
#define WSPI_FOURTH_ADDR_BYTE__FOURTH_ADDR_BYTE_L 7
#define WSPI_FOURTH_ADDR_BYTE__FOURTH_ADDR_BYTE_R 0
#define WSPI_FOURTH_ADDR_BYTE__FOURTH_ADDR_BYTE_WIDTH 8
#define WSPI_FOURTH_ADDR_BYTE__FOURTH_ADDR_BYTE_RESETVALUE 0x00
#define WSPI_FOURTH_ADDR_BYTE_WIDTH 8
#define WSPI_FOURTH_ADDR_BYTE__WIDTH 8
#define WSPI_FOURTH_ADDR_BYTE_ALL_L 7
#define WSPI_FOURTH_ADDR_BYTE_ALL_R 0
#define WSPI_FOURTH_ADDR_BYTE__ALL_L 7
#define WSPI_FOURTH_ADDR_BYTE__ALL_R 0
#define WSPI_FOURTH_ADDR_BYTE_DATAMASK 0x000000FF
#define WSPI_FOURTH_ADDR_BYTE_RESETVALUE 0x0
#define WSPI_STATUS_ADDR 0x45110424
#define WSPI_STATUS_BASE 0x424
#define WSPI_STATUS__WSPI_STATUS_L 31
#define WSPI_STATUS__WSPI_STATUS_R 0
#define WSPI_STATUS__WSPI_STATUS_WIDTH 32
#define WSPI_STATUS__WSPI_STATUS_RESETVALUE 0x00052019
#define WSPI_STATUS_WIDTH 32
#define WSPI_STATUS__WIDTH 32
#define WSPI_STATUS_ALL_L 31
#define WSPI_STATUS_ALL_R 0
#define WSPI_STATUS__ALL_L 31
#define WSPI_STATUS__ALL_R 0
#define WSPI_STATUS_DATAMASK 0xFFFFFFFF
#define WSPI_STATUS_RESETVALUE 0x52019
#define WSPI_INTERRUPT_MASK_ADDR 0x45110428
#define WSPI_INTERRUPT_MASK_BASE 0x428
#define WSPI_INTERRUPT_MASK__EVENT_1_M_L 1
#define WSPI_INTERRUPT_MASK__EVENT_1_M_R 1
#define WSPI_INTERRUPT_MASK__EVENT_1_M 1
#define WSPI_INTERRUPT_MASK__EVENT_1_M_WIDTH 1
#define WSPI_INTERRUPT_MASK__EVENT_1_M_RESETVALUE 0x0
#define WSPI_INTERRUPT_MASK__EVENT_0_M_L 0
#define WSPI_INTERRUPT_MASK__EVENT_0_M_R 0
#define WSPI_INTERRUPT_MASK__EVENT_0_M 0
#define WSPI_INTERRUPT_MASK__EVENT_0_M_WIDTH 1
#define WSPI_INTERRUPT_MASK__EVENT_0_M_RESETVALUE 0x0
#define WSPI_INTERRUPT_MASK_WIDTH 2
#define WSPI_INTERRUPT_MASK__WIDTH 2
#define WSPI_INTERRUPT_MASK_ALL_L 1
#define WSPI_INTERRUPT_MASK_ALL_R 0
#define WSPI_INTERRUPT_MASK__ALL_L 1
#define WSPI_INTERRUPT_MASK__ALL_R 0
#define WSPI_INTERRUPT_MASK_DATAMASK 0x00000003
#define WSPI_INTERRUPT_MASK_RESETVALUE 0x0
#define WSPI_CS_OVERRIDE_ADDR 0x4511042C
#define WSPI_CS_OVERRIDE_BASE 0x42C
#define WSPI_CS_OVERRIDE__CSN1_L 2
#define WSPI_CS_OVERRIDE__CSN1_R 2
#define WSPI_CS_OVERRIDE__CSN1 2
#define WSPI_CS_OVERRIDE__CSN1_WIDTH 1
#define WSPI_CS_OVERRIDE__CSN1_RESETVALUE 0x1
#define WSPI_CS_OVERRIDE__CSN0_L 1
#define WSPI_CS_OVERRIDE__CSN0_R 1
#define WSPI_CS_OVERRIDE__CSN0 1
#define WSPI_CS_OVERRIDE__CSN0_WIDTH 1
#define WSPI_CS_OVERRIDE__CSN0_RESETVALUE 0x1
#define WSPI_CS_OVERRIDE__EN_L 0
#define WSPI_CS_OVERRIDE__EN_R 0
#define WSPI_CS_OVERRIDE__EN 0
#define WSPI_CS_OVERRIDE__EN_WIDTH 1
#define WSPI_CS_OVERRIDE__EN_RESETVALUE 0x0
#define WSPI_CS_OVERRIDE_WIDTH 3
#define WSPI_CS_OVERRIDE__WIDTH 3
#define WSPI_CS_OVERRIDE_ALL_L 2
#define WSPI_CS_OVERRIDE_ALL_R 0
#define WSPI_CS_OVERRIDE__ALL_L 2
#define WSPI_CS_OVERRIDE__ALL_R 0
#define WSPI_CS_OVERRIDE_DATAMASK 0x00000007
#define WSPI_CS_OVERRIDE_RESETVALUE 0x6

/* IOMUX regs to configure dq2 and dq3 routing for quad mode */
#define CDRU_IOMUX_CTRL8_ADDR 0x3001d0f4
#define CDRU_IOMUX_CTRL8_BASE 0x0f4
#define CDRU_IOMUX_CTRL8_OFFSET 0x3001d0f4
#define CDRU_IOMUX_CTRL8__HYS_EN_L 10
#define CDRU_IOMUX_CTRL8__HYS_EN_R 10
#define CDRU_IOMUX_CTRL8__HYS_EN 10
#define CDRU_IOMUX_CTRL8__HYS_EN_WIDTH 1
#define CDRU_IOMUX_CTRL8__HYS_EN_RESETVALUE 0x0
#define CDRU_IOMUX_CTRL8__DRIVE0_L 9
#define CDRU_IOMUX_CTRL8__DRIVE0_R 9
#define CDRU_IOMUX_CTRL8__DRIVE0 9
#define CDRU_IOMUX_CTRL8__DRIVE0_WIDTH 1
#define CDRU_IOMUX_CTRL8__DRIVE0_RESETVALUE 0x0
#define CDRU_IOMUX_CTRL8__DRIVE1_L 8
#define CDRU_IOMUX_CTRL8__DRIVE1_R 8
#define CDRU_IOMUX_CTRL8__DRIVE1 8
#define CDRU_IOMUX_CTRL8__DRIVE1_WIDTH 1
#define CDRU_IOMUX_CTRL8__DRIVE1_RESETVALUE 0x0
#define CDRU_IOMUX_CTRL8__DRIVE2_L 7
#define CDRU_IOMUX_CTRL8__DRIVE2_R 7
#define CDRU_IOMUX_CTRL8__DRIVE2 7
#define CDRU_IOMUX_CTRL8__DRIVE2_WIDTH 1
#define CDRU_IOMUX_CTRL8__DRIVE2_RESETVALUE 0x0
#define CDRU_IOMUX_CTRL8__PULL_DOWN_L 6
#define CDRU_IOMUX_CTRL8__PULL_DOWN_R 6
#define CDRU_IOMUX_CTRL8__PULL_DOWN 6
#define CDRU_IOMUX_CTRL8__PULL_DOWN_WIDTH 1
#define CDRU_IOMUX_CTRL8__PULL_DOWN_RESETVALUE 0x1
#define CDRU_IOMUX_CTRL8__PULL_UP_L 5
#define CDRU_IOMUX_CTRL8__PULL_UP_R 5
#define CDRU_IOMUX_CTRL8__PULL_UP 5
#define CDRU_IOMUX_CTRL8__PULL_UP_WIDTH 1
#define CDRU_IOMUX_CTRL8__PULL_UP_RESETVALUE 0x0
#define CDRU_IOMUX_CTRL8__SLEWR_L 4
#define CDRU_IOMUX_CTRL8__SLEWR_R 4
#define CDRU_IOMUX_CTRL8__SLEWR 4
#define CDRU_IOMUX_CTRL8__SLEWR_WIDTH 1
#define CDRU_IOMUX_CTRL8__SLEWR_RESETVALUE 0x0
#define CDRU_IOMUX_CTRL8__IND_L 3
#define CDRU_IOMUX_CTRL8__IND_R 3
#define CDRU_IOMUX_CTRL8__IND 3
#define CDRU_IOMUX_CTRL8__IND_WIDTH 1
#define CDRU_IOMUX_CTRL8__IND_RESETVALUE 0x0
#define CDRU_IOMUX_CTRL8__SEL_L 2
#define CDRU_IOMUX_CTRL8__SEL_R 0
#define CDRU_IOMUX_CTRL8__SEL_WIDTH 3
#define CDRU_IOMUX_CTRL8__SEL_RESETVALUE 0x0
#define CDRU_IOMUX_CTRL8__RESERVED_L 31
#define CDRU_IOMUX_CTRL8__RESERVED_R 11
#define CDRU_IOMUX_CTRL8_WIDTH 11
#define CDRU_IOMUX_CTRL8__WIDTH 11
#define CDRU_IOMUX_CTRL8_ALL_L 10
#define CDRU_IOMUX_CTRL8_ALL_R 0
#define CDRU_IOMUX_CTRL8__ALL_L 10
#define CDRU_IOMUX_CTRL8__ALL_R 0
#define CDRU_IOMUX_CTRL8_DATAMASK 0x000007ff
#define CDRU_IOMUX_CTRL8_RESETVALUE 0x40
#define CDRU_IOMUX_CTRL9_ADDR 0x3001d0f8
#define CDRU_IOMUX_CTRL9_BASE 0x0f8
#define CDRU_IOMUX_CTRL9_OFFSET 0x3001d0f8
#define CDRU_IOMUX_CTRL9__HYS_EN_L 10
#define CDRU_IOMUX_CTRL9__HYS_EN_R 10
#define CDRU_IOMUX_CTRL9__HYS_EN 10
#define CDRU_IOMUX_CTRL9__HYS_EN_WIDTH 1
#define CDRU_IOMUX_CTRL9__HYS_EN_RESETVALUE 0x0
#define CDRU_IOMUX_CTRL9__DRIVE0_L 9
#define CDRU_IOMUX_CTRL9__DRIVE0_R 9
#define CDRU_IOMUX_CTRL9__DRIVE0 9
#define CDRU_IOMUX_CTRL9__DRIVE0_WIDTH 1
#define CDRU_IOMUX_CTRL9__DRIVE0_RESETVALUE 0x0
#define CDRU_IOMUX_CTRL9__DRIVE1_L 8
#define CDRU_IOMUX_CTRL9__DRIVE1_R 8
#define CDRU_IOMUX_CTRL9__DRIVE1 8
#define CDRU_IOMUX_CTRL9__DRIVE1_WIDTH 1
#define CDRU_IOMUX_CTRL9__DRIVE1_RESETVALUE 0x0
#define CDRU_IOMUX_CTRL9__DRIVE2_L 7
#define CDRU_IOMUX_CTRL9__DRIVE2_R 7
#define CDRU_IOMUX_CTRL9__DRIVE2 7
#define CDRU_IOMUX_CTRL9__DRIVE2_WIDTH 1
#define CDRU_IOMUX_CTRL9__DRIVE2_RESETVALUE 0x0
#define CDRU_IOMUX_CTRL9__PULL_DOWN_L 6
#define CDRU_IOMUX_CTRL9__PULL_DOWN_R 6
#define CDRU_IOMUX_CTRL9__PULL_DOWN 6
#define CDRU_IOMUX_CTRL9__PULL_DOWN_WIDTH 1
#define CDRU_IOMUX_CTRL9__PULL_DOWN_RESETVALUE 0x1
#define CDRU_IOMUX_CTRL9__PULL_UP_L 5
#define CDRU_IOMUX_CTRL9__PULL_UP_R 5
#define CDRU_IOMUX_CTRL9__PULL_UP 5
#define CDRU_IOMUX_CTRL9__PULL_UP_WIDTH 1
#define CDRU_IOMUX_CTRL9__PULL_UP_RESETVALUE 0x0
#define CDRU_IOMUX_CTRL9__SLEWR_L 4
#define CDRU_IOMUX_CTRL9__SLEWR_R 4
#define CDRU_IOMUX_CTRL9__SLEWR 4
#define CDRU_IOMUX_CTRL9__SLEWR_WIDTH 1
#define CDRU_IOMUX_CTRL9__SLEWR_RESETVALUE 0x0
#define CDRU_IOMUX_CTRL9__IND_L 3
#define CDRU_IOMUX_CTRL9__IND_R 3
#define CDRU_IOMUX_CTRL9__IND 3
#define CDRU_IOMUX_CTRL9__IND_WIDTH 1
#define CDRU_IOMUX_CTRL9__IND_RESETVALUE 0x0
#define CDRU_IOMUX_CTRL9__SEL_L 2
#define CDRU_IOMUX_CTRL9__SEL_R 0
#define CDRU_IOMUX_CTRL9__SEL_WIDTH 3
#define CDRU_IOMUX_CTRL9__SEL_RESETVALUE 0x0
#define CDRU_IOMUX_CTRL9__RESERVED_L 31
#define CDRU_IOMUX_CTRL9__RESERVED_R 11
#define CDRU_IOMUX_CTRL9_WIDTH 11
#define CDRU_IOMUX_CTRL9__WIDTH 11
#define CDRU_IOMUX_CTRL9_ALL_L 10
#define CDRU_IOMUX_CTRL9_ALL_R 0
#define CDRU_IOMUX_CTRL9__ALL_L 10
#define CDRU_IOMUX_CTRL9__ALL_R 0
#define CDRU_IOMUX_CTRL9_DATAMASK 0x000007ff
#define CDRU_IOMUX_CTRL9_RESETVALUE 0x40

/* SMAU control register */
#define SMU_CONTROL_ADDR 0X50020408
#define SMU_CONTROL__DMA_EN_L 3
#define SMU_CONTROL__DMA_EN_R 3
#define SMU_CONTROL__DMA_EN 3
#define SMU_CONTROL__DMA_EN_WIDTH 1
#define SMU_CONTROL__DMA_EN_RESETVALUE 0x0
#define SMU_CONTROL__CACHE_WB_L 2
#define SMU_CONTROL__CACHE_WB_R 2
#define SMU_CONTROL__CACHE_WB 2
#define SMU_CONTROL__CACHE_WB_WIDTH 1
#define SMU_CONTROL__CACHE_WB_RESETVALUE 0x0
#define SMU_CONTROL__CACHE_FLUSH_L 1
#define SMU_CONTROL__CACHE_FLUSH_R 1
#define SMU_CONTROL__CACHE_FLUSH 1
#define SMU_CONTROL__CACHE_FLUSH_WIDTH 1
#define SMU_CONTROL__CACHE_FLUSH_RESETVALUE 0x0
#define SMU_CONTROL__LFSR_SEED_LOAD_L 0
#define SMU_CONTROL__LFSR_SEED_LOAD_R 0
#define SMU_CONTROL__LFSR_SEED_LOAD 0
#define SMU_CONTROL__LFSR_SEED_LOAD_WIDTH 1
#define SMU_CONTROL__LFSR_SEED_LOAD_RESETVALUE 0x0
#define SMU_CONTROL__RESERVED_L 31
#define SMU_CONTROL__RESERVED_R 4
#define SMU_CONTROL_WIDTH 4
#define SMU_CONTROL__WIDTH 4
#define SMU_CONTROL_ALL_L 3
#define SMU_CONTROL_ALL_R 0
#define SMU_CONTROL__ALL_L 3
#define SMU_CONTROL__ALL_R 0
#define SMU_CONTROL_DATAMASK 0X0000000F
#define SMU_CONTROL_RESETVALUE 0X0

#define SMU_WIN_BASE_0 0x5002044c
#define SMU_WIN_SIZE_0 0x5002045c

#endif	/* __QSPI_BCM58202_REGS_H__ */
