<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>myproject</ModuleName>
<InstancesList>
<Instance>
<InstName>grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_269</InstName>
<ModuleName>sin_lut_ap_fixed_12_6_5_3_0_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>269</ID>
</Instance>
<Instance>
<InstName>grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_278</InstName>
<ModuleName>sin_lut_ap_fixed_12_6_5_3_0_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>278</ID>
</Instance>
<Instance>
<InstName>grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_287</InstName>
<ModuleName>sin_lut_ap_fixed_12_6_5_3_0_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>287</ID>
</Instance>
<Instance>
<InstName>grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_296</InstName>
<ModuleName>sin_lut_ap_fixed_12_6_5_3_0_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>296</ID>
</Instance>
<Instance>
<InstName>grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_305</InstName>
<ModuleName>sin_lut_ap_fixed_12_6_5_3_0_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>305</ID>
</Instance>
<Instance>
<InstName>grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314</InstName>
<ModuleName>sin_lut_ap_fixed_12_6_5_3_0_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>314</ID>
</Instance>
<Instance>
<InstName>grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323</InstName>
<ModuleName>sin_lut_ap_fixed_12_6_5_3_0_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>323</ID>
</Instance>
<Instance>
<InstName>grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332</InstName>
<ModuleName>sin_lut_ap_fixed_12_6_5_3_0_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>332</ID>
</Instance>
<Instance>
<InstName>grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341</InstName>
<ModuleName>sin_lut_ap_fixed_12_6_5_3_0_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>341</ID>
</Instance>
<Instance>
<InstName>grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350</InstName>
<ModuleName>sin_lut_ap_fixed_12_6_5_3_0_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>350</ID>
</Instance>
<Instance>
<InstName>grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359</InstName>
<ModuleName>sin_lut_ap_fixed_12_6_5_3_0_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>359</ID>
</Instance>
<Instance>
<InstName>grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368</InstName>
<ModuleName>sin_lut_ap_fixed_12_6_5_3_0_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>368</ID>
</Instance>
<Instance>
<InstName>grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377</InstName>
<ModuleName>sin_lut_ap_fixed_12_6_5_3_0_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>377</ID>
</Instance>
<Instance>
<InstName>grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386</InstName>
<ModuleName>sin_lut_ap_fixed_12_6_5_3_0_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>386</ID>
</Instance>
<Instance>
<InstName>grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395</InstName>
<ModuleName>sin_lut_ap_fixed_12_6_5_3_0_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>395</ID>
</Instance>
<Instance>
<InstName>grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_404</InstName>
<ModuleName>sin_lut_ap_fixed_12_6_5_3_0_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>404</ID>
</Instance>
<Instance>
<InstName>grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_413</InstName>
<ModuleName>sin_lut_ap_fixed_12_6_5_3_0_s</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>413</ID>
</Instance>
</InstancesList>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>sin_lut_ap_fixed_12_6_5_3_0_s</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>5.00</TargetClockPeriod>
<ClockUncertainty>0.62</ClockUncertainty>
<TargetInitiationInterval>4294967295</TargetInitiationInterval>
<EstimatedClockPeriod>4.339</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>3</Best-caseLatency>
<Average-caseLatency>3</Average-caseLatency>
<Worst-caseLatency>3</Worst-caseLatency>
<Best-caseRealTimeLatency>15.000 ns</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>15.000 ns</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>15.000 ns</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>1</PipelineInitiationInterval>
<PipelineDepth>4</PipelineDepth>
<PipelineType>function</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<DSP48E>1</DSP48E>
<FF>704</FF>
<LUT>1357</LUT>
<URAM>0</URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>sin_lut&lt;ap_fixed&lt;12, 6, 5, 3, 0&gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>sin_lut&lt;ap_fixed&lt;12, 6, 5, 3, 0&gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>sin_lut&lt;ap_fixed&lt;12, 6, 5, 3, 0&gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>sin_lut&lt;ap_fixed&lt;12, 6, 5, 3, 0&gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>sin_lut&lt;ap_fixed&lt;12, 6, 5, 3, 0&gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>sin_lut&lt;ap_fixed&lt;12, 6, 5, 3, 0&gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ce</name>
<Object>sin_lut&lt;ap_fixed&lt;12, 6, 5, 3, 0&gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return</name>
<Object>sin_lut&lt;ap_fixed&lt;12, 6, 5, 3, 0&gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_V</name>
<Object>input_V</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>myproject</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>5.00</TargetClockPeriod>
<ClockUncertainty>0.62</ClockUncertainty>
<TargetInitiationInterval>4294967295</TargetInitiationInterval>
<EstimatedClockPeriod>4.345</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>8</Best-caseLatency>
<Average-caseLatency>8</Average-caseLatency>
<Worst-caseLatency>8</Worst-caseLatency>
<Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>40.000 ns</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>40.000 ns</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>1</PipelineInitiationInterval>
<PipelineDepth>9</PipelineDepth>
<PipelineType>function</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>34</BRAM_18K>
<DSP48E>52</DSP48E>
<FF>13442</FF>
<LUT>24318</LUT>
<URAM>0</URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>myproject</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>myproject</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>myproject</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>myproject</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>myproject</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>myproject</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>x_V_ap_vld</name>
<Object>x_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>x_V</name>
<Object>x_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>192</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>y_0_V</name>
<Object>y_0_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>y_0_V_ap_vld</name>
<Object>y_0_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>y_1_V</name>
<Object>y_1_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>y_1_V_ap_vld</name>
<Object>y_1_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>y_2_V</name>
<Object>y_2_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>y_2_V_ap_vld</name>
<Object>y_2_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>y_3_V</name>
<Object>y_3_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>y_3_V_ap_vld</name>
<Object>y_3_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>y_4_V</name>
<Object>y_4_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>y_4_V_ap_vld</name>
<Object>y_4_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

</profile>
