CONFIG_DYNAMIC_MEMORY=y
CONFIG_ADVANCED_MEMORY=y
#
#   CONFIG_MULTIPLE_ADDRESS_SPACES=y
#       Allow for different lookup tables for different ASIDs.
#       Allows for a virtual address to have entirely different
#       mappings in different ASIDs.
#   CONFIG_MULTIPLE_ADDRESS_SPACES=n
#       Do not allow for different lookup tables for different ASIDs.
#       In this configuration, ASIDs are still used to determine access
#       to a virtual address, but the virtual address gets the same
#       mapping in every ASID.
#
CONFIG_MULTIPLE_ADDRESS_SPACES=n
CONFIG_PRIVATE_UKERNEL=n
CONFIG_RECLAIM_IMAGE_HOLES=n
CONFIG_UKERNEL_PROTECTED=y
CONFIG_ADVANCED_USER_PD=n
CONFIG_BUILD_FOR_PIE=n
#
#   CONFIG_QURT_IN_ROM=y
#       Build QuRT in a manner suited for putting the kernel in ROM.
#       Primarily, assume that .text sections are not writeable. Also
#       temporarily, this indicates that qurt-image-builder is not used.
#
#   CONFIG_QURT_IN_ROM=n
#       Build QuRT in the traditional manner, which assumes that the
#       entire QuRT image is in writeable memory.
#
CONFIG_QURT_IN_ROM=n
#
#   CONFIG_GREGISTERS=y
#       Guest-OS registers G0 through G3 are part of a thread's permanent register
#       state, and are saved and restored by the scheduler.  This adds 16 bytes of
#       register context to the TCB.  The guest-OS can use these four registers as
#       required.  Note that the Hexagon VM architecture assigns specific meaning
#       to the registers.
#
#   CONFIG_GREGISTERS=n
#       Guest-OS registers G0 through G3 are not part of a thread's permanent
#       register state, and are not saved and restored by the scheduler.  This saves
#       16 bytes of register context, and allows the microkernel to use G0-G3 as
#       scratch registers without restoring them.
#
CONFIG_GREGISTERS=n
CONFIG_SRM=n
CONFIG_QTIMERS=y
CONFIG_QUBE=y
CONFIG_POSIX=y
CONFIG_HW_BITMASK=n
CONFIG_POWER_MGMT=y
CONFIG_PRIORITY_SET=y
CONFIG_PROFILING=y
CONFIG_ETM_PROFILING=n
CONFIG_TIMETEST=y
CONFIG_TIMETEST_TRAP=n
CONFIG_C_SCHEDULER=n
CONFIG_SECTIONS=n
CONFIG_TRACEBUFFER=y
CONFIG_DEBUG=n
CONFIG_RELOC_IMAGE=y
CONFIG_DEMAND_LOADING=n
CONFIG_PRIORITY_INHERITANCE=n
CONFIG_8x10V1_SW_WORKAROUND=n
CONFIG_HEAP_DEBUG=n
CONFIG_COREBSP_HEAP=n
CONFIG_MP=n
CONFIG_SECURE=n
CONFIG_TRUSTED=n
CONFIG_DEBUG_L2=n
CONFIG_COMMON_ADSPBINARY=n
CONFIG_DEBUG_MONITOR=n
CONFIG_DEBUG_FUSE_OVERRIDE=n
CONFIG_NO_SMALL_DATA=n
CONFIG_SIGNAL_USES_SIGNAL2=n
CONFIG_PIMUTEX_USES_DPMUTEX=n
CONFIG_RMUTEX_USES_DMUTEX=n
CONFIG_MUTEX_USES_DMUTEX=n
CONFIG_USERMODE_ISR=n
CONFIG_ISR_IN_USERPD=n
CONFIG_THREAD_FREEZE=n
CONFIG_L2VIC_DEBUGTRACE=n
CONFIG_PMU8=n
CONFIG_HVX_CONTROL=n
CONFIG_FW_SUBVISOR=n
CONFIG_HEXAGON_ARCH_V56=n
CONFIG_K0LOCK_WORKAROUND=n
CONFIG_8994V1_SW_WORKAROUND=n
CONFIG_DEBUG_L2_DUMP=n
CONFIG_DEBUG_L2_LOCK=n
CONFIG_MAX_HTHREADS=3
CONFIG_ZEBU=n
CONFIG_TLB_SIZE=128
CONFIG_Q6V60V1_SW_WORKAROUND=n
CONFIG_Q6V61V1_SW_WORKAROUND=n
CONFIG_PRIO_L2VIC_INT=n
CONFIG_L2VIC_DEBUG_TABLE=n
CONFIG_GM_ROOTPD_INT=n
CONFIG_VIRTUAL_TLB=n
CONFIG_KERNEL_PAGETABLES=y
CONFIG_SECURE_PROCESS=n
CONFIG_PT_LOGGING=4096
CONFIG_DEBUG_L2=n
CONFIG_DEBUG_L2_DATA=n
CONFIG_ABNORMAL_RESET=n
CONFIG_SAVE_ICACHE=n
CONFIG_Q6V61V1_SLOT1_WORKAROUND=n
CONFIG_Q6V61_LR_SW_WORKAROUND=n
CONFIG_Q6V61_K0UNLOCK_SW_WORKAROUND=n
CONFIG_Q6V61_POPQUEUE_WORKAROUND=n
CONFIG_V62V1_CUSTALL_WORKAROUND=n
CONFIG_V62_ETMCLK_WORKAROUND=n
CONFIG_V62_QTIMER_WORKAROUND=n
CONFIG_LIMIT_DLL_API=n
CONFIG_LOW_FOOTPRINT=n
CONFIG_ISLAND=y
CONFIG_HW_INT_STEERING=n
CONFIG_HVX_MGR=n
DM_DEBUG_LOGGING=n
CONFIG_ETM_ATB_SIZE_32BITS=n
CONFIG_STARLORD_CP_PWR_CTL_CLAMP_IO_BIT_WORKAROUND=n
CONFIG_SAVE_L1DCACHE=n
CONFIG_PTHREAD_MUTEX_DEFAULT_TYPE_NORMAL=n
CONFIG_TSA_STACK_SIZE=384
CONFIG_L2VIC_FASTPORT=n
CONFIG_SCHEDCFG_WORKAROUND=n
#   CONFIG_TCM_BANK_OFF=y
#         Turn off one of the TCM banks. This is a feature for napali v2 SLPI only.
#         It has 3 banks of 512KB TCM. This feature turns off the middle bank.
CONFIG_TCM_BANK_OFF=n
