Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/FPGA/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7587c12b0c184b55a1ad1eb39baeaffc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot InverterMainSim_behav xil_defaultlib.InverterMainSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BinaryCounter(bits=1,outBits=1)
Compiling module xil_defaultlib.MemoryModulator(width=4,depth=4)
Compiling module xil_defaultlib.InverterMain(clkBits=1)
Compiling module xil_defaultlib.InverterMainSim
Compiling module xil_defaultlib.glbl
Built simulation snapshot InverterMainSim_behav
