0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/xie/Desktop/SW_TETS/SW_TETS/SW_TETS.gen/sim_1/ip/VIO_UART_DEMO/sim/VIO_UART_DEMO.v,1753231016,verilog,,C:/Users/xie/Desktop/SW_TETS/SW_TETS/SW_TETS.srcs/sim_1/imports/UART_MASTER/UART_LOOP.v,,VIO_UART_DEMO,,,,,,,,
C:/Users/xie/Desktop/SW_TETS/SW_TETS/SW_TETS.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/xie/Desktop/SW_TETS/SW_TETS/SW_TETS.srcs/sim_1/imports/UART_MASTER/UART_LOOP.v,1747813708,verilog,,C:/Users/xie/Desktop/SW_TETS/SW_TETS/SW_TETS.srcs/sim_1/imports/UART_MASTER/UART_MASTER_FUNCTION.v,,UART,,,,,,,,
C:/Users/xie/Desktop/SW_TETS/SW_TETS/SW_TETS.srcs/sim_1/imports/UART_MASTER/UART_MASTER_FUNCTION.v,1747813434,verilog,,C:/Users/xie/Desktop/SW_TETS/SW_TETS/SW_TETS.srcs/sim_1/imports/UART_MASTER/UART_RX.v,,UART_MASTER_FUNCTION,,,,,,,,
C:/Users/xie/Desktop/SW_TETS/SW_TETS/SW_TETS.srcs/sim_1/imports/UART_MASTER/UART_RX.v,1747793305,verilog,,C:/Users/xie/Desktop/SW_TETS/SW_TETS/SW_TETS.srcs/sim_1/imports/UART_MASTER/UART_TX.v,,uart_rx,,,,,,,,
C:/Users/xie/Desktop/SW_TETS/SW_TETS/SW_TETS.srcs/sim_1/imports/UART_MASTER/UART_TX.v,1747793282,verilog,,C:/Users/xie/Desktop/SW_TETS/SW_TETS/SW_TETS.srcs/sim_1/new/U_UART_MASTER_DRIVE.v,,uart_tx,,,,,,,,
C:/Users/xie/Desktop/SW_TETS/SW_TETS/SW_TETS.srcs/sim_1/imports/new/UART_LOOP_TB.v,1747814406,verilog,,,,TB_UART_MASTER,,,,,,,,
C:/Users/xie/Desktop/SW_TETS/SW_TETS/SW_TETS.srcs/sim_1/new/TB_PID_CTL.v,1751623126,verilog,,,,TB_PID_CTL,,,,,,,,
C:/Users/xie/Desktop/SW_TETS/SW_TETS/SW_TETS.srcs/sim_1/new/U_UART_MASTER_DRIVE.v,1747793611,verilog,,C:/Users/xie/Desktop/SW_TETS/SW_TETS/SW_TETS.srcs/sim_1/imports/new/UART_LOOP_TB.v,,UART_MASTER_DRIVE,,,,,,,,
C:/Users/xie/Desktop/SW_TETS/SW_TETS/SW_TETS.srcs/sim_1/new/error.v,1751010934,verilog,,C:/Users/xie/Desktop/SW_TETS/SW_TETS/SW_TETS.srcs/sim_1/new/pid_controller.v,,error,,,,,,,,
C:/Users/xie/Desktop/SW_TETS/SW_TETS/SW_TETS.srcs/sim_1/new/pid_controller.v,1751010821,verilog,,C:/Users/xie/Desktop/SW_TETS/SW_TETS/SW_TETS.srcs/sim_1/new/pid_ctrl.v,,pid_controller,,,,,,,,
C:/Users/xie/Desktop/SW_TETS/SW_TETS/SW_TETS.srcs/sim_1/new/pid_ctrl.v,1751010960,verilog,,C:/Users/xie/Desktop/SW_TETS/SW_TETS/SW_TETS.srcs/sim_1/new/TB_PID_CTL.v,,pid_ctrl,,,,,,,,
