#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002426fa083a0 .scope module, "reg_file" "reg_file" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
o000002426fa1b008 .functor BUFZ 1, C4<z>; HiZ drive
v000002426fa0a860_0 .net "CLK", 0 0, o000002426fa1b008;  0 drivers
o000002426fa1b038 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000002426f9cb960_0 .net "IN", 7 0, o000002426fa1b038;  0 drivers
o000002426fa1b068 .functor BUFZ 3, C4<zzz>; HiZ drive
v000002426f9cb730_0 .net "INADDRESS", 2 0, o000002426fa1b068;  0 drivers
v000002426fa64510_0 .var "OUT1", 7 0;
o000002426fa1b0c8 .functor BUFZ 3, C4<zzz>; HiZ drive
v000002426fa63890_0 .net "OUT1ADDRESS", 2 0, o000002426fa1b0c8;  0 drivers
v000002426fa643d0_0 .var "OUT2", 7 0;
o000002426fa1b128 .functor BUFZ 3, C4<zzz>; HiZ drive
v000002426fa63d90_0 .net "OUT2ADDRESS", 2 0, o000002426fa1b128;  0 drivers
o000002426fa1b158 .functor BUFZ 1, C4<z>; HiZ drive
v000002426fa64470_0 .net "RESET", 0 0, o000002426fa1b158;  0 drivers
o000002426fa1b188 .functor BUFZ 1, C4<z>; HiZ drive
v000002426fa64010_0 .net "WRITE", 0 0, o000002426fa1b188;  0 drivers
v000002426fa639d0_0 .var/i "i", 31 0;
v000002426fa63b10 .array "registers", 0 7, 7 0;
E_000002426f9ca730 .event posedge, v000002426fa0a860_0;
v000002426fa63b10_7 .array/port v000002426fa63b10, 7;
v000002426fa63b10_6 .array/port v000002426fa63b10, 6;
v000002426fa63b10_5 .array/port v000002426fa63b10, 5;
v000002426fa63b10_4 .array/port v000002426fa63b10, 4;
E_000002426f9cabb0/0 .event anyedge, v000002426fa63b10_7, v000002426fa63b10_6, v000002426fa63b10_5, v000002426fa63b10_4;
v000002426fa63b10_3 .array/port v000002426fa63b10, 3;
v000002426fa63b10_2 .array/port v000002426fa63b10, 2;
v000002426fa63b10_1 .array/port v000002426fa63b10, 1;
v000002426fa63b10_0 .array/port v000002426fa63b10, 0;
E_000002426f9cabb0/1 .event anyedge, v000002426fa63b10_3, v000002426fa63b10_2, v000002426fa63b10_1, v000002426fa63b10_0;
E_000002426f9cabb0/2 .event anyedge, v000002426fa63d90_0, v000002426fa63890_0;
E_000002426f9cabb0 .event/or E_000002426f9cabb0/0, E_000002426f9cabb0/1, E_000002426f9cabb0/2;
S_000002426f9e2ca0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 52, 2 52 0, S_000002426fa083a0;
 .timescale 0 0;
v000002426f9cbb20_0 .var/i "i", 31 0;
    .scope S_000002426fa083a0;
T_0 ;
    %wait E_000002426f9cabb0;
    %delay 2, 0;
    %load/vec4 v000002426fa63890_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000002426fa63b10, 4;
    %store/vec4 v000002426fa64510_0, 0, 8;
    %load/vec4 v000002426fa63d90_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000002426fa63b10, 4;
    %store/vec4 v000002426fa643d0_0, 0, 8;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002426fa083a0;
T_1 ;
    %wait E_000002426f9ca730;
    %load/vec4 v000002426fa64470_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002426fa639d0_0, 0, 32;
T_1.2 ;
    %load/vec4 v000002426fa639d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000002426fa639d0_0;
    %store/vec4a v000002426fa63b10, 4, 0;
    %load/vec4 v000002426fa639d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002426fa639d0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
T_1.0 ;
    %load/vec4 v000002426fa64010_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.4, 4;
    %delay 1, 0;
    %load/vec4 v000002426f9cb960_0;
    %load/vec4 v000002426f9cb730_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v000002426fa63b10, 4, 0;
T_1.4 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002426fa083a0;
T_2 ;
    %delay 5, 0;
    %vpi_call 2 40 "$display", "\012\011\011\011=================================================" {0 0 0};
    %vpi_call 2 41 "$display", "\011\011\011 Cahnge of register content strating from time #5" {0 0 0};
    %vpi_call 2 42 "$display", "\011\011\011==================================================" {0 0 0};
    %vpi_call 2 43 "$display", "\011\011\011\011\011t\011  r0\011r1\011r2\011r3\011r4\011r5\011r6\011r7" {0 0 0};
    %vpi_call 2 44 "$display", "\011\011----------------------------------------------------" {0 0 0};
    %vpi_call 2 45 "$monitor", $time, "\011%d\011%d\011%d\011%d\011%d\011%d\011%d\011%d", &A<v000002426fa63b10, 0>, &A<v000002426fa63b10, 1>, &A<v000002426fa63b10, 2>, &A<v000002426fa63b10, 3>, &A<v000002426fa63b10, 4>, &A<v000002426fa63b10, 5>, &A<v000002426fa63b10, 6>, &A<v000002426fa63b10, 7> {0 0 0};
    %end;
    .thread T_2;
    .scope S_000002426fa083a0;
T_3 ;
    %vpi_call 2 51 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %fork t_1, S_000002426f9e2ca0;
    %jmp t_0;
    .scope S_000002426f9e2ca0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002426f9cbb20_0, 0, 32;
T_3.0 ;
    %load/vec4 v000002426f9cbb20_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.1, 5;
    %vpi_call 2 53 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v000002426fa63b10, v000002426f9cbb20_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002426f9cbb20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000002426f9cbb20_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .scope S_000002426fa083a0;
t_0 %join;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "regfile.v";
