

================================================================
== Vivado HLS Report for 'dut_matrix_multiply_alt2'
================================================================
* Date:           Fri Nov 11 19:00:01 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.09|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  3136012|  3136012|  3136012|  3136012|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                    |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- a_col_loop_a_row_loop_b_col_loop  |  3136010|  3136010|        12|          1|          1|  3136000|    yes   |
        +------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 14
* Pipeline: 1
  Pipeline-0: II = 1, D = 12, States = { 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	14  / (exitcond_flatten4)
	3  / (!exitcond_flatten4)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	2  / true
14 --> 
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: sum_mult [1/1] 2.71ns
:0  %sum_mult = alloca [4000 x float], align 4

ST_1: stg_16 [1/1] 1.57ns
:1  br label %1


 <State 2>: 6.64ns
ST_2: indvar_flatten4 [1/1] 0.00ns
:0  %indvar_flatten4 = phi i22 [ 0, %0 ], [ %indvar_flatten_next4, %ifBlock ]

ST_2: Col_assign_3 [1/1] 0.00ns
:1  %Col_assign_3 = phi i10 [ 0, %0 ], [ %tmp_i_i_mid2_v, %ifBlock ]

ST_2: indvar_flatten [1/1] 0.00ns
:2  %indvar_flatten = phi i13 [ 0, %0 ], [ %indvar_flatten_next, %ifBlock ]

ST_2: Row_assign [1/1] 0.00ns
:3  %Row_assign = phi i5 [ 0, %0 ], [ %tmp_139_mid2, %ifBlock ]

ST_2: Col_assign [1/1] 0.00ns
:4  %Col_assign = phi i8 [ 0, %0 ], [ %c, %ifBlock ]

ST_2: exitcond_flatten4 [1/1] 2.37ns
:5  %exitcond_flatten4 = icmp eq i22 %indvar_flatten4, -1058304

ST_2: indvar_flatten_next4 [1/1] 2.20ns
:6  %indvar_flatten_next4 = add i22 %indvar_flatten4, 1

ST_2: stg_24 [1/1] 0.00ns
:7  br i1 %exitcond_flatten4, label %7, label %.reset7

ST_2: k [1/1] 1.84ns
.reset7:0  %k = add i10 %Col_assign_3, 1

ST_2: exitcond_flatten [1/1] 2.18ns
.reset7:3  %exitcond_flatten = icmp eq i13 %indvar_flatten, 4000

ST_2: Row_assign_mid [1/1] 1.37ns
.reset7:4  %Row_assign_mid = select i1 %exitcond_flatten, i5 0, i5 %Row_assign

ST_2: tmp_mid1 [1/1] 2.07ns
.reset7:5  %tmp_mid1 = icmp eq i10 %k, 0

ST_2: tmp2 [1/1] 2.07ns
.reset7:6  %tmp2 = icmp eq i10 %Col_assign_3, 0

ST_2: tmp_mid2 [1/1] 1.37ns
.reset7:7  %tmp_mid2 = select i1 %exitcond_flatten, i1 %tmp_mid1, i1 %tmp2

ST_2: tmp_mid1_28 [1/1] 2.07ns
.reset7:8  %tmp_mid1_28 = icmp eq i10 %k, -241

ST_2: tmp_1 [1/1] 2.07ns
.reset7:9  %tmp_1 = icmp eq i10 %Col_assign_3, -241

ST_2: tmp_mid2_29 [1/1] 1.37ns
.reset7:10  %tmp_mid2_29 = select i1 %exitcond_flatten, i1 %tmp_mid1_28, i1 %tmp_1

ST_2: tmp_i_i_mid2_v [1/1] 1.37ns
.reset7:11  %tmp_i_i_mid2_v = select i1 %exitcond_flatten, i10 %k, i10 %Col_assign_3

ST_2: not_exitcond_flatten [1/1] 0.00ns (grouped into LUT with out node exitcond_mid)
.reset7:15  %not_exitcond_flatten = xor i1 %exitcond_flatten, true

ST_2: exitcond [1/1] 2.00ns
.reset7:16  %exitcond = icmp eq i8 %Col_assign, -56

ST_2: exitcond_mid [1/1] 1.37ns (out node of the LUT)
.reset7:17  %exitcond_mid = and i1 %exitcond, %not_exitcond_flatten

ST_2: r [1/1] 1.72ns
.reset7:18  %r = add i5 %Row_assign_mid, 1

ST_2: tmp_165 [1/1] 0.00ns (grouped into LUT with out node Col_assign_mid2)
.reset7:20  %tmp_165 = or i1 %exitcond_mid, %exitcond_flatten

ST_2: Col_assign_mid2 [1/1] 1.37ns (out node of the LUT)
.reset7:21  %Col_assign_mid2 = select i1 %tmp_165, i8 0, i8 %Col_assign

ST_2: tmp_139_mid2 [1/1] 1.37ns
.reset7:22  %tmp_139_mid2 = select i1 %exitcond_mid, i5 %r, i5 %Row_assign_mid

ST_2: stg_42 [1/1] 0.00ns
.reset7:46  br i1 %tmp_mid2, label %2, label %3

ST_2: stg_43 [1/1] 0.00ns
:1  br i1 %tmp_mid2_29, label %4, label %5

ST_2: c [1/1] 1.72ns
ifBlock:1  %c = add i8 %Col_assign_mid2, 1

ST_2: indvar_flatten_op [1/1] 1.96ns
ifBlock:2  %indvar_flatten_op = add i13 %indvar_flatten, 1

ST_2: indvar_flatten_next [1/1] 1.37ns
ifBlock:3  %indvar_flatten_next = select i1 %exitcond_flatten, i13 1, i13 %indvar_flatten_op


 <State 3>: 9.09ns
ST_3: tmp_i_i_mid2_cast2 [1/1] 0.00ns
.reset7:12  %tmp_i_i_mid2_cast2 = zext i10 %tmp_i_i_mid2_v to i15

ST_3: tmp_i_i_mid2_cast [1/1] 0.00ns
.reset7:13  %tmp_i_i_mid2_cast = zext i10 %tmp_i_i_mid2_v to i18

ST_3: tmp_s [1/1] 3.36ns
.reset7:14  %tmp_s = mul i18 %tmp_i_i_mid2_cast, 200

ST_3: tmp_139_mid2_cast [1/1] 0.00ns
.reset7:24  %tmp_139_mid2_cast = zext i5 %tmp_139_mid2 to i15

ST_3: tmp_166 [1/1] 3.36ns
.reset7:25  %tmp_166 = mul i15 %tmp_139_mid2_cast, 784

ST_3: tmp_167 [1/1] 3.02ns
.reset7:26  %tmp_167 = add i15 %tmp_i_i_mid2_cast2, %tmp_166

ST_3: tmp_184_cast [1/1] 0.00ns
.reset7:27  %tmp_184_cast = sext i15 %tmp_167 to i64

ST_3: A_addr [1/1] 0.00ns
.reset7:28  %A_addr = getelementptr [15680 x float]* %A, i64 0, i64 %tmp_184_cast

ST_3: cast_in_a [2/2] 2.71ns
.reset7:33  %cast_in_a = load float* %A_addr, align 4

ST_3: tmp_i_i4_cast [1/1] 0.00ns
.reset7:35  %tmp_i_i4_cast = zext i8 %Col_assign_mid2 to i18

ST_3: tmp_169 [1/1] 3.02ns
.reset7:36  %tmp_169 = add i18 %tmp_i_i4_cast, %tmp_s

ST_3: tmp_186_cast [1/1] 0.00ns
.reset7:37  %tmp_186_cast = zext i18 %tmp_169 to i64

ST_3: B_addr [1/1] 0.00ns
.reset7:38  %B_addr = getelementptr [156800 x float]* %B, i64 0, i64 %tmp_186_cast

ST_3: cast_in_b [2/2] 2.71ns
.reset7:43  %cast_in_b = load float* %B_addr, align 4


 <State 4>: 8.41ns
ST_4: cast_in_a [1/2] 2.71ns
.reset7:33  %cast_in_a = load float* %A_addr, align 4

ST_4: cast_in_b [1/2] 2.71ns
.reset7:43  %cast_in_b = load float* %B_addr, align 4

ST_4: mult [4/4] 5.70ns
.reset7:44  %mult = fmul float %cast_in_a, %cast_in_b


 <State 5>: 5.70ns
ST_5: mult [3/4] 5.70ns
.reset7:44  %mult = fmul float %cast_in_a, %cast_in_b


 <State 6>: 9.09ns
ST_6: tmp_139_mid2_cast1 [1/1] 0.00ns
.reset7:23  %tmp_139_mid2_cast1 = zext i5 %tmp_139_mid2 to i13

ST_6: tmp_168 [1/1] 3.36ns
.reset7:29  %tmp_168 = mul i13 %tmp_139_mid2_cast1, 200

ST_6: tmp_i_i4_cast2 [1/1] 0.00ns
.reset7:34  %tmp_i_i4_cast2 = zext i8 %Col_assign_mid2 to i13

ST_6: tmp_170 [1/1] 3.02ns
.reset7:39  %tmp_170 = add i13 %tmp_i_i4_cast2, %tmp_168

ST_6: tmp_187_cast [1/1] 0.00ns
.reset7:40  %tmp_187_cast = sext i13 %tmp_170 to i64

ST_6: C_addr [1/1] 0.00ns
.reset7:41  %C_addr = getelementptr [4000 x float]* %C, i64 0, i64 %tmp_187_cast

ST_6: sum_mult_addr [1/1] 0.00ns
.reset7:42  %sum_mult_addr = getelementptr [4000 x float]* %sum_mult, i64 0, i64 %tmp_187_cast

ST_6: mult [2/4] 5.70ns
.reset7:44  %mult = fmul float %cast_in_a, %cast_in_b

ST_6: sum_mult_load [2/2] 2.71ns
.reset7:45  %sum_mult_load = load float* %sum_mult_addr, align 4


 <State 7>: 5.70ns
ST_7: mult [1/4] 5.70ns
.reset7:44  %mult = fmul float %cast_in_a, %cast_in_b

ST_7: sum_mult_load [1/2] 2.71ns
.reset7:45  %sum_mult_load = load float* %sum_mult_addr, align 4


 <State 8>: 7.26ns
ST_8: tmp_139 [5/5] 7.26ns
:0  %tmp_139 = fadd float %sum_mult_load, %mult


 <State 9>: 7.26ns
ST_9: tmp_139 [4/5] 7.26ns
:0  %tmp_139 = fadd float %sum_mult_load, %mult


 <State 10>: 7.26ns
ST_10: tmp_139 [3/5] 7.26ns
:0  %tmp_139 = fadd float %sum_mult_load, %mult


 <State 11>: 7.26ns
ST_11: tmp_139 [2/5] 7.26ns
:0  %tmp_139 = fadd float %sum_mult_load, %mult


 <State 12>: 7.26ns
ST_12: tmp_139 [1/5] 7.26ns
:0  %tmp_139 = fadd float %sum_mult_load, %mult


 <State 13>: 2.71ns
ST_13: stg_81 [1/1] 0.00ns
.reset7:1  call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @a_col_loop_a_row_loop_b_col_lo)

ST_13: empty_27 [1/1] 0.00ns
.reset7:2  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3136000, i64 3136000, i64 3136000)

ST_13: stg_83 [1/1] 0.00ns
.reset7:19  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @a_row_loop_b_col_loop_str)

ST_13: stg_84 [1/1] 0.00ns
.reset7:30  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1809) nounwind

ST_13: tmp_138 [1/1] 0.00ns
.reset7:31  %tmp_138 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1809)

ST_13: stg_86 [1/1] 0.00ns
.reset7:32  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_13: stg_87 [1/1] 2.71ns
:0  store float %tmp_139, float* %sum_mult_addr, align 4

ST_13: stg_88 [1/1] 0.00ns
:1  br label %6

ST_13: stg_89 [1/1] 2.71ns
:0  store float %tmp_139, float* %C_addr, align 4

ST_13: stg_90 [1/1] 0.00ns
:1  br label %6

ST_13: stg_91 [1/1] 0.00ns
:0  br label %ifBlock

ST_13: stg_92 [1/1] 2.71ns
:0  store float %mult, float* %sum_mult_addr, align 4

ST_13: stg_93 [1/1] 0.00ns
:1  br label %ifBlock

ST_13: empty [1/1] 0.00ns
ifBlock:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1809, i32 %tmp_138)

ST_13: stg_95 [1/1] 0.00ns
ifBlock:4  br label %1


 <State 14>: 0.00ns
ST_14: stg_96 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum_mult             (alloca           ) [ 001111111111110]
stg_16               (br               ) [ 011111111111110]
indvar_flatten4      (phi              ) [ 001000000000000]
Col_assign_3         (phi              ) [ 001000000000000]
indvar_flatten       (phi              ) [ 001000000000000]
Row_assign           (phi              ) [ 001000000000000]
Col_assign           (phi              ) [ 001000000000000]
exitcond_flatten4    (icmp             ) [ 001111111111110]
indvar_flatten_next4 (add              ) [ 011111111111110]
stg_24               (br               ) [ 000000000000000]
k                    (add              ) [ 000000000000000]
exitcond_flatten     (icmp             ) [ 000000000000000]
Row_assign_mid       (select           ) [ 000000000000000]
tmp_mid1             (icmp             ) [ 000000000000000]
tmp2                 (icmp             ) [ 000000000000000]
tmp_mid2             (select           ) [ 001111111111110]
tmp_mid1_28          (icmp             ) [ 000000000000000]
tmp_1                (icmp             ) [ 000000000000000]
tmp_mid2_29          (select           ) [ 001111111111110]
tmp_i_i_mid2_v       (select           ) [ 011111111111110]
not_exitcond_flatten (xor              ) [ 000000000000000]
exitcond             (icmp             ) [ 000000000000000]
exitcond_mid         (and              ) [ 000000000000000]
r                    (add              ) [ 000000000000000]
tmp_165              (or               ) [ 000000000000000]
Col_assign_mid2      (select           ) [ 001111100000000]
tmp_139_mid2         (select           ) [ 011111111111110]
stg_42               (br               ) [ 000000000000000]
stg_43               (br               ) [ 000000000000000]
c                    (add              ) [ 011111111111110]
indvar_flatten_op    (add              ) [ 000000000000000]
indvar_flatten_next  (select           ) [ 011111111111110]
tmp_i_i_mid2_cast2   (zext             ) [ 000000000000000]
tmp_i_i_mid2_cast    (zext             ) [ 000000000000000]
tmp_s                (mul              ) [ 000000000000000]
tmp_139_mid2_cast    (zext             ) [ 000000000000000]
tmp_166              (mul              ) [ 000000000000000]
tmp_167              (add              ) [ 000000000000000]
tmp_184_cast         (sext             ) [ 000000000000000]
A_addr               (getelementptr    ) [ 001010000000000]
tmp_i_i4_cast        (zext             ) [ 000000000000000]
tmp_169              (add              ) [ 000000000000000]
tmp_186_cast         (zext             ) [ 000000000000000]
B_addr               (getelementptr    ) [ 001010000000000]
cast_in_a            (load             ) [ 001001110000000]
cast_in_b            (load             ) [ 001001110000000]
tmp_139_mid2_cast1   (zext             ) [ 000000000000000]
tmp_168              (mul              ) [ 000000000000000]
tmp_i_i4_cast2       (zext             ) [ 000000000000000]
tmp_170              (add              ) [ 000000000000000]
tmp_187_cast         (sext             ) [ 000000000000000]
C_addr               (getelementptr    ) [ 001000011111110]
sum_mult_addr        (getelementptr    ) [ 001000011111110]
mult                 (fmul             ) [ 001000001111110]
sum_mult_load        (load             ) [ 001000001111100]
tmp_139              (fadd             ) [ 001000000000010]
stg_81               (specloopname     ) [ 000000000000000]
empty_27             (speclooptripcount) [ 000000000000000]
stg_83               (specloopname     ) [ 000000000000000]
stg_84               (specloopname     ) [ 000000000000000]
tmp_138              (specregionbegin  ) [ 000000000000000]
stg_86               (specpipeline     ) [ 000000000000000]
stg_87               (store            ) [ 000000000000000]
stg_88               (br               ) [ 000000000000000]
stg_89               (store            ) [ 000000000000000]
stg_90               (br               ) [ 000000000000000]
stg_91               (br               ) [ 000000000000000]
stg_92               (store            ) [ 000000000000000]
stg_93               (br               ) [ 000000000000000]
empty                (specregionend    ) [ 000000000000000]
stg_95               (br               ) [ 011111111111110]
stg_96               (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_col_loop_a_row_loop_b_col_lo"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_row_loop_b_col_loop_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1809"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="sum_mult_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_mult/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="A_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="15" slack="0"/>
<pin id="78" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="14" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="84" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cast_in_a/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="B_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="18" slack="0"/>
<pin id="90" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/3 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="18" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="96" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cast_in_b/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="C_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="13" slack="0"/>
<pin id="102" dir="1" index="3" bw="12" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/6 "/>
</bind>
</comp>

<comp id="105" class="1004" name="sum_mult_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="13" slack="0"/>
<pin id="109" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_mult_addr/6 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="12" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="3" bw="12" slack="7"/>
<pin id="117" dir="0" index="4" bw="32" slack="1"/>
<pin id="114" dir="1" index="2" bw="32" slack="1"/>
<pin id="118" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sum_mult_load/6 stg_87/13 stg_92/13 "/>
</bind>
</comp>

<comp id="119" class="1004" name="stg_89_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="12" slack="7"/>
<pin id="121" dir="0" index="1" bw="32" slack="1"/>
<pin id="122" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_89/13 "/>
</bind>
</comp>

<comp id="123" class="1005" name="indvar_flatten4_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="22" slack="1"/>
<pin id="125" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten4 (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="indvar_flatten4_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="1"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="22" slack="0"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten4/2 "/>
</bind>
</comp>

<comp id="134" class="1005" name="Col_assign_3_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="10" slack="1"/>
<pin id="136" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Col_assign_3 (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="Col_assign_3_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="10" slack="0"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="Col_assign_3/2 "/>
</bind>
</comp>

<comp id="145" class="1005" name="indvar_flatten_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="13" slack="1"/>
<pin id="147" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="indvar_flatten_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="13" slack="0"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="156" class="1005" name="Row_assign_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="5" slack="1"/>
<pin id="158" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="Row_assign (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="Row_assign_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="5" slack="0"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="Row_assign/2 "/>
</bind>
</comp>

<comp id="167" class="1005" name="Col_assign_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="1"/>
<pin id="169" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Col_assign (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="Col_assign_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="8" slack="0"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="Col_assign/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="1"/>
<pin id="180" dir="0" index="1" bw="32" slack="1"/>
<pin id="181" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_139/8 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mult/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="exitcond_flatten4_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="22" slack="0"/>
<pin id="190" dir="0" index="1" bw="22" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten4/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="indvar_flatten_next4_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="22" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next4/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="k_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="10" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="exitcond_flatten_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="13" slack="0"/>
<pin id="208" dir="0" index="1" bw="13" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="Row_assign_mid_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="5" slack="0"/>
<pin id="216" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Row_assign_mid/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_mid1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="10" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_mid1/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp2_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="10" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp2/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_mid2_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="1" slack="0"/>
<pin id="236" dir="1" index="3" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_mid1_28_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="10" slack="0"/>
<pin id="242" dir="0" index="1" bw="9" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_mid1_28/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="10" slack="0"/>
<pin id="248" dir="0" index="1" bw="9" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_mid2_29_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="1" index="3" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2_29/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_i_i_mid2_v_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="10" slack="0"/>
<pin id="263" dir="0" index="2" bw="10" slack="0"/>
<pin id="264" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_i_i_mid2_v/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="not_exitcond_flatten_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="exitcond_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="0" index="1" bw="7" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="exitcond_mid_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond_mid/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="r_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="5" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_165_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_165/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="Col_assign_mid2_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="8" slack="0"/>
<pin id="302" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Col_assign_mid2/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_139_mid2_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="5" slack="0"/>
<pin id="309" dir="0" index="2" bw="5" slack="0"/>
<pin id="310" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_139_mid2/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="c_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="indvar_flatten_op_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="13" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="indvar_flatten_next_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="13" slack="0"/>
<pin id="330" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_i_i_mid2_cast2_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="10" slack="1"/>
<pin id="336" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_mid2_cast2/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_i_i_mid2_cast_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="10" slack="1"/>
<pin id="339" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_mid2_cast/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_139_mid2_cast_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="1"/>
<pin id="342" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_139_mid2_cast/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_184_cast_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="15" slack="0"/>
<pin id="345" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_184_cast/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_i_i4_cast_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="1"/>
<pin id="349" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i4_cast/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_186_cast_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="18" slack="0"/>
<pin id="352" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_186_cast/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_139_mid2_cast1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="5" slack="4"/>
<pin id="356" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_139_mid2_cast1/6 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_i_i4_cast2_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="4"/>
<pin id="359" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i4_cast2/6 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_187_cast_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="13" slack="0"/>
<pin id="362" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_187_cast/6 "/>
</bind>
</comp>

<comp id="365" class="1007" name="grp_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="5" slack="0"/>
<pin id="367" dir="0" index="1" bw="9" slack="0"/>
<pin id="368" dir="0" index="2" bw="8" slack="0"/>
<pin id="369" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_168/6 tmp_170/6 "/>
</bind>
</comp>

<comp id="374" class="1007" name="grp_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="10" slack="0"/>
<pin id="376" dir="0" index="1" bw="9" slack="0"/>
<pin id="377" dir="0" index="2" bw="8" slack="0"/>
<pin id="378" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_s/3 tmp_169/3 "/>
</bind>
</comp>

<comp id="383" class="1007" name="grp_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="5" slack="0"/>
<pin id="385" dir="0" index="1" bw="11" slack="0"/>
<pin id="386" dir="0" index="2" bw="10" slack="0"/>
<pin id="387" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_166/3 tmp_167/3 "/>
</bind>
</comp>

<comp id="392" class="1005" name="exitcond_flatten4_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="1"/>
<pin id="394" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten4 "/>
</bind>
</comp>

<comp id="396" class="1005" name="indvar_flatten_next4_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="22" slack="0"/>
<pin id="398" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next4 "/>
</bind>
</comp>

<comp id="401" class="1005" name="tmp_mid2_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="6"/>
<pin id="403" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_mid2 "/>
</bind>
</comp>

<comp id="405" class="1005" name="tmp_mid2_29_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="11"/>
<pin id="407" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_mid2_29 "/>
</bind>
</comp>

<comp id="409" class="1005" name="tmp_i_i_mid2_v_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="10" slack="0"/>
<pin id="411" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="tmp_i_i_mid2_v "/>
</bind>
</comp>

<comp id="416" class="1005" name="Col_assign_mid2_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="8" slack="1"/>
<pin id="418" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Col_assign_mid2 "/>
</bind>
</comp>

<comp id="422" class="1005" name="tmp_139_mid2_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="5" slack="0"/>
<pin id="424" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="tmp_139_mid2 "/>
</bind>
</comp>

<comp id="429" class="1005" name="c_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="8" slack="0"/>
<pin id="431" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="434" class="1005" name="indvar_flatten_next_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="13" slack="0"/>
<pin id="436" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="439" class="1005" name="A_addr_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="14" slack="1"/>
<pin id="441" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="444" class="1005" name="B_addr_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="18" slack="1"/>
<pin id="446" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="449" class="1005" name="cast_in_a_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="1"/>
<pin id="451" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cast_in_a "/>
</bind>
</comp>

<comp id="454" class="1005" name="cast_in_b_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="1"/>
<pin id="456" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cast_in_b "/>
</bind>
</comp>

<comp id="459" class="1005" name="C_addr_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="12" slack="7"/>
<pin id="461" dir="1" index="1" bw="12" slack="7"/>
</pin_list>
<bind>
<opset="C_addr "/>
</bind>
</comp>

<comp id="464" class="1005" name="sum_mult_addr_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="12" slack="1"/>
<pin id="466" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sum_mult_addr "/>
</bind>
</comp>

<comp id="470" class="1005" name="mult_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="1"/>
<pin id="472" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mult "/>
</bind>
</comp>

<comp id="476" class="1005" name="sum_mult_load_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="1"/>
<pin id="478" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_mult_load "/>
</bind>
</comp>

<comp id="481" class="1005" name="tmp_139_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="1"/>
<pin id="483" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_139 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="42" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="42" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="42" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="42" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="105" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="126"><net_src comp="8" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="123" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="12" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="14" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="16" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="186"><net_src comp="81" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="93" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="127" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="18" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="127" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="20" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="138" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="22" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="149" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="24" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="206" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="14" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="160" pin="4"/><net_sink comp="212" pin=2"/></net>

<net id="224"><net_src comp="200" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="10" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="138" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="10" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="206" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="220" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="226" pin="2"/><net_sink comp="232" pin=2"/></net>

<net id="244"><net_src comp="200" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="26" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="138" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="26" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="206" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="240" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="246" pin="2"/><net_sink comp="252" pin=2"/></net>

<net id="265"><net_src comp="206" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="200" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="138" pin="4"/><net_sink comp="260" pin=2"/></net>

<net id="272"><net_src comp="206" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="28" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="171" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="30" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="274" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="268" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="212" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="32" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="280" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="206" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="292" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="16" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="171" pin="4"/><net_sink comp="298" pin=2"/></net>

<net id="311"><net_src comp="280" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="286" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="212" pin="3"/><net_sink comp="306" pin=2"/></net>

<net id="318"><net_src comp="298" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="34" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="149" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="36" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="331"><net_src comp="206" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="36" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="320" pin="2"/><net_sink comp="326" pin=2"/></net>

<net id="346"><net_src comp="343" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="353"><net_src comp="350" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="363"><net_src comp="360" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="370"><net_src comp="354" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="44" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="357" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="373"><net_src comp="365" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="379"><net_src comp="337" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="38" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="347" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="382"><net_src comp="374" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="388"><net_src comp="340" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="40" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="334" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="391"><net_src comp="383" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="395"><net_src comp="188" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="194" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="404"><net_src comp="232" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="252" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="260" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="414"><net_src comp="409" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="415"><net_src comp="409" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="419"><net_src comp="298" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="421"><net_src comp="416" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="425"><net_src comp="306" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="428"><net_src comp="422" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="432"><net_src comp="314" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="437"><net_src comp="326" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="442"><net_src comp="74" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="447"><net_src comp="86" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="452"><net_src comp="81" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="457"><net_src comp="93" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="462"><net_src comp="98" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="467"><net_src comp="105" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="469"><net_src comp="464" pin="1"/><net_sink comp="111" pin=3"/></net>

<net id="473"><net_src comp="182" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="475"><net_src comp="470" pin="1"/><net_sink comp="111" pin=4"/></net>

<net id="479"><net_src comp="111" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="484"><net_src comp="178" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="111" pin=4"/></net>

<net id="486"><net_src comp="481" pin="1"/><net_sink comp="119" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {13 }
 - Input state : 
	Port: dut_matrix_multiply_alt2 : A | {3 4 }
	Port: dut_matrix_multiply_alt2 : B | {3 4 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten4 : 1
		indvar_flatten_next4 : 1
		stg_24 : 2
		k : 1
		exitcond_flatten : 1
		Row_assign_mid : 2
		tmp_mid1 : 2
		tmp2 : 1
		tmp_mid2 : 3
		tmp_mid1_28 : 2
		tmp_1 : 1
		tmp_mid2_29 : 3
		tmp_i_i_mid2_v : 2
		not_exitcond_flatten : 2
		exitcond : 1
		exitcond_mid : 2
		r : 3
		tmp_165 : 2
		Col_assign_mid2 : 2
		tmp_139_mid2 : 2
		stg_42 : 4
		stg_43 : 4
		c : 3
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 3
		tmp_s : 1
		tmp_166 : 1
		tmp_167 : 2
		tmp_184_cast : 3
		A_addr : 4
		cast_in_a : 5
		tmp_169 : 2
		tmp_186_cast : 3
		B_addr : 4
		cast_in_b : 5
	State 4
		mult : 1
	State 5
	State 6
		tmp_168 : 1
		tmp_170 : 2
		tmp_187_cast : 3
		C_addr : 4
		sum_mult_addr : 4
		sum_mult_load : 5
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		empty : 1
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   fadd   |          grp_fu_178         |    2    |   205   |   390   |
|----------|-----------------------------|---------|---------|---------|
|   fmul   |          grp_fu_182         |    3    |   143   |   321   |
|----------|-----------------------------|---------|---------|---------|
|          | indvar_flatten_next4_fu_194 |    0    |    0    |    22   |
|          |           k_fu_200          |    0    |    0    |    10   |
|    add   |           r_fu_286          |    0    |    0    |    5    |
|          |           c_fu_314          |    0    |    0    |    8    |
|          |   indvar_flatten_op_fu_320  |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|          |    Row_assign_mid_fu_212    |    0    |    0    |    5    |
|          |       tmp_mid2_fu_232       |    0    |    0    |    1    |
|          |      tmp_mid2_29_fu_252     |    0    |    0    |    1    |
|  select  |    tmp_i_i_mid2_v_fu_260    |    0    |    0    |    10   |
|          |    Col_assign_mid2_fu_298   |    0    |    0    |    8    |
|          |     tmp_139_mid2_fu_306     |    0    |    0    |    5    |
|          |  indvar_flatten_next_fu_326 |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|          |   exitcond_flatten4_fu_188  |    0    |    0    |    8    |
|          |   exitcond_flatten_fu_206   |    0    |    0    |    5    |
|          |       tmp_mid1_fu_220       |    0    |    0    |    4    |
|   icmp   |         tmp2_fu_226         |    0    |    0    |    4    |
|          |      tmp_mid1_28_fu_240     |    0    |    0    |    4    |
|          |         tmp_1_fu_246        |    0    |    0    |    4    |
|          |       exitcond_fu_274       |    0    |    0    |    3    |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_365         |    1    |    0    |    0    |
|  muladd  |          grp_fu_374         |    1    |    0    |    0    |
|          |          grp_fu_383         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|    xor   | not_exitcond_flatten_fu_268 |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|    and   |     exitcond_mid_fu_280     |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|    or    |        tmp_165_fu_292       |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|          |  tmp_i_i_mid2_cast2_fu_334  |    0    |    0    |    0    |
|          |   tmp_i_i_mid2_cast_fu_337  |    0    |    0    |    0    |
|          |   tmp_139_mid2_cast_fu_340  |    0    |    0    |    0    |
|   zext   |     tmp_i_i4_cast_fu_347    |    0    |    0    |    0    |
|          |     tmp_186_cast_fu_350     |    0    |    0    |    0    |
|          |  tmp_139_mid2_cast1_fu_354  |    0    |    0    |    0    |
|          |    tmp_i_i4_cast2_fu_357    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   sext   |     tmp_184_cast_fu_343     |    0    |    0    |    0    |
|          |     tmp_187_cast_fu_360     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    8    |   348   |   847   |
|----------|-----------------------------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |
+--------+--------+--------+--------+
|sum_mult|    8   |    0   |    0   |
+--------+--------+--------+--------+
|  Total |    8   |    0   |    0   |
+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|       A_addr_reg_439       |   14   |
|       B_addr_reg_444       |   18   |
|       C_addr_reg_459       |   12   |
|    Col_assign_3_reg_134    |   10   |
|   Col_assign_mid2_reg_416  |    8   |
|     Col_assign_reg_167     |    8   |
|     Row_assign_reg_156     |    5   |
|          c_reg_429         |    8   |
|      cast_in_a_reg_449     |   32   |
|      cast_in_b_reg_454     |   32   |
|  exitcond_flatten4_reg_392 |    1   |
|   indvar_flatten4_reg_123  |   22   |
|indvar_flatten_next4_reg_396|   22   |
| indvar_flatten_next_reg_434|   13   |
|   indvar_flatten_reg_145   |   13   |
|        mult_reg_470        |   32   |
|    sum_mult_addr_reg_464   |   12   |
|    sum_mult_load_reg_476   |   32   |
|    tmp_139_mid2_reg_422    |    5   |
|       tmp_139_reg_481      |   32   |
|   tmp_i_i_mid2_v_reg_409   |   10   |
|     tmp_mid2_29_reg_405    |    1   |
|      tmp_mid2_reg_401      |    1   |
+----------------------------+--------+
|            Total           |   343  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_81 |  p0  |   2  |  14  |   28   ||    14   |
|  grp_access_fu_93 |  p0  |   2  |  18  |   36   ||    18   |
| grp_access_fu_111 |  p0  |   2  |  12  |   24   ||    12   |
| grp_access_fu_111 |  p4  |   2  |  32  |   64   ||    32   |
|     grp_fu_182    |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_182    |  p1  |   2  |  32  |   64   ||    32   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   280  ||  9.426  ||   140   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    8   |    -   |   348  |   847  |
|   Memory  |    8   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    9   |    -   |   140  |
|  Register |    -   |    -   |    -   |   343  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    8   |    8   |    9   |   691  |   987  |
+-----------+--------+--------+--------+--------+--------+
