// Seed: 3131322649
module module_0 (
    input  wor   id_0,
    output uwire id_1,
    output uwire id_2
);
  assign id_2 = 1 ? 1 : id_0;
  wire id_4;
endmodule
module module_1 (
    output logic id_0,
    input tri1 id_1,
    input tri id_2,
    input wand id_3,
    input supply0 id_4,
    input wand id_5,
    input wor id_6,
    output wire id_7,
    input supply1 id_8,
    output tri1 id_9
);
  wire id_11;
  wire id_12;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_9
  );
  always @(posedge 1'b0) id_0 = #1 1;
endmodule
