# EPC-Gen2-RFID-Tag-Baseband-Processor
EPC Radio-Frequency Identity Protocols Generation-2 RFID :  
http://www.gs1.org/sites/default/files/docs/epc/Gen2_Protocol_Standard.pdf

GitHub repository :  
https://github.com/Gurint/EPC-Gen2-RFID-Tag-Baseband-Processor

## Introduction
A low-cost low-power baseband processor for EPC Gen-2 UHF RFID Tag
- Verilog language
- synthesized by Synopsys Design Compiler 
- apr by Synopsys IC Compiler
- operated in the lowest frequency (refer to FM0 and Miller Encoder/Decoder)
- clock gating
- operand isolation
- need a memory (in my case, I use a ROM)

## Modules  
<table>
  <tr>
    <td>NAME</td> <td>DESCRIPTION</td> 
  </tr>
</table>
