/*
###############################################################
#  Generated by:      Cadence Innovus 18.13-s088_1
#  OS:                Linux x86_64(Host ID zxp007.u-aizu.ac.jp)
#  Generated on:      Fri Nov 17 16:19:00 2023
#  Design:            detector110
#  Command:           saveNetlist ./output_files/detector110.v
###############################################################
*/
// Generated by Cadence Genus(TM) Synthesis Solution 18.13-s027_1
// Generated on: Nov 17 2023 14:56:26 JST (Nov 17 2023 05:56:26 UTC)
// Verification Directory fv/detector110 
module detector110 (
	a, 
	clk, 
	reset, 
	w);
   input a;
   input clk;
   input reset;
   output w;

   // Internal wires
   wire [1:0] state;
   wire UNCONNECTED;
   wire n_0;
   wire n_2;
   wire n_3;
   wire n_4;
   wire n_5;
   wire n_6;
   wire n_7;
   wire n_8;

   DFF_X1 \state_reg[0]  (.D(n_7),
	.CK(clk),
	.Q(state[0]),
	.QN(n_3));
   DFF_X1 \state_reg[1]  (.D(n_8),
	.CK(clk),
	.Q(state[1]),
	.QN(UNCONNECTED));
   OAI21_X1 g218 (.A(n_6),
	.B1(n_5),
	.B2(n_3),
	.ZN(n_8));
   OAI222_X1 g217 (.A1(n_6),
	.A2(a),
	.B1(n_5),
	.B2(state[0]),
	.C1(n_0),
	.C2(n_4),
	.ZN(n_7));
   OR2_X1 g219 (.A1(state[1]),
	.A2(n_4),
	.ZN(n_5));
   NAND3_X1 g220 (.A1(state[1]),
	.A2(n_3),
	.A3(n_2),
	.ZN(n_6));
   NAND2_X1 g221 (.A1(n_2),
	.A2(a),
	.ZN(n_4));
   INV_X1 g222 (.A(n_0),
	.ZN(w));
   NAND2_X1 g223 (.A1(state[1]),
	.A2(state[0]),
	.ZN(n_0));
   INV_X1 g224 (.A(reset),
	.ZN(n_2));
endmodule

