/home/jazouani/llvm/build/Release+Asserts/bin/llc < /home/jazouani/llvm/llvm-3.2/test/CodeGen/CellSPU/vecinsert.ll -march=cellspu > /home/jazouani/llvm/build/test/CodeGen/CellSPU/Output/vecinsert.ll.tmp1.s &&
grep cbd     /home/jazouani/llvm/build/test/CodeGen/CellSPU/Output/vecinsert.ll.tmp1.s | /home/jazouani/llvm/build/Release+Asserts/bin/count 5 &&
grep chd     /home/jazouani/llvm/build/test/CodeGen/CellSPU/Output/vecinsert.ll.tmp1.s | /home/jazouani/llvm/build/Release+Asserts/bin/count 5 &&
grep cwd     /home/jazouani/llvm/build/test/CodeGen/CellSPU/Output/vecinsert.ll.tmp1.s | /home/jazouani/llvm/build/Release+Asserts/bin/count 11 &&
grep -w il   /home/jazouani/llvm/build/test/CodeGen/CellSPU/Output/vecinsert.ll.tmp1.s | /home/jazouani/llvm/build/Release+Asserts/bin/count 5 &&
grep -w ilh  /home/jazouani/llvm/build/test/CodeGen/CellSPU/Output/vecinsert.ll.tmp1.s | /home/jazouani/llvm/build/Release+Asserts/bin/count 6 &&
grep iohl    /home/jazouani/llvm/build/test/CodeGen/CellSPU/Output/vecinsert.ll.tmp1.s | /home/jazouani/llvm/build/Release+Asserts/bin/count 1 &&
grep ilhu    /home/jazouani/llvm/build/test/CodeGen/CellSPU/Output/vecinsert.ll.tmp1.s | /home/jazouani/llvm/build/Release+Asserts/bin/count 4 &&
grep shufb   /home/jazouani/llvm/build/test/CodeGen/CellSPU/Output/vecinsert.ll.tmp1.s | /home/jazouani/llvm/build/Release+Asserts/bin/count 27 &&
grep 17219   /home/jazouani/llvm/build/test/CodeGen/CellSPU/Output/vecinsert.ll.tmp1.s | /home/jazouani/llvm/build/Release+Asserts/bin/count 1 &&
grep 22598   /home/jazouani/llvm/build/test/CodeGen/CellSPU/Output/vecinsert.ll.tmp1.s | /home/jazouani/llvm/build/Release+Asserts/bin/count 1 &&
grep -- -39  /home/jazouani/llvm/build/test/CodeGen/CellSPU/Output/vecinsert.ll.tmp1.s | /home/jazouani/llvm/build/Release+Asserts/bin/count 1 &&
grep    24   /home/jazouani/llvm/build/test/CodeGen/CellSPU/Output/vecinsert.ll.tmp1.s | /home/jazouani/llvm/build/Release+Asserts/bin/count 1 &&
grep  1159   /home/jazouani/llvm/build/test/CodeGen/CellSPU/Output/vecinsert.ll.tmp1.s | /home/jazouani/llvm/build/Release+Asserts/bin/count 1 &&
/home/jazouani/llvm/build/Release+Asserts/bin/FileCheck /home/jazouani/llvm/llvm-3.2/test/CodeGen/CellSPU/vecinsert.ll < /home/jazouani/llvm/build/test/CodeGen/CellSPU/Output/vecinsert.ll.tmp1.s
