//
// Verilog Module mopshub_lib.verilog_sys_conv
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 18:44:44 07/06/21
//
// using Mentor Graphics HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module verilog_sys_conv (clk,in, out);
  input clk;
  input in;
  output out;
integer  in;
reg [31:0] out;
always @(posedge clk)
  assign out = in;
endmodule
