

HI-TECH Software Macro Assembler (PSoC MCU) V9.61PL6
                                                                                                           Fri May 25 15:05:14 2012


     1                          ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     2                          ;;;
     3                          ;;;  M8C.INC -- Microcontroller Device System Declarations
     4                          ;;;
     5                          ;;;  Copyright (c) Cypress Semiconductor 2012. All Rights Reserved.
     6                          ;;;
     7                          ;;;  This file provides address constants, bit field masks and a set of macro
     8                          ;;;  facilities for the Cypress Semiconductor CY8C21020 Microcontroller devices.
     9                          ;;;
    10                          ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    11                          
    12                          ;;=============================================================================
    13                          ;; Definition of abbreviations used in the descriptions below
    14                          ;;  (RW)   The register or bit supports reads and writes
    15                          ;;  (W)    The register or bit is write-only
    16                          ;;  (R)    The register or bit is read-only
    17                          ;;  (#)    Access to the register is bit specific (see the family datasheet)
    18                          ;;  (RC)   The register or bit can be read, but writing a 0 will clear it,
    19                          ;;         writing a 1 will have no effect.
    20                          ;;=============================================================================
    21                          
    22                          ;;=============================================================================
    23                          ;;      System Registers
    24                          ;;=============================================================================
    25                          
    26                          ;----------------------------
    27                          ;  Flag Register Bit Fields
    28                          ;----------------------------
    29  0010                    FLAG_XIO_MASK:     equ 10h     ; I/O Bank select for register space
    30  0008                    FLAG_SUPER:        equ 08h     ; Supervisor Mode
    31  0004                    FLAG_CARRY:        equ 04h     ; Carry Condition Flag
    32  0002                    FLAG_ZERO:         equ 02h     ; Zero  Condition Flag
    33  0001                    FLAG_GLOBAL_IE:    equ 01h     ; Glogal Interrupt Enable
    34                          
    35                          
    36                          ;;=============================================================================
    37                          ;;      Register Space, Bank 0
    38                          ;;=============================================================================
    39                          
    40                          ;------------------------------------------------
    41                          ;  Port Registers
    42                          ;  Note: Also see this address range in Bank 1.
    43                          ;------------------------------------------------
    44                          ; Port 0
    45  0000                    PRT0DR:       equ 00h          ; Port 0 Data Register                     (RW)
    46  0001                    PRT0IE:       equ 01h          ; Port 0 Interrupt Enable Register         (RW)
    47  0002                    PRT0GS:       equ 02h          ; Port 0 Global Select Register            (RW)
    48  0003                    PRT0DM2:      equ 03h          ; Port 0 Drive Mode 2                      (RW)
    49                          ; Port 1
    50  0004                    PRT1DR:       equ 04h          ; Port 1 Data Register                     (RW)
    51  0005                    PRT1IE:       equ 05h          ; Port 1 Interrupt Enable Register         (RW)
    52  0006                    PRT1GS:       equ 06h          ; Port 1 Global Select Register            (RW)
    53  0007                    PRT1DM2:      equ 07h          ; Port 1 Drive Mode 2                      (RW)
    54                          
    55                          ;------------------------------------------------
    56                          ;  Digital PSoC(tm) block Registers
    57                          ;  Note: Also see this address range in Bank 1.
    58                          ;------------------------------------------------
    59                          ; Digital PSoC block 00, Basic Type B
    60  0020                    DBB00DR0:     equ 20h          ; data register 0                          (#)
    61  0021                    DBB00DR1:     equ 21h          ; data register 1                          (W)
    62  0022                    DBB00DR2:     equ 22h          ; data register 2                          (RW)
    63  0023                    DBB00CR0:     equ 23h          ; control & status register 0              (#)
    64                          
    65                          ; Digital PSoC block 01, Basic Type B
    66  0024                    DBB01DR0:     equ 24h          ; data register 0                          (#)
    67  0025                    DBB01DR1:     equ 25h          ; data register 1                          (W)
    68  0026                    DBB01DR2:     equ 26h          ; data register 2                          (RW)
    69  0027                    DBB01CR0:     equ 27h          ; control & status register 0              (#)
    70                          
    71                          ; Digital PSoC block 02, Communications Type B
    72  0028                    DCB02DR0:     equ 28h          ; data register 0                          (#)
    73  0029                    DCB02DR1:     equ 29h          ; data register 1                          (W)
    74  002A                    DCB02DR2:     equ 2Ah          ; data register 2                          (RW)
    75  002B                    DCB02CR0:     equ 2Bh          ; control & status register 0              (#)
    76                          
    77                          ; Digital PSoC block 03, Communications Type B
    78  002C                    DCB03DR0:     equ 2Ch          ; data register 0                          (#)
    79  002D                    DCB03DR1:     equ 2Dh          ; data register 1                          (W)
    80  002E                    DCB03DR2:     equ 2Eh          ; data register 2                          (RW)
    81  002F                    DCB03CR0:     equ 2Fh          ; control & status register 0              (#)
    82                          
    83                          ;-------------------------------------
    84                          ;  Analog Control Registers
    85                          ;-------------------------------------
    86  0060                    AMX_IN:       equ 60h          ; Analog Input Multiplexor Control         (RW)
    87  000C                    AMX_IN_ACI1:          equ 0Ch    ; MASK: column 1 input mux
    88  0003                    AMX_IN_ACI0:          equ 03h    ; MASK: column 0 input mux
    89                          
    90  0062                    PWM_CR:       equ 62h          ; Pulse-Width Modulator Control
    91  0038                    PWM_CR_HIGH:          equ 38h    ; MASK: PWM high time
    92  0006                    PWM_CR_LOW:           equ 06h	 ; MASK: PWM low time
    93  0001                    PWM_CR_EN:            equ 01h	 ; MASK: Enable/Disable PWM function
    94                          
    95  0064                    CMP_CR0:      equ 64h          ; Analog Comparator Bus Register           (#)
    96  0020                    CMP_CR0_COMP1:        equ 20h    ; MASK: Column 1 comparator state        (R)
    97  0010                    CMP_CR0_COMP0:        equ 10h    ; MASK: Column 0 comparator state        (R)
    98  0002                    CMP_CR0_AINT1:        equ 02h    ; MASK: Column 1 interrupt source        (RW)
    99  0001                    CMP_CR0_AINT0:        equ 01h    ; MASK: Column 0 interrupt source        (RW)
   100                          
   101  0066                    CMP_CR1:      equ 66h          ; Analog Comparator Bus 1 Register         (RW)
   102  0020                    CMP_CR1_CLDIS1:       equ 20h    ; MASK: Column 1 comparator synch enable
   103  0010                    CMP_CR1_CLDIS0:	      equ 10h    ; MASK: Column 0 comparator synch enable
   104                          
   105  0068                    ADC0_CR:      equ 68h          ; Analog Column 0 Configuration
   106  0080                    ADC0_CR_CMPST:        equ 80h    ;
   107  0040                    ADC0_CR_LOREN:        equ 40h    ;
   108  0020                    ADC0_CR_SHEN:         equ 20h    ;
   109  0008                    ADC0_CR_CBSRC:        equ 08h    ;
   110  0004                    ADC0_CR_ADCM:         equ 04h    ;
   111  0001                    ADC0_CR_EN:	          equ 01h    ;
   112                          
   113  0069                    ADC1_CR:      equ 69h          ; Analog Column 1 Configuration
   114  0080                    ADC1_CR_CMPST:        equ 80h    ;
   115  0040                    ADC1_CR_LOREN:        equ 40h    ;
   116  0020                    ADC1_CR_SHEN:         equ 20h    ;
   117  0008                    ADC1_CR_CBSRC:        equ 08h    ;
   118  0004                    ADC1_CR_ADCM:         equ 04h    ;
   119  0001                    ADC1_CR_EN:	          equ 01h    ;
   120                          
   121                          ; Continuous Time PSoC block Type E Row 0 Col 0
   122  0072                    ACE00CR1:     equ 72h          ; Control register 1                       (RW)
   123  0073                    ACE00CR2:     equ 73h          ; Control register 2                       (RW)
   124                          
   125                          ; Continuous Time PSoC block Type E Row 0 Col 1
   126  0076                    ACE01CR1:     equ 76h          ; Control register 1                       (RW)
   127  0077                    ACE01CR2:     equ 77h          ; Control register 2                       (RW)
   128                          
   129                          ; Switched Cap PSoC blockType E Row 1 Col 0
   130  0080                    ASE10CR0:     equ 80h          ; Control register 0                       (RW)
   131                          
   132                          ; Switched Cap PSoC blockType E Row 1 Col 1
   133  0084                    ASE11CR0:     equ 84h          ; Control register 0                       (RW)
   134                          
   135                          ;-----------------------------------------------
   136                          ;  Global General Purpose Data Registers
   137                          ;-----------------------------------------------
   138  006C                    TMP_DR0:      equ 6Ch          ; Temporary Data Register 0                (RW)
   139  006D                    TMP_DR1:      equ 6Dh          ; Temporary Data Register 1                (RW)
   140  006E                    TMP_DR2:      equ 6Eh          ; Temporary Data Register 2                (RW)
   141  006F                    TMP_DR3:      equ 6Fh          ; Temporary Data Register 3                (RW)
   142                          
   143                          ;------------------------------------------------
   144                          ;  Row Digital Interconnects
   145                          ;
   146                          ;  Note: the following registers are mapped into
   147                          ;  both register bank 0 AND register bank 1.
   148                          ;------------------------------------------------
   149                          
   150  00B0                    RDI0RI:       equ 0B0h          ; Row Digital Interconnect Row 0 Input Reg (RW)
   151  00B1                    RDI0SYN:      equ 0B1h          ; Row Digital Interconnect Row 0 Sync Reg  (RW)
   152  00B2                    RDI0IS:       equ 0B2h          ; Row 0 Input Select Register              (RW)
   153  00B3                    RDI0LT0:      equ 0B3h          ; Row 0 Look Up Table Register 0           (RW)
   154  00B4                    RDI0LT1:      equ 0B4h          ; Row 0 Look Up Table Register 1           (RW)
   155  00B5                    RDI0RO0:      equ 0B5h          ; Row 0 Output Register 0                  (RW)
   156  00B6                    RDI0RO1:      equ 0B6h          ; Row 0 Output Register 1                  (RW)
   157                          
   158                          
   159                          ;------------------------------------------------
   160                          ;  I2C Configuration Registers
   161                          ;------------------------------------------------
   162  00D6                    I2C_CFG:      equ 0D6h          ; I2C Configuration Register               (RW)
   163  0040                    I2C_CFG_PINSEL:         equ 40h  ; MASK: Select P1[0] and P1[1] for I2C
   164  0020                    I2C_CFG_BUSERR_IE:      equ 20h  ; MASK: Enable interrupt on Bus Error
   165  0010                    I2C_CFG_STOP_IE:        equ 10h  ; MASK: Enable interrupt on Stop
   166  0000                    I2C_CFG_CLK_RATE_100K:  equ 00h  ; MASK: I2C clock set at 100K
   167  0004                    I2C_CFG_CLK_RATE_400K:  equ 04h  ; MASK: I2C clock set at 400K
   168  0008                    I2C_CFG_CLK_RATE_50K:   equ 08h  ; MASK: I2C clock set at 50K
   169  000C                    I2C_CFG_CLK_RATE:       equ 0Ch  ; MASK: I2C clock rate setting mask
   170  0002                    I2C_CFG_PSELECT_MASTER: equ 02h  ; MASK: Enable I2C Master
   171  0001                    I2C_CFG_PSELECT_SLAVE:  equ 01h  ; MASK: Enable I2C Slave
   172                          
   173  00D7                    I2C_SCR:      equ 0D7h          ; I2C Status and Control Register          (#)
   174  0080                    I2C_SCR_BUSERR:        equ 80h   ; MASK: I2C Bus Error detected           (RC)
   175  0040                    I2C_SCR_LOSTARB:       equ 40h   ; MASK: I2C Arbitration lost             (RC)
   176  0020                    I2C_SCR_STOP:          equ 20h   ; MASK: I2C Stop detected                (RC)
   177  0010                    I2C_SCR_ACK:           equ 10h   ; MASK: ACK the last byte                (RW)
   178  0008                    I2C_SCR_ADDR:          equ 08h   ; MASK: Address rcv'd is Slave address   (RC)
   179  0004                    I2C_SCR_XMIT:          equ 04h   ; MASK: Set transfer to tranmit mode     (RW)
   180  0002                    I2C_SCR_LRB:           equ 02h   ; MASK: Last recieved bit                (RC)
   181  0001                    I2C_SCR_BYTECOMPLETE:  equ 01h   ; MASK: Transfer of byte complete        (RC)
   182                          
   183  00D8                    I2C_DR:       equ 0D8h          ; I2C Data Register                        (RW)
   184                          
   185  00D9                    I2C_MSCR:     equ 0D9h          ; I2C Master Status and Control Register   (#)
   186  0008                    I2C_MSCR_BUSY:         equ 08h   ; MASK: I2C Busy (Start detected)        (R)
   187  0004                    I2C_MSCR_MODE:         equ 04h   ; MASK: Start has been generated         (R)
   188  0002                    I2C_MSCR_RESTART:      equ 02h   ; MASK: Generate a Restart condition     (RW)
   189  0001                    I2C_MSCR_START:        equ 01h   ; MASK: Generate a Start condition       (RW)
   190                          
   191                          ;------------------------------------------------
   192                          ;  System and Global Resource Registers
   193                          ;------------------------------------------------
   194  00DA                    INT_CLR0:     equ 0DAh          ; Interrupt Clear Register 0               (RW)
   195                                                         ; Use INT_MSK0 bit field masks
   196  00DB                    INT_CLR1:     equ 0DBh          ; Interrupt Clear Register 1               (RW)
   197                                                         ; Use INT_MSK1 bit field masks
   198  00DD                    INT_CLR3:     equ 0DDh          ; Interrupt Clear Register 3               (RW)
   199                                                         ; Use INT_MSK3 bit field masks
   200                          
   201  00DE                    INT_MSK3:     equ 0DEh          ; I2C and Software Mask Register           (RW)
   202  0080                    INT_MSK3_ENSWINT:          equ 80h ; MASK: enable/disable SW interrupt
   203  0001                    INT_MSK3_I2C:              equ 01h ; MASK: enable/disable I2C interrupt
   204                          
   205  00E0                    INT_MSK0:     equ 0E0h          ; General Interrupt Mask Register          (RW)
   206  0080                    INT_MSK0_VC3:              equ 80h ; MASK: enable/disable VC3 interrupt
   207  0040                    INT_MSK0_SLEEP:            equ 40h ; MASK: enable/disable sleep interrupt
   208  0020                    INT_MSK0_GPIO:             equ 20h ; MASK: enable/disable GPIO  interrupt
   209  0004                    INT_MSK0_ACOLUMN_1:        equ 04h ; MASK: enable/disable Analog col 1 interrupt
   210  0002                    INT_MSK0_ACOLUMN_0:        equ 02h ; MASK: enable/disable Analog col 0 interrupt
   211  0001                    INT_MSK0_VOLTAGE_MONITOR:  equ 01h ; MASK: enable/disable Volts interrupt
   212                          
   213  00E1                    INT_MSK1:     equ 0E1h          ; Digital PSoC block Mask Register         (RW)
   214  0008                    INT_MSK1_DCB03:            equ 08h ; MASK: enable/disable DCB03 block interrupt
   215  0004                    INT_MSK1_DCB02:            equ 04h ; MASK: enable/disable DCB02 block interrupt
   216  0002                    INT_MSK1_DBB01:            equ 02h ; MASK: enable/disable DBB01 block interrupt
   217  0001                    INT_MSK1_DBB00:            equ 01h ; MASK: enable/disable DBB00 block interrupt
   218                          
   219  00E2                    INT_VC:       equ 0E2h          ; Interrupt vector register                (RC)
   220  00E3                    RES_WDT:      equ 0E3h          ; Watch Dog Timer Register                 (W)
   221                          
   222                          ; DECIMATOR Control Registers
   223  00E6                    DEC_CR0:      equ 0E6h          ; Data Control Register 0                  (RW)
   224  00E7                    DEC_CR1:      equ 0E7h          ; Data Control Register 1                  (RW)
   225                          
   226                          ;------------------------------------------------------
   227                          ;  System Status and Control Registers
   228                          ;
   229                          ;  Note: The following registers are mapped into both
   230                          ;        register bank 0 AND register bank 1.
   231                          ;------------------------------------------------------
   232  00F7                    CPU_F:        equ 0F7h          ; CPU Flag Register Access                 (RO)
   233                                                             ; Use FLAG_ masks defined at top of file
   234                          
   235  00FE                    CPU_SCR1:     equ 0FEh          ; CPU Status and Control Register #1       (#)
   236  0080                    CPU_SCR1_IRESS:         equ 80h    ; MASK: flag, Internal Reset Status bit
   237  0010                    CPU_SCR1_SLIMO:         equ 10h	   ; MASK: Slow IMO (internal main osc) enable
   238  0008                    CPU_SCR1_ECO_ALWD_WR:   equ 08h    ; MASK: flag, ECO allowed has been written
   239  0004                    CPU_SCR1_ECO_ALLOWED:   equ 04h    ; MASK: ECO allowed to be enabled
   240  0001                    CPU_SCR1_IRAMDIS:       equ 01h    ; MASK: Disable RAM initialization on WDR
   241                          
   242  00FF                    CPU_SCR0:     equ 0FFh          ; CPU Status and Control Register #2       (#)
   243  0080                    CPU_SCR0_GIE_MASK:      equ 80h    ; MASK: Global Interrupt Enable shadow
   244  0020                    CPU_SCR0_WDRS_MASK:     equ 20h    ; MASK: Watch Dog Timer Reset
   245  0010                    CPU_SCR0_PORS_MASK:     equ 10h    ; MASK: power-on reset bit PORS
   246  0008                    CPU_SCR0_SLEEP_MASK:    equ 08h    ; MASK: Enable Sleep
   247  0001                    CPU_SCR0_STOP_MASK:     equ 01h    ; MASK: Halt CPU bit
   248                          
   249                          
   250                          ;;=============================================================================
   251                          ;;      Register Space, Bank 1
   252                          ;;=============================================================================
   253                          
   254                          ;------------------------------------------------
   255                          ;  Port Registers
   256                          ;  Note: Also see this address range in Bank 0.
   257                          ;------------------------------------------------
   258                          ; Port 0
   259  0000                    PRT0DM0:      equ 00h          ; Port 0 Drive Mode 0                      (RW)
   260  0001                    PRT0DM1:      equ 01h          ; Port 0 Drive Mode 1                      (RW)
   261  0002                    PRT0IC0:      equ 02h          ; Port 0 Interrupt Control 0               (RW)
   262  0003                    PRT0IC1:      equ 03h          ; Port 0 Interrupt Control 1               (RW)
   263                          
   264                          ; Port 1
   265  0004                    PRT1DM0:      equ 04h          ; Port 1 Drive Mode 0                      (RW)
   266  0005                    PRT1DM1:      equ 05h          ; Port 1 Drive Mode 1                      (RW)
   267  0006                    PRT1IC0:      equ 06h          ; Port 1 Interrupt Control 0               (RW)
   268  0007                    PRT1IC1:      equ 07h          ; Port 1 Interrupt Control 1               (RW)
   269                          
   270                          ;------------------------------------------------
   271                          ;  Digital PSoC(tm) block Registers
   272                          ;  Note: Also see this address range in Bank 0.
   273                          ;------------------------------------------------
   274                          
   275                          ; Digital PSoC block 00, Basic Type B
   276  0020                    DBB00FN:      equ 20h          ; Function Register                        (RW)
   277  0021                    DBB00IN:      equ 21h          ;    Input Register                        (RW)
   278  0022                    DBB00OU:      equ 22h          ;   Output Register                        (RW)
   279                          
   280                          ; Digital PSoC block 01, Basic Type B
   281  0024                    DBB01FN:      equ 24h          ; Function Register                        (RW)
   282  0025                    DBB01IN:      equ 25h          ;    Input Register                        (RW)
   283+ 0026                    DBB01OU:      equ 26h          ;   Output Register                        (RW)
   284                          
   285                          ; Digital PSoC block 02, Communications Type B
   286  0028                    DCB02FN:      equ 28h          ; Function Register                        (RW)
   287  0029                    DCB02IN:      equ 29h          ;    Input Register                        (RW)
   288  002A                    DCB02OU:      equ 2Ah          ;   Output Register                        (RW)
   289                          
   290                          ; Digital PSoC block 03, Communications Type B
   291  002C                    DCB03FN:      equ 2Ch          ; Function Register                        (RW)
   292  002D                    DCB03IN:      equ 2Dh          ;    Input Register                        (RW)
   293  002E                    DCB03OU:      equ 2Eh          ;   Output Register                        (RW)
   294                          
   295                          ;------------------------------------------------
   296                          ;  System and Global Resource Registers
   297                          ;  Note: Also see this address range in Bank 0.
   298                          ;------------------------------------------------
   299                          
   300  0060                    CLK_CR0:      equ 60h          ; Analog Column Clock Select Register 0    (RW)
   301  000C                    CLK_CR0_ACOLUMN_1:    equ 0Ch    ; MASK: Specify clock for analog cloumn
   302  0003                    CLK_CR0_ACOLUMN_0:    equ 03h    ; MASK: Specify clock for analog cloumn
   303                          
   304  0061                    CLK_CR1:      equ 61h          ; Analog Clock Source Select Register 1    (RW)
   305  0018                    CLK_CR1_ACLK1:        equ 18h    ; MASK: Digital PSoC block for analog source
   306  0003                    CLK_CR1_ACLK0:        equ 03h    ; MASK: Digital PSoC block for analog source
   307                          
   308  0062                    ABF_CR0:      equ 62h          ; Analog Output Buffer Control Register 0  (RW)
   309  0080                    ABF_CR0_ACOL1MUX:     equ 80h    ; MASK: Analog Column 1 Mux control
   310                          
   311  0063                    AMD_CR0:      equ 63h          ; Analog Modulator Control Register 0      (RW)
   312  000F                    AMD_CR0_AMOD0:        equ 0Fh    ; MASK: Modulation source for analog column 1
   313                          
   314  0064                    CMP_GO_EN:    equ 64h          ; Comparator Bus To Global Out Enable      (RW)
   315  0080                    CMP_GO_EN_GOO5:       equ 80h    ; MASK: Selected Col 1 signal to GOO5
   316  0040                    CMP_GO_EN_GOO1:       equ 40h    ; MASK: Selected Col 1 signal to GOO1
   317  0030                    CMP_GO_EN_SEL1:       equ 30h    ; MASK: Column 1 Signal Select
   318  0008                    CMP_GO_EN_GOO4:       equ 08h    ; MASK: Selected Col 0 signal to GOO4
   319  0004                    CMP_GO_EN_GOO0:       equ 04h    ; MASK: Selected Col 0 signal to GOO0
   320  0003                    CMP_GO_EN_SEL0:       equ 03h    ; MASK: Column 0 Signal Select
   321                          
   322  0066                    AMD_CR1:      equ 66h          ; Analog Modulator Control Register 1      (RW)
   323  000F                    AMD_CR1_AMOD1:        equ 0Fh    ; MASK: Modulation ctrl for analog column 1
   324                          
   325  0067                    ALT_CR0:      equ 67h          ; Analog Look Up Table (LUT) Register 0    (RW)
   326  00F0                    ALT_CR0_LUT1:         equ 0F0h    ; MASK: Look up table 1 selection
   327  000F                    ALT_CR0_LUT0:         equ 0Fh    ; MASK: Look up table 0 selection
   328                          
   329  006B                    CLK_CR3:      equ 6Bh          ; Analog Clock Source Control Register 3   (RW)
   330  0040                    CLK_CR3_SYS1:         equ 40h    ; MASK: Analog Clock 1 selection
   331  0030                    CLK_CR3_DIVCLK1:      equ 30h    ; MASK: Analog Clock 1 divider
   332  0004                    CLK_CR3_SYS0:         equ 04h    ; MASK: Analog Clock 0 selection
   333  0003                    CLK_CR3_DIVCLK0:      equ 03h    ; MASK: Analog Clock 0 divider
   334                          
   335                          ;------------------------------------------------
   336                          ;  Global Digital Interconnects
   337                          ;------------------------------------------------
   338                          
   339  00D0                    GDI_O_IN:     equ 0D0h          ; Global Dig Interconnect Odd Inputs Reg   (RW)
   340  00D1                    GDI_E_IN:     equ 0D1h          ; Global Dig Interconnect Even Inputs Reg  (RW)
   341  00D2                    GDI_O_OU:     equ 0D2h          ; Global Dig Interconnect Odd Outputs Reg  (RW)
   342  00D3                    GDI_E_OU:     equ 0D3h          ; Global Dig Interconnect Even Outputs Reg (RW)
   343                          
   344                          ;------------------------------------------------
   345                          ;  Clock and System Control Registers
   346                          ;------------------------------------------------
   347                          
   348  00DD                    OSC_GO_EN:    equ 0DDh          ; Oscillator to Global Outputs Enable Register (RW)
   349  0080                    OSC_GO_EN_SLPINT:      equ 80h	 ; Enable Sleep Timer onto GOE[7]
   350  0040                    OSC_GO_EN_VC3:         equ 40h    ; Enable VC3 onto GOE[6]
   351  0020                    OSC_GO_EN_VC2:         equ 20h    ; Enable VC2 onto GOE[5]
   352  0010                    OSC_GO_EN_VC1:         equ 10h    ; Enable VC1 onto GOE[4]
   353  0008                    OSC_GO_EN_SYSCLKX2:    equ 08h    ; Enable 2X SysClk onto GOE[3]
   354  0004                    OSC_GO_EN_SYSCLK:      equ 04h    ; Enable 1X SysClk onto GOE[2]
   355  0002                    OSC_GO_EN_CLK24M:      equ 02h    ; Enable 24 MHz clock onto GOE[1]
   356  0001                    OSC_GO_EN_CLK32K:      equ 01h    ; Enable 32 kHz clock onto GOE[0]
   357                          
   358  00DE                    OSC_CR4:      equ 0DEh          ; Oscillator Control Register 4            (RW)
   359  0003                    OSC_CR4_VC3SEL:       equ 03h    ; MASK: System VC3 Clock source
   360                          
   361  00DF                    OSC_CR3:      equ 0DFh          ; Oscillator Control Register 3            (RW)
   362                          
   363  00E0                    OSC_CR0:      equ 0E0h          ; System Oscillator Control Register 0     (RW)
   364  0080                    OSC_CR0_32K_SELECT:   equ 80h    ; MASK: Enable/Disable External XTAL Osc
   365  0040                    OSC_CR0_PLL_MODE:     equ 40h    ; MASK: Enable/Disable PLL
   366  0020                    OSC_CR0_NO_BUZZ:      equ 20h    ; MASK: Bandgap always powered/BUZZ bandgap
   367  0018                    OSC_CR0_SLEEP:        equ 18h    ; MASK: Set Sleep timer freq/period
   368  0000                    OSC_CR0_SLEEP_512Hz:  equ 00h    ;     Set sleep bits for 1.95ms period
   369  0008                    OSC_CR0_SLEEP_64Hz:   equ 08h    ;     Set sleep bits for 15.6ms period
   370  0010                    OSC_CR0_SLEEP_8Hz:    equ 10h    ;     Set sleep bits for 125ms period
   371  0018                    OSC_CR0_SLEEP_1Hz:    equ 18h    ;     Set sleep bits for 1 sec period
   372  0007                    OSC_CR0_CPU:          equ 07h    ; MASK: Set CPU Frequency
   373  0000                    OSC_CR0_CPU_3MHz:     equ 00h    ;     set CPU Freq bits for 3MHz Operation
   374  0001                    OSC_CR0_CPU_6MHz:     equ 01h    ;     set CPU Freq bits for 6MHz Operation
   375  0002                    OSC_CR0_CPU_12MHz:    equ 02h    ;     set CPU Freq bits for 12MHz Operation
   376  0003                    OSC_CR0_CPU_24MHz:    equ 03h    ;     set CPU Freq bits for 24MHz Operation
   377  0004                    OSC_CR0_CPU_1d5MHz:   equ 04h    ;     set CPU Freq bits for 1.5MHz Operation
   378  0005                    OSC_CR0_CPU_750kHz:   equ 05h    ;     set CPU Freq bits for 750kHz Operation
   379  0006                    OSC_CR0_CPU_187d5kHz: equ 06h    ;     set CPU Freq bits for 187.5kHz Operation
   380  0007                    OSC_CR0_CPU_93d7kHz:  equ 07h    ;     set CPU Freq bits for 93.7kHz Operation
   381                          
   382  00E1                    OSC_CR1:      equ 0E1h          ; System VC1/VC2 Divider Control Register  (RW)
   383  00F0                    OSC_CR1_VC1:          equ 0F0h    ; MASK: System VC1 24MHz/External Clk divider
   384  000F                    OSC_CR1_VC2:          equ 0Fh    ; MASK: System VC2 24MHz/External Clk divider
   385                          
   386  00E2                    OSC_CR2:      equ 0E2h          ; Oscillator Control Register 2            (RW)
   387  0080                    OSC_CR2_PLLGAIN:      equ 80h    ; MASK: High/Low gain
   388  0004                    OSC_CR2_EXTCLKEN:     equ 04h    ; MASK: Enable/Disable External Clock
   389  0002                    OSC_CR2_IMODIS:       equ 02h    ; MASK: Enable/Disable System (IMO) Clock Net
   390  0001                    OSC_CR2_SYSCLKX2DIS:  equ 01h    ; MASK: Enable/Disable 48MHz clock source
   391                          
   392  00E3                    VLT_CR:       equ 0E3h          ; Voltage Monitor Control Register         (RW)
   393  0080                    VLT_CR_SMP:           equ 80h    ; MASK: Enable Switch Mode Pump
   394  0030                    VLT_CR_PORLEV:        equ 30h    ; MASK: Mask for Power on Reset level control
   395  0000                    VLT_CR_POR_LOW:       equ 00h    ;   Lowest  Precision Power-on Reset trip point
   396  0010                    VLT_CR_POR_MID:       equ 10h    ;   Middle  Precision Power-on Reset trip point
   397  0020                    VLT_CR_POR_HIGH:      equ 20h    ;   Highest Precision Power-on Reset trip point
   398  0008                    VLT_CR_LVDTBEN:       equ 08h    ; MASK: Enable the CPU Throttle Back on LVD
   399  0007                    VLT_CR_VM:            equ 07h    ; MASK: Mask for Voltage Monitor level setting
   400                          
   401  00E4                    VLT_CMP:      equ 0E4h          ; Voltage Monitor Comparators Register     (R)
   402  0008                    VLT_CMP_NOWRITE:      equ 08h    ; MASK: Vcc below allowed flash write level
   403  0004                    VLT_CMP_PUMP:         equ 04h    ; MASK: Vcc below SMP trip level
   404  0002                    VLT_CMP_LVD:          equ 02h    ; MASK: Vcc below LVD trip level
   405  0001                    VLT_CMP_PPOR:         equ 01h    ; MASK: Vcc below PPOR trip level
   406                          
   407  00E5                    ADC0_TR:      equ 0E5h		   ; ADC Column 0 Trim Register               (RW)
   408  00E6                    ADC1_TR:      equ 0E6h          ; ADC Column 1 Trim Register               (RW)
   409                          
   410  00E8                    IMO_TR:       equ 0E8h          ; Internal Main Oscillator Trim Register   (W)
   411  00E9                    ILO_TR:       equ 0E9h          ; Internal Low-speed Oscillator Trim       (W)
   412  00EA                    BDG_TR:       equ 0EAh          ; Band Gap Trim Register                   (W)
   413  00EB                    ECO_TR:       equ 0EBh          ; External Oscillator Trim Register        (W)
   414                          
   415  00FA                    FLS_PR1:      equ 0FAh          ; Flash Program Register 1                 (RW)
   416  0003                    FLS_PR1_BANK:         equ 03h    ; MASK: Select Active Flash Bank
   417                          
   418                          ;;=============================================================================
   419                          ;;      M8C System Macros
   420                          ;;  These macros should be used when their functions are needed.
   421                          ;;=============================================================================
   422                          
   423                          ;----------------------------------------------------
   424                          ;  Swapping Register Banks
   425                          ;----------------------------------------------------
   426                              macro M8C_SetBank0
   427                              and   F, ~FLAG_XIO_MASK
   428  089C                        endm
   429                          
   430                              macro M8C_SetBank1
   431                              or    F, FLAG_XIO_MASK
   432  089C                        endm
   433                          
   434                          ;----------------------------------------------------
   435                          ;  Global Interrupt Enable/Disable
   436                          ;----------------------------------------------------
   437                              macro M8C_EnableGInt
   438                              or    F, FLAG_GLOBAL_IE
   439  089C                        endm
   440                          
   441                              macro M8C_DisableGInt
   442                              and   F, ~FLAG_GLOBAL_IE
   443  089C                        endm
   444                          
   445                          ;----------------------------------------------------
   446                          ;  Enable/Disable Interrupt Mask
   447                          ;
   448                          ;  Use the following macros to enable/disable
   449                          ;  bits in the Interrupt mask registers,
   450                          ;  INT_MSK0, INT_MSK1 or INT_MSK3.
   451                          ;
   452                          ;  Usage:    M8C_DisableIntMask INT_MSKN, MASK
   453                          ;            M8C_EnableIntMask  INT_MSKN, MASK
   454                          ;
   455                          ;  where INT_MSKN is INT_MSK0, INT_MSK1 or INT_MSK3
   456                          ;        and MASK is the bit set to enable or disable
   457                          ;----------------------------------------------------
   458                          ; Disable Interrupt Bit Mask(s)
   459                              macro M8C_DisableIntMask
   460                              and   reg[@0], ~@1              ; disable specified interrupt enable bit
   461  089C                        endm
   462                          
   463                          ; Enable Interrupt Bit Mask(s)
   464                              macro M8C_EnableIntMask
   465                              or    reg[@0], @1               ; enable specified interrupt enable bit
   466  089C                        endm
   467                          
   468                          ;----------------------------------------------------
   469                          ;  Clear Posted Interrupt Flag Mask
   470                          ;
   471                          ;  Use the following macros to clear the
   472                          ;  bits in the Interrupt Clear registers,
   473                          ;  INT_CLR0, INT_CLR1 or INT_CLR3.
   474                          ;  Usage:    M8C_ClearIntFlag INT_CLRN, MASK
   475                          ;
   476                          ;  where INT_MSKN is INT_CLR0, INT_CLR1 or INT_CLR3
   477                          ;        and MASK is the bit set to enable or disable
   478                          ;----------------------------------------------------
   479                              macro M8C_ClearIntFlag
   480                              mov   reg[@0], ~@1              ; clear specified interrupt enable bit
   481  089C                        endm
   482                          
   483                          ;----------------------------------------------------
   484                          ;  Power-On Reset & WatchDog Timer Functions
   485                          ;----------------------------------------------------
   486                              macro M8C_EnableWatchDog
   487                              and   reg[CPU_SCR0], ~CPU_SCR0_PORS_MASK
   488  089C                        endm
   489                          
   490                              macro M8C_ClearWDT
   491                              mov   reg[RES_WDT], 00h
   492  089C                        endm
   493                          
   494                              macro M8C_ClearWDTAndSleep
   495                              mov   reg[RES_WDT], 38h
   496  089C                        endm
   497                          
   498                          ;----------------------------------------------------
   499                          ;  Sleep, CPU Stop & Software Reset
   500                          ;----------------------------------------------------
   501                              macro M8C_Sleep
   502                              or    reg[CPU_SCR0], CPU_SCR0_SLEEP_MASK
   503                              ; The next instruction to be executed depends on the state of the
   504                              ; various interrupt enable bits. If some interrupts are enabled
   505                              ; and the global interrupts are disabled, the next instruction will
   506                              ; be the one that follows the invocation of this macro. If global
   507                              ; interrupts are also enabled then the next instruction will be
   508                              ; from the interrupt vector table. If no interrupts are enabled
   509                              ; then the CPU sleeps forever.
   510  089C                        endm
   511                          
   512                              macro M8C_Stop
   513                              ; In general, you probably don't want to do this, but here's how:
   514                              or    reg[CPU_SCR0], CPU_SCR0_STOP_MASK
   515                              ; Next instruction to be executed is located in the interrupt
   516                              ; vector table entry for Power-On Reset.
   517  089C                        endm
   518                          
   519                              macro M8C_Reset
   520                              ; Restore CPU to the power-on reset state.
   521                              mov A, 0
   522                              SSC
   523                              ; Next non-supervisor instruction will be at interrupt vector 0.
   524  089C                        endm
   525                          
   526                          ;----------------------------------------------------
   527                          ; ImageCraft Code Compressor Actions
   528                          ;----------------------------------------------------
   529                              ; Suspend Code Compressor
   530                              ; Must not span a RET or RETI instruction
   531                              ; without resuming code compression
   532                              macro Suspend_CodeCompressor
   533                              or   F, 0
   534  089C                        endm
   535                          
   536                              ; Resume Code Compression
   537                              macro Resume_CodeCompressor
   538                              add  SP, 0
   539                              endm
      + 089C                    
      + 089C                    ; end of file m8c.inc

      + 089C                    ;;*****************************************************************************
;;******************
      +                         ***********************************************************
;;  FILENAME: PWM8_1.inc
;;   Version: 2
      +                         .60, Updated on 2012/3/2 at 9:15:10
;;  Generated by PSoC Designer 5.2.2551
;;
;;  DESCRIPTION: Asse
      +                         mbler declarations for the PWM8 user module interface
;;--------------------------------------------
      +                         ---------------------------------
;;  Copyright (c) Cypress Semiconductor 2012. All Rights Reserved.
      +                         
;;*****************************************************************************
;;*****************
      +                         ************************************************************

   540                          
   541                          ; end of file m8c.inc
    29  0010                    FLAG_XIO_MASK:     equ 10h     ; I/O Bank select for register space
    30  0008                    FLAG_SUPER:        equ 08h     ; Supervisor Mode
    31  0004                    FLAG_CARRY:        equ 04h     ; Carry Condition Flag
    32  0002                    FLAG_ZERO:         equ 02h     ; Zero  Condition Flag
    33  0001                    FLAG_GLOBAL_IE:    equ 01h     ; Glogal Interrupt Enable
    34                          
    35                          
    36                          ;;=============================================================================
    37                          ;;      Register Space, Bank 0
    38                          ;;=============================================================================
    39                          
    40                          ;------------------------------------------------
    41                          ;  Port Registers
    42                          ;  Note: Also see this address range in Bank 1.
    43                          ;------------------------------------------------
    44                          ; Port 0
    45  0000                    PRT0DR:       equ 00h          ; Port 0 Data Register                     (RW)
    46  0001                    PRT0IE:       equ 01h          ; Port 0 Interrupt Enable Register         (RW)
    47  0002                    PRT0GS:       equ 02h          ; Port 0 Global Select Register            (RW)
    48  0003                    PRT0DM2:      equ 03h          ; Port 0 Drive Mode 2                      (RW)
    49                          ; Port 1
    50  0004                    PRT1DR:       equ 04h          ; Port 1 Data Register                     (RW)
    51  0005                    PRT1IE:       equ 05h          ; Port 1 Interrupt Enable Register         (RW)
    52  0006                    PRT1GS:       equ 06h          ; Port 1 Global Select Register            (RW)
    53  0007                    PRT1DM2:      equ 07h          ; Port 1 Drive Mode 2                      (RW)
    54                          
    55                          ;------------------------------------------------
    56                          ;  Digital PSoC(tm) block Registers
    57                          ;  Note: Also see this address range in Bank 1.
    58                          ;------------------------------------------------
    59                          ; Digital PSoC block 00, Basic Type B
    60  0020                    DBB00DR0:     equ 20h          ; data register 0                          (#)
    61  0021                    DBB00DR1:     equ 21h          ; data register 1                          (W)
    62  0022                    DBB00DR2:     equ 22h          ; data register 2                          (RW)
    63  0023                    DBB00CR0:     equ 23h          ; control & status register 0              (#)
    64                          
    65                          ; Digital PSoC block 01, Basic Type B
    66  0024                    DBB01DR0:     equ 24h          ; data register 0                          (#)
    67  0025                    DBB01DR1:     equ 25h          ; data register 1                          (W)
    68  0026                    DBB01DR2:     equ 26h          ; data register 2                          (RW)
    69  0027                    DBB01CR0:     equ 27h          ; control & status register 0              (#)
    70                          
    71                          ; Digital PSoC block 02, Communications Type B
    72  0028                    DCB02DR0:     equ 28h          ; data register 0                          (#)
    73  0029                    DCB02DR1:     equ 29h          ; data register 1                          (W)
    74  002A                    DCB02DR2:     equ 2Ah          ; data register 2                          (RW)
    75  002B                    DCB02CR0:     equ 2Bh          ; control & status register 0              (#)
    76                          
    77                          ; Digital PSoC block 03, Communications Type B
    78  002C                    DCB03DR0:     equ 2Ch          ; data register 0                          (#)
    79  002D                    DCB03DR1:     equ 2Dh          ; data register 1                          (W)
    80  002E                    DCB03DR2:     equ 2Eh          ; data register 2                          (RW)
    81  002F                    DCB03CR0:     equ 2Fh          ; control & status register 0              (#)
    82                          
    83                          ;-------------------------------------
    84                          ;  Analog Control Registers
    85                          ;-------------------------------------
    86  0060                    AMX_IN:       equ 60h          ; Analog Input Multiplexor Control         (RW)
    87  000C                    AMX_IN_ACI1:          equ 0Ch    ; MASK: column 1 input mux
    88  0003                    AMX_IN_ACI0:          equ 03h    ; MASK: column 0 input mux
    89                          
    90  0062                    PWM_CR:       equ 62h          ; Pulse-Width Modulator Control
    91  0038                    PWM_CR_HIGH:          equ 38h    ; MASK: PWM high time
    92  0006                    PWM_CR_LOW:           equ 06h	 ; MASK: PWM low time
    93  0001                    PWM_CR_EN:            equ 01h	 ; MASK: Enable/Disable PWM function
    94                          
    95  0064                    CMP_CR0:      equ 64h          ; Analog Comparator Bus Register           (#)
    96  0020                    CMP_CR0_COMP1:        equ 20h    ; MASK: Column 1 comparator state        (R)
    97  0010                    CMP_CR0_COMP0:        equ 10h    ; MASK: Column 0 comparator state        (R)
    98  0002                    CMP_CR0_AINT1:        equ 02h    ; MASK: Column 1 interrupt source        (RW)
    99  0001                    CMP_CR0_AINT0:        equ 01h    ; MASK: Column 0 interrupt source        (RW)
   100                          
   101  0066                    CMP_CR1:      equ 66h          ; Analog Comparator Bus 1 Register         (RW)
   102  0020                    CMP_CR1_CLDIS1:       equ 20h    ; MASK: Column 1 comparator synch enable
   103  0010                    CMP_CR1_CLDIS0:	      equ 10h    ; MASK: Column 0 comparator synch enable
   104                          
   105  0068                    ADC0_CR:      equ 68h          ; Analog Column 0 Configuration
   106  0080                    ADC0_CR_CMPST:        equ 80h    ;
   107  0040                    ADC0_CR_LOREN:        equ 40h    ;
   108  0020                    ADC0_CR_SHEN:         equ 20h    ;
   109  0008                    ADC0_CR_CBSRC:        equ 08h    ;
   110  0004                    ADC0_CR_ADCM:         equ 04h    ;
   111  0001                    ADC0_CR_EN:	          equ 01h    ;
   112                          
   113  0069                    ADC1_CR:      equ 69h          ; Analog Column 1 Configuration
   114  0080                    ADC1_CR_CMPST:        equ 80h    ;
   115  0040                    ADC1_CR_LOREN:        equ 40h    ;
   116  0020                    ADC1_CR_SHEN:         equ 20h    ;
   117  0008                    ADC1_CR_CBSRC:        equ 08h    ;
   118  0004                    ADC1_CR_ADCM:         equ 04h    ;
   119  0001                    ADC1_CR_EN:	          equ 01h    ;
   120                          
   121                          ; Continuous Time PSoC block Type E Row 0 Col 0
   122  0072                    ACE00CR1:     equ 72h          ; Control register 1                       (RW)
   123  0073                    ACE00CR2:     equ 73h          ; Control register 2                       (RW)
   124                          
   125                          ; Continuous Time PSoC block Type E Row 0 Col 1
   126  0076                    ACE01CR1:     equ 76h          ; Control register 1                       (RW)
   127  0077                    ACE01CR2:     equ 77h          ; Control register 2                       (RW)
   128                          
   129                          ; Switched Cap PSoC blockType E Row 1 Col 0
   130  0080                    ASE10CR0:     equ 80h          ; Control register 0                       (RW)
   131                          
   132                          ; Switched Cap PSoC blockType E Row 1 Col 1
   133  0084                    ASE11CR0:     equ 84h          ; Control register 0                       (RW)
   134                          
   135                          ;-----------------------------------------------
   136                          ;  Global General Purpose Data Registers
   137                          ;-----------------------------------------------
   138  006C                    TMP_DR0:      equ 6Ch          ; Temporary Data Register 0                (RW)
   139  006D                    TMP_DR1:      equ 6Dh          ; Temporary Data Register 1                (RW)
   140  006E                    TMP_DR2:      equ 6Eh          ; Temporary Data Register 2                (RW)
   141  006F                    TMP_DR3:      equ 6Fh          ; Temporary Data Register 3                (RW)
   142                          
   143                          ;------------------------------------------------
   144                          ;  Row Digital Interconnects
   145                          ;
   146                          ;  Note: the following registers are mapped into
   147                          ;  both register bank 0 AND register bank 1.
   148                          ;------------------------------------------------
   149                          
   150  00B0                    RDI0RI:       equ 0B0h          ; Row Digital Interconnect Row 0 Input Reg (RW)
   151  00B1                    RDI0SYN:      equ 0B1h          ; Row Digital Interconnect Row 0 Sync Reg  (RW)
   152  00B2                    RDI0IS:       equ 0B2h          ; Row 0 Input Select Register              (RW)
   153  00B3                    RDI0LT0:      equ 0B3h          ; Row 0 Look Up Table Register 0           (RW)
   154  00B4                    RDI0LT1:      equ 0B4h          ; Row 0 Look Up Table Register 1           (RW)
   155  00B5                    RDI0RO0:      equ 0B5h          ; Row 0 Output Register 0                  (RW)
   156  00B6                    RDI0RO1:      equ 0B6h          ; Row 0 Output Register 1                  (RW)
   157                          
   158                          
   159                          ;------------------------------------------------
   160                          ;  I2C Configuration Registers
   161                          ;------------------------------------------------
   162  00D6                    I2C_CFG:      equ 0D6h          ; I2C Configuration Register               (RW)
   163  0040                    I2C_CFG_PINSEL:         equ 40h  ; MASK: Select P1[0] and P1[1] for I2C
   164  0020                    I2C_CFG_BUSERR_IE:      equ 20h  ; MASK: Enable interrupt on Bus Error
   165  0010                    I2C_CFG_STOP_IE:        equ 10h  ; MASK: Enable interrupt on Stop
   166  0000                    I2C_CFG_CLK_RATE_100K:  equ 00h  ; MASK: I2C clock set at 100K
   167  0004                    I2C_CFG_CLK_RATE_400K:  equ 04h  ; MASK: I2C clock set at 400K
   168  0008                    I2C_CFG_CLK_RATE_50K:   equ 08h  ; MASK: I2C clock set at 50K
   169  000C                    I2C_CFG_CLK_RATE:       equ 0Ch  ; MASK: I2C clock rate setting mask
   170  0002                    I2C_CFG_PSELECT_MASTER: equ 02h  ; MASK: Enable I2C Master
   171  0001                    I2C_CFG_PSELECT_SLAVE:  equ 01h  ; MASK: Enable I2C Slave
   172                          
   173  00D7                    I2C_SCR:      equ 0D7h          ; I2C Status and Control Register          (#)
   174  0080                    I2C_SCR_BUSERR:        equ 80h   ; MASK: I2C Bus Error detected           (RC)
   175  0040                    I2C_SCR_LOSTARB:       equ 40h   ; MASK: I2C Arbitration lost             (RC)
   176  0020                    I2C_SCR_STOP:          equ 20h   ; MASK: I2C Stop detected                (RC)
   177  0010                    I2C_SCR_ACK:           equ 10h   ; MASK: ACK the last byte                (RW)
   178  0008                    I2C_SCR_ADDR:          equ 08h   ; MASK: Address rcv'd is Slave address   (RC)
   179  0004                    I2C_SCR_XMIT:          equ 04h   ; MASK: Set transfer to tranmit mode     (RW)
   180  0002                    I2C_SCR_LRB:           equ 02h   ; MASK: Last recieved bit                (RC)
   181  0001                    I2C_SCR_BYTECOMPLETE:  equ 01h   ; MASK: Transfer of byte complete        (RC)
   182                          
   183  00D8                    I2C_DR:       equ 0D8h          ; I2C Data Register                        (RW)
   184                          
   185  00D9                    I2C_MSCR:     equ 0D9h          ; I2C Master Status and Control Register   (#)
   186  0008                    I2C_MSCR_BUSY:         equ 08h   ; MASK: I2C Busy (Start detected)        (R)
   187  0004                    I2C_MSCR_MODE:         equ 04h   ; MASK: Start has been generated         (R)
   188  0002                    I2C_MSCR_RESTART:      equ 02h   ; MASK: Generate a Restart condition     (RW)
   189  0001                    I2C_MSCR_START:        equ 01h   ; MASK: Generate a Start condition       (RW)
   190                          
   191                          ;------------------------------------------------
   192                          ;  System and Global Resource Registers
   193                          ;------------------------------------------------
   194  00DA                    INT_CLR0:     equ 0DAh          ; Interrupt Clear Register 0               (RW)
   195                                                         ; Use INT_MSK0 bit field masks
   196  00DB                    INT_CLR1:     equ 0DBh          ; Interrupt Clear Register 1               (RW)
   197                                                         ; Use INT_MSK1 bit field masks
   198  00DD                    INT_CLR3:     equ 0DDh          ; Interrupt Clear Register 3               (RW)
   199                                                         ; Use INT_MSK3 bit field masks
   200                          
   201  00DE                    INT_MSK3:     equ 0DEh          ; I2C and Software Mask Register           (RW)
   202  0080                    INT_MSK3_ENSWINT:          equ 80h ; MASK: enable/disable SW interrupt
   203  0001                    INT_MSK3_I2C:              equ 01h ; MASK: enable/disable I2C interrupt
   204                          
   205  00E0                    INT_MSK0:     equ 0E0h          ; General Interrupt Mask Register          (RW)
   206  0080                    INT_MSK0_VC3:              equ 80h ; MASK: enable/disable VC3 interrupt
   207  0040                    INT_MSK0_SLEEP:            equ 40h ; MASK: enable/disable sleep interrupt
   208  0020                    INT_MSK0_GPIO:             equ 20h ; MASK: enable/disable GPIO  interrupt
   209  0004                    INT_MSK0_ACOLUMN_1:        equ 04h ; MASK: enable/disable Analog col 1 interrupt
   210  0002                    INT_MSK0_ACOLUMN_0:        equ 02h ; MASK: enable/disable Analog col 0 interrupt
   211  0001                    INT_MSK0_VOLTAGE_MONITOR:  equ 01h ; MASK: enable/disable Volts interrupt
   212                          
   213  00E1                    INT_MSK1:     equ 0E1h          ; Digital PSoC block Mask Register         (RW)
   214  0008                    INT_MSK1_DCB03:            equ 08h ; MASK: enable/disable DCB03 block interrupt
   215  0004                    INT_MSK1_DCB02:            equ 04h ; MASK: enable/disable DCB02 block interrupt
   216  0002                    INT_MSK1_DBB01:            equ 02h ; MASK: enable/disable DBB01 block interrupt
   217  0001                    INT_MSK1_DBB00:            equ 01h ; MASK: enable/disable DBB00 block interrupt
   218                          
   219  00E2                    INT_VC:       equ 0E2h          ; Interrupt vector register                (RC)
   220  00E3                    RES_WDT:      equ 0E3h          ; Watch Dog Timer Register                 (W)
   221                          
   222                          ; DECIMATOR Control Registers
   223  00E6                    DEC_CR0:      equ 0E6h          ; Data Control Register 0                  (RW)
   224  00E7                    DEC_CR1:      equ 0E7h          ; Data Control Register 1                  (RW)
   225                          
   226                          ;------------------------------------------------------
   227                          ;  System Status and Control Registers
   228                          ;
   229                          ;  Note: The following registers are mapped into both
   230                          ;        register bank 0 AND register bank 1.
   231                          ;------------------------------------------------------
   232  00F7                    CPU_F:        equ 0F7h          ; CPU Flag Register Access                 (RO)
   233                                                             ; Use FLAG_ masks defined at top of file
   234                          
   235  00FE                    CPU_SCR1:     equ 0FEh          ; CPU Status and Control Register #1       (#)
   236  0080                    CPU_SCR1_IRESS:         equ 80h    ; MASK: flag, Internal Reset Status bit
   237  0010                    CPU_SCR1_SLIMO:         equ 10h	   ; MASK: Slow IMO (internal main osc) enable
   238  0008                    CPU_SCR1_ECO_ALWD_WR:   equ 08h    ; MASK: flag, ECO allowed has been written
   239  0004                    CPU_SCR1_ECO_ALLOWED:   equ 04h    ; MASK: ECO allowed to be enabled
   240  0001                    CPU_SCR1_IRAMDIS:       equ 01h    ; MASK: Disable RAM initialization on WDR
   241                          
   242  00FF                    CPU_SCR0:     equ 0FFh          ; CPU Status and Control Register #2       (#)
   243  0080                    CPU_SCR0_GIE_MASK:      equ 80h    ; MASK: Global Interrupt Enable shadow
   244  0020                    CPU_SCR0_WDRS_MASK:     equ 20h    ; MASK: Watch Dog Timer Reset
   245  0010                    CPU_SCR0_PORS_MASK:     equ 10h    ; MASK: power-on reset bit PORS
   246  0008                    CPU_SCR0_SLEEP_MASK:    equ 08h    ; MASK: Enable Sleep
   247  0001                    CPU_SCR0_STOP_MASK:     equ 01h    ; MASK: Halt CPU bit
   248                          
   249                          
   250                          ;;=============================================================================
   251                          ;;      Register Space, Bank 1
   252                          ;;=============================================================================
   253                          
   254                          ;------------------------------------------------
   255                          ;  Port Registers
   256                          ;  Note: Also see this address range in Bank 0.
   257                          ;------------------------------------------------
   258                          ; Port 0
   259  0000                    PRT0DM0:      equ 00h          ; Port 0 Drive Mode 0                      (RW)
   260  0001                    PRT0DM1:      equ 01h          ; Port 0 Drive Mode 1                      (RW)
   261  0002                    PRT0IC0:      equ 02h          ; Port 0 Interrupt Control 0               (RW)
   262  0003                    PRT0IC1:      equ 03h          ; Port 0 Interrupt Control 1               (RW)
   263                          
   264                          ; Port 1
   265  0004                    PRT1DM0:      equ 04h          ; Port 1 Drive Mode 0                      (RW)
   266  0005                    PRT1DM1:      equ 05h          ; Port 1 Drive Mode 1                      (RW)
   267  0006                    PRT1IC0:      equ 06h          ; Port 1 Interrupt Control 0               (RW)
   268  0007                    PRT1IC1:      equ 07h          ; Port 1 Interrupt Control 1               (RW)
   269                          
   270                          ;------------------------------------------------
   271                          ;  Digital PSoC(tm) block Registers
   272                          ;  Note: Also see this address range in Bank 0.
   273                          ;------------------------------------------------
   274                          
   275                          ; Digital PSoC block 00, Basic Type B
   276  0020                    DBB00FN:      equ 20h          ; Function Register                        (RW)
   277  0021                    DBB00IN:      equ 21h          ;    Input Register                        (RW)
   278  0022                    DBB00OU:      equ 22h          ;   Output Register                        (RW)
   279                          
   280                          ; Digital PSoC block 01, Basic Type B
   281  0024                    DBB01FN:      equ 24h          ; Function Register                        (RW)
   282  0025                    DBB01IN:      equ 25h          ;    Input Register                        (RW)
   283  0026                    DBB01OU:      equ 26h          ;   Output Register                        (RW)
   284                          
   285                          ; Digital PSoC block 02, Communications Type B
   286  0028                    DCB02FN:      equ 28h          ; Function Register                        (RW)
   287  0029                    DCB02IN:      equ 29h          ;    Input Register                        (RW)
   288  002A                    DCB02OU:      equ 2Ah          ;   Output Register                        (RW)
   289                          
   290                          ; Digital PSoC block 03, Communications Type B
   291  002C                    DCB03FN:      equ 2Ch          ; Function Register                        (RW)
   292  002D                    DCB03IN:      equ 2Dh          ;    Input Register                        (RW)
   293  002E                    DCB03OU:      equ 2Eh          ;   Output Register                        (RW)
   294                          
   295                          ;------------------------------------------------
   296                          ;  System and Global Resource Registers
   297                          ;  Note: Also see this address range in Bank 0.
   298                          ;------------------------------------------------
   299                          
   300  0060                    CLK_CR0:      equ 60h          ; Analog Column Clock Select Register 0    (RW)
   301  000C                    CLK_CR0_ACOLUMN_1:    equ 0Ch    ; MASK: Specify clock for analog cloumn
   302  0003                    CLK_CR0_ACOLUMN_0:    equ 03h    ; MASK: Specify clock for analog cloumn
   303                          
   304  0061                    CLK_CR1:      equ 61h          ; Analog Clock Source Select Register 1    (RW)
   305  0018                    CLK_CR1_ACLK1:        equ 18h    ; MASK: Digital PSoC block for analog source
   306  0003                    CLK_CR1_ACLK0:        equ 03h    ; MASK: Digital PSoC block for analog source
   307                          
   308  0062                    ABF_CR0:      equ 62h          ; Analog Output Buffer Control Register 0  (RW)
   309  0080                    ABF_CR0_ACOL1MUX:     equ 80h    ; MASK: Analog Column 1 Mux control
   310                          
   311  0063                    AMD_CR0:      equ 63h          ; Analog Modulator Control Register 0      (RW)
   312  000F                    AMD_CR0_AMOD0:        equ 0Fh    ; MASK: Modulation source for analog column 1
   313                          
   314  0064                    CMP_GO_EN:    equ 64h          ; Comparator Bus To Global Out Enable      (RW)
   315  0080                    CMP_GO_EN_GOO5:       equ 80h    ; MASK: Selected Col 1 signal to GOO5
   316  0040                    CMP_GO_EN_GOO1:       equ 40h    ; MASK: Selected Col 1 signal to GOO1
   317  0030                    CMP_GO_EN_SEL1:       equ 30h    ; MASK: Column 1 Signal Select
   318  0008                    CMP_GO_EN_GOO4:       equ 08h    ; MASK: Selected Col 0 signal to GOO4
   319  0004                    CMP_GO_EN_GOO0:       equ 04h    ; MASK: Selected Col 0 signal to GOO0
   320  0003                    CMP_GO_EN_SEL0:       equ 03h    ; MASK: Column 0 Signal Select
   321                          
   322  0066                    AMD_CR1:      equ 66h          ; Analog Modulator Control Register 1      (RW)
   323  000F                    AMD_CR1_AMOD1:        equ 0Fh    ; MASK: Modulation ctrl for analog column 1
   324                          
   325  0067                    ALT_CR0:      equ 67h          ; Analog Look Up Table (LUT) Register 0    (RW)
   326  00F0                    ALT_CR0_LUT1:         equ 0F0h    ; MASK: Look up table 1 selection
   327  000F                    ALT_CR0_LUT0:         equ 0Fh    ; MASK: Look up table 0 selection
   328                          
   329  006B                    CLK_CR3:      equ 6Bh          ; Analog Clock Source Control Register 3   (RW)
   330  0040                    CLK_CR3_SYS1:         equ 40h    ; MASK: Analog Clock 1 selection
   331  0030                    CLK_CR3_DIVCLK1:      equ 30h    ; MASK: Analog Clock 1 divider
   332  0004                    CLK_CR3_SYS0:         equ 04h    ; MASK: Analog Clock 0 selection
   333  0003                    CLK_CR3_DIVCLK0:      equ 03h    ; MASK: Analog Clock 0 divider
   334                          
   335                          ;------------------------------------------------
   336                          ;  Global Digital Interconnects
   337                          ;------------------------------------------------
   338                          
   339  00D0                    GDI_O_IN:     equ 0D0h          ; Global Dig Interconnect Odd Inputs Reg   (RW)
   340  00D1                    GDI_E_IN:     equ 0D1h          ; Global Dig Interconnect Even Inputs Reg  (RW)
   341  00D2                    GDI_O_OU:     equ 0D2h          ; Global Dig Interconnect Odd Outputs Reg  (RW)
   342  00D3                    GDI_E_OU:     equ 0D3h          ; Global Dig Interconnect Even Outputs Reg (RW)
   343                          
   344                          ;------------------------------------------------
   345                          ;  Clock and System Control Registers
   346                          ;------------------------------------------------
   347                          
   348  00DD                    OSC_GO_EN:    equ 0DDh          ; Oscillator to Global Outputs Enable Register (RW)
   349  0080                    OSC_GO_EN_SLPINT:      equ 80h	 ; Enable Sleep Timer onto GOE[7]
   350  0040                    OSC_GO_EN_VC3:         equ 40h    ; Enable VC3 onto GOE[6]
   351  0020                    OSC_GO_EN_VC2:         equ 20h    ; Enable VC2 onto GOE[5]
   352  0010                    OSC_GO_EN_VC1:         equ 10h    ; Enable VC1 onto GOE[4]
   353  0008                    OSC_GO_EN_SYSCLKX2:    equ 08h    ; Enable 2X SysClk onto GOE[3]
   354  0004                    OSC_GO_EN_SYSCLK:      equ 04h    ; Enable 1X SysClk onto GOE[2]
   355  0002                    OSC_GO_EN_CLK24M:      equ 02h    ; Enable 24 MHz clock onto GOE[1]
   356  0001                    OSC_GO_EN_CLK32K:      equ 01h    ; Enable 32 kHz clock onto GOE[0]
   357                          
   358  00DE                    OSC_CR4:      equ 0DEh          ; Oscillator Control Register 4            (RW)
   359  0003                    OSC_CR4_VC3SEL:       equ 03h    ; MASK: System VC3 Clock source
   360                          
   361  00DF                    OSC_CR3:      equ 0DFh          ; Oscillator Control Register 3            (RW)
   362                          
   363  00E0                    OSC_CR0:      equ 0E0h          ; System Oscillator Control Register 0     (RW)
   364  0080                    OSC_CR0_32K_SELECT:   equ 80h    ; MASK: Enable/Disable External XTAL Osc
   365  0040                    OSC_CR0_PLL_MODE:     equ 40h    ; MASK: Enable/Disable PLL
   366  0020                    OSC_CR0_NO_BUZZ:      equ 20h    ; MASK: Bandgap always powered/BUZZ bandgap
   367  0018                    OSC_CR0_SLEEP:        equ 18h    ; MASK: Set Sleep timer freq/period
   368  0000                    OSC_CR0_SLEEP_512Hz:  equ 00h    ;     Set sleep bits for 1.95ms period
   369  0008                    OSC_CR0_SLEEP_64Hz:   equ 08h    ;     Set sleep bits for 15.6ms period
   370  0010                    OSC_CR0_SLEEP_8Hz:    equ 10h    ;     Set sleep bits for 125ms period
   371  0018                    OSC_CR0_SLEEP_1Hz:    equ 18h    ;     Set sleep bits for 1 sec period
   372  0007                    OSC_CR0_CPU:          equ 07h    ; MASK: Set CPU Frequency
   373  0000                    OSC_CR0_CPU_3MHz:     equ 00h    ;     set CPU Freq bits for 3MHz Operation
   374  0001                    OSC_CR0_CPU_6MHz:     equ 01h    ;     set CPU Freq bits for 6MHz Operation
   375  0002                    OSC_CR0_CPU_12MHz:    equ 02h    ;     set CPU Freq bits for 12MHz Operation
   376  0003                    OSC_CR0_CPU_24MHz:    equ 03h    ;     set CPU Freq bits for 24MHz Operation
   377  0004                    OSC_CR0_CPU_1d5MHz:   equ 04h    ;     set CPU Freq bits for 1.5MHz Operation
   378  0005                    OSC_CR0_CPU_750kHz:   equ 05h    ;     set CPU Freq bits for 750kHz Operation
   379  0006                    OSC_CR0_CPU_187d5kHz: equ 06h    ;     set CPU Freq bits for 187.5kHz Operation
   380  0007                    OSC_CR0_CPU_93d7kHz:  equ 07h    ;     set CPU Freq bits for 93.7kHz Operation
   381                          
   382  00E1                    OSC_CR1:      equ 0E1h          ; System VC1/VC2 Divider Control Register  (RW)
   383  00F0                    OSC_CR1_VC1:          equ 0F0h    ; MASK: System VC1 24MHz/External Clk divider
   384  000F                    OSC_CR1_VC2:          equ 0Fh    ; MASK: System VC2 24MHz/External Clk divider
   385                          
   386  00E2                    OSC_CR2:      equ 0E2h          ; Oscillator Control Register 2            (RW)
   387  0080                    OSC_CR2_PLLGAIN:      equ 80h    ; MASK: High/Low gain
   388  0004                    OSC_CR2_EXTCLKEN:     equ 04h    ; MASK: Enable/Disable External Clock
   389  0002                    OSC_CR2_IMODIS:       equ 02h    ; MASK: Enable/Disable System (IMO) Clock Net
   390  0001                    OSC_CR2_SYSCLKX2DIS:  equ 01h    ; MASK: Enable/Disable 48MHz clock source
   391                          
   392  00E3                    VLT_CR:       equ 0E3h          ; Voltage Monitor Control Register         (RW)
   393  0080                    VLT_CR_SMP:           equ 80h    ; MASK: Enable Switch Mode Pump
   394  0030                    VLT_CR_PORLEV:        equ 30h    ; MASK: Mask for Power on Reset level control
   395  0000                    VLT_CR_POR_LOW:       equ 00h    ;   Lowest  Precision Power-on Reset trip point
   396  0010                    VLT_CR_POR_MID:       equ 10h    ;   Middle  Precision Power-on Reset trip point
   397  0020                    VLT_CR_POR_HIGH:      equ 20h    ;   Highest Precision Power-on Reset trip point
   398  0008                    VLT_CR_LVDTBEN:       equ 08h    ; MASK: Enable the CPU Throttle Back on LVD
   399  0007                    VLT_CR_VM:            equ 07h    ; MASK: Mask for Voltage Monitor level setting
   400                          
   401  00E4                    VLT_CMP:      equ 0E4h          ; Voltage Monitor Comparators Register     (R)
   402  0008                    VLT_CMP_NOWRITE:      equ 08h    ; MASK: Vcc below allowed flash write level
   403  0004                    VLT_CMP_PUMP:         equ 04h    ; MASK: Vcc below SMP trip level
   404  0002                    VLT_CMP_LVD:          equ 02h    ; MASK: Vcc below LVD trip level
   405  0001                    VLT_CMP_PPOR:         equ 01h    ; MASK: Vcc below PPOR trip level
   406                          
   407  00E5                    ADC0_TR:      equ 0E5h		   ; ADC Column 0 Trim Register               (RW)
   408  00E6                    ADC1_TR:      equ 0E6h          ; ADC Column 1 Trim Register               (RW)
   409                          
   410  00E8                    IMO_TR:       equ 0E8h          ; Internal Main Oscillator Trim Register   (W)
   411  00E9                    ILO_TR:       equ 0E9h          ; Internal Low-speed Oscillator Trim       (W)
   412  00EA                    BDG_TR:       equ 0EAh          ; Band Gap Trim Register                   (W)
   413  00EB                    ECO_TR:       equ 0EBh          ; External Oscillator Trim Register        (W)
   414                          
   415  00FA                    FLS_PR1:      equ 0FAh          ; Flash Program Register 1                 (RW)
   416  0003                    FLS_PR1_BANK:         equ 03h    ; MASK: Select Active Flash Bank
   417                          
   418                          ;;=============================================================================
   419                          ;;      M8C System Macros
   420                          ;;  These macros should be used when their functions are needed.
   421                          ;;=============================================================================
   422                          
   423                          ;----------------------------------------------------
   424                          ;  Swapping Register Banks
   425                          ;----------------------------------------------------
   426                              macro M8C_SetBank0
   427                              and   F, ~FLAG_XIO_MASK
   428  089C                        endm
   429                          
   430                              macro M8C_SetBank1
   431                              or    F, FLAG_XIO_MASK
   432  089C                        endm
   433                          
   434                          ;----------------------------------------------------
   435                          ;  Global Interrupt Enable/Disable
   436                          ;----------------------------------------------------
   437                              macro M8C_EnableGInt
   438                              or    F, FLAG_GLOBAL_IE
   439  089C                        endm
   440                          
   441                              macro M8C_DisableGInt
   442                              and   F, ~FLAG_GLOBAL_IE
   443  089C                        endm
   444                          
   445                          ;----------------------------------------------------
   446                          ;  Enable/Disable Interrupt Mask
   447                          ;
   448                          ;  Use the following macros to enable/disable
   449                          ;  bits in the Interrupt mask registers,
   450                          ;  INT_MSK0, INT_MSK1 or INT_MSK3.
   451                          ;
   452                          ;  Usage:    M8C_DisableIntMask INT_MSKN, MASK
   453                          ;            M8C_EnableIntMask  INT_MSKN, MASK
   454                          ;
   455                          ;  where INT_MSKN is INT_MSK0, INT_MSK1 or INT_MSK3
   456                          ;        and MASK is the bit set to enable or disable
   457                          ;----------------------------------------------------
   458                          ; Disable Interrupt Bit Mask(s)
   459                              macro M8C_DisableIntMask
   460                              and   reg[@0], ~@1              ; disable specified interrupt enable bit
   461  089C                        endm
   462                          
   463                          ; Enable Interrupt Bit Mask(s)
   464                              macro M8C_EnableIntMask
   465                              or    reg[@0], @1               ; enable specified interrupt enable bit
   466  089C                        endm
   467                          
   468                          ;----------------------------------------------------
   469                          ;  Clear Posted Interrupt Flag Mask
   470                          ;
   471                          ;  Use the following macros to clear the
   472                          ;  bits in the Interrupt Clear registers,
   473                          ;  INT_CLR0, INT_CLR1 or INT_CLR3.
   474                          ;  Usage:    M8C_ClearIntFlag INT_CLRN, MASK
   475                          ;
   476                          ;  where INT_MSKN is INT_CLR0, INT_CLR1 or INT_CLR3
   477                          ;        and MASK is the bit set to enable or disable
   478                          ;----------------------------------------------------
   479                              macro M8C_ClearIntFlag
   480                              mov   reg[@0], ~@1              ; clear specified interrupt enable bit
   481  089C                        endm
   482                          
   483                          ;----------------------------------------------------
   484                          ;  Power-On Reset & WatchDog Timer Functions
   485                          ;----------------------------------------------------
   486                              macro M8C_EnableWatchDog
   487                              and   reg[CPU_SCR0], ~CPU_SCR0_PORS_MASK
   488  089C                        endm
   489                          
   490                              macro M8C_ClearWDT
   491                              mov   reg[RES_WDT], 00h
   492  089C                        endm
   493                          
   494                              macro M8C_ClearWDTAndSleep
   495                              mov   reg[RES_WDT], 38h
   496  089C                        endm
   497                          
   498                          ;----------------------------------------------------
   499                          ;  Sleep, CPU Stop & Software Reset
   500                          ;----------------------------------------------------
   501                              macro M8C_Sleep
   502                              or    reg[CPU_SCR0], CPU_SCR0_SLEEP_MASK
   503                              ; The next instruction to be executed depends on the state of the
   504                              ; various interrupt enable bits. If some interrupts are enabled
   505                              ; and the global interrupts are disabled, the next instruction will
   506                              ; be the one that follows the invocation of this macro. If global
   507                              ; interrupts are also enabled then the next instruction will be
   508                              ; from the interrupt vector table. If no interrupts are enabled
   509                              ; then the CPU sleeps forever.
   510  089C                        endm
   511                          
   512                              macro M8C_Stop
   513                              ; In general, you probably don't want to do this, but here's how:
   514                              or    reg[CPU_SCR0], CPU_SCR0_STOP_MASK
   515                              ; Next instruction to be executed is located in the interrupt
   516                              ; vector table entry for Power-On Reset.
   517  089C                        endm
   518                          
   519                              macro M8C_Reset
   520                              ; Restore CPU to the power-on reset state.
   521                              mov A, 0
   522                              SSC
   523                              ; Next non-supervisor instruction will be at interrupt vector 0.
   524  089C                        endm
   525                          
   526                          ;----------------------------------------------------
   527                          ; ImageCraft Code Compressor Actions
   528                          ;----------------------------------------------------
   529                              ; Suspend Code Compressor
   530                              ; Must not span a RET or RETI instruction
   531                              ; without resuming code compression
   532                              macro Suspend_CodeCompressor
   533                              or   F, 0
   534  089C                        endm
   535                          
   536                              ; Resume Code Compression
   537                              macro Resume_CodeCompressor
   538                              add  SP, 0
   539  089C                        endm
     1                          ;;*****************************************************************************
     2                          ;;*****************************************************************************
     3                          ;;  FILENAME: PWM8_1.inc
     4                          ;;   Version: 2.60, Updated on 2012/3/2 at 9:15:10
     5                          ;;  Generated by PSoC Designer 5.2.2551
     6                          ;;
     7                          ;;  DESCRIPTION: Assembler declarations for the PWM8 user module interface
     8                          ;;-----------------------------------------------------------------------------
     9                          ;;  Copyright (c) Cypress Semiconductor 2012. All Rights Reserved.
    10                          ;;*****************************************************************************
    11                          ;;*****************************************************************************
    12                          
    13                          include "m8c.inc"
    14                          
    15                          
    16                          ;--------------------------------------------------
    17                          ; Constants for PWM8_1 API's.
    18                          ;--------------------------------------------------
    19                          
    20  0001                    PWM8_1_CONTROL_REG_START_BIT:              equ 0x01    ; Control register start bit
    21  00E1                    PWM8_1_INT_REG:                            equ 0x0e1
    22  0008                    PWM8_1_INT_MASK:                           equ 0x08
    23                          
    24                          
    25                          ;--------------------------------------------------
    26                          ; Constants for PWM8_1 user defined values
    27                          ;--------------------------------------------------
    28                          
    29  001C                    PWM8_1_PERIOD:                             equ 0x1c
    30  000E                    PWM8_1_PULSE_WIDTH:                        equ 0x0e
    31                          
    32                          
    33                          ;--------------------------------------------------
    34                          ; Register Address Constants for PWM8_1
    35                          ;--------------------------------------------------
    36                          
    37  002C                    PWM8_1_COUNTER_REG:                    equ 0x2c   ; DR0 Count register
    38  002D                    PWM8_1_PERIOD_REG:                     equ 0x2d   ; DR1 Period register
    39  002E                    PWM8_1_COMPARE_REG:                    equ 0x2e   ; DR2 Compare register
    40  002F                    PWM8_1_CONTROL_REG:                    equ 0x2f   ; Control register
    41  002C                    PWM8_1_FUNC_REG:                       equ 0x2c   ; Function register
    42  002D                    PWM8_1_INPUT_REG:                      equ 0x2d   ; Input register
    43  002E                    PWM8_1_OUTPUT_REG:                     equ 0x2e   ; Output register
    44                          
    45                          
    46                          ;--------------------------------------------------
    47                          ; PWM8_1 Macro 'Functions'
    48                          ;--------------------------------------------------
    49                          
    50                             macro PWM8_1_Start_M
    51                             or    reg[PWM8_1_CONTROL_REG],  PWM8_1_CONTROL_REG_START_BIT
    52  089C                       endm
    53                          
    54                             macro PWM8_1_Stop_M
    55                             and   reg[PWM8_1_CONTROL_REG], ~PWM8_1_CONTROL_REG_START_BIT
    56  089C                       endm
    57                          
    58                             macro PWM8_1_EnableInt_M
    59                             M8C_EnableIntMask PWM8_1_INT_REG, PWM8_1_INT_MASK
    60  089C                       endm
    61                          
    62                             macro PWM8_1_DisableInt_M
    63                             M8C_DisableIntMask PWM8_1_INT_REG, PWM8_1_INT_MASK
    64                             endm
      + 089C                    
      + 089C                    ; end of file PWM8_1.inc

     1                          ;;*****************************************************************************
     2                          ;;*****************************************************************************
     3                          ;;
     4                          ;;       FILENAME: Memory.inc
     5                          ;;
     6                          ;;    DESCRIPTION: Memory Model and Stack Parameter Definitions for 
     7                          ;;                 the CY8C21020 family of PSoC devices.
     8                          ;;
     9                          ;;  LAST MODIFIED: June 17, 2004
    10                          ;;
    11                          ;;-----------------------------------------------------------------------------
    12                          ;;  Copyright (c) Cypress Semiconductor 2012. All Rights Reserved.
    13                          ;;*****************************************************************************
    14                          ;;*****************************************************************************
    15                          ;
    16                          ;
    17                          ;  ******** Define Memory Model and Stack parameters ********
    18                          ;
    19  0001                    IMAGECRAFT: equ 1   
    20  0002                    HITECH: equ 2   
    21  0002                    TOOLCHAIN: equ HITECH   
    22  0000                    SYSTEM_LARGE_MEMORY_MODEL: equ 0   
    23  0001                    SYSTEM_SMALL_MEMORY_MODEL: equ 1   
    24  0000                    SYSTEM_STACK_PAGE: equ 0   
    25  0000                    SYSTEM_STACK_PAGE_OFFSET: equ 0   
    26  0002                    SYSTEM_TOOLS: equ 2   
    27  0000                    SYSTEM_IDXPG_TRACKS_STK_PP: equ 0   
    28  0001                    SYSTEM_IDXPG_TRACKS_IDX_PP: equ 1   
    29  0000                    SYSTEM_MULTIPAGE_STACK: equ 0 
    30                          
    31                          
    32                          ;  ******* Function Class Definitions *******
    33                          ;
    34                          ;  These definitions are used to describe RAM access patterns. They provide
    35                          ;  documentation and they control prologue and epilogue macros that perform
    36                          ;  the necessary housekeeping functions for large memory model devices like
    37                          ;  the CY8C21020.
    38                          
    39  0001                    RAM_USE_CLASS_1:               equ 1   ; PUSH, POP & I/O access
    40  0002                    RAM_USE_CLASS_2:               equ 2   ; Indexed address mode on stack page
    41  0004                    RAM_USE_CLASS_3:               equ 4   ; Indexed address mode to any page
    42  0008                    RAM_USE_CLASS_4:               equ 8   ; Direct/Indirect address mode access
    43                          
    44                          ; ******* Hi Tech Specific *******
    45                          ; Turn on the expansion of all macros by default
    46                          IF (TOOLCHAIN & HITECH)
    47                          OPT EXPAND
    48                          ENDIF
    49                          ;  ******* Page Pointer Manipulation Macros *******
    50                          ;
    51                          ;  Most of the following macros are conditionally compiled so they only
    52                          ;  produce code if the large memory model is selected.
    53                          
    54                             ;-----------------------------------------------
    55                             ;  Set Stack Page Macro
    56                             ;-----------------------------------------------
    57                             ;
    58                             ;  DESC: Modify STK_PP in the large or small memory Models.
    59                             ;
    60                             ; INPUT: Constant (e.g., SYSTEM_STACK_PAGE) that specifies the RAM page on
    61                             ;        which stack operations like PUSH and POP store and retrieve their
    62                             ;        data
    63                             ;
    64                             ;  COST: 8 instruction cycles (in LMM only)
    65                          
    66                             macro RAM_SETPAGE_STK( PG_NUMBER )
    67                             IF ( SYSTEM_LARGE_MEMORY_MODEL )
    68                                mov reg[STK_PP], @PG_NUMBER
    69                             ENDIF
    70  089C                       endm
    71                          
    72                             ;-----------------------------------------------
    73                             ;  Set Current Page Macro
    74                             ;-----------------------------------------------
    75                             ;
    76                             ;  DESC: Modify CUR_PP in the large or small memory Models.
    77                             ;
    78                             ; INPUT: Constant value (e.g., >bFoo) for the RAM page number used in
    79                             ;        calculation of effective direct-mode address operands.
    80                             ;
    81                             ;  COST: 8 instruction cycles (in LMM only)
    82                          
    83                             macro RAM_SETPAGE_CUR( PG_NUMBER )
    84                             IF ( SYSTEM_LARGE_MEMORY_MODEL )
    85                                mov reg[CUR_PP], @PG_NUMBER
    86                             ENDIF
    87  089C                       endm
    88                          
    89                             ;-----------------------------------------------
    90                             ;  Set Index Page Macro
    91                             ;-----------------------------------------------
    92                             ;
    93                             ;  DESC: Modify IDX_PP in the large or small emory Models.
    94                             ;
    95                             ; INPUT: Constant value (e.g., >caFoo) for the RAM page number used in
    96                             ;         calculation of effective index-mode address operands.
    97                             ;
    98                             ;  COST: 8 instruction cycles (in LMM only)
    99                          
   100                             macro RAM_SETPAGE_IDX( PG_NUMBER )
   101                             IF ( SYSTEM_LARGE_MEMORY_MODEL )
   102                                mov reg[IDX_PP], @PG_NUMBER
   103                             ENDIF
   104  089C                       endm
   105                          
   106                             ;-----------------------------------------------
   107                             ;  Set MVI Read Page Macro
   108                             ;-----------------------------------------------
   109                             ;
   110                             ;  DESC: Modify MVR_PP in the large or small memory Models.
   111                             ;
   112                             ; INPUT: Constant value (e.g., >pFoo) for the RAM page number used in
   113                             ;        calculation of indirect address operands used in the
   114                             ;        "mvi A, [pFoo]" instructions.
   115                             ;
   116                             ;  COST: 8 instruction cycles (in LMM only)
   117                          
   118                             macro RAM_SETPAGE_MVR( PG_NUMBER )
   119                             IF ( SYSTEM_LARGE_MEMORY_MODEL )
   120                                mov reg[MVR_PP], @PG_NUMBER
   121                             ENDIF
   122  089C                       endm
   123                          
   124                             ;-----------------------------------------------
   125                             ;  Set MVI Write Page Macro
   126                             ;-----------------------------------------------
   127                             ;
   128                             ;  DESC: Modify MVW_PP in the large or small memory Models.
   129                             ;
   130                             ; INPUT: Constant value (e.g., >pFoo) for the RAM page number used in
   131                             ;        calculation of indirect address operands used in the
   132                             ;        "mvi [pFoo], A" instructions.
   133                             ;
   134                             ;  COST: 8 instruction cycles (in LMM only)
   135                          
   136                             macro RAM_SETPAGE_MVW( PG_NUMBER )
   137                             IF ( SYSTEM_LARGE_MEMORY_MODEL )
   138                                mov reg[MVW_PP], @PG_NUMBER
   139                             ENDIF
   140  089C                       endm
   141                          
   142                             ;-----------------------------------------------
   143                             ;  Force Index Page Pointer to Stack Page
   144                             ;-----------------------------------------------
   145                             ;
   146                             ;  DESC: Map index-mode operands onto the stack page by modifying IDX_PP.
   147                             ;        See also RAM_LOCK_INDEX_TO_STACKPAGE.
   148                             ;
   149                             ; INPUT: None
   150                             ;
   151                             ;  COST: 8 instruction cycles (in LMM only)
   152                          
   153                             macro RAM_SETPAGE_IDX2STK
   154                             IF ( SYSTEM_LARGE_MEMORY_MODEL )
   155                                IF ( SYSTEM_MULTIPAGE_STACK )
   156                                   mov   A, reg[STK_PP]
   157                                   mov   reg[IDX_PP], A
   158                                ELSE
   159                                   RAM_SETPAGE_IDX SYSTEM_STACK_PAGE
   160                                ENDIF
   161                             ENDIF
   162  089C                       endm
   163                          
   164                             ;-----------------------------------------------
   165                             ;  Change Memory Mode
   166                             ;-----------------------------------------------
   167                             ;
   168                             ;  DESC: Modify FLAG_PAGEMODE bits in the large and small memory Models.
   169                             ;
   170                             ; INPUT: Constant value for PGMODE bitfield of CPU Flag register, F.
   171                             ;        See FLAG_PGMODE_{x} constants in M8C.INC.
   172                             ;
   173                             ;  COST: 8 instruction cycles (in LMM only)
   174                          
   175                             macro RAM_CHANGE_PAGE_MODE( MODE )
   176                             IF ( SYSTEM_LARGE_MEMORY_MODEL )
   177                                and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
   178                                or    F,  FLAG_PGMODE_MASK & @MODE
   179                             ENDIF
   180  089C                       endm
   181                          
   182                             ;-----------------------------------------------
   183                             ;  Set Large Memory Model Native Paging Mode
   184                             ;-----------------------------------------------
   185                             ;
   186                             ;  DESC: Changes the FLAG_PAGEMODE bits to enter the native LMM RAM
   187                             ;        paging mode *IFF* a simple "OR" is guaranteed to work---for
   188                             ;        example, in an ISR, when the PGMODE bits have been cleared
   189                             ;        to zero. If a simple "OR" is not guaranteed to work, use
   190                             ;        the slower RAM_RESTORE_NATIVE_PAGING instead.
   191                             ;
   192                             ; INPUT: none
   193                             ;
   194                             ;  COST: 4 instruction cycles (in LMM only)
   195                          
   196                             macro RAM_SET_NATIVE_PAGING
   197                             IF ( SYSTEM_LARGE_MEMORY_MODEL )
   198                             IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
   199                                or    F,  FLAG_PGMODE_11b            ; LMM w/ IndexPage<==>StackPage
   200                             ENDIF ;  PGMODE LOCKED
   201                             IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
   202                                or    F,  FLAG_PGMODE_10b            ; LMM with independent IndexPage
   203                             ENDIF ; PGMODE FREE
   204                             ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
   205  089C                       endm
   206                          
   207                             ;-----------------------------------------------
   208                             ; Restore Large Memory Model Native Paging Mode
   209                             ;-----------------------------------------------
   210                             ;
   211                             ;  DESC: Changes the FLAG_PAGEMODE bits to enter the native LMM RAM
   212                             ;        paging mode. Always works because it clears the PGMODE bits
   213                             ;        before OR-ing in the new ones. See RAM_RESTORE_NATIVE_PAGING
   214                             ;        for a faster method.
   215                             ;
   216                             ; INPUT: none
   217                             ;
   218                             ;  COST: 8 instruction cycles (in LMM only)
   219                          
   220                             macro RAM_RESTORE_NATIVE_PAGING
   221                             IF ( SYSTEM_LARGE_MEMORY_MODEL )
   222                             IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
   223                                RAM_CHANGE_PAGE_MODE FLAG_PGMODE_11b ; LMM w/ IndexPage<==>StackPage
   224                             ENDIF ;  PGMODE LOCKED
   225                             IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
   226                                RAM_CHANGE_PAGE_MODE FLAG_PGMODE_10b ; LMM with independent IndexPage
   227                             ENDIF ; PGMODE FREE
   228                             ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
   229  089C                       endm
   230                          
   231                             ;-----------------------------------------------
   232                             ; Force indexed addr mode operands to Stack Pg
   233                             ;-----------------------------------------------
   234                             ;
   235                             ;  DESC: Force instructions that use indexed address mode to reference the
   236                             ;        stack page (as defined by STK_PP). This macro sets the "Indexed
   237                             ;        Stack Mode" bit (LSB) of the PGMODE bit field in the CPU Flag
   238                             ;        register, F. (See also RAM_SETPAGE_IDX2STK, above.)
   239                             ;
   240                             ; INPUT: none
   241                             ;
   242                             ;  COST: 4 instruction cycles (in LMM only)
   243                          
   244                             macro RAM_X_POINTS_TO_STACKPAGE
   245                             IF ( SYSTEM_LARGE_MEMORY_MODEL )
   246                                or   F, FLAG_PGMODE_01b
   247                             ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
   248  089C                       endm
   249                          
   250                             ;-----------------------------------------------
   251                             ;  Force indexed addr mode operands to Index Pg
   252                             ;-----------------------------------------------
   253                             ;
   254                             ;  DESC: Permit instructions that use indexed address mode to reference page
   255                             ;        zero or the page pointed to by the IDX_PP register, depending on the
   256                             ;        setting of the MSb (or "Direct Page Mode" bit) of the PGMODE bits
   257                             ;        in the CPU Flag register, F. (This macro clears the PGMODE LSb.)
   258                             ;
   259                             ; INPUT: none
   260                             ;
   261                             ;  COST: 4 instruction cycles (in LMM only)
   262                          
   263                             macro RAM_X_POINTS_TO_INDEXPAGE
   264                             IF ( SYSTEM_LARGE_MEMORY_MODEL )
   265                                and  F, ~FLAG_PGMODE_01b
   266                             ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
   267  089C                       endm
   268                          
   269                             ;-----------------------------------------------
   270                             ;  Function Prologue
   271                             ;-----------------------------------------------
   272                             ;
   273                             ;  Prologue for functions that run in the LMM and SMM.
   274                             ;
   275                          
   276                             macro RAM_PROLOGUE( ACTUAL_CLASS )
   277                          
   278                             IF ( @ACTUAL_CLASS & RAM_USE_CLASS_1 )
   279                             ; Nothing to do
   280                             ENDIF ; RAM_USE_CLASS_1
   281                          
   282                             IF ( @ACTUAL_CLASS & RAM_USE_CLASS_2 )
   283                                IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
   284                                   RAM_X_POINTS_TO_STACKPAGE         ; exit native paging mode!
   285                                ENDIF
   286                             ENDIF ; RAM_USE_CLASS_2
   287                          
   288                             IF ( @ACTUAL_CLASS & RAM_USE_CLASS_3 )
   289                                IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
   290                                   RAM_X_POINTS_TO_INDEXPAGE         ; exit native paging mode!
   291                                ENDIF
   292                             ENDIF ; RAM_USE_CLASS_3
   293                          
   294                             IF ( @ACTUAL_CLASS & RAM_USE_CLASS_4 )
   295                             ; Nothing to do
   296                             ENDIF ; RAM_USE_CLASS_4
   297                          
   298  089C                       endm
   299                          
   300                             ;-----------------------------------------------
   301                             ;  Function Epilogue
   302                             ;-----------------------------------------------
   303                             ;
   304                             ;  Prologue for functions that run in the LMM and SMM.
   305                             ;
   306                          
   307                             macro RAM_EPILOGUE( ACTUAL_CLASS )
   308                          
   309                             IF ( @ACTUAL_CLASS & RAM_USE_CLASS_1 )
   310                             ; Nothing to do
   311                             ENDIF ; RAM_USE_CLASS_1
   312                          
   313                             IF ( @ACTUAL_CLASS & RAM_USE_CLASS_2 )
   314                                RAM_RESTORE_NATIVE_PAGING
   315                             ENDIF ; RAM_USE_CLASS_2
   316                          
   317                             IF ( @ACTUAL_CLASS & RAM_USE_CLASS_3 )
   318                                RAM_RESTORE_NATIVE_PAGING
   319                             ENDIF ; RAM_USE_CLASS_3
   320                          
   321                             IF ( @ACTUAL_CLASS & RAM_USE_CLASS_4 )
   322                             ; Nothing to do
   323                             ENDIF ; RAM_USE_CLASS_4
   324                          
   325  089C                       endm
   326                          
   327                             ;-----------------------------------------------
   328                             ;  Preserve Register
   329                             ;-----------------------------------------------
   330                             ;
   331                             ;  DESC: Preserve a register value on the stack
   332                             ;
   333                             ; INPUT: Name or address of register in I/O Space
   334                             ;        The I/O bank is an implicit parameter. That is, this function will
   335                             ;        Access the I/O bank currently specified by the CPU Flag register.
   336                             ;
   337                             ;  USES: CPU 'A' register
   338                             ;
   339                             ;  COST: 9 instruction cycles
   340                          
   341                             macro REG_PRESERVE( IOReg )
   342                             mov   A, reg[ @IOReg ]
   343                             push  A
   344  089C                       endm
   345                          
   346                             ;-----------------------------------------------
   347                             ;  Restore Register
   348                             ;-----------------------------------------------
   349                             ;
   350                             ;  DESC: Restore a register value from the stack
   351                             ;
   352                             ; INPUT: Name or address of register in I/O Space
   353                             ;        The I/O bank is an implicit parameter. That is, this function will
   354                             ;        Access the I/O bank currently specified by the CPU Flag register.
   355                             ;
   356                             ;  USES: CPU 'A' register
   357                             ;
   358                             ;  COST: 10 instruction cycles
   359                          
   360                             macro REG_RESTORE( IOReg )
   361                             pop   A
   362                             mov   reg[ @IOReg ], A
   363  089C                       endm
   364                          
   365                             ;-----------------------------------------------
   366                             ;  Preserve Volatile Page Pointer Registers
   367                             ;-----------------------------------------------
   368                             ;
   369                             ;  DESC: Invoked by ISRs before switching to the LMM mode and calling
   370                             ;        functions that require on it.
   371                             ;
   372                             ; INPUT: none
   373                             ;
   374                             ;  USES: CPU 'A' register
   375                             ;
   376                             ;  COST: 45 instruction cycles (in LMM only)
   377                          
   378                             macro ISR_PRESERVE_PAGE_POINTERS
   379                             IF ( SYSTEM_LARGE_MEMORY_MODEL )
   380                                REG_PRESERVE CUR_PP
   381                                REG_PRESERVE IDX_PP
   382                                REG_PRESERVE MVR_PP
   383                                REG_PRESERVE MVW_PP
   384                             ENDIF
   385  089C                       endm
   386                          
   387                             ;-----------------------------------------------
   388                             ;  Restore Volatile Page Pointer Registers
   389                             ;-----------------------------------------------
   390                             ;
   391                             ;  DESC: Undo for RAM_PRESERVE_PAGE_POINTERS macro. Invoked by ISRs after
   392                             ;        calling functions that run in the LMM mode and before executing
   393                             ;        the RETI instruction.
   394                             ;
   395                             ; INPUT: none
   396                             ;
   397                             ;  USES: CPU 'A' register
   398                             ;
   399                             ;  COST: 50 instruction cycles (in LMM only)
   400                          
   401                             macro ISR_RESTORE_PAGE_POINTERS
   402                             IF ( SYSTEM_LARGE_MEMORY_MODEL )
   403                                REG_RESTORE MVW_PP
   404                                REG_RESTORE MVR_PP
   405                                REG_RESTORE IDX_PP
   406                                REG_RESTORE CUR_PP
   407                             ENDIF
   408  089C                       endm
     1                          ;;*****************************************************************************
     2                          ;;*****************************************************************************
     3                          ;;  FILENAME: PWM8_1.asm
     4                          ;;   Version: 2.60, Updated on 2012/3/2 at 9:15:10
     5                          ;;  Generated by PSoC Designer 5.2.2551
     6                          ;;
     7                          ;;  DESCRIPTION: PWM8 User Module software implementation file
     8                          ;;
     9                          ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
    10                          ;;        arguments and observe the associated "Registers are volatile" policy.
    11                          ;;        This means it is the caller's responsibility to preserve any values
    12                          ;;        in the X and A registers that are still needed after the API functions
    13                          ;;        returns. For Large Memory Model devices it is also the caller's 
    14                          ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
    15                          ;;        MVW_PP registers. Even though some of these registers may not be modified
    16                          ;;        now, there is no guarantee that will remain the case in future releases.
    17                          ;;-----------------------------------------------------------------------------
    18                          ;;  Copyright (c) Cypress Semiconductor 2012. All Rights Reserved.
    19                          ;;*****************************************************************************
    20                          ;;*****************************************************************************
    21                          
    22                          include "m8c.inc"
    23                          include "PWM8_1.inc"
    24                          include "memory.inc"
    25                          
    26                          ;-----------------------------------------------
    27                          ;  Global Symbols
    28                          ;-----------------------------------------------
    29                          export  PWM8_1_EnableInt
    30                          export _PWM8_1_EnableInt
    31                          export  PWM8_1_DisableInt
    32                          export _PWM8_1_DisableInt
    33                          export  PWM8_1_Start
    34                          export _PWM8_1_Start
    35                          export  PWM8_1_Stop
    36                          export _PWM8_1_Stop
    37                          export  PWM8_1_WritePeriod
    38                          export _PWM8_1_WritePeriod
    39                          export  PWM8_1_WritePulseWidth
    40                          export _PWM8_1_WritePulseWidth
    41                          export  PWM8_1_bReadPulseWidth
    42                          export _PWM8_1_bReadPulseWidth
    43                          export  PWM8_1_bReadCounter
    44                          export _PWM8_1_bReadCounter
    45                          
    46                          ; The following functions are deprecated and subject to omission in future releases
    47                          ;
    48                          export  bPWM8_1_ReadPulseWidth    ; deprecated
    49                          export _bPWM8_1_ReadPulseWidth    ; deprecated
    50                          export  bPWM8_1_ReadCounter       ; deprecated
    51                          export _bPWM8_1_ReadCounter       ; deprecated
    52                          
    53                          
    54                          AREA dyn_test2_RAM (RAM,REL)
    55                          
    56                          ;-----------------------------------------------
    57                          ;  Constant Definitions
    58                          ;-----------------------------------------------
    59                          
    60  0000                    INPUT_REG_NULL:                equ 0x00    ; Clear the input register
    61                          
    62                          
    63                          ;-----------------------------------------------
    64                          ; Variable Allocation
    65                          ;-----------------------------------------------
    66                          
    67                          
    68                          AREA UserModules (ROM, REL)
    69                          
    70                          .SECTION
    71                          ;-----------------------------------------------------------------------------
    72                          ;  FUNCTION NAME: PWM8_1_EnableInt
    73                          ;
    74                          ;  DESCRIPTION:
    75                          ;     Enables this PWM's interrupt by setting the interrupt enable mask bit
    76                          ;     associated with this User Module. This function has no effect until and
    77                          ;     unless the global interrupts are enabled (for example by using the
    78                          ;     macro M8C_EnableGInt).
    79                          ;-----------------------------------------------------------------------------
    80                          ;
    81                          ;  ARGUMENTS:    None.
    82                          ;  RETURNS:      Nothing.
    83                          ;  SIDE EFFECTS:
    84                          ;    The A and X registers may be modified by this or future implementations
    85                          ;    of this function.  The same is true for all RAM page pointer registers in
    86                          ;    the Large Memory Model.  When necessary, it is the calling function's
    87                          ;    responsibility to perserve their values across calls to fastcall16 
    88                          ;    functions.
    89                          ;
    90  06F5                     PWM8_1_EnableInt:
    91  06F5                    _PWM8_1_EnableInt:
    92                             RAM_PROLOGUE RAM_USE_CLASS_1
    93  06F5  43 E1 08             PWM8_1_EnableInt_M
    94                             RAM_EPILOGUE RAM_USE_CLASS_1
    95  06F8  7F                   ret
    96                          
    97                          
    98                          .ENDSECTION
    99                          
   100                          .SECTION
   101                          ;-----------------------------------------------------------------------------
   102                          ;  FUNCTION NAME: PWM8_1_DisableInt
   103                          ;
   104                          ;  DESCRIPTION:
   105                          ;     Disables this PWM's interrupt by clearing the interrupt enable
   106                          ;     mask bit associated with this User Module.
   107                          ;-----------------------------------------------------------------------------
   108                          ;
   109                          ;  ARGUMENTS:    None
   110                          ;  RETURNS:      Nothing
   111                          ;  SIDE EFFECTS:
   112                          ;    The A and X registers may be modified by this or future implementations
   113                          ;    of this function.  The same is true for all RAM page pointer registers in
   114                          ;    the Large Memory Model.  When necessary, it is the calling function's
   115                          ;    responsibility to perserve their values across calls to fastcall16 
   116                          ;    functions.
   117                          ;
   118  06F9                     PWM8_1_DisableInt:
   119  06F9                    _PWM8_1_DisableInt:
   120                             RAM_PROLOGUE RAM_USE_CLASS_1
   121  06F9  41 E1 F7             PWM8_1_DisableInt_M
   122                             RAM_EPILOGUE RAM_USE_CLASS_1
   123  06FC  7F                   ret
   124                          
   125                          
   126                          .ENDSECTION
   127                          
   128                          .SECTION
   129                          ;-----------------------------------------------------------------------------
   130                          ;  FUNCTION NAME: PWM8_1_Start
   131                          ;
   132                          ;  DESCRIPTION:
   133                          ;     Sets the start bit in the Control register of this user module.  The
   134                          ;     PWM will begin counting on the next input clock as soon as the
   135                          ;     enable input is asserted high.
   136                          ;-----------------------------------------------------------------------------
   137                          ;
   138                          ;  ARGUMENTS:    None
   139                          ;  RETURNS:      Nothing
   140                          ;  SIDE EFFECTS:
   141                          ;    The A and X registers may be modified by this or future implementations
   142                          ;    of this function.  The same is true for all RAM page pointer registers in
   143                          ;    the Large Memory Model.  When necessary, it is the calling function's
   144                          ;    responsibility to perserve their values across calls to fastcall16 
   145                          ;    functions.
   146                          ;
   147  06FD                     PWM8_1_Start:
   148  06FD                    _PWM8_1_Start:
   149                             RAM_PROLOGUE RAM_USE_CLASS_1
   150  06FD  43 2F 01             PWM8_1_Start_M
   151                             RAM_EPILOGUE RAM_USE_CLASS_1
   152  0700  7F                   ret
   153                          
   154                          
   155                          .ENDSECTION
   156                          
   157                          .SECTION
   158                          ;-----------------------------------------------------------------------------
   159                          ;  FUNCTION NAME: PWM8_1_Stop
   160                          ;
   161                          ;  DESCRIPTION:
   162                          ;     Disables PWM operation by clearing the start bit in the Control
   163                          ;     register.
   164                          ;-----------------------------------------------------------------------------
   165                          ;
   166                          ;  ARGUMENTS:    None
   167                          ;  RETURNS:      Nothing
   168                          ;  SIDE EFFECTS:
   169                          ;    The A and X registers may be modified by this or future implementations
   170                          ;    of this function.  The same is true for all RAM page pointer registers in
   171                          ;    the Large Memory Model.  When necessary, it is the calling function's
   172                          ;    responsibility to perserve their values across calls to fastcall16 
   173                          ;    functions.
   174                          ;
   175  0701                     PWM8_1_Stop:
   176  0701                    _PWM8_1_Stop:
   177                             RAM_PROLOGUE RAM_USE_CLASS_1
   178  0701  41 2F FE             PWM8_1_Stop_M
   179                             RAM_EPILOGUE RAM_USE_CLASS_1
   180  0704  7F                   ret
   181                          
   182                          
   183                          .ENDSECTION
   184                          
   185                          .SECTION
   186                          ;-----------------------------------------------------------------------------
   187                          ;  FUNCTION NAME: PWM8_1_WritePeriod
   188                          ;
   189                          ;  DESCRIPTION:
   190                          ;     Write the 8-bit period value into the Period register (DR1).
   191                          ;-----------------------------------------------------------------------------
   192                          ;
   193                          ;  ARGUMENTS: fastcall16 BYTE bPeriodValue (passed in A)
   194                          ;  RETURNS:   Nothing
   195                          ;  SIDE EFFECTS:
   196                          ;    If the PWM user module is stopped, then this value will also be
   197                          ;    latched into the Count register (DR0).
   198                          ;    
   199                          ;    The A and X registers may be modified by this or future implementations
   200                          ;    of this function.  The same is true for all RAM page pointer registers in
   201                          ;    the Large Memory Model.  When necessary, it is the calling function's
   202                          ;    responsibility to perserve their values across calls to fastcall16 
   203                          ;    functions.
   204                          ;
   205  0705                     PWM8_1_WritePeriod:
   206  0705                    _PWM8_1_WritePeriod:
   207                             RAM_PROLOGUE RAM_USE_CLASS_1
   208  0705  60 2D                mov   reg[PWM8_1_PERIOD_REG], A
   209                             RAM_EPILOGUE RAM_USE_CLASS_1
   210  0707  7F                   ret
   211                          
   212                          
   213                          .ENDSECTION
   214                          
   215                          .SECTION
   216                          ;-----------------------------------------------------------------------------
   217                          ;  FUNCTION NAME: PWM8_1_WritePulseWidth
   218                          ;
   219                          ;  DESCRIPTION:
   220                          ;     Writes compare value into the Compare register (DR2).
   221                          ;-----------------------------------------------------------------------------
   222                          ;
   223                          ;  ARGUMENTS:    fastcall16 BYTE bCompareValue (passed in A)
   224                          ;  RETURNS:      Nothing
   225                          ;  SIDE EFFECTS:
   226                          ;    The A and X registers may be modified by this or future implementations
   227                          ;    of this function.  The same is true for all RAM page pointer registers in
   228                          ;    the Large Memory Model.  When necessary, it is the calling function's
   229                          ;    responsibility to perserve their values across calls to fastcall16 
   230                          ;    functions.
   231                          ;
   232  0708                     PWM8_1_WritePulseWidth:
   233  0708                    _PWM8_1_WritePulseWidth:
   234                             RAM_PROLOGUE RAM_USE_CLASS_1
   235  0708  60 2E                mov   reg[PWM8_1_COMPARE_REG], A
   236                             RAM_EPILOGUE RAM_USE_CLASS_1
   237  070A  7F                   ret
   238                          
   239                          
   240                          .ENDSECTION
   241                          
   242                          .SECTION
   243                          ;-----------------------------------------------------------------------------
   244                          ;  FUNCTION NAME: PWM8_1_bReadPulseWidth
   245                          ;
   246                          ;  DESCRIPTION:
   247                          ;     Reads the Compare register.
   248                          ;-----------------------------------------------------------------------------
   249                          ;
   250                          ;  ARGUMENTS:    None
   251                          ;  RETURNS:      fastcall16 BYTE bCompareValue (value of DR2 in the A register)
   252                          ;  SIDE EFFECTS:
   253                          ;    The A and X registers may be modified by this or future implementations
   254                          ;    of this function.  The same is true for all RAM page pointer registers in
   255                          ;    the Large Memory Model.  When necessary, it is the calling function's
   256                          ;    responsibility to perserve their values across calls to fastcall16 
   257                          ;    functions.
   258                          ;
   259  070B                     PWM8_1_bReadPulseWidth:
   260  070B                    _PWM8_1_bReadPulseWidth:
   261  070B                     bPWM8_1_ReadPulseWidth:                         ; this name deprecated
   262  070B                    _bPWM8_1_ReadPulseWidth:                         ; this name deprecated
   263                             RAM_PROLOGUE RAM_USE_CLASS_1
   264  070B  5D 2E                mov   A, reg[PWM8_1_COMPARE_REG]
   265                             RAM_EPILOGUE RAM_USE_CLASS_1
   266  070D  7F                   ret
   267                          
   268                          
   269                          .ENDSECTION
   270                          
   271                          .SECTION
   272                          ;-----------------------------------------------------------------------------
   273                          ;  FUNCTION NAME: PWM8_1_bReadCounter
   274                          ;
   275                          ;  DESCRIPTION:
   276                          ;     Returns the value in the Count register (DR0), preserving the value in
   277                          ;     the compare register (DR2). Interrupts are prevented during the transfer
   278                          ;     from the Count to the Compare registers by holding the clock low in
   279                          ;     the PSoC block.
   280                          ;-----------------------------------------------------------------------------
   281                          ;
   282                          ;  ARGUMENTS: None
   283                          ;  RETURNS:   fastcall16 BYTE bCount (value of DR0 in the A register)
   284                          ;  SIDE EFFECTS:
   285                          ;     1) The user module is stopped momentarily and one or more counts may be missed.
   286                          ;     2) The A and X registers may be modified by this or future implementations
   287                          ;        of this function.  The same is true for all RAM page pointer registers in
   288                          ;        the Large Memory Model.  When necessary, it is the calling function's
   289                          ;        responsibility to perserve their values across calls to fastcall16 
   290                          ;        functions.
   291                          ;
   292  070E                     PWM8_1_bReadCounter:
   293  070E                    _PWM8_1_bReadCounter:
   294  070E                     bPWM8_1_ReadCounter:                            ; this name deprecated
   295  070E                    _bPWM8_1_ReadCounter:                            ; this name deprecated
   296                          
   297  0000                       bOrigCompareValue:      EQU   0               ; Frame offset to temp Compare store
   298  0001                       bOrigClockSetting:      EQU   1               ; Frame offset to temp Input   store
   299  0002                       wCounter:               EQU   2               ; Frame offset to temp Count   store
   300  0003                       STACK_FRAME_SIZE:       EQU   3               ; max stack frame size is 3 bytes
   301                          
   302                             RAM_PROLOGUE RAM_USE_CLASS_2
   303  070E  4F                   mov   X, SP                                   ; X <- stack frame pointer
   304  070F  5D 2E                mov   A, reg[PWM8_1_COMPARE_REG]              ; Save the Compare register on the stack
   305  0711  08                   push  A                                       ;
   306  0712  41 2F FE             PWM8_1_Stop_M                                 ; Disable (stop) the PWM
   307  0715  71 10                M8C_SetBank1                                  ;
   308  0717  5D 2D                mov   A, reg[PWM8_1_INPUT_REG]                ; save the clock input setting
   309  0719  08                   push  A                                       ;   on the stack (now 2 bytes) and ...
   310                                                                           ;   hold the clock low:
   311  071A  62 2D 00             mov   reg[PWM8_1_INPUT_REG], INPUT_REG_NULL
   312  071D  70 EF                M8C_SetBank0
   313                                                                           ; Extract the Count via DR2 register
   314  071F  5D 2C                mov   A, reg[PWM8_1_COUNTER_REG]              ; DR2 <- DR0
   315  0721  5D 2E                mov   A, reg[PWM8_1_COMPARE_REG]              ; Stash the Count on the stack
   316  0723  08                   push  A                                       ;  -stack frame is now 3 bytes
   317  0724  52 00                mov   A, [X+bOrigCompareValue]                ; Restore the Compare register
   318  0726  60 2E                mov   reg[PWM8_1_COMPARE_REG], A
   319  0728  71 10                M8C_SetBank1                                  ; Restore the PWM operation:
   320  072A  52 01                mov   A, [X+bOrigClockSetting]                ;   First, the clock setting...
   321  072C  60 2D                mov   reg[PWM8_1_INPUT_REG], A                ;
   322  072E  70 EF                M8C_SetBank0                                  ;
   323  0730  43 2F 01             PWM8_1_Start_M                                ;   then re-enable the PWM.
   324  0733  18                   pop   A                                       ; Setup the return value
   325  0734  38 FE                ADD   SP, -(STACK_FRAME_SIZE-1)               ; Zap remainder of stack frame
   326                             RAM_EPILOGUE RAM_USE_CLASS_2
   327  0736  7F                   ret


HI-TECH Software Macro Assembler (PSoC MCU) V9.61PL6
Symbol Table                                                                                               Fri May 25 15:05:14 2012

      PWM8_1_WritePulseWidth 0708           bPWM8_1_ReadCounter 070E           PWM8_1_bReadCounter 070E  
     _PWM8_1_WritePulseWidth 0708        bPWM8_1_ReadPulseWidth 070B                   PWM8_1_Stop 0701  
           bOrigClockSetting 0001            PWM8_1_COMPARE_REG 002E       _bPWM8_1_ReadPulseWidth 070B  
                      HITECH 0002        PWM8_1_bReadPulseWidth 070B            PWM8_1_CONTROL_REG 002F  
                _PWM8_1_Stop 0701              PWM8_1_INPUT_REG 002D            PWM8_1_COUNTER_REG 002C  
              INPUT_REG_NULL 0000     SYSTEM_LARGE_MEMORY_MODEL 0000       _PWM8_1_bReadPulseWidth 070B  
                PWM8_1_Start 06FD             PWM8_1_DisableInt 06F9  PWM8_1_CONTROL_REG_START_BIT 0001  
                   TOOLCHAIN 0002             bOrigCompareValue 0000            PWM8_1_WritePeriod 0705  
             RAM_USE_CLASS_1 0001               RAM_USE_CLASS_2 0002               RAM_USE_CLASS_3 0004  
             RAM_USE_CLASS_4 0008               PWM8_1_INT_MASK 0008            _PWM8_1_DisableInt 06F9  
            PWM8_1_EnableInt 06F5              STACK_FRAME_SIZE 0003                 _PWM8_1_Start 06FD  
        _bPWM8_1_ReadCounter 070E                PWM8_1_INT_REG 00E1             _PWM8_1_EnableInt 06F5  
        _PWM8_1_bReadCounter 070E                 FLAG_XIO_MASK 0010             PWM8_1_PERIOD_REG 002D  
  SYSTEM_IDXPG_TRACKS_IDX_PP 0001           _PWM8_1_WritePeriod 0705  
