19:36:35 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\git_repos\mnist_neuralnet\fpga\milestone2\projects\DMA_test4\temp_xsdb_launch_script.tcl
19:36:37 INFO  : XSCT server has started successfully.
19:36:37 INFO  : Successfully done setting XSCT server connection channel  
19:36:38 INFO  : plnx-install-location is set to ''
19:36:38 INFO  : Successfully done setting workspace for the tool. 
19:36:38 INFO  : Successfully done query RDI_DATADIR 
19:36:38 INFO  : Registering command handlers for Vitis TCF services
19:38:16 ERROR : Failed to create platform.
19:39:58 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test4/DMA_test4/zynq_fsbl/zynq_fsbl_bsp/system.mss"
19:39:59 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test4/DMA_test4/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:41:51 INFO  : Checking for BSP changes to sync application flags for project 'DMA_test4_app'...
19:42:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:42:33 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
19:42:33 INFO  : 'jtag frequency' command is executed.
19:42:33 INFO  : Context for 'APU' is selected.
19:42:33 INFO  : System reset is completed.
19:42:36 INFO  : 'after 3000' command is executed.
19:42:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
19:42:37 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test4/DMA_test4_app/_ide/bitstream/design_1_wrapper.bit"
19:42:38 INFO  : Context for 'APU' is selected.
19:42:38 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test4/DMA_test4/export/DMA_test4/hw/design_1_wrapper.xsa'.
19:42:38 INFO  : 'configparams force-mem-access 1' command is executed.
19:42:38 INFO  : Context for 'APU' is selected.
19:42:38 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test4/DMA_test4_app/_ide/psinit/ps7_init.tcl' is done.
19:42:38 INFO  : 'ps7_init' command is executed.
19:42:38 INFO  : 'ps7_post_config' command is executed.
19:42:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:38 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test4/DMA_test4_app/Debug/DMA_test4_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:42:38 INFO  : 'configparams force-mem-access 0' command is executed.
19:42:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test4/DMA_test4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test4/DMA_test4/export/DMA_test4/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test4/DMA_test4_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test4/DMA_test4_app/Debug/DMA_test4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:42:39 INFO  : Memory regions updated for context APU
19:42:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:39 INFO  : 'con' command is executed.
19:42:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:42:39 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\milestone2\projects\DMA_test4\.sdk\launch_scripts\single_application_debug\systemdebugger_dma_test4_app_system_standalone.tcl'
19:43:29 INFO  : Disconnected from the channel tcfchan#3.
19:43:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:43:30 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
19:43:30 INFO  : 'jtag frequency' command is executed.
19:43:30 INFO  : Context for 'APU' is selected.
19:43:30 INFO  : System reset is completed.
19:43:33 INFO  : 'after 3000' command is executed.
19:43:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
19:43:34 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test4/DMA_test4_app/_ide/bitstream/design_1_wrapper.bit"
19:43:34 INFO  : Context for 'APU' is selected.
19:43:34 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test4/DMA_test4/export/DMA_test4/hw/design_1_wrapper.xsa'.
19:43:34 INFO  : 'configparams force-mem-access 1' command is executed.
19:43:34 INFO  : Context for 'APU' is selected.
19:43:34 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test4/DMA_test4_app/_ide/psinit/ps7_init.tcl' is done.
19:43:35 INFO  : 'ps7_init' command is executed.
19:43:35 INFO  : 'ps7_post_config' command is executed.
19:43:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:35 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test4/DMA_test4_app/Debug/DMA_test4_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:43:35 INFO  : 'configparams force-mem-access 0' command is executed.
19:43:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test4/DMA_test4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test4/DMA_test4/export/DMA_test4/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test4/DMA_test4_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test4/DMA_test4_app/Debug/DMA_test4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:43:35 INFO  : Memory regions updated for context APU
19:43:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:35 INFO  : 'con' command is executed.
19:43:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:43:35 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\milestone2\projects\DMA_test4\.sdk\launch_scripts\single_application_debug\systemdebugger_dma_test4_app_system_standalone.tcl'
19:44:52 INFO  : Checking for BSP changes to sync application flags for project 'DMA_test4_app'...
19:44:52 ERROR : Failed to get platform details for the project 'DMA_test4_app'. Cannot sync application flags.
19:44:54 ERROR : Failed to compute checksum of hardware specification file used by project 'DMA_test4_app'
19:46:10 INFO  : Checking for BSP changes to sync application flags for project 'DMA_test4_app'...
19:46:10 ERROR : Failed to get platform details for the project 'DMA_test4_app'. Cannot sync application flags.
19:46:11 ERROR : Failed to compute checksum of hardware specification file used by project 'DMA_test4_app'
19:46:57 INFO  : Checking for BSP changes to sync application flags for project 'DMA_test4_app'...
19:46:57 ERROR : Failed to get platform details for the project 'DMA_test4_app'. Cannot sync application flags.
19:46:58 ERROR : Failed to compute checksum of hardware specification file used by project 'DMA_test4_app'
19:49:48 INFO  : Hardware specification for platform project 'DMA_test4' is updated.
19:49:52 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test4/DMA_test4/zynq_fsbl/zynq_fsbl_bsp/system.mss"
19:49:53 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test4/DMA_test4/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:53:41 INFO  : Successfully done sdx_reload_mss "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test4/DMA_test4/zynq_fsbl/zynq_fsbl_bsp/system.mss"
19:53:41 INFO  : No changes in MSS file content so sources will not be generated.
20:00:24 INFO  : Checking for BSP changes to sync application flags for project 'DMA_test4_app'...
20:01:06 INFO  : Checking for BSP changes to sync application flags for project 'DMA_test4_app'...
20:03:47 INFO  : Checking for BSP changes to sync application flags for project 'DMA_test4_app'...
20:14:04 INFO  : Checking for BSP changes to sync application flags for project 'DMA_test4_app'...
20:14:19 INFO  : Checking for BSP changes to sync application flags for project 'DMA_test4_app'...
20:15:21 INFO  : Checking for BSP changes to sync application flags for project 'DMA_test4_app'...
20:16:27 INFO  : Checking for BSP changes to sync application flags for project 'DMA_test4_app'...
20:16:57 INFO  : Disconnected from the channel tcfchan#4.
20:16:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:57 INFO  : Jtag cable 'Digilent Zybo 210279787858A' is selected.
20:16:57 INFO  : 'jtag frequency' command is executed.
20:16:57 INFO  : Context for 'APU' is selected.
20:16:57 INFO  : System reset is completed.
20:17:00 INFO  : 'after 3000' command is executed.
20:17:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1' command is executed.
20:17:01 INFO  : FPGA configured successfully with bitstream "C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test4/DMA_test4_app/_ide/bitstream/design_1_wrapper.bit"
20:17:01 INFO  : Context for 'APU' is selected.
20:17:01 INFO  : Hardware design information is loaded from 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test4/DMA_test4/export/DMA_test4/hw/design_1_wrapper.xsa'.
20:17:01 INFO  : 'configparams force-mem-access 1' command is executed.
20:17:01 INFO  : Context for 'APU' is selected.
20:17:01 INFO  : Sourcing of 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test4/DMA_test4_app/_ide/psinit/ps7_init.tcl' is done.
20:17:02 INFO  : 'ps7_init' command is executed.
20:17:02 INFO  : 'ps7_post_config' command is executed.
20:17:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:02 INFO  : The application 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test4/DMA_test4_app/Debug/DMA_test4_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:17:02 INFO  : 'configparams force-mem-access 0' command is executed.
20:17:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279787858A" && level==0} -index 1
fpga -file C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test4/DMA_test4_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test4/DMA_test4/export/DMA_test4/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test4/DMA_test4_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test4/DMA_test4_app/Debug/DMA_test4_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:17:02 INFO  : Memory regions updated for context APU
20:17:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:02 INFO  : 'con' command is executed.
20:17:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:17:02 INFO  : Launch script is exported to file 'C:\git_repos\mnist_neuralnet\fpga\milestone2\projects\DMA_test4\.sdk\launch_scripts\single_application_debug\systemdebugger_dma_test4_app_system_standalone.tcl'
20:28:42 INFO  : Disconnected from the channel tcfchan#24.
20:29:17 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\git_repos\mnist_neuralnet\fpga\milestone2\projects\DMA_test4\temp_xsdb_launch_script.tcl
20:29:20 INFO  : XSCT server has started successfully.
20:29:20 INFO  : plnx-install-location is set to ''
20:29:20 INFO  : Successfully done setting XSCT server connection channel  
20:29:20 INFO  : Successfully done setting workspace for the tool. 
20:29:26 INFO  : Registering command handlers for Vitis TCF services
20:29:28 INFO  : Successfully done query RDI_DATADIR 
