# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do Error_Block_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/ERROR\ BLOCK/Error\ Blocks\ Integrados {F:/ERROR BLOCK/Error Blocks Integrados/Stuff_Error_Block.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:17 on Nov 30,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/ERROR BLOCK/Error Blocks Integrados" F:/ERROR BLOCK/Error Blocks Integrados/Stuff_Error_Block.v 
# -- Compiling module Stuff_Error_Block
# 
# Top level modules:
# 	Stuff_Error_Block
# End time: 10:27:17 on Nov 30,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/ERROR\ BLOCK/Error\ Blocks\ Integrados {F:/ERROR BLOCK/Error Blocks Integrados/Form_Error_Block.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:17 on Nov 30,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/ERROR BLOCK/Error Blocks Integrados" F:/ERROR BLOCK/Error Blocks Integrados/Form_Error_Block.v 
# -- Compiling module Form_Error_Block
# 
# Top level modules:
# 	Form_Error_Block
# End time: 10:27:17 on Nov 30,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/ERROR\ BLOCK/Error\ Blocks\ Integrados {F:/ERROR BLOCK/Error Blocks Integrados/EOF_Error_Block.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:17 on Nov 30,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/ERROR BLOCK/Error Blocks Integrados" F:/ERROR BLOCK/Error Blocks Integrados/EOF_Error_Block.v 
# -- Compiling module EOF_Error_Block
# 
# Top level modules:
# 	EOF_Error_Block
# End time: 10:27:17 on Nov 30,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/ERROR\ BLOCK/Error\ Blocks\ Integrados {F:/ERROR BLOCK/Error Blocks Integrados/Error_Block.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:18 on Nov 30,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/ERROR BLOCK/Error Blocks Integrados" F:/ERROR BLOCK/Error Blocks Integrados/Error_Block.v 
# -- Compiling module Error_Block
# 
# Top level modules:
# 	Error_Block
# End time: 10:27:18 on Nov 30,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/ERROR\ BLOCK/Error\ Blocks\ Integrados {F:/ERROR BLOCK/Error Blocks Integrados/Error_Block_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:18 on Nov 30,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/ERROR BLOCK/Error Blocks Integrados" F:/ERROR BLOCK/Error Blocks Integrados/Error_Block_TB.v 
# -- Compiling module Error_Block_TB
# 
# Top level modules:
# 	Error_Block_TB
# End time: 10:27:18 on Nov 30,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  Error_Block_TB
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" Error_Block_TB 
# Start time: 10:27:18 on Nov 30,2017
# Loading work.Error_Block_TB
# Loading work.Error_Block
# Loading work.Form_Error_Block
# Loading work.EOF_Error_Block
# Loading work.Stuff_Error_Block
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Esperando flag ativar
# Esperando flag ativar
# Estou verificando se ha stuff
# Esperando flag ativar
# Bits Iguais          2
# Esperando flag ativar
# Bits Iguais          3
# Esperando flag ativar
# Bits Iguais          4
# Esperando flag ativar
# Bits Iguais          5
# Esperando flag ativar
# Erro de bit Stuff
# Estou verificando o EOF 1
# Estou verificando o EOF          2
# Estou verificando o EOF          3
# Estou verificando o EOF          4
# Estou verificando o EOF          5
# Erro encontrado
# Esperando flag ativar
# Esperando flag ativar
# Esperando flag ativar
# Verificando o bit do ACK Delimiter
# Encontrei um erro no ACK Delimiter
# Esperando flag ativar
# Esperando flag ativar
# Verificando o bit do CRC Delimiter
# Encontrei um erro no CRC Delimiter
# Esperando flag ativar
# Esperando flag ativar
# Esperando flag ativar
# ** Note: $stop    : F:/ERROR BLOCK/Error Blocks Integrados/Error_Block_TB.v(46)
#    Time: 120 ps  Iteration: 0  Instance: /Error_Block_TB
# Break in Module Error_Block_TB at F:/ERROR BLOCK/Error Blocks Integrados/Error_Block_TB.v line 46
# End time: 10:28:31 on Nov 30,2017, Elapsed time: 0:01:13
# Errors: 0, Warnings: 0
