
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000356                       # Number of seconds simulated
sim_ticks                                   355942000                       # Number of ticks simulated
final_tick                               2263603693000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               42550188                       # Simulator instruction rate (inst/s)
host_op_rate                                 42549154                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              108947674                       # Simulator tick rate (ticks/s)
host_mem_usage                                 777624                       # Number of bytes of host memory used
host_seconds                                     3.27                       # Real time elapsed on the host
sim_insts                                   139008828                       # Number of instructions simulated
sim_ops                                     139008828                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus4.inst        91328                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.data        27840                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.inst        30208                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.data        18944                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.inst        97600                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.data        56768                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            322688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus4.inst        91328                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus5.inst        30208                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus6.inst        97600                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       219136                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks       103744                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         103744                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus4.inst         1427                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.data          435                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.inst          472                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.data          296                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.inst         1525                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.data          887                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               5042                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks         1621                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              1621                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus4.inst    256581128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.data     78214990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.inst     84867759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.data     53222154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.inst    274201977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.data    159486658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            906574667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus4.inst    256581128                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus5.inst     84867759                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus6.inst    274201977                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       615650864                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks      291463216                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           291463216                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks      291463216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.inst    256581128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.data     78214990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.inst     84867759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.data     53222154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.inst    274201977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.data    159486658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          1198037883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus4.inst        28864                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus4.data       150784                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.inst         3264                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.data        59840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus6.inst        11200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus6.data       516992                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            770944                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus4.inst        28864                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus5.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus6.inst        11200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        43328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks       484480                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         484480                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus4.inst          451                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus4.data         2356                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.inst           51                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.data          935                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus6.inst          175                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus6.data         8078                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              12046                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks         7570                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              7570                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus4.inst     81091863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus4.data    423619578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.inst      9170033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.data    168117278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus6.inst     31465801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus6.data   1452461356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           2165925909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus4.inst     81091863                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus5.inst      9170033                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus6.inst     31465801                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total       121727697                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks     1361120632                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          1361120632                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks     1361120632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.inst     81091863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.data    423619578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.inst      9170033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.data    168117278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus6.inst     31465801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus6.data   1452461356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          3527046541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               358577500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           358742000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                     1                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements                1                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          376.602196                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  1                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                    1                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   376.024072                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data     0.578124                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.734422                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.001129                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.735551                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          281                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          205                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.548828                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data           75                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data           54                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data            3                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data            2                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data          129                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data          129                       # number of overall hits
system.cpu0.dcache.overall_hits::total            129                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data            1                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::total            3                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data          132                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data          132                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.038462                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.022727                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.022727                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu0.dcache.writebacks::total                1                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements                0                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 511                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          511                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.998047                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          136                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          375                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst          370                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst          370                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst          370                       # number of overall hits
system.cpu0.icache.overall_hits::total            370                       # number of overall hits
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst          370                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst          370                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               358577500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           358742000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                     1                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  1                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          409.898055                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   409.320290                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data     0.577765                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.799454                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.001128                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.800582                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          408                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data           75                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data           54                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data            3                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data            2                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data          129                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data          129                       # number of overall hits
system.cpu1.dcache.overall_hits::total            129                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data            1                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data            3                       # number of overall misses
system.cpu1.dcache.overall_misses::total            3                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data          132                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data          132                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.038462                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.022727                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.022727                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst          370                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst          370                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst          370                       # number of overall hits
system.cpu1.icache.overall_hits::total            370                       # number of overall hits
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst          370                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst          370                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               358577500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           358742000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          253.134190                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   252.556783                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     0.577407                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.493275                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.001128                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.494403                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          147                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          147                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.287109                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           54                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            2                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          129                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          129                       # number of overall hits
system.cpu2.dcache.overall_hits::total            129                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            2                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::total            3                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.022727                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.022727                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               358523500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           358688000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                     1                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements                1                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          447.089239                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   446.512190                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data     0.577049                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.872094                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.001127                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.873221                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          441                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data           75                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data           54                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data            3                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data            2                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data          129                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data          129                       # number of overall hits
system.cpu3.dcache.overall_hits::total            129                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data            1                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::total            3                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data          132                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data          132                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.038462                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.022727                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.022727                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu3.dcache.writebacks::total                1                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          410                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          102                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst          370                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst          370                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst          370                       # number of overall hits
system.cpu3.icache.overall_hits::total            370                       # number of overall hits
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst          370                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst          370                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                       570                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     162     47.65%     47.65% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      0.29%     47.94% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                    177     52.06%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                 340                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      162     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      0.31%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     161     49.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                  324                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0               139108000     91.88%     91.88% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 164500      0.11%     91.99% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31               12129500      8.01%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total           151402000                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.909605                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.952941                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu4.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu4.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                     3                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                    1      0.28%      0.28% # number of callpals executed
system.cpu4.kern.callpal::swpctx                   12      3.31%      3.58% # number of callpals executed
system.cpu4.kern.callpal::tbi                       1      0.28%      3.86% # number of callpals executed
system.cpu4.kern.callpal::swpipl                  321     88.43%     92.29% # number of callpals executed
system.cpu4.kern.callpal::rdusp                     1      0.28%     92.56% # number of callpals executed
system.cpu4.kern.callpal::rti                      18      4.96%     97.52% # number of callpals executed
system.cpu4.kern.callpal::callsys                   9      2.48%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                   363                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                 18                      
system.cpu4.kern.mode_good::user                   17                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel          61848000     75.47%     75.47% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user            20102000     24.53%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements             4863                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          435.390594                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs              65197                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             4863                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            13.406745                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data    24.816476                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   410.574119                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.048470                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.801903                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.850372                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          357                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          357                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.697266                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           129852                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          129852                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        30686                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          30686                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        25621                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         25621                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          500                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          500                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          585                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          585                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data        56307                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total           56307                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data        56307                       # number of overall hits
system.cpu4.dcache.overall_hits::total          56307                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2795                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2795                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         2158                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         2158                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data          111                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          111                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data           25                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         4953                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          4953                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         4953                       # number of overall misses
system.cpu4.dcache.overall_misses::total         4953                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        33481                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        33481                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        27779                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        27779                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          610                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          610                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data        61260                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total        61260                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data        61260                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total        61260                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.083480                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.083480                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.077685                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.077685                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.181669                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.181669                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.040984                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.040984                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.080852                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.080852                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.080852                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.080852                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         3036                       # number of writebacks
system.cpu4.dcache.writebacks::total             3036                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             2453                       # number of replacements
system.cpu4.icache.tags.tagsinuse          511.999366                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs             277143                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             2453                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           112.981247                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst    27.561503                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   484.437864                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.053831                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.946168                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses           335908                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses          335908                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       164273                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         164273                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       164273                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          164273                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       164273                       # number of overall hits
system.cpu4.icache.overall_hits::total         164273                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst         2454                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         2454                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst         2454                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          2454                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst         2454                       # number of overall misses
system.cpu4.icache.overall_misses::total         2454                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       166727                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       166727                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       166727                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       166727                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       166727                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       166727                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.014719                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.014719                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.014719                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.014719                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.014719                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.014719                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks         2453                       # number of writebacks
system.cpu4.icache.writebacks::total             2453                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                       786                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                      94     47.00%     47.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      3      1.50%     48.50% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                    103     51.50%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                 200                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                       94     49.47%     49.47% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       3      1.58%     51.05% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                      93     48.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                  190                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0               352446000     98.21%     98.21% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 361000      0.10%     98.31% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31                6076500      1.69%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total           358883500                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.902913                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.950000                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu5.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu5.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                     3                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                    1      0.36%      0.36% # number of callpals executed
system.cpu5.kern.callpal::swpctx                   58     21.17%     21.53% # number of callpals executed
system.cpu5.kern.callpal::tbi                       5      1.82%     23.36% # number of callpals executed
system.cpu5.kern.callpal::swpipl                  129     47.08%     70.44% # number of callpals executed
system.cpu5.kern.callpal::rdps                      1      0.36%     70.80% # number of callpals executed
system.cpu5.kern.callpal::rti                      69     25.18%     95.99% # number of callpals executed
system.cpu5.kern.callpal::callsys                   9      3.28%     99.27% # number of callpals executed
system.cpu5.kern.callpal::imb                       2      0.73%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                   274                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel              127                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                 67                      
system.cpu5.kern.mode_good::user                   67                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.527559                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.690722                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel        1896522000     99.57%     99.57% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user             8186500      0.43%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements             2085                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          442.819119                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs              46028                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             2085                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            22.075779                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data    82.544149                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   360.274971                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.161219                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.703662                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.864881                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          454                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses            79592                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses           79592                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        22646                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          22646                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        12694                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         12694                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          432                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          432                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          449                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          449                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data        35340                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total           35340                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data        35340                       # number of overall hits
system.cpu5.dcache.overall_hits::total          35340                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1653                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1653                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          688                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          688                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data           41                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data           23                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2341                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2341                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2341                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2341                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        24299                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        24299                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        13382                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        13382                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          472                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          472                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data        37681                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total        37681                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data        37681                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total        37681                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.068027                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.068027                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.051412                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.051412                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.086681                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.086681                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.048729                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.048729                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.062127                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.062127                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.062127                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.062127                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          985                       # number of writebacks
system.cpu5.dcache.writebacks::total              985                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements             1254                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs             104241                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             1254                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            83.126794                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst   188.042897                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   323.957103                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.367271                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.632729                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          432                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           80                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           277376                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          277376                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       136807                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         136807                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       136807                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          136807                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       136807                       # number of overall hits
system.cpu5.icache.overall_hits::total         136807                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst         1254                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         1254                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst         1254                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          1254                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst         1254                       # number of overall misses
system.cpu5.icache.overall_misses::total         1254                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       138061                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       138061                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       138061                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       138061                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       138061                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       138061                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.009083                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.009083                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.009083                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.009083                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.009083                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.009083                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks         1254                       # number of writebacks
system.cpu5.icache.writebacks::total             1254                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                      1212                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                     250     50.20%     50.20% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                    247     49.60%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                 498                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                      248     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                     247     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                  496                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0               553606000     98.27%     98.27% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 112000      0.02%     98.29% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31                9622000      1.71%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total           563340000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                 0.992000                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.995984                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu6.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu6.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu6.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu6.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu6.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu6.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu6.kern.syscall::total                    12                       # number of syscalls executed
system.cpu6.kern.callpal::wripir                    7      1.22%      1.22% # number of callpals executed
system.cpu6.kern.callpal::swpctx                   53      9.20%     10.42% # number of callpals executed
system.cpu6.kern.callpal::swpipl                  397     68.92%     79.34% # number of callpals executed
system.cpu6.kern.callpal::rdps                      1      0.17%     79.51% # number of callpals executed
system.cpu6.kern.callpal::wrusp                     1      0.17%     79.69% # number of callpals executed
system.cpu6.kern.callpal::rti                     100     17.36%     97.05% # number of callpals executed
system.cpu6.kern.callpal::callsys                  15      2.60%     99.65% # number of callpals executed
system.cpu6.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                   576                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                 96                      
system.cpu6.kern.mode_good::user                   97                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel        1681371000     95.70%     95.70% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user            75503500      4.30%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements            12529                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          421.500844                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             153106                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            12529                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            12.220129                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   100.197908                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   321.302936                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.195699                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.627545                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.823244                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0          459                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses           356219                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses          356219                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        76397                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          76397                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        80033                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         80033                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1158                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1158                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1250                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1250                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       156430                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          156430                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       156430                       # number of overall hits
system.cpu6.dcache.overall_hits::total         156430                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         5852                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         5852                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         6869                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         6869                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data          123                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          123                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data           25                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        12721                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         12721                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        12721                       # number of overall misses
system.cpu6.dcache.overall_misses::total        12721                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        82249                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        82249                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        86902                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        86902                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1275                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1275                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       169151                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       169151                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       169151                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       169151                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.071150                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.071150                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.079043                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.079043                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.096019                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.096019                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.019608                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.019608                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.075205                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.075205                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.075205                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.075205                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         8221                       # number of writebacks
system.cpu6.dcache.writebacks::total             8221                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements             4449                       # number of replacements
system.cpu6.icache.tags.tagsinuse          511.871704                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs             333835                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             4449                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            75.035963                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   204.675785                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst   307.195919                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.399757                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst     0.599992                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.999749                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           910964                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          910964                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       448807                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         448807                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       448807                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          448807                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       448807                       # number of overall hits
system.cpu6.icache.overall_hits::total         448807                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst         4450                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         4450                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst         4450                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          4450                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst         4450                       # number of overall misses
system.cpu6.icache.overall_misses::total         4450                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       453257                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       453257                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       453257                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       453257                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       453257                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       453257                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.009818                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.009818                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.009818                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.009818                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.009818                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.009818                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks         4449                       # number of writebacks
system.cpu6.icache.writebacks::total             4449                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0               358532500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total           358697000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                     1                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements                0                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          370.786833                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   369.635279                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data     1.151554                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.721944                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.002249                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.724193                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          370                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          309                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.722656                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data           75                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data           52                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data            3                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data            1                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data          127                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data          127                       # number of overall hits
system.cpu7.dcache.overall_hits::total            127                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data            3                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data            2                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data            1                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data            3                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data            5                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data            5                       # number of overall misses
system.cpu7.dcache.overall_misses::total            5                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data          132                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data          132                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.038462                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.037037                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.037879                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.037879                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 509                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst          509                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.994141                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.994141                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          381                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           29                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst          370                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst          370                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst          370                       # number of overall hits
system.cpu7.icache.overall_hits::total            370                       # number of overall hits
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst          370                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst          370                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  18                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 18                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      144                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests            26                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests           12                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            2706                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         1785                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops          921                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadResp                 16                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                  4                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp                 4                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty            2                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq              8                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp               8                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq            16                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                     58                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                    1184                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                            36254                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples             35638                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.120405                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.493421                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                   32920     92.37%     92.37% # Request fanout histogram
system.l2bus0.snoop_fanout::1                    1793      5.03%     97.40% # Request fanout histogram
system.l2bus0.snoop_fanout::2                     507      1.42%     98.83% # Request fanout histogram
system.l2bus0.snoop_fanout::3                     188      0.53%     99.35% # Request fanout histogram
system.l2bus0.snoop_fanout::4                     230      0.65%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus0.snoop_fanout::total               35638                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests         56163                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        25912                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests         6463                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops           12048                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops         8804                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops         3244                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp              18737                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                 14                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                14                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty        12242                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         5472                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             5807                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              257                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq             76                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             333                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              9460                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             9460                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq           8158                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq         10579                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu4.icache.mem_side::system.l2cache1.cpu_side         6788                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side        14749                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.icache.mem_side::system.l2cache1.cpu_side         3106                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side         6602                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.icache.mem_side::system.l2cache1.cpu_side        11894                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side        37450                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                  80609                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.icache.mem_side::system.l2cache1.cpu_side       277376                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side       507280                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.icache.mem_side::system.l2cache1.cpu_side       118528                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side       212824                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.icache.mem_side::system.l2cache1.cpu_side       476416                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side      1345728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 2938416                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            32180                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples             88346                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.371335                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.787574                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   67555     76.47%     76.47% # Request fanout histogram
system.l2bus1.snoop_fanout::1                   13202     14.94%     91.41% # Request fanout histogram
system.l2bus1.snoop_fanout::2                    3809      4.31%     95.72% # Request fanout histogram
system.l2bus1.snoop_fanout::3                    3134      3.55%     99.27% # Request fanout histogram
system.l2bus1.snoop_fanout::4                     646      0.73%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus1.snoop_fanout::total               88346                       # Request fanout histogram
system.l2cache0.tags.replacements                   0                       # number of replacements
system.l2cache0.tags.tagsinuse            3081.970391                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                     0                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs                   0                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                     nan                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1008.921654                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data            5                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst          176                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data    43.482573                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu2.inst          465                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu2.data   321.361822                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu3.inst          486                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu3.data   576.202768                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data     0.001566                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data     0.000003                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.data     0.000003                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.data     0.000003                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.246319                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.001221                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.042969                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.010616                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu2.inst     0.113525                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu2.data     0.078457                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu3.inst     0.118652                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu3.data     0.140675                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.752434                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         2876                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         2798                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3           77                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.702148                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses                 169                       # Number of tag accesses
system.l2cache0.tags.data_accesses                169                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks            2                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total            2                       # number of WritebackDirty hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data            2                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus2.data            2                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus3.data            2                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total            6                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus1.data            2                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.data            2                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.data            2                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total                  6                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus1.data            2                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.data            2                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.data            2                       # number of overall hits
system.l2cache0.overall_hits::total                 6                       # number of overall hits
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data            2                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data            1                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus2.data            1                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus3.data            1                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total            5                       # number of SCUpgradeReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data            4                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data            1                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus2.data            1                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus3.data            1                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total            7                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.data            4                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.data            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.data            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total                7                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.data            4                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data            1                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.data            1                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.data            1                       # number of overall misses
system.l2cache0.overall_misses::total               7                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks            2                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total            2                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus3.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total           13                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.data            4                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data            3                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.data            3                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.data            3                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total             13                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data            4                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data            3                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.data            3                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.data            3                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total            13                       # number of overall (read+write) accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus2.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus3.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.538462                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.333333                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.data     0.333333                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.data     0.333333                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.538462                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.333333                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.data     0.333333                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.data     0.333333                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.538462                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements               19149                       # number of replacements
system.l2cache1.tags.tagsinuse            3993.545753                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                 22325                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs               19149                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                1.165857                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1785.251038                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu4.inst    18.019226                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu4.data    35.103733                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu6.inst     4.803660                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu6.data     4.474826                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu7.inst     0.205751                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.inst   361.108722                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.data   335.388072                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.inst   118.161811                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.data   119.065331                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.inst   444.819779                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.data   767.143804                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.435852                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu4.inst     0.004399                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu4.data     0.008570                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu6.inst     0.001173                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu6.data     0.001092                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu7.inst     0.000050                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.inst     0.088161                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.data     0.081882                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.inst     0.028848                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.data     0.029069                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.inst     0.108599                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.data     0.187291                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.974987                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         4042                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0          984                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         2956                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.986816                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              442417                       # Number of tag accesses
system.l2cache1.tags.data_accesses             442417                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks        12242                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total        12242                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         5472                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         5472                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus4.data           30                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus5.data            3                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus6.data            4                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total             37                       # number of UpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus4.data          218                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus5.data           96                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus6.data          480                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total             794                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus4.inst          576                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus5.inst          731                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus6.inst         2750                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total         4057                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus4.data         1089                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus5.data          844                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus6.data         2668                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus7.data            1                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total         4602                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus4.inst          576                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus4.data         1307                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.inst          731                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.data          940                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.inst         2750                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.data         3148                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.data            1                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total               9453                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus4.inst          576                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus4.data         1307                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.inst          731                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.data          940                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.inst         2750                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.data         3148                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.data            1                       # number of overall hits
system.l2cache1.overall_hits::total              9453                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus4.data          124                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus5.data           19                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus6.data            3                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus7.data            2                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          148                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus4.data           20                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus5.data            7                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus6.data            5                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus7.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total           33                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus4.data         1764                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus5.data          548                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus6.data         6337                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          8649                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus4.inst         1878                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus5.inst          523                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus6.inst         1700                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         4101                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus4.data         1765                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus5.data          770                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus6.data         3217                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         5752                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus4.inst         1878                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus4.data         3529                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.inst          523                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.data         1318                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.inst         1700                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.data         9554                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total            18502                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus4.inst         1878                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus4.data         3529                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.inst          523                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.data         1318                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.inst         1700                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.data         9554                       # number of overall misses
system.l2cache1.overall_misses::total           18502                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks        12242                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total        12242                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         5472                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         5472                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus4.data          154                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus5.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus6.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus7.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          185                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus4.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus5.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus6.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus7.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus4.data         1982                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus5.data          644                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus6.data         6817                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         9443                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus4.inst         2454                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus5.inst         1254                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus6.inst         4450                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total         8158                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus4.data         2854                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus5.data         1614                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus6.data         5885                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus7.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total        10354                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus4.inst         2454                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus4.data         4836                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.inst         1254                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.data         2258                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.inst         4450                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.data        12702                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.data            1                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          27955                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.inst         2454                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.data         4836                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.inst         1254                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.data         2258                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.inst         4450                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.data        12702                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.data            1                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         27955                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus4.data     0.805195                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus5.data     0.863636                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus6.data     0.428571                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.800000                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus4.data     0.890010                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus5.data     0.850932                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus6.data     0.929588                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.915917                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus4.inst     0.765281                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus5.inst     0.417065                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus6.inst     0.382022                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.502697                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus4.data     0.618430                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus5.data     0.477076                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus6.data     0.546644                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.555534                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus4.inst     0.765281                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus4.data     0.729735                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.inst     0.417065                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.data     0.583702                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.inst     0.382022                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.data     0.752165                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.661849                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus4.inst     0.765281                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus4.data     0.729735                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.inst     0.417065                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.data     0.583702                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.inst     0.382022                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.data     0.752165                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.661849                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks           9180                       # number of writebacks
system.l2cache1.writebacks::total                9180                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadResp              4908                       # Transaction distribution
system.membus0.trans_dist::WriteReq                18                       # Transaction distribution
system.membus0.trans_dist::WriteResp               18                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty         1621                       # Transaction distribution
system.membus0.trans_dist::CleanEvict            2497                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq              23                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq            49                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp             28                       # Transaction distribution
system.membus0.trans_dist::ReadExReq              199                       # Transaction distribution
system.membus0.trans_dist::ReadExResp             196                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq         4908                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port           18                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side            9                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave            8                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total           35                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        14402                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           28                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total        14430                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                 14465                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port          320                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total          480                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       429952                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave          112                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       430064                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                 430544                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           26766                       # Total snoops (count)
system.membus0.snoop_fanout::samples            35627                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.710416                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.453576                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  10317     28.96%     28.96% # Request fanout histogram
system.membus0.snoop_fanout::3                  25310     71.04%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total              35627                       # Request fanout histogram
system.membus1.trans_dist::ReadResp              9855                       # Transaction distribution
system.membus1.trans_dist::WriteReq                14                       # Transaction distribution
system.membus1.trans_dist::WriteResp               14                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty         9180                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            6698                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             284                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq            80                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            246                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             8602                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            8585                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         9855                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port        37979                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        15425                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        53404                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port            9                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total            9                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 53413                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port      1338176                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       429488                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total      1767664                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                1767792                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           13023                       # Total snoops (count)
system.membus1.snoop_fanout::samples            48619                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.267673                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.442751                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  35605     73.23%     73.23% # Request fanout histogram
system.membus1.snoop_fanout::2                  13014     26.77%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              48619                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements            0                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse     8.671484                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs            0                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     8.670788                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     0.000697                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.541924                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.000044                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.541968                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024            5                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.312500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses           26                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses           26                       # Number of data accesses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total            2                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data            2                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total            2                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data            2                       # number of overall misses
system.numa_caches_downward0.overall_misses::total            2                       # number of overall misses
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         6496                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    15.881236                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           16                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         6496                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.002463                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     4.800955                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu4.inst     0.000251                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu4.data     0.002160                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.inst     1.268441                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.data     0.478488                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.inst     0.941186                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.data     1.035684                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.inst     4.081613                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.data     3.272457                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.300060                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu4.inst     0.000016                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu4.data     0.000135                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.inst     0.079278                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.data     0.029906                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.inst     0.058824                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.data     0.064730                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.inst     0.255101                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.data     0.204529                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.992577                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses        88556                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses        88556                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks         1610                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total         1610                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus6.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus6.data            1                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total            1                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus6.data            1                       # number of overall hits
system.numa_caches_downward1.overall_hits::total            1                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus4.data            5                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus5.data            2                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total            7                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus4.data           11                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus5.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus6.data            4                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total           16                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus4.data           22                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus5.data            7                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus6.data          167                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total          196                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.inst         1427                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.data          455                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.inst          472                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.data          293                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.inst         1525                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.data          730                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         4902                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus4.inst         1427                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus4.data          477                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.inst          472                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.data          300                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.inst         1525                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.data          897                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         5098                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus4.inst         1427                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus4.data          477                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.inst          472                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.data          300                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.inst         1525                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.data          897                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         5098                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks         1610                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total         1610                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus4.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus5.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total            7                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus4.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus5.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus6.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total           16                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus4.data           22                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus5.data            7                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus6.data          167                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total          196                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.inst         1427                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.data          455                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.inst          472                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.data          293                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.inst         1525                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.data          731                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         4903                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus4.inst         1427                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus4.data          477                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.inst          472                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.data          300                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.inst         1525                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.data          898                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         5099                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.inst         1427                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.data          477                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.inst          472                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.data          300                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.inst         1525                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.data          898                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         5099                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.data     0.998632                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.999796                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.data     0.998886                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.999804                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.data     0.998886                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.999804                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks         1620                       # number of writebacks
system.numa_caches_downward1.writebacks::total         1620                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         6505                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    15.824873                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs           17                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         6505                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.002613                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     4.105599                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu4.inst     0.002269                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu4.data     0.004435                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.inst     1.312954                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.data     0.510919                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.inst     0.957448                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.data     1.093215                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.inst     4.402691                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.data     3.435345                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.256600                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu4.inst     0.000142                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu4.data     0.000277                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.inst     0.082060                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.data     0.031932                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.inst     0.059841                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.data     0.068326                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.inst     0.275168                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.data     0.214709                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.989055                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses        88637                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses        88637                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks         1620                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total         1620                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus5.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus5.data            1                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total            1                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus5.data            1                       # number of overall hits
system.numa_caches_upward0.overall_hits::total            1                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus4.data            5                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus5.data            2                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total            7                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus4.data           11                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus5.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus6.data            4                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total           16                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus4.data           22                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus5.data            7                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus6.data          167                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total          196                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.inst         1427                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.data          455                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.inst          472                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.data          292                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.inst         1525                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.data          730                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         4901                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus4.inst         1427                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus4.data          477                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.inst          472                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.data          299                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.inst         1525                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.data          897                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         5097                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus4.inst         1427                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus4.data          477                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.inst          472                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.data          299                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.inst         1525                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.data          897                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         5097                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks         1620                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total         1620                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus4.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus5.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total            7                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus4.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus5.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus6.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total           16                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus4.data           22                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus5.data            7                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus6.data          167                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total          196                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.inst         1427                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.data          455                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.inst          472                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.data          293                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.inst         1525                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.data          730                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         4902                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus4.inst         1427                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus4.data          477                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.inst          472                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.data          300                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.inst         1525                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.data          897                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         5098                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.inst         1427                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.data          477                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.inst          472                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.data          300                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.inst         1525                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.data          897                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         5098                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.data     0.996587                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.999796                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.data     0.996667                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.999804                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.data     0.996667                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.999804                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks         1621                       # number of writebacks
system.numa_caches_upward0.writebacks::total         1621                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements            0                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse     6.400141                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs            0                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     6.399444                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     0.000697                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.399965                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.000044                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.400009                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024            3                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.187500                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses           26                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses           26                       # Number of data accesses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total            2                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data            2                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total            2                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data            2                       # number of overall misses
system.numa_caches_upward1.overall_misses::total            2                       # number of overall misses
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total            2                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total            2                       # number of overall (read+write) accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits                 141                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              4526797272                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts                370                       # Number of instructions committed
system.switch_cpus0.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts                 351                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                  142                       # number of memory refs
system.switch_cpus0.num_load_insts                 82                       # Number of load instructions
system.switch_cpus0.num_store_insts                60                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      4524450838.889163                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2346433.110837                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus0.Branches                       48                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total               370                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits                 141                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4526797357                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts                370                       # Number of instructions committed
system.switch_cpus1.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                 351                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                  142                       # number of memory refs
system.switch_cpus1.num_load_insts                 82                       # Number of load instructions
system.switch_cpus1.num_store_insts                60                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      4524450923.845104                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      2346433.154896                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus1.Branches                       48                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total               370                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4526797442                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4524451008.801044                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2346433.198955                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                 141                       # DTB hits
system.switch_cpus3.dtb.data_misses                 0                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4526797527                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts                370                       # Number of instructions committed
system.switch_cpus3.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts                 351                       # number of integer instructions
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                  142                       # number of memory refs
system.switch_cpus3.num_load_insts                 82                       # Number of load instructions
system.switch_cpus3.num_store_insts                60                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      4524451093.756986                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2346433.243014                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus3.Branches                       48                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total               370                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits               33978                       # DTB read hits
system.switch_cpus4.dtb.read_misses                90                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses            8137                       # DTB read accesses
system.switch_cpus4.dtb.write_hits              28371                       # DTB write hits
system.switch_cpus4.dtb.write_misses               15                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses           4584                       # DTB write accesses
system.switch_cpus4.dtb.data_hits               62349                       # DTB hits
system.switch_cpus4.dtb.data_misses               105                       # DTB misses
system.switch_cpus4.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus4.dtb.data_accesses           12721                       # DTB accesses
system.switch_cpus4.itb.fetch_hits              43548                       # ITB hits
system.switch_cpus4.itb.fetch_misses               94                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses          43642                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles                  302110                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts             166615                       # Number of instructions committed
system.switch_cpus4.committedOps               166615                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses       160862                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses           245                       # Number of float alu accesses
system.switch_cpus4.num_func_calls               4181                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts        17256                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts              160862                       # number of integer instructions
system.switch_cpus4.num_fp_insts                  245                       # number of float instructions
system.switch_cpus4.num_int_register_reads       221907                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes       113601                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs                62613                       # number of memory refs
system.switch_cpus4.num_load_insts              34182                       # Number of load instructions
system.switch_cpus4.num_store_insts             28431                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      231314.772044                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      70795.227956                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.234336                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.765664                       # Percentage of idle cycles
system.switch_cpus4.Branches                    22727                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass         2812      1.69%      1.69% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu            96670     57.98%     59.67% # Class of executed instruction
system.switch_cpus4.op_class::IntMult             153      0.09%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd             30      0.02%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::MemRead           35135     21.07%     80.85% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite          28711     17.22%     98.07% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess          3216      1.93%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total            166727                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits               24226                       # DTB read hits
system.switch_cpus5.dtb.read_misses               326                       # DTB read misses
system.switch_cpus5.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus5.dtb.write_hits              13749                       # DTB write hits
system.switch_cpus5.dtb.write_misses               38                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus5.dtb.data_hits               37975                       # DTB hits
system.switch_cpus5.dtb.data_misses               364                       # DTB misses
system.switch_cpus5.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus5.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus5.itb.fetch_hits              23180                       # ITB hits
system.switch_cpus5.itb.fetch_misses              125                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses          23305                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles              4526797896                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts             137676                       # Number of instructions committed
system.switch_cpus5.committedOps               137676                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses       132368                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses           296                       # Number of float alu accesses
system.switch_cpus5.num_func_calls               2735                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts        16763                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts              132368                       # number of integer instructions
system.switch_cpus5.num_fp_insts                  296                       # number of float instructions
system.switch_cpus5.num_int_register_reads       175485                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes       100540                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs                39083                       # number of memory refs
system.switch_cpus5.num_load_insts              25110                       # Number of load instructions
system.switch_cpus5.num_store_insts             13973                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      3648099907.699283                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      878697988.300718                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.194110                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.805890                       # Percentage of idle cycles
system.switch_cpus5.Branches                    20540                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass         2817      2.04%      2.04% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu            88617     64.19%     66.23% # Class of executed instruction
system.switch_cpus5.op_class::IntMult              87      0.06%     66.29% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     66.29% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd             24      0.02%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              3      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::MemRead           26152     18.94%     85.25% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite          13983     10.13%     95.38% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess          6378      4.62%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total            138061                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits               83062                       # DTB read hits
system.switch_cpus6.dtb.read_misses               372                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus6.dtb.write_hits              88118                       # DTB write hits
system.switch_cpus6.dtb.write_misses              106                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus6.dtb.data_hits              171180                       # DTB hits
system.switch_cpus6.dtb.data_misses               478                       # DTB misses
system.switch_cpus6.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus6.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus6.itb.fetch_hits             161949                       # ITB hits
system.switch_cpus6.itb.fetch_misses              152                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses         162101                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles              4527207387                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts             452774                       # Number of instructions committed
system.switch_cpus6.committedOps               452774                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses       435806                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus6.num_func_calls               8571                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts        47490                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts              435806                       # number of integer instructions
system.switch_cpus6.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus6.num_int_register_reads       626716                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes       295963                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs               172298                       # number of memory refs
system.switch_cpus6.num_load_insts              83902                       # Number of load instructions
system.switch_cpus6.num_store_insts             88396                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      1643771251.039031                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      2883436135.960969                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.636913                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.363087                       # Percentage of idle cycles
system.switch_cpus6.Branches                    58939                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass         9717      2.14%      2.14% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu           258002     56.92%     59.07% # Class of executed instruction
system.switch_cpus6.op_class::IntMult             513      0.11%     59.18% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     59.18% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd           1172      0.26%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv            227      0.05%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::MemRead           86156     19.01%     78.50% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite          88467     19.52%     98.01% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess          9003      1.99%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total            453257                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits                 141                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles              4526797782                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts                370                       # Number of instructions committed
system.switch_cpus7.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                 351                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                  142                       # number of memory refs
system.switch_cpus7.num_load_insts                 82                       # Number of load instructions
system.switch_cpus7.num_store_insts                60                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      4524451348.624808                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      2346433.375192                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus7.Branches                       48                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total               370                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           4904                       # Transaction distribution
system.system_bus.trans_dist::WriteReq             14                       # Transaction distribution
system.system_bus.trans_dist::WriteResp            14                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty         1620                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         3499                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq           23                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq           45                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp           24                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq           199                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp          196                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         4904                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side            9                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total            9                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        15433                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total        15433                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              15442                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total          128                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       430064                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       430064                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total              430192                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        33309                       # Total snoops (count)
system.system_bus.snoop_fanout::samples         42132                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.755435                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.429834                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               10304     24.46%     24.46% # Request fanout histogram
system.system_bus.snoop_fanout::2               31828     75.54%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total           42132                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  4.157637                       # Number of seconds simulated
sim_ticks                                4157637484000                       # Number of ticks simulated
final_tick                               6421598778000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 581926                       # Simulator instruction rate (inst/s)
host_op_rate                                   581926                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              286227433                       # Simulator tick rate (ticks/s)
host_mem_usage                                 788888                       # Number of bytes of host memory used
host_seconds                                 14525.64                       # Real time elapsed on the host
sim_insts                                  8452853091                       # Number of instructions simulated
sim_ops                                    8452853091                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst      1265344                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data       537920                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst       271040                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data       635776                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst     73013568                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data     86046528                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst       445248                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data       349120                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.data         5952                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.inst          320                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.data         2432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.inst         2944                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.data         5184                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus7.inst         9216                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus7.data        55360                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         162651584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst      1265344                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst       271040                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst     73013568                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst       445248                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus4.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus5.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus6.inst         2944                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus7.inst         9216                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total     75013312                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks     33456384                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       33456384                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst        19771                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data         8405                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst         4235                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data         9934                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst      1140837                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data      1344477                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst         6957                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data         5455                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.inst           88                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.data           93                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.data           38                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.inst           46                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.data           81                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus7.inst          144                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus7.data          865                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            2541431                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks       522756                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            522756                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst       304342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data       129381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst        65191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data       152918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst     17561312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data     20696015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst       107092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data        83971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.inst         1355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.data         1432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.inst           77                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.data          585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.inst          708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.data         1247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus7.inst         2217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus7.data        13315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             39121156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst       304342                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst        65191                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst     17561312                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst       107092                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus4.inst         1355                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus5.inst           77                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus6.inst          708                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus7.inst         2217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total        18042293                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks        8046970                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             8046970                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks        8046970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst       304342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data       129381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst        65191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data       152918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst     17561312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data     20696015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst       107092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data        83971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.inst         1355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.data         1432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.inst           77                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.data          585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.inst          708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.data         1247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus7.inst         2217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus7.data        13315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            47168126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.inst        32128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus0.data       258240                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data       157376                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst         3392                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data   4464262464                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data       108736                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus4.data        39360                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.data        21120                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus6.data        31552                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus7.data        54208                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide     14422016                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total        4479394176                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus0.inst        32128                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        39104                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks    702463744                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      702463744                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.inst          502                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus0.data         4035                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst           56                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data         2459                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data     69754101                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data         1699                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus4.data          615                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.data          330                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus6.data          493                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus7.data          847                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide       225344                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total           69990534                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks     10975996                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total          10975996                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.inst         7727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus0.data        62112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.inst          862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data        37852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst          816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data   1073749811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data        26153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus4.data         9467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.data         5080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus6.data         7589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus7.data        13038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide        3468801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           1077389309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus0.inst         7727                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst          862                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst          816                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            9405                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      168957430                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           168957430                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      168957430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.inst         7727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data        62112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst          862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data        37852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst          816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data   1073749811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data        26153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.data         9467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.data         5080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus6.data         7589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus7.data        13038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide       3468801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          1246346739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    4264                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     86307                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   18494     23.87%     23.87% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    376      0.49%     24.36% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   4257      5.50%     29.85% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.00%     29.86% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  54339     70.14%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               77467                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    18494     44.43%     44.43% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     376      0.90%     45.34% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    4257     10.23%     55.56% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.00%     55.57% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   18494     44.43%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                41622                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            4153974274000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               28200000      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              208593000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             3426478000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        4157637709500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.340345                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.537287                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   28      0.03%      0.04% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.00%      0.04% # number of callpals executed
system.cpu0.kern.callpal::swpipl                68181     83.77%     83.80% # number of callpals executed
system.cpu0.kern.callpal::rdps                   8519     10.47%     94.27% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.00%     94.27% # number of callpals executed
system.cpu0.kern.callpal::rti                    4652      5.72%     99.99% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      0.01%    100.00% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 81394                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             4683                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 21                      
system.cpu0.kern.mode_good::user                   20                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.004484                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.008718                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          63839000     55.52%     55.52% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            51141000     44.48%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      28                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements            36391                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          497.418181                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2242651                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            36391                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            61.626529                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   497.418181                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.971520                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.971520                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          480                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          7138688                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         7138688                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2242861                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2242861                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      1193147                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1193147                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        27984                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        27984                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        25294                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        25294                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      3436008                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3436008                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      3436008                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3436008                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37577                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37577                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        15578                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        15578                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         1112                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1112                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         3400                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3400                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        53155                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         53155                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        53155                       # number of overall misses
system.cpu0.dcache.overall_misses::total        53155                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2280438                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2280438                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      1208725                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1208725                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        29096                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        29096                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        28694                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        28694                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      3489163                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3489163                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      3489163                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3489163                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.016478                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016478                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.012888                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.012888                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.038218                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.038218                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.118492                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.118492                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.015234                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.015234                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.015234                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.015234                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        11543                       # number of writebacks
system.cpu0.dcache.writebacks::total            11543                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            42147                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            5242464                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            42147                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           124.385223                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.000018                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.999982                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          462                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         20868121                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        20868121                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     10370840                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       10370840                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     10370840                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        10370840                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     10370840                       # number of overall hits
system.cpu0.icache.overall_hits::total       10370840                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        42147                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        42147                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        42147                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         42147                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        42147                       # number of overall misses
system.cpu0.icache.overall_misses::total        42147                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     10412987                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     10412987                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     10412987                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     10412987                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     10412987                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     10412987                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.004048                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004048                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.004048                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004048                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.004048                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004048                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks        42147                       # number of writebacks
system.cpu0.icache.writebacks::total            42147                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    4262                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     75118                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                   17234     26.11%     26.11% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   4257      6.45%     32.56% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      2      0.00%     32.56% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  44520     67.44%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               66013                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    17234     44.50%     44.50% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    4257     10.99%     55.50% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       2      0.01%     55.50% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   17232     44.50%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                38725                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            4154706145000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              208593000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 321000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             2229808000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        4157144867000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.387062                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.586627                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::swpctx                   68      0.10%      0.10% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      0.01%      0.10% # number of callpals executed
system.cpu1.kern.callpal::swpipl                57429     81.63%     81.73% # number of callpals executed
system.cpu1.kern.callpal::rdps                   8517     12.11%     93.84% # number of callpals executed
system.cpu1.kern.callpal::rti                    4325      6.15%     99.98% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      0.01%    100.00% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.00%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 70355                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              126                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 66                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               4267                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 73                      
system.cpu1.kern.mode_good::user                   66                      
system.cpu1.kern.mode_good::idle                    7                      
system.cpu1.kern.mode_switch_good::kernel     0.579365                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.001640                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.032743                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          96852500      0.00%      0.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8145000      0.00%      0.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        3783902412000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      68                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements            35491                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          467.502051                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1418580                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            35491                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            39.970133                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     2.686023                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   464.816028                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.005246                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.907844                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.913090                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          450                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          5108967                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         5108967                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1604849                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1604849                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       845609                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        845609                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        12458                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        12458                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        12472                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        12472                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2450458                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2450458                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2450458                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2450458                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        47017                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        47017                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         4759                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4759                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          953                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          953                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          932                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          932                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        51776                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         51776                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        51776                       # number of overall misses
system.cpu1.dcache.overall_misses::total        51776                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1651866                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1651866                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       850368                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       850368                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        13411                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        13411                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        13404                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        13404                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2502234                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2502234                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2502234                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2502234                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.028463                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.028463                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.005596                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005596                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.071061                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.071061                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.069531                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.069531                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.020692                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.020692                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.020692                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.020692                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         6285                       # number of writebacks
system.cpu1.dcache.writebacks::total             6285                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements            32475                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3513331                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            32475                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           108.185712                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    20.797590                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   491.202410                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.040620                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.959380                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         15555627                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        15555627                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      7729101                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7729101                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      7729101                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7729101                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      7729101                       # number of overall hits
system.cpu1.icache.overall_hits::total        7729101                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst        32475                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        32475                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst        32475                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         32475                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst        32475                       # number of overall misses
system.cpu1.icache.overall_misses::total        32475                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      7761576                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7761576                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      7761576                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7761576                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      7761576                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7761576                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.004184                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004184                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.004184                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004184                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.004184                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004184                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks        32475                       # number of writebacks
system.cpu1.icache.writebacks::total            32475                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     439                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                  62061643                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   68946     39.19%     39.19% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    143      0.08%     39.27% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                   4257      2.42%     41.69% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                 102595     58.31%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total              175941                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    68945     48.45%     48.45% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     143      0.10%     48.55% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                    4257      2.99%     51.55% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   68945     48.45%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total               142290                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            4149495426000     99.80%     99.80% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               10224500      0.00%     99.80% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              208593000      0.01%     99.80% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             8130246000      0.20%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        4157844489500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999985                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.672011                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.808737                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                      1746     64.79%     64.79% # number of syscalls executed
system.cpu2.kern.syscall::4                        15      0.56%     65.34% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      0.04%     65.38% # number of syscalls executed
system.cpu2.kern.syscall::17                      926     34.36%     99.74% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      0.04%     99.78% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.04%     99.81% # number of syscalls executed
system.cpu2.kern.syscall::71                        2      0.07%     99.89% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      0.04%     99.93% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      0.04%     99.96% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      0.04%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                  2695                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    8      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  353      0.01%      0.01% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.00%      0.01% # number of callpals executed
system.cpu2.kern.callpal::swpipl               144269      2.87%      2.87% # number of callpals executed
system.cpu2.kern.callpal::rdps                   9313      0.18%      3.06% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%      3.06% # number of callpals executed
system.cpu2.kern.callpal::rti                   27272      0.54%      3.60% # number of callpals executed
system.cpu2.kern.callpal::callsys                2704      0.05%      3.65% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.00%      3.65% # number of callpals executed
system.cpu2.kern.callpal::rdunique            4850605     96.35%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total               5034528                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel            27624                       # number of protection mode switches
system.cpu2.kern.mode_switch::user              27194                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel              27193                      
system.cpu2.kern.mode_good::user                27194                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.984398                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.992138                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       46554288500      1.12%      1.12% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        4112072569000     98.88%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     353                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements        120113252                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.966914                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs         1970697464                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs        120113252                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            16.406994                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.006008                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   511.960906                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.000012                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.999924                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999935                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          227                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          271                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       4301829976                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      4301829976                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data   1334885038                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total     1334885038                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data    586180795                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     586180795                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data     24642984                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total     24642984                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data     25020196                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total     25020196                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data   1921065833                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total      1921065833                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data   1921065833                       # number of overall hits
system.cpu2.dcache.overall_hits::total     1921065833                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data    113268551                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total    113268551                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      6477339                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      6477339                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data       378363                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       378363                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         1056                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1056                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data    119745890                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total     119745890                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data    119745890                       # number of overall misses
system.cpu2.dcache.overall_misses::total    119745890                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data   1448153589                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total   1448153589                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data    592658134                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    592658134                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data     25021347                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total     25021347                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data     25021252                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total     25021252                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data   2040811723                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total   2040811723                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data   2040811723                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total   2040811723                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.078216                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.078216                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.010929                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.010929                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.015122                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.015122                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000042                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000042                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.058676                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.058676                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.058676                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.058676                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks     18923536                       # number of writebacks
system.cpu2.dcache.writebacks::total         18923536                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements         48320304                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         8262737554                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs         48320304                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           170.999287                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     0.017542                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.982458                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.000034                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999966                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          358                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           89                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      16676622786                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     16676622786                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst   8265830937                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     8265830937                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst   8265830937                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      8265830937                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst   8265830937                       # number of overall hits
system.cpu2.icache.overall_hits::total     8265830937                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst     48320304                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total     48320304                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst     48320304                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total      48320304                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst     48320304                       # number of overall misses
system.cpu2.icache.overall_misses::total     48320304                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst   8314151241                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   8314151241                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst   8314151241                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   8314151241                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst   8314151241                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   8314151241                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.005812                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.005812                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.005812                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.005812                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.005812                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.005812                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks     48320304                       # number of writebacks
system.cpu2.icache.writebacks::total         48320304                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    4262                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                     74296                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                   17127     26.05%     26.05% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                   4257      6.47%     32.52% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      2      0.00%     32.52% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  44373     67.48%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               65759                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                    17127     44.47%     44.47% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                    4257     11.05%     55.53% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       2      0.01%     55.53% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                   17125     44.47%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                38511                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            4154711184000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              208593000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 356000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             2224649000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        4157144782000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.385933                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.585638                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                   15      0.02%      0.02% # number of callpals executed
system.cpu3.kern.callpal::tbi                       1      0.00%      0.02% # number of callpals executed
system.cpu3.kern.callpal::swpipl                57241     81.73%     81.76% # number of callpals executed
system.cpu3.kern.callpal::rdps                   8517     12.16%     93.92% # number of callpals executed
system.cpu3.kern.callpal::rti                    4259      6.08%    100.00% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.00%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 70034                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             4274                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      15                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements            33751                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          467.661854                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1408640                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            33751                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            41.736245                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data    33.552858                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   434.108996                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.065533                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.847869                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.913402                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          452                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          5013022                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         5013022                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1576239                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1576239                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       830849                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        830849                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        12083                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        12083                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        11944                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        11944                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      2407088                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2407088                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      2407088                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2407088                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        45009                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        45009                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         4345                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         4345                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          902                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          902                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         1038                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1038                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        49354                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         49354                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        49354                       # number of overall misses
system.cpu3.dcache.overall_misses::total        49354                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1621248                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1621248                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       835194                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       835194                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        12985                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        12985                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        12982                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        12982                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      2456442                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2456442                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      2456442                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2456442                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.027762                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.027762                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.005202                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.005202                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.069465                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.069465                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.079957                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.079957                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.020092                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.020092                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.020092                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.020092                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         4387                       # number of writebacks
system.cpu3.dcache.writebacks::total             4387                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements            32209                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3646160                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            32209                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           113.203142                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    28.433524                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   483.566476                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.055534                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.944466                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         15222039                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        15222039                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      7562706                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        7562706                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      7562706                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         7562706                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      7562706                       # number of overall hits
system.cpu3.icache.overall_hits::total        7562706                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst        32209                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        32209                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst        32209                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         32209                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst        32209                       # number of overall misses
system.cpu3.icache.overall_misses::total        32209                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      7594915                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      7594915                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      7594915                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      7594915                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      7594915                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      7594915                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.004241                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004241                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.004241                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004241                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.004241                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004241                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks        32209                       # number of writebacks
system.cpu3.icache.writebacks::total            32209                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                    4258                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                     74415                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                   17191     26.09%     26.09% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                   4257      6.46%     32.55% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      0.00%     32.55% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                  44440     67.45%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total               65889                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                    17191     44.49%     44.49% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                    4257     11.02%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      0.00%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                   17190     44.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                38639                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0            4154711133500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22              208593000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31             2224848500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total        4157144739500                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.386814                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.586426                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.callpal::swpctx                   12      0.02%      0.02% # number of callpals executed
system.cpu4.kern.callpal::swpipl                57373     81.78%     81.80% # number of callpals executed
system.cpu4.kern.callpal::rdps                   8514     12.14%     93.93% # number of callpals executed
system.cpu4.kern.callpal::rti                    4258      6.07%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                 70157                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel             4270                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                  0                      
system.cpu4.kern.mode_good::user                    0                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu4.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements            31214                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          448.442982                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            1421271                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            31214                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            45.533126                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   448.442982                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.875865                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.875865                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          439                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses          5010294                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses         5010294                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      1578553                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        1578553                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       830158                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        830158                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        12060                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        12060                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        11914                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        11914                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      2408711                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         2408711                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      2408711                       # number of overall hits
system.cpu4.dcache.overall_hits::total        2408711                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        43235                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        43235                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         4140                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         4140                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data          906                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          906                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data         1045                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total         1045                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        47375                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         47375                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        47375                       # number of overall misses
system.cpu4.dcache.overall_misses::total        47375                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      1621788                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      1621788                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       834298                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       834298                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        12966                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        12966                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        12959                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        12959                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      2456086                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      2456086                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      2456086                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      2456086                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.026659                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.026659                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.004962                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.004962                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.069875                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.069875                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.080639                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.080639                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.019289                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.019289                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.019289                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.019289                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         4921                       # number of writebacks
system.cpu4.dcache.writebacks::total             4921                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements            30522                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs            3707748                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs            30522                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           121.477885                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst     1.000636                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   510.999364                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.001954                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.998046                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         15217146                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        15217146                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      7562790                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        7562790                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      7562790                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         7562790                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      7562790                       # number of overall hits
system.cpu4.icache.overall_hits::total        7562790                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst        30522                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total        30522                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst        30522                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total         30522                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst        30522                       # number of overall misses
system.cpu4.icache.overall_misses::total        30522                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      7593312                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      7593312                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      7593312                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      7593312                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      7593312                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      7593312                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.004020                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.004020                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.004020                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.004020                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.004020                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.004020                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks        30522                       # number of writebacks
system.cpu4.icache.writebacks::total            30522                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                    4258                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                     74211                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                   17097     26.03%     26.03% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                   4257      6.48%     32.51% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      1      0.00%     32.51% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                  44330     67.49%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total               65685                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                    17097     44.46%     44.46% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                    4257     11.07%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       1      0.00%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                   17096     44.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                38451                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0            4154722237500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22              208593000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 171000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31             2213695500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total        4157144697000                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.385653                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.585385                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.callpal::swpctx                   12      0.02%      0.02% # number of callpals executed
system.cpu5.kern.callpal::swpipl                57169     81.72%     81.74% # number of callpals executed
system.cpu5.kern.callpal::rdps                   8514     12.17%     93.91% # number of callpals executed
system.cpu5.kern.callpal::rti                    4258      6.09%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                 69953                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel             4270                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                  0                      
system.cpu5.kern.mode_good::user                    0                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu5.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements            45606                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          475.232881                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            1168834                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            45606                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            25.628952                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   475.232881                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.928189                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.928189                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          470                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          457                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.917969                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses          4996117                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses         4996117                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      1559664                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        1559664                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       824913                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        824913                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         8638                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         8638                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        11921                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        11921                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      2384577                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         2384577                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      2384577                       # number of overall hits
system.cpu5.dcache.overall_hits::total        2384577                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        53679                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        53679                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data         3970                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         3970                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data         4292                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         4292                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data         1001                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         1001                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        57649                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         57649                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        57649                       # number of overall misses
system.cpu5.dcache.overall_misses::total        57649                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      1613343                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      1613343                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       828883                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       828883                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        12930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        12930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        12922                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        12922                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      2442226                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      2442226                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      2442226                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      2442226                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.033272                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.033272                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.004790                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.004790                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.331941                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.331941                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.077465                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.077465                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.023605                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.023605                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.023605                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.023605                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         8248                       # number of writebacks
system.cpu5.dcache.writebacks::total             8248                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements            30301                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs            3574355                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs            30301                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           117.961618                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    63.161564                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   448.838436                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.123362                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.876638                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         15139661                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        15139661                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      7524379                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        7524379                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      7524379                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         7524379                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      7524379                       # number of overall hits
system.cpu5.icache.overall_hits::total        7524379                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst        30301                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total        30301                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst        30301                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total         30301                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst        30301                       # number of overall misses
system.cpu5.icache.overall_misses::total        30301                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      7554680                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      7554680                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      7554680                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      7554680                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      7554680                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      7554680                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.004011                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.004011                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.004011                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.004011                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.004011                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.004011                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks        30301                       # number of writebacks
system.cpu5.icache.writebacks::total            30301                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                    4258                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                     74217                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                   17148     26.10%     26.10% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                   4257      6.48%     32.58% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      0.00%     32.59% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                  44285     67.41%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total               65691                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                    17148     44.48%     44.48% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                    4257     11.04%     55.52% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      0.00%     55.52% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                   17147     44.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                38553                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0            4154719179000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22              208593000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31             2216718000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total        4157144654500                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.387197                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.586884                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.callpal::swpctx                   12      0.02%      0.02% # number of callpals executed
system.cpu6.kern.callpal::swpipl                57175     81.73%     81.74% # number of callpals executed
system.cpu6.kern.callpal::rdps                   8514     12.17%     93.91% # number of callpals executed
system.cpu6.kern.callpal::rti                    4258      6.09%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                 69959                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel             4270                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                  0                      
system.cpu6.kern.mode_good::user                    0                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu6.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements            29670                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          468.946760                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs            1316206                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            29670                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            44.361510                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   468.946760                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.915912                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.915912                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          449                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses          4929660                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses         4929660                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      1553191                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        1553191                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       818329                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        818329                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        12116                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        12116                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        11911                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        11911                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      2371520                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         2371520                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      2371520                       # number of overall hits
system.cpu6.dcache.overall_hits::total        2371520                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        41345                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        41345                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         3983                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         3983                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data          838                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          838                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data         1032                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total         1032                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        45328                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         45328                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        45328                       # number of overall misses
system.cpu6.dcache.overall_misses::total        45328                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      1594536                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      1594536                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       822312                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       822312                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        12954                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        12954                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        12943                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        12943                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      2416848                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      2416848                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      2416848                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      2416848                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.025929                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.025929                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.004844                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.004844                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.064690                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.064690                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.079734                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.079734                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.018755                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.018755                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.018755                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.018755                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         4573                       # number of writebacks
system.cpu6.dcache.writebacks::total             4573                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements            29525                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs            3470724                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs            29525                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           117.552041                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses         14934747                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses        14934747                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      7423086                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        7423086                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      7423086                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         7423086                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      7423086                       # number of overall hits
system.cpu6.icache.overall_hits::total        7423086                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst        29525                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total        29525                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst        29525                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total         29525                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst        29525                       # number of overall misses
system.cpu6.icache.overall_misses::total        29525                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      7452611                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      7452611                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      7452611                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      7452611                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      7452611                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      7452611                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.003962                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.003962                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.003962                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.003962                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.003962                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.003962                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks        29525                       # number of writebacks
system.cpu6.icache.writebacks::total            29525                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                    4258                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                     74207                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                   17089     26.02%     26.02% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                   4257      6.48%     32.50% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      2      0.00%     32.50% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                  44333     67.50%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total               65681                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                    17089     44.46%     44.46% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                    4257     11.08%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       2      0.01%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                   17089     44.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                38437                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0            4154720974000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22              208593000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 195000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31             2214760500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total        4157144522500                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.385469                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.585207                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::swpctx                   12      0.02%      0.02% # number of callpals executed
system.cpu7.kern.callpal::swpipl                57165     81.72%     81.74% # number of callpals executed
system.cpu7.kern.callpal::rdps                   8514     12.17%     93.91% # number of callpals executed
system.cpu7.kern.callpal::rti                    4258      6.09%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                 69949                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel             4270                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements            33141                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          474.890473                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs            1339135                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            33141                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            40.407200                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   474.890473                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.927520                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.927520                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          469                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          458                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.916016                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses          4993674                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses         4993674                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      1571907                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        1571907                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       826599                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        826599                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        12060                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        12060                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        11898                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        11898                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      2398506                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         2398506                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      2398506                       # number of overall hits
system.cpu7.dcache.overall_hits::total        2398506                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        44675                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        44675                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data         4047                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         4047                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data          862                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total          862                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data         1010                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total         1010                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        48722                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         48722                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        48722                       # number of overall misses
system.cpu7.dcache.overall_misses::total        48722                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      1616582                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      1616582                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       830646                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       830646                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        12922                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        12922                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        12908                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        12908                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      2447228                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      2447228                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      2447228                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      2447228                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.027635                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.027635                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.004872                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.004872                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.066708                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.066708                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.078246                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.078246                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.019909                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.019909                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.019909                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.019909                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         4147                       # number of writebacks
system.cpu7.dcache.writebacks::total             4147                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements            30505                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 509                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            3671734                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs            30505                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           120.364989                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    67.184741                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   441.815259                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.131220                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.862920                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.994141                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          495                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses         15168911                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses        15168911                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      7538698                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        7538698                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      7538698                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         7538698                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      7538698                       # number of overall hits
system.cpu7.icache.overall_hits::total        7538698                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst        30505                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total        30505                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst        30505                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total         30505                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst        30505                       # number of overall misses
system.cpu7.icache.overall_misses::total        30505                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      7569203                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      7569203                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      7569203                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      7569203                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      7569203                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      7569203                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.004030                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.004030                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.004030                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.004030                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.004030                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.004030                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks        30505                       # number of writebacks
system.cpu7.icache.writebacks::total            30505                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                1901                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                 15622144                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       1913                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 4197                       # Transaction distribution
system.iobus.trans_dist::ReadResp                4197                       # Transaction distribution
system.iobus.trans_dist::WriteReq              282132                       # Transaction distribution
system.iobus.trans_dist::WriteResp             282132                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        69758                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         3006                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         3786                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         6864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        83474                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       489184                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       489184                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  572658                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       279032                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         4135                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1893                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3861                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       289161                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     15626112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     15626112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 15915273                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements               244592                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               244592                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              2201328                       # Number of tag accesses
system.iocache.tags.data_accesses             2201328                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          496                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              496                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide       244096                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       244096                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          496                       # number of demand (read+write) misses
system.iocache.demand_misses::total               496                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          496                       # number of overall misses
system.iocache.overall_misses::total              496                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          496                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            496                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide       244096                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       244096                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          496                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             496                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          496                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            496                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          244096                       # number of writebacks
system.iocache.writebacks::total               244096                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests     337361086                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests    167784450                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests      2088376                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops       130543408                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops    129861562                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops       681846                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                3701                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp          162210320                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq              21004                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp             21004                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty     18945751                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean     47810017                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict        100731975                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq            16318                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq           6426                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp           22744                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq           6485703                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp          6485703                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq       48427135                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq     113779484                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side        94053                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side       155530                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side        66634                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side       129160                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.icache.mem_side::system.l2cache0.cpu_side    144428977                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side    359899676                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.icache.mem_side::system.l2cache0.cpu_side        74623                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side       118632                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total              504967285                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side      3321984                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side      3647901                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side      2186176                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side      3691948                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.icache.mem_side::system.l2cache0.cpu_side   6150955072                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side   8898913172                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.icache.mem_side::system.l2cache0.cpu_side      2714496                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side      3399916                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total             15068830665                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                        227438637                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples         564810163                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.243471                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.456283                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0               431879041     76.46%     76.46% # Request fanout histogram
system.l2bus0.snoop_fanout::1               130445813     23.10%     99.56% # Request fanout histogram
system.l2bus0.snoop_fanout::2                  482704      0.09%     99.65% # Request fanout histogram
system.l2bus0.snoop_fanout::3                 1906765      0.34%     99.98% # Request fanout histogram
system.l2bus0.snoop_fanout::4                   95840      0.02%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus0.snoop_fanout::total           564810163                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests        591397                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests       162661                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests       336651                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops          867263                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops        84009                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops       783254                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp             310685                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq              17032                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp             17032                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty        21889                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean        30240                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict            33696                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq             8011                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq           4088                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp           12099                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              8129                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             8129                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq         120853                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq        189832                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu4.icache.mem_side::system.l2cache1.cpu_side        73702                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side       124814                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.icache.mem_side::system.l2cache1.cpu_side        61198                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side       150305                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.icache.mem_side::system.l2cache1.cpu_side        59535                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side       109079                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.icache.mem_side::system.l2cache1.cpu_side        77511                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side       125571                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                 781715                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.icache.mem_side::system.l2cache1.cpu_side      2763520                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side      3310416                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.icache.mem_side::system.l2cache1.cpu_side      1977408                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side      4399440                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.icache.mem_side::system.l2cache1.cpu_side      1920640                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side      3153616                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.icache.mem_side::system.l2cache1.cpu_side      3008384                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side      3343184                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                23876608                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                        144456966                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples         145049058                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.026052                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.297028                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0               143763064     99.11%     99.11% # Request fanout histogram
system.l2bus1.snoop_fanout::1                  230109      0.16%     99.27% # Request fanout histogram
system.l2bus1.snoop_fanout::2                  247691      0.17%     99.44% # Request fanout histogram
system.l2bus1.snoop_fanout::3                  179504      0.12%     99.57% # Request fanout histogram
system.l2bus1.snoop_fanout::4                  628690      0.43%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus1.snoop_fanout::total           145049058                       # Request fanout histogram
system.l2cache0.tags.replacements            73317932                       # number of replacements
system.l2cache0.tags.tagsinuse            4072.236730                       # Cycle average of tags in use
system.l2cache0.tags.total_refs             253377012                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs            73317932                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                3.455867                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks   362.266409                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst     0.013127                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data     0.000281                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu2.inst     0.013293                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu2.data     0.000323                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu3.inst     0.013217                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst     0.824066                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data     0.223745                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst     0.220697                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data     0.514707                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.inst    86.245367                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.data  3621.015674                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.inst     0.297889                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.data     0.587935                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.088444                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.000003                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu2.inst     0.000003                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu2.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu3.inst     0.000003                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.000201                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.000055                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.000054                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.000126                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.inst     0.021056                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.data     0.884037                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.inst     0.000073                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.data     0.000144                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.994198                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         4078                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          628                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         2017                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         1301                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4           76                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.995605                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses          2769079846                       # Number of tag accesses
system.l2cache0.tags.data_accesses         2769079846                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks     18945751                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total     18945751                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks     47810017                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total     47810017                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus0.data            6                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus1.data            4                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus2.data           42                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total             52                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus1.data            2                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus2.data            5                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total            8                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data          255                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data          146                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus2.data      2253688                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus3.data           49                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total         2254138                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst        21874                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst        28184                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus2.inst     47179414                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus3.inst        25252                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total     47254724                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data        19744                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data        25284                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus2.data     46740678                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus3.data        18399                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total     46804105                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst        21874                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data        19999                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst        28184                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data        25430                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.inst     47179414                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.data     48994366                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.inst        25252                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.data        18448                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total           96312967                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst        21874                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data        19999                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst        28184                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data        25430                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.inst     47179414                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.data     48994366                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.inst        25252                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.data        18448                       # number of overall hits
system.l2cache0.overall_hits::total          96312967                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data         9258                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data         1839                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus2.data         1932                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus3.data         2020                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total        15049                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data         3252                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data          904                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus2.data          976                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus3.data         1023                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total         6155                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data         4960                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data         1894                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus2.data      4220660                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus3.data         2204                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total       4229718                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst        20273                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst         4291                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus2.inst      1140890                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus3.inst         6957                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total      1172411                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data         9141                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data        13147                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus2.data     66891419                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus3.data        20129                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total     66933836                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst        20273                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data        14101                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst         4291                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data        15041                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.inst      1140890                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.data     71112079                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.inst         6957                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.data        22333                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total         72335965                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst        20273                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data        14101                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst         4291                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data        15041                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.inst      1140890                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.data     71112079                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.inst         6957                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.data        22333                       # number of overall misses
system.l2cache0.overall_misses::total        72335965                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks     18945751                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total     18945751                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks     47810017                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total     47810017                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data         9264                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data         1843                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus2.data         1974                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus3.data         2020                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total        15101                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data         3253                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data          906                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus2.data          981                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus3.data         1023                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total         6163                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data         5215                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data         2040                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus2.data      6474348                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus3.data         2253                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total      6483856                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst        42147                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst        32475                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus2.inst     48320304                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus3.inst        32209                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total     48427135                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data        28885                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data        38431                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus2.data    113632097                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus3.data        38528                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total    113737941                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst        42147                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data        34100                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst        32475                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data        40471                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.inst     48320304                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.data    120106445                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.inst        32209                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.data        40781                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total      168648932                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst        42147                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data        34100                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst        32475                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data        40471                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.inst     48320304                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.data    120106445                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.inst        32209                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.data        40781                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total     168648932                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data     0.999352                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data     0.997830                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus2.data     0.978723                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.996557                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data     0.999693                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data     0.997792                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus2.data     0.994903                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.998702                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.951103                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.928431                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus2.data     0.651905                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus3.data     0.978251                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.652346                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.481007                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.132132                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus2.inst     0.023611                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus3.inst     0.215996                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.024210                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.316462                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.342094                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus2.data     0.588667                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus3.data     0.522451                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.588492                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.481007                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.413519                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.132132                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.371649                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.inst     0.023611                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.data     0.592075                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.inst     0.215996                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.data     0.547632                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.428914                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.481007                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.413519                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.132132                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.371649                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.inst     0.023611                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.data     0.592075                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.inst     0.215996                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.data     0.547632                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.428914                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks       11266568                       # number of writebacks
system.l2cache0.writebacks::total            11266568                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                2881                       # number of replacements
system.l2cache1.tags.tagsinuse            3741.224424                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                 10244                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                2881                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                3.555710                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1265.533970                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu4.inst     1.174215                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu4.data     0.655259                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu6.inst     1.174215                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu6.data            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.inst    65.783377                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.data   262.371994                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.inst     9.001784                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.data   135.249482                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.inst   309.314218                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.data   455.015163                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus7.inst   439.013017                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus7.data   795.937731                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.308968                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu4.inst     0.000287                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu4.data     0.000160                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu6.inst     0.000287                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu6.data     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.inst     0.016060                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.data     0.064056                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.inst     0.002198                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.data     0.033020                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.inst     0.075516                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.data     0.111088                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus7.inst     0.107181                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus7.data     0.194321                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.913385                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3664                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4         3660                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses             3188745                       # Number of tag accesses
system.l2cache1.tags.data_accesses            3188745                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks        21889                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total        21889                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks        30240                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total        30240                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus5.data           13                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus6.data           10                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total             23                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus4.data            1                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus5.data            1                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus6.data            6                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total            8                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus4.data          231                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus5.data          202                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus6.data          220                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus7.data          196                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total             849                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus4.inst        30434                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus5.inst        30296                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus6.inst        29479                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus7.inst        30361                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total       120570                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus4.data        29322                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus5.data        50866                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus6.data        38253                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus7.data        31948                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total       150389                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus4.inst        30434                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus4.data        29553                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.inst        30296                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.data        51068                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.inst        29479                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.data        38473                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.inst        30361                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.data        32144                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total             271808                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus4.inst        30434                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus4.data        29553                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.inst        30296                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.data        51068                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.inst        29479                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.data        38473                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.inst        30361                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.data        32144                       # number of overall hits
system.l2cache1.overall_hits::total            271808                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus4.data         2001                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus5.data         1961                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus6.data         1982                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus7.data         2025                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total         7969                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus4.data         1023                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus5.data          968                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus6.data         1006                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus7.data         1003                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total         4000                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus4.data         1050                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus5.data          985                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus6.data          982                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus7.data         1824                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          4841                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus4.inst           88                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus5.inst            5                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus6.inst           46                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus7.inst          144                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total          283                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus4.data         4921                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus5.data          546                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus6.data          585                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus7.data        13230                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total        19282                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus4.inst           88                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus4.data         5971                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.inst            5                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.data         1531                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.inst           46                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.data         1567                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus7.inst          144                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus7.data        15054                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total            24406                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus4.inst           88                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus4.data         5971                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.inst            5                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.data         1531                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.inst           46                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.data         1567                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus7.inst          144                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus7.data        15054                       # number of overall misses
system.l2cache1.overall_misses::total           24406                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks        21889                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total        21889                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks        30240                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total        30240                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus4.data         2001                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus5.data         1974                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus6.data         1992                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus7.data         2025                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total         7992                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus4.data         1024                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus5.data          969                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus6.data         1012                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus7.data         1003                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total         4008                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus4.data         1281                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus5.data         1187                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus6.data         1202                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus7.data         2020                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         5690                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus4.inst        30522                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus5.inst        30301                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus6.inst        29525                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus7.inst        30505                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total       120853                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus4.data        34243                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus5.data        51412                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus6.data        38838                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus7.data        45178                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total       169671                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus4.inst        30522                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus4.data        35524                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.inst        30301                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.data        52599                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.inst        29525                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.data        40040                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.inst        30505                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.data        47198                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total         296214                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.inst        30522                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.data        35524                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.inst        30301                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.data        52599                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.inst        29525                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.data        40040                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.inst        30505                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.data        47198                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total        296214                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus5.data     0.993414                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus6.data     0.994980                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.997122                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus4.data     0.999023                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus5.data     0.998968                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus6.data     0.994071                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.998004                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus4.data     0.819672                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus5.data     0.829823                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus6.data     0.816972                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus7.data     0.902970                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.850791                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus4.inst     0.002883                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus5.inst     0.000165                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus6.inst     0.001558                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus7.inst     0.004721                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.002342                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus4.data     0.143708                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus5.data     0.010620                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus6.data     0.015063                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus7.data     0.292842                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.113643                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus4.inst     0.002883                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus4.data     0.168084                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.inst     0.000165                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.data     0.029107                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.inst     0.001558                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.data     0.039136                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus7.inst     0.004721                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus7.data     0.318954                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.082393                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus4.inst     0.002883                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus4.data     0.168084                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.inst     0.000165                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.data     0.029107                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.inst     0.001558                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.data     0.039136                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus7.inst     0.004721                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus7.data     0.318954                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.082393                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks           1002                       # number of writebacks
system.l2cache1.writebacks::total                1002                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq               3701                       # Transaction distribution
system.membus0.trans_dist::ReadResp          68128333                       # Transaction distribution
system.membus0.trans_dist::WriteReq             38036                       # Transaction distribution
system.membus0.trans_dist::WriteResp            38036                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty     11510950                       # Transaction distribution
system.membus0.trans_dist::CleanEvict        59937949                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq           30048                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq         10432                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp          38947                       # Transaction distribution
system.membus0.trans_dist::ReadExReq          4232350                       # Transaction distribution
system.membus0.trans_dist::ReadExResp         4228095                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq     68124632                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq       244096                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp       244096                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port      6592589                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side    209329151                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave        49410                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total    215971150                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        71207                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave        34064                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total       105271                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port        56256                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side       677024                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total       733280                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total             216809701                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port    195860672                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side   5154537664                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave       152905                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total   5350551241                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port      1223104                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave       136256                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total      1359360                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port      1200128                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side     14453760                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total     15653888                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total             5367564489                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                       153562974                       # Total snoops (count)
system.membus0.snoop_fanout::samples        298078488                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.515176                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.499770                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2              144515537     48.48%     48.48% # Request fanout histogram
system.membus0.snoop_fanout::3              153562951     51.52%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total          298078488                       # Request fanout histogram
system.membus1.trans_dist::ReadResp          65819063                       # Transaction distribution
system.membus1.trans_dist::WriteReq             17032                       # Transaction distribution
system.membus1.trans_dist::WriteResp            17032                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty     10976281                       # Transaction distribution
system.membus1.trans_dist::CleanEvict        59008959                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq           11642                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq          4240                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp          15543                       # Transaction distribution
system.membus1.trans_dist::ReadExReq          4193844                       # Transaction distribution
system.membus1.trans_dist::ReadExResp         4191289                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq     65819063                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port         6541                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       105350                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total       111891                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port    209962097                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total    209962097                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total             210073988                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port       193216                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side      1359360                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total      1552576                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port   5181728192                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total   5181728192                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total             5183280768                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                         4477523                       # Total snoops (count)
system.membus1.snoop_fanout::samples        144496236                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.030872                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.172970                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1              140035392     96.91%     96.91% # Request fanout histogram
system.membus1.snoop_fanout::2                4460844      3.09%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total          144496236                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements     76783233                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.849079                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs         8045                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs     76783233                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.000105                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     2.405884                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.000047                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     0.000140                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.000018                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     0.000108                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus2.inst     0.000078                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus2.data    13.442728                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus3.data     0.000077                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.150368                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.000003                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.000009                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.000001                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.000007                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus2.inst     0.000005                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus2.data     0.840171                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus3.data     0.000005                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.990567                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses   1200776178                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses   1200776178                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks     10988194                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total     10988194                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus2.data         5216                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total         5216                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus2.data         2650                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus3.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total         2651                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus2.data         7866                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus3.data            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total         7867                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus2.data         7866                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus3.data            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::total         7867                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data          106                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data           19                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus2.data           52                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus3.data           26                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          203                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data           40                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus2.data           26                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus3.data           26                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           93                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data         2085                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data          819                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus2.data      3965062                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus3.data          534                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total      3968500                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst          502                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data         2610                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst           56                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data         1722                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus2.inst           53                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus2.data     65794195                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus3.data         1292                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total     65800430                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide       225344                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total       225344                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst          502                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data         4695                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst           56                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data         2541                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus2.inst           53                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus2.data     69759257                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus3.data         1826                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total     69768930                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst          502                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data         4695                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst           56                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data         2541                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus2.inst           53                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus2.data     69759257                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus3.data         1826                       # number of overall misses
system.numa_caches_downward0.overall_misses::total     69768930                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks     10988194                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total     10988194                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data          106                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data           19                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus2.data           52                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus3.data           26                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          203                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data           40                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus2.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus3.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           93                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data         2085                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data          819                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus2.data      3970278                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus3.data          534                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total      3973716                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst          502                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data         2610                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst           56                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data         1722                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus2.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus2.data     65796845                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus3.data         1293                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total     65803081                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide       225344                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total       225344                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst          502                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data         4695                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst           56                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data         2541                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus2.inst           53                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus2.data     69767123                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus3.data         1827                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total     69776797                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst          502                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data         4695                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst           56                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data         2541                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus2.inst           53                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus2.data     69767123                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus3.data         1827                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total     69776797                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus2.data     0.998686                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.998687                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus2.data     0.999960                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.999227                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999960                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus2.data     0.999887                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus3.data     0.999453                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999887                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus2.data     0.999887                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus3.data     0.999453                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999887                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks     10980328                       # number of writebacks
system.numa_caches_downward0.writebacks::total     10980328                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         1665                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse     3.052886                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           47                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         1665                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.028228                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     0.319739                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.inst     0.065063                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.data     0.071198                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.inst     0.001173                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.data     0.097893                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.inst     0.002435                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.data     0.049472                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus7.inst     0.006605                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus7.data     2.439309                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.019984                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.inst     0.004066                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.data     0.004450                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.inst     0.000073                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.data     0.006118                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.inst     0.000152                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.data     0.003092                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus7.inst     0.000413                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus7.data     0.152457                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.190805                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.tag_accesses       297622                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses       297622                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks          285                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total          285                       # number of WritebackDirty hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus5.data            1                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::total            1                       # number of UpgradeReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus5.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus5.data            1                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total            1                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus5.data            1                       # number of overall hits
system.numa_caches_downward1.overall_hits::total            1                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus4.data         2834                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus5.data         2786                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus6.data         2766                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus7.data         2826                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total        11212                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus4.data         1013                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus5.data          966                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus6.data          993                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus7.data         1000                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total         3972                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus4.data           22                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus5.data           48                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus6.data           19                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus7.data          847                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total          936                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.inst           88                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.data         4494                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.inst            5                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.data          319                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.inst           46                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.data          270                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus7.inst          144                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus7.data        12523                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total        17889                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus4.inst           88                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus4.data         4516                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.inst            5                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.data          367                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.inst           46                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.data          289                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus7.inst          144                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus7.data        13370                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total        18825                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus4.inst           88                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus4.data         4516                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.inst            5                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.data          367                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.inst           46                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.data          289                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus7.inst          144                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus7.data        13370                       # number of overall misses
system.numa_caches_downward1.overall_misses::total        18825                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks          285                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total          285                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus4.data         2834                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus5.data         2787                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus6.data         2766                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus7.data         2826                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total        11213                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus4.data         1013                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus5.data          966                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus6.data          993                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus7.data         1000                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total         3972                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus4.data           22                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus5.data           48                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus6.data           19                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus7.data          847                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total          936                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.inst           88                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.data         4494                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.inst            5                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.data          320                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.inst           46                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.data          270                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus7.inst          144                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus7.data        12523                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total        17890                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus4.inst           88                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus4.data         4516                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.inst            5                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.data          368                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.inst           46                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.data          289                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus7.inst          144                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus7.data        13370                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total        18826                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.inst           88                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.data         4516                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.inst            5                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.data          368                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.inst           46                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.data          289                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus7.inst          144                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus7.data        13370                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total        18826                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus5.data     0.999641                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total     0.999911                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.data     0.996875                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.999944                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.data     0.997283                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus7.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.999947                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.data     0.997283                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus7.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.999947                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks          285                       # number of writebacks
system.numa_caches_downward1.writebacks::total          285                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         1685                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse     3.109488                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs           44                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         1685                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.026113                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     0.266759                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.inst     0.011270                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.data     0.067226                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.inst     0.000938                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.data     0.272645                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.inst     0.002154                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.data     0.045384                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus7.inst     0.006379                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus7.data     2.436733                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.016672                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.inst     0.000704                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.data     0.004202                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.inst     0.000059                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.data     0.017040                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.inst     0.000135                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.data     0.002837                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus7.inst     0.000399                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus7.data     0.152296                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.194343                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.tag_accesses       297598                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses       297598                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks          285                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total          285                       # number of WritebackDirty hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus4.data         2834                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus5.data         2786                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus6.data         2766                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus7.data         2826                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total        11212                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus4.data         1013                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus5.data          966                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus6.data          993                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus7.data         1000                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total         3972                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus4.data           22                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus5.data           48                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus6.data           19                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus7.data          847                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total          936                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.inst           88                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.data         4494                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.inst            5                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.data          319                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.inst           46                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.data          270                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus7.inst          144                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus7.data        12523                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total        17889                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus4.inst           88                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus4.data         4516                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.inst            5                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.data          367                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.inst           46                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.data          289                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus7.inst          144                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus7.data        13370                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total        18825                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus4.inst           88                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus4.data         4516                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.inst            5                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.data          367                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.inst           46                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.data          289                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus7.inst          144                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus7.data        13370                       # number of overall misses
system.numa_caches_upward0.overall_misses::total        18825                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks          285                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total          285                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus4.data         2834                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus5.data         2786                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus6.data         2766                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus7.data         2826                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total        11212                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus4.data         1013                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus5.data          966                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus6.data          993                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus7.data         1000                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total         3972                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus4.data           22                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus5.data           48                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus6.data           19                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus7.data          847                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total          936                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.inst           88                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.data         4494                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.inst            5                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.data          319                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.inst           46                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.data          270                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus7.inst          144                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus7.data        12523                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total        17889                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus4.inst           88                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus4.data         4516                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.inst            5                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.data          367                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.inst           46                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.data          289                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus7.inst          144                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus7.data        13370                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total        18825                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.inst           88                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.data         4516                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.inst            5                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.data          367                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.inst           46                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.data          289                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus7.inst          144                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus7.data        13370                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total        18825                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus7.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus7.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks          286                       # number of writebacks
system.numa_caches_upward0.writebacks::total          286                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements     76775537                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.845750                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs         5219                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs     76775537                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.000068                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     2.380486                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.inst     0.000053                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     0.000143                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.000016                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     0.000108                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus2.inst     0.000074                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus2.data    13.464799                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus3.data     0.000072                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.148780                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.inst     0.000003                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.000009                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.000001                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.000007                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus2.inst     0.000005                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus2.data     0.841550                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus3.data     0.000004                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.990359                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses   1200862736                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses   1200862736                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks     10980328                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total     10980328                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus2.data         4118                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total         4118                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus2.data          932                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total          932                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus2.data         5050                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total         5050                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus2.data         5050                       # number of overall hits
system.numa_caches_upward1.overall_hits::total         5050                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data          106                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data           19                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus2.data           52                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus3.data           26                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          203                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data           40                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus2.data           26                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus3.data           26                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           93                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data         2085                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data          819                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus2.data      3960944                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus3.data          534                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide       225344                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total      4189726                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.inst          502                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data         2610                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst           56                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data         1722                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus2.inst           53                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus2.data     65793263                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus3.data         1292                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total     65799498                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.inst          502                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data         4695                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst           56                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data         2541                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus2.inst           53                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus2.data     69754207                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus3.data         1826                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide       225344                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total     69989224                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.inst          502                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data         4695                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst           56                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data         2541                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus2.inst           53                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus2.data     69754207                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus3.data         1826                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide       225344                       # number of overall misses
system.numa_caches_upward1.overall_misses::total     69989224                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks     10980328                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total     10980328                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data          106                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data           19                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus2.data           52                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus3.data           26                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          203                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data           40                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus2.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus3.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           93                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data         2085                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data          819                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus2.data      3965062                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus3.data          534                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide       225344                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total      4193844                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.inst          502                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data         2610                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst           56                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data         1722                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus2.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus2.data     65794195                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus3.data         1292                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total     65800430                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.inst          502                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus0.data         4695                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst           56                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data         2541                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus2.inst           53                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus2.data     69759257                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus3.data         1826                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide       225344                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total     69994274                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.inst          502                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data         4695                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst           56                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data         2541                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus2.inst           53                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus2.data     69759257                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus3.data         1826                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide       225344                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total     69994274                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus2.data     0.998961                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999018                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus2.data     0.999986                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999986                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus2.data     0.999928                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999928                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus2.data     0.999928                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999928                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks     10975279                       # number of writebacks
system.numa_caches_upward1.writebacks::total     10975279                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits             2310838                       # DTB read hits
system.switch_cpus0.dtb.read_misses               130                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           21991                       # DTB read accesses
system.switch_cpus0.dtb.write_hits            1243512                       # DTB write hits
system.switch_cpus0.dtb.write_misses               18                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          12688                       # DTB write accesses
system.switch_cpus0.dtb.data_hits             3554350                       # DTB hits
system.switch_cpus0.dtb.data_misses               148                       # DTB misses
system.switch_cpus0.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           34679                       # DTB accesses
system.switch_cpus0.itb.fetch_hits            1124925                       # ITB hits
system.switch_cpus0.itb.fetch_misses              121                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses        1125046                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              8315279232                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts           10412829                       # Number of instructions committed
system.switch_cpus0.committedOps             10412829                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses     10016823                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses          1298                       # Number of float alu accesses
system.switch_cpus0.num_func_calls             480079                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts       768255                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts            10016823                       # number of integer instructions
system.switch_cpus0.num_fp_insts                 1298                       # number of float instructions
system.switch_cpus0.num_int_register_reads     13678210                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      7874058                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          658                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          631                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs              3559803                       # number of memory refs
system.switch_cpus0.num_load_insts            2311920                       # Number of load instructions
system.switch_cpus0.num_store_insts           1247883                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      8304870382.660439                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      10408849.339561                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.001252                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.998748                       # Percentage of idle cycles
system.switch_cpus0.Branches                  1435610                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass        47903      0.46%      0.46% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu          6341190     60.90%     61.36% # Class of executed instruction
system.switch_cpus0.op_class::IntMult           39372      0.38%     61.74% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     61.74% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             73      0.00%     61.74% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     61.74% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     61.74% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     61.74% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              3      0.00%     61.74% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     61.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     61.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     61.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     61.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     61.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     61.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     61.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     61.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     61.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus0.op_class::MemRead         2373566     22.79%     84.53% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite        1256694     12.07%     96.60% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess        354186      3.40%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total          10412987                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits             1664689                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1837                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             867910                       # DTB write hits
system.switch_cpus1.dtb.write_misses               34                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   8                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            874                       # DTB write accesses
system.switch_cpus1.dtb.data_hits             2532599                       # DTB hits
system.switch_cpus1.dtb.data_misses               360                       # DTB misses
system.switch_cpus1.dtb.data_acv                   20                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2711                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             909505                       # ITB hits
system.switch_cpus1.itb.fetch_misses              124                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         909629                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              8314293996                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts            7761196                       # Number of instructions committed
system.switch_cpus1.committedOps              7761196                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses      7460544                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses          1042                       # Number of float alu accesses
system.switch_cpus1.num_func_calls             310518                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts       593426                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts             7460544                       # number of integer instructions
system.switch_cpus1.num_fp_insts                 1042                       # number of float instructions
system.switch_cpus1.num_int_register_reads     10270649                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes      5926366                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          516                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          529                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs              2538034                       # number of memory refs
system.switch_cpus1.num_load_insts            1665619                       # Number of load instructions
system.switch_cpus1.num_store_insts            872415                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      8306537473.162699                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      7756522.837301                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000933                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999067                       # Percentage of idle cycles
system.switch_cpus1.Branches                  1053899                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass        43928      0.57%      0.57% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu          4813514     62.02%     62.58% # Class of executed instruction
system.switch_cpus1.op_class::IntMult           30307      0.39%     62.97% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     62.97% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             55      0.00%     62.97% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     62.97% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     62.97% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     62.97% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     62.97% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     62.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     62.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     62.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     62.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     62.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     62.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     62.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     62.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     62.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus1.op_class::MemRead         1693335     21.82%     84.79% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         872449     11.24%     96.03% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess        307985      3.97%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total           7761576                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits          1451226461                       # DTB read hits
system.switch_cpus2.dtb.read_misses          56010715                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses      1496744558                       # DTB read accesses
system.switch_cpus2.dtb.write_hits          617708066                       # DTB write hits
system.switch_cpus2.dtb.write_misses          1011440                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses      592494786                       # DTB write accesses
system.switch_cpus2.dtb.data_hits          2068934527                       # DTB hits
system.switch_cpus2.dtb.data_misses          57022155                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses      2089239344                       # DTB accesses
system.switch_cpus2.itb.fetch_hits         8226751927                       # ITB hits
system.switch_cpus2.itb.fetch_misses              560                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses     8226752487                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              8315689477                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts         8257129086                       # Number of instructions committed
system.switch_cpus2.committedOps           8257129086                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses   7268672223                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses       6586641                       # Number of float alu accesses
system.switch_cpus2.num_func_calls          359899641                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts   1089812539                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts          7268672223                       # number of integer instructions
system.switch_cpus2.num_fp_insts              6586641                       # number of float instructions
system.switch_cpus2.num_int_register_reads   9412876916                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes   5350082532                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads      4009704                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes      4009957                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs           2147911919                       # number of memory refs
system.switch_cpus2.num_load_insts         1529187088                       # Number of load instructions
system.switch_cpus2.num_store_insts         618724831                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      1123651.804243                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      8314565825.195757                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.999865                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.000135                       # Percentage of idle cycles
system.switch_cpus2.Branches               1698566049                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass    699208321      8.41%      8.41% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu       4850555567     58.34%     66.75% # Class of executed instruction
system.switch_cpus2.op_class::IntMult         1900854      0.02%     66.77% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     66.77% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd        2568454      0.03%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     66.80% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt        1200281      0.01%     66.82% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     66.82% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv         400093      0.00%     66.82% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     66.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     66.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     66.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     66.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     66.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     66.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     66.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     66.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     66.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     66.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     66.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     66.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     66.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     66.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     66.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     66.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     66.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     66.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     66.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     66.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     66.82% # Class of executed instruction
system.switch_cpus2.op_class::MemRead      1563517936     18.81%     85.63% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite      618749341      7.44%     93.07% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess     576050393      6.93%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total        8314151241                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits             1634160                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 3                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses              22                       # DTB read accesses
system.switch_cpus3.dtb.write_hits             852404                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits             2486564                       # DTB hits
system.switch_cpus3.dtb.data_misses                 3                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses              22                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             886422                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         886422                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              8314293826                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts            7594912                       # Number of instructions committed
system.switch_cpus3.committedOps              7594912                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses      7299245                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           945                       # Number of float alu accesses
system.switch_cpus3.num_func_calls             306794                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts       574073                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts             7299245                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  945                       # number of float instructions
system.switch_cpus3.num_int_register_reads     10055456                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes      5801610                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads          462                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes          476                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs              2490948                       # number of memory refs
system.switch_cpus3.num_load_insts            1634240                       # Number of load instructions
system.switch_cpus3.num_store_insts            856708                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      8306704068.641877                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      7589757.358123                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.000913                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.999087                       # Percentage of idle cycles
system.switch_cpus3.Branches                  1029271                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass        41948      0.55%      0.55% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu          4703702     61.93%     62.48% # Class of executed instruction
system.switch_cpus3.op_class::IntMult           30000      0.40%     62.88% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     62.88% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             35      0.00%     62.88% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     62.88% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     62.88% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     62.88% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     62.88% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     62.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     62.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     62.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     62.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     62.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     62.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     62.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     62.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     62.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     62.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     62.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     62.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     62.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     62.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     62.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     62.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     62.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     62.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     62.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     62.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     62.88% # Class of executed instruction
system.switch_cpus3.op_class::MemRead         1660955     21.87%     84.75% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite         856724     11.28%     96.03% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess        301551      3.97%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total           7594915                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits             1634694                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_hits             851482                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.data_hits             2486176                       # DTB hits
system.switch_cpus4.dtb.data_misses                 0                       # DTB misses
system.switch_cpus4.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus4.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus4.itb.fetch_hits             887275                       # ITB hits
system.switch_cpus4.itb.fetch_misses                0                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses         887275                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles              8314293737                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts            7593312                       # Number of instructions committed
system.switch_cpus4.committedOps              7593312                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses      7297865                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses           804                       # Number of float alu accesses
system.switch_cpus4.num_func_calls             306440                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts       573554                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts             7297865                       # number of integer instructions
system.switch_cpus4.num_fp_insts                  804                       # number of float instructions
system.switch_cpus4.num_int_register_reads     10053355                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes      5801988                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads          396                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes          408                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs              2490530                       # number of memory refs
system.switch_cpus4.num_load_insts            1634754                       # Number of load instructions
system.switch_cpus4.num_store_insts            855776                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      8306705578.534433                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      7588158.465566                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.000913                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.999087                       # Percentage of idle cycles
system.switch_cpus4.Branches                  1028463                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass        41600      0.55%      0.55% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu          4702416     61.93%     62.48% # Class of executed instruction
system.switch_cpus4.op_class::IntMult           30063      0.40%     62.87% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     62.87% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd             24      0.00%     62.87% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     62.87% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     62.87% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     62.87% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0      0.00%     62.87% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     62.87% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     62.87% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     62.87% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     62.87% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     62.87% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     62.87% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     62.87% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     62.87% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     62.87% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     62.87% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     62.87% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     62.87% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     62.87% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     62.87% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     62.87% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     62.87% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     62.87% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     62.87% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     62.87% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     62.87% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     62.87% # Class of executed instruction
system.switch_cpus4.op_class::MemRead         1661423     21.88%     84.75% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite         855788     11.27%     96.02% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess        301998      3.98%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total           7593312                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits             1626213                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_hits             846032                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.data_hits             2472245                       # DTB hits
system.switch_cpus5.dtb.data_misses                 0                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus5.itb.fetch_hits             885439                       # ITB hits
system.switch_cpus5.itb.fetch_misses                0                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses         885439                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles              8314293652                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts            7554680                       # Number of instructions committed
system.switch_cpus5.committedOps              7554680                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses      7260522                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses           804                       # Number of float alu accesses
system.switch_cpus5.num_func_calls             305648                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts       570364                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts             7260522                       # number of integer instructions
system.switch_cpus5.num_fp_insts                  804                       # number of float instructions
system.switch_cpus5.num_int_register_reads     10001728                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes      5773496                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads          396                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes          408                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs              2476599                       # number of memory refs
system.switch_cpus5.num_load_insts            1626273                       # Number of load instructions
system.switch_cpus5.num_store_insts            850326                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      8306744121.052907                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      7549530.947093                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.000908                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.999092                       # Percentage of idle cycles
system.switch_cpus5.Branches                  1024071                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass        40988      0.54%      0.54% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu          4679540     61.94%     62.48% # Class of executed instruction
system.switch_cpus5.op_class::IntMult           29729      0.39%     62.88% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     62.88% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd             24      0.00%     62.88% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     62.88% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     62.88% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     62.88% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              0      0.00%     62.88% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     62.88% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     62.88% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     62.88% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     62.88% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     62.88% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     62.88% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     62.88% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     62.88% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     62.88% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     62.88% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     62.88% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     62.88% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     62.88% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     62.88% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     62.88% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     62.88% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     62.88% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     62.88% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     62.88% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     62.88% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     62.88% # Class of executed instruction
system.switch_cpus5.op_class::MemRead         1652879     21.88%     84.76% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite         850338     11.26%     96.01% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess        301182      3.99%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total           7554680                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits             1607430                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_hits             839486                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.data_hits             2446916                       # DTB hits
system.switch_cpus6.dtb.data_misses                 0                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus6.itb.fetch_hits             885493                       # ITB hits
system.switch_cpus6.itb.fetch_misses                0                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses         885493                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles              8314293567                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts            7452611                       # Number of instructions committed
system.switch_cpus6.committedOps              7452611                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses      7159755                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses           804                       # Number of float alu accesses
system.switch_cpus6.num_func_calls             302146                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts       558993                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts             7159755                       # number of integer instructions
system.switch_cpus6.num_fp_insts                  804                       # number of float instructions
system.switch_cpus6.num_int_register_reads      9857096                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes      5692400                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads          396                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes          408                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs              2451270                       # number of memory refs
system.switch_cpus6.num_load_insts            1607490                       # Number of load instructions
system.switch_cpus6.num_store_insts            843780                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      8306846093.083509                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      7447473.916491                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.000896                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.999104                       # Percentage of idle cycles
system.switch_cpus6.Branches                  1007960                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass        40928      0.55%      0.55% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu          4603218     61.77%     62.32% # Class of executed instruction
system.switch_cpus6.op_class::IntMult           29357      0.39%     62.71% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     62.71% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd             24      0.00%     62.71% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     62.71% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     62.71% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     62.71% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0      0.00%     62.71% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     62.71% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     62.71% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     62.71% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     62.71% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     62.71% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     62.71% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     62.71% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     62.71% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     62.71% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus6.op_class::MemRead         1634086     21.93%     84.64% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite         843792     11.32%     95.96% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess        301206      4.04%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total           7452611                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits             1629444                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits             847787                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits             2477231                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits             885403                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses         885403                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles              8314293303                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts            7569203                       # Number of instructions committed
system.switch_cpus7.committedOps              7569203                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses      7274861                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses           804                       # Number of float alu accesses
system.switch_cpus7.num_func_calls             306102                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts       571751                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts             7274861                       # number of integer instructions
system.switch_cpus7.num_fp_insts                  804                       # number of float instructions
system.switch_cpus7.num_int_register_reads     10022107                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes      5784451                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads          396                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes          408                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs              2481585                       # number of memory refs
system.switch_cpus7.num_load_insts            1629504                       # Number of load instructions
system.switch_cpus7.num_store_insts            852081                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      8306729251.084327                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      7564051.915673                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.000910                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.999090                       # Percentage of idle cycles
system.switch_cpus7.Branches                  1026055                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass        41038      0.54%      0.54% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu          4688971     61.95%     62.49% # Class of executed instruction
system.switch_cpus7.op_class::IntMult           29806      0.39%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd             24      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     62.88% # Class of executed instruction
system.switch_cpus7.op_class::MemRead         1656104     21.88%     84.76% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite         852094     11.26%     96.02% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess        301166      3.98%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total           7569203                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp       65818319                       # Transaction distribution
system.system_bus.trans_dist::WriteReq          17032                       # Transaction distribution
system.system_bus.trans_dist::WriteResp         17032                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty     10980613                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict     59012267                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq        11599                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq         4174                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp        15480                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq       4197304                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp      4194780                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq     65818319                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side    209981574                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total    209981574                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       105345                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total       105345                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total          210086919                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side   5182374528                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total   5182374528                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side      1359296                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total      1359296                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total          5183733824                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                     81255599                       # Total snoops (count)
system.system_bus.snoop_fanout::samples     221280205                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.367131                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.482023                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1           140041308     63.29%     63.29% # Request fanout histogram
system.system_bus.snoop_fanout::2            81238897     36.71%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total       221280205                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.163804                       # Number of seconds simulated
sim_ticks                                163804166000                       # Number of ticks simulated
final_tick                               6585402944000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                2253779                       # Simulator instruction rate (inst/s)
host_op_rate                                  2253779                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               33584485                       # Simulator tick rate (ticks/s)
host_mem_usage                                 789912                       # Number of bytes of host memory used
host_seconds                                  4877.38                       # Real time elapsed on the host
sim_insts                                 10992528814                       # Number of instructions simulated
sim_ops                                   10992528814                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst       673280                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data      4565568                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst       447360                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data      4276608                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst       507712                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data      4300992                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst       489408                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data     12627648                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.inst       609728                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.data     11917760                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.inst       426560                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.data      4266816                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.inst       401536                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.data      4200640                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus7.inst       375744                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus7.data      4186816                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          54274176                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst       673280                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst       447360                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst       507712                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst       489408                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus4.inst       609728                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus5.inst       426560                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus6.inst       401536                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus7.inst       375744                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total      3931328                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks     12569920                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       12569920                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst        10520                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data        71337                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst         6990                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data        66822                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst         7933                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data        67203                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst         7647                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data       197307                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.inst         9527                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.data       186215                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.inst         6665                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.data        66669                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.inst         6274                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.data        65635                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus7.inst         5871                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus7.data        65419                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             848034                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks       196405                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            196405                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst      4110274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data     27872112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst      2731066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data     26108054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst      3099506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data     26256915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst      2987763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data     77089907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.inst      3722298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.data     72756147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.inst      2604085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.data     26048275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.inst      2451317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.data     25644281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus7.inst      2293861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus7.data     25559887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            331335749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst      4110274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst      2731066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst      3099506                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst      2987763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus4.inst      3722298                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus5.inst      2604085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus6.inst      2451317                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus7.inst      2293861                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total        24000171                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks       76737487                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            76737487                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks       76737487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst      4110274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data     27872112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst      2731066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data     26108054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst      3099506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data     26256915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst      2987763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data     77089907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.inst      3722298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.data     72756147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.inst      2604085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.data     26048275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.inst      2451317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.data     25644281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus7.inst      2293861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus7.data     25559887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           408073235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.inst        11328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus0.data    323977344                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data    323510336                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst         9472                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data    324110848                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.inst         8256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data    316334848                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus4.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus4.data    316423616                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.inst         7616                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.data    325895936                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus6.inst        10368                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus6.data    325679616                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus7.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus7.data    325707904                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total        2581706944                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus0.inst        11328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst         9472                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus3.inst         8256                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus4.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus5.inst         7616                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus6.inst        10368                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus7.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        66496                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks     74398528                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       74398528                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.inst          177                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus0.data      5062146                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst          108                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data      5054849                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst          148                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data      5064232                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.inst          129                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data      4942732                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus4.inst          116                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus4.data      4944119                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.inst          119                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.data      5092124                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus6.inst          162                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus6.data      5088744                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus7.inst           80                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus7.data      5089186                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total           40339171                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks      1162477                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1162477                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.inst        69156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus0.data   1977833360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.inst        42197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data   1974982346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst        57825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data   1978648382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.inst        50402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data   1931177062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus4.inst        45322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus4.data   1931718977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.inst        46495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.data   1989546078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus6.inst        63295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus6.data   1988225477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus7.inst        31257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus7.data   1988398171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total          15760935799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus0.inst        69156                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst        42197                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst        57825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus3.inst        50402                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus4.inst        45322                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus5.inst        46495                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus6.inst        63295                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus7.inst        31257                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total          405948                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      454191916                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           454191916                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      454191916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.inst        69156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data   1977833360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst        42197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data   1974982346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst        57825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data   1978648382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.inst        50402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data   1931177062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.inst        45322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.data   1931718977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.inst        46495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.data   1989546078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus6.inst        63295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus6.data   1988225477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus7.inst        31257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus7.data   1988398171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total         16215127715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     113                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                   5255119                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    1564     30.11%     30.11% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     53      1.02%     31.13% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    168      3.23%     34.36% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    121      2.33%     36.69% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   3289     63.31%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                5195                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1564     46.62%     46.62% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      53      1.58%     48.20% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     168      5.01%     53.20% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     121      3.61%     56.81% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1449     43.19%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 3355                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            163296093000     99.70%     99.70% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                3915500      0.00%     99.71% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                8232000      0.01%     99.71% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               14309000      0.01%     99.72% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              459614000      0.28%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        163782163500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.440559                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.645813                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     1                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                  154      0.09%      0.09% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  215      0.12%      0.21% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 4381      2.44%      2.64% # number of callpals executed
system.cpu0.kern.callpal::rdps                    338      0.19%      2.83% # number of callpals executed
system.cpu0.kern.callpal::rti                     474      0.26%      3.10% # number of callpals executed
system.cpu0.kern.callpal::callsys                 130      0.07%      3.17% # number of callpals executed
system.cpu0.kern.callpal::rdunique             174013     96.83%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                179705                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              687                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                301                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                301                      
system.cpu0.kern.mode_good::user                  301                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.438137                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.609312                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      4160239806500     96.27%     96.27% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        161061706000      3.73%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     215                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements          7425565                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          511.700239                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           42603574                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          7425565                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.737418                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   511.700239                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.999415                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999415                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          450                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        104987672                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       104987672                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     31391551                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       31391551                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      9765575                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       9765575                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        88778                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        88778                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        88589                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        88589                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     41157126                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        41157126                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     41157126                       # number of overall hits
system.cpu0.dcache.overall_hits::total       41157126                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      7388813                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      7388813                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        49384                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        49384                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         1517                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1517                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         1631                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1631                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      7438197                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       7438197                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      7438197                       # number of overall misses
system.cpu0.dcache.overall_misses::total      7438197                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     38780364                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     38780364                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      9814959                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      9814959                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        90295                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        90295                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        90220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        90220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     48595323                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     48595323                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     48595323                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     48595323                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.190530                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.190530                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.005032                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.005032                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.016800                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.016800                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.018078                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018078                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.153064                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.153064                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.153064                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.153064                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       274087                       # number of writebacks
system.cpu0.dcache.writebacks::total           274087                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            25816                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          172371321                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            25816                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          6676.918229                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          271                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          218                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        646557696                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       646557696                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    323240124                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      323240124                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    323240124                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       323240124                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    323240124                       # number of overall hits
system.cpu0.icache.overall_hits::total      323240124                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        25816                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        25816                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        25816                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         25816                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        25816                       # number of overall misses
system.cpu0.icache.overall_misses::total        25816                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    323265940                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    323265940                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    323265940                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    323265940                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    323265940                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    323265940                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000080                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000080                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000080                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000080                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000080                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000080                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks        25816                       # number of writebacks
system.cpu0.icache.writebacks::total            25816                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     131                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                   5216729                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    1385     32.08%     32.08% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    168      3.89%     35.97% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    131      3.03%     39.01% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   2633     60.99%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                4317                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1385     47.09%     47.09% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     168      5.71%     52.81% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     131      4.45%     57.26% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    1257     42.74%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 2941                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            164077434500     99.75%     99.75% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                8232000      0.01%     99.76% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               15484000      0.01%     99.77% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              381409000      0.23%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        164482559500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.477402                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.681260                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     1                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   91      0.05%      0.05% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  237      0.13%      0.18% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 3587      2.01%      2.19% # number of callpals executed
system.cpu1.kern.callpal::rdps                    337      0.19%      2.38% # number of callpals executed
system.cpu1.kern.callpal::rti                     431      0.24%      2.62% # number of callpals executed
system.cpu1.kern.callpal::callsys                 130      0.07%      2.69% # number of callpals executed
system.cpu1.kern.callpal::rdunique             173891     97.31%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                178704                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              420                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                299                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                248                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                416                      
system.cpu1.kern.mode_good::user                  299                      
system.cpu1.kern.mode_good::idle                  117                      
system.cpu1.kern.mode_switch_good::kernel     0.990476                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.471774                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.860393                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         423551500      0.08%      0.08% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        160658722500     29.83%     29.91% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        377421068000     70.09%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     237                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements          7376153                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          511.726877                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           42314578                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7376153                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.736673                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     0.000507                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   511.726371                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.000001                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.999466                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999467                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          470                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          448                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.917969                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104678848                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104678848                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     31344668                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       31344668                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      9735229                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       9735229                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        88668                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        88668                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        88260                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        88260                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     41079897                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        41079897                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     41079897                       # number of overall hits
system.cpu1.dcache.overall_hits::total       41079897                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      7337279                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      7337279                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        51292                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        51292                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         1105                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1105                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         1490                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1490                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      7388571                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       7388571                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      7388571                       # number of overall misses
system.cpu1.dcache.overall_misses::total      7388571                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     38681947                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38681947                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      9786521                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9786521                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        89773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        89773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        89750                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        89750                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     48468468                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     48468468                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     48468468                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     48468468                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.189682                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.189682                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.005241                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005241                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.012309                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.012309                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.016602                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.016602                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.152441                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.152441                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.152441                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.152441                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       269384                       # number of writebacks
system.cpu1.dcache.writebacks::total           269384                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements            21671                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          190473051                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            21671                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          8789.306031                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     6.661021                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   505.338979                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.013010                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.986990                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          308                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          183                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        644560855                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       644560855                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    322247921                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      322247921                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    322247921                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       322247921                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    322247921                       # number of overall hits
system.cpu1.icache.overall_hits::total      322247921                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst        21671                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        21671                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst        21671                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         21671                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst        21671                       # number of overall misses
system.cpu1.icache.overall_misses::total        21671                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    322269592                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    322269592                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    322269592                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    322269592                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    322269592                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    322269592                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000067                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000067                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000067                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks        21671                       # number of writebacks
system.cpu1.icache.writebacks::total            21671                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     119                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                   5226528                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    1566     33.38%     33.38% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    168      3.58%     36.96% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                    121      2.58%     39.54% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   2836     60.46%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                4691                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     1566     47.43%     47.43% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     168      5.09%     52.51% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                     121      3.66%     56.18% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    1447     43.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 3302                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            163385912500     99.74%     99.74% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                8232000      0.01%     99.75% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30               14111000      0.01%     99.76% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              395818000      0.24%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        163804073500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.510226                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.703901                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         1      4.17%      4.17% # number of syscalls executed
system.cpu2.kern.syscall::71                        9     37.50%     41.67% # number of syscalls executed
system.cpu2.kern.syscall::73                        5     20.83%     62.50% # number of syscalls executed
system.cpu2.kern.syscall::74                        9     37.50%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    24                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                  161      0.09%      0.09% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  250      0.14%      0.23% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 3940      2.20%      2.43% # number of callpals executed
system.cpu2.kern.callpal::rdps                    344      0.19%      2.62% # number of callpals executed
system.cpu2.kern.callpal::rti                     462      0.26%      2.88% # number of callpals executed
system.cpu2.kern.callpal::callsys                 163      0.09%      2.97% # number of callpals executed
system.cpu2.kern.callpal::rdunique             173845     97.03%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                179165                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              712                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                339                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                339                      
system.cpu2.kern.mode_good::user                  339                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.476124                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.645100                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        2960834500      1.81%      1.81% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        160843239000     98.19%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     250                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements          7410198                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.672296                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           41356289                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          7410198                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             5.580996                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   511.672296                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.999360                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999360                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          223                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          288                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        104911451                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       104911451                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     31373652                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       31373652                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      9767914                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       9767914                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        89106                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        89106                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        88772                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        88772                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     41141566                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        41141566                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     41141566                       # number of overall hits
system.cpu2.dcache.overall_hits::total       41141566                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      7371470                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      7371470                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        51357                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        51357                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         1339                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1339                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         1652                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1652                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      7422827                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       7422827                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      7422827                       # number of overall misses
system.cpu2.dcache.overall_misses::total      7422827                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     38745122                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     38745122                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      9819271                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      9819271                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        90445                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        90445                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        90424                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        90424                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     48564393                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     48564393                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     48564393                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     48564393                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.190255                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.190255                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.005230                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.005230                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.014805                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.014805                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.018269                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.018269                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.152845                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.152845                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.152845                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.152845                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       277696                       # number of writebacks
system.cpu2.dcache.writebacks::total           277696                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            25533                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          167588078                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            25533                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          6563.587436                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          294                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          162                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        645671877                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       645671877                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    322797639                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      322797639                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    322797639                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       322797639                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    322797639                       # number of overall hits
system.cpu2.icache.overall_hits::total      322797639                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        25533                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        25533                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        25533                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         25533                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        25533                       # number of overall misses
system.cpu2.icache.overall_misses::total        25533                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    322823172                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    322823172                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    322823172                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    322823172                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    322823172                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    322823172                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000079                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000079                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000079                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000079                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000079                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000079                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        25533                       # number of writebacks
system.cpu2.icache.writebacks::total            25533                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     126                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                   5207046                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    1377     32.38%     32.38% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    168      3.95%     36.33% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    132      3.10%     39.43% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   2576     60.57%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                4253                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     1377     46.98%     46.98% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     168      5.73%     52.71% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     132      4.50%     57.22% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    1254     42.78%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 2931                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            164077737000     99.76%     99.76% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                8232000      0.01%     99.76% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               15640000      0.01%     99.77% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              378725000      0.23%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        164480334000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.486801                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.689161                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     1                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   84      0.05%      0.05% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  255      0.14%      0.19% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 3518      1.97%      2.16% # number of callpals executed
system.cpu3.kern.callpal::rdps                    340      0.19%      2.35% # number of callpals executed
system.cpu3.kern.callpal::rti                     435      0.24%      2.59% # number of callpals executed
system.cpu3.kern.callpal::callsys                 131      0.07%      2.67% # number of callpals executed
system.cpu3.kern.callpal::rdunique             173939     97.33%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                178702                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              690                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                308                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                308                      
system.cpu3.kern.mode_good::user                  308                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.446377                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.617234                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      4162040724500     96.29%     96.29% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        160320456000      3.71%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     255                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements          7393465                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          511.730760                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           42246161                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          7393465                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             5.713987                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     0.001090                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   511.729670                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.000002                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.999472                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999474                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          439                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        104646314                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       104646314                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     31305152                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       31305152                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      9740300                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       9740300                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        88112                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        88112                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        87685                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        87685                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     41045452                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        41045452                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     41045452                       # number of overall hits
system.cpu3.dcache.overall_hits::total       41045452                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      7351608                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      7351608                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        48226                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        48226                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         1090                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1090                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         1497                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1497                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      7399834                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       7399834                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      7399834                       # number of overall misses
system.cpu3.dcache.overall_misses::total      7399834                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     38656760                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     38656760                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      9788526                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      9788526                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        89202                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        89202                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        89182                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        89182                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     48445286                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     48445286                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     48445286                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     48445286                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.190177                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.190177                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.004927                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.004927                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.012219                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.012219                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.016786                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.016786                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.152746                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.152746                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.152746                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.152746                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       274094                       # number of writebacks
system.cpu3.dcache.writebacks::total           274094                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements            22125                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          181494069                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            22125                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          8203.121763                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     8.690059                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   503.309941                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.016973                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.983027                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          271                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          232                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        643208285                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       643208285                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    321570955                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      321570955                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    321570955                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       321570955                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    321570955                       # number of overall hits
system.cpu3.icache.overall_hits::total      321570955                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst        22125                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        22125                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst        22125                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         22125                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst        22125                       # number of overall misses
system.cpu3.icache.overall_misses::total        22125                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    321593080                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    321593080                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    321593080                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    321593080                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    321593080                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    321593080                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000069                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000069                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000069                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000069                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000069                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000069                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks        22125                       # number of writebacks
system.cpu3.icache.writebacks::total            22125                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                     136                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                   5152930                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                    1350     32.92%     32.92% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                    168      4.10%     37.02% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                    139      3.39%     40.40% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                   2444     59.60%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                4101                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                     1350     46.94%     46.94% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                     168      5.84%     52.78% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                     139      4.83%     57.61% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                    1219     42.39%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                 2876                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0            164087351500     99.76%     99.76% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22                8232000      0.01%     99.76% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30               16182500      0.01%     99.77% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31              371187500      0.23%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total        164482953500                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.498773                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.701292                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                     1                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                   30      0.02%      0.02% # number of callpals executed
system.cpu4.kern.callpal::swpctx                  257      0.14%      0.16% # number of callpals executed
system.cpu4.kern.callpal::swpipl                 3354      1.88%      2.04% # number of callpals executed
system.cpu4.kern.callpal::rdps                    339      0.19%      2.23% # number of callpals executed
system.cpu4.kern.callpal::rti                     440      0.25%      2.47% # number of callpals executed
system.cpu4.kern.callpal::callsys                 130      0.07%      2.54% # number of callpals executed
system.cpu4.kern.callpal::rdunique             174305     97.46%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                178855                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel              697                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                304                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                304                      
system.cpu4.kern.mode_good::user                  304                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.436155                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.607393                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel      4162268840000     96.30%     96.30% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user        159778930500      3.70%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                     257                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements          7361690                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          511.676622                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           42195286                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs          7361690                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs             5.731739                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   511.676622                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.999368                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.999368                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          451                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1          416                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.880859                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses        104470233                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses       104470233                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     31255893                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       31255893                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      9751820                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       9751820                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        87352                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        87352                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        86955                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        86955                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     41007713                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        41007713                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     41007713                       # number of overall hits
system.cpu4.dcache.overall_hits::total       41007713                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data      7321478                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total      7321478                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data        45819                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        45819                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data         1026                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         1026                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data         1403                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total         1403                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data      7367297                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total       7367297                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data      7367297                       # number of overall misses
system.cpu4.dcache.overall_misses::total      7367297                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     38577371                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     38577371                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      9797639                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      9797639                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        88378                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        88378                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        88358                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        88358                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     48375010                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     48375010                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     48375010                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     48375010                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.189787                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.189787                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.004677                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.004677                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.011609                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.011609                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.015879                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.015879                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.152296                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.152296                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.152296                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.152296                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks       271485                       # number of writebacks
system.cpu4.dcache.writebacks::total           271485                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements            22335                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          187655918                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs            22335                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          8401.876785                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst     0.111390                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   511.888610                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.000218                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.999782                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1          318                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        641003623                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       641003623                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst    320468309                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      320468309                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst    320468309                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       320468309                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst    320468309                       # number of overall hits
system.cpu4.icache.overall_hits::total      320468309                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst        22335                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total        22335                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst        22335                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total         22335                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst        22335                       # number of overall misses
system.cpu4.icache.overall_misses::total        22335                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst    320490644                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    320490644                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst    320490644                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    320490644                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst    320490644                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    320490644                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000070                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000070                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000070                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000070                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000070                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000070                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks        22335                       # number of writebacks
system.cpu4.icache.writebacks::total            22335                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                     119                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                   5243008                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                    1397     31.45%     31.45% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                    168      3.78%     35.23% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                    122      2.75%     37.98% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                   2755     62.02%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                4442                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                     1397     47.05%     47.05% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                     168      5.66%     52.71% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                     122      4.11%     56.82% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                    1282     43.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                 2969                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0            164067531000     99.75%     99.75% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22                8232000      0.01%     99.75% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30               14412000      0.01%     99.76% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31              391218000      0.24%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total        164481393000                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.465336                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.668393                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                     1                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                  140      0.08%      0.08% # number of callpals executed
system.cpu5.kern.callpal::swpctx                  219      0.12%      0.20% # number of callpals executed
system.cpu5.kern.callpal::swpipl                 3730      2.08%      2.28% # number of callpals executed
system.cpu5.kern.callpal::rdps                    337      0.19%      2.47% # number of callpals executed
system.cpu5.kern.callpal::rti                     422      0.24%      2.71% # number of callpals executed
system.cpu5.kern.callpal::callsys                 130      0.07%      2.78% # number of callpals executed
system.cpu5.kern.callpal::rdunique             173996     97.22%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                178974                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel              641                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                302                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                302                      
system.cpu5.kern.mode_good::user                  302                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.471139                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.640509                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel      4160890130000     96.27%     96.27% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user        161113655500      3.73%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                     219                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements          7480806                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          511.754845                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           42483131                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs          7480806                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs             5.678951                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   511.754845                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.999521                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.999521                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          469                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1          464                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.916016                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses        104968463                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses       104968463                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     31324977                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       31324977                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      9742810                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       9742810                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        88380                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        88380                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        87919                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        87919                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     41067787                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        41067787                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     41067787                       # number of overall hits
system.cpu5.dcache.overall_hits::total       41067787                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data      7442397                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total      7442397                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data        51186                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        51186                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data         1159                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         1159                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data         1598                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         1598                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data      7493583                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total       7493583                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data      7493583                       # number of overall misses
system.cpu5.dcache.overall_misses::total      7493583                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     38767374                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     38767374                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      9793996                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      9793996                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        89539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        89539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        89517                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        89517                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     48561370                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     48561370                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     48561370                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     48561370                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.191976                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.191976                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.005226                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.005226                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.012944                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.012944                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.017851                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.017851                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.154312                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.154312                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.154312                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.154312                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks       271902                       # number of writebacks
system.cpu5.dcache.writebacks::total           271902                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements            21188                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          163592274                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs            21188                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          7720.987068                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    26.937237                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   485.062763                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.052612                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.947388                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1          246                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          234                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        646422364                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       646422364                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst    323179400                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      323179400                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst    323179400                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       323179400                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst    323179400                       # number of overall hits
system.cpu5.icache.overall_hits::total      323179400                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst        21188                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total        21188                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst        21188                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total         21188                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst        21188                       # number of overall misses
system.cpu5.icache.overall_misses::total        21188                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst    323200588                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    323200588                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst    323200588                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    323200588                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst    323200588                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    323200588                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000066                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000066                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000066                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000066                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000066                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000066                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks        21188                       # number of writebacks
system.cpu5.icache.writebacks::total            21188                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                      99                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                   5293580                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                    1453     30.23%     30.23% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                    168      3.50%     33.73% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                    104      2.16%     35.89% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                   3081     64.11%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                4806                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                     1453     47.19%     47.19% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                     168      5.46%     52.65% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                     104      3.38%     56.02% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                    1354     43.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                 3079                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0            164026812500     99.72%     99.72% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22                8232000      0.01%     99.73% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30               12335000      0.01%     99.74% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31              432480000      0.26%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total        164479859500                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.439468                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.640658                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu6.kern.syscall::total                     1                       # number of syscalls executed
system.cpu6.kern.callpal::wripir                  272      0.15%      0.15% # number of callpals executed
system.cpu6.kern.callpal::swpctx                  185      0.10%      0.26% # number of callpals executed
system.cpu6.kern.callpal::swpipl                 4130      2.31%      2.56% # number of callpals executed
system.cpu6.kern.callpal::rdps                    337      0.19%      2.75% # number of callpals executed
system.cpu6.kern.callpal::rti                     404      0.23%      2.97% # number of callpals executed
system.cpu6.kern.callpal::callsys                 130      0.07%      3.05% # number of callpals executed
system.cpu6.kern.callpal::rdunique             173676     96.95%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                179134                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel              589                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                304                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                304                      
system.cpu6.kern.mode_good::user                  304                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.516129                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.680851                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel      4160227592500     96.26%     96.26% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user        161461234000      3.74%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                     185                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements          7454627                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          511.701924                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs           42400690                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs          7454627                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs             5.687835                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   511.701924                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.999418                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.999418                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          462                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1          454                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses        105038356                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses       105038356                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     31395443                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       31395443                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      9741805                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       9741805                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        88761                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        88761                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        88324                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        88324                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     41137248                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        41137248                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     41137248                       # number of overall hits
system.cpu6.dcache.overall_hits::total       41137248                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data      7418500                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total      7418500                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data        50260                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total        50260                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data         1331                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total         1331                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data         1759                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total         1759                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data      7468760                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total       7468760                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data      7468760                       # number of overall misses
system.cpu6.dcache.overall_misses::total      7468760                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     38813943                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     38813943                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      9792065                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      9792065                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        90092                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        90092                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        90083                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        90083                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     48606008                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     48606008                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     48606008                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     48606008                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.191130                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.191130                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.005133                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.005133                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.014774                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.014774                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.019526                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.019526                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.153659                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.153659                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.153659                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.153659                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks       275372                       # number of writebacks
system.cpu6.dcache.writebacks::total           275372                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements            20206                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs          166015340                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs            20206                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs          8216.140750                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1          244                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          237                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses        647983024                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses       647983024                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst    323961203                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total      323961203                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst    323961203                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total       323961203                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst    323961203                       # number of overall hits
system.cpu6.icache.overall_hits::total      323961203                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst        20206                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total        20206                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst        20206                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total         20206                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst        20206                       # number of overall misses
system.cpu6.icache.overall_misses::total        20206                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst    323981409                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total    323981409                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst    323981409                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total    323981409                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst    323981409                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total    323981409                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000062                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000062                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000062                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000062                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000062                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000062                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks        20206                       # number of writebacks
system.cpu6.icache.writebacks::total            20206                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                     131                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                   5222237                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                    1390     32.19%     32.19% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                    168      3.89%     36.08% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                    146      3.38%     39.46% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                   2614     60.54%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                4318                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                     1390     46.66%     46.66% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                     168      5.64%     52.30% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                     146      4.90%     57.20% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                    1275     42.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                 2979                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0            164086960000     99.76%     99.76% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22                8232000      0.01%     99.76% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30               16072500      0.01%     99.77% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31              372162000      0.23%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total        164483426500                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.487758                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.689903                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu7.kern.syscall::total                     1                       # number of syscalls executed
system.cpu7.kern.callpal::wripir                   70      0.04%      0.04% # number of callpals executed
system.cpu7.kern.callpal::swpctx                  241      0.13%      0.17% # number of callpals executed
system.cpu7.kern.callpal::swpipl                 3586      2.01%      2.18% # number of callpals executed
system.cpu7.kern.callpal::rdps                    336      0.19%      2.37% # number of callpals executed
system.cpu7.kern.callpal::rti                     431      0.24%      2.61% # number of callpals executed
system.cpu7.kern.callpal::callsys                 130      0.07%      2.68% # number of callpals executed
system.cpu7.kern.callpal::rdunique             173832     97.32%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                178626                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel              672                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                300                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                300                      
system.cpu7.kern.mode_good::user                  300                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel     0.446429                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total     0.617284                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel      4160895753500     96.28%     96.28% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user        160751430000      3.72%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.swap_context                     241                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements          7446537                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          511.737789                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           42284648                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs          7446537                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs             5.678431                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   511.737789                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.999488                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.999488                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          477                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1          471                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.931641                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses        104763032                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses       104763032                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     31287082                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       31287082                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      9730526                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       9730526                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        88392                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        88392                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        87952                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        87952                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     41017608                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        41017608                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     41017608                       # number of overall hits
system.cpu7.dcache.overall_hits::total       41017608                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data      7407894                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total      7407894                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data        50635                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total        50635                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data         1084                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total         1084                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data         1516                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total         1516                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data      7458529                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total       7458529                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data      7458529                       # number of overall misses
system.cpu7.dcache.overall_misses::total      7458529                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     38694976                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     38694976                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      9781161                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      9781161                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        89476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        89476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        89468                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        89468                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     48476137                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     48476137                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     48476137                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     48476137                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.191443                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.191443                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.005177                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.005177                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.012115                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.012115                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.016945                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.016945                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.153860                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.153860                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.153860                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.153860                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks       260284                       # number of writebacks
system.cpu7.dcache.writebacks::total           260284                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements            21638                       # number of replacements
system.cpu7.icache.tags.tagsinuse          510.997342                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs          160166144                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs            21638                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          7402.077087                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    38.255269                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   472.742073                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.074717                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.923324                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.998042                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1          249                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          254                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses        644889100                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses       644889100                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst    322412090                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total      322412090                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst    322412090                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total       322412090                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst    322412090                       # number of overall hits
system.cpu7.icache.overall_hits::total      322412090                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst        21640                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total        21640                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst        21640                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total         21640                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst        21640                       # number of overall misses
system.cpu7.icache.overall_misses::total        21640                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst    322433730                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total    322433730                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst    322433730                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total    322433730                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst    322433730                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total    322433730                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000067                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000067                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000067                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks        21638                       # number of writebacks
system.cpu7.icache.writebacks::total            21638                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  321                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 321                       # Transaction distribution
system.iobus.trans_dist::WriteReq                3561                       # Transaction distribution
system.iobus.trans_dist::WriteResp               3561                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         6800                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          418                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          546                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7764                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    7764                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        27200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          573                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          273                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        28046                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    28046                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests      59456421                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests     27020083                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests      8093126                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops        45101008                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops     44420297                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops       680711                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 321                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp           29549687                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq               1879                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp              1879                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty      1095261                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean        25407                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict         23209249                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq            15717                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq           6270                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp           21987                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq            184542                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp           184542                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq          95145                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq      29454221                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side        59503                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side     20966811                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side        48523                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side     20843054                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.icache.mem_side::system.l2cache0.cpu_side        58896                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side     20927800                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.icache.mem_side::system.l2cache0.cpu_side        48775                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side     20892745                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total               83846107                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side      2155968                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side    493450110                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side      1718528                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side    489747120                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.icache.mem_side::system.l2cache0.cpu_side      2135232                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side    492715472                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.icache.mem_side::system.l2cache0.cpu_side      1705600                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side    491079424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total              1974707454                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                        103299121                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples         162738393                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.397931                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.620060                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0               106862683     65.67%     65.67% # Request fanout histogram
system.l2bus0.snoop_fanout::1                49779284     30.59%     96.25% # Request fanout histogram
system.l2bus0.snoop_fanout::2                 3430270      2.11%     98.36% # Request fanout histogram
system.l2bus0.snoop_fanout::3                 2545802      1.56%     99.93% # Request fanout histogram
system.l2bus0.snoop_fanout::4                  120354      0.07%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus0.snoop_fanout::total           162738393                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests      59713441                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests     27112432                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests      8177971                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops         5536336                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops      5046366                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops       489970                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp           29680238                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq               1682                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp              1682                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty      1079043                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean        19074                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict         23315058                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq            19557                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq           6276                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp           25833                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq            178343                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp           178343                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq          85369                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq      29594869                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu4.icache.mem_side::system.l2cache1.cpu_side        48492                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side     20821592                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.icache.mem_side::system.l2cache1.cpu_side        47299                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side     21116678                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.icache.mem_side::system.l2cache1.cpu_side        45858                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side     21045620                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.icache.mem_side::system.l2cache1.cpu_side        48163                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side     21011665                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total               84185367                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.icache.mem_side::system.l2cache1.cpu_side      1674048                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side    488849160                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.icache.mem_side::system.l2cache1.cpu_side      1671104                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side    496612272                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.icache.mem_side::system.l2cache1.cpu_side      1641728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side    495451520                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.icache.mem_side::system.l2cache1.cpu_side      1697472                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side    493644824                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total              1981242128                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                         62848443                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples         122541385                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.206414                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.599107                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0               106140098     86.62%     86.62% # Request fanout histogram
system.l2bus1.snoop_fanout::1                10416492      8.50%     95.12% # Request fanout histogram
system.l2bus1.snoop_fanout::2                 3230851      2.64%     97.75% # Request fanout histogram
system.l2bus1.snoop_fanout::3                 2599744      2.12%     99.87% # Request fanout histogram
system.l2bus1.snoop_fanout::4                  154200      0.13%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus1.snoop_fanout::total           122541385                       # Request fanout histogram
system.l2cache0.tags.replacements            20774909                       # number of replacements
system.l2cache0.tags.tagsinuse            4092.054353                       # Cycle average of tags in use
system.l2cache0.tags.total_refs              32379440                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs            20774909                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                1.558584                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks    40.924086                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst     1.788675                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data  1011.799772                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst     1.380759                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data  1010.162128                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.inst     1.801798                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.data  1014.165031                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.inst     1.544193                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.data  1008.487910                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.009991                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.000437                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.247021                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.000337                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.246622                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.inst     0.000440                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.data     0.247599                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.inst     0.000377                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.data     0.246213                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.999037                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         4052                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          245                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         3576                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2          224                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.989258                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses           453474754                       # Number of tag accesses
system.l2cache0.tags.data_accesses          453474754                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks      1095261                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total      1095261                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks        25407                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total        25407                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus0.data           42                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus1.data          140                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus2.data           56                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus3.data           51                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total            289                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus0.data           64                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus1.data           79                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus2.data           65                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus3.data           71                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total          279                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data        39603                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data        38632                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus2.data        39506                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus3.data        40277                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total          158018                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst        15119                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst        14573                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus2.inst        17452                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus3.inst        14349                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total        61493                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data      2251423                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data      2215442                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus2.data      2238876                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus3.data      2213158                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total      8918899                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst        15119                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data      2291026                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst        14573                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data      2254074                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.inst        17452                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.data      2278382                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.inst        14349                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.data      2253435                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total            9138410                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst        15119                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data      2291026                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst        14573                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data      2254074                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.inst        17452                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.data      2278382                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.inst        14349                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.data      2253435                       # number of overall hits
system.l2cache0.overall_hits::total           9138410                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data         2824                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data         4952                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus2.data         1534                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus3.data         1275                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total        10585                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data         1103                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data         1009                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus2.data         1143                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus3.data          995                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total         4250                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data         5895                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data         5583                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus2.data         8362                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus3.data         5794                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total         25634                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst        10697                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst         7098                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus2.inst         8081                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus3.inst         7776                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total        33652                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data      5135771                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data      5119222                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus2.data      5126561                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus3.data      5137059                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total     20518613                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst        10697                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data      5141666                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst         7098                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data      5124805                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.inst         8081                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.data      5134923                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.inst         7776                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.data      5142853                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total         20577899                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst        10697                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data      5141666                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst         7098                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data      5124805                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.inst         8081                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.data      5134923                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.inst         7776                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.data      5142853                       # number of overall misses
system.l2cache0.overall_misses::total        20577899                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks      1095261                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total      1095261                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks        25407                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total        25407                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data         2866                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data         5092                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus2.data         1590                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus3.data         1326                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total        10874                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data         1167                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data         1088                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus2.data         1208                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus3.data         1066                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total         4529                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data        45498                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data        44215                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus2.data        47868                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus3.data        46071                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total       183652                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst        25816                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst        21671                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus2.inst        25533                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus3.inst        22125                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total        95145                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data      7387194                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data      7334664                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus2.data      7365437                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus3.data      7350217                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total     29437512                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst        25816                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data      7432692                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst        21671                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data      7378879                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.inst        25533                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.data      7413305                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.inst        22125                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.data      7396288                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total       29716309                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst        25816                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data      7432692                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst        21671                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data      7378879                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.inst        25533                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.data      7413305                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.inst        22125                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.data      7396288                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total      29716309                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data     0.985345                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data     0.972506                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus2.data     0.964780                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus3.data     0.961538                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.973423                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data     0.945159                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data     0.927390                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus2.data     0.946192                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus3.data     0.933396                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.938397                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.129566                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.126269                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus2.data     0.174689                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus3.data     0.125762                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.139579                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.414355                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.327534                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus2.inst     0.316492                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus3.inst     0.351458                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.353692                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.695226                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.697949                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus2.data     0.696029                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus3.data     0.698899                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.697023                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.414355                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.691764                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.327534                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.694524                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.inst     0.316492                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.data     0.692663                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.inst     0.351458                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.data     0.695329                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.692478                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.414355                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.691764                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.327534                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.694524                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.inst     0.316492                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.data     0.692663                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.inst     0.351458                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.data     0.695329                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.692478                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks         681739                       # number of writebacks
system.l2cache0.writebacks::total              681739                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements            20798120                       # number of replacements
system.l2cache1.tags.tagsinuse            4092.355492                       # Cycle average of tags in use
system.l2cache1.tags.total_refs              30206724                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs            20798120                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                1.452378                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks    32.016737                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu4.inst     0.000423                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu6.inst     0.000236                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu6.data     0.000869                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.inst     2.062740                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.data  1014.478390                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.inst     1.305429                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.data  1014.399080                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.inst     1.216859                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.data  1014.981154                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus7.inst     1.330675                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus7.data  1010.562899                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.007817                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu4.inst     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu6.inst     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu6.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.inst     0.000504                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.data     0.247675                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.inst     0.000319                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.data     0.247656                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.inst     0.000297                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.data     0.247798                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus7.inst     0.000325                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus7.data     0.246719                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.999110                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3973                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         3692                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2          275                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.969971                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses           455182692                       # Number of tag accesses
system.l2cache1.tags.data_accesses          455182692                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks      1079043                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total      1079043                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks        19074                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total        19074                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus4.data           58                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus5.data          314                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus6.data           32                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus7.data           63                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total            467                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus4.data           62                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus5.data           71                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus6.data           96                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus7.data           69                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total          298                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus4.data        38098                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus5.data        38283                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus6.data        40668                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus7.data        38173                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total          155222                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus4.inst        12692                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus5.inst        14401                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus6.inst        13769                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus7.inst        15689                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total        56551                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus4.data      2187054                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus5.data      2283038                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus6.data      2258552                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus7.data      2253185                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total      8981829                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus4.inst        12692                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus4.data      2225152                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.inst        14401                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.data      2321321                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.inst        13769                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.data      2299220                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.inst        15689                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.data      2291358                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total            9193602                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus4.inst        12692                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus4.data      2225152                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.inst        14401                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.data      2321321                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.inst        13769                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.data      2299220                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.inst        15689                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.data      2291358                       # number of overall hits
system.l2cache1.overall_hits::total           9193602                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus4.data         1005                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus5.data         4937                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus6.data         2107                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus7.data         6014                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total        14063                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus4.data          941                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus5.data         1106                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus6.data         1212                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus7.data         1005                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total         4264                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus4.data         6013                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus5.data         5625                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus6.data         5186                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus7.data         5516                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total         22340                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus4.inst         9643                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus5.inst         6787                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus6.inst         6437                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus7.inst         5951                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total        28818                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus4.data      5133336                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus5.data      5156479                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus6.data      5153272                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus7.data      5153100                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total     20596187                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus4.inst         9643                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus4.data      5139349                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.inst         6787                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.data      5162104                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.inst         6437                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.data      5158458                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus7.inst         5951                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus7.data      5158616                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total         20647345                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus4.inst         9643                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus4.data      5139349                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.inst         6787                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.data      5162104                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.inst         6437                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.data      5158458                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus7.inst         5951                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus7.data      5158616                       # number of overall misses
system.l2cache1.overall_misses::total        20647345                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks      1079043                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total      1079043                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks        19074                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total        19074                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus4.data         1063                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus5.data         5251                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus6.data         2139                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus7.data         6077                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total        14530                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus4.data         1003                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus5.data         1177                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus6.data         1308                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus7.data         1074                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total         4562                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus4.data        44111                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus5.data        43908                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus6.data        45854                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus7.data        43689                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total       177562                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus4.inst        22335                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus5.inst        21188                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus6.inst        20206                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus7.inst        21640                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total        85369                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus4.data      7320390                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus5.data      7439517                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus6.data      7411824                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus7.data      7406285                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total     29578016                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus4.inst        22335                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus4.data      7364501                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.inst        21188                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.data      7483425                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.inst        20206                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.data      7457678                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.inst        21640                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.data      7449974                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total       29840947                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.inst        22335                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.data      7364501                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.inst        21188                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.data      7483425                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.inst        20206                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.data      7457678                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.inst        21640                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.data      7449974                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total      29840947                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus4.data     0.945437                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus5.data     0.940202                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus6.data     0.985040                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus7.data     0.989633                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.967860                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus4.data     0.938185                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus5.data     0.939677                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus6.data     0.926606                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus7.data     0.935754                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.934678                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus4.data     0.136315                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus5.data     0.128109                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus6.data     0.113098                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus7.data     0.126256                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.125815                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus4.inst     0.431744                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus5.inst     0.320323                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus6.inst     0.318569                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus7.inst     0.275000                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.337570                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus4.data     0.701238                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus5.data     0.693120                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus6.data     0.695277                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus7.data     0.695774                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.696334                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus4.inst     0.431744                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus4.data     0.697854                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.inst     0.320323                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.data     0.689805                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.inst     0.318569                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.data     0.691698                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus7.inst     0.275000                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus7.data     0.692434                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.691913                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus4.inst     0.431744                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus4.data     0.697854                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.inst     0.320323                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.data     0.689805                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.inst     0.318569                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.data     0.691698                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus7.inst     0.275000                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus7.data     0.692434                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.691913                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks         684143                       # number of writebacks
system.l2cache1.writebacks::total              684143                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                321                       # Transaction distribution
system.membus0.trans_dist::ReadResp          20967988                       # Transaction distribution
system.membus0.trans_dist::WriteReq              3561                       # Transaction distribution
system.membus0.trans_dist::WriteResp             3561                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty       778219                       # Transaction distribution
system.membus0.trans_dist::CleanEvict        19885946                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq           20304                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq          8365                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp          19931                       # Transaction distribution
system.membus0.trans_dist::ReadExReq            28984                       # Transaction distribution
system.membus0.trans_dist::ReadExResp           27733                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq     20967667                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port      1242130                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side     60292188                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave         4400                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total     61538718                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port      1170498                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave         3364                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total      1173862                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total              62712580                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port     34640000                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side   1325970944                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave        14590                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total   1360625534                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port     32900672                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave        13456                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total     32914128                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total             1393539662                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                        81712217                       # Total snoops (count)
system.membus0.snoop_fanout::samples        123504327                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.661508                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.473197                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2               41805242     33.85%     33.85% # Request fanout histogram
system.membus0.snoop_fanout::3               81699085     66.15%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total          123504327                       # Request fanout histogram
system.membus1.trans_dist::ReadResp          40738460                       # Transaction distribution
system.membus1.trans_dist::WriteReq              1682                       # Transaction distribution
system.membus1.trans_dist::WriteResp             1682                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty      1265588                       # Transaction distribution
system.membus1.trans_dist::CleanEvict        37246412                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq           29794                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq          9471                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp          27951                       # Transaction distribution
system.membus1.trans_dist::ReadExReq            46126                       # Transaction distribution
system.membus1.trans_dist::ReadExResp           44888                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq     40738460                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port     59563950                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side      1250193                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total     60814143                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port     59336371                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total     59336371                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total             120150514                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port   1331453056                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side     33770192                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total   1365223248                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port   1325922112                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total   1325922112                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total             2691145360                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                         1891636                       # Total snoops (count)
system.membus1.snoop_fanout::samples         83167640                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.022638                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.148747                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1               81284889     97.74%     97.74% # Request fanout histogram
system.membus1.snoop_fanout::2                1882751      2.26%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total           83167640                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements     20689555                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.993854                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs         4211                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs     20689555                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.000204                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     0.458373                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.000185                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     3.927253                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.000109                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     3.913873                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus2.inst     0.000167                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus2.data     3.914947                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus3.inst     0.000368                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus3.data     3.778580                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.028648                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.000012                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.245453                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.000007                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.244617                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus2.inst     0.000010                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus2.data     0.244684                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus3.inst     0.000023                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus3.data     0.236161                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.999616                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses    341847185                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses    341847185                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks       581814                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total       581814                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus0.data            2                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus1.data            2                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus2.data            2                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus3.data            4                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total           10                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus0.data           71                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus1.data           67                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus2.data           57                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus3.data            2                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total          197                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus0.data           73                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus1.data           69                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus2.data           59                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus3.data            6                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total          207                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus0.data           73                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus1.data           69                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus2.data           59                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus3.data            6                       # number of overall hits
system.numa_caches_downward0.overall_hits::total          207                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data         1717                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data         4097                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus2.data          646                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus3.data          509                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total         6969                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data          602                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data          633                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus2.data          699                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus3.data          636                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total         2570                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data         4865                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data         4906                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus2.data         7729                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus3.data         5137                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total        22637                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst          177                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data      5063944                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst          108                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data      5051636                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus2.inst          148                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus2.data      5058376                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus3.inst          129                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus3.data      4939120                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total     20113638                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst          177                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data      5068809                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst          108                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data      5056542                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus2.inst          148                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus2.data      5066105                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus3.inst          129                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus3.data      4944257                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total     20136275                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst          177                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data      5068809                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst          108                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data      5056542                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus2.inst          148                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus2.data      5066105                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus3.inst          129                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus3.data      4944257                       # number of overall misses
system.numa_caches_downward0.overall_misses::total     20136275                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks       581814                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total       581814                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data         1717                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data         4097                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus2.data          646                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus3.data          509                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total         6969                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data          602                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data          633                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus2.data          699                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus3.data          636                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total         2570                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data         4867                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data         4908                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus2.data         7731                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus3.data         5141                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total        22647                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst          177                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data      5064015                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst          108                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data      5051703                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus2.inst          148                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus2.data      5058433                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus3.inst          129                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus3.data      4939122                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total     20113835                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst          177                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data      5068882                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst          108                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data      5056611                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus2.inst          148                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus2.data      5066164                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus3.inst          129                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus3.data      4944263                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total     20136482                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst          177                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data      5068882                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst          108                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data      5056611                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus2.inst          148                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus2.data      5066164                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus3.inst          129                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus3.data      4944263                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total     20136482                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data     0.999589                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data     0.999593                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus2.data     0.999741                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus3.data     0.999222                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.999558                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data     0.999986                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data     0.999987                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus2.data     0.999989                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus3.data     1.000000                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999990                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data     0.999986                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data     0.999986                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus2.data     0.999988                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus3.data     0.999999                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999990                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data     0.999986                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data     0.999986                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus2.data     0.999988                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus3.data     0.999999                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999990                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks       581618                       # number of writebacks
system.numa_caches_downward0.writebacks::total       581618                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements       518008                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    15.986040                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs         8522                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs       518008                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.016451                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     3.672973                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.inst     0.104766                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.data     5.600732                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.inst     0.099941                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.data     2.101117                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.inst     0.110843                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.data     2.101369                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus7.inst     0.103987                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus7.data     2.090310                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.229561                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.inst     0.006548                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.data     0.350046                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.inst     0.006246                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.data     0.131320                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.inst     0.006928                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.data     0.131336                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus7.inst     0.006499                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus7.data     0.130644                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.999127                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses      7043736                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses      7043736                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks       103111                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total       103111                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus4.data            2                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus7.data            1                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total            3                       # number of ReadExReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus4.data         3317                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus5.inst            2                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus5.data           16                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus6.data           26                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus7.data           20                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total         3381                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus4.data         3319                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus5.data           16                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus6.data           26                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus7.data           21                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total         3384                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus4.data         3319                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus5.data           16                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus6.data           26                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus7.data           21                       # number of overall hits
system.numa_caches_downward1.overall_hits::total         3384                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus4.data          654                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus5.data          903                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus6.data         1127                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus7.data          790                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total         3474                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus4.data          292                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus5.data          401                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus6.data          476                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus7.data          361                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total         1530                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus4.data          806                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus5.data          513                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus6.data          364                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus7.data          511                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total         2194                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.inst         9527                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.data       189830                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.inst         6666                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.data        67579                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.inst         6275                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.data        66746                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus7.inst         5871                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus7.data        66266                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total       418760                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus4.inst         9527                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus4.data       190636                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.inst         6666                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.data        68092                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.inst         6275                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.data        67110                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus7.inst         5871                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus7.data        66777                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total       420954                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus4.inst         9527                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus4.data       190636                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.inst         6666                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.data        68092                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.inst         6275                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.data        67110                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus7.inst         5871                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus7.data        66777                       # number of overall misses
system.numa_caches_downward1.overall_misses::total       420954                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks       103111                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total       103111                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus4.data          654                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus5.data          903                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus6.data         1127                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus7.data          790                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total         3474                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus4.data          292                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus5.data          401                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus6.data          476                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus7.data          361                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total         1530                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus4.data          808                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus5.data          513                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus6.data          364                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus7.data          512                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total         2197                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.inst         9527                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.data       193147                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.inst         6668                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.data        67595                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.inst         6275                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.data        66772                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus7.inst         5871                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus7.data        66286                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total       422141                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus4.inst         9527                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus4.data       193955                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.inst         6668                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.data        68108                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.inst         6275                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.data        67136                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus7.inst         5871                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus7.data        66798                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total       424338                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.inst         9527                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.data       193955                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.inst         6668                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.data        68108                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.inst         6275                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.data        67136                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus7.inst         5871                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus7.data        66798                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total       424338                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus4.data     0.997525                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus7.data     0.998047                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.998635                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.data     0.982827                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.inst     0.999700                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.data     0.999763                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.data     0.999611                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus7.data     0.999698                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.991991                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.data     0.982888                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.inst     0.999700                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.data     0.999765                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.data     0.999613                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus7.data     0.999686                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.992025                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.data     0.982888                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.inst     0.999700                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.data     0.999765                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.data     0.999613                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus7.data     0.999686                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.992025                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks        99807                       # number of writebacks
system.numa_caches_downward1.writebacks::total        99807                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements       511446                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    15.984681                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs         7372                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs       511446                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.014414                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     3.573604                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.inst     0.116707                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.data     5.519044                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.inst     0.105716                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.data     2.150462                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.inst     0.118921                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.data     2.150023                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus7.inst     0.109005                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus7.data     2.141198                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.223350                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.inst     0.007294                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.data     0.344940                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.inst     0.006607                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.data     0.134404                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.inst     0.007433                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.data     0.134376                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus7.inst     0.006813                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus7.data     0.133825                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.999043                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses      6983560                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses      6983560                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks        99807                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total        99807                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus6.data            2                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus7.data            1                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::total            3                       # number of ReadExReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus4.data         3325                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus5.inst            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus5.data           11                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus6.inst            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus6.data            7                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus7.data           13                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total         3358                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus4.data         3325                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus5.data           11                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus6.data            9                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus7.data           14                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total         3361                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus4.data         3325                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus5.data           11                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus6.data            9                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus7.data           14                       # number of overall hits
system.numa_caches_upward0.overall_hits::total         3361                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus4.data          654                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus5.data          903                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus6.data         1127                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus7.data          790                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total         3474                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus4.data          292                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus5.data          401                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus6.data          476                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus7.data          361                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total         1530                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus4.data          806                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus5.data          513                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus6.data          362                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus7.data          510                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total         2191                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.inst         9527                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.data       186505                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.inst         6665                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.data        67568                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.inst         6274                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.data        66739                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus7.inst         5871                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus7.data        66253                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total       415402                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus4.inst         9527                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus4.data       187311                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.inst         6665                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.data        68081                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.inst         6274                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.data        67101                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus7.inst         5871                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus7.data        66763                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total       417593                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus4.inst         9527                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus4.data       187311                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.inst         6665                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.data        68081                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.inst         6274                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.data        67101                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus7.inst         5871                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus7.data        66763                       # number of overall misses
system.numa_caches_upward0.overall_misses::total       417593                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks        99807                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total        99807                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus4.data          654                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus5.data          903                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus6.data         1127                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus7.data          790                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total         3474                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus4.data          292                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus5.data          401                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus6.data          476                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus7.data          361                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total         1530                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus4.data          806                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus5.data          513                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus6.data          364                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus7.data          511                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total         2194                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.inst         9527                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.data       189830                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.inst         6666                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.data        67579                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.inst         6275                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.data        66746                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus7.inst         5871                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus7.data        66266                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total       418760                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus4.inst         9527                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus4.data       190636                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.inst         6666                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.data        68092                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.inst         6275                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.data        67110                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus7.inst         5871                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus7.data        66777                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total       420954                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.inst         9527                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.data       190636                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.inst         6666                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.data        68092                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.inst         6275                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.data        67110                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus7.inst         5871                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus7.data        66777                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total       420954                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus6.data     0.994505                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus7.data     0.998043                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total     0.998633                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.data     0.982484                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.inst     0.999850                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.data     0.999837                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.inst     0.999841                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.data     0.999895                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus7.data     0.999804                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.991981                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.data     0.982558                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.inst     0.999850                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.data     0.999838                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.inst     0.999841                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.data     0.999866                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus7.data     0.999790                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.992016                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.data     0.982558                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.inst     0.999850                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.data     0.999838                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.inst     0.999841                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.data     0.999866                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus7.data     0.999790                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.992016                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks        96480                       # number of writebacks
system.numa_caches_upward0.writebacks::total        96480                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements     20689201                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.993428                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs         4173                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs     20689201                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.000202                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     0.456927                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.inst     0.000194                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     3.927707                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.000105                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     3.914034                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus2.inst     0.000167                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus2.data     3.915219                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus3.inst     0.000363                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus3.data     3.778712                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.028558                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.inst     0.000012                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.245482                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.000007                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.244627                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus2.inst     0.000010                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus2.data     0.244701                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus3.inst     0.000023                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus3.data     0.236170                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.999589                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses    341843474                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses    341843474                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks       581618                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total       581618                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus1.data            2                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus3.data            2                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total            4                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus0.data           73                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus1.data           53                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus2.data           54                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus3.data            3                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total          183                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus0.data           73                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus1.data           55                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus2.data           54                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus3.data            5                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total          187                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus0.data           73                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus1.data           55                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus2.data           54                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus3.data            5                       # number of overall hits
system.numa_caches_upward1.overall_hits::total          187                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data         1717                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data         4097                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus2.data          646                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus3.data          509                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total         6969                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data          602                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data          633                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus2.data          699                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus3.data          636                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total         2570                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data         4865                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data         4904                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus2.data         7729                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus3.data         5135                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total        22633                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.inst          177                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data      5063871                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst          108                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data      5051583                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus2.inst          148                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus2.data      5058322                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus3.inst          129                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus3.data      4939117                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total     20113455                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.inst          177                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data      5068736                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst          108                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data      5056487                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus2.inst          148                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus2.data      5066051                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus3.inst          129                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus3.data      4944252                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total     20136088                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.inst          177                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data      5068736                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst          108                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data      5056487                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus2.inst          148                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus2.data      5066051                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus3.inst          129                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus3.data      4944252                       # number of overall misses
system.numa_caches_upward1.overall_misses::total     20136088                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks       581618                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total       581618                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data         1717                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data         4097                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus2.data          646                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus3.data          509                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total         6969                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data          602                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data          633                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus2.data          699                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus3.data          636                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total         2570                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data         4865                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data         4906                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus2.data         7729                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus3.data         5137                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total        22637                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.inst          177                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data      5063944                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst          108                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data      5051636                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus2.inst          148                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus2.data      5058376                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus3.inst          129                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus3.data      4939120                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total     20113638                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.inst          177                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus0.data      5068809                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst          108                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data      5056542                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus2.inst          148                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus2.data      5066105                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus3.inst          129                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus3.data      4944257                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total     20136275                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.inst          177                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data      5068809                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst          108                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data      5056542                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus2.inst          148                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus2.data      5066105                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus3.inst          129                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus3.data      4944257                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total     20136275                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data     0.999592                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus3.data     0.999611                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999823                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data     0.999986                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data     0.999990                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus2.data     0.999989                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus3.data     0.999999                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999991                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data     0.999986                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data     0.999989                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus2.data     0.999989                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus3.data     0.999999                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999991                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data     0.999986                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data     0.999989                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus2.data     0.999989                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus3.data     0.999999                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999991                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks       581445                       # number of writebacks
system.numa_caches_upward1.writebacks::total       581445                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits            37148054                       # DTB read hits
system.switch_cpus0.dtb.read_misses           5019091                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses        41928315                       # DTB read accesses
system.switch_cpus0.dtb.write_hits            9905237                       # DTB write hits
system.switch_cpus0.dtb.write_misses            55939                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses        9826445                       # DTB write accesses
system.switch_cpus0.dtb.data_hits            47053291                       # DTB hits
system.switch_cpus0.dtb.data_misses           5075030                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses        51754760                       # DTB accesses
system.switch_cpus0.itb.fetch_hits          322205221                       # ITB hits
system.switch_cpus0.itb.fetch_misses               44                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses      322205265                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               327564503                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts          318190910                       # Number of instructions committed
system.switch_cpus0.committedOps            318190910                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses    234972025                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses      66004349                       # Number of float alu accesses
system.switch_cpus0.num_func_calls            4500557                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts     20346415                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts           234972025                       # number of integer instructions
system.switch_cpus0.num_fp_insts             66004349                       # number of float instructions
system.switch_cpus0.num_int_register_reads    360112189                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    182768651                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads     83814627                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes     63139037                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs             53852334                       # number of memory refs
system.switch_cpus0.num_load_insts           43890071                       # Number of load instructions
system.switch_cpus0.num_store_insts           9962263                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      4341879.047032                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      323222623.952968                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.986745                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.013255                       # Percentage of idle cycles
system.switch_cpus0.Branches                 28423885                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass     27025139      8.36%      8.36% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        124449330     38.50%     46.86% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            4197      0.00%     46.86% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     46.86% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       46707759     14.45%     61.31% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp        1094690      0.34%     61.65% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt       14371495      4.45%     66.09% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult        561064      0.17%     66.27% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv         218590      0.07%     66.33% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     66.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     66.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     66.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     66.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     66.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     66.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     66.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     66.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     66.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     66.33% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        47917962     14.82%     81.16% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite        9963065      3.08%     84.24% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess      50952649     15.76%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         323265940                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits            37057254                       # DTB read hits
system.switch_cpus1.dtb.read_misses           4982161                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses        41843723                       # DTB read accesses
system.switch_cpus1.dtb.write_hits            9876012                       # DTB write hits
system.switch_cpus1.dtb.write_misses            55521                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses        9820239                       # DTB write accesses
system.switch_cpus1.dtb.data_hits            46933266                       # DTB hits
system.switch_cpus1.dtb.data_misses           5037682                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses        51663962                       # DTB accesses
system.switch_cpus1.itb.fetch_hits          321387793                       # ITB hits
system.switch_cpus1.itb.fetch_misses               44                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses      321387837                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               328965310                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts          317231910                       # Number of instructions committed
system.switch_cpus1.committedOps            317231910                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses    234157515                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses      65956204                       # Number of float alu accesses
system.switch_cpus1.num_func_calls            4485085                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts     20278624                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts           234157515                       # number of integer instructions
system.switch_cpus1.num_fp_insts             65956204                       # number of float instructions
system.switch_cpus1.num_int_register_reads    359142061                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    182105309                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads     83754741                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes     63094427                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs             53686515                       # number of memory refs
system.switch_cpus1.num_load_insts           43753881                       # Number of load instructions
system.switch_cpus1.num_store_insts           9932634                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      5360940.819230                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      323604369.180770                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.983704                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.016296                       # Percentage of idle cycles
system.switch_cpus1.Branches                 28334494                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass     26926672      8.36%      8.36% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        124143779     38.52%     46.88% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            3801      0.00%     46.88% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     46.88% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       46676149     14.48%     61.36% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp        1093667      0.34%     61.70% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt       14361646      4.46%     66.16% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult        559527      0.17%     66.33% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv         218316      0.07%     66.40% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     66.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     66.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     66.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     66.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     66.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     66.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     66.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     66.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     66.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     66.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     66.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     66.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     66.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     66.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     66.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     66.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     66.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     66.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     66.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     66.40% # Class of executed instruction
system.switch_cpus1.op_class::MemRead        47777749     14.83%     81.22% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite        9932910      3.08%     84.31% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess      50575376     15.69%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         322269592                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            37119058                       # DTB read hits
system.switch_cpus2.dtb.read_misses           4991400                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        41885734                       # DTB read accesses
system.switch_cpus2.dtb.write_hits            9909419                       # DTB write hits
system.switch_cpus2.dtb.write_misses            55537                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses        9820709                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            47028477                       # DTB hits
system.switch_cpus2.dtb.data_misses           5046937                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        51706443                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          321762152                       # ITB hits
system.switch_cpus2.itb.fetch_misses              137                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      321762289                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               327608451                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts          317776235                       # Number of instructions committed
system.switch_cpus2.committedOps            317776235                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses    234600887                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses      66022810                       # Number of float alu accesses
system.switch_cpus2.num_func_calls            4488253                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts     20328038                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts           234600887                       # number of integer instructions
system.switch_cpus2.num_fp_insts             66022810                       # number of float instructions
system.switch_cpus2.num_int_register_reads    359776619                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    182439521                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads     83840833                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes     63165477                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs             53793123                       # number of memory refs
system.switch_cpus2.num_load_insts           43826967                       # Number of load instructions
system.switch_cpus2.num_store_insts           9966156                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4785143.738119                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      322823307.261881                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.985394                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.014606                       # Percentage of idle cycles
system.switch_cpus2.Branches                 28393024                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     26959481      8.35%      8.35% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        124379965     38.53%     46.88% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            4125      0.00%     46.88% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     46.88% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       46733527     14.48%     61.36% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp        1092469      0.34%     61.70% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt       14382781      4.46%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult        558257      0.17%     66.32% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv         218223      0.07%     66.39% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     66.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     66.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     66.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     66.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     66.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     66.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     66.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     66.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     66.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     66.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     66.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     66.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     66.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     66.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     66.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     66.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     66.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     66.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     66.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     66.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     66.39% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        47857458     14.82%     81.22% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        9966574      3.09%     84.30% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess      50670312     15.70%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         322823172                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits            37129044                       # DTB read hits
system.switch_cpus3.dtb.read_misses           4972608                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses        41907974                       # DTB read accesses
system.switch_cpus3.dtb.write_hits            9877394                       # DTB write hits
system.switch_cpus3.dtb.write_misses            55355                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses        9822039                       # DTB write accesses
system.switch_cpus3.dtb.data_hits            47006438                       # DTB hits
system.switch_cpus3.dtb.data_misses           5027963                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses        51730013                       # DTB accesses
system.switch_cpus3.itb.fetch_hits          320711390                       # ITB hits
system.switch_cpus3.itb.fetch_misses               81                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses      320711471                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               328960854                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts          316565117                       # Number of instructions committed
system.switch_cpus3.committedOps            316565117                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses    233650413                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses      66080643                       # Number of float alu accesses
system.switch_cpus3.num_func_calls            4483677                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts     20185800                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts           233650413                       # number of integer instructions
system.switch_cpus3.num_fp_insts             66080643                       # number of float instructions
system.switch_cpus3.num_int_register_reads    358738613                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    181667231                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads     83909349                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes     63214934                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs             53652468                       # number of memory refs
system.switch_cpus3.num_load_insts           43718570                       # Number of load instructions
system.switch_cpus3.num_store_insts           9933898                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      6040130.990409                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      322920723.009591                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.981639                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.018361                       # Percentage of idle cycles
system.switch_cpus3.Branches                 28245450                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass     26667985      8.29%      8.29% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        123737769     38.48%     46.77% # Class of executed instruction
system.switch_cpus3.op_class::IntMult            3854      0.00%     46.77% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     46.77% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       46759625     14.54%     61.31% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp        1094432      0.34%     61.65% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt       14386968      4.47%     66.12% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult        563714      0.18%     66.30% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv         218232      0.07%     66.37% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     66.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     66.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     66.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     66.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     66.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     66.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     66.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     66.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     66.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     66.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     66.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     66.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     66.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     66.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     66.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     66.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     66.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     66.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     66.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     66.37% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     66.37% # Class of executed instruction
system.switch_cpus3.op_class::MemRead        47747981     14.85%     81.21% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite        9934115      3.09%     84.30% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess      50478405     15.70%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         321593080                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits            37060137                       # DTB read hits
system.switch_cpus4.dtb.read_misses           4918999                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses        41789021                       # DTB read accesses
system.switch_cpus4.dtb.write_hits            9885675                       # DTB write hits
system.switch_cpus4.dtb.write_misses            54724                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses        9832434                       # DTB write accesses
system.switch_cpus4.dtb.data_hits            46945812                       # DTB hits
system.switch_cpus4.dtb.data_misses           4973723                       # DTB misses
system.switch_cpus4.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus4.dtb.data_accesses        51621455                       # DTB accesses
system.switch_cpus4.itb.fetch_hits          319626703                       # ITB hits
system.switch_cpus4.itb.fetch_misses               45                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses      319626748                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles               328966103                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts          315516921                       # Number of instructions committed
system.switch_cpus4.committedOps            315516921                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses    232825359                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses      65993613                       # Number of float alu accesses
system.switch_cpus4.num_func_calls            4486399                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts     20114643                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts           232825359                       # number of integer instructions
system.switch_cpus4.num_fp_insts             65993613                       # number of float instructions
system.switch_cpus4.num_int_register_reads    357785744                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes    180979946                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads     83801422                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes     63123835                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs             53526255                       # number of memory refs
system.switch_cpus4.num_load_insts           43584748                       # Number of load instructions
system.switch_cpus4.num_store_insts           9941507                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      7147278.599400                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      321818824.400600                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.978274                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.021726                       # Percentage of idle cycles
system.switch_cpus4.Branches                 28172018                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass     26525486      8.28%      8.28% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu        123546745     38.55%     46.83% # Class of executed instruction
system.switch_cpus4.op_class::IntMult            3876      0.00%     46.83% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     46.83% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd       46688978     14.57%     61.39% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp        1096249      0.34%     61.74% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt       14362428      4.48%     66.22% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult        564455      0.18%     66.39% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv         218704      0.07%     66.46% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     66.46% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     66.46% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     66.46% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     66.46% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     66.46% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     66.46% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     66.46% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     66.46% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     66.46% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     66.46% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     66.46% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     66.46% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     66.46% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     66.46% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     66.46% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     66.46% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     66.46% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     66.46% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     66.46% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     66.46% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     66.46% # Class of executed instruction
system.switch_cpus4.op_class::MemRead        47606513     14.85%     81.32% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite        9941572      3.10%     84.42% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess      49935638     15.58%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total         320490644                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits            37136062                       # DTB read hits
system.switch_cpus5.dtb.read_misses           5008072                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses        41945447                       # DTB read accesses
system.switch_cpus5.dtb.write_hits            9883295                       # DTB write hits
system.switch_cpus5.dtb.write_misses            55628                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses        9824719                       # DTB write accesses
system.switch_cpus5.dtb.data_hits            47019357                       # DTB hits
system.switch_cpus5.dtb.data_misses           5063700                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses        51770166                       # DTB accesses
system.switch_cpus5.itb.fetch_hits          322298180                       # ITB hits
system.switch_cpus5.itb.fetch_misses               44                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses      322298224                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles               328962965                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts          318136888                       # Number of instructions committed
system.switch_cpus5.committedOps            318136888                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses    234830228                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses      66131133                       # Number of float alu accesses
system.switch_cpus5.num_func_calls            4487207                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts     20334742                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts           234830228                       # number of integer instructions
system.switch_cpus5.num_fp_insts             66131133                       # number of float instructions
system.switch_cpus5.num_int_register_reads    360121008                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes    182644642                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads     83974081                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes     63267859                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs             53804995                       # number of memory refs
system.switch_cpus5.num_load_insts           43864985                       # Number of load instructions
system.switch_cpus5.num_store_insts           9940010                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      4426044.964181                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      324536920.035819                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.986545                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.013455                       # Percentage of idle cycles
system.switch_cpus5.Branches                 28403203                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass     27006841      8.36%      8.36% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu        124431273     38.50%     46.86% # Class of executed instruction
system.switch_cpus5.op_class::IntMult            3802      0.00%     46.86% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     46.86% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd       46805671     14.48%     61.34% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp        1094061      0.34%     61.68% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt       14404479      4.46%     66.13% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult        560484      0.17%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv         218398      0.07%     66.38% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     66.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     66.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     66.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     66.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     66.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     66.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     66.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     66.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     66.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     66.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     66.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     66.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     66.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     66.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     66.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     66.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     66.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     66.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     66.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     66.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     66.38% # Class of executed instruction
system.switch_cpus5.op_class::MemRead        47899234     14.82%     81.20% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite        9940433      3.08%     84.27% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess      50835912     15.73%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total         323200588                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits            37172340                       # DTB read hits
system.switch_cpus6.dtb.read_misses           5057731                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses        42016354                       # DTB read accesses
system.switch_cpus6.dtb.write_hits            9882004                       # DTB write hits
system.switch_cpus6.dtb.write_misses            56400                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses        9817177                       # DTB write accesses
system.switch_cpus6.dtb.data_hits            47054344                       # DTB hits
system.switch_cpus6.dtb.data_misses           5114131                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses        51833531                       # DTB accesses
system.switch_cpus6.itb.fetch_hits          322995985                       # ITB hits
system.switch_cpus6.itb.fetch_misses               43                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses      322996028                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles               328959878                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts          318867278                       # Number of instructions committed
system.switch_cpus6.committedOps            318867278                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses    235489480                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses      66058128                       # Number of float alu accesses
system.switch_cpus6.num_func_calls            4489903                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts     20388980                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts           235489480                       # number of integer instructions
system.switch_cpus6.num_fp_insts             66058128                       # number of float instructions
system.switch_cpus6.num_int_register_reads    360696866                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes    183219470                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads     83886236                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes     63199895                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs             53901269                       # number of memory refs
system.switch_cpus6.num_load_insts           43961766                       # Number of load instructions
system.switch_cpus6.num_store_insts           9939503                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      3641942.079786                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      325317935.920214                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.988929                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.011071                       # Percentage of idle cycles
system.switch_cpus6.Branches                 28457368                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass     27130994      8.37%      8.37% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu        124551105     38.44%     46.82% # Class of executed instruction
system.switch_cpus6.op_class::IntMult            3912      0.00%     46.82% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     46.82% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd       46758568     14.43%     61.25% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp        1092749      0.34%     61.59% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt       14390670      4.44%     66.03% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult        560095      0.17%     66.20% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv         218297      0.07%     66.27% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     66.27% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     66.27% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     66.27% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     66.27% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     66.27% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     66.27% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     66.27% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     66.27% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     66.27% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     66.27% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     66.27% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     66.27% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     66.27% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     66.27% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     66.27% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     66.27% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     66.27% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     66.27% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     66.27% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     66.27% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     66.27% # Class of executed instruction
system.switch_cpus6.op_class::MemRead        47993852     14.81%     81.08% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite        9940308      3.07%     84.15% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess      51340859     15.85%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total         323981409                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits            37068637                       # DTB read hits
system.switch_cpus7.dtb.read_misses           4987582                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses        41863423                       # DTB read accesses
system.switch_cpus7.dtb.write_hits            9870341                       # DTB write hits
system.switch_cpus7.dtb.write_misses            55684                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses        9817622                       # DTB write accesses
system.switch_cpus7.dtb.data_hits            46938978                       # DTB hits
system.switch_cpus7.dtb.data_misses           5043266                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses        51681045                       # DTB accesses
system.switch_cpus7.itb.fetch_hits          321573113                       # ITB hits
system.switch_cpus7.itb.fetch_misses               44                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses      321573157                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles               328967044                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts          317390464                       # Number of instructions committed
system.switch_cpus7.committedOps            317390464                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses    234263288                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses      65992565                       # Number of float alu accesses
system.switch_cpus7.num_func_calls            4483989                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts     20285320                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts           234263288                       # number of integer instructions
system.switch_cpus7.num_fp_insts             65992565                       # number of float instructions
system.switch_cpus7.num_int_register_reads    359292383                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes    182196535                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads     83803152                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes     63133748                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs             53699153                       # number of memory refs
system.switch_cpus7.num_load_insts           43772034                       # Number of load instructions
system.switch_cpus7.num_store_insts           9927119                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      5196150.336606                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      323770893.663394                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.984205                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.015795                       # Percentage of idle cycles
system.switch_cpus7.Branches                 28342253                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass     26943513      8.36%      8.36% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu        124176271     38.51%     46.87% # Class of executed instruction
system.switch_cpus7.op_class::IntMult            3755      0.00%     46.87% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     46.87% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd       46708774     14.49%     61.36% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp        1093039      0.34%     61.69% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt       14374224      4.46%     66.15% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult        558775      0.17%     66.33% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv         218378      0.07%     66.39% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     66.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     66.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     66.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     66.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     66.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     66.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     66.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     66.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     66.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     66.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     66.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     66.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     66.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     66.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     66.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     66.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     66.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     66.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     66.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     66.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     66.39% # Class of executed instruction
system.switch_cpus7.op_class::MemRead        47798443     14.82%     81.22% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite        9927345      3.08%     84.30% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess      50631213     15.70%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total         322433730                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp       20532398                       # Transaction distribution
system.system_bus.trans_dist::WriteReq           1682                       # Transaction distribution
system.system_bus.trans_dist::WriteResp          1682                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty       681425                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict     19695795                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq        15403                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq         5867                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp        14543                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq         25649                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp        24831                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq     20532398                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side     60291565                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total     60291565                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side      1240108                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total      1240108                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total           61531673                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side   1325945152                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total   1325945152                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side     33342160                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total     33342160                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total          1359287312                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                     62396302                       # Total snoops (count)
system.system_bus.snoop_fanout::samples     103332492                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.603627                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.489144                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1            40958219     39.64%     39.64% # Request fanout histogram
system.system_bus.snoop_fanout::2            62374273     60.36%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total       103332492                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.358045                       # Number of seconds simulated
sim_ticks                                358044858000                       # Number of ticks simulated
final_tick                               6943447802000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                7752140                       # Simulator instruction rate (inst/s)
host_op_rate                                  7752140                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              237255686                       # Simulator tick rate (ticks/s)
host_mem_usage                                 790936                       # Number of bytes of host memory used
host_seconds                                  1509.11                       # Real time elapsed on the host
sim_insts                                 11698829641                       # Number of instructions simulated
sim_ops                                   11698829641                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst        88256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data        41216                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst        10624                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data        42112                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst       365952                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data      8594496                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst        65536                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data        43072                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.inst       118208                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.data       137728                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.inst          640                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.data         1536                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.inst          320                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.data         1344                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus7.inst         3520                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus7.data         6720                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           9521280                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst        88256                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst        10624                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst       365952                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst        65536                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus4.inst       118208                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus5.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus6.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus7.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       653056                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks      1466304                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        1466304                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst         1379                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data          644                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst          166                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data          658                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst         5718                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data       134289                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst         1024                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data          673                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.inst         1847                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.data         2152                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.data           24                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.data           21                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus7.inst           55                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus7.data          105                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             148770                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks        22911                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             22911                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst       246494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data       115114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst        29672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data       117617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst      1022084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data     24003964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst       183039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data       120298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.inst       330149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.data       384667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.inst         1787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.data         4290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.inst          894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.data         3754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus7.inst         9831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus7.data        18769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             26592422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst       246494                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst        29672                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst      1022084                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst       183039                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus4.inst       330149                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus5.inst         1787                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus6.inst          894                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus7.inst         9831                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total         1823950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks        4095308                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             4095308                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks        4095308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst       246494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data       115114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst        29672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data       117617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst      1022084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data     24003964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst       183039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data       120298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.inst       330149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.data       384667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.inst         1787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.data         4290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.inst          894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.data         3754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus7.inst         9831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus7.data        18769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            30687730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.data          768                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data         5376                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst        56192                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data   1279608384                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.inst         3648                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data        69888                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus4.inst        11200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus4.data       483968                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.data         5184                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus6.data         5184                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus7.data         5248                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide        73728                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total        1280328768                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst        56192                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus3.inst         3648                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus4.inst        11200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        71040                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks    291437376                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      291437376                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.data           12                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data           84                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst          878                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data     19993881                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.inst           57                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data         1092                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus4.inst          175                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus4.data         7562                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.data           81                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus6.data           81                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus7.data           82                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide         1152                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total           20005137                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks      4553709                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           4553709                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.data         2145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data        15015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst       156941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data   3573877282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.inst        10189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data       195193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus4.inst        31281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus4.data      1351697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.data        14479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus6.data        14479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus7.data        14657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide         205918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           3575889276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst       156941                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus3.inst        10189                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus4.inst        31281                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total          198411                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      813968891                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           813968891                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      813968891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data         2145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data        15015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst       156941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data   3573877282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.inst        10189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data       195193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.inst        31281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.data      1351697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.data        14479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus6.data        14479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus7.data        14657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide        205918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          4389858167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     371                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      8003                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    1854     25.52%     25.52% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    123      1.69%     27.21% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    367      5.05%     32.26% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.01%     32.27% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   4921     67.73%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                7266                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1854     44.16%     44.16% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     123      2.93%     47.09% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     367      8.74%     55.84% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.02%     55.86% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1853     44.14%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 4198                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            357619429000     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                9225000      0.00%     99.90% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               17983000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              332515500      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        357979317000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.376549                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.577759                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                 6284     83.65%     83.65% # number of callpals executed
system.cpu0.kern.callpal::rdps                    737      9.81%     93.46% # number of callpals executed
system.cpu0.kern.callpal::rti                     491      6.54%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  7512                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              491                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             2048                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          474.010649                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             325841                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             2453                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           132.833673                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   474.010649                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.925802                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.925802                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          382                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           649045                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          649045                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       204619                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         204619                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       109314                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        109314                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         3023                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3023                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         2887                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2887                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       313933                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          313933                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       313933                       # number of overall hits
system.cpu0.dcache.overall_hits::total         313933                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2322                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2322                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          835                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          835                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           82                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           82                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           83                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           83                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         3157                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          3157                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         3157                       # number of overall misses
system.cpu0.dcache.overall_misses::total         3157                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       206941                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       206941                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       110149                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       110149                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         3105                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3105                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         2970                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2970                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       317090                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       317090                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       317090                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       317090                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.011221                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.011221                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.007581                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.007581                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.026409                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.026409                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.027946                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.027946                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009956                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009956                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009956                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009956                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          515                       # number of writebacks
system.cpu0.dcache.writebacks::total              515                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             3122                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          157111349                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             3634                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         43233.722895                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          451                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1910884                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1910884                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       950759                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         950759                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       950759                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          950759                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       950759                       # number of overall hits
system.cpu0.icache.overall_hits::total         950759                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         3122                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         3122                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         3122                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          3122                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         3122                       # number of overall misses
system.cpu0.icache.overall_misses::total         3122                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       953881                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       953881                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       953881                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       953881                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       953881                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       953881                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.003273                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003273                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.003273                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003273                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.003273                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003273                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         3122                       # number of writebacks
system.cpu0.icache.writebacks::total             3122                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     368                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      6373                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    1475     26.16%     26.16% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    367      6.51%     32.67% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.02%     32.68% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   3796     67.32%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                5639                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1475     44.47%     44.47% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     367     11.06%     55.53% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.03%     55.56% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    1474     44.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 3317                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            357770216500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               17983000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              190014000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        357978378000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.388303                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.588225                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpipl                 4903     81.65%     81.65% # number of callpals executed
system.cpu1.kern.callpal::rdps                    734     12.22%     93.87% # number of callpals executed
system.cpu1.kern.callpal::rti                     368      6.13%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  6005                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                368                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2333                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          462.688001                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             200888                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2727                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            73.666300                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   462.688001                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.903688                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.903688                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          394                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          382                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.769531                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           408863                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          408863                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       128834                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         128834                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        68061                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         68061                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1063                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1063                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1046                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1046                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       196895                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          196895                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       196895                       # number of overall hits
system.cpu1.dcache.overall_hits::total         196895                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         3229                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3229                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          315                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          315                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           70                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           70                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           70                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           70                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         3544                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          3544                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         3544                       # number of overall misses
system.cpu1.dcache.overall_misses::total         3544                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       132063                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       132063                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        68376                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        68376                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1116                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1116                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       200439                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       200439                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       200439                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       200439                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.024450                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.024450                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.004607                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.004607                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.061783                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.061783                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.062724                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.062724                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.017681                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.017681                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.017681                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.017681                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          302                       # number of writebacks
system.cpu1.dcache.writebacks::total              302                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2376                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          136621248                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2888                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         47306.526316                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst            3                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          509                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.005859                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.994141                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          483                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1226848                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1226848                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       609860                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         609860                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       609860                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          609860                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       609860                       # number of overall hits
system.cpu1.icache.overall_hits::total         609860                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2376                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2376                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2376                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2376                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2376                       # number of overall misses
system.cpu1.icache.overall_misses::total         2376                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       612236                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       612236                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       612236                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       612236                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       612236                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       612236                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.003881                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003881                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.003881                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003881                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.003881                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003881                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         2376                       # number of writebacks
system.cpu1.icache.writebacks::total             2376                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       7                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                  14498805                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   23339     46.96%     46.96% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      1      0.00%     46.96% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    367      0.74%     47.70% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.00%     47.70% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  25996     52.30%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               49704                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    23339     49.61%     49.61% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       1      0.00%     49.61% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     367      0.78%     50.39% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.00%     50.39% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   23338     49.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                47046                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            352909884000     98.59%     98.59% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                  71500      0.00%     98.59% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               17983000      0.01%     98.59% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.00%     98.60% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             5029203000      1.40%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        357957306000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.897754                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.946523                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      9.09%      9.09% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      9.09%     18.18% # number of syscalls executed
system.cpu2.kern.syscall::4                         5     45.45%     63.64% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      9.09%     72.73% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      9.09%     81.82% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      9.09%     90.91% # number of syscalls executed
system.cpu2.kern.syscall::73                        1      9.09%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    11                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   85      0.17%      0.17% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.00%      0.18% # number of callpals executed
system.cpu2.kern.callpal::swpipl                48923     97.40%     97.58% # number of callpals executed
system.cpu2.kern.callpal::rdps                    739      1.47%     99.05% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.00%     99.05% # number of callpals executed
system.cpu2.kern.callpal::rti                     412      0.82%     99.87% # number of callpals executed
system.cpu2.kern.callpal::callsys                  20      0.04%     99.91% # number of callpals executed
system.cpu2.kern.callpal::imb                       5      0.01%     99.92% # number of callpals executed
system.cpu2.kern.callpal::rdunique                 41      0.08%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 50229                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              498                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                402                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                403                      
system.cpu2.kern.mode_good::user                  402                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.809237                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.894444                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        7586771500      2.12%      2.12% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        350184109000     97.88%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      85                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements         25859376                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.988879                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          122161398                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         25859871                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             4.723976                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   511.988879                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.999978                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          449                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        321885344                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       321885344                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     73636285                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       73636285                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     39889802                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      39889802                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data      3938208                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      3938208                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data      4687508                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      4687508                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    113526087                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       113526087                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    113526087                       # number of overall hits
system.cpu2.dcache.overall_hits::total      113526087                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data     24933350                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     24933350                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       178022                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       178022                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data       749440                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       749440                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          120                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          120                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     25111372                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      25111372                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     25111372                       # number of overall misses
system.cpu2.dcache.overall_misses::total     25111372                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     98569635                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     98569635                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     40067824                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     40067824                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data      4687648                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      4687648                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data      4687628                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      4687628                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    138637459                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    138637459                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    138637459                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    138637459                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.252952                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.252952                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.004443                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.004443                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.159875                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.159875                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000026                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000026                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.181130                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.181130                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.181130                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.181130                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      4628189                       # number of writebacks
system.cpu2.dcache.writebacks::total          4628189                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            10979                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.999971                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          873872048                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            11491                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         76048.389870                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.999971                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     1.000000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          418                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       1431080152                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      1431080152                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    715523600                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      715523600                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    715523600                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       715523600                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    715523600                       # number of overall hits
system.cpu2.icache.overall_hits::total      715523600                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        10984                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        10984                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        10984                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         10984                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        10984                       # number of overall misses
system.cpu2.icache.overall_misses::total        10984                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    715534584                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    715534584                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    715534584                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    715534584                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    715534584                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    715534584                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000015                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000015                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        10979                       # number of writebacks
system.cpu2.icache.writebacks::total            10979                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     369                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      7153                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    1566     26.84%     26.84% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    367      6.29%     33.13% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      2      0.03%     33.16% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   3900     66.84%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                5835                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     1566     44.76%     44.76% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     367     10.49%     55.24% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       2      0.06%     55.30% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    1564     44.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 3499                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            357766454000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               17983000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 330500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              196569000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        357981336500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.401026                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.599657                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     3                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    1      0.02%      0.02% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   58      0.92%      0.94% # number of callpals executed
system.cpu3.kern.callpal::tbi                       4      0.06%      1.00% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 5030     80.17%     81.18% # number of callpals executed
system.cpu3.kern.callpal::rdps                    735     11.72%     92.89% # number of callpals executed
system.cpu3.kern.callpal::rti                     436      6.95%     99.84% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      0.14%     99.98% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.02%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  6274                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              494                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.135628                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.238859                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      357833684500    100.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user             8186500      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements             4604                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          462.263779                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             245401                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             5069                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            48.412113                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   462.263779                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.902859                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.902859                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          465                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          398                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.908203                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           488766                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          488766                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       151459                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         151459                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        80901                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         80901                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1498                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1498                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1503                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1503                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       232360                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          232360                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       232360                       # number of overall hits
system.cpu3.dcache.overall_hits::total         232360                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         4880                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         4880                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         1009                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1009                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          116                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          116                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           93                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           93                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         5889                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          5889                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         5889                       # number of overall misses
system.cpu3.dcache.overall_misses::total         5889                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       156339                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       156339                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        81910                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        81910                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1614                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1614                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1596                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1596                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       238249                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       238249                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       238249                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       238249                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.031214                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.031214                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.012318                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.012318                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.071871                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.071871                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.058271                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.058271                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.024718                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.024718                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.024718                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.024718                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1339                       # number of writebacks
system.cpu3.dcache.writebacks::total             1339                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             3819                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          144789749                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4331                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         33431.020319                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     3.246326                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   508.753674                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.006340                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.993660                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          343                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           48                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1505291                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1505291                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       746917                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         746917                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       746917                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          746917                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       746917                       # number of overall hits
system.cpu3.icache.overall_hits::total         746917                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         3819                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3819                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         3819                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3819                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         3819                       # number of overall misses
system.cpu3.icache.overall_misses::total         3819                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       750736                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       750736                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       750736                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       750736                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       750736                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       750736                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.005087                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.005087                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.005087                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.005087                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.005087                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.005087                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         3819                       # number of writebacks
system.cpu3.icache.writebacks::total             3819                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                     366                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                      7573                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                    1718     28.04%     28.04% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                    367      5.99%     34.04% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      0.02%     34.05% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                   4040     65.95%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                6126                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                     1716     45.17%     45.17% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                     367      9.66%     54.83% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      0.03%     54.86% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                    1715     45.14%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                 3799                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0            357848514000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22               17983000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 112000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31              198959500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total        358065568500                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                 0.998836                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.424505                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.620144                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu4.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu4.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu4.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu4.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu4.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu4.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                    12                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                    7      0.11%      0.11% # number of callpals executed
system.cpu4.kern.callpal::swpctx                   53      0.81%      0.91% # number of callpals executed
system.cpu4.kern.callpal::swpipl                 5291     80.52%     81.43% # number of callpals executed
system.cpu4.kern.callpal::rdps                    735     11.19%     92.62% # number of callpals executed
system.cpu4.kern.callpal::wrusp                     1      0.02%     92.63% # number of callpals executed
system.cpu4.kern.callpal::rti                     467      7.11%     99.74% # number of callpals executed
system.cpu4.kern.callpal::callsys                  15      0.23%     99.97% # number of callpals executed
system.cpu4.kern.callpal::imb                       2      0.03%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                  6571                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel              519                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                 98                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                 97                      
system.cpu4.kern.mode_good::user                   98                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.186898                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.316045                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel      357994975500     99.98%     99.98% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user            75506500      0.02%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements            14927                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          450.093205                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs             367112                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            15439                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            23.778224                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   450.093205                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.879088                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.879088                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0          460                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           764157                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          764157                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       204916                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         204916                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       148020                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        148020                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         2212                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         2212                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         2238                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         2238                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       352936                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          352936                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       352936                       # number of overall hits
system.cpu4.dcache.overall_hits::total         352936                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         8986                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         8986                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         7248                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         7248                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data          200                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          200                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data          153                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total          153                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        16234                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         16234                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        16234                       # number of overall misses
system.cpu4.dcache.overall_misses::total        16234                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       213902                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       213902                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       155268                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       155268                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         2412                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         2412                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         2391                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         2391                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       369170                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       369170                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       369170                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       369170                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.042010                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.042010                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.046681                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.046681                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.082919                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.082919                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.063990                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.063990                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.043974                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.043974                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.043974                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.043974                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         8530                       # number of writebacks
system.cpu4.dcache.writebacks::total             8530                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             7015                       # number of replacements
system.cpu4.icache.tags.tagsinuse          511.999915                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          137767315                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             7527                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         18303.084230                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   511.999915                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     1.000000                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1          202                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          254                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses          2134085                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses         2134085                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1056517                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1056517                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1056517                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1056517                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1056517                       # number of overall hits
system.cpu4.icache.overall_hits::total        1056517                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst         7017                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         7017                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst         7017                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          7017                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst         7017                       # number of overall misses
system.cpu4.icache.overall_misses::total         7017                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1063534                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1063534                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1063534                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1063534                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1063534                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1063534                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.006598                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.006598                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.006598                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.006598                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.006598                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.006598                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks         7015                       # number of writebacks
system.cpu4.icache.writebacks::total             7015                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                     368                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                      6373                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                    1475     26.16%     26.16% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                    367      6.51%     32.67% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      1      0.02%     32.68% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                   3796     67.32%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                5639                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                     1475     44.47%     44.47% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                     367     11.06%     55.53% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       1      0.03%     55.56% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                    1474     44.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                 3317                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0            357771712000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22               17983000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31              189685000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total        357979544500                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.388303                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.588225                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.callpal::swpipl                 4903     81.65%     81.65% # number of callpals executed
system.cpu5.kern.callpal::rdps                    734     12.22%     93.87% # number of callpals executed
system.cpu5.kern.callpal::rti                     368      6.13%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                  6005                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel              368                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                  0                      
system.cpu5.kern.mode_good::user                    0                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu5.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements             3507                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          466.410213                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs             208966                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             3905                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            53.512420                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   466.410213                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.910957                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.910957                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          398                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          383                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses           409370                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses          409370                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       127713                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         127713                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        68061                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         68061                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          752                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          752                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1044                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1044                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       195774                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          195774                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       195774                       # number of overall hits
system.cpu5.dcache.overall_hits::total         195774                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         4038                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         4038                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          323                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          323                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data          378                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total          378                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data           72                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           72                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         4361                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          4361                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         4361                       # number of overall misses
system.cpu5.dcache.overall_misses::total         4361                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       131751                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       131751                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        68384                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        68384                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1130                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1130                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1116                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1116                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       200135                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       200135                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       200135                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       200135                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.030649                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.030649                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.004723                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.004723                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.334513                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.334513                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.064516                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.064516                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.021790                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.021790                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.021790                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.021790                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          617                       # number of writebacks
system.cpu5.dcache.writebacks::total              617                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements             2374                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          164185998                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             2886                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         56890.505198                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst           17                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst          495                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.033203                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.966797                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          483                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses          1225650                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses         1225650                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       609264                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         609264                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       609264                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          609264                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       609264                       # number of overall hits
system.cpu5.icache.overall_hits::total         609264                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst         2374                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         2374                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst         2374                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          2374                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst         2374                       # number of overall misses
system.cpu5.icache.overall_misses::total         2374                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       611638                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       611638                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       611638                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       611638                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       611638                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       611638                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.003881                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.003881                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.003881                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.003881                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.003881                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.003881                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks         2374                       # number of writebacks
system.cpu5.icache.writebacks::total             2374                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                     368                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                      6373                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                    1475     26.16%     26.16% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                    367      6.51%     32.67% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      0.02%     32.68% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                   3796     67.32%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                5639                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                     1475     44.47%     44.47% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                     367     11.06%     55.53% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      0.03%     55.56% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                    1474     44.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                 3317                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0            357773378500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22               17983000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31              189552000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total        357981078000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.388303                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.588225                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.callpal::swpipl                 4903     81.65%     81.65% # number of callpals executed
system.cpu6.kern.callpal::rdps                    734     12.22%     93.87% # number of callpals executed
system.cpu6.kern.callpal::rti                     368      6.13%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                  6005                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel              368                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                  0                      
system.cpu6.kern.mode_good::user                    0                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu6.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements             2233                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          461.387669                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             201870                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs             2619                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            77.079038                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   461.387669                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.901148                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.901148                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          386                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          376                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.753906                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses           407932                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses          407932                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       128524                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         128524                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        68058                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         68058                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1063                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1063                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1044                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1044                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       196582                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          196582                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       196582                       # number of overall hits
system.cpu6.dcache.overall_hits::total         196582                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         3129                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         3129                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          318                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          318                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data           66                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total           66                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data           72                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total           72                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         3447                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          3447                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         3447                       # number of overall misses
system.cpu6.dcache.overall_misses::total         3447                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       131653                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       131653                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        68376                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        68376                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1129                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1129                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1116                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1116                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       200029                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       200029                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       200029                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       200029                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.023767                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.023767                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.004651                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.004651                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.058459                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.058459                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.064516                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.064516                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.017233                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.017233                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.017233                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.017233                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          308                       # number of writebacks
system.cpu6.dcache.writebacks::total              308                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements             2365                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs          162555561                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             2877                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         56501.759124                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          483                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses          1225149                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses         1225149                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       609027                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         609027                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       609027                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          609027                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       609027                       # number of overall hits
system.cpu6.icache.overall_hits::total         609027                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst         2365                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         2365                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst         2365                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          2365                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst         2365                       # number of overall misses
system.cpu6.icache.overall_misses::total         2365                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       611392                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       611392                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       611392                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       611392                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       611392                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       611392                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.003868                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.003868                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.003868                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.003868                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.003868                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.003868                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks         2365                       # number of writebacks
system.cpu6.icache.writebacks::total             2365                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                     368                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                      6379                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                    1476     26.15%     26.15% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                    367      6.50%     32.65% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      2      0.04%     32.68% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                   3800     67.32%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                5645                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                     1476     44.44%     44.44% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                     367     11.05%     55.50% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       2      0.06%     55.56% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                    1476     44.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                 3321                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0            357769945500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22               17983000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 195000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31              189524000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total        357977647500                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.388421                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.588308                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::swpipl                 4909     81.67%     81.67% # number of callpals executed
system.cpu7.kern.callpal::rdps                    734     12.21%     93.88% # number of callpals executed
system.cpu7.kern.callpal::rti                     368      6.12%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                  6011                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel              368                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements             2408                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          467.616050                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs             204123                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs             2808                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            72.693376                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   467.616050                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.913313                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.913313                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          400                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          379                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses           408092                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses          408092                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       128381                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         128381                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        68099                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         68099                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1064                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1064                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1048                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1048                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       196480                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          196480                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       196480                       # number of overall hits
system.cpu7.dcache.overall_hits::total         196480                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         3248                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         3248                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          319                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          319                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data           66                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           66                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data           70                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           70                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         3567                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          3567                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         3567                       # number of overall misses
system.cpu7.dcache.overall_misses::total         3567                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       131629                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       131629                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        68418                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        68418                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1130                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1130                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1118                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1118                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       200047                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       200047                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       200047                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       200047                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.024675                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.024675                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.004663                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.004663                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.058407                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.058407                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.062612                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.062612                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.017831                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.017831                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.017831                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.017831                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          266                       # number of writebacks
system.cpu7.dcache.writebacks::total              266                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements             2367                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 511                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs          166826119                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs             2878                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         57965.989924                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    24.006950                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   486.993050                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.046889                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.951158                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          479                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses          1225523                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses         1225523                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       609211                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         609211                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       609211                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          609211                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       609211                       # number of overall hits
system.cpu7.icache.overall_hits::total         609211                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst         2367                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total         2367                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst         2367                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total          2367                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst         2367                       # number of overall misses
system.cpu7.icache.overall_misses::total         2367                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       611578                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       611578                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       611578                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       611578                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       611578                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       611578                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.003870                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.003870                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.003870                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.003870                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.003870                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.003870                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks         2367                       # number of writebacks
system.cpu7.icache.writebacks::total             2367                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   9                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    73728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          9                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  751                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 751                       # Transaction distribution
system.iobus.trans_dist::WriteReq                4621                       # Transaction distribution
system.iobus.trans_dist::WriteResp               4621                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         6160                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          984                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1242                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         8434                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         2310                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         2310                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   10744                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        24640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1353                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          621                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           27                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        26641                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        73752                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        73752                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   100393                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                 1155                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1171                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                10395                       # Number of tag accesses
system.iocache.tags.data_accesses               10395                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         1152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         1152                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            3                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 3                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            3                       # number of overall misses
system.iocache.overall_misses::total                3                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         1152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         1152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            3                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               3                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            3                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              3                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1152                       # number of writebacks
system.iocache.writebacks::total                 1152                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests      51782994                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests     25511973                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests      1494560                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops        39618508                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops     39383487                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops       235021                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 748                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp           25714538                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq               1990                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp              1990                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty      4630345                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean         9412                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict         20136455                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq             1746                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq            366                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp            2112                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq            178435                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp           178435                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq          20301                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq      25693489                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side         6821                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side        11162                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side         4819                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side         8793                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.icache.mem_side::system.l2cache0.cpu_side        29495                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side     76485107                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.icache.mem_side::system.l2cache0.cpu_side         8879                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side        15286                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total               76570362                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side       236736                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side       212619                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side       156352                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side       245440                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.icache.mem_side::system.l2cache0.cpu_side      1184704                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side   1951239038                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.icache.mem_side::system.l2cache0.cpu_side       323840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side       462928                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total              1954061657                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                         68946016                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples         120730613                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.356360                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.501890                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                78881949     65.34%     65.34% # Request fanout histogram
system.l2bus0.snoop_fanout::1                40853578     33.84%     99.18% # Request fanout histogram
system.l2bus0.snoop_fanout::2                  820312      0.68%     99.86% # Request fanout histogram
system.l2bus0.snoop_fanout::3                  169729      0.14%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::4                    5045      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus0.snoop_fanout::total           120730613                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests         80005                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        28661                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests        27738                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops          258375                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops       201349                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops        57026                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp              34234                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq               1479                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp              1479                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty         9721                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         6117                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             6700                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              614                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq            367                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             981                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              7594                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             7594                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq          14123                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq         20111                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu4.icache.mem_side::system.l2cache1.cpu_side        18758                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side        47404                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.icache.mem_side::system.l2cache1.cpu_side         4781                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side        11606                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.icache.mem_side::system.l2cache1.cpu_side         4734                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side         8352                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.icache.mem_side::system.l2cache1.cpu_side         6090                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side         9389                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                 111114                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.icache.mem_side::system.l2cache1.cpu_side       751424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side      1586424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.icache.mem_side::system.l2cache1.cpu_side       154048                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side       337344                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.icache.mem_side::system.l2cache1.cpu_side       151616                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side       239232                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.icache.mem_side::system.l2cache1.cpu_side       238272                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side       244096                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 3702456                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                         40187630                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples          40267870                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.010857                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.149099                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                39975361     99.27%     99.27% # Request fanout histogram
system.l2bus1.snoop_fanout::1                  212800      0.53%     99.80% # Request fanout histogram
system.l2bus1.snoop_fanout::2                   36479      0.09%     99.89% # Request fanout histogram
system.l2bus1.snoop_fanout::3                   21496      0.05%     99.95% # Request fanout histogram
system.l2bus1.snoop_fanout::4                   21734      0.05%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus1.snoop_fanout::total            40267870                       # Request fanout histogram
system.l2cache0.tags.replacements            20147386                       # number of replacements
system.l2cache0.tags.tagsinuse            4089.953234                       # Cycle average of tags in use
system.l2cache0.tags.total_refs              30402571                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs            20151208                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                1.508722                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks    60.936155                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst     0.358672                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data     0.192450                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst     0.058913                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data     0.248764                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.inst     3.392606                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.data  4023.488232                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.inst     0.506305                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.data     0.771136                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.014877                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.000088                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.000047                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.000014                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.000061                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.inst     0.000828                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.data     0.982297                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.inst     0.000124                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.data     0.000188                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.998524                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         3822                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1          285                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         3526                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.933105                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses           425668853                       # Number of tag accesses
system.l2cache0.tags.data_accesses          425668853                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks      4630345                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total      4630345                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks         9412                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total         9412                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus0.data            1                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus2.data            1                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus3.data            4                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total              6                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus2.data            3                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total            5                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus2.data        15231                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus3.data          102                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total           15333                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst         1743                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst         2210                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus2.inst         4388                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus3.inst         2738                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total        11079                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data         1270                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data         1909                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus2.data      5715306                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus3.data         2302                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total      5720787                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst         1743                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data         1270                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst         2210                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data         1909                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.inst         4388                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.data      5730537                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.inst         2738                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.data         2404                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total            5747199                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst         1743                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data         1270                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst         2210                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data         1909                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.inst         4388                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.data      5730537                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.inst         2738                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.data         2404                       # number of overall hits
system.l2cache0.overall_hits::total           5747199                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data          510                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data          124                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus2.data          865                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus3.data          137                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total         1636                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data           66                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data           62                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus2.data           94                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus3.data           78                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total          300                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data          250                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data          131                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus2.data       161837                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus3.data          749                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total        162967                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst         1379                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst          166                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus2.inst         6596                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus3.inst         1081                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         9222                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data          469                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data          672                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus2.data     19966885                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus3.data         2083                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total     19970109                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst         1379                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data          719                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst          166                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data          803                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.inst         6596                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.data     20128722                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.inst         1081                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.data         2832                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total         20142298                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst         1379                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data          719                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst          166                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data          803                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.inst         6596                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.data     20128722                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.inst         1081                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.data         2832                       # number of overall misses
system.l2cache0.overall_misses::total        20142298                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks      4630345                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total      4630345                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks         9412                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total         9412                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data          511                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data          124                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus2.data          866                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus3.data          141                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total         1642                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data           67                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data           62                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus2.data           97                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus3.data           79                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total          305                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data          250                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data          131                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus2.data       177068                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus3.data          851                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total       178300                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst         3122                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst         2376                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus2.inst        10984                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus3.inst         3819                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total        20301                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data         1739                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data         2581                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus2.data     25682191                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus3.data         4385                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total     25690896                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst         3122                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data         1989                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst         2376                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data         2712                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.inst        10984                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.data     25859259                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.inst         3819                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.data         5236                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total       25889497                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst         3122                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data         1989                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst         2376                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data         2712                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.inst        10984                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.data     25859259                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.inst         3819                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.data         5236                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total      25889497                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data     0.998043                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus2.data     0.998845                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus3.data     0.971631                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.996346                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data     0.985075                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus2.data     0.969072                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus3.data     0.987342                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.983607                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus2.data     0.913982                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus3.data     0.880141                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.914004                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.441704                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.069865                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus2.inst     0.600510                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus3.inst     0.283058                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.454263                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.269695                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.260364                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus2.data     0.777460                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus3.data     0.475029                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.777322                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.441704                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.361488                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.069865                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.296091                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.inst     0.600510                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.data     0.778395                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.inst     0.283058                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.data     0.540871                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.778010                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.441704                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.361488                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.069865                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.296091                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.inst     0.600510                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.data     0.778395                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.inst     0.283058                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.data     0.540871                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.778010                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks        4572478                       # number of writebacks
system.l2cache0.writebacks::total             4572478                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements               11468                       # number of replacements
system.l2cache1.tags.tagsinuse            3863.368570                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                 78751                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs               15509                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                5.077761                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks   413.946315                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.inst   258.297320                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.data   233.179364                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.inst    13.959473                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.data   919.866034                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.inst   237.393921                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.data   713.829309                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus7.inst    59.270358                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus7.data  1013.626476                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.101061                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.inst     0.063061                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.data     0.056929                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.inst     0.003408                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.data     0.224577                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.inst     0.057958                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.data     0.174275                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus7.inst     0.014470                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus7.data     0.247467                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.943205                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         4041                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0          998                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         2950                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2           83                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.986572                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              531237                       # Number of tag accesses
system.l2cache1.tags.data_accesses             531237                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks         9721                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total         9721                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         6117                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         6117                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus5.data            1                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus6.data            1                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus7.data            1                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total              3                       # number of UpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus4.data          388                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus7.data            1                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total             392                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus4.inst         4994                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus5.inst         2364                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus6.inst         2360                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus7.inst         2312                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total        12030                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus4.data         4522                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus5.data         3909                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus6.data         2917                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus7.data         2399                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total        13747                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus4.inst         4994                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus4.data         4910                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.inst         2364                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.data         3912                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.inst         2360                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.data         2917                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.inst         2312                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.data         2400                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total              26169                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus4.inst         4994                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus4.data         4910                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.inst         2364                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.data         3912                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.inst         2360                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.data         2917                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.inst         2312                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.data         2400                       # number of overall hits
system.l2cache1.overall_hits::total             26169                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus4.data          221                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus5.data          126                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus6.data          125                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus7.data          128                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          600                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus4.data          147                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus5.data           64                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus6.data           64                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus7.data           65                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total          340                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus4.data         6579                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus5.data          130                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus6.data          131                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus7.data          187                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          7027                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus4.inst         2022                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus5.inst           10                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus6.inst            5                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus7.inst           55                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         2092                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus4.data         3956                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus5.data           33                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus6.data           27                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus7.data          895                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         4911                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus4.inst         2022                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus4.data        10535                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.inst           10                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.data          163                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.inst            5                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.data          158                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus7.inst           55                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus7.data         1082                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total            14030                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus4.inst         2022                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus4.data        10535                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.inst           10                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.data          163                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.inst            5                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.data          158                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus7.inst           55                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus7.data         1082                       # number of overall misses
system.l2cache1.overall_misses::total           14030                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks         9721                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total         9721                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         6117                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         6117                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus4.data          221                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus5.data          127                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus6.data          126                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus7.data          129                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          603                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus4.data          147                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus5.data           64                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus6.data           64                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus7.data           65                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total          340                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus4.data         6967                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus5.data          133                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus6.data          131                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus7.data          188                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         7419                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus4.inst         7016                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus5.inst         2374                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus6.inst         2365                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus7.inst         2367                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total        14122                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus4.data         8478                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus5.data         3942                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus6.data         2944                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus7.data         3294                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total        18658                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus4.inst         7016                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus4.data        15445                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.inst         2374                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.data         4075                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.inst         2365                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.data         3075                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.inst         2367                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.data         3482                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          40199                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.inst         7016                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.data        15445                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.inst         2374                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.data         4075                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.inst         2365                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.data         3075                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.inst         2367                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.data         3482                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         40199                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus5.data     0.992126                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus6.data     0.992063                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus7.data     0.992248                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.995025                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus4.data     0.944309                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus5.data     0.977444                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus7.data     0.994681                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.947163                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus4.inst     0.288198                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus5.inst     0.004212                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus6.inst     0.002114                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus7.inst     0.023236                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.148138                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus4.data     0.466619                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus5.data     0.008371                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus6.data     0.009171                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus7.data     0.271706                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.263211                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus4.inst     0.288198                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus4.data     0.682098                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.inst     0.004212                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.data     0.040000                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.inst     0.002114                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.data     0.051382                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus7.inst     0.023236                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus7.data     0.310741                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.349014                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus4.inst     0.288198                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus4.data     0.682098                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.inst     0.004212                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.data     0.040000                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.inst     0.002114                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.data     0.051382                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus7.inst     0.023236                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus7.data     0.310741                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.349014                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks           3121                       # number of writebacks
system.l2cache1.writebacks::total                3121                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                748                       # Transaction distribution
system.membus0.trans_dist::ReadResp          19984220                       # Transaction distribution
system.membus0.trans_dist::WriteReq              3469                       # Transaction distribution
system.membus0.trans_dist::WriteResp             3469                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty      4573886                       # Transaction distribution
system.membus0.trans_dist::CleanEvict        15446046                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq            2654                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           702                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp           3154                       # Transaction distribution
system.membus0.trans_dist::ReadExReq           164487                       # Transaction distribution
system.membus0.trans_dist::ReadExResp          164177                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq     19983472                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq         1152                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp         1152                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port       415851                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side     59889574                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave         5476                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total     60310901                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        15467                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave         2958                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total        18425                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side         3462                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total         3462                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total              60332788                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port     10771456                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side   1570963008                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave        14809                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total   1581749273                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       369856                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave        11832                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       381688                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side        73920                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total        73920                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total             1582204881                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                        48784675                       # Total snoops (count)
system.membus0.snoop_fanout::samples         88964011                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.548360                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.497656                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2               40179730     45.16%     45.16% # Request fanout histogram
system.membus0.snoop_fanout::3               48784281     54.84%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total           88964011                       # Request fanout histogram
system.membus1.trans_dist::ReadResp          19841128                       # Transaction distribution
system.membus1.trans_dist::WriteReq              1479                       # Transaction distribution
system.membus1.trans_dist::WriteResp             1479                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty      4553979                       # Transaction distribution
system.membus1.trans_dist::CleanEvict        14961441                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq            1632                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           408                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp           1967                       # Transaction distribution
system.membus1.trans_dist::ReadExReq           170379                       # Transaction distribution
system.membus1.trans_dist::ReadExResp          170193                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq     19841128                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port        23921                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        18969                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        42890                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port     59502323                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total     59502323                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total              59545213                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port       711040                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       382776                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total      1093816                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port   1571097216                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total   1571097216                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total             1572191032                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                          281629                       # Total snoops (count)
system.membus1.snoop_fanout::samples         40201462                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.006977                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.083239                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1               39920958     99.30%     99.30% # Request fanout histogram
system.membus1.snoop_fanout::2                 280504      0.70%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total           40201462                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements     24384381                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.980580                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs          802                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs     24384397                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.000033                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     3.006122                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     0.000012                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     0.000335                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus2.inst     0.001685                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus2.data    12.970618                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus3.inst     0.000226                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus3.data     0.001583                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.187883                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.000001                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.000021                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus2.inst     0.000105                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus2.data     0.810664                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus3.inst     0.000014                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus3.data     0.000099                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.998786                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses    343704007                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses    343704007                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks      4550975                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total      4550975                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus2.data            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus3.data            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total            2                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus2.data           46                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus3.data            2                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total           48                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus2.data           47                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus3.data            3                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total           50                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus2.data           47                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus3.data            3                       # number of overall hits
system.numa_caches_downward0.overall_hits::total           50                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data            3                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus2.data          742                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus3.data            5                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          750                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus2.data           28                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus3.data            3                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           32                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data            2                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data           72                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus2.data       161564                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus3.data          622                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total       162260                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data           12                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data           12                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus2.inst          878                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus2.data     19832729                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus3.inst           57                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus3.data          476                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total     19834164                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide         1152                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total         1152                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data           14                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data           84                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus2.inst          878                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus2.data     19994293                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus3.inst           57                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus3.data         1098                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total     19996424                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data           14                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data           84                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus2.inst          878                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus2.data     19994293                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus3.inst           57                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus3.data         1098                       # number of overall misses
system.numa_caches_downward0.overall_misses::total     19996424                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks      4550975                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total      4550975                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus2.data          742                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus3.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          750                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus2.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           32                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data            2                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data           72                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus2.data       161565                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus3.data          623                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total       162262                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data           12                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data           12                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus2.inst          878                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus2.data     19832775                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus3.inst           57                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus3.data          478                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total     19834212                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide         1152                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total         1152                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.data           14                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data           84                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus2.inst          878                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus2.data     19994340                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus3.inst           57                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus3.data         1101                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total     19996474                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data           14                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data           84                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus2.inst          878                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus2.data     19994340                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus3.inst           57                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus3.data         1101                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total     19996474                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus2.data     0.999994                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus3.data     0.998395                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.999988                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus2.data     0.999998                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.995816                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999998                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus2.data     0.999998                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus3.data     0.997275                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999997                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus2.data     0.999998                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus3.data     0.997275                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999997                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks      4550913                       # number of writebacks
system.numa_caches_downward0.writebacks::total      4550913                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         3157                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse     6.403930                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           88                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         3173                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.027734                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     0.011139                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.inst     0.817914                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.data     0.271214                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.inst     1.200099                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.data     0.504590                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.inst     0.013640                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.data     0.259114                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus7.inst     0.515519                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus7.data     2.810702                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.000696                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.inst     0.051120                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.data     0.016951                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.inst     0.075006                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.data     0.031537                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.inst     0.000852                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.data     0.016195                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus7.inst     0.032220                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus7.data     0.175669                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.400246                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses        79634                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses        79634                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks          270                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total          270                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus4.data            2                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total            2                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus4.data            2                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total            2                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus4.data            2                       # number of overall hits
system.numa_caches_downward1.overall_hits::total            2                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus4.data          189                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus5.data          180                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus6.data          180                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus7.data          179                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total          728                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus4.data          127                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus5.data           62                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus6.data           62                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus7.data           64                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total          315                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus4.data         1322                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus5.data            3                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus6.data            2                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus7.data           59                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total         1386                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.inst         1847                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.data         1297                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.inst           10                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.data           21                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.inst            5                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.data           19                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus7.inst           55                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus7.data          884                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         4138                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus4.inst         1847                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus4.data         2619                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.inst           10                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.data           24                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.inst            5                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.data           21                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus7.inst           55                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus7.data          943                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         5524                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus4.inst         1847                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus4.data         2619                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.inst           10                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.data           24                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.inst            5                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.data           21                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus7.inst           55                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus7.data          943                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         5524                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks          270                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total          270                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus4.data          189                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus5.data          180                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus6.data          180                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus7.data          179                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total          728                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus4.data          127                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus5.data           62                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus6.data           62                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus7.data           64                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total          315                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus4.data         1322                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus5.data            3                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus6.data            2                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus7.data           59                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total         1386                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.inst         1847                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.data         1299                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.inst           10                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.data           21                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.inst            5                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.data           19                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus7.inst           55                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus7.data          884                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         4140                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus4.inst         1847                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus4.data         2621                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.inst           10                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.data           24                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.inst            5                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.data           21                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus7.inst           55                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus7.data          943                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         5526                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.inst         1847                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.data         2621                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.inst           10                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.data           24                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.inst            5                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.data           21                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus7.inst           55                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus7.data          943                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         5526                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.data     0.998460                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.999517                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.data     0.999237                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus7.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.999638                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.data     0.999237                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus7.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.999638                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks          262                       # number of writebacks
system.numa_caches_downward1.writebacks::total          262                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         3149                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse     6.409354                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs           87                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         3165                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.027488                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     0.016126                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.inst     0.818221                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.data     0.271344                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.inst     1.200099                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.data     0.504590                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.inst     0.013640                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.data     0.259114                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus7.inst     0.515519                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus7.data     2.810701                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.001008                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.inst     0.051139                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.data     0.016959                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.inst     0.075006                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.data     0.031537                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.inst     0.000852                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.data     0.016195                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus7.inst     0.032220                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus7.data     0.175669                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.400585                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses        79545                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses        79545                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks          262                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total          262                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus4.data            1                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::total            1                       # number of ReadExReq hits
system.numa_caches_upward0.demand_hits::switch_cpus4.data            1                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total            1                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus4.data            1                       # number of overall hits
system.numa_caches_upward0.overall_hits::total            1                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus4.data          189                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus5.data          180                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus6.data          180                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus7.data          179                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total          728                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus4.data          127                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus5.data           62                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus6.data           62                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus7.data           64                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total          315                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus4.data         1321                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus5.data            3                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus6.data            2                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus7.data           59                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total         1385                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.inst         1847                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.data         1297                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.inst           10                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.data           21                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.inst            5                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.data           19                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus7.inst           55                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus7.data          884                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         4138                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus4.inst         1847                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus4.data         2618                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.inst           10                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.data           24                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.inst            5                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.data           21                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus7.inst           55                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus7.data          943                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         5523                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus4.inst         1847                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus4.data         2618                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.inst           10                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.data           24                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.inst            5                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.data           21                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus7.inst           55                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus7.data          943                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         5523                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks          262                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total          262                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus4.data          189                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus5.data          180                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus6.data          180                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus7.data          179                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total          728                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus4.data          127                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus5.data           62                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus6.data           62                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus7.data           64                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total          315                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus4.data         1322                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus5.data            3                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus6.data            2                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus7.data           59                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total         1386                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.inst         1847                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.data         1297                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.inst           10                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.data           21                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.inst            5                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.data           19                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus7.inst           55                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus7.data          884                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         4138                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus4.inst         1847                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus4.data         2619                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.inst           10                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.data           24                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.inst            5                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.data           21                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus7.inst           55                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus7.data          943                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         5524                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.inst         1847                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.data         2619                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.inst           10                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.data           24                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.inst            5                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.data           21                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus7.inst           55                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus7.data          943                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         5524                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus4.data     0.999244                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total     0.999278                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.data     0.999618                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus7.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.999819                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.data     0.999618                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus7.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.999819                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks          256                       # number of writebacks
system.numa_caches_upward0.writebacks::total          256                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements     24384277                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.976913                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs          793                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs     24384293                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.000033                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     3.018617                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     0.000013                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     0.000335                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus2.inst     0.001714                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus2.data    12.954368                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus3.inst     0.000204                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus3.data     0.001662                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.188664                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.000001                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.000021                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus2.inst     0.000107                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus2.data     0.809648                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus3.inst     0.000013                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus3.data     0.000104                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.998557                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses    343704153                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses    343704153                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks      4550913                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total      4550913                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus2.data            1                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total            1                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus2.data           39                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total           39                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus2.data           40                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total           40                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus2.data           40                       # number of overall hits
system.numa_caches_upward1.overall_hits::total           40                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data            3                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus2.data          742                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus3.data            5                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          750                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus2.data           28                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus3.data            3                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           32                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data            2                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data           72                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus2.data       161563                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus3.data          622                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide         1152                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total       163411                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data           12                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data           12                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus2.inst          878                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus2.data     19832690                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus3.inst           57                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus3.data          476                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total     19834125                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data           14                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data           84                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus2.inst          878                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus2.data     19994253                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus3.inst           57                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus3.data         1098                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide         1152                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total     19997536                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data           14                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data           84                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus2.inst          878                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus2.data     19994253                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus3.inst           57                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus3.data         1098                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide         1152                       # number of overall misses
system.numa_caches_upward1.overall_misses::total     19997536                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks      4550913                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total      4550913                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus2.data          742                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus3.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          750                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus2.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           32                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data            2                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data           72                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus2.data       161564                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus3.data          622                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide         1152                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total       163412                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data           12                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data           12                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus2.inst          878                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus2.data     19832729                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus3.inst           57                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus3.data          476                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total     19834164                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.data           14                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data           84                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus2.inst          878                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus2.data     19994293                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus3.inst           57                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus3.data         1098                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide         1152                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total     19997576                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data           14                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data           84                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus2.inst          878                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus2.data     19994293                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus3.inst           57                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus3.data         1098                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide         1152                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total     19997576                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus2.data     0.999994                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999994                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus2.data     0.999998                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999998                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus2.data     0.999998                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999998                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus2.data     0.999998                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999998                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks      4550858                       # number of writebacks
system.numa_caches_upward1.writebacks::total      4550858                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              210538                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             114116                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              324654                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             100750                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         100750                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               715958945                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             953881                       # Number of instructions committed
system.switch_cpus0.committedOps               953881                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       916281                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              50620                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        67848                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              916281                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads      1236288                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       719618                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               325268                       # number of memory refs
system.switch_cpus0.num_load_insts             210784                       # Number of load instructions
system.switch_cpus0.num_store_insts            114484                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      715005609.128263                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      953335.871737                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.001332                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.998668                       # Percentage of idle cycles
system.switch_cpus0.Branches                   135514                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         4221      0.44%      0.44% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           579696     60.77%     61.21% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            3254      0.34%     61.56% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     61.56% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     61.56% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     61.56% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     61.56% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     61.56% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     61.56% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     61.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     61.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     61.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     61.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     61.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     61.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     61.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     61.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     61.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     61.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     61.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     61.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     61.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     61.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     61.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     61.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     61.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     61.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     61.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     61.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     61.56% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          218008     22.85%     84.41% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         115219     12.08%     96.49% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         33483      3.51%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            953881                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              133196                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              69876                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              203072                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              76135                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          76135                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               715957064                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             612236                       # Number of instructions committed
system.switch_cpus1.committedOps               612236                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       587405                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              25006                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        45437                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              587405                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads       806236                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       466722                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               203440                       # number of memory refs
system.switch_cpus1.num_load_insts             133196                       # Number of load instructions
system.switch_cpus1.num_store_insts             70244                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      715345309.345456                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      611754.654544                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000854                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999146                       # Percentage of idle cycles
system.switch_cpus1.Branches                    82770                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         3472      0.57%      0.57% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           374768     61.21%     61.78% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            2397      0.39%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     62.17% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          135487     22.13%     84.30% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          70244     11.47%     95.77% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         25868      4.23%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            612236                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            98902158                       # DTB read hits
system.switch_cpus2.dtb.read_misses          14279275                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses       110617147                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           44755643                       # DTB write hits
system.switch_cpus2.dtb.write_misses           168598                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       43632091                       # DTB write accesses
system.switch_cpus2.dtb.data_hits           143657801                       # DTB hits
system.switch_cpus2.dtb.data_misses          14447873                       # DTB misses
system.switch_cpus2.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus2.dtb.data_accesses       154249238                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          700842246                       # ITB hits
system.switch_cpus2.itb.fetch_misses              322                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      700842568                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               715914375                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts          701086699                       # Number of instructions committed
system.switch_cpus2.committedOps            701086699                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses    595447734                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses      33612068                       # Number of float alu accesses
system.switch_cpus2.num_func_calls           15042426                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts     75912174                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts           595447734                       # number of integer instructions
system.switch_cpus2.num_fp_insts             33612068                       # number of float instructions
system.switch_cpus2.num_int_register_reads    751845685                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    448982287                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads     43207956                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes     33607884                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs            162461445                       # number of memory refs
system.switch_cpus2.num_load_insts          117536568                       # Number of load instructions
system.switch_cpus2.num_store_insts          44924877                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      554679.440490                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      715359695.559510                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.999225                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.000775                       # Percentage of idle cycles
system.switch_cpus2.Branches                 98884709                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     62125699      8.68%      8.68% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        302663661     42.30%     50.98% # Class of executed instruction
system.switch_cpus2.op_class::IntMult           63850      0.01%     50.99% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     50.99% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       25603854      3.58%     54.57% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              2      0.00%     54.57% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt        8002227      1.12%     55.69% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             2      0.00%     55.69% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv            756      0.00%     55.69% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     55.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     55.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     55.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     55.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     55.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     55.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     55.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     55.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     55.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     55.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     55.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     55.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     55.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     55.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     55.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     55.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     55.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     55.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     55.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     55.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     55.69% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       127464048     17.81%     73.50% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       44925187      6.28%     79.78% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess     144685298     20.22%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         715534584                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits              157407                       # DTB read hits
system.switch_cpus3.dtb.read_misses               326                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              83783                       # DTB write hits
system.switch_cpus3.dtb.write_misses               38                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              241190                       # DTB hits
system.switch_cpus3.dtb.data_misses               364                       # DTB misses
system.switch_cpus3.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              99153                       # ITB hits
system.switch_cpus3.itb.fetch_misses              125                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          99278                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               715962982                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             750351                       # Number of instructions committed
system.switch_cpus3.committedOps               750351                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       720233                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           296                       # Number of float alu accesses
system.switch_cpus3.num_func_calls              27821                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        62073                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              720233                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  296                       # number of float instructions
system.switch_cpus3.num_int_register_reads       982573                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       567756                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               242665                       # number of memory refs
system.switch_cpus3.num_load_insts             158291                       # Number of load instructions
system.switch_cpus3.num_store_insts             84374                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      715212622.822540                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      750359.177460                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.001048                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.998952                       # Percentage of idle cycles
system.switch_cpus3.Branches                   103259                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         6258      0.83%      0.83% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           463712     61.77%     62.60% # Class of executed instruction
system.switch_cpus3.op_class::IntMult            2495      0.33%     62.93% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     62.93% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             24      0.00%     62.94% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     62.94% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     62.94% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     62.94% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              3      0.00%     62.94% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     62.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     62.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     62.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     62.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     62.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     62.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     62.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     62.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     62.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     62.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     62.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     62.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     62.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     62.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     62.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     62.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     62.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     62.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     62.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     62.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     62.94% # Class of executed instruction
system.switch_cpus3.op_class::MemRead          161644     21.53%     84.47% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          84383     11.24%     95.71% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess         32217      4.29%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            750736                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits              215846                       # DTB read hits
system.switch_cpus4.dtb.read_misses               371                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses           34049                       # DTB read accesses
system.switch_cpus4.dtb.write_hits             157981                       # DTB write hits
system.switch_cpus4.dtb.write_misses              106                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus4.dtb.data_hits              373827                       # DTB hits
system.switch_cpus4.dtb.data_misses               477                       # DTB misses
system.switch_cpus4.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus4.dtb.data_accesses           49565                       # DTB accesses
system.switch_cpus4.itb.fetch_hits             237805                       # ITB hits
system.switch_cpus4.itb.fetch_misses              152                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses         237957                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles               716131836                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts            1063052                       # Number of instructions committed
system.switch_cpus4.committedOps              1063052                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses      1021292                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus4.num_func_calls              33549                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts        92521                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts             1021292                       # number of integer instructions
system.switch_cpus4.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus4.num_int_register_reads      1430435                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes       761251                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs               375311                       # number of memory refs
system.switch_cpus4.num_load_insts             216685                       # Number of load instructions
system.switch_cpus4.num_store_insts            158626                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      715068454.454169                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      1063381.545831                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.001485                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.998515                       # Percentage of idle cycles
system.switch_cpus4.Branches                   141251                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass        13192      1.24%      1.24% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu           631289     59.36%     60.60% # Class of executed instruction
system.switch_cpus4.op_class::IntMult            2919      0.27%     60.87% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     60.87% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd           1172      0.11%     60.98% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     60.98% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     60.98% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     60.98% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv            227      0.02%     61.00% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     61.00% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     61.00% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     61.00% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     61.00% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     61.00% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     61.00% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     61.00% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     61.00% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     61.00% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     61.00% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     61.00% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     61.00% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     61.00% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     61.00% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     61.00% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     61.00% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     61.00% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     61.00% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     61.00% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     61.00% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     61.00% # Class of executed instruction
system.switch_cpus4.op_class::MemRead          221226     20.80%     81.81% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite         158697     14.92%     96.73% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess         34812      3.27%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total           1063534                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits              132881                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_hits              69881                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.data_hits              202762                       # DTB hits
system.switch_cpus5.dtb.data_misses                 0                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus5.itb.fetch_hits              76135                       # ITB hits
system.switch_cpus5.itb.fetch_misses                0                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses          76135                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles               715959397                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts             611638                       # Number of instructions committed
system.switch_cpus5.committedOps               611638                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses       586808                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus5.num_func_calls              25006                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts        45114                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts              586808                       # number of integer instructions
system.switch_cpus5.num_fp_insts                    0                       # number of float instructions
system.switch_cpus5.num_int_register_reads       805668                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes       466440                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs               203130                       # number of memory refs
system.switch_cpus5.num_load_insts             132881                       # Number of load instructions
system.switch_cpus5.num_store_insts             70249                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      715348238.243179                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      611158.756821                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.000854                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.999146                       # Percentage of idle cycles
system.switch_cpus5.Branches                    82444                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass         3474      0.57%      0.57% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu           374478     61.23%     61.79% # Class of executed instruction
system.switch_cpus5.op_class::IntMult            2397      0.39%     62.19% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     62.19% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd              0      0.00%     62.19% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     62.19% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     62.19% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     62.19% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              0      0.00%     62.19% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     62.19% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     62.19% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     62.19% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     62.19% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     62.19% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     62.19% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     62.19% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     62.19% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     62.19% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     62.19% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     62.19% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     62.19% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     62.19% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     62.19% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     62.19% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     62.19% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     62.19% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     62.19% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     62.19% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     62.19% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     62.19% # Class of executed instruction
system.switch_cpus5.op_class::MemRead          135172     22.10%     84.29% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite          70249     11.49%     95.77% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess         25868      4.23%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total            611638                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits              132782                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_hits              69872                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.data_hits              202654                       # DTB hits
system.switch_cpus6.dtb.data_misses                 0                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus6.itb.fetch_hits              76135                       # ITB hits
system.switch_cpus6.itb.fetch_misses                0                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses          76135                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles               715962464                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts             611392                       # Number of instructions committed
system.switch_cpus6.committedOps               611392                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses       586565                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus6.num_func_calls              25006                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts        45019                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts              586565                       # number of integer instructions
system.switch_cpus6.num_fp_insts                    0                       # number of float instructions
system.switch_cpus6.num_int_register_reads       805392                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes       466300                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs               203022                       # number of memory refs
system.switch_cpus6.num_load_insts             132782                       # Number of load instructions
system.switch_cpus6.num_store_insts             70240                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      715351548.581405                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      610915.418595                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.000853                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.999147                       # Percentage of idle cycles
system.switch_cpus6.Branches                    82348                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass         3472      0.57%      0.57% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu           374342     61.23%     61.80% # Class of executed instruction
system.switch_cpus6.op_class::IntMult            2397      0.39%     62.19% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     62.19% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              0      0.00%     62.19% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     62.19% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     62.19% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     62.19% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0      0.00%     62.19% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     62.19% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     62.19% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     62.19% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     62.19% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     62.19% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     62.19% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     62.19% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     62.19% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     62.19% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     62.19% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     62.19% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     62.19% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     62.19% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     62.19% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     62.19% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     62.19% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     62.19% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     62.19% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     62.19% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     62.19% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     62.19% # Class of executed instruction
system.switch_cpus6.op_class::MemRead          135073     22.09%     84.28% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite          70240     11.49%     95.77% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess         25868      4.23%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total            611392                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits              132759                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits              69916                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits              202675                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits              76189                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses          76189                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles               715955603                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts             611578                       # Number of instructions committed
system.switch_cpus7.committedOps               611578                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses       586730                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls              25022                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts        44960                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts              586730                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads       805665                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes       466480                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs               203043                       # number of memory refs
system.switch_cpus7.num_load_insts             132759                       # Number of load instructions
system.switch_cpus7.num_store_insts             70284                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      715344507.470584                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      611095.529416                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.000854                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.999146                       # Percentage of idle cycles
system.switch_cpus7.Branches                    82314                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass         3470      0.57%      0.57% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu           374477     61.23%     61.80% # Class of executed instruction
system.switch_cpus7.op_class::IntMult            2397      0.39%     62.19% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     62.19% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     62.19% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     62.19% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     62.19% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     62.19% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     62.19% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     62.19% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     62.19% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     62.19% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     62.19% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     62.19% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     62.19% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     62.19% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     62.19% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     62.19% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     62.19% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     62.19% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     62.19% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     62.19% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     62.19% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     62.19% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     62.19% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     62.19% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     62.19% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     62.19% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     62.19% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     62.19% # Class of executed instruction
system.switch_cpus7.op_class::MemRead          135057     22.08%     84.27% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite          70285     11.49%     95.77% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess         25892      4.23%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total            611578                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp       19838302                       # Transaction distribution
system.system_bus.trans_dist::WriteReq           1479                       # Transaction distribution
system.system_bus.trans_dist::WriteResp          1479                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty      4551175                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict     15347583                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq         1515                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq          382                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp         1825                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq        164984                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp       164798                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq     19838302                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side     59892867                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total     59892867                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        18957                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total        18957                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total           59911824                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side   1571103296                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total   1571103296                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       382136                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       382136                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total          1571485432                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                     24678767                       # Total snoops (count)
system.system_bus.snoop_fanout::samples      64582667                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.382103                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.485902                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1            39905420     61.79%     61.79% # Request fanout histogram
system.system_bus.snoop_fanout::2            24677247     38.21%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total        64582667                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
