{
    "components": [
        "mfir3_100"
    ],
    "dependencies": {
        "transitive": []
    },
    "domains": {
        "IntelSystem": {
            "active_edge": "Rising",
            "init_behavior": "Defined",
            "period": 10000,
            "reset_kind": "Asynchronous",
            "reset_polarity": "ActiveHigh"
        },
        "System": {
            "active_edge": "Rising",
            "init_behavior": "Defined",
            "period": 10000,
            "reset_kind": "Asynchronous",
            "reset_polarity": "ActiveHigh"
        },
        "XilinxSystem": {
            "active_edge": "Rising",
            "init_behavior": "Defined",
            "period": 10000,
            "reset_kind": "Synchronous",
            "reset_polarity": "ActiveHigh"
        }
    },
    "files": [
        {
            "name": "mfir3_100.sdc",
            "sha256": "13d4c1aafcc09a84d81d3b60d513cb901384a10e27e5a5a16572a600f15895f3"
        },
        {
            "name": "mfir3_100_types.vhdl",
            "sha256": "83afa91df7cf80c01f75ad37443d3321451e17012f6f0a55887ba750e654e240"
        },
        {
            "name": "mfir3_100.vhdl",
            "sha256": "4556cbd6e2c5f0b9d045b137d536b095dabe60c0544878ee1829556331ca625f"
        }
    ],
    "flags": [
        20,
        20
    ],
    "hash": "4649f68fd58b3d522bfca2e5e870e7de8521201a1998fb240ce45bd854cc31d7",
    "top_component": {
        "name": "mfir3_100",
        "ports_flat": [
            {
                "direction": "in",
                "domain": "System",
                "is_clock": true,
                "name": "clk",
                "type_name": "clk.mfir3_100_types.clk_System",
                "width": 1
            },
            {
                "direction": "in",
                "domain": "System",
                "is_clock": false,
                "name": "rst",
                "type_name": "rst.mfir3_100_types.rst_System",
                "width": 1
            },
            {
                "direction": "in",
                "is_clock": false,
                "name": "x",
                "type_name": "signed(17 downto 0)",
                "width": 18
            },
            {
                "direction": "out",
                "is_clock": false,
                "name": "o",
                "type_name": "signed(17 downto 0)",
                "width": 18
            }
        ]
    },
    "version": "unstable"
}