
FC_v2.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013718  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001370  080138c8  080138c8  000238c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014c38  08014c38  00030210  2**0
                  CONTENTS
  4 .ARM          00000008  08014c38  08014c38  00024c38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014c40  08014c40  00030210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08014c40  08014c40  00024c40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08014c48  08014c48  00024c48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000210  20000000  08014c4c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00030210  2**0
                  CONTENTS
 10 .bss          000055a0  20000210  20000210  00030210  2**2
                  ALLOC
 11 ._user_heap_stack 00000a00  200057b0  200057b0  00030210  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00030210  2**0
                  CONTENTS, READONLY
 13 .debug_info   0004dccb  00000000  00000000  00030240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00006d6a  00000000  00000000  0007df0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00003350  00000000  00000000  00084c78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00003158  00000000  00000000  00087fc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00009e10  00000000  00000000  0008b120  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00031cfb  00000000  00000000  00094f30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00111161  00000000  00000000  000c6c2b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  001d7d8c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000f5f8  00000000  00000000  001d7de0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000210 	.word	0x20000210
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080138b0 	.word	0x080138b0

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000214 	.word	0x20000214
 80001ec:	080138b0 	.word	0x080138b0

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9a4 	b.w	8001008 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	468c      	mov	ip, r1
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	f040 8083 	bne.w	8000e5a <__udivmoddi4+0x116>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4617      	mov	r7, r2
 8000d58:	d947      	bls.n	8000dea <__udivmoddi4+0xa6>
 8000d5a:	fab2 f282 	clz	r2, r2
 8000d5e:	b142      	cbz	r2, 8000d72 <__udivmoddi4+0x2e>
 8000d60:	f1c2 0020 	rsb	r0, r2, #32
 8000d64:	fa24 f000 	lsr.w	r0, r4, r0
 8000d68:	4091      	lsls	r1, r2
 8000d6a:	4097      	lsls	r7, r2
 8000d6c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d70:	4094      	lsls	r4, r2
 8000d72:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d76:	0c23      	lsrs	r3, r4, #16
 8000d78:	fbbc f6f8 	udiv	r6, ip, r8
 8000d7c:	fa1f fe87 	uxth.w	lr, r7
 8000d80:	fb08 c116 	mls	r1, r8, r6, ip
 8000d84:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d88:	fb06 f10e 	mul.w	r1, r6, lr
 8000d8c:	4299      	cmp	r1, r3
 8000d8e:	d909      	bls.n	8000da4 <__udivmoddi4+0x60>
 8000d90:	18fb      	adds	r3, r7, r3
 8000d92:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d96:	f080 8119 	bcs.w	8000fcc <__udivmoddi4+0x288>
 8000d9a:	4299      	cmp	r1, r3
 8000d9c:	f240 8116 	bls.w	8000fcc <__udivmoddi4+0x288>
 8000da0:	3e02      	subs	r6, #2
 8000da2:	443b      	add	r3, r7
 8000da4:	1a5b      	subs	r3, r3, r1
 8000da6:	b2a4      	uxth	r4, r4
 8000da8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dac:	fb08 3310 	mls	r3, r8, r0, r3
 8000db0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000db4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000db8:	45a6      	cmp	lr, r4
 8000dba:	d909      	bls.n	8000dd0 <__udivmoddi4+0x8c>
 8000dbc:	193c      	adds	r4, r7, r4
 8000dbe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dc2:	f080 8105 	bcs.w	8000fd0 <__udivmoddi4+0x28c>
 8000dc6:	45a6      	cmp	lr, r4
 8000dc8:	f240 8102 	bls.w	8000fd0 <__udivmoddi4+0x28c>
 8000dcc:	3802      	subs	r0, #2
 8000dce:	443c      	add	r4, r7
 8000dd0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dd4:	eba4 040e 	sub.w	r4, r4, lr
 8000dd8:	2600      	movs	r6, #0
 8000dda:	b11d      	cbz	r5, 8000de4 <__udivmoddi4+0xa0>
 8000ddc:	40d4      	lsrs	r4, r2
 8000dde:	2300      	movs	r3, #0
 8000de0:	e9c5 4300 	strd	r4, r3, [r5]
 8000de4:	4631      	mov	r1, r6
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	b902      	cbnz	r2, 8000dee <__udivmoddi4+0xaa>
 8000dec:	deff      	udf	#255	; 0xff
 8000dee:	fab2 f282 	clz	r2, r2
 8000df2:	2a00      	cmp	r2, #0
 8000df4:	d150      	bne.n	8000e98 <__udivmoddi4+0x154>
 8000df6:	1bcb      	subs	r3, r1, r7
 8000df8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dfc:	fa1f f887 	uxth.w	r8, r7
 8000e00:	2601      	movs	r6, #1
 8000e02:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e06:	0c21      	lsrs	r1, r4, #16
 8000e08:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e0c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e10:	fb08 f30c 	mul.w	r3, r8, ip
 8000e14:	428b      	cmp	r3, r1
 8000e16:	d907      	bls.n	8000e28 <__udivmoddi4+0xe4>
 8000e18:	1879      	adds	r1, r7, r1
 8000e1a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e1e:	d202      	bcs.n	8000e26 <__udivmoddi4+0xe2>
 8000e20:	428b      	cmp	r3, r1
 8000e22:	f200 80e9 	bhi.w	8000ff8 <__udivmoddi4+0x2b4>
 8000e26:	4684      	mov	ip, r0
 8000e28:	1ac9      	subs	r1, r1, r3
 8000e2a:	b2a3      	uxth	r3, r4
 8000e2c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e30:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e34:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e38:	fb08 f800 	mul.w	r8, r8, r0
 8000e3c:	45a0      	cmp	r8, r4
 8000e3e:	d907      	bls.n	8000e50 <__udivmoddi4+0x10c>
 8000e40:	193c      	adds	r4, r7, r4
 8000e42:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x10a>
 8000e48:	45a0      	cmp	r8, r4
 8000e4a:	f200 80d9 	bhi.w	8001000 <__udivmoddi4+0x2bc>
 8000e4e:	4618      	mov	r0, r3
 8000e50:	eba4 0408 	sub.w	r4, r4, r8
 8000e54:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e58:	e7bf      	b.n	8000dda <__udivmoddi4+0x96>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d909      	bls.n	8000e72 <__udivmoddi4+0x12e>
 8000e5e:	2d00      	cmp	r5, #0
 8000e60:	f000 80b1 	beq.w	8000fc6 <__udivmoddi4+0x282>
 8000e64:	2600      	movs	r6, #0
 8000e66:	e9c5 0100 	strd	r0, r1, [r5]
 8000e6a:	4630      	mov	r0, r6
 8000e6c:	4631      	mov	r1, r6
 8000e6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e72:	fab3 f683 	clz	r6, r3
 8000e76:	2e00      	cmp	r6, #0
 8000e78:	d14a      	bne.n	8000f10 <__udivmoddi4+0x1cc>
 8000e7a:	428b      	cmp	r3, r1
 8000e7c:	d302      	bcc.n	8000e84 <__udivmoddi4+0x140>
 8000e7e:	4282      	cmp	r2, r0
 8000e80:	f200 80b8 	bhi.w	8000ff4 <__udivmoddi4+0x2b0>
 8000e84:	1a84      	subs	r4, r0, r2
 8000e86:	eb61 0103 	sbc.w	r1, r1, r3
 8000e8a:	2001      	movs	r0, #1
 8000e8c:	468c      	mov	ip, r1
 8000e8e:	2d00      	cmp	r5, #0
 8000e90:	d0a8      	beq.n	8000de4 <__udivmoddi4+0xa0>
 8000e92:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e96:	e7a5      	b.n	8000de4 <__udivmoddi4+0xa0>
 8000e98:	f1c2 0320 	rsb	r3, r2, #32
 8000e9c:	fa20 f603 	lsr.w	r6, r0, r3
 8000ea0:	4097      	lsls	r7, r2
 8000ea2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ea6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000eaa:	40d9      	lsrs	r1, r3
 8000eac:	4330      	orrs	r0, r6
 8000eae:	0c03      	lsrs	r3, r0, #16
 8000eb0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000eb4:	fa1f f887 	uxth.w	r8, r7
 8000eb8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000ebc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ec0:	fb06 f108 	mul.w	r1, r6, r8
 8000ec4:	4299      	cmp	r1, r3
 8000ec6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eca:	d909      	bls.n	8000ee0 <__udivmoddi4+0x19c>
 8000ecc:	18fb      	adds	r3, r7, r3
 8000ece:	f106 3cff 	add.w	ip, r6, #4294967295
 8000ed2:	f080 808d 	bcs.w	8000ff0 <__udivmoddi4+0x2ac>
 8000ed6:	4299      	cmp	r1, r3
 8000ed8:	f240 808a 	bls.w	8000ff0 <__udivmoddi4+0x2ac>
 8000edc:	3e02      	subs	r6, #2
 8000ede:	443b      	add	r3, r7
 8000ee0:	1a5b      	subs	r3, r3, r1
 8000ee2:	b281      	uxth	r1, r0
 8000ee4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ee8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef0:	fb00 f308 	mul.w	r3, r0, r8
 8000ef4:	428b      	cmp	r3, r1
 8000ef6:	d907      	bls.n	8000f08 <__udivmoddi4+0x1c4>
 8000ef8:	1879      	adds	r1, r7, r1
 8000efa:	f100 3cff 	add.w	ip, r0, #4294967295
 8000efe:	d273      	bcs.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f00:	428b      	cmp	r3, r1
 8000f02:	d971      	bls.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f04:	3802      	subs	r0, #2
 8000f06:	4439      	add	r1, r7
 8000f08:	1acb      	subs	r3, r1, r3
 8000f0a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000f0e:	e778      	b.n	8000e02 <__udivmoddi4+0xbe>
 8000f10:	f1c6 0c20 	rsb	ip, r6, #32
 8000f14:	fa03 f406 	lsl.w	r4, r3, r6
 8000f18:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f1c:	431c      	orrs	r4, r3
 8000f1e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f22:	fa01 f306 	lsl.w	r3, r1, r6
 8000f26:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f2a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f2e:	431f      	orrs	r7, r3
 8000f30:	0c3b      	lsrs	r3, r7, #16
 8000f32:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f36:	fa1f f884 	uxth.w	r8, r4
 8000f3a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f3e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f42:	fb09 fa08 	mul.w	sl, r9, r8
 8000f46:	458a      	cmp	sl, r1
 8000f48:	fa02 f206 	lsl.w	r2, r2, r6
 8000f4c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f50:	d908      	bls.n	8000f64 <__udivmoddi4+0x220>
 8000f52:	1861      	adds	r1, r4, r1
 8000f54:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f58:	d248      	bcs.n	8000fec <__udivmoddi4+0x2a8>
 8000f5a:	458a      	cmp	sl, r1
 8000f5c:	d946      	bls.n	8000fec <__udivmoddi4+0x2a8>
 8000f5e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f62:	4421      	add	r1, r4
 8000f64:	eba1 010a 	sub.w	r1, r1, sl
 8000f68:	b2bf      	uxth	r7, r7
 8000f6a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f6e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f72:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f76:	fb00 f808 	mul.w	r8, r0, r8
 8000f7a:	45b8      	cmp	r8, r7
 8000f7c:	d907      	bls.n	8000f8e <__udivmoddi4+0x24a>
 8000f7e:	19e7      	adds	r7, r4, r7
 8000f80:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f84:	d22e      	bcs.n	8000fe4 <__udivmoddi4+0x2a0>
 8000f86:	45b8      	cmp	r8, r7
 8000f88:	d92c      	bls.n	8000fe4 <__udivmoddi4+0x2a0>
 8000f8a:	3802      	subs	r0, #2
 8000f8c:	4427      	add	r7, r4
 8000f8e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f92:	eba7 0708 	sub.w	r7, r7, r8
 8000f96:	fba0 8902 	umull	r8, r9, r0, r2
 8000f9a:	454f      	cmp	r7, r9
 8000f9c:	46c6      	mov	lr, r8
 8000f9e:	4649      	mov	r1, r9
 8000fa0:	d31a      	bcc.n	8000fd8 <__udivmoddi4+0x294>
 8000fa2:	d017      	beq.n	8000fd4 <__udivmoddi4+0x290>
 8000fa4:	b15d      	cbz	r5, 8000fbe <__udivmoddi4+0x27a>
 8000fa6:	ebb3 020e 	subs.w	r2, r3, lr
 8000faa:	eb67 0701 	sbc.w	r7, r7, r1
 8000fae:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fb2:	40f2      	lsrs	r2, r6
 8000fb4:	ea4c 0202 	orr.w	r2, ip, r2
 8000fb8:	40f7      	lsrs	r7, r6
 8000fba:	e9c5 2700 	strd	r2, r7, [r5]
 8000fbe:	2600      	movs	r6, #0
 8000fc0:	4631      	mov	r1, r6
 8000fc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fc6:	462e      	mov	r6, r5
 8000fc8:	4628      	mov	r0, r5
 8000fca:	e70b      	b.n	8000de4 <__udivmoddi4+0xa0>
 8000fcc:	4606      	mov	r6, r0
 8000fce:	e6e9      	b.n	8000da4 <__udivmoddi4+0x60>
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	e6fd      	b.n	8000dd0 <__udivmoddi4+0x8c>
 8000fd4:	4543      	cmp	r3, r8
 8000fd6:	d2e5      	bcs.n	8000fa4 <__udivmoddi4+0x260>
 8000fd8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fdc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fe0:	3801      	subs	r0, #1
 8000fe2:	e7df      	b.n	8000fa4 <__udivmoddi4+0x260>
 8000fe4:	4608      	mov	r0, r1
 8000fe6:	e7d2      	b.n	8000f8e <__udivmoddi4+0x24a>
 8000fe8:	4660      	mov	r0, ip
 8000fea:	e78d      	b.n	8000f08 <__udivmoddi4+0x1c4>
 8000fec:	4681      	mov	r9, r0
 8000fee:	e7b9      	b.n	8000f64 <__udivmoddi4+0x220>
 8000ff0:	4666      	mov	r6, ip
 8000ff2:	e775      	b.n	8000ee0 <__udivmoddi4+0x19c>
 8000ff4:	4630      	mov	r0, r6
 8000ff6:	e74a      	b.n	8000e8e <__udivmoddi4+0x14a>
 8000ff8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ffc:	4439      	add	r1, r7
 8000ffe:	e713      	b.n	8000e28 <__udivmoddi4+0xe4>
 8001000:	3802      	subs	r0, #2
 8001002:	443c      	add	r4, r7
 8001004:	e724      	b.n	8000e50 <__udivmoddi4+0x10c>
 8001006:	bf00      	nop

08001008 <__aeabi_idiv0>:
 8001008:	4770      	bx	lr
 800100a:	bf00      	nop

0800100c <lsm_write>:
/*
 * LSM6DSR
 */

static int32_t lsm_write(void *handle, uint8_t reg, const uint8_t *bufp, uint16_t len)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b088      	sub	sp, #32
 8001010:	af04      	add	r7, sp, #16
 8001012:	60f8      	str	r0, [r7, #12]
 8001014:	607a      	str	r2, [r7, #4]
 8001016:	461a      	mov	r2, r3
 8001018:	460b      	mov	r3, r1
 800101a:	72fb      	strb	r3, [r7, #11]
 800101c:	4613      	mov	r3, r2
 800101e:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Write(handle, LSM6DSR_I2C_ADD_L, reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*) bufp, len, 1000);
 8001020:	7afb      	ldrb	r3, [r7, #11]
 8001022:	b29a      	uxth	r2, r3
 8001024:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001028:	9302      	str	r3, [sp, #8]
 800102a:	893b      	ldrh	r3, [r7, #8]
 800102c:	9301      	str	r3, [sp, #4]
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	9300      	str	r3, [sp, #0]
 8001032:	2301      	movs	r3, #1
 8001034:	21d5      	movs	r1, #213	; 0xd5
 8001036:	68f8      	ldr	r0, [r7, #12]
 8001038:	f005 fbca 	bl	80067d0 <HAL_I2C_Mem_Write>
  return 0;
 800103c:	2300      	movs	r3, #0
}
 800103e:	4618      	mov	r0, r3
 8001040:	3710      	adds	r7, #16
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}

08001046 <lsm_read>:

static int32_t lsm_read(void *handle, uint8_t reg, uint8_t *bufp,
                             uint16_t len)
{
 8001046:	b580      	push	{r7, lr}
 8001048:	b088      	sub	sp, #32
 800104a:	af04      	add	r7, sp, #16
 800104c:	60f8      	str	r0, [r7, #12]
 800104e:	607a      	str	r2, [r7, #4]
 8001050:	461a      	mov	r2, r3
 8001052:	460b      	mov	r3, r1
 8001054:	72fb      	strb	r3, [r7, #11]
 8001056:	4613      	mov	r3, r2
 8001058:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Read(handle, LSM6DSR_I2C_ADD_L, reg,
 800105a:	7afb      	ldrb	r3, [r7, #11]
 800105c:	b29a      	uxth	r2, r3
 800105e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001062:	9302      	str	r3, [sp, #8]
 8001064:	893b      	ldrh	r3, [r7, #8]
 8001066:	9301      	str	r3, [sp, #4]
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	9300      	str	r3, [sp, #0]
 800106c:	2301      	movs	r3, #1
 800106e:	21d5      	movs	r1, #213	; 0xd5
 8001070:	68f8      	ldr	r0, [r7, #12]
 8001072:	f005 fca7 	bl	80069c4 <HAL_I2C_Mem_Read>
                   I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);
  return 0;
 8001076:	2300      	movs	r3, #0
}
 8001078:	4618      	mov	r0, r3
 800107a:	3710      	adds	r7, #16
 800107c:	46bd      	mov	sp, r7
 800107e:	bd80      	pop	{r7, pc}

08001080 <MRT_LSM6DSR_Setup>:




stmdev_ctx_t  MRT_LSM6DSR_Setup(I2C_HandleTypeDef* SENSOR_BUS, UART_HandleTypeDef* uart)
	{
 8001080:	b590      	push	{r4, r7, lr}
 8001082:	b08b      	sub	sp, #44	; 0x2c
 8001084:	af00      	add	r7, sp, #0
 8001086:	60f8      	str	r0, [r7, #12]
 8001088:	60b9      	str	r1, [r7, #8]
 800108a:	607a      	str	r2, [r7, #4]
	  Guart = uart;
 800108c:	4a53      	ldr	r2, [pc, #332]	; (80011dc <MRT_LSM6DSR_Setup+0x15c>)
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	6013      	str	r3, [r2, #0]
	  HAL_UART_Transmit(Guart,"LSM6DSR Setup Starts\n\r", 22, HAL_MAX_DELAY);
 8001092:	4b52      	ldr	r3, [pc, #328]	; (80011dc <MRT_LSM6DSR_Setup+0x15c>)
 8001094:	6818      	ldr	r0, [r3, #0]
 8001096:	f04f 33ff 	mov.w	r3, #4294967295
 800109a:	2216      	movs	r2, #22
 800109c:	4950      	ldr	r1, [pc, #320]	; (80011e0 <MRT_LSM6DSR_Setup+0x160>)
 800109e:	f009 fa9e 	bl	800a5de <HAL_UART_Transmit>


	  stmdev_ctx_t lsm_ctx;

	  /* Initialize mems driver interface */
	  lsm_ctx.write_reg = lsm_write;
 80010a2:	4b50      	ldr	r3, [pc, #320]	; (80011e4 <MRT_LSM6DSR_Setup+0x164>)
 80010a4:	61fb      	str	r3, [r7, #28]
	  lsm_ctx.read_reg = lsm_read;
 80010a6:	4b50      	ldr	r3, [pc, #320]	; (80011e8 <MRT_LSM6DSR_Setup+0x168>)
 80010a8:	623b      	str	r3, [r7, #32]
	  lsm_ctx.handle = SENSOR_BUS;
 80010aa:	68bb      	ldr	r3, [r7, #8]
 80010ac:	627b      	str	r3, [r7, #36]	; 0x24
	  /* Wait sensor boot time */
	  HAL_Delay(BOOT_TIME);
 80010ae:	2064      	movs	r0, #100	; 0x64
 80010b0:	f004 fcaa 	bl	8005a08 <HAL_Delay>
	  /* Check device ID */
	  lsm6dsr_device_id_get(&lsm_ctx, &lsm_whoamI);
 80010b4:	f107 031c 	add.w	r3, r7, #28
 80010b8:	494c      	ldr	r1, [pc, #304]	; (80011ec <MRT_LSM6DSR_Setup+0x16c>)
 80010ba:	4618      	mov	r0, r3
 80010bc:	f004 f954 	bl	8005368 <lsm6dsr_device_id_get>

	  HAL_UART_Transmit(Guart,"Checking Sensor ID...", 21, HAL_MAX_DELAY);
 80010c0:	4b46      	ldr	r3, [pc, #280]	; (80011dc <MRT_LSM6DSR_Setup+0x15c>)
 80010c2:	6818      	ldr	r0, [r3, #0]
 80010c4:	f04f 33ff 	mov.w	r3, #4294967295
 80010c8:	2215      	movs	r2, #21
 80010ca:	4949      	ldr	r1, [pc, #292]	; (80011f0 <MRT_LSM6DSR_Setup+0x170>)
 80010cc:	f009 fa87 	bl	800a5de <HAL_UART_Transmit>


	  if (lsm_whoamI != LSM6DSR_ID){
 80010d0:	4b46      	ldr	r3, [pc, #280]	; (80011ec <MRT_LSM6DSR_Setup+0x16c>)
 80010d2:	781b      	ldrb	r3, [r3, #0]
 80010d4:	2b6a      	cmp	r3, #106	; 0x6a
 80010d6:	d032      	beq.n	800113e <MRT_LSM6DSR_Setup+0xbe>
		  HAL_UART_Transmit(Guart,"NOT OK\n\r", 8, HAL_MAX_DELAY);
 80010d8:	4b40      	ldr	r3, [pc, #256]	; (80011dc <MRT_LSM6DSR_Setup+0x15c>)
 80010da:	6818      	ldr	r0, [r3, #0]
 80010dc:	f04f 33ff 	mov.w	r3, #4294967295
 80010e0:	2208      	movs	r2, #8
 80010e2:	4944      	ldr	r1, [pc, #272]	; (80011f4 <MRT_LSM6DSR_Setup+0x174>)
 80010e4:	f009 fa7b 	bl	800a5de <HAL_UART_Transmit>
		  HAL_UART_Transmit(Guart,"This Device is: " , 16, HAL_MAX_DELAY);
 80010e8:	4b3c      	ldr	r3, [pc, #240]	; (80011dc <MRT_LSM6DSR_Setup+0x15c>)
 80010ea:	6818      	ldr	r0, [r3, #0]
 80010ec:	f04f 33ff 	mov.w	r3, #4294967295
 80010f0:	2210      	movs	r2, #16
 80010f2:	4941      	ldr	r1, [pc, #260]	; (80011f8 <MRT_LSM6DSR_Setup+0x178>)
 80010f4:	f009 fa73 	bl	800a5de <HAL_UART_Transmit>
		  char buffer[10];
		  sprintf(buffer, "%X\r\n", lsm_whoamI);
 80010f8:	4b3c      	ldr	r3, [pc, #240]	; (80011ec <MRT_LSM6DSR_Setup+0x16c>)
 80010fa:	781b      	ldrb	r3, [r3, #0]
 80010fc:	461a      	mov	r2, r3
 80010fe:	f107 0310 	add.w	r3, r7, #16
 8001102:	493e      	ldr	r1, [pc, #248]	; (80011fc <MRT_LSM6DSR_Setup+0x17c>)
 8001104:	4618      	mov	r0, r3
 8001106:	f00e fc1f 	bl	800f948 <siprintf>

			__BKPT();
 800110a:	be00      	bkpt	0x0000

		  HAL_UART_Transmit(Guart,buffer, strlen(buffer), HAL_MAX_DELAY);
 800110c:	4b33      	ldr	r3, [pc, #204]	; (80011dc <MRT_LSM6DSR_Setup+0x15c>)
 800110e:	681c      	ldr	r4, [r3, #0]
 8001110:	f107 0310 	add.w	r3, r7, #16
 8001114:	4618      	mov	r0, r3
 8001116:	f7ff f86b 	bl	80001f0 <strlen>
 800111a:	4603      	mov	r3, r0
 800111c:	b29a      	uxth	r2, r3
 800111e:	f107 0110 	add.w	r1, r7, #16
 8001122:	f04f 33ff 	mov.w	r3, #4294967295
 8001126:	4620      	mov	r0, r4
 8001128:	f009 fa59 	bl	800a5de <HAL_UART_Transmit>
		  HAL_UART_Transmit(Guart,"\n\rProgram Terminated\n\r", 22, HAL_MAX_DELAY);
 800112c:	4b2b      	ldr	r3, [pc, #172]	; (80011dc <MRT_LSM6DSR_Setup+0x15c>)
 800112e:	6818      	ldr	r0, [r3, #0]
 8001130:	f04f 33ff 	mov.w	r3, #4294967295
 8001134:	2216      	movs	r2, #22
 8001136:	4932      	ldr	r1, [pc, #200]	; (8001200 <MRT_LSM6DSR_Setup+0x180>)
 8001138:	f009 fa51 	bl	800a5de <HAL_UART_Transmit>
		  while(1);
 800113c:	e7fe      	b.n	800113c <MRT_LSM6DSR_Setup+0xbc>
	  }
	  HAL_UART_Transmit(Guart,"OK\n\r", 6, HAL_MAX_DELAY);
 800113e:	4b27      	ldr	r3, [pc, #156]	; (80011dc <MRT_LSM6DSR_Setup+0x15c>)
 8001140:	6818      	ldr	r0, [r3, #0]
 8001142:	f04f 33ff 	mov.w	r3, #4294967295
 8001146:	2206      	movs	r2, #6
 8001148:	492e      	ldr	r1, [pc, #184]	; (8001204 <MRT_LSM6DSR_Setup+0x184>)
 800114a:	f009 fa48 	bl	800a5de <HAL_UART_Transmit>

	  /* Restore default configuration */
	  lsm6dsr_reset_set(&lsm_ctx, PROPERTY_ENABLE);
 800114e:	f107 031c 	add.w	r3, r7, #28
 8001152:	2101      	movs	r1, #1
 8001154:	4618      	mov	r0, r3
 8001156:	f004 f918 	bl	800538a <lsm6dsr_reset_set>


	  HAL_Delay(1000);
 800115a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800115e:	f004 fc53 	bl	8005a08 <HAL_Delay>

	  do {
	    lsm6dsr_reset_get(&lsm_ctx, &lsm_rst);
 8001162:	f107 031c 	add.w	r3, r7, #28
 8001166:	4928      	ldr	r1, [pc, #160]	; (8001208 <MRT_LSM6DSR_Setup+0x188>)
 8001168:	4618      	mov	r0, r3
 800116a:	f004 f934 	bl	80053d6 <lsm6dsr_reset_get>
	  } while (lsm_rst);
 800116e:	4b26      	ldr	r3, [pc, #152]	; (8001208 <MRT_LSM6DSR_Setup+0x188>)
 8001170:	781b      	ldrb	r3, [r3, #0]
 8001172:	2b00      	cmp	r3, #0
 8001174:	d1f5      	bne.n	8001162 <MRT_LSM6DSR_Setup+0xe2>

	  /* Disable I3C interface */
	  //TODO JASPER lsm6dsr_i3c_disable_set(&lsm_ctx, LSM6DSR_I3C_DISABLE);

	  /* Enable Block Data Update */
	  lsm6dsr_block_data_update_set(&lsm_ctx, PROPERTY_ENABLE);
 8001176:	f107 031c 	add.w	r3, r7, #28
 800117a:	2101      	movs	r1, #1
 800117c:	4618      	mov	r0, r3
 800117e:	f003 ffa3 	bl	80050c8 <lsm6dsr_block_data_update_set>
	  /* Set Output Data Rate */
	  lsm6dsr_xl_data_rate_set(&lsm_ctx, LSM6DSR_XL_ODR_12Hz5);
 8001182:	f107 031c 	add.w	r3, r7, #28
 8001186:	2101      	movs	r1, #1
 8001188:	4618      	mov	r0, r3
 800118a:	f003 fd7f 	bl	8004c8c <lsm6dsr_xl_data_rate_set>
	  lsm6dsr_gy_data_rate_set(&lsm_ctx, LSM6DSR_GY_ODR_12Hz5);
 800118e:	f107 031c 	add.w	r3, r7, #28
 8001192:	2101      	movs	r1, #1
 8001194:	4618      	mov	r0, r3
 8001196:	f003 fe9b 	bl	8004ed0 <lsm6dsr_gy_data_rate_set>
	  /* Set full scale */
	  lsm6dsr_xl_full_scale_set(&lsm_ctx, LSM6DSR_2g);
 800119a:	f107 031c 	add.w	r3, r7, #28
 800119e:	2100      	movs	r1, #0
 80011a0:	4618      	mov	r0, r3
 80011a2:	f003 fd4d 	bl	8004c40 <lsm6dsr_xl_full_scale_set>
	  lsm6dsr_gy_full_scale_set(&lsm_ctx, LSM6DSR_2000dps);
 80011a6:	f107 031c 	add.w	r3, r7, #28
 80011aa:	210c      	movs	r1, #12
 80011ac:	4618      	mov	r0, r3
 80011ae:	f003 fe69 	bl	8004e84 <lsm6dsr_gy_full_scale_set>
	  /* Configure filtering chain(No aux interface)
	   * Accelerometer - LPF1 + LPF2 path
	   */
	  //TODO JASPER lsm6dsr_xl_hp_path_on_out_set(&lsm_ctx, LSM6DSR_LP_ODR_DIV_100);
	  //TODO JASPER lsm6dsr_xl_filter_lp2_set(&lsm_ctx, PROPERTY_ENABLE);
	  HAL_UART_Transmit(Guart,"LLSM6DSR Setup Ends\n\r", 25, HAL_MAX_DELAY);
 80011b2:	4b0a      	ldr	r3, [pc, #40]	; (80011dc <MRT_LSM6DSR_Setup+0x15c>)
 80011b4:	6818      	ldr	r0, [r3, #0]
 80011b6:	f04f 33ff 	mov.w	r3, #4294967295
 80011ba:	2219      	movs	r2, #25
 80011bc:	4913      	ldr	r1, [pc, #76]	; (800120c <MRT_LSM6DSR_Setup+0x18c>)
 80011be:	f009 fa0e 	bl	800a5de <HAL_UART_Transmit>

	  return lsm_ctx;
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	461c      	mov	r4, r3
 80011c6:	f107 031c 	add.w	r3, r7, #28
 80011ca:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80011ce:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}
 80011d2:	68f8      	ldr	r0, [r7, #12]
 80011d4:	372c      	adds	r7, #44	; 0x2c
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd90      	pop	{r4, r7, pc}
 80011da:	bf00      	nop
 80011dc:	20004f40 	.word	0x20004f40
 80011e0:	080138c8 	.word	0x080138c8
 80011e4:	0800100d 	.word	0x0800100d
 80011e8:	08001047 	.word	0x08001047
 80011ec:	2000023c 	.word	0x2000023c
 80011f0:	080138e0 	.word	0x080138e0
 80011f4:	080138f8 	.word	0x080138f8
 80011f8:	08013904 	.word	0x08013904
 80011fc:	08013918 	.word	0x08013918
 8001200:	08013920 	.word	0x08013920
 8001204:	08013938 	.word	0x08013938
 8001208:	2000023d 	.word	0x2000023d
 800120c:	08013940 	.word	0x08013940

08001210 <MRT_LSM6DSR_getAcceleration>:


/*
 * Get acceleration values
 */
void MRT_LSM6DSR_getAcceleration(stmdev_ctx_t lsm_ctx,float acceleration_mg[3]){
 8001210:	b590      	push	{r4, r7, lr}
 8001212:	b087      	sub	sp, #28
 8001214:	af00      	add	r7, sp, #0
 8001216:	1d3c      	adds	r4, r7, #4
 8001218:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800121c:	603b      	str	r3, [r7, #0]
		//lsm6dsr_reg_t reg;
		//lsm6dsr_status_reg_get(&dev_ctx, &reg.status_reg);

    	uint8_t reg;
	    lsm6dsr_xl_flag_data_ready_get(&lsm_ctx, &reg);
 800121e:	f107 0217 	add.w	r2, r7, #23
 8001222:	1d3b      	adds	r3, r7, #4
 8001224:	4611      	mov	r1, r2
 8001226:	4618      	mov	r0, r3
 8001228:	f003 ff74 	bl	8005114 <lsm6dsr_xl_flag_data_ready_get>

		//if (reg.status_reg.gda) {
	    if(reg){
 800122c:	7dfb      	ldrb	r3, [r7, #23]
 800122e:	2b00      	cmp	r3, #0
 8001230:	d02d      	beq.n	800128e <MRT_LSM6DSR_getAcceleration+0x7e>
		/* Read magnetic field data */
		memset(data_raw_acceleration, 0x00, 3 * sizeof(int16_t));
 8001232:	2206      	movs	r2, #6
 8001234:	2100      	movs	r1, #0
 8001236:	4818      	ldr	r0, [pc, #96]	; (8001298 <MRT_LSM6DSR_getAcceleration+0x88>)
 8001238:	f00d fb08 	bl	800e84c <memset>
        lsm6dsr_acceleration_raw_get(&lsm_ctx, data_raw_acceleration);
 800123c:	1d3b      	adds	r3, r7, #4
 800123e:	4916      	ldr	r1, [pc, #88]	; (8001298 <MRT_LSM6DSR_getAcceleration+0x88>)
 8001240:	4618      	mov	r0, r3
 8001242:	f004 f820 	bl	8005286 <lsm6dsr_acceleration_raw_get>
        acceleration_mg[0] = lsm6dsr_from_fs2g_to_mg(
 8001246:	4b14      	ldr	r3, [pc, #80]	; (8001298 <MRT_LSM6DSR_getAcceleration+0x88>)
 8001248:	f9b3 3000 	ldrsh.w	r3, [r3]
 800124c:	4618      	mov	r0, r3
 800124e:	f003 fcab 	bl	8004ba8 <lsm6dsr_from_fs2g_to_mg>
 8001252:	eef0 7a40 	vmov.f32	s15, s0
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	edc3 7a00 	vstr	s15, [r3]
                               data_raw_acceleration[0]);
        acceleration_mg[1] = lsm6dsr_from_fs2g_to_mg(
 800125c:	4b0e      	ldr	r3, [pc, #56]	; (8001298 <MRT_LSM6DSR_getAcceleration+0x88>)
 800125e:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8001262:	683b      	ldr	r3, [r7, #0]
 8001264:	1d1c      	adds	r4, r3, #4
 8001266:	4610      	mov	r0, r2
 8001268:	f003 fc9e 	bl	8004ba8 <lsm6dsr_from_fs2g_to_mg>
 800126c:	eef0 7a40 	vmov.f32	s15, s0
 8001270:	edc4 7a00 	vstr	s15, [r4]
                               data_raw_acceleration[1]);
        acceleration_mg[2] = lsm6dsr_from_fs2g_to_mg(
 8001274:	4b08      	ldr	r3, [pc, #32]	; (8001298 <MRT_LSM6DSR_getAcceleration+0x88>)
 8001276:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	f103 0408 	add.w	r4, r3, #8
 8001280:	4610      	mov	r0, r2
 8001282:	f003 fc91 	bl	8004ba8 <lsm6dsr_from_fs2g_to_mg>
 8001286:	eef0 7a40 	vmov.f32	s15, s0
 800128a:	edc4 7a00 	vstr	s15, [r4]
                               data_raw_acceleration[2]);
      }
}
 800128e:	bf00      	nop
 8001290:	371c      	adds	r7, #28
 8001292:	46bd      	mov	sp, r7
 8001294:	bd90      	pop	{r4, r7, pc}
 8001296:	bf00      	nop
 8001298:	2000022c 	.word	0x2000022c

0800129c <MRT_LSM6DSR_getTemperature>:


/*
 * Get temperature value
 */
void MRT_LSM6DSR_getTemperature(stmdev_ctx_t lsm_ctx,float* temperature_degC){
 800129c:	b590      	push	{r4, r7, lr}
 800129e:	b087      	sub	sp, #28
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	1d3c      	adds	r4, r7, #4
 80012a4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80012a8:	603b      	str	r3, [r7, #0]
	//lsm6dsr_reg_t reg;
	//lsm6dsr_status_reg_get(&dev_ctx, &reg.status_reg);

    uint8_t reg;
    lsm6dsr_temp_flag_data_ready_get(&lsm_ctx, &reg);
 80012aa:	f107 0217 	add.w	r2, r7, #23
 80012ae:	1d3b      	adds	r3, r7, #4
 80012b0:	4611      	mov	r1, r2
 80012b2:	4618      	mov	r0, r3
 80012b4:	f003 ff60 	bl	8005178 <lsm6dsr_temp_flag_data_ready_get>

	//if (reg.status_reg.tda) {
    if(reg){
 80012b8:	7dfb      	ldrb	r3, [r7, #23]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d017      	beq.n	80012ee <MRT_LSM6DSR_getTemperature+0x52>
		//Read temperature data
		memset(lsm_data_raw_temperature, 0x00, sizeof(int16_t));
 80012be:	4b0e      	ldr	r3, [pc, #56]	; (80012f8 <MRT_LSM6DSR_getTemperature+0x5c>)
 80012c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012c4:	2202      	movs	r2, #2
 80012c6:	2100      	movs	r1, #0
 80012c8:	4618      	mov	r0, r3
 80012ca:	f00d fabf 	bl	800e84c <memset>
		lsm6dsr_temperature_raw_get(&lsm_ctx, &lsm_data_raw_temperature);
 80012ce:	1d3b      	adds	r3, r7, #4
 80012d0:	4909      	ldr	r1, [pc, #36]	; (80012f8 <MRT_LSM6DSR_getTemperature+0x5c>)
 80012d2:	4618      	mov	r0, r3
 80012d4:	f003 ff69 	bl	80051aa <lsm6dsr_temperature_raw_get>
		*temperature_degC = lsm6dsr_from_lsb_to_celsius(lsm_data_raw_temperature);
 80012d8:	4b07      	ldr	r3, [pc, #28]	; (80012f8 <MRT_LSM6DSR_getTemperature+0x5c>)
 80012da:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012de:	4618      	mov	r0, r3
 80012e0:	f003 fc92 	bl	8004c08 <lsm6dsr_from_lsb_to_celsius>
 80012e4:	eef0 7a40 	vmov.f32	s15, s0
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	edc3 7a00 	vstr	s15, [r3]

	}
}
 80012ee:	bf00      	nop
 80012f0:	371c      	adds	r7, #28
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd90      	pop	{r4, r7, pc}
 80012f6:	bf00      	nop
 80012f8:	2000023a 	.word	0x2000023a

080012fc <MRT_LSM6DSR_getAngularRate>:


/*
 * Get angular rate values
 */
void MRT_LSM6DSR_getAngularRate(stmdev_ctx_t lsm_ctx,float angular_rate_mdps[3]){
 80012fc:	b590      	push	{r4, r7, lr}
 80012fe:	b087      	sub	sp, #28
 8001300:	af00      	add	r7, sp, #0
 8001302:	1d3c      	adds	r4, r7, #4
 8001304:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001308:	603b      	str	r3, [r7, #0]
		//lsm6dsr_reg_t reg;
		//lsm6dsr_status_reg_get(&dev_ctx, &reg.status_reg);

    	uint8_t reg;
	    lsm6dsr_gy_flag_data_ready_get(&lsm_ctx, &reg);
 800130a:	f107 0217 	add.w	r2, r7, #23
 800130e:	1d3b      	adds	r3, r7, #4
 8001310:	4611      	mov	r1, r2
 8001312:	4618      	mov	r0, r3
 8001314:	f003 ff17 	bl	8005146 <lsm6dsr_gy_flag_data_ready_get>

		//if (reg.status_reg.xlda) {
	    if(reg){
 8001318:	7dfb      	ldrb	r3, [r7, #23]
 800131a:	2b00      	cmp	r3, #0
 800131c:	d02d      	beq.n	800137a <MRT_LSM6DSR_getAngularRate+0x7e>
		/* Read magnetic field data */
		memset(data_raw_angular_rate, 0x00, 3 * sizeof(int16_t));
 800131e:	2206      	movs	r2, #6
 8001320:	2100      	movs	r1, #0
 8001322:	4818      	ldr	r0, [pc, #96]	; (8001384 <MRT_LSM6DSR_getAngularRate+0x88>)
 8001324:	f00d fa92 	bl	800e84c <memset>
		lsm6dsr_angular_rate_raw_get(&lsm_ctx, data_raw_angular_rate);
 8001328:	1d3b      	adds	r3, r7, #4
 800132a:	4916      	ldr	r1, [pc, #88]	; (8001384 <MRT_LSM6DSR_getAngularRate+0x88>)
 800132c:	4618      	mov	r0, r3
 800132e:	f003 ff5f 	bl	80051f0 <lsm6dsr_angular_rate_raw_get>
		angular_rate_mdps[0] =
				lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[0]);
 8001332:	4b14      	ldr	r3, [pc, #80]	; (8001384 <MRT_LSM6DSR_getAngularRate+0x88>)
 8001334:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001338:	4618      	mov	r0, r3
 800133a:	f003 fc4d 	bl	8004bd8 <lsm6dsr_from_fs2000dps_to_mdps>
 800133e:	eef0 7a40 	vmov.f32	s15, s0
		angular_rate_mdps[0] =
 8001342:	683b      	ldr	r3, [r7, #0]
 8001344:	edc3 7a00 	vstr	s15, [r3]
		angular_rate_mdps[1] =
				lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[1]);
 8001348:	4b0e      	ldr	r3, [pc, #56]	; (8001384 <MRT_LSM6DSR_getAngularRate+0x88>)
 800134a:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
		angular_rate_mdps[1] =
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	1d1c      	adds	r4, r3, #4
				lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[1]);
 8001352:	4610      	mov	r0, r2
 8001354:	f003 fc40 	bl	8004bd8 <lsm6dsr_from_fs2000dps_to_mdps>
 8001358:	eef0 7a40 	vmov.f32	s15, s0
		angular_rate_mdps[1] =
 800135c:	edc4 7a00 	vstr	s15, [r4]
		angular_rate_mdps[2] =
				lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[2]);
 8001360:	4b08      	ldr	r3, [pc, #32]	; (8001384 <MRT_LSM6DSR_getAngularRate+0x88>)
 8001362:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
		angular_rate_mdps[2] =
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	f103 0408 	add.w	r4, r3, #8
				lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[2]);
 800136c:	4610      	mov	r0, r2
 800136e:	f003 fc33 	bl	8004bd8 <lsm6dsr_from_fs2000dps_to_mdps>
 8001372:	eef0 7a40 	vmov.f32	s15, s0
		angular_rate_mdps[2] =
 8001376:	edc4 7a00 	vstr	s15, [r4]
		fs2000dps_to_mdps
		*/

		}

}
 800137a:	bf00      	nop
 800137c:	371c      	adds	r7, #28
 800137e:	46bd      	mov	sp, r7
 8001380:	bd90      	pop	{r4, r7, pc}
 8001382:	bf00      	nop
 8001384:	20000234 	.word	0x20000234

08001388 <MRT_LPS22HH_Setup>:
 * LPS22HH
 */


stmdev_ctx_t  MRT_LPS22HH_Setup(I2C_HandleTypeDef* SENSOR_BUS, UART_HandleTypeDef* uart)
	{
 8001388:	b590      	push	{r4, r7, lr}
 800138a:	b08d      	sub	sp, #52	; 0x34
 800138c:	af00      	add	r7, sp, #0
 800138e:	60f8      	str	r0, [r7, #12]
 8001390:	60b9      	str	r1, [r7, #8]
 8001392:	607a      	str	r2, [r7, #4]

	  Guart = uart;
 8001394:	4a4b      	ldr	r2, [pc, #300]	; (80014c4 <MRT_LPS22HH_Setup+0x13c>)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	6013      	str	r3, [r2, #0]
	  HAL_UART_Transmit(Guart,"LPS22HH Setup Starts\n\r", 22, HAL_MAX_DELAY);
 800139a:	4b4a      	ldr	r3, [pc, #296]	; (80014c4 <MRT_LPS22HH_Setup+0x13c>)
 800139c:	6818      	ldr	r0, [r3, #0]
 800139e:	f04f 33ff 	mov.w	r3, #4294967295
 80013a2:	2216      	movs	r2, #22
 80013a4:	4948      	ldr	r1, [pc, #288]	; (80014c8 <MRT_LPS22HH_Setup+0x140>)
 80013a6:	f009 f91a 	bl	800a5de <HAL_UART_Transmit>

	  stmdev_ctx_t lps_ctx;

	  lps22hh_reg_t reg;
	  /* Initialize mems driver interface */
	  lps_ctx.write_reg = lps_write;
 80013aa:	4b48      	ldr	r3, [pc, #288]	; (80014cc <MRT_LPS22HH_Setup+0x144>)
 80013ac:	627b      	str	r3, [r7, #36]	; 0x24
	  lps_ctx.read_reg = lps_read;
 80013ae:	4b48      	ldr	r3, [pc, #288]	; (80014d0 <MRT_LPS22HH_Setup+0x148>)
 80013b0:	62bb      	str	r3, [r7, #40]	; 0x28
	  lps_ctx.handle = SENSOR_BUS;
 80013b2:	68bb      	ldr	r3, [r7, #8]
 80013b4:	62fb      	str	r3, [r7, #44]	; 0x2c
	  /* Wait sensor boot time */
	  HAL_Delay(BOOT_TIME);
 80013b6:	2064      	movs	r0, #100	; 0x64
 80013b8:	f004 fb26 	bl	8005a08 <HAL_Delay>
	  /* Check device ID */
	  lps_whoamI = 0;
 80013bc:	4b45      	ldr	r3, [pc, #276]	; (80014d4 <MRT_LPS22HH_Setup+0x14c>)
 80013be:	2200      	movs	r2, #0
 80013c0:	701a      	strb	r2, [r3, #0]
	  lps22hh_device_id_get(&lps_ctx, &lps_whoamI);
 80013c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013c6:	4943      	ldr	r1, [pc, #268]	; (80014d4 <MRT_LPS22HH_Setup+0x14c>)
 80013c8:	4618      	mov	r0, r3
 80013ca:	f003 fb6d 	bl	8004aa8 <lps22hh_device_id_get>



  	  HAL_UART_Transmit(Guart,"Checking Sensor ID...", 22, HAL_MAX_DELAY);
 80013ce:	4b3d      	ldr	r3, [pc, #244]	; (80014c4 <MRT_LPS22HH_Setup+0x13c>)
 80013d0:	6818      	ldr	r0, [r3, #0]
 80013d2:	f04f 33ff 	mov.w	r3, #4294967295
 80013d6:	2216      	movs	r2, #22
 80013d8:	493f      	ldr	r1, [pc, #252]	; (80014d8 <MRT_LPS22HH_Setup+0x150>)
 80013da:	f009 f900 	bl	800a5de <HAL_UART_Transmit>
	  if ( lps_whoamI != LPS22HH_ID ){
 80013de:	4b3d      	ldr	r3, [pc, #244]	; (80014d4 <MRT_LPS22HH_Setup+0x14c>)
 80013e0:	781b      	ldrb	r3, [r3, #0]
 80013e2:	2bb3      	cmp	r3, #179	; 0xb3
 80013e4:	d031      	beq.n	800144a <MRT_LPS22HH_Setup+0xc2>
		  HAL_UART_Transmit(Guart,"NOT OK\n\r", 8, HAL_MAX_DELAY);
 80013e6:	4b37      	ldr	r3, [pc, #220]	; (80014c4 <MRT_LPS22HH_Setup+0x13c>)
 80013e8:	6818      	ldr	r0, [r3, #0]
 80013ea:	f04f 33ff 	mov.w	r3, #4294967295
 80013ee:	2208      	movs	r2, #8
 80013f0:	493a      	ldr	r1, [pc, #232]	; (80014dc <MRT_LPS22HH_Setup+0x154>)
 80013f2:	f009 f8f4 	bl	800a5de <HAL_UART_Transmit>
		  HAL_UART_Transmit(Guart,"This Device is: " , 16, HAL_MAX_DELAY);
 80013f6:	4b33      	ldr	r3, [pc, #204]	; (80014c4 <MRT_LPS22HH_Setup+0x13c>)
 80013f8:	6818      	ldr	r0, [r3, #0]
 80013fa:	f04f 33ff 	mov.w	r3, #4294967295
 80013fe:	2210      	movs	r2, #16
 8001400:	4937      	ldr	r1, [pc, #220]	; (80014e0 <MRT_LPS22HH_Setup+0x158>)
 8001402:	f009 f8ec 	bl	800a5de <HAL_UART_Transmit>
		  char buffer[10];
		  sprintf(buffer, "%X\r\n", lps_whoamI);
 8001406:	4b33      	ldr	r3, [pc, #204]	; (80014d4 <MRT_LPS22HH_Setup+0x14c>)
 8001408:	781b      	ldrb	r3, [r3, #0]
 800140a:	461a      	mov	r2, r3
 800140c:	f107 0314 	add.w	r3, r7, #20
 8001410:	4934      	ldr	r1, [pc, #208]	; (80014e4 <MRT_LPS22HH_Setup+0x15c>)
 8001412:	4618      	mov	r0, r3
 8001414:	f00e fa98 	bl	800f948 <siprintf>
		  HAL_UART_Transmit(Guart,buffer, strlen(buffer), HAL_MAX_DELAY);
 8001418:	4b2a      	ldr	r3, [pc, #168]	; (80014c4 <MRT_LPS22HH_Setup+0x13c>)
 800141a:	681c      	ldr	r4, [r3, #0]
 800141c:	f107 0314 	add.w	r3, r7, #20
 8001420:	4618      	mov	r0, r3
 8001422:	f7fe fee5 	bl	80001f0 <strlen>
 8001426:	4603      	mov	r3, r0
 8001428:	b29a      	uxth	r2, r3
 800142a:	f107 0114 	add.w	r1, r7, #20
 800142e:	f04f 33ff 	mov.w	r3, #4294967295
 8001432:	4620      	mov	r0, r4
 8001434:	f009 f8d3 	bl	800a5de <HAL_UART_Transmit>
		  HAL_UART_Transmit(Guart,"\n\rProgram Terminated\n\r", 22, HAL_MAX_DELAY);
 8001438:	4b22      	ldr	r3, [pc, #136]	; (80014c4 <MRT_LPS22HH_Setup+0x13c>)
 800143a:	6818      	ldr	r0, [r3, #0]
 800143c:	f04f 33ff 	mov.w	r3, #4294967295
 8001440:	2216      	movs	r2, #22
 8001442:	4929      	ldr	r1, [pc, #164]	; (80014e8 <MRT_LPS22HH_Setup+0x160>)
 8001444:	f009 f8cb 	bl	800a5de <HAL_UART_Transmit>
		  while(1);
 8001448:	e7fe      	b.n	8001448 <MRT_LPS22HH_Setup+0xc0>
	  }
	  HAL_UART_Transmit(Guart,"OK\n\r", 4, HAL_MAX_DELAY);
 800144a:	4b1e      	ldr	r3, [pc, #120]	; (80014c4 <MRT_LPS22HH_Setup+0x13c>)
 800144c:	6818      	ldr	r0, [r3, #0]
 800144e:	f04f 33ff 	mov.w	r3, #4294967295
 8001452:	2204      	movs	r2, #4
 8001454:	4925      	ldr	r1, [pc, #148]	; (80014ec <MRT_LPS22HH_Setup+0x164>)
 8001456:	f009 f8c2 	bl	800a5de <HAL_UART_Transmit>

	  /* Restore default configuration */
	  lps22hh_reset_set(&lps_ctx, PROPERTY_ENABLE);
 800145a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800145e:	2101      	movs	r1, #1
 8001460:	4618      	mov	r0, r3
 8001462:	f003 fb32 	bl	8004aca <lps22hh_reset_set>

	  HAL_Delay(1000);
 8001466:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800146a:	f004 facd 	bl	8005a08 <HAL_Delay>

	  do {
	    lps22hh_reset_get(&lps_ctx, &lps_rst);
 800146e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001472:	491f      	ldr	r1, [pc, #124]	; (80014f0 <MRT_LPS22HH_Setup+0x168>)
 8001474:	4618      	mov	r0, r3
 8001476:	f003 fb4e 	bl	8004b16 <lps22hh_reset_get>
	  } while (lps_rst);
 800147a:	4b1d      	ldr	r3, [pc, #116]	; (80014f0 <MRT_LPS22HH_Setup+0x168>)
 800147c:	781b      	ldrb	r3, [r3, #0]
 800147e:	2b00      	cmp	r3, #0
 8001480:	d1f5      	bne.n	800146e <MRT_LPS22HH_Setup+0xe6>


	  /* Enable Block Data Update */
	  lps22hh_block_data_update_set(&lps_ctx, PROPERTY_ENABLE);
 8001482:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001486:	2101      	movs	r1, #1
 8001488:	4618      	mov	r0, r3
 800148a:	f003 fa5d 	bl	8004948 <lps22hh_block_data_update_set>
	  /* Set Output Data Rate */
	  lps22hh_data_rate_set(&lps_ctx, LPS22HH_75_Hz_LOW_NOISE);
 800148e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001492:	2115      	movs	r1, #21
 8001494:	4618      	mov	r0, r3
 8001496:	f003 fa7d 	bl	8004994 <lps22hh_data_rate_set>
	  HAL_UART_Transmit(Guart,"LPS22HH Setup Ends\n\r", 24, HAL_MAX_DELAY);
 800149a:	4b0a      	ldr	r3, [pc, #40]	; (80014c4 <MRT_LPS22HH_Setup+0x13c>)
 800149c:	6818      	ldr	r0, [r3, #0]
 800149e:	f04f 33ff 	mov.w	r3, #4294967295
 80014a2:	2218      	movs	r2, #24
 80014a4:	4913      	ldr	r1, [pc, #76]	; (80014f4 <MRT_LPS22HH_Setup+0x16c>)
 80014a6:	f009 f89a 	bl	800a5de <HAL_UART_Transmit>

	  return lps_ctx;
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	461c      	mov	r4, r3
 80014ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014b2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80014b6:	e884 0007 	stmia.w	r4, {r0, r1, r2}

	}
 80014ba:	68f8      	ldr	r0, [r7, #12]
 80014bc:	3734      	adds	r7, #52	; 0x34
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd90      	pop	{r4, r7, pc}
 80014c2:	bf00      	nop
 80014c4:	20004f40 	.word	0x20004f40
 80014c8:	08013958 	.word	0x08013958
 80014cc:	08001559 	.word	0x08001559
 80014d0:	08001593 	.word	0x08001593
 80014d4:	20000240 	.word	0x20000240
 80014d8:	080138e0 	.word	0x080138e0
 80014dc:	080138f8 	.word	0x080138f8
 80014e0:	08013904 	.word	0x08013904
 80014e4:	08013918 	.word	0x08013918
 80014e8:	08013920 	.word	0x08013920
 80014ec:	08013938 	.word	0x08013938
 80014f0:	20000241 	.word	0x20000241
 80014f4:	08013970 	.word	0x08013970

080014f8 <MRT_LPS22HH_getTemperature>:
	  lps22hh_pressure_raw_get(&lps_ctx, &data_raw_pressure);
	  *pressure = lps22hh_from_lsb_to_hpa(data_raw_pressure);
	}
}

void MRT_LPS22HH_getTemperature(stmdev_ctx_t lps_ctx,float* temperature_degC){
 80014f8:	b590      	push	{r4, r7, lr}
 80014fa:	b087      	sub	sp, #28
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	1d3c      	adds	r4, r7, #4
 8001500:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001504:	603b      	str	r3, [r7, #0]
	/* Read output only if new value is available */
	//lps22hh_reg_t reg;
	//lps22hh_read_reg(&lps_ctx, LPS22HH_STATUS, (uint8_t *)&reg, 1);

	uint8_t reg;
	lps22hh_temp_flag_data_ready_get(&lps_ctx, &reg);
 8001506:	f107 0217 	add.w	r2, r7, #23
 800150a:	1d3b      	adds	r3, r7, #4
 800150c:	4611      	mov	r1, r2
 800150e:	4618      	mov	r0, r3
 8001510:	f003 fa8e 	bl	8004a30 <lps22hh_temp_flag_data_ready_get>

	//if (reg.status.t_da) {
	if (reg) {
 8001514:	7dfb      	ldrb	r3, [r7, #23]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d017      	beq.n	800154a <MRT_LPS22HH_getTemperature+0x52>
	  memset(lps_data_raw_temperature, 0x00, sizeof(int16_t));
 800151a:	4b0e      	ldr	r3, [pc, #56]	; (8001554 <MRT_LPS22HH_getTemperature+0x5c>)
 800151c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001520:	2202      	movs	r2, #2
 8001522:	2100      	movs	r1, #0
 8001524:	4618      	mov	r0, r3
 8001526:	f00d f991 	bl	800e84c <memset>
	  lps22hh_temperature_raw_get(&lps_ctx, &lps_data_raw_temperature);
 800152a:	1d3b      	adds	r3, r7, #4
 800152c:	4909      	ldr	r1, [pc, #36]	; (8001554 <MRT_LPS22HH_getTemperature+0x5c>)
 800152e:	4618      	mov	r0, r3
 8001530:	f003 fa97 	bl	8004a62 <lps22hh_temperature_raw_get>
	  *temperature_degC = lps22hh_from_lsb_to_celsius(lps_data_raw_temperature);
 8001534:	4b07      	ldr	r3, [pc, #28]	; (8001554 <MRT_LPS22HH_getTemperature+0x5c>)
 8001536:	f9b3 3000 	ldrsh.w	r3, [r3]
 800153a:	4618      	mov	r0, r3
 800153c:	f003 f9ea 	bl	8004914 <lps22hh_from_lsb_to_celsius>
 8001540:	eef0 7a40 	vmov.f32	s15, s0
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	edc3 7a00 	vstr	s15, [r3]
	}
}
 800154a:	bf00      	nop
 800154c:	371c      	adds	r7, #28
 800154e:	46bd      	mov	sp, r7
 8001550:	bd90      	pop	{r4, r7, pc}
 8001552:	bf00      	nop
 8001554:	2000023e 	.word	0x2000023e

08001558 <lps_write>:




static int32_t lps_write(void *handle, uint8_t reg, const uint8_t *bufp, uint16_t len)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b088      	sub	sp, #32
 800155c:	af04      	add	r7, sp, #16
 800155e:	60f8      	str	r0, [r7, #12]
 8001560:	607a      	str	r2, [r7, #4]
 8001562:	461a      	mov	r2, r3
 8001564:	460b      	mov	r3, r1
 8001566:	72fb      	strb	r3, [r7, #11]
 8001568:	4613      	mov	r3, r2
 800156a:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Write(handle, LPS22HH_I2C_ADD_L, reg, I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);
 800156c:	7afb      	ldrb	r3, [r7, #11]
 800156e:	b29a      	uxth	r2, r3
 8001570:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001574:	9302      	str	r3, [sp, #8]
 8001576:	893b      	ldrh	r3, [r7, #8]
 8001578:	9301      	str	r3, [sp, #4]
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	9300      	str	r3, [sp, #0]
 800157e:	2301      	movs	r3, #1
 8001580:	21b9      	movs	r1, #185	; 0xb9
 8001582:	68f8      	ldr	r0, [r7, #12]
 8001584:	f005 f924 	bl	80067d0 <HAL_I2C_Mem_Write>
  return 0;
 8001588:	2300      	movs	r3, #0
}
 800158a:	4618      	mov	r0, r3
 800158c:	3710      	adds	r7, #16
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}

08001592 <lps_read>:

static int32_t lps_read(void *handle, uint8_t reg, uint8_t *bufp,
                             uint16_t len)
{
 8001592:	b580      	push	{r7, lr}
 8001594:	b088      	sub	sp, #32
 8001596:	af04      	add	r7, sp, #16
 8001598:	60f8      	str	r0, [r7, #12]
 800159a:	607a      	str	r2, [r7, #4]
 800159c:	461a      	mov	r2, r3
 800159e:	460b      	mov	r3, r1
 80015a0:	72fb      	strb	r3, [r7, #11]
 80015a2:	4613      	mov	r3, r2
 80015a4:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Read(handle, LPS22HH_I2C_ADD_L, reg, I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);
 80015a6:	7afb      	ldrb	r3, [r7, #11]
 80015a8:	b29a      	uxth	r2, r3
 80015aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015ae:	9302      	str	r3, [sp, #8]
 80015b0:	893b      	ldrh	r3, [r7, #8]
 80015b2:	9301      	str	r3, [sp, #4]
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	9300      	str	r3, [sp, #0]
 80015b8:	2301      	movs	r3, #1
 80015ba:	21b9      	movs	r1, #185	; 0xb9
 80015bc:	68f8      	ldr	r0, [r7, #12]
 80015be:	f005 fa01 	bl	80069c4 <HAL_I2C_Mem_Read>
  return 0;
 80015c2:	2300      	movs	r3, #0
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	3710      	adds	r7, #16
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}

080015cc <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80015cc:	b480      	push	{r7}
 80015ce:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80015d0:	f3bf 8f4f 	dsb	sy
}
 80015d4:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80015d6:	4b06      	ldr	r3, [pc, #24]	; (80015f0 <__NVIC_SystemReset+0x24>)
 80015d8:	68db      	ldr	r3, [r3, #12]
 80015da:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80015de:	4904      	ldr	r1, [pc, #16]	; (80015f0 <__NVIC_SystemReset+0x24>)
 80015e0:	4b04      	ldr	r3, [pc, #16]	; (80015f4 <__NVIC_SystemReset+0x28>)
 80015e2:	4313      	orrs	r3, r2
 80015e4:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80015e6:	f3bf 8f4f 	dsb	sy
}
 80015ea:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80015ec:	bf00      	nop
 80015ee:	e7fd      	b.n	80015ec <__NVIC_SystemReset+0x20>
 80015f0:	e000ed00 	.word	0xe000ed00
 80015f4:	05fa0004 	.word	0x05fa0004

080015f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015fa:	b097      	sub	sp, #92	; 0x5c
 80015fc:	af12      	add	r7, sp, #72	; 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015fe:	f004 f9c1 	bl	8005984 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001602:	f000 f971 	bl	80018e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001606:	f000 fd01 	bl	800200c <MX_GPIO_Init>
  MX_ADC1_Init();
 800160a:	f000 f9cf 	bl	80019ac <MX_ADC1_Init>
  MX_I2C1_Init();
 800160e:	f000 fa1f 	bl	8001a50 <MX_I2C1_Init>
  MX_I2C2_Init();
 8001612:	f000 fa5d 	bl	8001ad0 <MX_I2C2_Init>
  MX_I2C3_Init();
 8001616:	f000 fa9b 	bl	8001b50 <MX_I2C3_Init>
  MX_SPI2_Init();
 800161a:	f000 fb7f 	bl	8001d1c <MX_SPI2_Init>
  MX_SPI4_Init();
 800161e:	f000 fbb3 	bl	8001d88 <MX_SPI4_Init>
  MX_SPI5_Init();
 8001622:	f000 fbe7 	bl	8001df4 <MX_SPI5_Init>
  MX_TIM2_Init();
 8001626:	f000 fc1b 	bl	8001e60 <MX_TIM2_Init>
  MX_UART8_Init();
 800162a:	f000 fc71 	bl	8001f10 <MX_UART8_Init>
  MX_USART3_UART_Init();
 800162e:	f000 fc99 	bl	8001f64 <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 8001632:	f000 fcc1 	bl	8001fb8 <MX_USART6_UART_Init>
  MX_RTC_Init();
 8001636:	f000 fae5 	bl	8001c04 <MX_RTC_Init>
  /*
   * Reinitialize all peripherals
   */

  // reset LEDs
  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, RESET);
 800163a:	2200      	movs	r2, #0
 800163c:	2102      	movs	r1, #2
 800163e:	4884      	ldr	r0, [pc, #528]	; (8001850 <main+0x258>)
 8001640:	f004 ff50 	bl	80064e4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, RESET);
 8001644:	2200      	movs	r2, #0
 8001646:	2104      	movs	r1, #4
 8001648:	4881      	ldr	r0, [pc, #516]	; (8001850 <main+0x258>)
 800164a:	f004 ff4b 	bl	80064e4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_LED3_GPIO_Port, OUT_LED3_Pin, RESET);
 800164e:	2200      	movs	r2, #0
 8001650:	2108      	movs	r1, #8
 8001652:	487f      	ldr	r0, [pc, #508]	; (8001850 <main+0x258>)
 8001654:	f004 ff46 	bl	80064e4 <HAL_GPIO_WritePin>

  // reset recovery pyro pins
  HAL_GPIO_WritePin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin, RESET); //PG14 ARMING RCOV
 8001658:	2200      	movs	r2, #0
 800165a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800165e:	487d      	ldr	r0, [pc, #500]	; (8001854 <main+0x25c>)
 8001660:	f004 ff40 	bl	80064e4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_EJ_Drogue_Gate_GPIO_Port, OUT_EJ_Drogue_Gate_Pin, RESET); //PG12 DROGUE GATE
 8001664:	2200      	movs	r2, #0
 8001666:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800166a:	487a      	ldr	r0, [pc, #488]	; (8001854 <main+0x25c>)
 800166c:	f004 ff3a 	bl	80064e4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_EJ_Main_Gate_GPIO_Port, OUT_EJ_Main_Gate_Pin, RESET); //PG11 MAIN GATE
 8001670:	2200      	movs	r2, #0
 8001672:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001676:	4877      	ldr	r0, [pc, #476]	; (8001854 <main+0x25c>)
 8001678:	f004 ff34 	bl	80064e4 <HAL_GPIO_WritePin>

  // reset prop pyro pins
  HAL_GPIO_WritePin(OUT_PyroValve_Arming_GPIO_Port, OUT_PyroValve_Arming_Pin, RESET); //PG1 ARMING_PROP
 800167c:	2200      	movs	r2, #0
 800167e:	2102      	movs	r1, #2
 8001680:	4874      	ldr	r0, [pc, #464]	; (8001854 <main+0x25c>)
 8001682:	f004 ff2f 	bl	80064e4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_PyroValve_Gate_1_GPIO_Port, OUT_PyroValve_Gate_1_Pin, RESET); //PF15 PROP GATE 1
 8001686:	2200      	movs	r2, #0
 8001688:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800168c:	4872      	ldr	r0, [pc, #456]	; (8001858 <main+0x260>)
 800168e:	f004 ff29 	bl	80064e4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_PyroValve_Gate_2_GPIO_Port,OUT_PyroValve_Gate_2_Pin, RESET); //PF14 PROP GATE 2
 8001692:	2200      	movs	r2, #0
 8001694:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001698:	486f      	ldr	r0, [pc, #444]	; (8001858 <main+0x260>)
 800169a:	f004 ff23 	bl	80064e4 <HAL_GPIO_WritePin>

  // reset 12 V buck converter enable pin (disable converter)
  HAL_GPIO_WritePin(EN_12V_Buck_GPIO_Port, EN_12V_Buck_Pin, RESET); //PE2 Buck converter enable
 800169e:	2200      	movs	r2, #0
 80016a0:	2104      	movs	r1, #4
 80016a2:	486e      	ldr	r0, [pc, #440]	; (800185c <main+0x264>)
 80016a4:	f004 ff1e 	bl	80064e4 <HAL_GPIO_WritePin>
  //HAL_GPIO_WritePin(Vent_Valve_EN_GPIO_Port, Vent_Valve_EN_Pin, RESET); //This was in the previous code
  //HAL_GPIO_WritePin(OUT_Prop_ActuatedVent_Gate_GPIO_Port, OUT_Prop_ActuatedVent_Gate_Pin, RESET); //PE7 (MAY NOT BE THE RIGHT ONE)


  // reset payload EN signal
  HAL_GPIO_WritePin(PAYLOAD_I2C_EN_GPIO_Port, PAYLOAD_I2C_EN_Pin, RESET); //PE9 Payload I2C enable
 80016a8:	2200      	movs	r2, #0
 80016aa:	f44f 7100 	mov.w	r1, #512	; 0x200
 80016ae:	486b      	ldr	r0, [pc, #428]	; (800185c <main+0x264>)
 80016b0:	f004 ff18 	bl	80064e4 <HAL_GPIO_WritePin>

  // set CS pin for thermocouple chip high
  //	HAL_GPIO_WritePin(TH_CS_1_GPIO_Port, TH_CS_1_Pin, SET);

  // set power off for VR
  HAL_GPIO_WritePin(OUT_VR_PWR_GPIO_Port, OUT_VR_PWR_Pin, RESET); //PG9
 80016b4:	2200      	movs	r2, #0
 80016b6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80016ba:	4866      	ldr	r0, [pc, #408]	; (8001854 <main+0x25c>)
 80016bc:	f004 ff12 	bl	80064e4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_VR_REC_GPIO_Port, OUT_VR_REC_Pin, RESET); //PD7
 80016c0:	2200      	movs	r2, #0
 80016c2:	2180      	movs	r1, #128	; 0x80
 80016c4:	4866      	ldr	r0, [pc, #408]	; (8001860 <main+0x268>)
 80016c6:	f004 ff0d 	bl	80064e4 <HAL_GPIO_WritePin>

  // FLASH set CS, WP and IO3 pins high
  HAL_GPIO_WritePin(OUT_FLASH_CS_GPIO_Port, OUT_FLASH_CS_Pin, SET);
 80016ca:	2201      	movs	r2, #1
 80016cc:	2140      	movs	r1, #64	; 0x40
 80016ce:	4864      	ldr	r0, [pc, #400]	; (8001860 <main+0x268>)
 80016d0:	f004 ff08 	bl	80064e4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_FLASH_WP_GPIO_Port, OUT_FLASH_WP_Pin, SET);
 80016d4:	2201      	movs	r2, #1
 80016d6:	2120      	movs	r1, #32
 80016d8:	4861      	ldr	r0, [pc, #388]	; (8001860 <main+0x268>)
 80016da:	f004 ff03 	bl	80064e4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_FLASH_IO3_GPIO_Port, OUT_FLASH_IO3_Pin, SET);
 80016de:	2201      	movs	r2, #1
 80016e0:	2110      	movs	r1, #16
 80016e2:	485f      	ldr	r0, [pc, #380]	; (8001860 <main+0x268>)
 80016e4:	f004 fefe 	bl	80064e4 <HAL_GPIO_WritePin>
   *-Activate freeRTOS
   *-Change SysTic to any other timer
   *-Include the path to all includes folders of the drivers (for C and C++ linkers)
   */

  HAL_UART_Transmit(&DEBUG_USART,"\r\n\r\nStarting FC\r\n\r\n",19,HAL_MAX_DELAY);
 80016e8:	f04f 33ff 	mov.w	r3, #4294967295
 80016ec:	2213      	movs	r2, #19
 80016ee:	495d      	ldr	r1, [pc, #372]	; (8001864 <main+0x26c>)
 80016f0:	485d      	ldr	r0, [pc, #372]	; (8001868 <main+0x270>)
 80016f2:	f008 ff74 	bl	800a5de <HAL_UART_Transmit>
   * -(Optional) Use MCU APB1 freeze register to freeze the WD in StandByMode instead of resetting the FC
   * -(Optional) Setup alarm A and the clock time in .ioc (not recommend because random resets)
   * The rest have been taken care of
   * You can access the flag of both alarm A and B with the variables flagA and flagB
   */
  MRT_setRTC(0x0,0x0,0x0);
 80016f6:	2200      	movs	r2, #0
 80016f8:	2100      	movs	r1, #0
 80016fa:	2000      	movs	r0, #0
 80016fc:	f004 f86c 	bl	80057d8 <MRT_setRTC>
  MRT_setAlarmA(0x0,0x0,WHEN_SLEEP_TIME);
 8001700:	2215      	movs	r2, #21
 8001702:	2100      	movs	r1, #0
 8001704:	2000      	movs	r0, #0
 8001706:	f004 f829 	bl	800575c <MRT_setAlarmA>
  MRT_SetupRTOS(DEBUG_USART,SLEEP_TIME);
 800170a:	4e57      	ldr	r6, [pc, #348]	; (8001868 <main+0x270>)
 800170c:	231e      	movs	r3, #30
 800170e:	930d      	str	r3, [sp, #52]	; 0x34
 8001710:	466d      	mov	r5, sp
 8001712:	f106 0410 	add.w	r4, r6, #16
 8001716:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001718:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800171a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800171c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800171e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001720:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001722:	6823      	ldr	r3, [r4, #0]
 8001724:	602b      	str	r3, [r5, #0]
 8001726:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800172a:	f003 fef9 	bl	8005520 <MRT_SetupRTOS>

  /*
   * For external FLASH memory
   *
   */
	MRT_externalFlashSetup(&huart8);
 800172e:	484e      	ldr	r0, [pc, #312]	; (8001868 <main+0x270>)
 8001730:	f001 ff6e 	bl	8003610 <MRT_externalFlashSetup>

  /*
   * For LSM6DSR
   *-Enable float formatting for sprintf (go to Project->Properties->C/C++ Build->Settings->MCU Settings->Check the box "Use float with printf")
   */
  lsm_ctx = MRT_LSM6DSR_Setup(&hi2c3,&DEBUG_USART);
 8001734:	4c4d      	ldr	r4, [pc, #308]	; (800186c <main+0x274>)
 8001736:	463b      	mov	r3, r7
 8001738:	4a4b      	ldr	r2, [pc, #300]	; (8001868 <main+0x270>)
 800173a:	494d      	ldr	r1, [pc, #308]	; (8001870 <main+0x278>)
 800173c:	4618      	mov	r0, r3
 800173e:	f7ff fc9f 	bl	8001080 <MRT_LSM6DSR_Setup>
 8001742:	463b      	mov	r3, r7
 8001744:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001748:	e884 0007 	stmia.w	r4, {r0, r1, r2}

   /*
    * For LPS22HH
    *-Enable float formatting for sprintf (go to Project->Properties->C/C++ Build->Settings->MCU Settings->Check the box "Use float with printf")
    */
  lps_ctx = MRT_LPS22HH_Setup(&hi2c3,&DEBUG_USART);
 800174c:	4c49      	ldr	r4, [pc, #292]	; (8001874 <main+0x27c>)
 800174e:	463b      	mov	r3, r7
 8001750:	4a45      	ldr	r2, [pc, #276]	; (8001868 <main+0x270>)
 8001752:	4947      	ldr	r1, [pc, #284]	; (8001870 <main+0x278>)
 8001754:	4618      	mov	r0, r3
 8001756:	f7ff fe17 	bl	8001388 <MRT_LPS22HH_Setup>
 800175a:	463b      	mov	r3, r7
 800175c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001760:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    * For the GPS:
    * -huart6 on v4.3
    * -Set its uart to 9600)
    *
    */
   GPS_init(&huart6, &huart8);
 8001764:	4940      	ldr	r1, [pc, #256]	; (8001868 <main+0x270>)
 8001766:	4844      	ldr	r0, [pc, #272]	; (8001878 <main+0x280>)
 8001768:	f001 ff1e 	bl	80035a8 <GPS_init>

   /*
    * For the xtend
    * -huart3 on v4.3
    */
   HAL_GPIO_WritePin(XTend_CTS_Pin, GPIO_PIN_10, GPIO_PIN_RESET); //TODO is it necessary?
 800176c:	2200      	movs	r2, #0
 800176e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001772:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001776:	f004 feb5 	bl	80064e4 <HAL_GPIO_WritePin>

   /*
    * For the SRadio
    * -SPI2 on v4.3
    */
	set_hspi(SRADIO_SPI);
 800177a:	4c40      	ldr	r4, [pc, #256]	; (800187c <main+0x284>)
 800177c:	4668      	mov	r0, sp
 800177e:	f104 0310 	add.w	r3, r4, #16
 8001782:	2248      	movs	r2, #72	; 0x48
 8001784:	4619      	mov	r1, r3
 8001786:	f00d f839 	bl	800e7fc <memcpy>
 800178a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800178e:	f009 fb79 	bl	800ae84 <set_hspi>
	// SPI2_SX_CS_GPIO_Port
	set_NSS_pin(SPI2_SX_CS_GPIO_Port, SPI2_SX_CS_Pin);
 8001792:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001796:	483a      	ldr	r0, [pc, #232]	; (8001880 <main+0x288>)
 8001798:	f009 fb1c 	bl	800add4 <set_NSS_pin>
	set_BUSY_pin(SX_BUSY_GPIO_Port, SX_BUSY_Pin);
 800179c:	2108      	movs	r1, #8
 800179e:	482d      	ldr	r0, [pc, #180]	; (8001854 <main+0x25c>)
 80017a0:	f009 fb2e 	bl	800ae00 <set_BUSY_pin>
	set_NRESET_pin(SX_RST_GPIO_Port, SX_RST_Pin);
 80017a4:	2104      	movs	r1, #4
 80017a6:	482b      	ldr	r0, [pc, #172]	; (8001854 <main+0x25c>)
 80017a8:	f009 fb40 	bl	800ae2c <set_NRESET_pin>
	set_DIO1_pin(SX_DIO_GPIO_Port, SX_DIO_Pin);
 80017ac:	2110      	movs	r1, #16
 80017ae:	4829      	ldr	r0, [pc, #164]	; (8001854 <main+0x25c>)
 80017b0:	f009 fb52 	bl	800ae58 <set_DIO1_pin>
	Tx_setup();
 80017b4:	f009 fb7e 	bl	800aeb4 <Tx_setup>
   *random resets. Now the problem is how do we start the FC from the beginning if we have a random
   *amount of resets?
   *Solution : We use the external IN_Button has an external reset that resets the board from
   *the beginning using the callback function (defined in MRT_Helpers.c)
   */
  MX_IWDG_Init();
 80017b8:	f000 fa0a 	bl	8001bd0 <MX_IWDG_Init>
  HAL_IWDG_Refresh(&hiwdg);
 80017bc:	4831      	ldr	r0, [pc, #196]	; (8001884 <main+0x28c>)
 80017be:	f005 ff75 	bl	80076ac <HAL_IWDG_Refresh>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80017c2:	f009 ffb5 	bl	800b730 <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of MEMORY */
  MEMORYHandle = osMutexNew(&MEMORY_attributes);
 80017c6:	4830      	ldr	r0, [pc, #192]	; (8001888 <main+0x290>)
 80017c8:	f00a f8ba 	bl	800b940 <osMutexNew>
 80017cc:	4603      	mov	r3, r0
 80017ce:	4a2f      	ldr	r2, [pc, #188]	; (800188c <main+0x294>)
 80017d0:	6013      	str	r3, [r2, #0]

  /* creation of TELEMETRY */
  TELEMETRYHandle = osMutexNew(&TELEMETRY_attributes);
 80017d2:	482f      	ldr	r0, [pc, #188]	; (8001890 <main+0x298>)
 80017d4:	f00a f8b4 	bl	800b940 <osMutexNew>
 80017d8:	4603      	mov	r3, r0
 80017da:	4a2e      	ldr	r2, [pc, #184]	; (8001894 <main+0x29c>)
 80017dc:	6013      	str	r3, [r2, #0]

  /* creation of SENSOR_POLLING */
  SENSOR_POLLINGHandle = osMutexNew(&SENSOR_POLLING_attributes);
 80017de:	482e      	ldr	r0, [pc, #184]	; (8001898 <main+0x2a0>)
 80017e0:	f00a f8ae 	bl	800b940 <osMutexNew>
 80017e4:	4603      	mov	r3, r0
 80017e6:	4a2d      	ldr	r2, [pc, #180]	; (800189c <main+0x2a4>)
 80017e8:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Memory0 */
  Memory0Handle = osThreadNew(StartMemory0, NULL, &Memory0_attributes);
 80017ea:	4a2d      	ldr	r2, [pc, #180]	; (80018a0 <main+0x2a8>)
 80017ec:	2100      	movs	r1, #0
 80017ee:	482d      	ldr	r0, [pc, #180]	; (80018a4 <main+0x2ac>)
 80017f0:	f009 ffe8 	bl	800b7c4 <osThreadNew>
 80017f4:	4603      	mov	r3, r0
 80017f6:	4a2c      	ldr	r2, [pc, #176]	; (80018a8 <main+0x2b0>)
 80017f8:	6013      	str	r3, [r2, #0]

  /* creation of Ejection1 */
  Ejection1Handle = osThreadNew(StartEjection1, NULL, &Ejection1_attributes);
 80017fa:	4a2c      	ldr	r2, [pc, #176]	; (80018ac <main+0x2b4>)
 80017fc:	2100      	movs	r1, #0
 80017fe:	482c      	ldr	r0, [pc, #176]	; (80018b0 <main+0x2b8>)
 8001800:	f009 ffe0 	bl	800b7c4 <osThreadNew>
 8001804:	4603      	mov	r3, r0
 8001806:	4a2b      	ldr	r2, [pc, #172]	; (80018b4 <main+0x2bc>)
 8001808:	6013      	str	r3, [r2, #0]

  /* creation of Telemetry2 */
  Telemetry2Handle = osThreadNew(StartTelemetry2, NULL, &Telemetry2_attributes);
 800180a:	4a2b      	ldr	r2, [pc, #172]	; (80018b8 <main+0x2c0>)
 800180c:	2100      	movs	r1, #0
 800180e:	482b      	ldr	r0, [pc, #172]	; (80018bc <main+0x2c4>)
 8001810:	f009 ffd8 	bl	800b7c4 <osThreadNew>
 8001814:	4603      	mov	r3, r0
 8001816:	4a2a      	ldr	r2, [pc, #168]	; (80018c0 <main+0x2c8>)
 8001818:	6013      	str	r3, [r2, #0]

  /* creation of Sensors3 */
  Sensors3Handle = osThreadNew(StartSensors3, NULL, &Sensors3_attributes);
 800181a:	4a2a      	ldr	r2, [pc, #168]	; (80018c4 <main+0x2cc>)
 800181c:	2100      	movs	r1, #0
 800181e:	482a      	ldr	r0, [pc, #168]	; (80018c8 <main+0x2d0>)
 8001820:	f009 ffd0 	bl	800b7c4 <osThreadNew>
 8001824:	4603      	mov	r3, r0
 8001826:	4a29      	ldr	r2, [pc, #164]	; (80018cc <main+0x2d4>)
 8001828:	6013      	str	r3, [r2, #0]

  /* creation of Propulsion4 */
  Propulsion4Handle = osThreadNew(StartPropulsion4, NULL, &Propulsion4_attributes);
 800182a:	4a29      	ldr	r2, [pc, #164]	; (80018d0 <main+0x2d8>)
 800182c:	2100      	movs	r1, #0
 800182e:	4829      	ldr	r0, [pc, #164]	; (80018d4 <main+0x2dc>)
 8001830:	f009 ffc8 	bl	800b7c4 <osThreadNew>
 8001834:	4603      	mov	r3, r0
 8001836:	4a28      	ldr	r2, [pc, #160]	; (80018d8 <main+0x2e0>)
 8001838:	6013      	str	r3, [r2, #0]

  /* creation of Printing */
  PrintingHandle = osThreadNew(StartPrinting, NULL, &Printing_attributes);
 800183a:	4a28      	ldr	r2, [pc, #160]	; (80018dc <main+0x2e4>)
 800183c:	2100      	movs	r1, #0
 800183e:	4828      	ldr	r0, [pc, #160]	; (80018e0 <main+0x2e8>)
 8001840:	f009 ffc0 	bl	800b7c4 <osThreadNew>
 8001844:	4603      	mov	r3, r0
 8001846:	4a27      	ldr	r2, [pc, #156]	; (80018e4 <main+0x2ec>)
 8001848:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800184a:	f009 ff95 	bl	800b778 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800184e:	e7fe      	b.n	800184e <main+0x256>
 8001850:	40020800 	.word	0x40020800
 8001854:	40021800 	.word	0x40021800
 8001858:	40021400 	.word	0x40021400
 800185c:	40021000 	.word	0x40021000
 8001860:	40020c00 	.word	0x40020c00
 8001864:	080139f0 	.word	0x080139f0
 8001868:	200054c4 	.word	0x200054c4
 800186c:	200055b0 	.word	0x200055b0
 8001870:	20004f44 	.word	0x20004f44
 8001874:	200055a4 	.word	0x200055a4
 8001878:	20005508 	.word	0x20005508
 800187c:	20004f98 	.word	0x20004f98
 8001880:	40020400 	.word	0x40020400
 8001884:	20005100 	.word	0x20005100
 8001888:	080146dc 	.word	0x080146dc
 800188c:	200053c8 	.word	0x200053c8
 8001890:	080146ec 	.word	0x080146ec
 8001894:	200055d0 	.word	0x200055d0
 8001898:	080146fc 	.word	0x080146fc
 800189c:	20005444 	.word	0x20005444
 80018a0:	08014604 	.word	0x08014604
 80018a4:	08002331 	.word	0x08002331
 80018a8:	20005170 	.word	0x20005170
 80018ac:	08014628 	.word	0x08014628
 80018b0:	08002389 	.word	0x08002389
 80018b4:	200054bc 	.word	0x200054bc
 80018b8:	0801464c 	.word	0x0801464c
 80018bc:	08002397 	.word	0x08002397
 80018c0:	200054c0 	.word	0x200054c0
 80018c4:	08014670 	.word	0x08014670
 80018c8:	080023a5 	.word	0x080023a5
 80018cc:	200055a0 	.word	0x200055a0
 80018d0:	08014694 	.word	0x08014694
 80018d4:	08002441 	.word	0x08002441
 80018d8:	200055bc 	.word	0x200055bc
 80018dc:	080146b8 	.word	0x080146b8
 80018e0:	0800244d 	.word	0x0800244d
 80018e4:	2000544c 	.word	0x2000544c

080018e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b094      	sub	sp, #80	; 0x50
 80018ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018ee:	f107 0320 	add.w	r3, r7, #32
 80018f2:	2230      	movs	r2, #48	; 0x30
 80018f4:	2100      	movs	r1, #0
 80018f6:	4618      	mov	r0, r3
 80018f8:	f00c ffa8 	bl	800e84c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018fc:	f107 030c 	add.w	r3, r7, #12
 8001900:	2200      	movs	r2, #0
 8001902:	601a      	str	r2, [r3, #0]
 8001904:	605a      	str	r2, [r3, #4]
 8001906:	609a      	str	r2, [r3, #8]
 8001908:	60da      	str	r2, [r3, #12]
 800190a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800190c:	2300      	movs	r3, #0
 800190e:	60bb      	str	r3, [r7, #8]
 8001910:	4b24      	ldr	r3, [pc, #144]	; (80019a4 <SystemClock_Config+0xbc>)
 8001912:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001914:	4a23      	ldr	r2, [pc, #140]	; (80019a4 <SystemClock_Config+0xbc>)
 8001916:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800191a:	6413      	str	r3, [r2, #64]	; 0x40
 800191c:	4b21      	ldr	r3, [pc, #132]	; (80019a4 <SystemClock_Config+0xbc>)
 800191e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001920:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001924:	60bb      	str	r3, [r7, #8]
 8001926:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001928:	2300      	movs	r3, #0
 800192a:	607b      	str	r3, [r7, #4]
 800192c:	4b1e      	ldr	r3, [pc, #120]	; (80019a8 <SystemClock_Config+0xc0>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001934:	4a1c      	ldr	r2, [pc, #112]	; (80019a8 <SystemClock_Config+0xc0>)
 8001936:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800193a:	6013      	str	r3, [r2, #0]
 800193c:	4b1a      	ldr	r3, [pc, #104]	; (80019a8 <SystemClock_Config+0xc0>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001944:	607b      	str	r3, [r7, #4]
 8001946:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001948:	2309      	movs	r3, #9
 800194a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800194c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001950:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001952:	2301      	movs	r3, #1
 8001954:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001956:	2300      	movs	r3, #0
 8001958:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800195a:	f107 0320 	add.w	r3, r7, #32
 800195e:	4618      	mov	r0, r3
 8001960:	f005 fef2 	bl	8007748 <HAL_RCC_OscConfig>
 8001964:	4603      	mov	r3, r0
 8001966:	2b00      	cmp	r3, #0
 8001968:	d001      	beq.n	800196e <SystemClock_Config+0x86>
  {
    Error_Handler();
 800196a:	f000 fee3 	bl	8002734 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800196e:	230f      	movs	r3, #15
 8001970:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8001972:	2301      	movs	r3, #1
 8001974:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001976:	2300      	movs	r3, #0
 8001978:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800197a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800197e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001980:	2300      	movs	r3, #0
 8001982:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001984:	f107 030c 	add.w	r3, r7, #12
 8001988:	2100      	movs	r1, #0
 800198a:	4618      	mov	r0, r3
 800198c:	f006 f954 	bl	8007c38 <HAL_RCC_ClockConfig>
 8001990:	4603      	mov	r3, r0
 8001992:	2b00      	cmp	r3, #0
 8001994:	d001      	beq.n	800199a <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8001996:	f000 fecd 	bl	8002734 <Error_Handler>
  }
}
 800199a:	bf00      	nop
 800199c:	3750      	adds	r7, #80	; 0x50
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	40023800 	.word	0x40023800
 80019a8:	40007000 	.word	0x40007000

080019ac <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b084      	sub	sp, #16
 80019b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80019b2:	463b      	mov	r3, r7
 80019b4:	2200      	movs	r2, #0
 80019b6:	601a      	str	r2, [r3, #0]
 80019b8:	605a      	str	r2, [r3, #4]
 80019ba:	609a      	str	r2, [r3, #8]
 80019bc:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80019be:	4b21      	ldr	r3, [pc, #132]	; (8001a44 <MX_ADC1_Init+0x98>)
 80019c0:	4a21      	ldr	r2, [pc, #132]	; (8001a48 <MX_ADC1_Init+0x9c>)
 80019c2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80019c4:	4b1f      	ldr	r3, [pc, #124]	; (8001a44 <MX_ADC1_Init+0x98>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80019ca:	4b1e      	ldr	r3, [pc, #120]	; (8001a44 <MX_ADC1_Init+0x98>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80019d0:	4b1c      	ldr	r3, [pc, #112]	; (8001a44 <MX_ADC1_Init+0x98>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80019d6:	4b1b      	ldr	r3, [pc, #108]	; (8001a44 <MX_ADC1_Init+0x98>)
 80019d8:	2200      	movs	r2, #0
 80019da:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80019dc:	4b19      	ldr	r3, [pc, #100]	; (8001a44 <MX_ADC1_Init+0x98>)
 80019de:	2200      	movs	r2, #0
 80019e0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80019e4:	4b17      	ldr	r3, [pc, #92]	; (8001a44 <MX_ADC1_Init+0x98>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80019ea:	4b16      	ldr	r3, [pc, #88]	; (8001a44 <MX_ADC1_Init+0x98>)
 80019ec:	4a17      	ldr	r2, [pc, #92]	; (8001a4c <MX_ADC1_Init+0xa0>)
 80019ee:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80019f0:	4b14      	ldr	r3, [pc, #80]	; (8001a44 <MX_ADC1_Init+0x98>)
 80019f2:	2200      	movs	r2, #0
 80019f4:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80019f6:	4b13      	ldr	r3, [pc, #76]	; (8001a44 <MX_ADC1_Init+0x98>)
 80019f8:	2201      	movs	r2, #1
 80019fa:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80019fc:	4b11      	ldr	r3, [pc, #68]	; (8001a44 <MX_ADC1_Init+0x98>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001a04:	4b0f      	ldr	r3, [pc, #60]	; (8001a44 <MX_ADC1_Init+0x98>)
 8001a06:	2201      	movs	r2, #1
 8001a08:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001a0a:	480e      	ldr	r0, [pc, #56]	; (8001a44 <MX_ADC1_Init+0x98>)
 8001a0c:	f004 f820 	bl	8005a50 <HAL_ADC_Init>
 8001a10:	4603      	mov	r3, r0
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d001      	beq.n	8001a1a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001a16:	f000 fe8d 	bl	8002734 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001a1a:	2306      	movs	r3, #6
 8001a1c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001a1e:	2301      	movs	r3, #1
 8001a20:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001a22:	2300      	movs	r3, #0
 8001a24:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a26:	463b      	mov	r3, r7
 8001a28:	4619      	mov	r1, r3
 8001a2a:	4806      	ldr	r0, [pc, #24]	; (8001a44 <MX_ADC1_Init+0x98>)
 8001a2c:	f004 f854 	bl	8005ad8 <HAL_ADC_ConfigChannel>
 8001a30:	4603      	mov	r3, r0
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d001      	beq.n	8001a3a <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001a36:	f000 fe7d 	bl	8002734 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001a3a:	bf00      	nop
 8001a3c:	3710      	adds	r7, #16
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	20005178 	.word	0x20005178
 8001a48:	40012000 	.word	0x40012000
 8001a4c:	0f000001 	.word	0x0f000001

08001a50 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001a54:	4b1b      	ldr	r3, [pc, #108]	; (8001ac4 <MX_I2C1_Init+0x74>)
 8001a56:	4a1c      	ldr	r2, [pc, #112]	; (8001ac8 <MX_I2C1_Init+0x78>)
 8001a58:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001a5a:	4b1a      	ldr	r3, [pc, #104]	; (8001ac4 <MX_I2C1_Init+0x74>)
 8001a5c:	4a1b      	ldr	r2, [pc, #108]	; (8001acc <MX_I2C1_Init+0x7c>)
 8001a5e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a60:	4b18      	ldr	r3, [pc, #96]	; (8001ac4 <MX_I2C1_Init+0x74>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001a66:	4b17      	ldr	r3, [pc, #92]	; (8001ac4 <MX_I2C1_Init+0x74>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a6c:	4b15      	ldr	r3, [pc, #84]	; (8001ac4 <MX_I2C1_Init+0x74>)
 8001a6e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001a72:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a74:	4b13      	ldr	r3, [pc, #76]	; (8001ac4 <MX_I2C1_Init+0x74>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001a7a:	4b12      	ldr	r3, [pc, #72]	; (8001ac4 <MX_I2C1_Init+0x74>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a80:	4b10      	ldr	r3, [pc, #64]	; (8001ac4 <MX_I2C1_Init+0x74>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a86:	4b0f      	ldr	r3, [pc, #60]	; (8001ac4 <MX_I2C1_Init+0x74>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001a8c:	480d      	ldr	r0, [pc, #52]	; (8001ac4 <MX_I2C1_Init+0x74>)
 8001a8e:	f004 fd5b 	bl	8006548 <HAL_I2C_Init>
 8001a92:	4603      	mov	r3, r0
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d001      	beq.n	8001a9c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001a98:	f000 fe4c 	bl	8002734 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001a9c:	2100      	movs	r1, #0
 8001a9e:	4809      	ldr	r0, [pc, #36]	; (8001ac4 <MX_I2C1_Init+0x74>)
 8001aa0:	f005 fd47 	bl	8007532 <HAL_I2CEx_ConfigAnalogFilter>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d001      	beq.n	8001aae <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8001aaa:	f000 fe43 	bl	8002734 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001aae:	2100      	movs	r1, #0
 8001ab0:	4804      	ldr	r0, [pc, #16]	; (8001ac4 <MX_I2C1_Init+0x74>)
 8001ab2:	f005 fd7a 	bl	80075aa <HAL_I2CEx_ConfigDigitalFilter>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d001      	beq.n	8001ac0 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001abc:	f000 fe3a 	bl	8002734 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001ac0:	bf00      	nop
 8001ac2:	bd80      	pop	{r7, pc}
 8001ac4:	200050ac 	.word	0x200050ac
 8001ac8:	40005400 	.word	0x40005400
 8001acc:	000186a0 	.word	0x000186a0

08001ad0 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001ad4:	4b1b      	ldr	r3, [pc, #108]	; (8001b44 <MX_I2C2_Init+0x74>)
 8001ad6:	4a1c      	ldr	r2, [pc, #112]	; (8001b48 <MX_I2C2_Init+0x78>)
 8001ad8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001ada:	4b1a      	ldr	r3, [pc, #104]	; (8001b44 <MX_I2C2_Init+0x74>)
 8001adc:	4a1b      	ldr	r2, [pc, #108]	; (8001b4c <MX_I2C2_Init+0x7c>)
 8001ade:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001ae0:	4b18      	ldr	r3, [pc, #96]	; (8001b44 <MX_I2C2_Init+0x74>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001ae6:	4b17      	ldr	r3, [pc, #92]	; (8001b44 <MX_I2C2_Init+0x74>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001aec:	4b15      	ldr	r3, [pc, #84]	; (8001b44 <MX_I2C2_Init+0x74>)
 8001aee:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001af2:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001af4:	4b13      	ldr	r3, [pc, #76]	; (8001b44 <MX_I2C2_Init+0x74>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001afa:	4b12      	ldr	r3, [pc, #72]	; (8001b44 <MX_I2C2_Init+0x74>)
 8001afc:	2200      	movs	r2, #0
 8001afe:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b00:	4b10      	ldr	r3, [pc, #64]	; (8001b44 <MX_I2C2_Init+0x74>)
 8001b02:	2200      	movs	r2, #0
 8001b04:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b06:	4b0f      	ldr	r3, [pc, #60]	; (8001b44 <MX_I2C2_Init+0x74>)
 8001b08:	2200      	movs	r2, #0
 8001b0a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001b0c:	480d      	ldr	r0, [pc, #52]	; (8001b44 <MX_I2C2_Init+0x74>)
 8001b0e:	f004 fd1b 	bl	8006548 <HAL_I2C_Init>
 8001b12:	4603      	mov	r3, r0
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d001      	beq.n	8001b1c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001b18:	f000 fe0c 	bl	8002734 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001b1c:	2100      	movs	r1, #0
 8001b1e:	4809      	ldr	r0, [pc, #36]	; (8001b44 <MX_I2C2_Init+0x74>)
 8001b20:	f005 fd07 	bl	8007532 <HAL_I2CEx_ConfigAnalogFilter>
 8001b24:	4603      	mov	r3, r0
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d001      	beq.n	8001b2e <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 8001b2a:	f000 fe03 	bl	8002734 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001b2e:	2100      	movs	r1, #0
 8001b30:	4804      	ldr	r0, [pc, #16]	; (8001b44 <MX_I2C2_Init+0x74>)
 8001b32:	f005 fd3a 	bl	80075aa <HAL_I2CEx_ConfigDigitalFilter>
 8001b36:	4603      	mov	r3, r0
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d001      	beq.n	8001b40 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 8001b3c:	f000 fdfa 	bl	8002734 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001b40:	bf00      	nop
 8001b42:	bd80      	pop	{r7, pc}
 8001b44:	2000510c 	.word	0x2000510c
 8001b48:	40005800 	.word	0x40005800
 8001b4c:	000186a0 	.word	0x000186a0

08001b50 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001b54:	4b1b      	ldr	r3, [pc, #108]	; (8001bc4 <MX_I2C3_Init+0x74>)
 8001b56:	4a1c      	ldr	r2, [pc, #112]	; (8001bc8 <MX_I2C3_Init+0x78>)
 8001b58:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001b5a:	4b1a      	ldr	r3, [pc, #104]	; (8001bc4 <MX_I2C3_Init+0x74>)
 8001b5c:	4a1b      	ldr	r2, [pc, #108]	; (8001bcc <MX_I2C3_Init+0x7c>)
 8001b5e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001b60:	4b18      	ldr	r3, [pc, #96]	; (8001bc4 <MX_I2C3_Init+0x74>)
 8001b62:	2200      	movs	r2, #0
 8001b64:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001b66:	4b17      	ldr	r3, [pc, #92]	; (8001bc4 <MX_I2C3_Init+0x74>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b6c:	4b15      	ldr	r3, [pc, #84]	; (8001bc4 <MX_I2C3_Init+0x74>)
 8001b6e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001b72:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b74:	4b13      	ldr	r3, [pc, #76]	; (8001bc4 <MX_I2C3_Init+0x74>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001b7a:	4b12      	ldr	r3, [pc, #72]	; (8001bc4 <MX_I2C3_Init+0x74>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b80:	4b10      	ldr	r3, [pc, #64]	; (8001bc4 <MX_I2C3_Init+0x74>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b86:	4b0f      	ldr	r3, [pc, #60]	; (8001bc4 <MX_I2C3_Init+0x74>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001b8c:	480d      	ldr	r0, [pc, #52]	; (8001bc4 <MX_I2C3_Init+0x74>)
 8001b8e:	f004 fcdb 	bl	8006548 <HAL_I2C_Init>
 8001b92:	4603      	mov	r3, r0
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d001      	beq.n	8001b9c <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001b98:	f000 fdcc 	bl	8002734 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001b9c:	2100      	movs	r1, #0
 8001b9e:	4809      	ldr	r0, [pc, #36]	; (8001bc4 <MX_I2C3_Init+0x74>)
 8001ba0:	f005 fcc7 	bl	8007532 <HAL_I2CEx_ConfigAnalogFilter>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d001      	beq.n	8001bae <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8001baa:	f000 fdc3 	bl	8002734 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001bae:	2100      	movs	r1, #0
 8001bb0:	4804      	ldr	r0, [pc, #16]	; (8001bc4 <MX_I2C3_Init+0x74>)
 8001bb2:	f005 fcfa 	bl	80075aa <HAL_I2CEx_ConfigDigitalFilter>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d001      	beq.n	8001bc0 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8001bbc:	f000 fdba 	bl	8002734 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001bc0:	bf00      	nop
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	20004f44 	.word	0x20004f44
 8001bc8:	40005c00 	.word	0x40005c00
 8001bcc:	000186a0 	.word	0x000186a0

08001bd0 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8001bd4:	4b09      	ldr	r3, [pc, #36]	; (8001bfc <MX_IWDG_Init+0x2c>)
 8001bd6:	4a0a      	ldr	r2, [pc, #40]	; (8001c00 <MX_IWDG_Init+0x30>)
 8001bd8:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_64;
 8001bda:	4b08      	ldr	r3, [pc, #32]	; (8001bfc <MX_IWDG_Init+0x2c>)
 8001bdc:	2204      	movs	r2, #4
 8001bde:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 2499;
 8001be0:	4b06      	ldr	r3, [pc, #24]	; (8001bfc <MX_IWDG_Init+0x2c>)
 8001be2:	f640 12c3 	movw	r2, #2499	; 0x9c3
 8001be6:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8001be8:	4804      	ldr	r0, [pc, #16]	; (8001bfc <MX_IWDG_Init+0x2c>)
 8001bea:	f005 fd1d 	bl	8007628 <HAL_IWDG_Init>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d001      	beq.n	8001bf8 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8001bf4:	f000 fd9e 	bl	8002734 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8001bf8:	bf00      	nop
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	20005100 	.word	0x20005100
 8001c00:	40003000 	.word	0x40003000

08001c04 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b090      	sub	sp, #64	; 0x40
 8001c08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001c0a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001c0e:	2200      	movs	r2, #0
 8001c10:	601a      	str	r2, [r3, #0]
 8001c12:	605a      	str	r2, [r3, #4]
 8001c14:	609a      	str	r2, [r3, #8]
 8001c16:	60da      	str	r2, [r3, #12]
 8001c18:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	62bb      	str	r3, [r7, #40]	; 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8001c1e:	463b      	mov	r3, r7
 8001c20:	2228      	movs	r2, #40	; 0x28
 8001c22:	2100      	movs	r1, #0
 8001c24:	4618      	mov	r0, r3
 8001c26:	f00c fe11 	bl	800e84c <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001c2a:	4b3a      	ldr	r3, [pc, #232]	; (8001d14 <MX_RTC_Init+0x110>)
 8001c2c:	4a3a      	ldr	r2, [pc, #232]	; (8001d18 <MX_RTC_Init+0x114>)
 8001c2e:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001c30:	4b38      	ldr	r3, [pc, #224]	; (8001d14 <MX_RTC_Init+0x110>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001c36:	4b37      	ldr	r3, [pc, #220]	; (8001d14 <MX_RTC_Init+0x110>)
 8001c38:	227f      	movs	r2, #127	; 0x7f
 8001c3a:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001c3c:	4b35      	ldr	r3, [pc, #212]	; (8001d14 <MX_RTC_Init+0x110>)
 8001c3e:	22ff      	movs	r2, #255	; 0xff
 8001c40:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001c42:	4b34      	ldr	r3, [pc, #208]	; (8001d14 <MX_RTC_Init+0x110>)
 8001c44:	2200      	movs	r2, #0
 8001c46:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001c48:	4b32      	ldr	r3, [pc, #200]	; (8001d14 <MX_RTC_Init+0x110>)
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001c4e:	4b31      	ldr	r3, [pc, #196]	; (8001d14 <MX_RTC_Init+0x110>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001c54:	482f      	ldr	r0, [pc, #188]	; (8001d14 <MX_RTC_Init+0x110>)
 8001c56:	f006 fbd9 	bl	800840c <HAL_RTC_Init>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d001      	beq.n	8001c64 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8001c60:	f000 fd68 	bl	8002734 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
   * */
  sTime.Hours = 0x0;
 8001c64:	2300      	movs	r3, #0
 8001c66:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  sTime.Minutes = 0x0;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  sTime.Seconds = 0x0;
 8001c70:	2300      	movs	r3, #0
 8001c72:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001c76:	2300      	movs	r3, #0
 8001c78:	63bb      	str	r3, [r7, #56]	; 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001c7e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001c82:	2201      	movs	r2, #1
 8001c84:	4619      	mov	r1, r3
 8001c86:	4823      	ldr	r0, [pc, #140]	; (8001d14 <MX_RTC_Init+0x110>)
 8001c88:	f006 fc51 	bl	800852e <HAL_RTC_SetTime>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d001      	beq.n	8001c96 <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8001c92:	f000 fd4f 	bl	8002734 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001c96:	2301      	movs	r3, #1
 8001c98:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
  sDate.Date = 0x1;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  sDate.Year = 0x0;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001cae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001cb2:	2201      	movs	r2, #1
 8001cb4:	4619      	mov	r1, r3
 8001cb6:	4817      	ldr	r0, [pc, #92]	; (8001d14 <MX_RTC_Init+0x110>)
 8001cb8:	f006 fcf6 	bl	80086a8 <HAL_RTC_SetDate>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d001      	beq.n	8001cc6 <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 8001cc2:	f000 fd37 	bl	8002734 <Error_Handler>
  }

  /** Enable the Alarm A*/
  sAlarm.AlarmTime.Hours = 0x0;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x15;
 8001cce:	2315      	movs	r3, #21
 8001cd0:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8001cea:	2301      	movs	r3, #1
 8001cec:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8001cf0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001cf4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001cf6:	463b      	mov	r3, r7
 8001cf8:	2201      	movs	r2, #1
 8001cfa:	4619      	mov	r1, r3
 8001cfc:	4805      	ldr	r0, [pc, #20]	; (8001d14 <MX_RTC_Init+0x110>)
 8001cfe:	f006 fd7b 	bl	80087f8 <HAL_RTC_SetAlarm_IT>
 8001d02:	4603      	mov	r3, r0
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d001      	beq.n	8001d0c <MX_RTC_Init+0x108>
  {
    Error_Handler();
 8001d08:	f000 fd14 	bl	8002734 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001d0c:	bf00      	nop
 8001d0e:	3740      	adds	r7, #64	; 0x40
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd80      	pop	{r7, pc}
 8001d14:	20005424 	.word	0x20005424
 8001d18:	40002800 	.word	0x40002800

08001d1c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001d20:	4b17      	ldr	r3, [pc, #92]	; (8001d80 <MX_SPI2_Init+0x64>)
 8001d22:	4a18      	ldr	r2, [pc, #96]	; (8001d84 <MX_SPI2_Init+0x68>)
 8001d24:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001d26:	4b16      	ldr	r3, [pc, #88]	; (8001d80 <MX_SPI2_Init+0x64>)
 8001d28:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001d2c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001d2e:	4b14      	ldr	r3, [pc, #80]	; (8001d80 <MX_SPI2_Init+0x64>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d34:	4b12      	ldr	r3, [pc, #72]	; (8001d80 <MX_SPI2_Init+0x64>)
 8001d36:	2200      	movs	r2, #0
 8001d38:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d3a:	4b11      	ldr	r3, [pc, #68]	; (8001d80 <MX_SPI2_Init+0x64>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d40:	4b0f      	ldr	r3, [pc, #60]	; (8001d80 <MX_SPI2_Init+0x64>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001d46:	4b0e      	ldr	r3, [pc, #56]	; (8001d80 <MX_SPI2_Init+0x64>)
 8001d48:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d4c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001d4e:	4b0c      	ldr	r3, [pc, #48]	; (8001d80 <MX_SPI2_Init+0x64>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d54:	4b0a      	ldr	r3, [pc, #40]	; (8001d80 <MX_SPI2_Init+0x64>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d5a:	4b09      	ldr	r3, [pc, #36]	; (8001d80 <MX_SPI2_Init+0x64>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d60:	4b07      	ldr	r3, [pc, #28]	; (8001d80 <MX_SPI2_Init+0x64>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001d66:	4b06      	ldr	r3, [pc, #24]	; (8001d80 <MX_SPI2_Init+0x64>)
 8001d68:	220a      	movs	r2, #10
 8001d6a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001d6c:	4804      	ldr	r0, [pc, #16]	; (8001d80 <MX_SPI2_Init+0x64>)
 8001d6e:	f007 f855 	bl	8008e1c <HAL_SPI_Init>
 8001d72:	4603      	mov	r3, r0
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d001      	beq.n	8001d7c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001d78:	f000 fcdc 	bl	8002734 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001d7c:	bf00      	nop
 8001d7e:	bd80      	pop	{r7, pc}
 8001d80:	20004f98 	.word	0x20004f98
 8001d84:	40003800 	.word	0x40003800

08001d88 <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 8001d8c:	4b17      	ldr	r3, [pc, #92]	; (8001dec <MX_SPI4_Init+0x64>)
 8001d8e:	4a18      	ldr	r2, [pc, #96]	; (8001df0 <MX_SPI4_Init+0x68>)
 8001d90:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8001d92:	4b16      	ldr	r3, [pc, #88]	; (8001dec <MX_SPI4_Init+0x64>)
 8001d94:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001d98:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8001d9a:	4b14      	ldr	r3, [pc, #80]	; (8001dec <MX_SPI4_Init+0x64>)
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8001da0:	4b12      	ldr	r3, [pc, #72]	; (8001dec <MX_SPI4_Init+0x64>)
 8001da2:	2200      	movs	r2, #0
 8001da4:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001da6:	4b11      	ldr	r3, [pc, #68]	; (8001dec <MX_SPI4_Init+0x64>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001dac:	4b0f      	ldr	r3, [pc, #60]	; (8001dec <MX_SPI4_Init+0x64>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8001db2:	4b0e      	ldr	r3, [pc, #56]	; (8001dec <MX_SPI4_Init+0x64>)
 8001db4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001db8:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001dba:	4b0c      	ldr	r3, [pc, #48]	; (8001dec <MX_SPI4_Init+0x64>)
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001dc0:	4b0a      	ldr	r3, [pc, #40]	; (8001dec <MX_SPI4_Init+0x64>)
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8001dc6:	4b09      	ldr	r3, [pc, #36]	; (8001dec <MX_SPI4_Init+0x64>)
 8001dc8:	2200      	movs	r2, #0
 8001dca:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001dcc:	4b07      	ldr	r3, [pc, #28]	; (8001dec <MX_SPI4_Init+0x64>)
 8001dce:	2200      	movs	r2, #0
 8001dd0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 10;
 8001dd2:	4b06      	ldr	r3, [pc, #24]	; (8001dec <MX_SPI4_Init+0x64>)
 8001dd4:	220a      	movs	r2, #10
 8001dd6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8001dd8:	4804      	ldr	r0, [pc, #16]	; (8001dec <MX_SPI4_Init+0x64>)
 8001dda:	f007 f81f 	bl	8008e1c <HAL_SPI_Init>
 8001dde:	4603      	mov	r3, r0
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d001      	beq.n	8001de8 <MX_SPI4_Init+0x60>
  {
    Error_Handler();
 8001de4:	f000 fca6 	bl	8002734 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8001de8:	bf00      	nop
 8001dea:	bd80      	pop	{r7, pc}
 8001dec:	200053cc 	.word	0x200053cc
 8001df0:	40013400 	.word	0x40013400

08001df4 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8001df8:	4b17      	ldr	r3, [pc, #92]	; (8001e58 <MX_SPI5_Init+0x64>)
 8001dfa:	4a18      	ldr	r2, [pc, #96]	; (8001e5c <MX_SPI5_Init+0x68>)
 8001dfc:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8001dfe:	4b16      	ldr	r3, [pc, #88]	; (8001e58 <MX_SPI5_Init+0x64>)
 8001e00:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001e04:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8001e06:	4b14      	ldr	r3, [pc, #80]	; (8001e58 <MX_SPI5_Init+0x64>)
 8001e08:	2200      	movs	r2, #0
 8001e0a:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8001e0c:	4b12      	ldr	r3, [pc, #72]	; (8001e58 <MX_SPI5_Init+0x64>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001e12:	4b11      	ldr	r3, [pc, #68]	; (8001e58 <MX_SPI5_Init+0x64>)
 8001e14:	2200      	movs	r2, #0
 8001e16:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001e18:	4b0f      	ldr	r3, [pc, #60]	; (8001e58 <MX_SPI5_Init+0x64>)
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8001e1e:	4b0e      	ldr	r3, [pc, #56]	; (8001e58 <MX_SPI5_Init+0x64>)
 8001e20:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001e24:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001e26:	4b0c      	ldr	r3, [pc, #48]	; (8001e58 <MX_SPI5_Init+0x64>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001e2c:	4b0a      	ldr	r3, [pc, #40]	; (8001e58 <MX_SPI5_Init+0x64>)
 8001e2e:	2200      	movs	r2, #0
 8001e30:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001e32:	4b09      	ldr	r3, [pc, #36]	; (8001e58 <MX_SPI5_Init+0x64>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e38:	4b07      	ldr	r3, [pc, #28]	; (8001e58 <MX_SPI5_Init+0x64>)
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 8001e3e:	4b06      	ldr	r3, [pc, #24]	; (8001e58 <MX_SPI5_Init+0x64>)
 8001e40:	220a      	movs	r2, #10
 8001e42:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001e44:	4804      	ldr	r0, [pc, #16]	; (8001e58 <MX_SPI5_Init+0x64>)
 8001e46:	f006 ffe9 	bl	8008e1c <HAL_SPI_Init>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d001      	beq.n	8001e54 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8001e50:	f000 fc70 	bl	8002734 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8001e54:	bf00      	nop
 8001e56:	bd80      	pop	{r7, pc}
 8001e58:	20004ff4 	.word	0x20004ff4
 8001e5c:	40015000 	.word	0x40015000

08001e60 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b08a      	sub	sp, #40	; 0x28
 8001e64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e66:	f107 0320 	add.w	r3, r7, #32
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	601a      	str	r2, [r3, #0]
 8001e6e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e70:	1d3b      	adds	r3, r7, #4
 8001e72:	2200      	movs	r2, #0
 8001e74:	601a      	str	r2, [r3, #0]
 8001e76:	605a      	str	r2, [r3, #4]
 8001e78:	609a      	str	r2, [r3, #8]
 8001e7a:	60da      	str	r2, [r3, #12]
 8001e7c:	611a      	str	r2, [r3, #16]
 8001e7e:	615a      	str	r2, [r3, #20]
 8001e80:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001e82:	4b22      	ldr	r3, [pc, #136]	; (8001f0c <MX_TIM2_Init+0xac>)
 8001e84:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001e88:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001e8a:	4b20      	ldr	r3, [pc, #128]	; (8001f0c <MX_TIM2_Init+0xac>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e90:	4b1e      	ldr	r3, [pc, #120]	; (8001f0c <MX_TIM2_Init+0xac>)
 8001e92:	2200      	movs	r2, #0
 8001e94:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001e96:	4b1d      	ldr	r3, [pc, #116]	; (8001f0c <MX_TIM2_Init+0xac>)
 8001e98:	f04f 32ff 	mov.w	r2, #4294967295
 8001e9c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e9e:	4b1b      	ldr	r3, [pc, #108]	; (8001f0c <MX_TIM2_Init+0xac>)
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ea4:	4b19      	ldr	r3, [pc, #100]	; (8001f0c <MX_TIM2_Init+0xac>)
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001eaa:	4818      	ldr	r0, [pc, #96]	; (8001f0c <MX_TIM2_Init+0xac>)
 8001eac:	f007 fe28 	bl	8009b00 <HAL_TIM_PWM_Init>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d001      	beq.n	8001eba <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001eb6:	f000 fc3d 	bl	8002734 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ec2:	f107 0320 	add.w	r3, r7, #32
 8001ec6:	4619      	mov	r1, r3
 8001ec8:	4810      	ldr	r0, [pc, #64]	; (8001f0c <MX_TIM2_Init+0xac>)
 8001eca:	f008 faab 	bl	800a424 <HAL_TIMEx_MasterConfigSynchronization>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d001      	beq.n	8001ed8 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001ed4:	f000 fc2e 	bl	8002734 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ed8:	2360      	movs	r3, #96	; 0x60
 8001eda:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001edc:	2300      	movs	r3, #0
 8001ede:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001ee8:	1d3b      	adds	r3, r7, #4
 8001eea:	2208      	movs	r2, #8
 8001eec:	4619      	mov	r1, r3
 8001eee:	4807      	ldr	r0, [pc, #28]	; (8001f0c <MX_TIM2_Init+0xac>)
 8001ef0:	f007 ff5e 	bl	8009db0 <HAL_TIM_PWM_ConfigChannel>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d001      	beq.n	8001efe <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8001efa:	f000 fc1b 	bl	8002734 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001efe:	4803      	ldr	r0, [pc, #12]	; (8001f0c <MX_TIM2_Init+0xac>)
 8001f00:	f000 fe6e 	bl	8002be0 <HAL_TIM_MspPostInit>

}
 8001f04:	bf00      	nop
 8001f06:	3728      	adds	r7, #40	; 0x28
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bd80      	pop	{r7, pc}
 8001f0c:	20005558 	.word	0x20005558

08001f10 <MX_UART8_Init>:
  * @brief UART8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART8_Init(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	af00      	add	r7, sp, #0
  /* USER CODE END UART8_Init 0 */

  /* USER CODE BEGIN UART8_Init 1 */

  /* USER CODE END UART8_Init 1 */
  huart8.Instance = UART8;
 8001f14:	4b11      	ldr	r3, [pc, #68]	; (8001f5c <MX_UART8_Init+0x4c>)
 8001f16:	4a12      	ldr	r2, [pc, #72]	; (8001f60 <MX_UART8_Init+0x50>)
 8001f18:	601a      	str	r2, [r3, #0]
  huart8.Init.BaudRate = 115200;
 8001f1a:	4b10      	ldr	r3, [pc, #64]	; (8001f5c <MX_UART8_Init+0x4c>)
 8001f1c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001f20:	605a      	str	r2, [r3, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 8001f22:	4b0e      	ldr	r3, [pc, #56]	; (8001f5c <MX_UART8_Init+0x4c>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	609a      	str	r2, [r3, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 8001f28:	4b0c      	ldr	r3, [pc, #48]	; (8001f5c <MX_UART8_Init+0x4c>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	60da      	str	r2, [r3, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 8001f2e:	4b0b      	ldr	r3, [pc, #44]	; (8001f5c <MX_UART8_Init+0x4c>)
 8001f30:	2200      	movs	r2, #0
 8001f32:	611a      	str	r2, [r3, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 8001f34:	4b09      	ldr	r3, [pc, #36]	; (8001f5c <MX_UART8_Init+0x4c>)
 8001f36:	220c      	movs	r2, #12
 8001f38:	615a      	str	r2, [r3, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f3a:	4b08      	ldr	r3, [pc, #32]	; (8001f5c <MX_UART8_Init+0x4c>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	619a      	str	r2, [r3, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f40:	4b06      	ldr	r3, [pc, #24]	; (8001f5c <MX_UART8_Init+0x4c>)
 8001f42:	2200      	movs	r2, #0
 8001f44:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart8) != HAL_OK)
 8001f46:	4805      	ldr	r0, [pc, #20]	; (8001f5c <MX_UART8_Init+0x4c>)
 8001f48:	f008 fafc 	bl	800a544 <HAL_UART_Init>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d001      	beq.n	8001f56 <MX_UART8_Init+0x46>
  {
    Error_Handler();
 8001f52:	f000 fbef 	bl	8002734 <Error_Handler>
  }
  /* USER CODE BEGIN UART8_Init 2 */

  /* USER CODE END UART8_Init 2 */

}
 8001f56:	bf00      	nop
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	200054c4 	.word	0x200054c4
 8001f60:	40007c00 	.word	0x40007c00

08001f64 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001f68:	4b11      	ldr	r3, [pc, #68]	; (8001fb0 <MX_USART3_UART_Init+0x4c>)
 8001f6a:	4a12      	ldr	r2, [pc, #72]	; (8001fb4 <MX_USART3_UART_Init+0x50>)
 8001f6c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001f6e:	4b10      	ldr	r3, [pc, #64]	; (8001fb0 <MX_USART3_UART_Init+0x4c>)
 8001f70:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001f74:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001f76:	4b0e      	ldr	r3, [pc, #56]	; (8001fb0 <MX_USART3_UART_Init+0x4c>)
 8001f78:	2200      	movs	r2, #0
 8001f7a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001f7c:	4b0c      	ldr	r3, [pc, #48]	; (8001fb0 <MX_USART3_UART_Init+0x4c>)
 8001f7e:	2200      	movs	r2, #0
 8001f80:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001f82:	4b0b      	ldr	r3, [pc, #44]	; (8001fb0 <MX_USART3_UART_Init+0x4c>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001f88:	4b09      	ldr	r3, [pc, #36]	; (8001fb0 <MX_USART3_UART_Init+0x4c>)
 8001f8a:	220c      	movs	r2, #12
 8001f8c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f8e:	4b08      	ldr	r3, [pc, #32]	; (8001fb0 <MX_USART3_UART_Init+0x4c>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f94:	4b06      	ldr	r3, [pc, #24]	; (8001fb0 <MX_USART3_UART_Init+0x4c>)
 8001f96:	2200      	movs	r2, #0
 8001f98:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001f9a:	4805      	ldr	r0, [pc, #20]	; (8001fb0 <MX_USART3_UART_Init+0x4c>)
 8001f9c:	f008 fad2 	bl	800a544 <HAL_UART_Init>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d001      	beq.n	8001faa <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001fa6:	f000 fbc5 	bl	8002734 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001faa:	bf00      	nop
 8001fac:	bd80      	pop	{r7, pc}
 8001fae:	bf00      	nop
 8001fb0:	20005050 	.word	0x20005050
 8001fb4:	40004800 	.word	0x40004800

08001fb8 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001fbc:	4b11      	ldr	r3, [pc, #68]	; (8002004 <MX_USART6_UART_Init+0x4c>)
 8001fbe:	4a12      	ldr	r2, [pc, #72]	; (8002008 <MX_USART6_UART_Init+0x50>)
 8001fc0:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8001fc2:	4b10      	ldr	r3, [pc, #64]	; (8002004 <MX_USART6_UART_Init+0x4c>)
 8001fc4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001fc8:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001fca:	4b0e      	ldr	r3, [pc, #56]	; (8002004 <MX_USART6_UART_Init+0x4c>)
 8001fcc:	2200      	movs	r2, #0
 8001fce:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001fd0:	4b0c      	ldr	r3, [pc, #48]	; (8002004 <MX_USART6_UART_Init+0x4c>)
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001fd6:	4b0b      	ldr	r3, [pc, #44]	; (8002004 <MX_USART6_UART_Init+0x4c>)
 8001fd8:	2200      	movs	r2, #0
 8001fda:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001fdc:	4b09      	ldr	r3, [pc, #36]	; (8002004 <MX_USART6_UART_Init+0x4c>)
 8001fde:	220c      	movs	r2, #12
 8001fe0:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fe2:	4b08      	ldr	r3, [pc, #32]	; (8002004 <MX_USART6_UART_Init+0x4c>)
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fe8:	4b06      	ldr	r3, [pc, #24]	; (8002004 <MX_USART6_UART_Init+0x4c>)
 8001fea:	2200      	movs	r2, #0
 8001fec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001fee:	4805      	ldr	r0, [pc, #20]	; (8002004 <MX_USART6_UART_Init+0x4c>)
 8001ff0:	f008 faa8 	bl	800a544 <HAL_UART_Init>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d001      	beq.n	8001ffe <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001ffa:	f000 fb9b 	bl	8002734 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001ffe:	bf00      	nop
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	20005508 	.word	0x20005508
 8002008:	40011400 	.word	0x40011400

0800200c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b08e      	sub	sp, #56	; 0x38
 8002010:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002012:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002016:	2200      	movs	r2, #0
 8002018:	601a      	str	r2, [r3, #0]
 800201a:	605a      	str	r2, [r3, #4]
 800201c:	609a      	str	r2, [r3, #8]
 800201e:	60da      	str	r2, [r3, #12]
 8002020:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002022:	2300      	movs	r3, #0
 8002024:	623b      	str	r3, [r7, #32]
 8002026:	4bb5      	ldr	r3, [pc, #724]	; (80022fc <MX_GPIO_Init+0x2f0>)
 8002028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800202a:	4ab4      	ldr	r2, [pc, #720]	; (80022fc <MX_GPIO_Init+0x2f0>)
 800202c:	f043 0310 	orr.w	r3, r3, #16
 8002030:	6313      	str	r3, [r2, #48]	; 0x30
 8002032:	4bb2      	ldr	r3, [pc, #712]	; (80022fc <MX_GPIO_Init+0x2f0>)
 8002034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002036:	f003 0310 	and.w	r3, r3, #16
 800203a:	623b      	str	r3, [r7, #32]
 800203c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800203e:	2300      	movs	r3, #0
 8002040:	61fb      	str	r3, [r7, #28]
 8002042:	4bae      	ldr	r3, [pc, #696]	; (80022fc <MX_GPIO_Init+0x2f0>)
 8002044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002046:	4aad      	ldr	r2, [pc, #692]	; (80022fc <MX_GPIO_Init+0x2f0>)
 8002048:	f043 0304 	orr.w	r3, r3, #4
 800204c:	6313      	str	r3, [r2, #48]	; 0x30
 800204e:	4bab      	ldr	r3, [pc, #684]	; (80022fc <MX_GPIO_Init+0x2f0>)
 8002050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002052:	f003 0304 	and.w	r3, r3, #4
 8002056:	61fb      	str	r3, [r7, #28]
 8002058:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800205a:	2300      	movs	r3, #0
 800205c:	61bb      	str	r3, [r7, #24]
 800205e:	4ba7      	ldr	r3, [pc, #668]	; (80022fc <MX_GPIO_Init+0x2f0>)
 8002060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002062:	4aa6      	ldr	r2, [pc, #664]	; (80022fc <MX_GPIO_Init+0x2f0>)
 8002064:	f043 0320 	orr.w	r3, r3, #32
 8002068:	6313      	str	r3, [r2, #48]	; 0x30
 800206a:	4ba4      	ldr	r3, [pc, #656]	; (80022fc <MX_GPIO_Init+0x2f0>)
 800206c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800206e:	f003 0320 	and.w	r3, r3, #32
 8002072:	61bb      	str	r3, [r7, #24]
 8002074:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002076:	2300      	movs	r3, #0
 8002078:	617b      	str	r3, [r7, #20]
 800207a:	4ba0      	ldr	r3, [pc, #640]	; (80022fc <MX_GPIO_Init+0x2f0>)
 800207c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800207e:	4a9f      	ldr	r2, [pc, #636]	; (80022fc <MX_GPIO_Init+0x2f0>)
 8002080:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002084:	6313      	str	r3, [r2, #48]	; 0x30
 8002086:	4b9d      	ldr	r3, [pc, #628]	; (80022fc <MX_GPIO_Init+0x2f0>)
 8002088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800208a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800208e:	617b      	str	r3, [r7, #20]
 8002090:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002092:	2300      	movs	r3, #0
 8002094:	613b      	str	r3, [r7, #16]
 8002096:	4b99      	ldr	r3, [pc, #612]	; (80022fc <MX_GPIO_Init+0x2f0>)
 8002098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800209a:	4a98      	ldr	r2, [pc, #608]	; (80022fc <MX_GPIO_Init+0x2f0>)
 800209c:	f043 0301 	orr.w	r3, r3, #1
 80020a0:	6313      	str	r3, [r2, #48]	; 0x30
 80020a2:	4b96      	ldr	r3, [pc, #600]	; (80022fc <MX_GPIO_Init+0x2f0>)
 80020a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020a6:	f003 0301 	and.w	r3, r3, #1
 80020aa:	613b      	str	r3, [r7, #16]
 80020ac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80020ae:	2300      	movs	r3, #0
 80020b0:	60fb      	str	r3, [r7, #12]
 80020b2:	4b92      	ldr	r3, [pc, #584]	; (80022fc <MX_GPIO_Init+0x2f0>)
 80020b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020b6:	4a91      	ldr	r2, [pc, #580]	; (80022fc <MX_GPIO_Init+0x2f0>)
 80020b8:	f043 0302 	orr.w	r3, r3, #2
 80020bc:	6313      	str	r3, [r2, #48]	; 0x30
 80020be:	4b8f      	ldr	r3, [pc, #572]	; (80022fc <MX_GPIO_Init+0x2f0>)
 80020c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020c2:	f003 0302 	and.w	r3, r3, #2
 80020c6:	60fb      	str	r3, [r7, #12]
 80020c8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80020ca:	2300      	movs	r3, #0
 80020cc:	60bb      	str	r3, [r7, #8]
 80020ce:	4b8b      	ldr	r3, [pc, #556]	; (80022fc <MX_GPIO_Init+0x2f0>)
 80020d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020d2:	4a8a      	ldr	r2, [pc, #552]	; (80022fc <MX_GPIO_Init+0x2f0>)
 80020d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80020d8:	6313      	str	r3, [r2, #48]	; 0x30
 80020da:	4b88      	ldr	r3, [pc, #544]	; (80022fc <MX_GPIO_Init+0x2f0>)
 80020dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020e2:	60bb      	str	r3, [r7, #8]
 80020e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80020e6:	2300      	movs	r3, #0
 80020e8:	607b      	str	r3, [r7, #4]
 80020ea:	4b84      	ldr	r3, [pc, #528]	; (80022fc <MX_GPIO_Init+0x2f0>)
 80020ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ee:	4a83      	ldr	r2, [pc, #524]	; (80022fc <MX_GPIO_Init+0x2f0>)
 80020f0:	f043 0308 	orr.w	r3, r3, #8
 80020f4:	6313      	str	r3, [r2, #48]	; 0x30
 80020f6:	4b81      	ldr	r3, [pc, #516]	; (80022fc <MX_GPIO_Init+0x2f0>)
 80020f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020fa:	f003 0308 	and.w	r3, r3, #8
 80020fe:	607b      	str	r3, [r7, #4]
 8002100:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, EN_12V_Buck_Pin|OUT_Prop_ActuatedVent_Gate_Pin|SPI4_CS_Thermocouple_Pin|Iridium_RST_Pin, GPIO_PIN_RESET);
 8002102:	2200      	movs	r2, #0
 8002104:	f248 4184 	movw	r1, #33924	; 0x8484
 8002108:	487d      	ldr	r0, [pc, #500]	; (8002300 <MX_GPIO_Init+0x2f4>)
 800210a:	f004 f9eb 	bl	80064e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, SPI5_SD_CS_Pin|OUT_PyroValve_Gate_2_Pin|OUT_PyroValve_Gate_1_Pin, GPIO_PIN_RESET);
 800210e:	2200      	movs	r2, #0
 8002110:	f44f 4144 	mov.w	r1, #50176	; 0xc400
 8002114:	487b      	ldr	r0, [pc, #492]	; (8002304 <MX_GPIO_Init+0x2f8>)
 8002116:	f004 f9e5 	bl	80064e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, OUT_LED1_Pin|OUT_LED2_Pin|OUT_LED3_Pin|SX_AMPLIFIER_Pin, GPIO_PIN_RESET);
 800211a:	2200      	movs	r2, #0
 800211c:	f44f 7187 	mov.w	r1, #270	; 0x10e
 8002120:	4879      	ldr	r0, [pc, #484]	; (8002308 <MX_GPIO_Init+0x2fc>)
 8002122:	f004 f9df 	bl	80064e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OUT_LEDF_GPIO_Port, OUT_LEDF_Pin, GPIO_PIN_RESET);
 8002126:	2200      	movs	r2, #0
 8002128:	2108      	movs	r1, #8
 800212a:	4878      	ldr	r0, [pc, #480]	; (800230c <MX_GPIO_Init+0x300>)
 800212c:	f004 f9da 	bl	80064e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, OUT_PyroValve_Arming_Pin|SX_RST_Pin|SX_BUSY_Pin|SX_DIO_Pin
 8002130:	2200      	movs	r2, #0
 8002132:	f645 213e 	movw	r1, #23102	; 0x5a3e
 8002136:	4876      	ldr	r0, [pc, #472]	; (8002310 <MX_GPIO_Init+0x304>)
 8002138:	f004 f9d4 	bl	80064e4 <HAL_GPIO_WritePin>
                          |SX_RF_SW_Pin|OUT_VR_PWR_Pin|OUT_EJ_Main_Gate_Pin|OUT_EJ_Drogue_Gate_Pin
                          |OUT_EJ_Arming_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_SX_CS_GPIO_Port, SPI2_SX_CS_Pin, GPIO_PIN_RESET);
 800213c:	2200      	movs	r2, #0
 800213e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002142:	4874      	ldr	r0, [pc, #464]	; (8002314 <MX_GPIO_Init+0x308>)
 8002144:	f004 f9ce 	bl	80064e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, XTend_CTS_Pin|XTend_RTS_Pin|XTend_SLEEP_Pin|XTend_RX_LED_Pin
 8002148:	2200      	movs	r2, #0
 800214a:	f647 41f0 	movw	r1, #31984	; 0x7cf0
 800214e:	4872      	ldr	r0, [pc, #456]	; (8002318 <MX_GPIO_Init+0x30c>)
 8002150:	f004 f9c8 	bl	80064e4 <HAL_GPIO_WritePin>
                          |XTend_TX_PWR_Pin|OUT_FLASH_IO3_Pin|OUT_FLASH_WP_Pin|OUT_FLASH_CS_Pin
                          |OUT_VR_REC_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : EN_12V_Buck_Pin OUT_Prop_ActuatedVent_Gate_Pin SPI4_CS_Thermocouple_Pin Iridium_RST_Pin */
  GPIO_InitStruct.Pin = EN_12V_Buck_Pin|OUT_Prop_ActuatedVent_Gate_Pin|SPI4_CS_Thermocouple_Pin|Iridium_RST_Pin;
 8002154:	f248 4384 	movw	r3, #33924	; 0x8484
 8002158:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800215a:	2301      	movs	r3, #1
 800215c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800215e:	2300      	movs	r3, #0
 8002160:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002162:	2300      	movs	r3, #0
 8002164:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002166:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800216a:	4619      	mov	r1, r3
 800216c:	4864      	ldr	r0, [pc, #400]	; (8002300 <MX_GPIO_Init+0x2f4>)
 800216e:	f003 fff5 	bl	800615c <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI5_SD_CS_Pin OUT_PyroValve_Gate_2_Pin OUT_PyroValve_Gate_1_Pin */
  GPIO_InitStruct.Pin = SPI5_SD_CS_Pin|OUT_PyroValve_Gate_2_Pin|OUT_PyroValve_Gate_1_Pin;
 8002172:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 8002176:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002178:	2301      	movs	r3, #1
 800217a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800217c:	2300      	movs	r3, #0
 800217e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002180:	2300      	movs	r3, #0
 8002182:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002184:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002188:	4619      	mov	r1, r3
 800218a:	485e      	ldr	r0, [pc, #376]	; (8002304 <MX_GPIO_Init+0x2f8>)
 800218c:	f003 ffe6 	bl	800615c <HAL_GPIO_Init>

  /*Configure GPIO pin : IN_Button_Pin */
  GPIO_InitStruct.Pin = IN_Button_Pin;
 8002190:	2301      	movs	r3, #1
 8002192:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002194:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002198:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800219a:	2300      	movs	r3, #0
 800219c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(IN_Button_GPIO_Port, &GPIO_InitStruct);
 800219e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021a2:	4619      	mov	r1, r3
 80021a4:	4858      	ldr	r0, [pc, #352]	; (8002308 <MX_GPIO_Init+0x2fc>)
 80021a6:	f003 ffd9 	bl	800615c <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT_LED1_Pin OUT_LED2_Pin OUT_LED3_Pin SX_AMPLIFIER_Pin */
  GPIO_InitStruct.Pin = OUT_LED1_Pin|OUT_LED2_Pin|OUT_LED3_Pin|SX_AMPLIFIER_Pin;
 80021aa:	f44f 7387 	mov.w	r3, #270	; 0x10e
 80021ae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021b0:	2301      	movs	r3, #1
 80021b2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b4:	2300      	movs	r3, #0
 80021b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021b8:	2300      	movs	r3, #0
 80021ba:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021c0:	4619      	mov	r1, r3
 80021c2:	4851      	ldr	r0, [pc, #324]	; (8002308 <MX_GPIO_Init+0x2fc>)
 80021c4:	f003 ffca 	bl	800615c <HAL_GPIO_Init>

  /*Configure GPIO pin : OUT_LEDF_Pin */
  GPIO_InitStruct.Pin = OUT_LEDF_Pin;
 80021c8:	2308      	movs	r3, #8
 80021ca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021cc:	2301      	movs	r3, #1
 80021ce:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d0:	2300      	movs	r3, #0
 80021d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021d4:	2300      	movs	r3, #0
 80021d6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(OUT_LEDF_GPIO_Port, &GPIO_InitStruct);
 80021d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021dc:	4619      	mov	r1, r3
 80021de:	484b      	ldr	r0, [pc, #300]	; (800230c <MX_GPIO_Init+0x300>)
 80021e0:	f003 ffbc 	bl	800615c <HAL_GPIO_Init>

  /*Configure GPIO pins : IN_Prop_PyroTurboValve_LimitSwitch_Pin IN_SD_CARD_DETECT_Pin */
  GPIO_InitStruct.Pin = IN_Prop_PyroTurboValve_LimitSwitch_Pin|IN_SD_CARD_DETECT_Pin;
 80021e4:	f44f 5381 	mov.w	r3, #4128	; 0x1020
 80021e8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021ea:	2300      	movs	r3, #0
 80021ec:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ee:	2300      	movs	r3, #0
 80021f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021f2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021f6:	4619      	mov	r1, r3
 80021f8:	4843      	ldr	r0, [pc, #268]	; (8002308 <MX_GPIO_Init+0x2fc>)
 80021fa:	f003 ffaf 	bl	800615c <HAL_GPIO_Init>

  /*Configure GPIO pin : IN_Prop_ActuatedVent_Feedback_Pin */
  GPIO_InitStruct.Pin = IN_Prop_ActuatedVent_Feedback_Pin;
 80021fe:	2302      	movs	r3, #2
 8002200:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002202:	2300      	movs	r3, #0
 8002204:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002206:	2300      	movs	r3, #0
 8002208:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(IN_Prop_ActuatedVent_Feedback_GPIO_Port, &GPIO_InitStruct);
 800220a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800220e:	4619      	mov	r1, r3
 8002210:	4840      	ldr	r0, [pc, #256]	; (8002314 <MX_GPIO_Init+0x308>)
 8002212:	f003 ffa3 	bl	800615c <HAL_GPIO_Init>

  /*Configure GPIO pin : IN_PyroValve_Cont_2_Pin */
  GPIO_InitStruct.Pin = IN_PyroValve_Cont_2_Pin;
 8002216:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800221a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800221c:	2300      	movs	r3, #0
 800221e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002220:	2300      	movs	r3, #0
 8002222:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(IN_PyroValve_Cont_2_GPIO_Port, &GPIO_InitStruct);
 8002224:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002228:	4619      	mov	r1, r3
 800222a:	4836      	ldr	r0, [pc, #216]	; (8002304 <MX_GPIO_Init+0x2f8>)
 800222c:	f003 ff96 	bl	800615c <HAL_GPIO_Init>

  /*Configure GPIO pins : IN_PyroValve_Cont_1_Pin IN_EJ_Main_Cont_Pin IN_EJ_Drogue_Cont_Pin */
  GPIO_InitStruct.Pin = IN_PyroValve_Cont_1_Pin|IN_EJ_Main_Cont_Pin|IN_EJ_Drogue_Cont_Pin;
 8002230:	f242 4301 	movw	r3, #9217	; 0x2401
 8002234:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002236:	2300      	movs	r3, #0
 8002238:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800223a:	2300      	movs	r3, #0
 800223c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800223e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002242:	4619      	mov	r1, r3
 8002244:	4832      	ldr	r0, [pc, #200]	; (8002310 <MX_GPIO_Init+0x304>)
 8002246:	f003 ff89 	bl	800615c <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT_PyroValve_Arming_Pin SX_RST_Pin SX_BUSY_Pin SX_DIO_Pin
                           SX_RF_SW_Pin OUT_VR_PWR_Pin OUT_EJ_Main_Gate_Pin OUT_EJ_Drogue_Gate_Pin
                           OUT_EJ_Arming_Pin */
  GPIO_InitStruct.Pin = OUT_PyroValve_Arming_Pin|SX_RST_Pin|SX_BUSY_Pin|SX_DIO_Pin
 800224a:	f645 233e 	movw	r3, #23102	; 0x5a3e
 800224e:	627b      	str	r3, [r7, #36]	; 0x24
                          |SX_RF_SW_Pin|OUT_VR_PWR_Pin|OUT_EJ_Main_Gate_Pin|OUT_EJ_Drogue_Gate_Pin
                          |OUT_EJ_Arming_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002250:	2301      	movs	r3, #1
 8002252:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002254:	2300      	movs	r3, #0
 8002256:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002258:	2300      	movs	r3, #0
 800225a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800225c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002260:	4619      	mov	r1, r3
 8002262:	482b      	ldr	r0, [pc, #172]	; (8002310 <MX_GPIO_Init+0x304>)
 8002264:	f003 ff7a 	bl	800615c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAYLOAD_I2C_EN_Pin IN_XTend_Continuity_Pin */
  GPIO_InitStruct.Pin = PAYLOAD_I2C_EN_Pin|IN_XTend_Continuity_Pin;
 8002268:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 800226c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800226e:	2300      	movs	r3, #0
 8002270:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002272:	2300      	movs	r3, #0
 8002274:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002276:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800227a:	4619      	mov	r1, r3
 800227c:	4820      	ldr	r0, [pc, #128]	; (8002300 <MX_GPIO_Init+0x2f4>)
 800227e:	f003 ff6d 	bl	800615c <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_SX_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_SX_CS_Pin;
 8002282:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002286:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002288:	2301      	movs	r3, #1
 800228a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800228c:	2300      	movs	r3, #0
 800228e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002290:	2300      	movs	r3, #0
 8002292:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(SPI2_SX_CS_GPIO_Port, &GPIO_InitStruct);
 8002294:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002298:	4619      	mov	r1, r3
 800229a:	481e      	ldr	r0, [pc, #120]	; (8002314 <MX_GPIO_Init+0x308>)
 800229c:	f003 ff5e 	bl	800615c <HAL_GPIO_Init>

  /*Configure GPIO pins : XTend_CTS_Pin XTend_RTS_Pin XTend_SLEEP_Pin XTend_RX_LED_Pin
                           XTend_TX_PWR_Pin OUT_FLASH_IO3_Pin OUT_FLASH_WP_Pin OUT_FLASH_CS_Pin
                           OUT_VR_REC_Pin */
  GPIO_InitStruct.Pin = XTend_CTS_Pin|XTend_RTS_Pin|XTend_SLEEP_Pin|XTend_RX_LED_Pin
 80022a0:	f647 43f0 	movw	r3, #31984	; 0x7cf0
 80022a4:	627b      	str	r3, [r7, #36]	; 0x24
                          |XTend_TX_PWR_Pin|OUT_FLASH_IO3_Pin|OUT_FLASH_WP_Pin|OUT_FLASH_CS_Pin
                          |OUT_VR_REC_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022a6:	2301      	movs	r3, #1
 80022a8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022aa:	2300      	movs	r3, #0
 80022ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022ae:	2300      	movs	r3, #0
 80022b0:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80022b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022b6:	4619      	mov	r1, r3
 80022b8:	4817      	ldr	r0, [pc, #92]	; (8002318 <MX_GPIO_Init+0x30c>)
 80022ba:	f003 ff4f 	bl	800615c <HAL_GPIO_Init>

  /*Configure GPIO pin : SX_BANDPASS_FILTER_Pin */
  GPIO_InitStruct.Pin = SX_BANDPASS_FILTER_Pin;
 80022be:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80022c2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022c4:	2300      	movs	r3, #0
 80022c6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c8:	2300      	movs	r3, #0
 80022ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(SX_BANDPASS_FILTER_GPIO_Port, &GPIO_InitStruct);
 80022cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022d0:	4619      	mov	r1, r3
 80022d2:	4811      	ldr	r0, [pc, #68]	; (8002318 <MX_GPIO_Init+0x30c>)
 80022d4:	f003 ff42 	bl	800615c <HAL_GPIO_Init>

  /*Configure GPIO pins : EXTI_LPS22HH_DRDY_Pin EXTI_ISM330DCL_INT2_Pin EXTI_LSM6DSR_INT1_Pin */
  GPIO_InitStruct.Pin = EXTI_LPS22HH_DRDY_Pin|EXTI_ISM330DCL_INT2_Pin|EXTI_LSM6DSR_INT1_Pin;
 80022d8:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 80022dc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80022de:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80022e2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e4:	2300      	movs	r3, #0
 80022e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80022e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022ec:	4619      	mov	r1, r3
 80022ee:	4808      	ldr	r0, [pc, #32]	; (8002310 <MX_GPIO_Init+0x304>)
 80022f0:	f003 ff34 	bl	800615c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 80022f4:	2200      	movs	r2, #0
 80022f6:	2105      	movs	r1, #5
 80022f8:	2006      	movs	r0, #6
 80022fa:	e00f      	b.n	800231c <MX_GPIO_Init+0x310>
 80022fc:	40023800 	.word	0x40023800
 8002300:	40021000 	.word	0x40021000
 8002304:	40021400 	.word	0x40021400
 8002308:	40020800 	.word	0x40020800
 800230c:	40020000 	.word	0x40020000
 8002310:	40021800 	.word	0x40021800
 8002314:	40020400 	.word	0x40020400
 8002318:	40020c00 	.word	0x40020c00
 800231c:	f003 fee6 	bl	80060ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002320:	2006      	movs	r0, #6
 8002322:	f003 feff 	bl	8006124 <HAL_NVIC_EnableIRQ>

}
 8002326:	bf00      	nop
 8002328:	3738      	adds	r7, #56	; 0x38
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}
 800232e:	bf00      	nop

08002330 <StartMemory0>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartMemory0 */
void StartMemory0(void *argument)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b082      	sub	sp, #8
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

	//osThreadExit();

	//Add thread id to the list
	threadID[0]=osThreadGetId();
 8002338:	f009 fad6 	bl	800b8e8 <osThreadGetId>
 800233c:	4603      	mov	r3, r0
 800233e:	4a0e      	ldr	r2, [pc, #56]	; (8002378 <StartMemory0+0x48>)
 8002340:	6013      	str	r3, [r2, #0]
		  //Write data to sd and flash


		  //Check if it's sleep time
		//if (flagA==1 && wu_flag !=1){
		  if (flagA==1){
 8002342:	4b0e      	ldr	r3, [pc, #56]	; (800237c <StartMemory0+0x4c>)
 8002344:	781b      	ldrb	r3, [r3, #0]
 8002346:	2b01      	cmp	r3, #1
 8002348:	d111      	bne.n	800236e <StartMemory0+0x3e>
			//Update iwdg_flag
			iwdg_flag = 1;
 800234a:	4b0d      	ldr	r3, [pc, #52]	; (8002380 <StartMemory0+0x50>)
 800234c:	2201      	movs	r2, #1
 800234e:	701a      	strb	r2, [r3, #0]
			flash_flags_buffer[IWDG_FLAG_OFFSET] = iwdg_flag;
 8002350:	4b0b      	ldr	r3, [pc, #44]	; (8002380 <StartMemory0+0x50>)
 8002352:	781a      	ldrb	r2, [r3, #0]
 8002354:	4b0b      	ldr	r3, [pc, #44]	; (8002384 <StartMemory0+0x54>)
 8002356:	709a      	strb	r2, [r3, #2]
			W25qxx_EraseSector(1);
 8002358:	2001      	movs	r0, #1
 800235a:	f001 fd0b 	bl	8003d74 <W25qxx_EraseSector>
			W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 800235e:	2303      	movs	r3, #3
 8002360:	2200      	movs	r2, #0
 8002362:	2101      	movs	r1, #1
 8002364:	4807      	ldr	r0, [pc, #28]	; (8002384 <StartMemory0+0x54>)
 8002366:	f001 fe4f 	bl	8004008 <W25qxx_WriteSector>

			//Reset to deactivate IWDG
			NVIC_SystemReset();
 800236a:	f7ff f92f 	bl	80015cc <__NVIC_SystemReset>
		}

		  //osDelay(1000/DATA_FREQ);
		osDelay(3000);
 800236e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8002372:	f009 faca 	bl	800b90a <osDelay>
		  if (flagA==1){
 8002376:	e7e4      	b.n	8002342 <StartMemory0+0x12>
 8002378:	20005098 	.word	0x20005098
 800237c:	20000498 	.word	0x20000498
 8002380:	2000026f 	.word	0x2000026f
 8002384:	20005094 	.word	0x20005094

08002388 <StartEjection1>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartEjection1 */
void StartEjection1(void *argument)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b0c2      	sub	sp, #264	; 0x108
 800238c:	af00      	add	r7, sp, #0
 800238e:	1d3b      	adds	r3, r7, #4
 8002390:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN StartEjection1 */

	osThreadExit();
 8002392:	f009 fab4 	bl	800b8fe <osThreadExit>

08002396 <StartTelemetry2>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTelemetry2 */
void StartTelemetry2(void *argument)
{
 8002396:	b580      	push	{r7, lr}
 8002398:	b082      	sub	sp, #8
 800239a:	af00      	add	r7, sp, #0
 800239c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTelemetry2 */

	osThreadExit();
 800239e:	f009 faae 	bl	800b8fe <osThreadExit>
	...

080023a4 <StartSensors3>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSensors3 */
void StartSensors3(void *argument)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b082      	sub	sp, #8
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSensors3 */

	//osThreadExit();

	//Add thread id to the list
	threadID[3]=osThreadGetId();
 80023ac:	f009 fa9c 	bl	800b8e8 <osThreadGetId>
 80023b0:	4603      	mov	r3, r0
 80023b2:	4a17      	ldr	r2, [pc, #92]	; (8002410 <StartSensors3+0x6c>)
 80023b4:	60d3      	str	r3, [r2, #12]

  for(;;)
  {

	  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, SET);
 80023b6:	2201      	movs	r2, #1
 80023b8:	2102      	movs	r1, #2
 80023ba:	4816      	ldr	r0, [pc, #88]	; (8002414 <StartSensors3+0x70>)
 80023bc:	f004 f892 	bl	80064e4 <HAL_GPIO_WritePin>


	  //GPS
	  GPS_Poll(&latitude, &longitude, &time);
 80023c0:	4a15      	ldr	r2, [pc, #84]	; (8002418 <StartSensors3+0x74>)
 80023c2:	4916      	ldr	r1, [pc, #88]	; (800241c <StartSensors3+0x78>)
 80023c4:	4816      	ldr	r0, [pc, #88]	; (8002420 <StartSensors3+0x7c>)
 80023c6:	f000 fe8d 	bl	80030e4 <GPS_Poll>
  	  //LSM6DSR
  	  MRT_LSM6DSR_getAcceleration(lsm_ctx,acceleration_mg);
 80023ca:	4a16      	ldr	r2, [pc, #88]	; (8002424 <StartSensors3+0x80>)
 80023cc:	4b16      	ldr	r3, [pc, #88]	; (8002428 <StartSensors3+0x84>)
 80023ce:	ca07      	ldmia	r2, {r0, r1, r2}
 80023d0:	f7fe ff1e 	bl	8001210 <MRT_LSM6DSR_getAcceleration>
  	   //TODO NEEDS FILTERING BUT WORKS (maybe acceleration needs filtering too)
  	  MRT_LSM6DSR_getAngularRate(lsm_ctx,angular_rate_mdps);
 80023d4:	4a13      	ldr	r2, [pc, #76]	; (8002424 <StartSensors3+0x80>)
 80023d6:	4b15      	ldr	r3, [pc, #84]	; (800242c <StartSensors3+0x88>)
 80023d8:	ca07      	ldmia	r2, {r0, r1, r2}
 80023da:	f7fe ff8f 	bl	80012fc <MRT_LSM6DSR_getAngularRate>
	  MRT_LSM6DSR_getTemperature(lsm_ctx,&lsm_temperature_degC);
 80023de:	4a11      	ldr	r2, [pc, #68]	; (8002424 <StartSensors3+0x80>)
 80023e0:	4b13      	ldr	r3, [pc, #76]	; (8002430 <StartSensors3+0x8c>)
 80023e2:	ca07      	ldmia	r2, {r0, r1, r2}
 80023e4:	f7fe ff5a 	bl	800129c <MRT_LSM6DSR_getTemperature>

	  //LPS22HH
  	  //MRT_LPS22HH_getPressure(lps_ctx,&pressure_hPa); //TODO MAKES CRASH
	  MRT_LPS22HH_getTemperature(lps_ctx,&lps_temperature_degC);
 80023e8:	4a12      	ldr	r2, [pc, #72]	; (8002434 <StartSensors3+0x90>)
 80023ea:	4b13      	ldr	r3, [pc, #76]	; (8002438 <StartSensors3+0x94>)
 80023ec:	ca07      	ldmia	r2, {r0, r1, r2}
 80023ee:	f7ff f883 	bl	80014f8 <MRT_LPS22HH_getTemperature>

	  //Pressure tank (just use an analog sensor if you don't have it)


	  //Thermocouple
	  Max31855_Read_Temp();
 80023f2:	f003 fa33 	bl	800585c <Max31855_Read_Temp>

	  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, RESET);
 80023f6:	2200      	movs	r2, #0
 80023f8:	2102      	movs	r1, #2
 80023fa:	4806      	ldr	r0, [pc, #24]	; (8002414 <StartSensors3+0x70>)
 80023fc:	f004 f872 	bl	80064e4 <HAL_GPIO_WritePin>

	  HAL_IWDG_Refresh(&hiwdg);
 8002400:	480e      	ldr	r0, [pc, #56]	; (800243c <StartSensors3+0x98>)
 8002402:	f005 f953 	bl	80076ac <HAL_IWDG_Refresh>

	  osDelay(1000);
 8002406:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800240a:	f009 fa7e 	bl	800b90a <osDelay>
	  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, SET);
 800240e:	e7d2      	b.n	80023b6 <StartSensors3+0x12>
 8002410:	20005098 	.word	0x20005098
 8002414:	40020800 	.word	0x40020800
 8002418:	200054b4 	.word	0x200054b4
 800241c:	20005448 	.word	0x20005448
 8002420:	20005550 	.word	0x20005550
 8002424:	200055b0 	.word	0x200055b0
 8002428:	2000024c 	.word	0x2000024c
 800242c:	20000258 	.word	0x20000258
 8002430:	20000264 	.word	0x20000264
 8002434:	200055a4 	.word	0x200055a4
 8002438:	20000248 	.word	0x20000248
 800243c:	20005100 	.word	0x20005100

08002440 <StartPropulsion4>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartPropulsion4 */
void StartPropulsion4(void *argument)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b082      	sub	sp, #8
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartPropulsion4 */

	osThreadExit();
 8002448:	f009 fa59 	bl	800b8fe <osThreadExit>

0800244c <StartPrinting>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartPrinting */
void StartPrinting(void *argument)
{
 800244c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002450:	b0c6      	sub	sp, #280	; 0x118
 8002452:	af04      	add	r7, sp, #16
 8002454:	1d3b      	adds	r3, r7, #4
 8002456:	6018      	str	r0, [r3, #0]
	char buffer[TX_BUF_DIM];

  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_WritePin(OUT_LED3_GPIO_Port, OUT_LED3_Pin, SET);
 8002458:	2201      	movs	r2, #1
 800245a:	2108      	movs	r1, #8
 800245c:	4899      	ldr	r0, [pc, #612]	; (80026c4 <StartPrinting+0x278>)
 800245e:	f004 f841 	bl	80064e4 <HAL_GPIO_WritePin>

	  //GPS
  	  /*
  	   * TODO HOW DO WE RESET THE TIME
  	   */
	  memset(gps_data, 0, GPS_DATA_BUF_DIM);
 8002462:	2264      	movs	r2, #100	; 0x64
 8002464:	2100      	movs	r1, #0
 8002466:	4898      	ldr	r0, [pc, #608]	; (80026c8 <StartPrinting+0x27c>)
 8002468:	f00c f9f0 	bl	800e84c <memset>
	  sprintf(gps_data,"Alt: %.2f   Long: %.2f   Time: %.0f\r\n",latitude, longitude, time);
 800246c:	4b97      	ldr	r3, [pc, #604]	; (80026cc <StartPrinting+0x280>)
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4618      	mov	r0, r3
 8002472:	f7fe f879 	bl	8000568 <__aeabi_f2d>
 8002476:	4680      	mov	r8, r0
 8002478:	4689      	mov	r9, r1
 800247a:	4b95      	ldr	r3, [pc, #596]	; (80026d0 <StartPrinting+0x284>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	4618      	mov	r0, r3
 8002480:	f7fe f872 	bl	8000568 <__aeabi_f2d>
 8002484:	4604      	mov	r4, r0
 8002486:	460d      	mov	r5, r1
 8002488:	4b92      	ldr	r3, [pc, #584]	; (80026d4 <StartPrinting+0x288>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4618      	mov	r0, r3
 800248e:	f7fe f86b 	bl	8000568 <__aeabi_f2d>
 8002492:	4602      	mov	r2, r0
 8002494:	460b      	mov	r3, r1
 8002496:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800249a:	e9cd 4500 	strd	r4, r5, [sp]
 800249e:	4642      	mov	r2, r8
 80024a0:	464b      	mov	r3, r9
 80024a2:	498d      	ldr	r1, [pc, #564]	; (80026d8 <StartPrinting+0x28c>)
 80024a4:	4888      	ldr	r0, [pc, #544]	; (80026c8 <StartPrinting+0x27c>)
 80024a6:	f00d fa4f 	bl	800f948 <siprintf>
	  HAL_UART_Transmit(&DEBUG_USART,gps_data,strlen(gps_data),HAL_MAX_DELAY);
 80024aa:	4887      	ldr	r0, [pc, #540]	; (80026c8 <StartPrinting+0x27c>)
 80024ac:	f7fd fea0 	bl	80001f0 <strlen>
 80024b0:	4603      	mov	r3, r0
 80024b2:	b29a      	uxth	r2, r3
 80024b4:	f04f 33ff 	mov.w	r3, #4294967295
 80024b8:	4983      	ldr	r1, [pc, #524]	; (80026c8 <StartPrinting+0x27c>)
 80024ba:	4888      	ldr	r0, [pc, #544]	; (80026dc <StartPrinting+0x290>)
 80024bc:	f008 f88f 	bl	800a5de <HAL_UART_Transmit>

  	  //LSM6DSR
  	  memset(buffer, 0, TX_BUF_DIM);
 80024c0:	f107 0308 	add.w	r3, r7, #8
 80024c4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80024c8:	2100      	movs	r1, #0
 80024ca:	4618      	mov	r0, r3
 80024cc:	f00c f9be 	bl	800e84c <memset>
  	  sprintf(buffer, "Acceleration [mg]:%4.2f\t%4.2f\t%4.2f\r\n",acceleration_mg[0], acceleration_mg[1], acceleration_mg[2]);
 80024d0:	4b83      	ldr	r3, [pc, #524]	; (80026e0 <StartPrinting+0x294>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4618      	mov	r0, r3
 80024d6:	f7fe f847 	bl	8000568 <__aeabi_f2d>
 80024da:	4680      	mov	r8, r0
 80024dc:	4689      	mov	r9, r1
 80024de:	4b80      	ldr	r3, [pc, #512]	; (80026e0 <StartPrinting+0x294>)
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	4618      	mov	r0, r3
 80024e4:	f7fe f840 	bl	8000568 <__aeabi_f2d>
 80024e8:	4604      	mov	r4, r0
 80024ea:	460d      	mov	r5, r1
 80024ec:	4b7c      	ldr	r3, [pc, #496]	; (80026e0 <StartPrinting+0x294>)
 80024ee:	689b      	ldr	r3, [r3, #8]
 80024f0:	4618      	mov	r0, r3
 80024f2:	f7fe f839 	bl	8000568 <__aeabi_f2d>
 80024f6:	4602      	mov	r2, r0
 80024f8:	460b      	mov	r3, r1
 80024fa:	f107 0008 	add.w	r0, r7, #8
 80024fe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002502:	e9cd 4500 	strd	r4, r5, [sp]
 8002506:	4642      	mov	r2, r8
 8002508:	464b      	mov	r3, r9
 800250a:	4976      	ldr	r1, [pc, #472]	; (80026e4 <StartPrinting+0x298>)
 800250c:	f00d fa1c 	bl	800f948 <siprintf>
  	  HAL_UART_Transmit(&DEBUG_USART, buffer, strlen(buffer), HAL_MAX_DELAY);
 8002510:	f107 0308 	add.w	r3, r7, #8
 8002514:	4618      	mov	r0, r3
 8002516:	f7fd fe6b 	bl	80001f0 <strlen>
 800251a:	4603      	mov	r3, r0
 800251c:	b29a      	uxth	r2, r3
 800251e:	f107 0108 	add.w	r1, r7, #8
 8002522:	f04f 33ff 	mov.w	r3, #4294967295
 8002526:	486d      	ldr	r0, [pc, #436]	; (80026dc <StartPrinting+0x290>)
 8002528:	f008 f859 	bl	800a5de <HAL_UART_Transmit>

  	  /*
  	   * TODO NEEDS FILTERING BUT WORKS (maybe acceleration needs filtering too)
  	   */
  	  memset(buffer, 0, TX_BUF_DIM);
 800252c:	f107 0308 	add.w	r3, r7, #8
 8002530:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002534:	2100      	movs	r1, #0
 8002536:	4618      	mov	r0, r3
 8002538:	f00c f988 	bl	800e84c <memset>
  	  sprintf(buffer,"Angular rate [mdps]:%4.2f\t%4.2f\t%4.2f\r\n",angular_rate_mdps[0], angular_rate_mdps[1], angular_rate_mdps[2]);
 800253c:	4b6a      	ldr	r3, [pc, #424]	; (80026e8 <StartPrinting+0x29c>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4618      	mov	r0, r3
 8002542:	f7fe f811 	bl	8000568 <__aeabi_f2d>
 8002546:	4680      	mov	r8, r0
 8002548:	4689      	mov	r9, r1
 800254a:	4b67      	ldr	r3, [pc, #412]	; (80026e8 <StartPrinting+0x29c>)
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	4618      	mov	r0, r3
 8002550:	f7fe f80a 	bl	8000568 <__aeabi_f2d>
 8002554:	4604      	mov	r4, r0
 8002556:	460d      	mov	r5, r1
 8002558:	4b63      	ldr	r3, [pc, #396]	; (80026e8 <StartPrinting+0x29c>)
 800255a:	689b      	ldr	r3, [r3, #8]
 800255c:	4618      	mov	r0, r3
 800255e:	f7fe f803 	bl	8000568 <__aeabi_f2d>
 8002562:	4602      	mov	r2, r0
 8002564:	460b      	mov	r3, r1
 8002566:	f107 0008 	add.w	r0, r7, #8
 800256a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800256e:	e9cd 4500 	strd	r4, r5, [sp]
 8002572:	4642      	mov	r2, r8
 8002574:	464b      	mov	r3, r9
 8002576:	495d      	ldr	r1, [pc, #372]	; (80026ec <StartPrinting+0x2a0>)
 8002578:	f00d f9e6 	bl	800f948 <siprintf>
  	  HAL_UART_Transmit(&DEBUG_USART, buffer, strlen(buffer), HAL_MAX_DELAY);
 800257c:	f107 0308 	add.w	r3, r7, #8
 8002580:	4618      	mov	r0, r3
 8002582:	f7fd fe35 	bl	80001f0 <strlen>
 8002586:	4603      	mov	r3, r0
 8002588:	b29a      	uxth	r2, r3
 800258a:	f107 0108 	add.w	r1, r7, #8
 800258e:	f04f 33ff 	mov.w	r3, #4294967295
 8002592:	4852      	ldr	r0, [pc, #328]	; (80026dc <StartPrinting+0x290>)
 8002594:	f008 f823 	bl	800a5de <HAL_UART_Transmit>

	  memset(buffer, 0, TX_BUF_DIM);
 8002598:	f107 0308 	add.w	r3, r7, #8
 800259c:	f44f 7280 	mov.w	r2, #256	; 0x100
 80025a0:	2100      	movs	r1, #0
 80025a2:	4618      	mov	r0, r3
 80025a4:	f00c f952 	bl	800e84c <memset>
	  sprintf(buffer, "Temperature [degC]:%6.2f\r\n", lsm_temperature_degC);
 80025a8:	4b51      	ldr	r3, [pc, #324]	; (80026f0 <StartPrinting+0x2a4>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4618      	mov	r0, r3
 80025ae:	f7fd ffdb 	bl	8000568 <__aeabi_f2d>
 80025b2:	4602      	mov	r2, r0
 80025b4:	460b      	mov	r3, r1
 80025b6:	f107 0008 	add.w	r0, r7, #8
 80025ba:	494e      	ldr	r1, [pc, #312]	; (80026f4 <StartPrinting+0x2a8>)
 80025bc:	f00d f9c4 	bl	800f948 <siprintf>
	  HAL_UART_Transmit(&DEBUG_USART, buffer, strlen(buffer), HAL_MAX_DELAY);
 80025c0:	f107 0308 	add.w	r3, r7, #8
 80025c4:	4618      	mov	r0, r3
 80025c6:	f7fd fe13 	bl	80001f0 <strlen>
 80025ca:	4603      	mov	r3, r0
 80025cc:	b29a      	uxth	r2, r3
 80025ce:	f107 0108 	add.w	r1, r7, #8
 80025d2:	f04f 33ff 	mov.w	r3, #4294967295
 80025d6:	4841      	ldr	r0, [pc, #260]	; (80026dc <StartPrinting+0x290>)
 80025d8:	f008 f801 	bl	800a5de <HAL_UART_Transmit>


	  //LPS22HH
  	  memset(buffer, 0, TX_BUF_DIM);
 80025dc:	f107 0308 	add.w	r3, r7, #8
 80025e0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80025e4:	2100      	movs	r1, #0
 80025e6:	4618      	mov	r0, r3
 80025e8:	f00c f930 	bl	800e84c <memset>
  	  sprintf(buffer,"Pressure [hPa]:%6.2f\r\n",pressure_hPa);
 80025ec:	4b42      	ldr	r3, [pc, #264]	; (80026f8 <StartPrinting+0x2ac>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4618      	mov	r0, r3
 80025f2:	f7fd ffb9 	bl	8000568 <__aeabi_f2d>
 80025f6:	4602      	mov	r2, r0
 80025f8:	460b      	mov	r3, r1
 80025fa:	f107 0008 	add.w	r0, r7, #8
 80025fe:	493f      	ldr	r1, [pc, #252]	; (80026fc <StartPrinting+0x2b0>)
 8002600:	f00d f9a2 	bl	800f948 <siprintf>
  	  HAL_UART_Transmit(&DEBUG_USART, buffer, strlen(buffer), HAL_MAX_DELAY);
 8002604:	f107 0308 	add.w	r3, r7, #8
 8002608:	4618      	mov	r0, r3
 800260a:	f7fd fdf1 	bl	80001f0 <strlen>
 800260e:	4603      	mov	r3, r0
 8002610:	b29a      	uxth	r2, r3
 8002612:	f107 0108 	add.w	r1, r7, #8
 8002616:	f04f 33ff 	mov.w	r3, #4294967295
 800261a:	4830      	ldr	r0, [pc, #192]	; (80026dc <StartPrinting+0x290>)
 800261c:	f007 ffdf 	bl	800a5de <HAL_UART_Transmit>

	  memset(buffer, 0, TX_BUF_DIM);
 8002620:	f107 0308 	add.w	r3, r7, #8
 8002624:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002628:	2100      	movs	r1, #0
 800262a:	4618      	mov	r0, r3
 800262c:	f00c f90e 	bl	800e84c <memset>
	  sprintf(buffer, "Temperature [degC]:%6.2f\r\n", lps_temperature_degC);
 8002630:	4b33      	ldr	r3, [pc, #204]	; (8002700 <StartPrinting+0x2b4>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4618      	mov	r0, r3
 8002636:	f7fd ff97 	bl	8000568 <__aeabi_f2d>
 800263a:	4602      	mov	r2, r0
 800263c:	460b      	mov	r3, r1
 800263e:	f107 0008 	add.w	r0, r7, #8
 8002642:	492c      	ldr	r1, [pc, #176]	; (80026f4 <StartPrinting+0x2a8>)
 8002644:	f00d f980 	bl	800f948 <siprintf>
	  HAL_UART_Transmit(&DEBUG_USART, buffer, strlen(buffer), HAL_MAX_DELAY);
 8002648:	f107 0308 	add.w	r3, r7, #8
 800264c:	4618      	mov	r0, r3
 800264e:	f7fd fdcf 	bl	80001f0 <strlen>
 8002652:	4603      	mov	r3, r0
 8002654:	b29a      	uxth	r2, r3
 8002656:	f107 0108 	add.w	r1, r7, #8
 800265a:	f04f 33ff 	mov.w	r3, #4294967295
 800265e:	481f      	ldr	r0, [pc, #124]	; (80026dc <StartPrinting+0x290>)
 8002660:	f007 ffbd 	bl	800a5de <HAL_UART_Transmit>


	  //Thermocouple
	  memset(buffer, 0, TX_BUF_DIM);
 8002664:	f107 0308 	add.w	r3, r7, #8
 8002668:	f44f 7280 	mov.w	r2, #256	; 0x100
 800266c:	2100      	movs	r1, #0
 800266e:	4618      	mov	r0, r3
 8002670:	f00c f8ec 	bl	800e84c <memset>
	  sprintf(buffer, "Thermocouple temperature [degC]: %6.2f\r\n", THERMO_TEMP);
 8002674:	4b23      	ldr	r3, [pc, #140]	; (8002704 <StartPrinting+0x2b8>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4618      	mov	r0, r3
 800267a:	f7fd ff75 	bl	8000568 <__aeabi_f2d>
 800267e:	4602      	mov	r2, r0
 8002680:	460b      	mov	r3, r1
 8002682:	f107 0008 	add.w	r0, r7, #8
 8002686:	4920      	ldr	r1, [pc, #128]	; (8002708 <StartPrinting+0x2bc>)
 8002688:	f00d f95e 	bl	800f948 <siprintf>
	  HAL_UART_Transmit(&DEBUG_USART, buffer, strlen(buffer), HAL_MAX_DELAY);
 800268c:	f107 0308 	add.w	r3, r7, #8
 8002690:	4618      	mov	r0, r3
 8002692:	f7fd fdad 	bl	80001f0 <strlen>
 8002696:	4603      	mov	r3, r0
 8002698:	b29a      	uxth	r2, r3
 800269a:	f107 0108 	add.w	r1, r7, #8
 800269e:	f04f 33ff 	mov.w	r3, #4294967295
 80026a2:	480e      	ldr	r0, [pc, #56]	; (80026dc <StartPrinting+0x290>)
 80026a4:	f007 ff9b 	bl	800a5de <HAL_UART_Transmit>

	  HAL_GPIO_WritePin(OUT_LED3_GPIO_Port, OUT_LED3_Pin, RESET);
 80026a8:	2200      	movs	r2, #0
 80026aa:	2108      	movs	r1, #8
 80026ac:	4805      	ldr	r0, [pc, #20]	; (80026c4 <StartPrinting+0x278>)
 80026ae:	f003 ff19 	bl	80064e4 <HAL_GPIO_WritePin>

	  HAL_IWDG_Refresh(&hiwdg);
 80026b2:	4816      	ldr	r0, [pc, #88]	; (800270c <StartPrinting+0x2c0>)
 80026b4:	f004 fffa 	bl	80076ac <HAL_IWDG_Refresh>

	  osDelay(1000/DATA_FREQ);
 80026b8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80026bc:	f009 f925 	bl	800b90a <osDelay>
  {
 80026c0:	e6ca      	b.n	8002458 <StartPrinting+0xc>
 80026c2:	bf00      	nop
 80026c4:	40020800 	.word	0x40020800
 80026c8:	20005450 	.word	0x20005450
 80026cc:	20005550 	.word	0x20005550
 80026d0:	20005448 	.word	0x20005448
 80026d4:	200054b4 	.word	0x200054b4
 80026d8:	08013a04 	.word	0x08013a04
 80026dc:	200054c4 	.word	0x200054c4
 80026e0:	2000024c 	.word	0x2000024c
 80026e4:	08013a2c 	.word	0x08013a2c
 80026e8:	20000258 	.word	0x20000258
 80026ec:	08013a54 	.word	0x08013a54
 80026f0:	20000264 	.word	0x20000264
 80026f4:	08013a7c 	.word	0x08013a7c
 80026f8:	20000244 	.word	0x20000244
 80026fc:	08013a98 	.word	0x08013a98
 8002700:	20000248 	.word	0x20000248
 8002704:	20005554 	.word	0x20005554
 8002708:	08013ab0 	.word	0x08013ab0
 800270c:	20005100 	.word	0x20005100

08002710 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b082      	sub	sp, #8
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4a04      	ldr	r2, [pc, #16]	; (8002730 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800271e:	4293      	cmp	r3, r2
 8002720:	d101      	bne.n	8002726 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002722:	f003 f951 	bl	80059c8 <HAL_IncTick>
	  HAL_Delay(200);
  }
  */

  /* USER CODE END Callback 1 */
}
 8002726:	bf00      	nop
 8002728:	3708      	adds	r7, #8
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}
 800272e:	bf00      	nop
 8002730:	40001000 	.word	0x40001000

08002734 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002734:	b480      	push	{r7}
 8002736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002738:	bf00      	nop
 800273a:	46bd      	mov	sp, r7
 800273c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002740:	4770      	bx	lr
	...

08002744 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b082      	sub	sp, #8
 8002748:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800274a:	2300      	movs	r3, #0
 800274c:	607b      	str	r3, [r7, #4]
 800274e:	4b12      	ldr	r3, [pc, #72]	; (8002798 <HAL_MspInit+0x54>)
 8002750:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002752:	4a11      	ldr	r2, [pc, #68]	; (8002798 <HAL_MspInit+0x54>)
 8002754:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002758:	6453      	str	r3, [r2, #68]	; 0x44
 800275a:	4b0f      	ldr	r3, [pc, #60]	; (8002798 <HAL_MspInit+0x54>)
 800275c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800275e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002762:	607b      	str	r3, [r7, #4]
 8002764:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002766:	2300      	movs	r3, #0
 8002768:	603b      	str	r3, [r7, #0]
 800276a:	4b0b      	ldr	r3, [pc, #44]	; (8002798 <HAL_MspInit+0x54>)
 800276c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800276e:	4a0a      	ldr	r2, [pc, #40]	; (8002798 <HAL_MspInit+0x54>)
 8002770:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002774:	6413      	str	r3, [r2, #64]	; 0x40
 8002776:	4b08      	ldr	r3, [pc, #32]	; (8002798 <HAL_MspInit+0x54>)
 8002778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800277a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800277e:	603b      	str	r3, [r7, #0]
 8002780:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002782:	2200      	movs	r2, #0
 8002784:	210f      	movs	r1, #15
 8002786:	f06f 0001 	mvn.w	r0, #1
 800278a:	f003 fcaf 	bl	80060ec <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800278e:	bf00      	nop
 8002790:	3708      	adds	r7, #8
 8002792:	46bd      	mov	sp, r7
 8002794:	bd80      	pop	{r7, pc}
 8002796:	bf00      	nop
 8002798:	40023800 	.word	0x40023800

0800279c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b08a      	sub	sp, #40	; 0x28
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027a4:	f107 0314 	add.w	r3, r7, #20
 80027a8:	2200      	movs	r2, #0
 80027aa:	601a      	str	r2, [r3, #0]
 80027ac:	605a      	str	r2, [r3, #4]
 80027ae:	609a      	str	r2, [r3, #8]
 80027b0:	60da      	str	r2, [r3, #12]
 80027b2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	4a17      	ldr	r2, [pc, #92]	; (8002818 <HAL_ADC_MspInit+0x7c>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d127      	bne.n	800280e <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80027be:	2300      	movs	r3, #0
 80027c0:	613b      	str	r3, [r7, #16]
 80027c2:	4b16      	ldr	r3, [pc, #88]	; (800281c <HAL_ADC_MspInit+0x80>)
 80027c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027c6:	4a15      	ldr	r2, [pc, #84]	; (800281c <HAL_ADC_MspInit+0x80>)
 80027c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027cc:	6453      	str	r3, [r2, #68]	; 0x44
 80027ce:	4b13      	ldr	r3, [pc, #76]	; (800281c <HAL_ADC_MspInit+0x80>)
 80027d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027d6:	613b      	str	r3, [r7, #16]
 80027d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027da:	2300      	movs	r3, #0
 80027dc:	60fb      	str	r3, [r7, #12]
 80027de:	4b0f      	ldr	r3, [pc, #60]	; (800281c <HAL_ADC_MspInit+0x80>)
 80027e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027e2:	4a0e      	ldr	r2, [pc, #56]	; (800281c <HAL_ADC_MspInit+0x80>)
 80027e4:	f043 0301 	orr.w	r3, r3, #1
 80027e8:	6313      	str	r3, [r2, #48]	; 0x30
 80027ea:	4b0c      	ldr	r3, [pc, #48]	; (800281c <HAL_ADC_MspInit+0x80>)
 80027ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ee:	f003 0301 	and.w	r3, r3, #1
 80027f2:	60fb      	str	r3, [r7, #12]
 80027f4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = ADC1_IN6_PropulsionPressureTransducer_Pin;
 80027f6:	2340      	movs	r3, #64	; 0x40
 80027f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80027fa:	2303      	movs	r3, #3
 80027fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027fe:	2300      	movs	r3, #0
 8002800:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC1_IN6_PropulsionPressureTransducer_GPIO_Port, &GPIO_InitStruct);
 8002802:	f107 0314 	add.w	r3, r7, #20
 8002806:	4619      	mov	r1, r3
 8002808:	4805      	ldr	r0, [pc, #20]	; (8002820 <HAL_ADC_MspInit+0x84>)
 800280a:	f003 fca7 	bl	800615c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800280e:	bf00      	nop
 8002810:	3728      	adds	r7, #40	; 0x28
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}
 8002816:	bf00      	nop
 8002818:	40012000 	.word	0x40012000
 800281c:	40023800 	.word	0x40023800
 8002820:	40020000 	.word	0x40020000

08002824 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b08e      	sub	sp, #56	; 0x38
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800282c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002830:	2200      	movs	r2, #0
 8002832:	601a      	str	r2, [r3, #0]
 8002834:	605a      	str	r2, [r3, #4]
 8002836:	609a      	str	r2, [r3, #8]
 8002838:	60da      	str	r2, [r3, #12]
 800283a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a5c      	ldr	r2, [pc, #368]	; (80029b4 <HAL_I2C_MspInit+0x190>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d12d      	bne.n	80028a2 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002846:	2300      	movs	r3, #0
 8002848:	623b      	str	r3, [r7, #32]
 800284a:	4b5b      	ldr	r3, [pc, #364]	; (80029b8 <HAL_I2C_MspInit+0x194>)
 800284c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800284e:	4a5a      	ldr	r2, [pc, #360]	; (80029b8 <HAL_I2C_MspInit+0x194>)
 8002850:	f043 0302 	orr.w	r3, r3, #2
 8002854:	6313      	str	r3, [r2, #48]	; 0x30
 8002856:	4b58      	ldr	r3, [pc, #352]	; (80029b8 <HAL_I2C_MspInit+0x194>)
 8002858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800285a:	f003 0302 	and.w	r3, r3, #2
 800285e:	623b      	str	r3, [r7, #32]
 8002860:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002862:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002866:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002868:	2312      	movs	r3, #18
 800286a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800286c:	2301      	movs	r3, #1
 800286e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002870:	2303      	movs	r3, #3
 8002872:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002874:	2304      	movs	r3, #4
 8002876:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002878:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800287c:	4619      	mov	r1, r3
 800287e:	484f      	ldr	r0, [pc, #316]	; (80029bc <HAL_I2C_MspInit+0x198>)
 8002880:	f003 fc6c 	bl	800615c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002884:	2300      	movs	r3, #0
 8002886:	61fb      	str	r3, [r7, #28]
 8002888:	4b4b      	ldr	r3, [pc, #300]	; (80029b8 <HAL_I2C_MspInit+0x194>)
 800288a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800288c:	4a4a      	ldr	r2, [pc, #296]	; (80029b8 <HAL_I2C_MspInit+0x194>)
 800288e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002892:	6413      	str	r3, [r2, #64]	; 0x40
 8002894:	4b48      	ldr	r3, [pc, #288]	; (80029b8 <HAL_I2C_MspInit+0x194>)
 8002896:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002898:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800289c:	61fb      	str	r3, [r7, #28]
 800289e:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 80028a0:	e083      	b.n	80029aa <HAL_I2C_MspInit+0x186>
  else if(hi2c->Instance==I2C2)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4a46      	ldr	r2, [pc, #280]	; (80029c0 <HAL_I2C_MspInit+0x19c>)
 80028a8:	4293      	cmp	r3, r2
 80028aa:	d12d      	bne.n	8002908 <HAL_I2C_MspInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028ac:	2300      	movs	r3, #0
 80028ae:	61bb      	str	r3, [r7, #24]
 80028b0:	4b41      	ldr	r3, [pc, #260]	; (80029b8 <HAL_I2C_MspInit+0x194>)
 80028b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b4:	4a40      	ldr	r2, [pc, #256]	; (80029b8 <HAL_I2C_MspInit+0x194>)
 80028b6:	f043 0302 	orr.w	r3, r3, #2
 80028ba:	6313      	str	r3, [r2, #48]	; 0x30
 80028bc:	4b3e      	ldr	r3, [pc, #248]	; (80029b8 <HAL_I2C_MspInit+0x194>)
 80028be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028c0:	f003 0302 	and.w	r3, r3, #2
 80028c4:	61bb      	str	r3, [r7, #24]
 80028c6:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80028c8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80028cc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80028ce:	2312      	movs	r3, #18
 80028d0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80028d2:	2301      	movs	r3, #1
 80028d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028d6:	2303      	movs	r3, #3
 80028d8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80028da:	2304      	movs	r3, #4
 80028dc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80028e2:	4619      	mov	r1, r3
 80028e4:	4835      	ldr	r0, [pc, #212]	; (80029bc <HAL_I2C_MspInit+0x198>)
 80028e6:	f003 fc39 	bl	800615c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80028ea:	2300      	movs	r3, #0
 80028ec:	617b      	str	r3, [r7, #20]
 80028ee:	4b32      	ldr	r3, [pc, #200]	; (80029b8 <HAL_I2C_MspInit+0x194>)
 80028f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028f2:	4a31      	ldr	r2, [pc, #196]	; (80029b8 <HAL_I2C_MspInit+0x194>)
 80028f4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80028f8:	6413      	str	r3, [r2, #64]	; 0x40
 80028fa:	4b2f      	ldr	r3, [pc, #188]	; (80029b8 <HAL_I2C_MspInit+0x194>)
 80028fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002902:	617b      	str	r3, [r7, #20]
 8002904:	697b      	ldr	r3, [r7, #20]
}
 8002906:	e050      	b.n	80029aa <HAL_I2C_MspInit+0x186>
  else if(hi2c->Instance==I2C3)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4a2d      	ldr	r2, [pc, #180]	; (80029c4 <HAL_I2C_MspInit+0x1a0>)
 800290e:	4293      	cmp	r3, r2
 8002910:	d14b      	bne.n	80029aa <HAL_I2C_MspInit+0x186>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002912:	2300      	movs	r3, #0
 8002914:	613b      	str	r3, [r7, #16]
 8002916:	4b28      	ldr	r3, [pc, #160]	; (80029b8 <HAL_I2C_MspInit+0x194>)
 8002918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800291a:	4a27      	ldr	r2, [pc, #156]	; (80029b8 <HAL_I2C_MspInit+0x194>)
 800291c:	f043 0304 	orr.w	r3, r3, #4
 8002920:	6313      	str	r3, [r2, #48]	; 0x30
 8002922:	4b25      	ldr	r3, [pc, #148]	; (80029b8 <HAL_I2C_MspInit+0x194>)
 8002924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002926:	f003 0304 	and.w	r3, r3, #4
 800292a:	613b      	str	r3, [r7, #16]
 800292c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800292e:	2300      	movs	r3, #0
 8002930:	60fb      	str	r3, [r7, #12]
 8002932:	4b21      	ldr	r3, [pc, #132]	; (80029b8 <HAL_I2C_MspInit+0x194>)
 8002934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002936:	4a20      	ldr	r2, [pc, #128]	; (80029b8 <HAL_I2C_MspInit+0x194>)
 8002938:	f043 0301 	orr.w	r3, r3, #1
 800293c:	6313      	str	r3, [r2, #48]	; 0x30
 800293e:	4b1e      	ldr	r3, [pc, #120]	; (80029b8 <HAL_I2C_MspInit+0x194>)
 8002940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002942:	f003 0301 	and.w	r3, r3, #1
 8002946:	60fb      	str	r3, [r7, #12]
 8002948:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800294a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800294e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002950:	2312      	movs	r3, #18
 8002952:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002954:	2301      	movs	r3, #1
 8002956:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002958:	2303      	movs	r3, #3
 800295a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800295c:	2304      	movs	r3, #4
 800295e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002960:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002964:	4619      	mov	r1, r3
 8002966:	4818      	ldr	r0, [pc, #96]	; (80029c8 <HAL_I2C_MspInit+0x1a4>)
 8002968:	f003 fbf8 	bl	800615c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800296c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002970:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002972:	2312      	movs	r3, #18
 8002974:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002976:	2301      	movs	r3, #1
 8002978:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800297a:	2303      	movs	r3, #3
 800297c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800297e:	2304      	movs	r3, #4
 8002980:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002982:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002986:	4619      	mov	r1, r3
 8002988:	4810      	ldr	r0, [pc, #64]	; (80029cc <HAL_I2C_MspInit+0x1a8>)
 800298a:	f003 fbe7 	bl	800615c <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 800298e:	2300      	movs	r3, #0
 8002990:	60bb      	str	r3, [r7, #8]
 8002992:	4b09      	ldr	r3, [pc, #36]	; (80029b8 <HAL_I2C_MspInit+0x194>)
 8002994:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002996:	4a08      	ldr	r2, [pc, #32]	; (80029b8 <HAL_I2C_MspInit+0x194>)
 8002998:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800299c:	6413      	str	r3, [r2, #64]	; 0x40
 800299e:	4b06      	ldr	r3, [pc, #24]	; (80029b8 <HAL_I2C_MspInit+0x194>)
 80029a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80029a6:	60bb      	str	r3, [r7, #8]
 80029a8:	68bb      	ldr	r3, [r7, #8]
}
 80029aa:	bf00      	nop
 80029ac:	3738      	adds	r7, #56	; 0x38
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}
 80029b2:	bf00      	nop
 80029b4:	40005400 	.word	0x40005400
 80029b8:	40023800 	.word	0x40023800
 80029bc:	40020400 	.word	0x40020400
 80029c0:	40005800 	.word	0x40005800
 80029c4:	40005c00 	.word	0x40005c00
 80029c8:	40020800 	.word	0x40020800
 80029cc:	40020000 	.word	0x40020000

080029d0 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b08e      	sub	sp, #56	; 0x38
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80029d8:	f107 0308 	add.w	r3, r7, #8
 80029dc:	2230      	movs	r2, #48	; 0x30
 80029de:	2100      	movs	r1, #0
 80029e0:	4618      	mov	r0, r3
 80029e2:	f00b ff33 	bl	800e84c <memset>
  if(hrtc->Instance==RTC)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	4a10      	ldr	r2, [pc, #64]	; (8002a2c <HAL_RTC_MspInit+0x5c>)
 80029ec:	4293      	cmp	r3, r2
 80029ee:	d119      	bne.n	8002a24 <HAL_RTC_MspInit+0x54>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80029f0:	2320      	movs	r3, #32
 80029f2:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80029f4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80029f8:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80029fa:	f107 0308 	add.w	r3, r7, #8
 80029fe:	4618      	mov	r0, r3
 8002a00:	f005 fb46 	bl	8008090 <HAL_RCCEx_PeriphCLKConfig>
 8002a04:	4603      	mov	r3, r0
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d001      	beq.n	8002a0e <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8002a0a:	f7ff fe93 	bl	8002734 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002a0e:	4b08      	ldr	r3, [pc, #32]	; (8002a30 <HAL_RTC_MspInit+0x60>)
 8002a10:	2201      	movs	r2, #1
 8002a12:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 5, 0);
 8002a14:	2200      	movs	r2, #0
 8002a16:	2105      	movs	r1, #5
 8002a18:	2029      	movs	r0, #41	; 0x29
 8002a1a:	f003 fb67 	bl	80060ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8002a1e:	2029      	movs	r0, #41	; 0x29
 8002a20:	f003 fb80 	bl	8006124 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002a24:	bf00      	nop
 8002a26:	3738      	adds	r7, #56	; 0x38
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bd80      	pop	{r7, pc}
 8002a2c:	40002800 	.word	0x40002800
 8002a30:	42470e3c 	.word	0x42470e3c

08002a34 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b08e      	sub	sp, #56	; 0x38
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a40:	2200      	movs	r2, #0
 8002a42:	601a      	str	r2, [r3, #0]
 8002a44:	605a      	str	r2, [r3, #4]
 8002a46:	609a      	str	r2, [r3, #8]
 8002a48:	60da      	str	r2, [r3, #12]
 8002a4a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a4c      	ldr	r2, [pc, #304]	; (8002b84 <HAL_SPI_MspInit+0x150>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d12d      	bne.n	8002ab2 <HAL_SPI_MspInit+0x7e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002a56:	2300      	movs	r3, #0
 8002a58:	623b      	str	r3, [r7, #32]
 8002a5a:	4b4b      	ldr	r3, [pc, #300]	; (8002b88 <HAL_SPI_MspInit+0x154>)
 8002a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a5e:	4a4a      	ldr	r2, [pc, #296]	; (8002b88 <HAL_SPI_MspInit+0x154>)
 8002a60:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a64:	6413      	str	r3, [r2, #64]	; 0x40
 8002a66:	4b48      	ldr	r3, [pc, #288]	; (8002b88 <HAL_SPI_MspInit+0x154>)
 8002a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a6a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a6e:	623b      	str	r3, [r7, #32]
 8002a70:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a72:	2300      	movs	r3, #0
 8002a74:	61fb      	str	r3, [r7, #28]
 8002a76:	4b44      	ldr	r3, [pc, #272]	; (8002b88 <HAL_SPI_MspInit+0x154>)
 8002a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a7a:	4a43      	ldr	r2, [pc, #268]	; (8002b88 <HAL_SPI_MspInit+0x154>)
 8002a7c:	f043 0302 	orr.w	r3, r3, #2
 8002a80:	6313      	str	r3, [r2, #48]	; 0x30
 8002a82:	4b41      	ldr	r3, [pc, #260]	; (8002b88 <HAL_SPI_MspInit+0x154>)
 8002a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a86:	f003 0302 	and.w	r3, r3, #2
 8002a8a:	61fb      	str	r3, [r7, #28]
 8002a8c:	69fb      	ldr	r3, [r7, #28]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002a8e:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8002a92:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a94:	2302      	movs	r3, #2
 8002a96:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a9c:	2303      	movs	r3, #3
 8002a9e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002aa0:	2305      	movs	r3, #5
 8002aa2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002aa4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002aa8:	4619      	mov	r1, r3
 8002aaa:	4838      	ldr	r0, [pc, #224]	; (8002b8c <HAL_SPI_MspInit+0x158>)
 8002aac:	f003 fb56 	bl	800615c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }

}
 8002ab0:	e064      	b.n	8002b7c <HAL_SPI_MspInit+0x148>
  else if(hspi->Instance==SPI4)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	4a36      	ldr	r2, [pc, #216]	; (8002b90 <HAL_SPI_MspInit+0x15c>)
 8002ab8:	4293      	cmp	r3, r2
 8002aba:	d12d      	bne.n	8002b18 <HAL_SPI_MspInit+0xe4>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8002abc:	2300      	movs	r3, #0
 8002abe:	61bb      	str	r3, [r7, #24]
 8002ac0:	4b31      	ldr	r3, [pc, #196]	; (8002b88 <HAL_SPI_MspInit+0x154>)
 8002ac2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ac4:	4a30      	ldr	r2, [pc, #192]	; (8002b88 <HAL_SPI_MspInit+0x154>)
 8002ac6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002aca:	6453      	str	r3, [r2, #68]	; 0x44
 8002acc:	4b2e      	ldr	r3, [pc, #184]	; (8002b88 <HAL_SPI_MspInit+0x154>)
 8002ace:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ad0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ad4:	61bb      	str	r3, [r7, #24]
 8002ad6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002ad8:	2300      	movs	r3, #0
 8002ada:	617b      	str	r3, [r7, #20]
 8002adc:	4b2a      	ldr	r3, [pc, #168]	; (8002b88 <HAL_SPI_MspInit+0x154>)
 8002ade:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ae0:	4a29      	ldr	r2, [pc, #164]	; (8002b88 <HAL_SPI_MspInit+0x154>)
 8002ae2:	f043 0310 	orr.w	r3, r3, #16
 8002ae6:	6313      	str	r3, [r2, #48]	; 0x30
 8002ae8:	4b27      	ldr	r3, [pc, #156]	; (8002b88 <HAL_SPI_MspInit+0x154>)
 8002aea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aec:	f003 0310 	and.w	r3, r3, #16
 8002af0:	617b      	str	r3, [r7, #20]
 8002af2:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8002af4:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8002af8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002afa:	2302      	movs	r3, #2
 8002afc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002afe:	2300      	movs	r3, #0
 8002b00:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b02:	2303      	movs	r3, #3
 8002b04:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8002b06:	2305      	movs	r3, #5
 8002b08:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002b0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b0e:	4619      	mov	r1, r3
 8002b10:	4820      	ldr	r0, [pc, #128]	; (8002b94 <HAL_SPI_MspInit+0x160>)
 8002b12:	f003 fb23 	bl	800615c <HAL_GPIO_Init>
}
 8002b16:	e031      	b.n	8002b7c <HAL_SPI_MspInit+0x148>
  else if(hspi->Instance==SPI5)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4a1e      	ldr	r2, [pc, #120]	; (8002b98 <HAL_SPI_MspInit+0x164>)
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d12c      	bne.n	8002b7c <HAL_SPI_MspInit+0x148>
    __HAL_RCC_SPI5_CLK_ENABLE();
 8002b22:	2300      	movs	r3, #0
 8002b24:	613b      	str	r3, [r7, #16]
 8002b26:	4b18      	ldr	r3, [pc, #96]	; (8002b88 <HAL_SPI_MspInit+0x154>)
 8002b28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b2a:	4a17      	ldr	r2, [pc, #92]	; (8002b88 <HAL_SPI_MspInit+0x154>)
 8002b2c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002b30:	6453      	str	r3, [r2, #68]	; 0x44
 8002b32:	4b15      	ldr	r3, [pc, #84]	; (8002b88 <HAL_SPI_MspInit+0x154>)
 8002b34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b36:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b3a:	613b      	str	r3, [r7, #16]
 8002b3c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002b3e:	2300      	movs	r3, #0
 8002b40:	60fb      	str	r3, [r7, #12]
 8002b42:	4b11      	ldr	r3, [pc, #68]	; (8002b88 <HAL_SPI_MspInit+0x154>)
 8002b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b46:	4a10      	ldr	r2, [pc, #64]	; (8002b88 <HAL_SPI_MspInit+0x154>)
 8002b48:	f043 0320 	orr.w	r3, r3, #32
 8002b4c:	6313      	str	r3, [r2, #48]	; 0x30
 8002b4e:	4b0e      	ldr	r3, [pc, #56]	; (8002b88 <HAL_SPI_MspInit+0x154>)
 8002b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b52:	f003 0320 	and.w	r3, r3, #32
 8002b56:	60fb      	str	r3, [r7, #12]
 8002b58:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8002b5a:	f44f 7360 	mov.w	r3, #896	; 0x380
 8002b5e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b60:	2302      	movs	r3, #2
 8002b62:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b64:	2300      	movs	r3, #0
 8002b66:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b68:	2303      	movs	r3, #3
 8002b6a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8002b6c:	2305      	movs	r3, #5
 8002b6e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002b70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b74:	4619      	mov	r1, r3
 8002b76:	4809      	ldr	r0, [pc, #36]	; (8002b9c <HAL_SPI_MspInit+0x168>)
 8002b78:	f003 faf0 	bl	800615c <HAL_GPIO_Init>
}
 8002b7c:	bf00      	nop
 8002b7e:	3738      	adds	r7, #56	; 0x38
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bd80      	pop	{r7, pc}
 8002b84:	40003800 	.word	0x40003800
 8002b88:	40023800 	.word	0x40023800
 8002b8c:	40020400 	.word	0x40020400
 8002b90:	40013400 	.word	0x40013400
 8002b94:	40021000 	.word	0x40021000
 8002b98:	40015000 	.word	0x40015000
 8002b9c:	40021400 	.word	0x40021400

08002ba0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	b085      	sub	sp, #20
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bb0:	d10d      	bne.n	8002bce <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	60fb      	str	r3, [r7, #12]
 8002bb6:	4b09      	ldr	r3, [pc, #36]	; (8002bdc <HAL_TIM_PWM_MspInit+0x3c>)
 8002bb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bba:	4a08      	ldr	r2, [pc, #32]	; (8002bdc <HAL_TIM_PWM_MspInit+0x3c>)
 8002bbc:	f043 0301 	orr.w	r3, r3, #1
 8002bc0:	6413      	str	r3, [r2, #64]	; 0x40
 8002bc2:	4b06      	ldr	r3, [pc, #24]	; (8002bdc <HAL_TIM_PWM_MspInit+0x3c>)
 8002bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bc6:	f003 0301 	and.w	r3, r3, #1
 8002bca:	60fb      	str	r3, [r7, #12]
 8002bcc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002bce:	bf00      	nop
 8002bd0:	3714      	adds	r7, #20
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd8:	4770      	bx	lr
 8002bda:	bf00      	nop
 8002bdc:	40023800 	.word	0x40023800

08002be0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b088      	sub	sp, #32
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002be8:	f107 030c 	add.w	r3, r7, #12
 8002bec:	2200      	movs	r2, #0
 8002bee:	601a      	str	r2, [r3, #0]
 8002bf0:	605a      	str	r2, [r3, #4]
 8002bf2:	609a      	str	r2, [r3, #8]
 8002bf4:	60da      	str	r2, [r3, #12]
 8002bf6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c00:	d11d      	bne.n	8002c3e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c02:	2300      	movs	r3, #0
 8002c04:	60bb      	str	r3, [r7, #8]
 8002c06:	4b10      	ldr	r3, [pc, #64]	; (8002c48 <HAL_TIM_MspPostInit+0x68>)
 8002c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c0a:	4a0f      	ldr	r2, [pc, #60]	; (8002c48 <HAL_TIM_MspPostInit+0x68>)
 8002c0c:	f043 0301 	orr.w	r3, r3, #1
 8002c10:	6313      	str	r3, [r2, #48]	; 0x30
 8002c12:	4b0d      	ldr	r3, [pc, #52]	; (8002c48 <HAL_TIM_MspPostInit+0x68>)
 8002c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c16:	f003 0301 	and.w	r3, r3, #1
 8002c1a:	60bb      	str	r3, [r7, #8]
 8002c1c:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = Buzzer_Pin;
 8002c1e:	2304      	movs	r3, #4
 8002c20:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c22:	2302      	movs	r3, #2
 8002c24:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c26:	2300      	movs	r3, #0
 8002c28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Buzzer_GPIO_Port, &GPIO_InitStruct);
 8002c32:	f107 030c 	add.w	r3, r7, #12
 8002c36:	4619      	mov	r1, r3
 8002c38:	4804      	ldr	r0, [pc, #16]	; (8002c4c <HAL_TIM_MspPostInit+0x6c>)
 8002c3a:	f003 fa8f 	bl	800615c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002c3e:	bf00      	nop
 8002c40:	3720      	adds	r7, #32
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bd80      	pop	{r7, pc}
 8002c46:	bf00      	nop
 8002c48:	40023800 	.word	0x40023800
 8002c4c:	40020000 	.word	0x40020000

08002c50 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b08e      	sub	sp, #56	; 0x38
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	601a      	str	r2, [r3, #0]
 8002c60:	605a      	str	r2, [r3, #4]
 8002c62:	609a      	str	r2, [r3, #8]
 8002c64:	60da      	str	r2, [r3, #12]
 8002c66:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART8)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4a4b      	ldr	r2, [pc, #300]	; (8002d9c <HAL_UART_MspInit+0x14c>)
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d12c      	bne.n	8002ccc <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN UART8_MspInit 0 */

  /* USER CODE END UART8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART8_CLK_ENABLE();
 8002c72:	2300      	movs	r3, #0
 8002c74:	623b      	str	r3, [r7, #32]
 8002c76:	4b4a      	ldr	r3, [pc, #296]	; (8002da0 <HAL_UART_MspInit+0x150>)
 8002c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c7a:	4a49      	ldr	r2, [pc, #292]	; (8002da0 <HAL_UART_MspInit+0x150>)
 8002c7c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002c80:	6413      	str	r3, [r2, #64]	; 0x40
 8002c82:	4b47      	ldr	r3, [pc, #284]	; (8002da0 <HAL_UART_MspInit+0x150>)
 8002c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c86:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002c8a:	623b      	str	r3, [r7, #32]
 8002c8c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002c8e:	2300      	movs	r3, #0
 8002c90:	61fb      	str	r3, [r7, #28]
 8002c92:	4b43      	ldr	r3, [pc, #268]	; (8002da0 <HAL_UART_MspInit+0x150>)
 8002c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c96:	4a42      	ldr	r2, [pc, #264]	; (8002da0 <HAL_UART_MspInit+0x150>)
 8002c98:	f043 0310 	orr.w	r3, r3, #16
 8002c9c:	6313      	str	r3, [r2, #48]	; 0x30
 8002c9e:	4b40      	ldr	r3, [pc, #256]	; (8002da0 <HAL_UART_MspInit+0x150>)
 8002ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ca2:	f003 0310 	and.w	r3, r3, #16
 8002ca6:	61fb      	str	r3, [r7, #28]
 8002ca8:	69fb      	ldr	r3, [r7, #28]
    /**UART8 GPIO Configuration
    PE0     ------> UART8_RX
    PE1     ------> UART8_TX
    */
    GPIO_InitStruct.Pin = UART8_RX_Debug_Pin|UART8_TX_Debug_Pin;
 8002caa:	2303      	movs	r3, #3
 8002cac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cae:	2302      	movs	r3, #2
 8002cb0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cb6:	2303      	movs	r3, #3
 8002cb8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 8002cba:	2308      	movs	r3, #8
 8002cbc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002cbe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002cc2:	4619      	mov	r1, r3
 8002cc4:	4837      	ldr	r0, [pc, #220]	; (8002da4 <HAL_UART_MspInit+0x154>)
 8002cc6:	f003 fa49 	bl	800615c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002cca:	e063      	b.n	8002d94 <HAL_UART_MspInit+0x144>
  else if(huart->Instance==USART3)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4a35      	ldr	r2, [pc, #212]	; (8002da8 <HAL_UART_MspInit+0x158>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d12d      	bne.n	8002d32 <HAL_UART_MspInit+0xe2>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	61bb      	str	r3, [r7, #24]
 8002cda:	4b31      	ldr	r3, [pc, #196]	; (8002da0 <HAL_UART_MspInit+0x150>)
 8002cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cde:	4a30      	ldr	r2, [pc, #192]	; (8002da0 <HAL_UART_MspInit+0x150>)
 8002ce0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ce4:	6413      	str	r3, [r2, #64]	; 0x40
 8002ce6:	4b2e      	ldr	r3, [pc, #184]	; (8002da0 <HAL_UART_MspInit+0x150>)
 8002ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002cee:	61bb      	str	r3, [r7, #24]
 8002cf0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	617b      	str	r3, [r7, #20]
 8002cf6:	4b2a      	ldr	r3, [pc, #168]	; (8002da0 <HAL_UART_MspInit+0x150>)
 8002cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cfa:	4a29      	ldr	r2, [pc, #164]	; (8002da0 <HAL_UART_MspInit+0x150>)
 8002cfc:	f043 0308 	orr.w	r3, r3, #8
 8002d00:	6313      	str	r3, [r2, #48]	; 0x30
 8002d02:	4b27      	ldr	r3, [pc, #156]	; (8002da0 <HAL_UART_MspInit+0x150>)
 8002d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d06:	f003 0308 	and.w	r3, r3, #8
 8002d0a:	617b      	str	r3, [r7, #20]
 8002d0c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = USART3_TX_XTend_Pin|USART3_RX_XTend_Pin;
 8002d0e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002d12:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d14:	2302      	movs	r3, #2
 8002d16:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d18:	2300      	movs	r3, #0
 8002d1a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d1c:	2303      	movs	r3, #3
 8002d1e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002d20:	2307      	movs	r3, #7
 8002d22:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002d24:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d28:	4619      	mov	r1, r3
 8002d2a:	4820      	ldr	r0, [pc, #128]	; (8002dac <HAL_UART_MspInit+0x15c>)
 8002d2c:	f003 fa16 	bl	800615c <HAL_GPIO_Init>
}
 8002d30:	e030      	b.n	8002d94 <HAL_UART_MspInit+0x144>
  else if(huart->Instance==USART6)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	4a1e      	ldr	r2, [pc, #120]	; (8002db0 <HAL_UART_MspInit+0x160>)
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d12b      	bne.n	8002d94 <HAL_UART_MspInit+0x144>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	613b      	str	r3, [r7, #16]
 8002d40:	4b17      	ldr	r3, [pc, #92]	; (8002da0 <HAL_UART_MspInit+0x150>)
 8002d42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d44:	4a16      	ldr	r2, [pc, #88]	; (8002da0 <HAL_UART_MspInit+0x150>)
 8002d46:	f043 0320 	orr.w	r3, r3, #32
 8002d4a:	6453      	str	r3, [r2, #68]	; 0x44
 8002d4c:	4b14      	ldr	r3, [pc, #80]	; (8002da0 <HAL_UART_MspInit+0x150>)
 8002d4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d50:	f003 0320 	and.w	r3, r3, #32
 8002d54:	613b      	str	r3, [r7, #16]
 8002d56:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d58:	2300      	movs	r3, #0
 8002d5a:	60fb      	str	r3, [r7, #12]
 8002d5c:	4b10      	ldr	r3, [pc, #64]	; (8002da0 <HAL_UART_MspInit+0x150>)
 8002d5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d60:	4a0f      	ldr	r2, [pc, #60]	; (8002da0 <HAL_UART_MspInit+0x150>)
 8002d62:	f043 0304 	orr.w	r3, r3, #4
 8002d66:	6313      	str	r3, [r2, #48]	; 0x30
 8002d68:	4b0d      	ldr	r3, [pc, #52]	; (8002da0 <HAL_UART_MspInit+0x150>)
 8002d6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d6c:	f003 0304 	and.w	r3, r3, #4
 8002d70:	60fb      	str	r3, [r7, #12]
 8002d72:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART6_TX_GPS_Pin|USART6_RX_GPS_Pin;
 8002d74:	23c0      	movs	r3, #192	; 0xc0
 8002d76:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d78:	2302      	movs	r3, #2
 8002d7a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d80:	2303      	movs	r3, #3
 8002d82:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002d84:	2308      	movs	r3, #8
 8002d86:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d88:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d8c:	4619      	mov	r1, r3
 8002d8e:	4809      	ldr	r0, [pc, #36]	; (8002db4 <HAL_UART_MspInit+0x164>)
 8002d90:	f003 f9e4 	bl	800615c <HAL_GPIO_Init>
}
 8002d94:	bf00      	nop
 8002d96:	3738      	adds	r7, #56	; 0x38
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	bd80      	pop	{r7, pc}
 8002d9c:	40007c00 	.word	0x40007c00
 8002da0:	40023800 	.word	0x40023800
 8002da4:	40021000 	.word	0x40021000
 8002da8:	40004800 	.word	0x40004800
 8002dac:	40020c00 	.word	0x40020c00
 8002db0:	40011400 	.word	0x40011400
 8002db4:	40020800 	.word	0x40020800

08002db8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b08c      	sub	sp, #48	; 0x30
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8002dc8:	2200      	movs	r2, #0
 8002dca:	6879      	ldr	r1, [r7, #4]
 8002dcc:	2036      	movs	r0, #54	; 0x36
 8002dce:	f003 f98d 	bl	80060ec <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002dd2:	2036      	movs	r0, #54	; 0x36
 8002dd4:	f003 f9a6 	bl	8006124 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002dd8:	2300      	movs	r3, #0
 8002dda:	60fb      	str	r3, [r7, #12]
 8002ddc:	4b1f      	ldr	r3, [pc, #124]	; (8002e5c <HAL_InitTick+0xa4>)
 8002dde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002de0:	4a1e      	ldr	r2, [pc, #120]	; (8002e5c <HAL_InitTick+0xa4>)
 8002de2:	f043 0310 	orr.w	r3, r3, #16
 8002de6:	6413      	str	r3, [r2, #64]	; 0x40
 8002de8:	4b1c      	ldr	r3, [pc, #112]	; (8002e5c <HAL_InitTick+0xa4>)
 8002dea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dec:	f003 0310 	and.w	r3, r3, #16
 8002df0:	60fb      	str	r3, [r7, #12]
 8002df2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002df4:	f107 0210 	add.w	r2, r7, #16
 8002df8:	f107 0314 	add.w	r3, r7, #20
 8002dfc:	4611      	mov	r1, r2
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f005 f914 	bl	800802c <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8002e04:	f005 f8ea 	bl	8007fdc <HAL_RCC_GetPCLK1Freq>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	005b      	lsls	r3, r3, #1
 8002e0c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002e0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e10:	4a13      	ldr	r2, [pc, #76]	; (8002e60 <HAL_InitTick+0xa8>)
 8002e12:	fba2 2303 	umull	r2, r3, r2, r3
 8002e16:	0c9b      	lsrs	r3, r3, #18
 8002e18:	3b01      	subs	r3, #1
 8002e1a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002e1c:	4b11      	ldr	r3, [pc, #68]	; (8002e64 <HAL_InitTick+0xac>)
 8002e1e:	4a12      	ldr	r2, [pc, #72]	; (8002e68 <HAL_InitTick+0xb0>)
 8002e20:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002e22:	4b10      	ldr	r3, [pc, #64]	; (8002e64 <HAL_InitTick+0xac>)
 8002e24:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002e28:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002e2a:	4a0e      	ldr	r2, [pc, #56]	; (8002e64 <HAL_InitTick+0xac>)
 8002e2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e2e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002e30:	4b0c      	ldr	r3, [pc, #48]	; (8002e64 <HAL_InitTick+0xac>)
 8002e32:	2200      	movs	r2, #0
 8002e34:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e36:	4b0b      	ldr	r3, [pc, #44]	; (8002e64 <HAL_InitTick+0xac>)
 8002e38:	2200      	movs	r2, #0
 8002e3a:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8002e3c:	4809      	ldr	r0, [pc, #36]	; (8002e64 <HAL_InitTick+0xac>)
 8002e3e:	f006 fd95 	bl	800996c <HAL_TIM_Base_Init>
 8002e42:	4603      	mov	r3, r0
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d104      	bne.n	8002e52 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8002e48:	4806      	ldr	r0, [pc, #24]	; (8002e64 <HAL_InitTick+0xac>)
 8002e4a:	f006 fde9 	bl	8009a20 <HAL_TIM_Base_Start_IT>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	e000      	b.n	8002e54 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8002e52:	2301      	movs	r3, #1
}
 8002e54:	4618      	mov	r0, r3
 8002e56:	3730      	adds	r7, #48	; 0x30
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bd80      	pop	{r7, pc}
 8002e5c:	40023800 	.word	0x40023800
 8002e60:	431bde83 	.word	0x431bde83
 8002e64:	200055d4 	.word	0x200055d4
 8002e68:	40001000 	.word	0x40001000

08002e6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002e70:	bf00      	nop
 8002e72:	46bd      	mov	sp, r7
 8002e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e78:	4770      	bx	lr

08002e7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e7a:	b480      	push	{r7}
 8002e7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e7e:	e7fe      	b.n	8002e7e <HardFault_Handler+0x4>

08002e80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e80:	b480      	push	{r7}
 8002e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e84:	e7fe      	b.n	8002e84 <MemManage_Handler+0x4>

08002e86 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e86:	b480      	push	{r7}
 8002e88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e8a:	e7fe      	b.n	8002e8a <BusFault_Handler+0x4>

08002e8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e90:	e7fe      	b.n	8002e90 <UsageFault_Handler+0x4>

08002e92 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e92:	b480      	push	{r7}
 8002e94:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e96:	bf00      	nop
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9e:	4770      	bx	lr

08002ea0 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8002ea4:	2001      	movs	r0, #1
 8002ea6:	f003 fb37 	bl	8006518 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002eaa:	bf00      	nop
 8002eac:	bd80      	pop	{r7, pc}
	...

08002eb0 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms A and B interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8002eb4:	4802      	ldr	r0, [pc, #8]	; (8002ec0 <RTC_Alarm_IRQHandler+0x10>)
 8002eb6:	f005 fdd7 	bl	8008a68 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8002eba:	bf00      	nop
 8002ebc:	bd80      	pop	{r7, pc}
 8002ebe:	bf00      	nop
 8002ec0:	20005424 	.word	0x20005424

08002ec4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002ec8:	4802      	ldr	r0, [pc, #8]	; (8002ed4 <TIM6_DAC_IRQHandler+0x10>)
 8002eca:	f006 fe68 	bl	8009b9e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002ece:	bf00      	nop
 8002ed0:	bd80      	pop	{r7, pc}
 8002ed2:	bf00      	nop
 8002ed4:	200055d4 	.word	0x200055d4

08002ed8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	af00      	add	r7, sp, #0
	return 1;
 8002edc:	2301      	movs	r3, #1
}
 8002ede:	4618      	mov	r0, r3
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee6:	4770      	bx	lr

08002ee8 <_kill>:

int _kill(int pid, int sig)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b082      	sub	sp, #8
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
 8002ef0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002ef2:	f00b fb4f 	bl	800e594 <__errno>
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	2216      	movs	r2, #22
 8002efa:	601a      	str	r2, [r3, #0]
	return -1;
 8002efc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002f00:	4618      	mov	r0, r3
 8002f02:	3708      	adds	r7, #8
 8002f04:	46bd      	mov	sp, r7
 8002f06:	bd80      	pop	{r7, pc}

08002f08 <_exit>:

void _exit (int status)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b082      	sub	sp, #8
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002f10:	f04f 31ff 	mov.w	r1, #4294967295
 8002f14:	6878      	ldr	r0, [r7, #4]
 8002f16:	f7ff ffe7 	bl	8002ee8 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002f1a:	e7fe      	b.n	8002f1a <_exit+0x12>

08002f1c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b086      	sub	sp, #24
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	60f8      	str	r0, [r7, #12]
 8002f24:	60b9      	str	r1, [r7, #8]
 8002f26:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f28:	2300      	movs	r3, #0
 8002f2a:	617b      	str	r3, [r7, #20]
 8002f2c:	e00a      	b.n	8002f44 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002f2e:	f3af 8000 	nop.w
 8002f32:	4601      	mov	r1, r0
 8002f34:	68bb      	ldr	r3, [r7, #8]
 8002f36:	1c5a      	adds	r2, r3, #1
 8002f38:	60ba      	str	r2, [r7, #8]
 8002f3a:	b2ca      	uxtb	r2, r1
 8002f3c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f3e:	697b      	ldr	r3, [r7, #20]
 8002f40:	3301      	adds	r3, #1
 8002f42:	617b      	str	r3, [r7, #20]
 8002f44:	697a      	ldr	r2, [r7, #20]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	429a      	cmp	r2, r3
 8002f4a:	dbf0      	blt.n	8002f2e <_read+0x12>
	}

return len;
 8002f4c:	687b      	ldr	r3, [r7, #4]
}
 8002f4e:	4618      	mov	r0, r3
 8002f50:	3718      	adds	r7, #24
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}

08002f56 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002f56:	b580      	push	{r7, lr}
 8002f58:	b086      	sub	sp, #24
 8002f5a:	af00      	add	r7, sp, #0
 8002f5c:	60f8      	str	r0, [r7, #12]
 8002f5e:	60b9      	str	r1, [r7, #8]
 8002f60:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f62:	2300      	movs	r3, #0
 8002f64:	617b      	str	r3, [r7, #20]
 8002f66:	e009      	b.n	8002f7c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002f68:	68bb      	ldr	r3, [r7, #8]
 8002f6a:	1c5a      	adds	r2, r3, #1
 8002f6c:	60ba      	str	r2, [r7, #8]
 8002f6e:	781b      	ldrb	r3, [r3, #0]
 8002f70:	4618      	mov	r0, r3
 8002f72:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f76:	697b      	ldr	r3, [r7, #20]
 8002f78:	3301      	adds	r3, #1
 8002f7a:	617b      	str	r3, [r7, #20]
 8002f7c:	697a      	ldr	r2, [r7, #20]
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	429a      	cmp	r2, r3
 8002f82:	dbf1      	blt.n	8002f68 <_write+0x12>
	}
	return len;
 8002f84:	687b      	ldr	r3, [r7, #4]
}
 8002f86:	4618      	mov	r0, r3
 8002f88:	3718      	adds	r7, #24
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}

08002f8e <_close>:

int _close(int file)
{
 8002f8e:	b480      	push	{r7}
 8002f90:	b083      	sub	sp, #12
 8002f92:	af00      	add	r7, sp, #0
 8002f94:	6078      	str	r0, [r7, #4]
	return -1;
 8002f96:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	370c      	adds	r7, #12
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa4:	4770      	bx	lr

08002fa6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002fa6:	b480      	push	{r7}
 8002fa8:	b083      	sub	sp, #12
 8002faa:	af00      	add	r7, sp, #0
 8002fac:	6078      	str	r0, [r7, #4]
 8002fae:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002fb6:	605a      	str	r2, [r3, #4]
	return 0;
 8002fb8:	2300      	movs	r3, #0
}
 8002fba:	4618      	mov	r0, r3
 8002fbc:	370c      	adds	r7, #12
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc4:	4770      	bx	lr

08002fc6 <_isatty>:

int _isatty(int file)
{
 8002fc6:	b480      	push	{r7}
 8002fc8:	b083      	sub	sp, #12
 8002fca:	af00      	add	r7, sp, #0
 8002fcc:	6078      	str	r0, [r7, #4]
	return 1;
 8002fce:	2301      	movs	r3, #1
}
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	370c      	adds	r7, #12
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fda:	4770      	bx	lr

08002fdc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	b085      	sub	sp, #20
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	60f8      	str	r0, [r7, #12]
 8002fe4:	60b9      	str	r1, [r7, #8]
 8002fe6:	607a      	str	r2, [r7, #4]
	return 0;
 8002fe8:	2300      	movs	r3, #0
}
 8002fea:	4618      	mov	r0, r3
 8002fec:	3714      	adds	r7, #20
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff4:	4770      	bx	lr
	...

08002ff8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b086      	sub	sp, #24
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003000:	4a14      	ldr	r2, [pc, #80]	; (8003054 <_sbrk+0x5c>)
 8003002:	4b15      	ldr	r3, [pc, #84]	; (8003058 <_sbrk+0x60>)
 8003004:	1ad3      	subs	r3, r2, r3
 8003006:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003008:	697b      	ldr	r3, [r7, #20]
 800300a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800300c:	4b13      	ldr	r3, [pc, #76]	; (800305c <_sbrk+0x64>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	2b00      	cmp	r3, #0
 8003012:	d102      	bne.n	800301a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003014:	4b11      	ldr	r3, [pc, #68]	; (800305c <_sbrk+0x64>)
 8003016:	4a12      	ldr	r2, [pc, #72]	; (8003060 <_sbrk+0x68>)
 8003018:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800301a:	4b10      	ldr	r3, [pc, #64]	; (800305c <_sbrk+0x64>)
 800301c:	681a      	ldr	r2, [r3, #0]
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	4413      	add	r3, r2
 8003022:	693a      	ldr	r2, [r7, #16]
 8003024:	429a      	cmp	r2, r3
 8003026:	d207      	bcs.n	8003038 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003028:	f00b fab4 	bl	800e594 <__errno>
 800302c:	4603      	mov	r3, r0
 800302e:	220c      	movs	r2, #12
 8003030:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003032:	f04f 33ff 	mov.w	r3, #4294967295
 8003036:	e009      	b.n	800304c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003038:	4b08      	ldr	r3, [pc, #32]	; (800305c <_sbrk+0x64>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800303e:	4b07      	ldr	r3, [pc, #28]	; (800305c <_sbrk+0x64>)
 8003040:	681a      	ldr	r2, [r3, #0]
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	4413      	add	r3, r2
 8003046:	4a05      	ldr	r2, [pc, #20]	; (800305c <_sbrk+0x64>)
 8003048:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800304a:	68fb      	ldr	r3, [r7, #12]
}
 800304c:	4618      	mov	r0, r3
 800304e:	3718      	adds	r7, #24
 8003050:	46bd      	mov	sp, r7
 8003052:	bd80      	pop	{r7, pc}
 8003054:	20030000 	.word	0x20030000
 8003058:	00000400 	.word	0x00000400
 800305c:	20000268 	.word	0x20000268
 8003060:	200057b0 	.word	0x200057b0

08003064 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003064:	b480      	push	{r7}
 8003066:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003068:	4b08      	ldr	r3, [pc, #32]	; (800308c <SystemInit+0x28>)
 800306a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800306e:	4a07      	ldr	r2, [pc, #28]	; (800308c <SystemInit+0x28>)
 8003070:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003074:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003078:	4b04      	ldr	r3, [pc, #16]	; (800308c <SystemInit+0x28>)
 800307a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800307e:	609a      	str	r2, [r3, #8]
#endif
}
 8003080:	bf00      	nop
 8003082:	46bd      	mov	sp, r7
 8003084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003088:	4770      	bx	lr
 800308a:	bf00      	nop
 800308c:	e000ed00 	.word	0xe000ed00

08003090 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003090:	f8df d034 	ldr.w	sp, [pc, #52]	; 80030c8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003094:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003096:	e003      	b.n	80030a0 <LoopCopyDataInit>

08003098 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003098:	4b0c      	ldr	r3, [pc, #48]	; (80030cc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800309a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800309c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800309e:	3104      	adds	r1, #4

080030a0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80030a0:	480b      	ldr	r0, [pc, #44]	; (80030d0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80030a2:	4b0c      	ldr	r3, [pc, #48]	; (80030d4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80030a4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80030a6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80030a8:	d3f6      	bcc.n	8003098 <CopyDataInit>
  ldr  r2, =_sbss
 80030aa:	4a0b      	ldr	r2, [pc, #44]	; (80030d8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80030ac:	e002      	b.n	80030b4 <LoopFillZerobss>

080030ae <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80030ae:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80030b0:	f842 3b04 	str.w	r3, [r2], #4

080030b4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80030b4:	4b09      	ldr	r3, [pc, #36]	; (80030dc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80030b6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80030b8:	d3f9      	bcc.n	80030ae <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80030ba:	f7ff ffd3 	bl	8003064 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80030be:	f00b fb65 	bl	800e78c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80030c2:	f7fe fa99 	bl	80015f8 <main>
  bx  lr    
 80030c6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80030c8:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 80030cc:	08014c4c 	.word	0x08014c4c
  ldr  r0, =_sdata
 80030d0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80030d4:	20000210 	.word	0x20000210
  ldr  r2, =_sbss
 80030d8:	20000210 	.word	0x20000210
  ldr  r3, = _ebss
 80030dc:	200057b0 	.word	0x200057b0

080030e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80030e0:	e7fe      	b.n	80030e0 <ADC_IRQHandler>
	...

080030e4 <GPS_Poll>:
UART_HandleTypeDef* SERIAL_USART;



void GPS_Poll(float *latitude, float *longitude, float *time)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b08c      	sub	sp, #48	; 0x30
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	60f8      	str	r0, [r7, #12]
 80030ec:	60b9      	str	r1, [r7, #8]
 80030ee:	607a      	str	r2, [r7, #4]
	uint16_t max_loop_count = 100;
 80030f0:	2364      	movs	r3, #100	; 0x64
 80030f2:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint16_t loop_count = 0;
 80030f4:	2300      	movs	r3, #0
 80030f6:	85fb      	strh	r3, [r7, #46]	; 0x2e
	int done = 0;
 80030f8:	2300      	movs	r3, #0
 80030fa:	62bb      	str	r3, [r7, #40]	; 0x28
	while(loop_count < max_loop_count && !done){
 80030fc:	e073      	b.n	80031e6 <GPS_Poll+0x102>
		HAL_UART_Receive(GPS_USART, (uint8_t*)&rx_current, 1, 100);
 80030fe:	4b3f      	ldr	r3, [pc, #252]	; (80031fc <GPS_Poll+0x118>)
 8003100:	6818      	ldr	r0, [r3, #0]
 8003102:	2364      	movs	r3, #100	; 0x64
 8003104:	2201      	movs	r2, #1
 8003106:	493e      	ldr	r1, [pc, #248]	; (8003200 <GPS_Poll+0x11c>)
 8003108:	f007 fafb 	bl	800a702 <HAL_UART_Receive>
		//HAL_UART_Transmit(&huart1, (uint8_t*)&rx_current, 1, 100);
		if (rx_current != '\n' && rx_index < sizeof(rx_buffer)) {
 800310c:	4b3c      	ldr	r3, [pc, #240]	; (8003200 <GPS_Poll+0x11c>)
 800310e:	781b      	ldrb	r3, [r3, #0]
 8003110:	2b0a      	cmp	r3, #10
 8003112:	d00f      	beq.n	8003134 <GPS_Poll+0x50>
 8003114:	4b3b      	ldr	r3, [pc, #236]	; (8003204 <GPS_Poll+0x120>)
 8003116:	781b      	ldrb	r3, [r3, #0]
 8003118:	2b63      	cmp	r3, #99	; 0x63
 800311a:	d80b      	bhi.n	8003134 <GPS_Poll+0x50>
			rx_buffer[rx_index++] = rx_current;
 800311c:	4b39      	ldr	r3, [pc, #228]	; (8003204 <GPS_Poll+0x120>)
 800311e:	781b      	ldrb	r3, [r3, #0]
 8003120:	1c5a      	adds	r2, r3, #1
 8003122:	b2d1      	uxtb	r1, r2
 8003124:	4a37      	ldr	r2, [pc, #220]	; (8003204 <GPS_Poll+0x120>)
 8003126:	7011      	strb	r1, [r2, #0]
 8003128:	461a      	mov	r2, r3
 800312a:	4b35      	ldr	r3, [pc, #212]	; (8003200 <GPS_Poll+0x11c>)
 800312c:	7819      	ldrb	r1, [r3, #0]
 800312e:	4b36      	ldr	r3, [pc, #216]	; (8003208 <GPS_Poll+0x124>)
 8003130:	5499      	strb	r1, [r3, r2]
 8003132:	e021      	b.n	8003178 <GPS_Poll+0x94>
		} else {
			if(GPS_validate((char*) rx_buffer)){
 8003134:	4834      	ldr	r0, [pc, #208]	; (8003208 <GPS_Poll+0x124>)
 8003136:	f000 f86b 	bl	8003210 <GPS_validate>
 800313a:	4603      	mov	r3, r0
 800313c:	2b00      	cmp	r3, #0
 800313e:	d013      	beq.n	8003168 <GPS_Poll+0x84>
				if(GPS_parse((char*) rx_buffer)){
 8003140:	4831      	ldr	r0, [pc, #196]	; (8003208 <GPS_Poll+0x124>)
 8003142:	f000 f8c7 	bl	80032d4 <GPS_parse>
 8003146:	4603      	mov	r3, r0
 8003148:	2b00      	cmp	r3, #0
 800314a:	d00d      	beq.n	8003168 <GPS_Poll+0x84>
					*latitude = GPS.dec_latitude;
 800314c:	4b2f      	ldr	r3, [pc, #188]	; (800320c <GPS_Poll+0x128>)
 800314e:	685a      	ldr	r2, [r3, #4]
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	601a      	str	r2, [r3, #0]
					*longitude = GPS.dec_longitude;
 8003154:	4b2d      	ldr	r3, [pc, #180]	; (800320c <GPS_Poll+0x128>)
 8003156:	681a      	ldr	r2, [r3, #0]
 8003158:	68bb      	ldr	r3, [r7, #8]
 800315a:	601a      	str	r2, [r3, #0]
					*time = GPS.utc_time;
 800315c:	4b2b      	ldr	r3, [pc, #172]	; (800320c <GPS_Poll+0x128>)
 800315e:	695a      	ldr	r2, [r3, #20]
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	601a      	str	r2, [r3, #0]
					done = 1;
 8003164:	2301      	movs	r3, #1
 8003166:	62bb      	str	r3, [r7, #40]	; 0x28
				}
			}
			rx_index = 0;
 8003168:	4b26      	ldr	r3, [pc, #152]	; (8003204 <GPS_Poll+0x120>)
 800316a:	2200      	movs	r2, #0
 800316c:	701a      	strb	r2, [r3, #0]
			memset(rx_buffer, 0, sizeof(rx_buffer));
 800316e:	2264      	movs	r2, #100	; 0x64
 8003170:	2100      	movs	r1, #0
 8003172:	4825      	ldr	r0, [pc, #148]	; (8003208 <GPS_Poll+0x124>)
 8003174:	f00b fb6a 	bl	800e84c <memset>
		}

		// f437 usart doesnt have these flags in hardware, use software to clear the flags
		// (check docstring for __HAL_UART_CLEAR_FLAG function)
		__HAL_UART_CLEAR_OREFLAG(GPS_USART);
 8003178:	2300      	movs	r3, #0
 800317a:	623b      	str	r3, [r7, #32]
 800317c:	4b1f      	ldr	r3, [pc, #124]	; (80031fc <GPS_Poll+0x118>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	623b      	str	r3, [r7, #32]
 8003186:	4b1d      	ldr	r3, [pc, #116]	; (80031fc <GPS_Poll+0x118>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	685b      	ldr	r3, [r3, #4]
 800318e:	623b      	str	r3, [r7, #32]
 8003190:	6a3b      	ldr	r3, [r7, #32]
		__HAL_UART_CLEAR_NEFLAG(GPS_USART);
 8003192:	2300      	movs	r3, #0
 8003194:	61fb      	str	r3, [r7, #28]
 8003196:	4b19      	ldr	r3, [pc, #100]	; (80031fc <GPS_Poll+0x118>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	61fb      	str	r3, [r7, #28]
 80031a0:	4b16      	ldr	r3, [pc, #88]	; (80031fc <GPS_Poll+0x118>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	685b      	ldr	r3, [r3, #4]
 80031a8:	61fb      	str	r3, [r7, #28]
 80031aa:	69fb      	ldr	r3, [r7, #28]
		__HAL_UART_CLEAR_PEFLAG(GPS_USART);
 80031ac:	2300      	movs	r3, #0
 80031ae:	61bb      	str	r3, [r7, #24]
 80031b0:	4b12      	ldr	r3, [pc, #72]	; (80031fc <GPS_Poll+0x118>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	61bb      	str	r3, [r7, #24]
 80031ba:	4b10      	ldr	r3, [pc, #64]	; (80031fc <GPS_Poll+0x118>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	61bb      	str	r3, [r7, #24]
 80031c4:	69bb      	ldr	r3, [r7, #24]
		__HAL_UART_CLEAR_FEFLAG(GPS_USART);
 80031c6:	2300      	movs	r3, #0
 80031c8:	617b      	str	r3, [r7, #20]
 80031ca:	4b0c      	ldr	r3, [pc, #48]	; (80031fc <GPS_Poll+0x118>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	617b      	str	r3, [r7, #20]
 80031d4:	4b09      	ldr	r3, [pc, #36]	; (80031fc <GPS_Poll+0x118>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	617b      	str	r3, [r7, #20]
 80031de:	697b      	ldr	r3, [r7, #20]

		loop_count++;
 80031e0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80031e2:	3301      	adds	r3, #1
 80031e4:	85fb      	strh	r3, [r7, #46]	; 0x2e
	while(loop_count < max_loop_count && !done){
 80031e6:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80031e8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80031ea:	429a      	cmp	r2, r3
 80031ec:	d202      	bcs.n	80031f4 <GPS_Poll+0x110>
 80031ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d084      	beq.n	80030fe <GPS_Poll+0x1a>
	}
}
 80031f4:	bf00      	nop
 80031f6:	3730      	adds	r7, #48	; 0x30
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bd80      	pop	{r7, pc}
 80031fc:	20004ff0 	.word	0x20004ff0
 8003200:	2000026c 	.word	0x2000026c
 8003204:	2000026d 	.word	0x2000026d
 8003208:	20005674 	.word	0x20005674
 800320c:	2000561c 	.word	0x2000561c

08003210 <GPS_validate>:

int GPS_validate(char *nmeastr){
 8003210:	b580      	push	{r7, lr}
 8003212:	b086      	sub	sp, #24
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
    char check[3];
    char checkcalcstr[3];
    int i;
    int calculated_check;

    i=0;
 8003218:	2300      	movs	r3, #0
 800321a:	617b      	str	r3, [r7, #20]
    calculated_check=0;
 800321c:	2300      	movs	r3, #0
 800321e:	613b      	str	r3, [r7, #16]

    // check to ensure that the string starts with a $
    if(nmeastr[i] == '$')
 8003220:	697b      	ldr	r3, [r7, #20]
 8003222:	687a      	ldr	r2, [r7, #4]
 8003224:	4413      	add	r3, r2
 8003226:	781b      	ldrb	r3, [r3, #0]
 8003228:	2b24      	cmp	r3, #36	; 0x24
 800322a:	d103      	bne.n	8003234 <GPS_validate+0x24>
        i++;
 800322c:	697b      	ldr	r3, [r7, #20]
 800322e:	3301      	adds	r3, #1
 8003230:	617b      	str	r3, [r7, #20]
    else
        return 0;

    //No NULL reached, 75 char largest possible NMEA message, no '*' reached
    while((nmeastr[i] != 0) && (nmeastr[i] != '*') && (i < 75)){
 8003232:	e00c      	b.n	800324e <GPS_validate+0x3e>
        return 0;
 8003234:	2300      	movs	r3, #0
 8003236:	e047      	b.n	80032c8 <GPS_validate+0xb8>
        calculated_check ^= nmeastr[i];// calculate the checksum
 8003238:	697b      	ldr	r3, [r7, #20]
 800323a:	687a      	ldr	r2, [r7, #4]
 800323c:	4413      	add	r3, r2
 800323e:	781b      	ldrb	r3, [r3, #0]
 8003240:	461a      	mov	r2, r3
 8003242:	693b      	ldr	r3, [r7, #16]
 8003244:	4053      	eors	r3, r2
 8003246:	613b      	str	r3, [r7, #16]
        i++;
 8003248:	697b      	ldr	r3, [r7, #20]
 800324a:	3301      	adds	r3, #1
 800324c:	617b      	str	r3, [r7, #20]
    while((nmeastr[i] != 0) && (nmeastr[i] != '*') && (i < 75)){
 800324e:	697b      	ldr	r3, [r7, #20]
 8003250:	687a      	ldr	r2, [r7, #4]
 8003252:	4413      	add	r3, r2
 8003254:	781b      	ldrb	r3, [r3, #0]
 8003256:	2b00      	cmp	r3, #0
 8003258:	d008      	beq.n	800326c <GPS_validate+0x5c>
 800325a:	697b      	ldr	r3, [r7, #20]
 800325c:	687a      	ldr	r2, [r7, #4]
 800325e:	4413      	add	r3, r2
 8003260:	781b      	ldrb	r3, [r3, #0]
 8003262:	2b2a      	cmp	r3, #42	; 0x2a
 8003264:	d002      	beq.n	800326c <GPS_validate+0x5c>
 8003266:	697b      	ldr	r3, [r7, #20]
 8003268:	2b4a      	cmp	r3, #74	; 0x4a
 800326a:	dde5      	ble.n	8003238 <GPS_validate+0x28>
    }

    if(i >= 75){
 800326c:	697b      	ldr	r3, [r7, #20]
 800326e:	2b4a      	cmp	r3, #74	; 0x4a
 8003270:	dd01      	ble.n	8003276 <GPS_validate+0x66>
        return 0;// the string was too long so return an error
 8003272:	2300      	movs	r3, #0
 8003274:	e028      	b.n	80032c8 <GPS_validate+0xb8>
    }

    if (nmeastr[i] == '*'){
 8003276:	697b      	ldr	r3, [r7, #20]
 8003278:	687a      	ldr	r2, [r7, #4]
 800327a:	4413      	add	r3, r2
 800327c:	781b      	ldrb	r3, [r3, #0]
 800327e:	2b2a      	cmp	r3, #42	; 0x2a
 8003280:	d119      	bne.n	80032b6 <GPS_validate+0xa6>
        check[0] = nmeastr[i+1];    //put hex chars in check string
 8003282:	697b      	ldr	r3, [r7, #20]
 8003284:	3301      	adds	r3, #1
 8003286:	687a      	ldr	r2, [r7, #4]
 8003288:	4413      	add	r3, r2
 800328a:	781b      	ldrb	r3, [r3, #0]
 800328c:	733b      	strb	r3, [r7, #12]
        check[1] = nmeastr[i+2];
 800328e:	697b      	ldr	r3, [r7, #20]
 8003290:	3302      	adds	r3, #2
 8003292:	687a      	ldr	r2, [r7, #4]
 8003294:	4413      	add	r3, r2
 8003296:	781b      	ldrb	r3, [r3, #0]
 8003298:	737b      	strb	r3, [r7, #13]
        check[2] = 0;
 800329a:	2300      	movs	r3, #0
 800329c:	73bb      	strb	r3, [r7, #14]
    }
    else
        return 0;// no checksum separator found there for invalid

    sprintf(checkcalcstr,"%02X",calculated_check);
 800329e:	f107 0308 	add.w	r3, r7, #8
 80032a2:	693a      	ldr	r2, [r7, #16]
 80032a4:	490a      	ldr	r1, [pc, #40]	; (80032d0 <GPS_validate+0xc0>)
 80032a6:	4618      	mov	r0, r3
 80032a8:	f00c fb4e 	bl	800f948 <siprintf>
    return((checkcalcstr[0] == check[0])
 80032ac:	7a3a      	ldrb	r2, [r7, #8]
 80032ae:	7b3b      	ldrb	r3, [r7, #12]
        && (checkcalcstr[1] == check[1])) ? 1 : 0 ;
 80032b0:	429a      	cmp	r2, r3
 80032b2:	d108      	bne.n	80032c6 <GPS_validate+0xb6>
 80032b4:	e001      	b.n	80032ba <GPS_validate+0xaa>
        return 0;// no checksum separator found there for invalid
 80032b6:	2300      	movs	r3, #0
 80032b8:	e006      	b.n	80032c8 <GPS_validate+0xb8>
        && (checkcalcstr[1] == check[1])) ? 1 : 0 ;
 80032ba:	7a7a      	ldrb	r2, [r7, #9]
 80032bc:	7b7b      	ldrb	r3, [r7, #13]
 80032be:	429a      	cmp	r2, r3
 80032c0:	d101      	bne.n	80032c6 <GPS_validate+0xb6>
 80032c2:	2301      	movs	r3, #1
 80032c4:	e000      	b.n	80032c8 <GPS_validate+0xb8>
 80032c6:	2300      	movs	r3, #0
}
 80032c8:	4618      	mov	r0, r3
 80032ca:	3718      	adds	r7, #24
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bd80      	pop	{r7, pc}
 80032d0:	08013adc 	.word	0x08013adc

080032d4 <GPS_parse>:

int GPS_parse(char *GPSstrParse){
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b08a      	sub	sp, #40	; 0x28
 80032d8:	af08      	add	r7, sp, #32
 80032da:	6078      	str	r0, [r7, #4]
    if(!strncmp(GPSstrParse, "$GNGGA", 6)){
 80032dc:	2206      	movs	r2, #6
 80032de:	496d      	ldr	r1, [pc, #436]	; (8003494 <GPS_parse+0x1c0>)
 80032e0:	6878      	ldr	r0, [r7, #4]
 80032e2:	f00c fbc2 	bl	800fa6a <strncmp>
 80032e6:	4603      	mov	r3, r0
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d139      	bne.n	8003360 <GPS_parse+0x8c>
    	if (sscanf(GPSstrParse, "$GNGGA,%f,%f,%c,%f,%c,%d,%d,%f,%f,%c", &GPS.utc_time, &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.lock, &GPS.satelites, &GPS.hdop, &GPS.msl_altitude, &GPS.msl_units) >= 1){
 80032ec:	4b6a      	ldr	r3, [pc, #424]	; (8003498 <GPS_parse+0x1c4>)
 80032ee:	9307      	str	r3, [sp, #28]
 80032f0:	4b6a      	ldr	r3, [pc, #424]	; (800349c <GPS_parse+0x1c8>)
 80032f2:	9306      	str	r3, [sp, #24]
 80032f4:	4b6a      	ldr	r3, [pc, #424]	; (80034a0 <GPS_parse+0x1cc>)
 80032f6:	9305      	str	r3, [sp, #20]
 80032f8:	4b6a      	ldr	r3, [pc, #424]	; (80034a4 <GPS_parse+0x1d0>)
 80032fa:	9304      	str	r3, [sp, #16]
 80032fc:	4b6a      	ldr	r3, [pc, #424]	; (80034a8 <GPS_parse+0x1d4>)
 80032fe:	9303      	str	r3, [sp, #12]
 8003300:	4b6a      	ldr	r3, [pc, #424]	; (80034ac <GPS_parse+0x1d8>)
 8003302:	9302      	str	r3, [sp, #8]
 8003304:	4b6a      	ldr	r3, [pc, #424]	; (80034b0 <GPS_parse+0x1dc>)
 8003306:	9301      	str	r3, [sp, #4]
 8003308:	4b6a      	ldr	r3, [pc, #424]	; (80034b4 <GPS_parse+0x1e0>)
 800330a:	9300      	str	r3, [sp, #0]
 800330c:	4b6a      	ldr	r3, [pc, #424]	; (80034b8 <GPS_parse+0x1e4>)
 800330e:	4a6b      	ldr	r2, [pc, #428]	; (80034bc <GPS_parse+0x1e8>)
 8003310:	496b      	ldr	r1, [pc, #428]	; (80034c0 <GPS_parse+0x1ec>)
 8003312:	6878      	ldr	r0, [r7, #4]
 8003314:	f00c fb38 	bl	800f988 <siscanf>
 8003318:	4603      	mov	r3, r0
 800331a:	2b00      	cmp	r3, #0
 800331c:	f340 80b5 	ble.w	800348a <GPS_parse+0x1b6>
    		GPS.dec_latitude = GPS_nmea_to_dec(GPS.nmea_latitude, GPS.ns);
 8003320:	4b68      	ldr	r3, [pc, #416]	; (80034c4 <GPS_parse+0x1f0>)
 8003322:	edd3 7a04 	vldr	s15, [r3, #16]
 8003326:	4b67      	ldr	r3, [pc, #412]	; (80034c4 <GPS_parse+0x1f0>)
 8003328:	7e1b      	ldrb	r3, [r3, #24]
 800332a:	4618      	mov	r0, r3
 800332c:	eeb0 0a67 	vmov.f32	s0, s15
 8003330:	f000 f8ec 	bl	800350c <GPS_nmea_to_dec>
 8003334:	eef0 7a40 	vmov.f32	s15, s0
 8003338:	4b62      	ldr	r3, [pc, #392]	; (80034c4 <GPS_parse+0x1f0>)
 800333a:	edc3 7a01 	vstr	s15, [r3, #4]
    		GPS.dec_longitude = GPS_nmea_to_dec(GPS.nmea_longitude, GPS.ew);
 800333e:	4b61      	ldr	r3, [pc, #388]	; (80034c4 <GPS_parse+0x1f0>)
 8003340:	edd3 7a03 	vldr	s15, [r3, #12]
 8003344:	4b5f      	ldr	r3, [pc, #380]	; (80034c4 <GPS_parse+0x1f0>)
 8003346:	7e5b      	ldrb	r3, [r3, #25]
 8003348:	4618      	mov	r0, r3
 800334a:	eeb0 0a67 	vmov.f32	s0, s15
 800334e:	f000 f8dd 	bl	800350c <GPS_nmea_to_dec>
 8003352:	eef0 7a40 	vmov.f32	s15, s0
 8003356:	4b5b      	ldr	r3, [pc, #364]	; (80034c4 <GPS_parse+0x1f0>)
 8003358:	edc3 7a00 	vstr	s15, [r3]
    		return 1;
 800335c:	2301      	movs	r3, #1
 800335e:	e095      	b.n	800348c <GPS_parse+0x1b8>
    	}
    }
    else if (!strncmp(GPSstrParse, "$GNRMC", 6)){
 8003360:	2206      	movs	r2, #6
 8003362:	4959      	ldr	r1, [pc, #356]	; (80034c8 <GPS_parse+0x1f4>)
 8003364:	6878      	ldr	r0, [r7, #4]
 8003366:	f00c fb80 	bl	800fa6a <strncmp>
 800336a:	4603      	mov	r3, r0
 800336c:	2b00      	cmp	r3, #0
 800336e:	d134      	bne.n	80033da <GPS_parse+0x106>
    	if(sscanf(GPSstrParse, "$GNRMC,%f,%f,%c,%f,%c,%f,%f,%d", &GPS.utc_time, &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.speed_k, &GPS.course_d, &GPS.date) >= 1){
 8003370:	4b56      	ldr	r3, [pc, #344]	; (80034cc <GPS_parse+0x1f8>)
 8003372:	9305      	str	r3, [sp, #20]
 8003374:	4b56      	ldr	r3, [pc, #344]	; (80034d0 <GPS_parse+0x1fc>)
 8003376:	9304      	str	r3, [sp, #16]
 8003378:	4b56      	ldr	r3, [pc, #344]	; (80034d4 <GPS_parse+0x200>)
 800337a:	9303      	str	r3, [sp, #12]
 800337c:	4b4b      	ldr	r3, [pc, #300]	; (80034ac <GPS_parse+0x1d8>)
 800337e:	9302      	str	r3, [sp, #8]
 8003380:	4b4b      	ldr	r3, [pc, #300]	; (80034b0 <GPS_parse+0x1dc>)
 8003382:	9301      	str	r3, [sp, #4]
 8003384:	4b4b      	ldr	r3, [pc, #300]	; (80034b4 <GPS_parse+0x1e0>)
 8003386:	9300      	str	r3, [sp, #0]
 8003388:	4b4b      	ldr	r3, [pc, #300]	; (80034b8 <GPS_parse+0x1e4>)
 800338a:	4a4c      	ldr	r2, [pc, #304]	; (80034bc <GPS_parse+0x1e8>)
 800338c:	4952      	ldr	r1, [pc, #328]	; (80034d8 <GPS_parse+0x204>)
 800338e:	6878      	ldr	r0, [r7, #4]
 8003390:	f00c fafa 	bl	800f988 <siscanf>
 8003394:	4603      	mov	r3, r0
 8003396:	2b00      	cmp	r3, #0
 8003398:	dd77      	ble.n	800348a <GPS_parse+0x1b6>
    		GPS.dec_latitude = GPS_nmea_to_dec(GPS.nmea_latitude, GPS.ns);
 800339a:	4b4a      	ldr	r3, [pc, #296]	; (80034c4 <GPS_parse+0x1f0>)
 800339c:	edd3 7a04 	vldr	s15, [r3, #16]
 80033a0:	4b48      	ldr	r3, [pc, #288]	; (80034c4 <GPS_parse+0x1f0>)
 80033a2:	7e1b      	ldrb	r3, [r3, #24]
 80033a4:	4618      	mov	r0, r3
 80033a6:	eeb0 0a67 	vmov.f32	s0, s15
 80033aa:	f000 f8af 	bl	800350c <GPS_nmea_to_dec>
 80033ae:	eef0 7a40 	vmov.f32	s15, s0
 80033b2:	4b44      	ldr	r3, [pc, #272]	; (80034c4 <GPS_parse+0x1f0>)
 80033b4:	edc3 7a01 	vstr	s15, [r3, #4]
    		GPS.dec_longitude = GPS_nmea_to_dec(GPS.nmea_longitude, GPS.ew);
 80033b8:	4b42      	ldr	r3, [pc, #264]	; (80034c4 <GPS_parse+0x1f0>)
 80033ba:	edd3 7a03 	vldr	s15, [r3, #12]
 80033be:	4b41      	ldr	r3, [pc, #260]	; (80034c4 <GPS_parse+0x1f0>)
 80033c0:	7e5b      	ldrb	r3, [r3, #25]
 80033c2:	4618      	mov	r0, r3
 80033c4:	eeb0 0a67 	vmov.f32	s0, s15
 80033c8:	f000 f8a0 	bl	800350c <GPS_nmea_to_dec>
 80033cc:	eef0 7a40 	vmov.f32	s15, s0
 80033d0:	4b3c      	ldr	r3, [pc, #240]	; (80034c4 <GPS_parse+0x1f0>)
 80033d2:	edc3 7a00 	vstr	s15, [r3]
    		return 1;
 80033d6:	2301      	movs	r3, #1
 80033d8:	e058      	b.n	800348c <GPS_parse+0x1b8>
    	}


    }
    else if (!strncmp(GPSstrParse, "$GNGLL", 6)){
 80033da:	2206      	movs	r2, #6
 80033dc:	493f      	ldr	r1, [pc, #252]	; (80034dc <GPS_parse+0x208>)
 80033de:	6878      	ldr	r0, [r7, #4]
 80033e0:	f00c fb43 	bl	800fa6a <strncmp>
 80033e4:	4603      	mov	r3, r0
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d130      	bne.n	800344c <GPS_parse+0x178>
        if(sscanf(GPSstrParse, "$GNGLL,%f,%c,%f,%c,%f,%c", &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.utc_time, &GPS.gll_status) >= 1){
 80033ea:	4b3d      	ldr	r3, [pc, #244]	; (80034e0 <GPS_parse+0x20c>)
 80033ec:	9303      	str	r3, [sp, #12]
 80033ee:	4b33      	ldr	r3, [pc, #204]	; (80034bc <GPS_parse+0x1e8>)
 80033f0:	9302      	str	r3, [sp, #8]
 80033f2:	4b2e      	ldr	r3, [pc, #184]	; (80034ac <GPS_parse+0x1d8>)
 80033f4:	9301      	str	r3, [sp, #4]
 80033f6:	4b2e      	ldr	r3, [pc, #184]	; (80034b0 <GPS_parse+0x1dc>)
 80033f8:	9300      	str	r3, [sp, #0]
 80033fa:	4b2e      	ldr	r3, [pc, #184]	; (80034b4 <GPS_parse+0x1e0>)
 80033fc:	4a2e      	ldr	r2, [pc, #184]	; (80034b8 <GPS_parse+0x1e4>)
 80033fe:	4939      	ldr	r1, [pc, #228]	; (80034e4 <GPS_parse+0x210>)
 8003400:	6878      	ldr	r0, [r7, #4]
 8003402:	f00c fac1 	bl	800f988 <siscanf>
 8003406:	4603      	mov	r3, r0
 8003408:	2b00      	cmp	r3, #0
 800340a:	dd3e      	ble.n	800348a <GPS_parse+0x1b6>
        	GPS.dec_latitude = GPS_nmea_to_dec(GPS.nmea_latitude, GPS.ns);
 800340c:	4b2d      	ldr	r3, [pc, #180]	; (80034c4 <GPS_parse+0x1f0>)
 800340e:	edd3 7a04 	vldr	s15, [r3, #16]
 8003412:	4b2c      	ldr	r3, [pc, #176]	; (80034c4 <GPS_parse+0x1f0>)
 8003414:	7e1b      	ldrb	r3, [r3, #24]
 8003416:	4618      	mov	r0, r3
 8003418:	eeb0 0a67 	vmov.f32	s0, s15
 800341c:	f000 f876 	bl	800350c <GPS_nmea_to_dec>
 8003420:	eef0 7a40 	vmov.f32	s15, s0
 8003424:	4b27      	ldr	r3, [pc, #156]	; (80034c4 <GPS_parse+0x1f0>)
 8003426:	edc3 7a01 	vstr	s15, [r3, #4]
        	GPS.dec_longitude = GPS_nmea_to_dec(GPS.nmea_longitude, GPS.ew);
 800342a:	4b26      	ldr	r3, [pc, #152]	; (80034c4 <GPS_parse+0x1f0>)
 800342c:	edd3 7a03 	vldr	s15, [r3, #12]
 8003430:	4b24      	ldr	r3, [pc, #144]	; (80034c4 <GPS_parse+0x1f0>)
 8003432:	7e5b      	ldrb	r3, [r3, #25]
 8003434:	4618      	mov	r0, r3
 8003436:	eeb0 0a67 	vmov.f32	s0, s15
 800343a:	f000 f867 	bl	800350c <GPS_nmea_to_dec>
 800343e:	eef0 7a40 	vmov.f32	s15, s0
 8003442:	4b20      	ldr	r3, [pc, #128]	; (80034c4 <GPS_parse+0x1f0>)
 8003444:	edc3 7a00 	vstr	s15, [r3]
        	return 1;
 8003448:	2301      	movs	r3, #1
 800344a:	e01f      	b.n	800348c <GPS_parse+0x1b8>
        }

    }
    else if (!strncmp(GPSstrParse, "$GNVTG", 6)){
 800344c:	2206      	movs	r2, #6
 800344e:	4926      	ldr	r1, [pc, #152]	; (80034e8 <GPS_parse+0x214>)
 8003450:	6878      	ldr	r0, [r7, #4]
 8003452:	f00c fb0a 	bl	800fa6a <strncmp>
 8003456:	4603      	mov	r3, r0
 8003458:	2b00      	cmp	r3, #0
 800345a:	d116      	bne.n	800348a <GPS_parse+0x1b6>
        if(sscanf(GPSstrParse, "$GNVTG,%f,%c,%f,%c,%f,%c,%f,%c", &GPS.course_t, &GPS.course_t_unit, &GPS.course_m, &GPS.course_m_unit, &GPS.speed_k, &GPS.speed_k_unit, &GPS.speed_km, &GPS.speed_km_unit) >= 1)
 800345c:	4b23      	ldr	r3, [pc, #140]	; (80034ec <GPS_parse+0x218>)
 800345e:	9305      	str	r3, [sp, #20]
 8003460:	4b23      	ldr	r3, [pc, #140]	; (80034f0 <GPS_parse+0x21c>)
 8003462:	9304      	str	r3, [sp, #16]
 8003464:	4b23      	ldr	r3, [pc, #140]	; (80034f4 <GPS_parse+0x220>)
 8003466:	9303      	str	r3, [sp, #12]
 8003468:	4b1a      	ldr	r3, [pc, #104]	; (80034d4 <GPS_parse+0x200>)
 800346a:	9302      	str	r3, [sp, #8]
 800346c:	4b22      	ldr	r3, [pc, #136]	; (80034f8 <GPS_parse+0x224>)
 800346e:	9301      	str	r3, [sp, #4]
 8003470:	4b22      	ldr	r3, [pc, #136]	; (80034fc <GPS_parse+0x228>)
 8003472:	9300      	str	r3, [sp, #0]
 8003474:	4b22      	ldr	r3, [pc, #136]	; (8003500 <GPS_parse+0x22c>)
 8003476:	4a23      	ldr	r2, [pc, #140]	; (8003504 <GPS_parse+0x230>)
 8003478:	4923      	ldr	r1, [pc, #140]	; (8003508 <GPS_parse+0x234>)
 800347a:	6878      	ldr	r0, [r7, #4]
 800347c:	f00c fa84 	bl	800f988 <siscanf>
 8003480:	4603      	mov	r3, r0
 8003482:	2b00      	cmp	r3, #0
 8003484:	dd01      	ble.n	800348a <GPS_parse+0x1b6>
            return 0;
 8003486:	2300      	movs	r3, #0
 8003488:	e000      	b.n	800348c <GPS_parse+0x1b8>
    }
    return 0;
 800348a:	2300      	movs	r3, #0
}
 800348c:	4618      	mov	r0, r3
 800348e:	3708      	adds	r7, #8
 8003490:	46bd      	mov	sp, r7
 8003492:	bd80      	pop	{r7, pc}
 8003494:	08013ae4 	.word	0x08013ae4
 8003498:	20005648 	.word	0x20005648
 800349c:	20005644 	.word	0x20005644
 80034a0:	20005640 	.word	0x20005640
 80034a4:	2000563c 	.word	0x2000563c
 80034a8:	20005638 	.word	0x20005638
 80034ac:	20005635 	.word	0x20005635
 80034b0:	20005628 	.word	0x20005628
 80034b4:	20005634 	.word	0x20005634
 80034b8:	2000562c 	.word	0x2000562c
 80034bc:	20005630 	.word	0x20005630
 80034c0:	08013aec 	.word	0x08013aec
 80034c4:	2000561c 	.word	0x2000561c
 80034c8:	08013b14 	.word	0x08013b14
 80034cc:	20005654 	.word	0x20005654
 80034d0:	20005650 	.word	0x20005650
 80034d4:	2000564c 	.word	0x2000564c
 80034d8:	08013b1c 	.word	0x08013b1c
 80034dc:	08013b3c 	.word	0x08013b3c
 80034e0:	20005658 	.word	0x20005658
 80034e4:	08013b44 	.word	0x08013b44
 80034e8:	08013b60 	.word	0x08013b60
 80034ec:	20005670 	.word	0x20005670
 80034f0:	2000566c 	.word	0x2000566c
 80034f4:	20005669 	.word	0x20005669
 80034f8:	20005668 	.word	0x20005668
 80034fc:	20005664 	.word	0x20005664
 8003500:	20005660 	.word	0x20005660
 8003504:	2000565c 	.word	0x2000565c
 8003508:	08013b68 	.word	0x08013b68

0800350c <GPS_nmea_to_dec>:

float GPS_nmea_to_dec(float deg_coord, char nsew) {
 800350c:	b480      	push	{r7}
 800350e:	b087      	sub	sp, #28
 8003510:	af00      	add	r7, sp, #0
 8003512:	ed87 0a01 	vstr	s0, [r7, #4]
 8003516:	4603      	mov	r3, r0
 8003518:	70fb      	strb	r3, [r7, #3]
    int degree = (int)(deg_coord/100);
 800351a:	ed97 7a01 	vldr	s14, [r7, #4]
 800351e:	eddf 6a20 	vldr	s13, [pc, #128]	; 80035a0 <GPS_nmea_to_dec+0x94>
 8003522:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003526:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800352a:	ee17 3a90 	vmov	r3, s15
 800352e:	613b      	str	r3, [r7, #16]
    float minutes = deg_coord - degree*100;
 8003530:	693b      	ldr	r3, [r7, #16]
 8003532:	2264      	movs	r2, #100	; 0x64
 8003534:	fb02 f303 	mul.w	r3, r2, r3
 8003538:	ee07 3a90 	vmov	s15, r3
 800353c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003540:	ed97 7a01 	vldr	s14, [r7, #4]
 8003544:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003548:	edc7 7a03 	vstr	s15, [r7, #12]
    float dec_deg = minutes / 60;
 800354c:	ed97 7a03 	vldr	s14, [r7, #12]
 8003550:	eddf 6a14 	vldr	s13, [pc, #80]	; 80035a4 <GPS_nmea_to_dec+0x98>
 8003554:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003558:	edc7 7a02 	vstr	s15, [r7, #8]
    float decimal = degree + dec_deg;
 800355c:	693b      	ldr	r3, [r7, #16]
 800355e:	ee07 3a90 	vmov	s15, r3
 8003562:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003566:	ed97 7a02 	vldr	s14, [r7, #8]
 800356a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800356e:	edc7 7a05 	vstr	s15, [r7, #20]
    if (nsew == 'S' || nsew == 'W') { // return negative
 8003572:	78fb      	ldrb	r3, [r7, #3]
 8003574:	2b53      	cmp	r3, #83	; 0x53
 8003576:	d002      	beq.n	800357e <GPS_nmea_to_dec+0x72>
 8003578:	78fb      	ldrb	r3, [r7, #3]
 800357a:	2b57      	cmp	r3, #87	; 0x57
 800357c:	d105      	bne.n	800358a <GPS_nmea_to_dec+0x7e>
        decimal *= -1;
 800357e:	edd7 7a05 	vldr	s15, [r7, #20]
 8003582:	eef1 7a67 	vneg.f32	s15, s15
 8003586:	edc7 7a05 	vstr	s15, [r7, #20]
    }
    return decimal;
 800358a:	697b      	ldr	r3, [r7, #20]
 800358c:	ee07 3a90 	vmov	s15, r3
}
 8003590:	eeb0 0a67 	vmov.f32	s0, s15
 8003594:	371c      	adds	r7, #28
 8003596:	46bd      	mov	sp, r7
 8003598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359c:	4770      	bx	lr
 800359e:	bf00      	nop
 80035a0:	42c80000 	.word	0x42c80000
 80035a4:	42700000 	.word	0x42700000

080035a8 <GPS_init>:

/*
 * TODO MRT code
 */

void GPS_init(UART_HandleTypeDef* data_uart, UART_HandleTypeDef* transmit_uart){
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b082      	sub	sp, #8
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
 80035b0:	6039      	str	r1, [r7, #0]
	GPS_USART = data_uart;
 80035b2:	4a09      	ldr	r2, [pc, #36]	; (80035d8 <GPS_init+0x30>)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6013      	str	r3, [r2, #0]
	SERIAL_USART = transmit_uart;
 80035b8:	4a08      	ldr	r2, [pc, #32]	; (80035dc <GPS_init+0x34>)
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	6013      	str	r3, [r2, #0]
	HAL_UART_Transmit(SERIAL_USART,"\r\n\r\nGPS Init\r\n\r\n",16,HAL_MAX_DELAY);
 80035be:	4b07      	ldr	r3, [pc, #28]	; (80035dc <GPS_init+0x34>)
 80035c0:	6818      	ldr	r0, [r3, #0]
 80035c2:	f04f 33ff 	mov.w	r3, #4294967295
 80035c6:	2210      	movs	r2, #16
 80035c8:	4905      	ldr	r1, [pc, #20]	; (80035e0 <GPS_init+0x38>)
 80035ca:	f007 f808 	bl	800a5de <HAL_UART_Transmit>
}
 80035ce:	bf00      	nop
 80035d0:	3708      	adds	r7, #8
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bd80      	pop	{r7, pc}
 80035d6:	bf00      	nop
 80035d8:	20004ff0 	.word	0x20004ff0
 80035dc:	200056d8 	.word	0x200056d8
 80035e0:	08013b88 	.word	0x08013b88

080035e4 <__NVIC_SystemReset>:
{
 80035e4:	b480      	push	{r7}
 80035e6:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 80035e8:	f3bf 8f4f 	dsb	sy
}
 80035ec:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80035ee:	4b06      	ldr	r3, [pc, #24]	; (8003608 <__NVIC_SystemReset+0x24>)
 80035f0:	68db      	ldr	r3, [r3, #12]
 80035f2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80035f6:	4904      	ldr	r1, [pc, #16]	; (8003608 <__NVIC_SystemReset+0x24>)
 80035f8:	4b04      	ldr	r3, [pc, #16]	; (800360c <__NVIC_SystemReset+0x28>)
 80035fa:	4313      	orrs	r3, r2
 80035fc:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80035fe:	f3bf 8f4f 	dsb	sy
}
 8003602:	bf00      	nop
    __NOP();
 8003604:	bf00      	nop
 8003606:	e7fd      	b.n	8003604 <__NVIC_SystemReset+0x20>
 8003608:	e000ed00 	.word	0xe000ed00
 800360c:	05fa0004 	.word	0x05fa0004

08003610 <MRT_externalFlashSetup>:


/*
 * User functions
 */
void MRT_externalFlashSetup(UART_HandleTypeDef* uart){
 8003610:	b580      	push	{r7, lr}
 8003612:	b084      	sub	sp, #16
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]

	for (int i = 0; i < NB_OF_FLAGS; i++){
 8003618:	2300      	movs	r3, #0
 800361a:	60fb      	str	r3, [r7, #12]
 800361c:	e007      	b.n	800362e <MRT_externalFlashSetup+0x1e>
		NULL_BUFFER[i] = 0; //Setup the null buffer for the correct number of values
 800361e:	4a0f      	ldr	r2, [pc, #60]	; (800365c <MRT_externalFlashSetup+0x4c>)
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	4413      	add	r3, r2
 8003624:	2200      	movs	r2, #0
 8003626:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < NB_OF_FLAGS; i++){
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	3301      	adds	r3, #1
 800362c:	60fb      	str	r3, [r7, #12]
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	2b02      	cmp	r3, #2
 8003632:	ddf4      	ble.n	800361e <MRT_externalFlashSetup+0xe>
	}

	if (!W25qxx_Init()) {
 8003634:	f000 fa4c 	bl	8003ad0 <W25qxx_Init>
 8003638:	4603      	mov	r3, r0
 800363a:	f083 0301 	eor.w	r3, r3, #1
 800363e:	b2db      	uxtb	r3, r3
 8003640:	2b00      	cmp	r3, #0
 8003642:	d001      	beq.n	8003648 <MRT_externalFlashSetup+0x38>
		Error_Handler(); // hangs and blinks LEDF
 8003644:	f7ff f876 	bl	8002734 <Error_Handler>
	}
	MRT_getFlags();
 8003648:	f000 f828 	bl	800369c <MRT_getFlags>
	MRT_resetInfo(uart);
 800364c:	6878      	ldr	r0, [r7, #4]
 800364e:	f000 f8a7 	bl	80037a0 <MRT_resetInfo>
}
 8003652:	bf00      	nop
 8003654:	3710      	adds	r7, #16
 8003656:	46bd      	mov	sp, r7
 8003658:	bd80      	pop	{r7, pc}
 800365a:	bf00      	nop
 800365c:	200056e4 	.word	0x200056e4

08003660 <HAL_GPIO_EXTI_Callback>:


/*
 * Helper functions
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8003660:	b580      	push	{r7, lr}
 8003662:	b082      	sub	sp, #8
 8003664:	af00      	add	r7, sp, #0
 8003666:	4603      	mov	r3, r0
 8003668:	80fb      	strh	r3, [r7, #6]

	if (GPIO_Pin == IN_Button_Pin){
 800366a:	88fb      	ldrh	r3, [r7, #6]
 800366c:	2b01      	cmp	r3, #1
 800366e:	d101      	bne.n	8003674 <HAL_GPIO_EXTI_Callback+0x14>
		//Manual reset
		MRT_resetFromStart();
 8003670:	f000 f804 	bl	800367c <MRT_resetFromStart>
	}

}
 8003674:	bf00      	nop
 8003676:	3708      	adds	r7, #8
 8003678:	46bd      	mov	sp, r7
 800367a:	bd80      	pop	{r7, pc}

0800367c <MRT_resetFromStart>:


void MRT_resetFromStart(void){
 800367c:	b580      	push	{r7, lr}
 800367e:	af00      	add	r7, sp, #0
	//Clear all saved data of stages
	//TODO

	//Clear wakeup and reset flags
	W25qxx_EraseSector(1);
 8003680:	2001      	movs	r0, #1
 8003682:	f000 fb77 	bl	8003d74 <W25qxx_EraseSector>
	W25qxx_WriteSector(NULL_BUFFER, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8003686:	2303      	movs	r3, #3
 8003688:	2200      	movs	r2, #0
 800368a:	2101      	movs	r1, #1
 800368c:	4802      	ldr	r0, [pc, #8]	; (8003698 <MRT_resetFromStart+0x1c>)
 800368e:	f000 fcbb 	bl	8004008 <W25qxx_WriteSector>

	//Reset function
	NVIC_SystemReset();
 8003692:	f7ff ffa7 	bl	80035e4 <__NVIC_SystemReset>
 8003696:	bf00      	nop
 8003698:	200056e4 	.word	0x200056e4

0800369c <MRT_getFlags>:
		flash_flags_buffer[i] = *flash_flags[i];
	}
}


void MRT_getFlags(void){
 800369c:	b580      	push	{r7, lr}
 800369e:	b082      	sub	sp, #8
 80036a0:	af00      	add	r7, sp, #0

	//Retrieve flags
	W25qxx_ReadSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 80036a2:	2303      	movs	r3, #3
 80036a4:	2200      	movs	r2, #0
 80036a6:	2101      	movs	r1, #1
 80036a8:	4838      	ldr	r0, [pc, #224]	; (800378c <MRT_getFlags+0xf0>)
 80036aa:	f000 fdeb 	bl	8004284 <W25qxx_ReadSector>

	//If RTC detected a wake up, update the flash memory
	if (wu_flag == 1){
 80036ae:	4b38      	ldr	r3, [pc, #224]	; (8003790 <MRT_getFlags+0xf4>)
 80036b0:	781b      	ldrb	r3, [r3, #0]
 80036b2:	2b01      	cmp	r3, #1
 80036b4:	d10c      	bne.n	80036d0 <MRT_getFlags+0x34>
		flash_flags_buffer[WU_FLAG_OFFSET] = wu_flag;
 80036b6:	4b36      	ldr	r3, [pc, #216]	; (8003790 <MRT_getFlags+0xf4>)
 80036b8:	781a      	ldrb	r2, [r3, #0]
 80036ba:	4b34      	ldr	r3, [pc, #208]	; (800378c <MRT_getFlags+0xf0>)
 80036bc:	705a      	strb	r2, [r3, #1]
		W25qxx_EraseSector(1);
 80036be:	2001      	movs	r0, #1
 80036c0:	f000 fb58 	bl	8003d74 <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 80036c4:	2303      	movs	r3, #3
 80036c6:	2200      	movs	r2, #0
 80036c8:	2101      	movs	r1, #1
 80036ca:	4830      	ldr	r0, [pc, #192]	; (800378c <MRT_getFlags+0xf0>)
 80036cc:	f000 fc9c 	bl	8004008 <W25qxx_WriteSector>
	}

	//Assign each value read to their variable
	for (int i = 0; i < NB_OF_FLAGS; i++){
 80036d0:	2300      	movs	r3, #0
 80036d2:	607b      	str	r3, [r7, #4]
 80036d4:	e00b      	b.n	80036ee <MRT_getFlags+0x52>
		*flash_flags[i] = flash_flags_buffer[i];
 80036d6:	4a2f      	ldr	r2, [pc, #188]	; (8003794 <MRT_getFlags+0xf8>)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036de:	492b      	ldr	r1, [pc, #172]	; (800378c <MRT_getFlags+0xf0>)
 80036e0:	687a      	ldr	r2, [r7, #4]
 80036e2:	440a      	add	r2, r1
 80036e4:	7812      	ldrb	r2, [r2, #0]
 80036e6:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < NB_OF_FLAGS; i++){
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	3301      	adds	r3, #1
 80036ec:	607b      	str	r3, [r7, #4]
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2b02      	cmp	r3, #2
 80036f2:	ddf0      	ble.n	80036d6 <MRT_getFlags+0x3a>


	//Check flags values

	//Reset flag
	if (reset_flag != 0 && reset_flag !=1){ //If random value (none was written)
 80036f4:	4b28      	ldr	r3, [pc, #160]	; (8003798 <MRT_getFlags+0xfc>)
 80036f6:	781b      	ldrb	r3, [r3, #0]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d013      	beq.n	8003724 <MRT_getFlags+0x88>
 80036fc:	4b26      	ldr	r3, [pc, #152]	; (8003798 <MRT_getFlags+0xfc>)
 80036fe:	781b      	ldrb	r3, [r3, #0]
 8003700:	2b01      	cmp	r3, #1
 8003702:	d00f      	beq.n	8003724 <MRT_getFlags+0x88>
		reset_flag = 0;
 8003704:	4b24      	ldr	r3, [pc, #144]	; (8003798 <MRT_getFlags+0xfc>)
 8003706:	2200      	movs	r2, #0
 8003708:	701a      	strb	r2, [r3, #0]
		flash_flags_buffer[RESET_FLAG_OFFSET] = reset_flag;
 800370a:	4b23      	ldr	r3, [pc, #140]	; (8003798 <MRT_getFlags+0xfc>)
 800370c:	781a      	ldrb	r2, [r3, #0]
 800370e:	4b1f      	ldr	r3, [pc, #124]	; (800378c <MRT_getFlags+0xf0>)
 8003710:	701a      	strb	r2, [r3, #0]
		W25qxx_EraseSector(1);
 8003712:	2001      	movs	r0, #1
 8003714:	f000 fb2e 	bl	8003d74 <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8003718:	2303      	movs	r3, #3
 800371a:	2200      	movs	r2, #0
 800371c:	2101      	movs	r1, #1
 800371e:	481b      	ldr	r0, [pc, #108]	; (800378c <MRT_getFlags+0xf0>)
 8003720:	f000 fc72 	bl	8004008 <W25qxx_WriteSector>
	}

	//Wake up flag
	if (wu_flag != 0 && wu_flag !=1){ //If random value (none was written)
 8003724:	4b1a      	ldr	r3, [pc, #104]	; (8003790 <MRT_getFlags+0xf4>)
 8003726:	781b      	ldrb	r3, [r3, #0]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d013      	beq.n	8003754 <MRT_getFlags+0xb8>
 800372c:	4b18      	ldr	r3, [pc, #96]	; (8003790 <MRT_getFlags+0xf4>)
 800372e:	781b      	ldrb	r3, [r3, #0]
 8003730:	2b01      	cmp	r3, #1
 8003732:	d00f      	beq.n	8003754 <MRT_getFlags+0xb8>
		wu_flag = 0;
 8003734:	4b16      	ldr	r3, [pc, #88]	; (8003790 <MRT_getFlags+0xf4>)
 8003736:	2200      	movs	r2, #0
 8003738:	701a      	strb	r2, [r3, #0]
		flash_flags_buffer[WU_FLAG_OFFSET] = wu_flag;
 800373a:	4b15      	ldr	r3, [pc, #84]	; (8003790 <MRT_getFlags+0xf4>)
 800373c:	781a      	ldrb	r2, [r3, #0]
 800373e:	4b13      	ldr	r3, [pc, #76]	; (800378c <MRT_getFlags+0xf0>)
 8003740:	705a      	strb	r2, [r3, #1]
		W25qxx_EraseSector(1);
 8003742:	2001      	movs	r0, #1
 8003744:	f000 fb16 	bl	8003d74 <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8003748:	2303      	movs	r3, #3
 800374a:	2200      	movs	r2, #0
 800374c:	2101      	movs	r1, #1
 800374e:	480f      	ldr	r0, [pc, #60]	; (800378c <MRT_getFlags+0xf0>)
 8003750:	f000 fc5a 	bl	8004008 <W25qxx_WriteSector>
	}


	//IWDG flag
	if (iwdg_flag != 0 && iwdg_flag !=1){ //If random value (none was written)
 8003754:	4b11      	ldr	r3, [pc, #68]	; (800379c <MRT_getFlags+0x100>)
 8003756:	781b      	ldrb	r3, [r3, #0]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d013      	beq.n	8003784 <MRT_getFlags+0xe8>
 800375c:	4b0f      	ldr	r3, [pc, #60]	; (800379c <MRT_getFlags+0x100>)
 800375e:	781b      	ldrb	r3, [r3, #0]
 8003760:	2b01      	cmp	r3, #1
 8003762:	d00f      	beq.n	8003784 <MRT_getFlags+0xe8>
		iwdg_flag = 0;
 8003764:	4b0d      	ldr	r3, [pc, #52]	; (800379c <MRT_getFlags+0x100>)
 8003766:	2200      	movs	r2, #0
 8003768:	701a      	strb	r2, [r3, #0]
		flash_flags_buffer[IWDG_FLAG_OFFSET] = iwdg_flag;
 800376a:	4b0c      	ldr	r3, [pc, #48]	; (800379c <MRT_getFlags+0x100>)
 800376c:	781a      	ldrb	r2, [r3, #0]
 800376e:	4b07      	ldr	r3, [pc, #28]	; (800378c <MRT_getFlags+0xf0>)
 8003770:	709a      	strb	r2, [r3, #2]
		W25qxx_EraseSector(1);
 8003772:	2001      	movs	r0, #1
 8003774:	f000 fafe 	bl	8003d74 <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8003778:	2303      	movs	r3, #3
 800377a:	2200      	movs	r2, #0
 800377c:	2101      	movs	r1, #1
 800377e:	4803      	ldr	r0, [pc, #12]	; (800378c <MRT_getFlags+0xf0>)
 8003780:	f000 fc42 	bl	8004008 <W25qxx_WriteSector>
	}
}
 8003784:	bf00      	nop
 8003786:	3708      	adds	r7, #8
 8003788:	46bd      	mov	sp, r7
 800378a:	bd80      	pop	{r7, pc}
 800378c:	20005094 	.word	0x20005094
 8003790:	20000499 	.word	0x20000499
 8003794:	20000004 	.word	0x20000004
 8003798:	2000026e 	.word	0x2000026e
 800379c:	2000026f 	.word	0x2000026f

080037a0 <MRT_resetInfo>:


void MRT_resetInfo(UART_HandleTypeDef* uart){
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b092      	sub	sp, #72	; 0x48
 80037a4:	af02      	add	r7, sp, #8
 80037a6:	6078      	str	r0, [r7, #4]

	  char buffer[50];
	  sprintf(buffer,"Reset: %i,  WU: %i,  IWDG: %i\r\n",reset_flag, wu_flag, iwdg_flag);
 80037a8:	4b3c      	ldr	r3, [pc, #240]	; (800389c <MRT_resetInfo+0xfc>)
 80037aa:	781b      	ldrb	r3, [r3, #0]
 80037ac:	461a      	mov	r2, r3
 80037ae:	4b3c      	ldr	r3, [pc, #240]	; (80038a0 <MRT_resetInfo+0x100>)
 80037b0:	781b      	ldrb	r3, [r3, #0]
 80037b2:	4619      	mov	r1, r3
 80037b4:	4b3b      	ldr	r3, [pc, #236]	; (80038a4 <MRT_resetInfo+0x104>)
 80037b6:	781b      	ldrb	r3, [r3, #0]
 80037b8:	f107 000c 	add.w	r0, r7, #12
 80037bc:	9300      	str	r3, [sp, #0]
 80037be:	460b      	mov	r3, r1
 80037c0:	4939      	ldr	r1, [pc, #228]	; (80038a8 <MRT_resetInfo+0x108>)
 80037c2:	f00c f8c1 	bl	800f948 <siprintf>
	  HAL_UART_Transmit(uart, buffer, strlen(buffer), HAL_MAX_DELAY);
 80037c6:	f107 030c 	add.w	r3, r7, #12
 80037ca:	4618      	mov	r0, r3
 80037cc:	f7fc fd10 	bl	80001f0 <strlen>
 80037d0:	4603      	mov	r3, r0
 80037d2:	b29a      	uxth	r2, r3
 80037d4:	f107 010c 	add.w	r1, r7, #12
 80037d8:	f04f 33ff 	mov.w	r3, #4294967295
 80037dc:	6878      	ldr	r0, [r7, #4]
 80037de:	f006 fefe 	bl	800a5de <HAL_UART_Transmit>

	  //Check if IWDG is being deactivated
	  if (iwdg_flag==1){
 80037e2:	4b30      	ldr	r3, [pc, #192]	; (80038a4 <MRT_resetInfo+0x104>)
 80037e4:	781b      	ldrb	r3, [r3, #0]
 80037e6:	2b01      	cmp	r3, #1
 80037e8:	d124      	bne.n	8003834 <MRT_resetInfo+0x94>
		  HAL_UART_Transmit(uart, "Deactivating IWDG\r\n", 19, HAL_MAX_DELAY);
 80037ea:	f04f 33ff 	mov.w	r3, #4294967295
 80037ee:	2213      	movs	r2, #19
 80037f0:	492e      	ldr	r1, [pc, #184]	; (80038ac <MRT_resetInfo+0x10c>)
 80037f2:	6878      	ldr	r0, [r7, #4]
 80037f4:	f006 fef3 	bl	800a5de <HAL_UART_Transmit>

		  iwdg_flag = 0; //Flip flag
 80037f8:	4b2a      	ldr	r3, [pc, #168]	; (80038a4 <MRT_resetInfo+0x104>)
 80037fa:	2200      	movs	r2, #0
 80037fc:	701a      	strb	r2, [r3, #0]

		  //Write new flag to flash memory
		  flash_flags_buffer[IWDG_FLAG_OFFSET] = iwdg_flag;
 80037fe:	4b29      	ldr	r3, [pc, #164]	; (80038a4 <MRT_resetInfo+0x104>)
 8003800:	781a      	ldrb	r2, [r3, #0]
 8003802:	4b2b      	ldr	r3, [pc, #172]	; (80038b0 <MRT_resetInfo+0x110>)
 8003804:	709a      	strb	r2, [r3, #2]
		  W25qxx_EraseSector(1);
 8003806:	2001      	movs	r0, #1
 8003808:	f000 fab4 	bl	8003d74 <W25qxx_EraseSector>
		  W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 800380c:	2303      	movs	r3, #3
 800380e:	2200      	movs	r2, #0
 8003810:	2101      	movs	r1, #1
 8003812:	4827      	ldr	r0, [pc, #156]	; (80038b0 <MRT_resetInfo+0x110>)
 8003814:	f000 fbf8 	bl	8004008 <W25qxx_WriteSector>

		  //Disable alarm A only
		  MRT_setAlarmA(0,0,0);
 8003818:	2200      	movs	r2, #0
 800381a:	2100      	movs	r1, #0
 800381c:	2000      	movs	r0, #0
 800381e:	f001 ff9d 	bl	800575c <MRT_setAlarmA>
		  MRT_ClearFlags();
 8003822:	f001 fedb 	bl	80055dc <MRT_ClearFlags>

		  HAL_Delay(1000);
 8003826:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800382a:	f002 f8ed 	bl	8005a08 <HAL_Delay>


		  //MRT_Static_Iridium_Shutdown(); TODO

		  //Go to sleep
		  MRT_StandByMode(SLEEP_TIME);
 800382e:	201e      	movs	r0, #30
 8003830:	f001 ff4c 	bl	80056cc <MRT_StandByMode>
	  }


	  //Check if we are after waking up
	  if (wu_flag==1){
 8003834:	4b1a      	ldr	r3, [pc, #104]	; (80038a0 <MRT_resetInfo+0x100>)
 8003836:	781b      	ldrb	r3, [r3, #0]
 8003838:	2b01      	cmp	r3, #1
 800383a:	d10f      	bne.n	800385c <MRT_resetInfo+0xbc>
		  HAL_UART_Transmit(uart, "FC wake up\r\n", 12, HAL_MAX_DELAY);
 800383c:	f04f 33ff 	mov.w	r3, #4294967295
 8003840:	220c      	movs	r2, #12
 8003842:	491c      	ldr	r1, [pc, #112]	; (80038b4 <MRT_resetInfo+0x114>)
 8003844:	6878      	ldr	r0, [r7, #4]
 8003846:	f006 feca 	bl	800a5de <HAL_UART_Transmit>

		  //Deactivate alarm interrupts
		  HAL_NVIC_DisableIRQ(RTC_Alarm_IRQn);
 800384a:	2029      	movs	r0, #41	; 0x29
 800384c:	f002 fc78 	bl	8006140 <HAL_NVIC_DisableIRQ>
		  __HAL_RTC_ALARM_EXTI_DISABLE_IT();
 8003850:	4b19      	ldr	r3, [pc, #100]	; (80038b8 <MRT_resetInfo+0x118>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4a18      	ldr	r2, [pc, #96]	; (80038b8 <MRT_resetInfo+0x118>)
 8003856:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800385a:	6013      	str	r3, [r2, #0]
	  }


	  //Check if we start from the beginning
	  if (reset_flag==0){
 800385c:	4b0f      	ldr	r3, [pc, #60]	; (800389c <MRT_resetInfo+0xfc>)
 800385e:	781b      	ldrb	r3, [r3, #0]
 8003860:	2b00      	cmp	r3, #0
 8003862:	d116      	bne.n	8003892 <MRT_resetInfo+0xf2>
		  HAL_UART_Transmit(uart, "FC restarted\r\n", 14, HAL_MAX_DELAY);
 8003864:	f04f 33ff 	mov.w	r3, #4294967295
 8003868:	220e      	movs	r2, #14
 800386a:	4914      	ldr	r1, [pc, #80]	; (80038bc <MRT_resetInfo+0x11c>)
 800386c:	6878      	ldr	r0, [r7, #4]
 800386e:	f006 feb6 	bl	800a5de <HAL_UART_Transmit>

		  reset_flag = 1; //Flip flag
 8003872:	4b0a      	ldr	r3, [pc, #40]	; (800389c <MRT_resetInfo+0xfc>)
 8003874:	2201      	movs	r2, #1
 8003876:	701a      	strb	r2, [r3, #0]

		  //Write new flag to flash memory
	      flash_flags_buffer[RESET_FLAG_OFFSET] = reset_flag;
 8003878:	4b08      	ldr	r3, [pc, #32]	; (800389c <MRT_resetInfo+0xfc>)
 800387a:	781a      	ldrb	r2, [r3, #0]
 800387c:	4b0c      	ldr	r3, [pc, #48]	; (80038b0 <MRT_resetInfo+0x110>)
 800387e:	701a      	strb	r2, [r3, #0]
		  W25qxx_EraseSector(1);
 8003880:	2001      	movs	r0, #1
 8003882:	f000 fa77 	bl	8003d74 <W25qxx_EraseSector>
		  W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8003886:	2303      	movs	r3, #3
 8003888:	2200      	movs	r2, #0
 800388a:	2101      	movs	r1, #1
 800388c:	4808      	ldr	r0, [pc, #32]	; (80038b0 <MRT_resetInfo+0x110>)
 800388e:	f000 fbbb 	bl	8004008 <W25qxx_WriteSector>
	  }
}
 8003892:	bf00      	nop
 8003894:	3740      	adds	r7, #64	; 0x40
 8003896:	46bd      	mov	sp, r7
 8003898:	bd80      	pop	{r7, pc}
 800389a:	bf00      	nop
 800389c:	2000026e 	.word	0x2000026e
 80038a0:	20000499 	.word	0x20000499
 80038a4:	2000026f 	.word	0x2000026f
 80038a8:	08013bcc 	.word	0x08013bcc
 80038ac:	08013bec 	.word	0x08013bec
 80038b0:	20005094 	.word	0x20005094
 80038b4:	08013c00 	.word	0x08013c00
 80038b8:	40013c00 	.word	0x40013c00
 80038bc:	08013c10 	.word	0x08013c10

080038c0 <W25qxx_Spi>:
#else
#define W25qxx_Delay(delay) HAL_Delay(delay)
#endif
//###################################################################################################################
uint8_t W25qxx_Spi(uint8_t Data)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b086      	sub	sp, #24
 80038c4:	af02      	add	r7, sp, #8
 80038c6:	4603      	mov	r3, r0
 80038c8:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	HAL_SPI_TransmitReceive(&_W25QXX_SPI, &Data, &ret, 1, 100);
 80038ca:	f107 020f 	add.w	r2, r7, #15
 80038ce:	1df9      	adds	r1, r7, #7
 80038d0:	2364      	movs	r3, #100	; 0x64
 80038d2:	9300      	str	r3, [sp, #0]
 80038d4:	2301      	movs	r3, #1
 80038d6:	4804      	ldr	r0, [pc, #16]	; (80038e8 <W25qxx_Spi+0x28>)
 80038d8:	f005 fd76 	bl	80093c8 <HAL_SPI_TransmitReceive>
	return ret;
 80038dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80038de:	4618      	mov	r0, r3
 80038e0:	3710      	adds	r7, #16
 80038e2:	46bd      	mov	sp, r7
 80038e4:	bd80      	pop	{r7, pc}
 80038e6:	bf00      	nop
 80038e8:	20004ff4 	.word	0x20004ff4

080038ec <W25qxx_ReadID>:
//###################################################################################################################
uint32_t W25qxx_ReadID(void)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b084      	sub	sp, #16
 80038f0:	af00      	add	r7, sp, #0
	uint32_t Temp = 0, Temp0 = 0, Temp1 = 0, Temp2 = 0;
 80038f2:	2300      	movs	r3, #0
 80038f4:	60fb      	str	r3, [r7, #12]
 80038f6:	2300      	movs	r3, #0
 80038f8:	60bb      	str	r3, [r7, #8]
 80038fa:	2300      	movs	r3, #0
 80038fc:	607b      	str	r3, [r7, #4]
 80038fe:	2300      	movs	r3, #0
 8003900:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8003902:	2200      	movs	r2, #0
 8003904:	2140      	movs	r1, #64	; 0x40
 8003906:	4813      	ldr	r0, [pc, #76]	; (8003954 <W25qxx_ReadID+0x68>)
 8003908:	f002 fdec 	bl	80064e4 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x9F);
 800390c:	209f      	movs	r0, #159	; 0x9f
 800390e:	f7ff ffd7 	bl	80038c0 <W25qxx_Spi>
	Temp0 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003912:	20a5      	movs	r0, #165	; 0xa5
 8003914:	f7ff ffd4 	bl	80038c0 <W25qxx_Spi>
 8003918:	4603      	mov	r3, r0
 800391a:	60bb      	str	r3, [r7, #8]
	Temp1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800391c:	20a5      	movs	r0, #165	; 0xa5
 800391e:	f7ff ffcf 	bl	80038c0 <W25qxx_Spi>
 8003922:	4603      	mov	r3, r0
 8003924:	607b      	str	r3, [r7, #4]
	Temp2 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003926:	20a5      	movs	r0, #165	; 0xa5
 8003928:	f7ff ffca 	bl	80038c0 <W25qxx_Spi>
 800392c:	4603      	mov	r3, r0
 800392e:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003930:	2201      	movs	r2, #1
 8003932:	2140      	movs	r1, #64	; 0x40
 8003934:	4807      	ldr	r0, [pc, #28]	; (8003954 <W25qxx_ReadID+0x68>)
 8003936:	f002 fdd5 	bl	80064e4 <HAL_GPIO_WritePin>
	Temp = (Temp0 << 16) | (Temp1 << 8) | Temp2;
 800393a:	68bb      	ldr	r3, [r7, #8]
 800393c:	041a      	lsls	r2, r3, #16
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	021b      	lsls	r3, r3, #8
 8003942:	4313      	orrs	r3, r2
 8003944:	683a      	ldr	r2, [r7, #0]
 8003946:	4313      	orrs	r3, r2
 8003948:	60fb      	str	r3, [r7, #12]
	return Temp;
 800394a:	68fb      	ldr	r3, [r7, #12]
}
 800394c:	4618      	mov	r0, r3
 800394e:	3710      	adds	r7, #16
 8003950:	46bd      	mov	sp, r7
 8003952:	bd80      	pop	{r7, pc}
 8003954:	40020c00 	.word	0x40020c00

08003958 <W25qxx_ReadUniqID>:
//###################################################################################################################
void W25qxx_ReadUniqID(void)
{
 8003958:	b590      	push	{r4, r7, lr}
 800395a:	b083      	sub	sp, #12
 800395c:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800395e:	2200      	movs	r2, #0
 8003960:	2140      	movs	r1, #64	; 0x40
 8003962:	4816      	ldr	r0, [pc, #88]	; (80039bc <W25qxx_ReadUniqID+0x64>)
 8003964:	f002 fdbe 	bl	80064e4 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x4B);
 8003968:	204b      	movs	r0, #75	; 0x4b
 800396a:	f7ff ffa9 	bl	80038c0 <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 800396e:	2300      	movs	r3, #0
 8003970:	71fb      	strb	r3, [r7, #7]
 8003972:	e005      	b.n	8003980 <W25qxx_ReadUniqID+0x28>
		W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003974:	20a5      	movs	r0, #165	; 0xa5
 8003976:	f7ff ffa3 	bl	80038c0 <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 800397a:	79fb      	ldrb	r3, [r7, #7]
 800397c:	3301      	adds	r3, #1
 800397e:	71fb      	strb	r3, [r7, #7]
 8003980:	79fb      	ldrb	r3, [r7, #7]
 8003982:	2b03      	cmp	r3, #3
 8003984:	d9f6      	bls.n	8003974 <W25qxx_ReadUniqID+0x1c>
	for (uint8_t i = 0; i < 8; i++)
 8003986:	2300      	movs	r3, #0
 8003988:	71bb      	strb	r3, [r7, #6]
 800398a:	e00b      	b.n	80039a4 <W25qxx_ReadUniqID+0x4c>
		w25qxx.UniqID[i] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800398c:	79bc      	ldrb	r4, [r7, #6]
 800398e:	20a5      	movs	r0, #165	; 0xa5
 8003990:	f7ff ff96 	bl	80038c0 <W25qxx_Spi>
 8003994:	4603      	mov	r3, r0
 8003996:	461a      	mov	r2, r3
 8003998:	4b09      	ldr	r3, [pc, #36]	; (80039c0 <W25qxx_ReadUniqID+0x68>)
 800399a:	4423      	add	r3, r4
 800399c:	705a      	strb	r2, [r3, #1]
	for (uint8_t i = 0; i < 8; i++)
 800399e:	79bb      	ldrb	r3, [r7, #6]
 80039a0:	3301      	adds	r3, #1
 80039a2:	71bb      	strb	r3, [r7, #6]
 80039a4:	79bb      	ldrb	r3, [r7, #6]
 80039a6:	2b07      	cmp	r3, #7
 80039a8:	d9f0      	bls.n	800398c <W25qxx_ReadUniqID+0x34>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80039aa:	2201      	movs	r2, #1
 80039ac:	2140      	movs	r1, #64	; 0x40
 80039ae:	4803      	ldr	r0, [pc, #12]	; (80039bc <W25qxx_ReadUniqID+0x64>)
 80039b0:	f002 fd98 	bl	80064e4 <HAL_GPIO_WritePin>
}
 80039b4:	bf00      	nop
 80039b6:	370c      	adds	r7, #12
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd90      	pop	{r4, r7, pc}
 80039bc:	40020c00 	.word	0x40020c00
 80039c0:	200056e8 	.word	0x200056e8

080039c4 <W25qxx_WriteEnable>:
//###################################################################################################################
void W25qxx_WriteEnable(void)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80039c8:	2200      	movs	r2, #0
 80039ca:	2140      	movs	r1, #64	; 0x40
 80039cc:	4807      	ldr	r0, [pc, #28]	; (80039ec <W25qxx_WriteEnable+0x28>)
 80039ce:	f002 fd89 	bl	80064e4 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x06);
 80039d2:	2006      	movs	r0, #6
 80039d4:	f7ff ff74 	bl	80038c0 <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80039d8:	2201      	movs	r2, #1
 80039da:	2140      	movs	r1, #64	; 0x40
 80039dc:	4803      	ldr	r0, [pc, #12]	; (80039ec <W25qxx_WriteEnable+0x28>)
 80039de:	f002 fd81 	bl	80064e4 <HAL_GPIO_WritePin>
	W25qxx_Delay(1);
 80039e2:	2001      	movs	r0, #1
 80039e4:	f007 ff91 	bl	800b90a <osDelay>
}
 80039e8:	bf00      	nop
 80039ea:	bd80      	pop	{r7, pc}
 80039ec:	40020c00 	.word	0x40020c00

080039f0 <W25qxx_ReadStatusRegister>:
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
	W25qxx_Delay(1);
}
//###################################################################################################################
uint8_t W25qxx_ReadStatusRegister(uint8_t SelectStatusRegister_1_2_3)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b084      	sub	sp, #16
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	4603      	mov	r3, r0
 80039f8:	71fb      	strb	r3, [r7, #7]
	uint8_t status = 0;
 80039fa:	2300      	movs	r3, #0
 80039fc:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80039fe:	2200      	movs	r2, #0
 8003a00:	2140      	movs	r1, #64	; 0x40
 8003a02:	481c      	ldr	r0, [pc, #112]	; (8003a74 <W25qxx_ReadStatusRegister+0x84>)
 8003a04:	f002 fd6e 	bl	80064e4 <HAL_GPIO_WritePin>
	if (SelectStatusRegister_1_2_3 == 1)
 8003a08:	79fb      	ldrb	r3, [r7, #7]
 8003a0a:	2b01      	cmp	r3, #1
 8003a0c:	d10c      	bne.n	8003a28 <W25qxx_ReadStatusRegister+0x38>
	{
		W25qxx_Spi(0x05);
 8003a0e:	2005      	movs	r0, #5
 8003a10:	f7ff ff56 	bl	80038c0 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003a14:	20a5      	movs	r0, #165	; 0xa5
 8003a16:	f7ff ff53 	bl	80038c0 <W25qxx_Spi>
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister1 = status;
 8003a1e:	4a16      	ldr	r2, [pc, #88]	; (8003a78 <W25qxx_ReadStatusRegister+0x88>)
 8003a20:	7bfb      	ldrb	r3, [r7, #15]
 8003a22:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
 8003a26:	e01b      	b.n	8003a60 <W25qxx_ReadStatusRegister+0x70>
	}
	else if (SelectStatusRegister_1_2_3 == 2)
 8003a28:	79fb      	ldrb	r3, [r7, #7]
 8003a2a:	2b02      	cmp	r3, #2
 8003a2c:	d10c      	bne.n	8003a48 <W25qxx_ReadStatusRegister+0x58>
	{
		W25qxx_Spi(0x35);
 8003a2e:	2035      	movs	r0, #53	; 0x35
 8003a30:	f7ff ff46 	bl	80038c0 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003a34:	20a5      	movs	r0, #165	; 0xa5
 8003a36:	f7ff ff43 	bl	80038c0 <W25qxx_Spi>
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister2 = status;
 8003a3e:	4a0e      	ldr	r2, [pc, #56]	; (8003a78 <W25qxx_ReadStatusRegister+0x88>)
 8003a40:	7bfb      	ldrb	r3, [r7, #15]
 8003a42:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
 8003a46:	e00b      	b.n	8003a60 <W25qxx_ReadStatusRegister+0x70>
	}
	else
	{
		W25qxx_Spi(0x15);
 8003a48:	2015      	movs	r0, #21
 8003a4a:	f7ff ff39 	bl	80038c0 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003a4e:	20a5      	movs	r0, #165	; 0xa5
 8003a50:	f7ff ff36 	bl	80038c0 <W25qxx_Spi>
 8003a54:	4603      	mov	r3, r0
 8003a56:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister3 = status;
 8003a58:	4a07      	ldr	r2, [pc, #28]	; (8003a78 <W25qxx_ReadStatusRegister+0x88>)
 8003a5a:	7bfb      	ldrb	r3, [r7, #15]
 8003a5c:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
	}
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003a60:	2201      	movs	r2, #1
 8003a62:	2140      	movs	r1, #64	; 0x40
 8003a64:	4803      	ldr	r0, [pc, #12]	; (8003a74 <W25qxx_ReadStatusRegister+0x84>)
 8003a66:	f002 fd3d 	bl	80064e4 <HAL_GPIO_WritePin>
	return status;
 8003a6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	3710      	adds	r7, #16
 8003a70:	46bd      	mov	sp, r7
 8003a72:	bd80      	pop	{r7, pc}
 8003a74:	40020c00 	.word	0x40020c00
 8003a78:	200056e8 	.word	0x200056e8

08003a7c <W25qxx_WaitForWriteEnd>:
	W25qxx_Spi(Data);
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
}
//###################################################################################################################
void W25qxx_WaitForWriteEnd(void)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	af00      	add	r7, sp, #0
	W25qxx_Delay(1);
 8003a80:	2001      	movs	r0, #1
 8003a82:	f007 ff42 	bl	800b90a <osDelay>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8003a86:	2200      	movs	r2, #0
 8003a88:	2140      	movs	r1, #64	; 0x40
 8003a8a:	480f      	ldr	r0, [pc, #60]	; (8003ac8 <W25qxx_WaitForWriteEnd+0x4c>)
 8003a8c:	f002 fd2a 	bl	80064e4 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x05);
 8003a90:	2005      	movs	r0, #5
 8003a92:	f7ff ff15 	bl	80038c0 <W25qxx_Spi>
	do
	{
		w25qxx.StatusRegister1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003a96:	20a5      	movs	r0, #165	; 0xa5
 8003a98:	f7ff ff12 	bl	80038c0 <W25qxx_Spi>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	461a      	mov	r2, r3
 8003aa0:	4b0a      	ldr	r3, [pc, #40]	; (8003acc <W25qxx_WaitForWriteEnd+0x50>)
 8003aa2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		W25qxx_Delay(1);
 8003aa6:	2001      	movs	r0, #1
 8003aa8:	f007 ff2f 	bl	800b90a <osDelay>
	} while ((w25qxx.StatusRegister1 & 0x01) == 0x01);
 8003aac:	4b07      	ldr	r3, [pc, #28]	; (8003acc <W25qxx_WaitForWriteEnd+0x50>)
 8003aae:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003ab2:	f003 0301 	and.w	r3, r3, #1
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d1ed      	bne.n	8003a96 <W25qxx_WaitForWriteEnd+0x1a>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003aba:	2201      	movs	r2, #1
 8003abc:	2140      	movs	r1, #64	; 0x40
 8003abe:	4802      	ldr	r0, [pc, #8]	; (8003ac8 <W25qxx_WaitForWriteEnd+0x4c>)
 8003ac0:	f002 fd10 	bl	80064e4 <HAL_GPIO_WritePin>
}
 8003ac4:	bf00      	nop
 8003ac6:	bd80      	pop	{r7, pc}
 8003ac8:	40020c00 	.word	0x40020c00
 8003acc:	200056e8 	.word	0x200056e8

08003ad0 <W25qxx_Init>:
//###################################################################################################################
bool W25qxx_Init(void)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b082      	sub	sp, #8
 8003ad4:	af00      	add	r7, sp, #0
	w25qxx.Lock = 1;
 8003ad6:	4b90      	ldr	r3, [pc, #576]	; (8003d18 <W25qxx_Init+0x248>)
 8003ad8:	2201      	movs	r2, #1
 8003ada:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	while (HAL_GetTick() < 100)
 8003ade:	e002      	b.n	8003ae6 <W25qxx_Init+0x16>
		W25qxx_Delay(1);
 8003ae0:	2001      	movs	r0, #1
 8003ae2:	f007 ff12 	bl	800b90a <osDelay>
	while (HAL_GetTick() < 100)
 8003ae6:	f001 ff83 	bl	80059f0 <HAL_GetTick>
 8003aea:	4603      	mov	r3, r0
 8003aec:	2b63      	cmp	r3, #99	; 0x63
 8003aee:	d9f7      	bls.n	8003ae0 <W25qxx_Init+0x10>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003af0:	2201      	movs	r2, #1
 8003af2:	2140      	movs	r1, #64	; 0x40
 8003af4:	4889      	ldr	r0, [pc, #548]	; (8003d1c <W25qxx_Init+0x24c>)
 8003af6:	f002 fcf5 	bl	80064e4 <HAL_GPIO_WritePin>
	W25qxx_Delay(100);
 8003afa:	2064      	movs	r0, #100	; 0x64
 8003afc:	f007 ff05 	bl	800b90a <osDelay>
	uint32_t id;
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx Init Begin...\r\n");
 8003b00:	4887      	ldr	r0, [pc, #540]	; (8003d20 <W25qxx_Init+0x250>)
 8003b02:	f00b fe55 	bl	800f7b0 <puts>
#endif
	id = W25qxx_ReadID();
 8003b06:	f7ff fef1 	bl	80038ec <W25qxx_ReadID>
 8003b0a:	6078      	str	r0, [r7, #4]

#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ID:0x%X\r\n", id);
 8003b0c:	6879      	ldr	r1, [r7, #4]
 8003b0e:	4885      	ldr	r0, [pc, #532]	; (8003d24 <W25qxx_Init+0x254>)
 8003b10:	f00b fdc8 	bl	800f6a4 <iprintf>
#endif
	switch (id & 0x000000FF)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	b2db      	uxtb	r3, r3
 8003b18:	3b11      	subs	r3, #17
 8003b1a:	2b0f      	cmp	r3, #15
 8003b1c:	f200 808b 	bhi.w	8003c36 <W25qxx_Init+0x166>
 8003b20:	a201      	add	r2, pc, #4	; (adr r2, 8003b28 <W25qxx_Init+0x58>)
 8003b22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b26:	bf00      	nop
 8003b28:	08003c23 	.word	0x08003c23
 8003b2c:	08003c0f 	.word	0x08003c0f
 8003b30:	08003bfb 	.word	0x08003bfb
 8003b34:	08003be7 	.word	0x08003be7
 8003b38:	08003bd3 	.word	0x08003bd3
 8003b3c:	08003bbf 	.word	0x08003bbf
 8003b40:	08003bab 	.word	0x08003bab
 8003b44:	08003b95 	.word	0x08003b95
 8003b48:	08003b7f 	.word	0x08003b7f
 8003b4c:	08003c37 	.word	0x08003c37
 8003b50:	08003c37 	.word	0x08003c37
 8003b54:	08003c37 	.word	0x08003c37
 8003b58:	08003c37 	.word	0x08003c37
 8003b5c:	08003c37 	.word	0x08003c37
 8003b60:	08003c37 	.word	0x08003c37
 8003b64:	08003b69 	.word	0x08003b69
	{
	case 0x20: // 	w25q512
		w25qxx.ID = W25Q512;
 8003b68:	4b6b      	ldr	r3, [pc, #428]	; (8003d18 <W25qxx_Init+0x248>)
 8003b6a:	220a      	movs	r2, #10
 8003b6c:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 1024;
 8003b6e:	4b6a      	ldr	r3, [pc, #424]	; (8003d18 <W25qxx_Init+0x248>)
 8003b70:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003b74:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q512\r\n");
 8003b76:	486c      	ldr	r0, [pc, #432]	; (8003d28 <W25qxx_Init+0x258>)
 8003b78:	f00b fe1a 	bl	800f7b0 <puts>
#endif
		break;
 8003b7c:	e064      	b.n	8003c48 <W25qxx_Init+0x178>
	case 0x19: // 	w25q256
		w25qxx.ID = W25Q256;
 8003b7e:	4b66      	ldr	r3, [pc, #408]	; (8003d18 <W25qxx_Init+0x248>)
 8003b80:	2209      	movs	r2, #9
 8003b82:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 512;
 8003b84:	4b64      	ldr	r3, [pc, #400]	; (8003d18 <W25qxx_Init+0x248>)
 8003b86:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003b8a:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q256\r\n");
 8003b8c:	4867      	ldr	r0, [pc, #412]	; (8003d2c <W25qxx_Init+0x25c>)
 8003b8e:	f00b fe0f 	bl	800f7b0 <puts>
#endif
		break;
 8003b92:	e059      	b.n	8003c48 <W25qxx_Init+0x178>
	case 0x18: // 	w25q128
		w25qxx.ID = W25Q128;
 8003b94:	4b60      	ldr	r3, [pc, #384]	; (8003d18 <W25qxx_Init+0x248>)
 8003b96:	2208      	movs	r2, #8
 8003b98:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 256;
 8003b9a:	4b5f      	ldr	r3, [pc, #380]	; (8003d18 <W25qxx_Init+0x248>)
 8003b9c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003ba0:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q128\r\n");
 8003ba2:	4863      	ldr	r0, [pc, #396]	; (8003d30 <W25qxx_Init+0x260>)
 8003ba4:	f00b fe04 	bl	800f7b0 <puts>
#endif
		break;
 8003ba8:	e04e      	b.n	8003c48 <W25qxx_Init+0x178>
	case 0x17: //	w25q64
		w25qxx.ID = W25Q64;
 8003baa:	4b5b      	ldr	r3, [pc, #364]	; (8003d18 <W25qxx_Init+0x248>)
 8003bac:	2207      	movs	r2, #7
 8003bae:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 128;
 8003bb0:	4b59      	ldr	r3, [pc, #356]	; (8003d18 <W25qxx_Init+0x248>)
 8003bb2:	2280      	movs	r2, #128	; 0x80
 8003bb4:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q64\r\n");
 8003bb6:	485f      	ldr	r0, [pc, #380]	; (8003d34 <W25qxx_Init+0x264>)
 8003bb8:	f00b fdfa 	bl	800f7b0 <puts>
#endif
		break;
 8003bbc:	e044      	b.n	8003c48 <W25qxx_Init+0x178>
	case 0x16: //	w25q32
		w25qxx.ID = W25Q32;
 8003bbe:	4b56      	ldr	r3, [pc, #344]	; (8003d18 <W25qxx_Init+0x248>)
 8003bc0:	2206      	movs	r2, #6
 8003bc2:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 64;
 8003bc4:	4b54      	ldr	r3, [pc, #336]	; (8003d18 <W25qxx_Init+0x248>)
 8003bc6:	2240      	movs	r2, #64	; 0x40
 8003bc8:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q32\r\n");
 8003bca:	485b      	ldr	r0, [pc, #364]	; (8003d38 <W25qxx_Init+0x268>)
 8003bcc:	f00b fdf0 	bl	800f7b0 <puts>
#endif
		break;
 8003bd0:	e03a      	b.n	8003c48 <W25qxx_Init+0x178>
	case 0x15: //	w25q16
		w25qxx.ID = W25Q16;
 8003bd2:	4b51      	ldr	r3, [pc, #324]	; (8003d18 <W25qxx_Init+0x248>)
 8003bd4:	2205      	movs	r2, #5
 8003bd6:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 32;
 8003bd8:	4b4f      	ldr	r3, [pc, #316]	; (8003d18 <W25qxx_Init+0x248>)
 8003bda:	2220      	movs	r2, #32
 8003bdc:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q16\r\n");
 8003bde:	4857      	ldr	r0, [pc, #348]	; (8003d3c <W25qxx_Init+0x26c>)
 8003be0:	f00b fde6 	bl	800f7b0 <puts>
#endif
		break;
 8003be4:	e030      	b.n	8003c48 <W25qxx_Init+0x178>
	case 0x14: //	w25q80
		w25qxx.ID = W25Q80;
 8003be6:	4b4c      	ldr	r3, [pc, #304]	; (8003d18 <W25qxx_Init+0x248>)
 8003be8:	2204      	movs	r2, #4
 8003bea:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 16;
 8003bec:	4b4a      	ldr	r3, [pc, #296]	; (8003d18 <W25qxx_Init+0x248>)
 8003bee:	2210      	movs	r2, #16
 8003bf0:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q80\r\n");
 8003bf2:	4853      	ldr	r0, [pc, #332]	; (8003d40 <W25qxx_Init+0x270>)
 8003bf4:	f00b fddc 	bl	800f7b0 <puts>
#endif
		break;
 8003bf8:	e026      	b.n	8003c48 <W25qxx_Init+0x178>
	case 0x13: //	w25q40
		w25qxx.ID = W25Q40;
 8003bfa:	4b47      	ldr	r3, [pc, #284]	; (8003d18 <W25qxx_Init+0x248>)
 8003bfc:	2203      	movs	r2, #3
 8003bfe:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 8;
 8003c00:	4b45      	ldr	r3, [pc, #276]	; (8003d18 <W25qxx_Init+0x248>)
 8003c02:	2208      	movs	r2, #8
 8003c04:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q40\r\n");
 8003c06:	484f      	ldr	r0, [pc, #316]	; (8003d44 <W25qxx_Init+0x274>)
 8003c08:	f00b fdd2 	bl	800f7b0 <puts>
#endif
		break;
 8003c0c:	e01c      	b.n	8003c48 <W25qxx_Init+0x178>
	case 0x12: //	w25q20
		w25qxx.ID = W25Q20;
 8003c0e:	4b42      	ldr	r3, [pc, #264]	; (8003d18 <W25qxx_Init+0x248>)
 8003c10:	2202      	movs	r2, #2
 8003c12:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 4;
 8003c14:	4b40      	ldr	r3, [pc, #256]	; (8003d18 <W25qxx_Init+0x248>)
 8003c16:	2204      	movs	r2, #4
 8003c18:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q20\r\n");
 8003c1a:	484b      	ldr	r0, [pc, #300]	; (8003d48 <W25qxx_Init+0x278>)
 8003c1c:	f00b fdc8 	bl	800f7b0 <puts>
#endif
		break;
 8003c20:	e012      	b.n	8003c48 <W25qxx_Init+0x178>
	case 0x11: //	w25q10
		w25qxx.ID = W25Q10;
 8003c22:	4b3d      	ldr	r3, [pc, #244]	; (8003d18 <W25qxx_Init+0x248>)
 8003c24:	2201      	movs	r2, #1
 8003c26:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 2;
 8003c28:	4b3b      	ldr	r3, [pc, #236]	; (8003d18 <W25qxx_Init+0x248>)
 8003c2a:	2202      	movs	r2, #2
 8003c2c:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q10\r\n");
 8003c2e:	4847      	ldr	r0, [pc, #284]	; (8003d4c <W25qxx_Init+0x27c>)
 8003c30:	f00b fdbe 	bl	800f7b0 <puts>
#endif
		break;
 8003c34:	e008      	b.n	8003c48 <W25qxx_Init+0x178>
	default:
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Unknown ID\r\n");
 8003c36:	4846      	ldr	r0, [pc, #280]	; (8003d50 <W25qxx_Init+0x280>)
 8003c38:	f00b fdba 	bl	800f7b0 <puts>
#endif
		w25qxx.Lock = 0;
 8003c3c:	4b36      	ldr	r3, [pc, #216]	; (8003d18 <W25qxx_Init+0x248>)
 8003c3e:	2200      	movs	r2, #0
 8003c40:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
		return false;
 8003c44:	2300      	movs	r3, #0
 8003c46:	e063      	b.n	8003d10 <W25qxx_Init+0x240>
	}
	w25qxx.PageSize = 256;
 8003c48:	4b33      	ldr	r3, [pc, #204]	; (8003d18 <W25qxx_Init+0x248>)
 8003c4a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003c4e:	815a      	strh	r2, [r3, #10]
	w25qxx.SectorSize = 0x1000;
 8003c50:	4b31      	ldr	r3, [pc, #196]	; (8003d18 <W25qxx_Init+0x248>)
 8003c52:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003c56:	611a      	str	r2, [r3, #16]
	w25qxx.SectorCount = w25qxx.BlockCount * 16;
 8003c58:	4b2f      	ldr	r3, [pc, #188]	; (8003d18 <W25qxx_Init+0x248>)
 8003c5a:	69db      	ldr	r3, [r3, #28]
 8003c5c:	011b      	lsls	r3, r3, #4
 8003c5e:	4a2e      	ldr	r2, [pc, #184]	; (8003d18 <W25qxx_Init+0x248>)
 8003c60:	6153      	str	r3, [r2, #20]
	w25qxx.PageCount = (w25qxx.SectorCount * w25qxx.SectorSize) / w25qxx.PageSize;
 8003c62:	4b2d      	ldr	r3, [pc, #180]	; (8003d18 <W25qxx_Init+0x248>)
 8003c64:	695b      	ldr	r3, [r3, #20]
 8003c66:	4a2c      	ldr	r2, [pc, #176]	; (8003d18 <W25qxx_Init+0x248>)
 8003c68:	6912      	ldr	r2, [r2, #16]
 8003c6a:	fb02 f303 	mul.w	r3, r2, r3
 8003c6e:	4a2a      	ldr	r2, [pc, #168]	; (8003d18 <W25qxx_Init+0x248>)
 8003c70:	8952      	ldrh	r2, [r2, #10]
 8003c72:	fbb3 f3f2 	udiv	r3, r3, r2
 8003c76:	4a28      	ldr	r2, [pc, #160]	; (8003d18 <W25qxx_Init+0x248>)
 8003c78:	60d3      	str	r3, [r2, #12]
	w25qxx.BlockSize = w25qxx.SectorSize * 16;
 8003c7a:	4b27      	ldr	r3, [pc, #156]	; (8003d18 <W25qxx_Init+0x248>)
 8003c7c:	691b      	ldr	r3, [r3, #16]
 8003c7e:	011b      	lsls	r3, r3, #4
 8003c80:	4a25      	ldr	r2, [pc, #148]	; (8003d18 <W25qxx_Init+0x248>)
 8003c82:	6193      	str	r3, [r2, #24]
	w25qxx.CapacityInKiloByte = (w25qxx.SectorCount * w25qxx.SectorSize) / 1024;
 8003c84:	4b24      	ldr	r3, [pc, #144]	; (8003d18 <W25qxx_Init+0x248>)
 8003c86:	695b      	ldr	r3, [r3, #20]
 8003c88:	4a23      	ldr	r2, [pc, #140]	; (8003d18 <W25qxx_Init+0x248>)
 8003c8a:	6912      	ldr	r2, [r2, #16]
 8003c8c:	fb02 f303 	mul.w	r3, r2, r3
 8003c90:	0a9b      	lsrs	r3, r3, #10
 8003c92:	4a21      	ldr	r2, [pc, #132]	; (8003d18 <W25qxx_Init+0x248>)
 8003c94:	6213      	str	r3, [r2, #32]
	W25qxx_ReadUniqID();
 8003c96:	f7ff fe5f 	bl	8003958 <W25qxx_ReadUniqID>
	W25qxx_ReadStatusRegister(1);
 8003c9a:	2001      	movs	r0, #1
 8003c9c:	f7ff fea8 	bl	80039f0 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(2);
 8003ca0:	2002      	movs	r0, #2
 8003ca2:	f7ff fea5 	bl	80039f0 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(3);
 8003ca6:	2003      	movs	r0, #3
 8003ca8:	f7ff fea2 	bl	80039f0 <W25qxx_ReadStatusRegister>
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx Page Size: %d Bytes\r\n", w25qxx.PageSize);
 8003cac:	4b1a      	ldr	r3, [pc, #104]	; (8003d18 <W25qxx_Init+0x248>)
 8003cae:	895b      	ldrh	r3, [r3, #10]
 8003cb0:	4619      	mov	r1, r3
 8003cb2:	4828      	ldr	r0, [pc, #160]	; (8003d54 <W25qxx_Init+0x284>)
 8003cb4:	f00b fcf6 	bl	800f6a4 <iprintf>
	printf("w25qxx Page Count: %d\r\n", w25qxx.PageCount);
 8003cb8:	4b17      	ldr	r3, [pc, #92]	; (8003d18 <W25qxx_Init+0x248>)
 8003cba:	68db      	ldr	r3, [r3, #12]
 8003cbc:	4619      	mov	r1, r3
 8003cbe:	4826      	ldr	r0, [pc, #152]	; (8003d58 <W25qxx_Init+0x288>)
 8003cc0:	f00b fcf0 	bl	800f6a4 <iprintf>
	printf("w25qxx Sector Size: %d Bytes\r\n", w25qxx.SectorSize);
 8003cc4:	4b14      	ldr	r3, [pc, #80]	; (8003d18 <W25qxx_Init+0x248>)
 8003cc6:	691b      	ldr	r3, [r3, #16]
 8003cc8:	4619      	mov	r1, r3
 8003cca:	4824      	ldr	r0, [pc, #144]	; (8003d5c <W25qxx_Init+0x28c>)
 8003ccc:	f00b fcea 	bl	800f6a4 <iprintf>
	printf("w25qxx Sector Count: %d\r\n", w25qxx.SectorCount);
 8003cd0:	4b11      	ldr	r3, [pc, #68]	; (8003d18 <W25qxx_Init+0x248>)
 8003cd2:	695b      	ldr	r3, [r3, #20]
 8003cd4:	4619      	mov	r1, r3
 8003cd6:	4822      	ldr	r0, [pc, #136]	; (8003d60 <W25qxx_Init+0x290>)
 8003cd8:	f00b fce4 	bl	800f6a4 <iprintf>
	printf("w25qxx Block Size: %d Bytes\r\n", w25qxx.BlockSize);
 8003cdc:	4b0e      	ldr	r3, [pc, #56]	; (8003d18 <W25qxx_Init+0x248>)
 8003cde:	699b      	ldr	r3, [r3, #24]
 8003ce0:	4619      	mov	r1, r3
 8003ce2:	4820      	ldr	r0, [pc, #128]	; (8003d64 <W25qxx_Init+0x294>)
 8003ce4:	f00b fcde 	bl	800f6a4 <iprintf>
	printf("w25qxx Block Count: %d\r\n", w25qxx.BlockCount);
 8003ce8:	4b0b      	ldr	r3, [pc, #44]	; (8003d18 <W25qxx_Init+0x248>)
 8003cea:	69db      	ldr	r3, [r3, #28]
 8003cec:	4619      	mov	r1, r3
 8003cee:	481e      	ldr	r0, [pc, #120]	; (8003d68 <W25qxx_Init+0x298>)
 8003cf0:	f00b fcd8 	bl	800f6a4 <iprintf>
	printf("w25qxx Capacity: %d KiloBytes\r\n", w25qxx.CapacityInKiloByte);
 8003cf4:	4b08      	ldr	r3, [pc, #32]	; (8003d18 <W25qxx_Init+0x248>)
 8003cf6:	6a1b      	ldr	r3, [r3, #32]
 8003cf8:	4619      	mov	r1, r3
 8003cfa:	481c      	ldr	r0, [pc, #112]	; (8003d6c <W25qxx_Init+0x29c>)
 8003cfc:	f00b fcd2 	bl	800f6a4 <iprintf>
	printf("w25qxx Init Done\r\n");
 8003d00:	481b      	ldr	r0, [pc, #108]	; (8003d70 <W25qxx_Init+0x2a0>)
 8003d02:	f00b fd55 	bl	800f7b0 <puts>
#endif
	w25qxx.Lock = 0;
 8003d06:	4b04      	ldr	r3, [pc, #16]	; (8003d18 <W25qxx_Init+0x248>)
 8003d08:	2200      	movs	r2, #0
 8003d0a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	return true;
 8003d0e:	2301      	movs	r3, #1
}
 8003d10:	4618      	mov	r0, r3
 8003d12:	3708      	adds	r7, #8
 8003d14:	46bd      	mov	sp, r7
 8003d16:	bd80      	pop	{r7, pc}
 8003d18:	200056e8 	.word	0x200056e8
 8003d1c:	40020c00 	.word	0x40020c00
 8003d20:	08013c20 	.word	0x08013c20
 8003d24:	08013c38 	.word	0x08013c38
 8003d28:	08013c4c 	.word	0x08013c4c
 8003d2c:	08013c64 	.word	0x08013c64
 8003d30:	08013c7c 	.word	0x08013c7c
 8003d34:	08013c94 	.word	0x08013c94
 8003d38:	08013cac 	.word	0x08013cac
 8003d3c:	08013cc4 	.word	0x08013cc4
 8003d40:	08013cdc 	.word	0x08013cdc
 8003d44:	08013cf4 	.word	0x08013cf4
 8003d48:	08013d0c 	.word	0x08013d0c
 8003d4c:	08013d24 	.word	0x08013d24
 8003d50:	08013d3c 	.word	0x08013d3c
 8003d54:	08013d50 	.word	0x08013d50
 8003d58:	08013d70 	.word	0x08013d70
 8003d5c:	08013d88 	.word	0x08013d88
 8003d60:	08013da8 	.word	0x08013da8
 8003d64:	08013dc4 	.word	0x08013dc4
 8003d68:	08013de4 	.word	0x08013de4
 8003d6c:	08013e00 	.word	0x08013e00
 8003d70:	08013e20 	.word	0x08013e20

08003d74 <W25qxx_EraseSector>:
	W25qxx_Delay(10);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_EraseSector(uint32_t SectorAddr)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b084      	sub	sp, #16
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
	while (w25qxx.Lock == 1)
 8003d7c:	e002      	b.n	8003d84 <W25qxx_EraseSector+0x10>
		W25qxx_Delay(1);
 8003d7e:	2001      	movs	r0, #1
 8003d80:	f007 fdc3 	bl	800b90a <osDelay>
	while (w25qxx.Lock == 1)
 8003d84:	4b2d      	ldr	r3, [pc, #180]	; (8003e3c <W25qxx_EraseSector+0xc8>)
 8003d86:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8003d8a:	2b01      	cmp	r3, #1
 8003d8c:	d0f7      	beq.n	8003d7e <W25qxx_EraseSector+0xa>
	w25qxx.Lock = 1;
 8003d8e:	4b2b      	ldr	r3, [pc, #172]	; (8003e3c <W25qxx_EraseSector+0xc8>)
 8003d90:	2201      	movs	r2, #1
 8003d92:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
#if (_W25QXX_DEBUG == 1)
	uint32_t StartTime = HAL_GetTick();
 8003d96:	f001 fe2b 	bl	80059f0 <HAL_GetTick>
 8003d9a:	60f8      	str	r0, [r7, #12]
	printf("w25qxx EraseSector %d Begin...\r\n", SectorAddr);
 8003d9c:	6879      	ldr	r1, [r7, #4]
 8003d9e:	4828      	ldr	r0, [pc, #160]	; (8003e40 <W25qxx_EraseSector+0xcc>)
 8003da0:	f00b fc80 	bl	800f6a4 <iprintf>
#endif
	W25qxx_WaitForWriteEnd();
 8003da4:	f7ff fe6a 	bl	8003a7c <W25qxx_WaitForWriteEnd>
	SectorAddr = SectorAddr * w25qxx.SectorSize;
 8003da8:	4b24      	ldr	r3, [pc, #144]	; (8003e3c <W25qxx_EraseSector+0xc8>)
 8003daa:	691a      	ldr	r2, [r3, #16]
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	fb02 f303 	mul.w	r3, r2, r3
 8003db2:	607b      	str	r3, [r7, #4]
	W25qxx_WriteEnable();
 8003db4:	f7ff fe06 	bl	80039c4 <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8003db8:	2200      	movs	r2, #0
 8003dba:	2140      	movs	r1, #64	; 0x40
 8003dbc:	4821      	ldr	r0, [pc, #132]	; (8003e44 <W25qxx_EraseSector+0xd0>)
 8003dbe:	f002 fb91 	bl	80064e4 <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 8003dc2:	4b1e      	ldr	r3, [pc, #120]	; (8003e3c <W25qxx_EraseSector+0xc8>)
 8003dc4:	781b      	ldrb	r3, [r3, #0]
 8003dc6:	2b08      	cmp	r3, #8
 8003dc8:	d909      	bls.n	8003dde <W25qxx_EraseSector+0x6a>
	{
		W25qxx_Spi(0x21);
 8003dca:	2021      	movs	r0, #33	; 0x21
 8003dcc:	f7ff fd78 	bl	80038c0 <W25qxx_Spi>
		W25qxx_Spi((SectorAddr & 0xFF000000) >> 24);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	0e1b      	lsrs	r3, r3, #24
 8003dd4:	b2db      	uxtb	r3, r3
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	f7ff fd72 	bl	80038c0 <W25qxx_Spi>
 8003ddc:	e002      	b.n	8003de4 <W25qxx_EraseSector+0x70>
	}
	else
	{
		W25qxx_Spi(0x20);
 8003dde:	2020      	movs	r0, #32
 8003de0:	f7ff fd6e 	bl	80038c0 <W25qxx_Spi>
	}
	W25qxx_Spi((SectorAddr & 0xFF0000) >> 16);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	0c1b      	lsrs	r3, r3, #16
 8003de8:	b2db      	uxtb	r3, r3
 8003dea:	4618      	mov	r0, r3
 8003dec:	f7ff fd68 	bl	80038c0 <W25qxx_Spi>
	W25qxx_Spi((SectorAddr & 0xFF00) >> 8);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	0a1b      	lsrs	r3, r3, #8
 8003df4:	b2db      	uxtb	r3, r3
 8003df6:	4618      	mov	r0, r3
 8003df8:	f7ff fd62 	bl	80038c0 <W25qxx_Spi>
	W25qxx_Spi(SectorAddr & 0xFF);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	b2db      	uxtb	r3, r3
 8003e00:	4618      	mov	r0, r3
 8003e02:	f7ff fd5d 	bl	80038c0 <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003e06:	2201      	movs	r2, #1
 8003e08:	2140      	movs	r1, #64	; 0x40
 8003e0a:	480e      	ldr	r0, [pc, #56]	; (8003e44 <W25qxx_EraseSector+0xd0>)
 8003e0c:	f002 fb6a 	bl	80064e4 <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 8003e10:	f7ff fe34 	bl	8003a7c <W25qxx_WaitForWriteEnd>
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx EraseSector done after %d ms\r\n", HAL_GetTick() - StartTime);
 8003e14:	f001 fdec 	bl	80059f0 <HAL_GetTick>
 8003e18:	4602      	mov	r2, r0
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	1ad3      	subs	r3, r2, r3
 8003e1e:	4619      	mov	r1, r3
 8003e20:	4809      	ldr	r0, [pc, #36]	; (8003e48 <W25qxx_EraseSector+0xd4>)
 8003e22:	f00b fc3f 	bl	800f6a4 <iprintf>
#endif
	W25qxx_Delay(1);
 8003e26:	2001      	movs	r0, #1
 8003e28:	f007 fd6f 	bl	800b90a <osDelay>
	w25qxx.Lock = 0;
 8003e2c:	4b03      	ldr	r3, [pc, #12]	; (8003e3c <W25qxx_EraseSector+0xc8>)
 8003e2e:	2200      	movs	r2, #0
 8003e30:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8003e34:	bf00      	nop
 8003e36:	3710      	adds	r7, #16
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bd80      	pop	{r7, pc}
 8003e3c:	200056e8 	.word	0x200056e8
 8003e40:	08013e78 	.word	0x08013e78
 8003e44:	40020c00 	.word	0x40020c00
 8003e48:	08013e9c 	.word	0x08013e9c

08003e4c <W25qxx_SectorToPage>:
{
	return ((SectorAddress * w25qxx.SectorSize) / w25qxx.BlockSize);
}
//###################################################################################################################
uint32_t W25qxx_SectorToPage(uint32_t SectorAddress)
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	b083      	sub	sp, #12
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
	return (SectorAddress * w25qxx.SectorSize) / w25qxx.PageSize;
 8003e54:	4b07      	ldr	r3, [pc, #28]	; (8003e74 <W25qxx_SectorToPage+0x28>)
 8003e56:	691b      	ldr	r3, [r3, #16]
 8003e58:	687a      	ldr	r2, [r7, #4]
 8003e5a:	fb02 f303 	mul.w	r3, r2, r3
 8003e5e:	4a05      	ldr	r2, [pc, #20]	; (8003e74 <W25qxx_SectorToPage+0x28>)
 8003e60:	8952      	ldrh	r2, [r2, #10]
 8003e62:	fbb3 f3f2 	udiv	r3, r3, r2
}
 8003e66:	4618      	mov	r0, r3
 8003e68:	370c      	adds	r7, #12
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e70:	4770      	bx	lr
 8003e72:	bf00      	nop
 8003e74:	200056e8 	.word	0x200056e8

08003e78 <W25qxx_WritePage>:
#endif
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_WritePage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_PageSize)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b086      	sub	sp, #24
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	60f8      	str	r0, [r7, #12]
 8003e80:	60b9      	str	r1, [r7, #8]
 8003e82:	607a      	str	r2, [r7, #4]
 8003e84:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 8003e86:	e002      	b.n	8003e8e <W25qxx_WritePage+0x16>
		W25qxx_Delay(1);
 8003e88:	2001      	movs	r0, #1
 8003e8a:	f007 fd3e 	bl	800b90a <osDelay>
	while (w25qxx.Lock == 1)
 8003e8e:	4b57      	ldr	r3, [pc, #348]	; (8003fec <W25qxx_WritePage+0x174>)
 8003e90:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8003e94:	2b01      	cmp	r3, #1
 8003e96:	d0f7      	beq.n	8003e88 <W25qxx_WritePage+0x10>
	w25qxx.Lock = 1;
 8003e98:	4b54      	ldr	r3, [pc, #336]	; (8003fec <W25qxx_WritePage+0x174>)
 8003e9a:	2201      	movs	r2, #1
 8003e9c:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if (((NumByteToWrite_up_to_PageSize + OffsetInByte) > w25qxx.PageSize) || (NumByteToWrite_up_to_PageSize == 0))
 8003ea0:	683a      	ldr	r2, [r7, #0]
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	4413      	add	r3, r2
 8003ea6:	4a51      	ldr	r2, [pc, #324]	; (8003fec <W25qxx_WritePage+0x174>)
 8003ea8:	8952      	ldrh	r2, [r2, #10]
 8003eaa:	4293      	cmp	r3, r2
 8003eac:	d802      	bhi.n	8003eb4 <W25qxx_WritePage+0x3c>
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d105      	bne.n	8003ec0 <W25qxx_WritePage+0x48>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8003eb4:	4b4d      	ldr	r3, [pc, #308]	; (8003fec <W25qxx_WritePage+0x174>)
 8003eb6:	895b      	ldrh	r3, [r3, #10]
 8003eb8:	461a      	mov	r2, r3
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	1ad3      	subs	r3, r2, r3
 8003ebe:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToWrite_up_to_PageSize) > w25qxx.PageSize)
 8003ec0:	687a      	ldr	r2, [r7, #4]
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	4413      	add	r3, r2
 8003ec6:	4a49      	ldr	r2, [pc, #292]	; (8003fec <W25qxx_WritePage+0x174>)
 8003ec8:	8952      	ldrh	r2, [r2, #10]
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d905      	bls.n	8003eda <W25qxx_WritePage+0x62>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8003ece:	4b47      	ldr	r3, [pc, #284]	; (8003fec <W25qxx_WritePage+0x174>)
 8003ed0:	895b      	ldrh	r3, [r3, #10]
 8003ed2:	461a      	mov	r2, r3
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	1ad3      	subs	r3, r2, r3
 8003ed8:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx WritePage:%d, Offset:%d ,Writes %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToWrite_up_to_PageSize);
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	687a      	ldr	r2, [r7, #4]
 8003ede:	68b9      	ldr	r1, [r7, #8]
 8003ee0:	4843      	ldr	r0, [pc, #268]	; (8003ff0 <W25qxx_WritePage+0x178>)
 8003ee2:	f00b fbdf 	bl	800f6a4 <iprintf>
	W25qxx_Delay(100);
 8003ee6:	2064      	movs	r0, #100	; 0x64
 8003ee8:	f007 fd0f 	bl	800b90a <osDelay>
	uint32_t StartTime = HAL_GetTick();
 8003eec:	f001 fd80 	bl	80059f0 <HAL_GetTick>
 8003ef0:	6138      	str	r0, [r7, #16]
#endif
	W25qxx_WaitForWriteEnd();
 8003ef2:	f7ff fdc3 	bl	8003a7c <W25qxx_WaitForWriteEnd>
	W25qxx_WriteEnable();
 8003ef6:	f7ff fd65 	bl	80039c4 <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8003efa:	2200      	movs	r2, #0
 8003efc:	2140      	movs	r1, #64	; 0x40
 8003efe:	483d      	ldr	r0, [pc, #244]	; (8003ff4 <W25qxx_WritePage+0x17c>)
 8003f00:	f002 faf0 	bl	80064e4 <HAL_GPIO_WritePin>
	Page_Address = (Page_Address * w25qxx.PageSize) + OffsetInByte;
 8003f04:	4b39      	ldr	r3, [pc, #228]	; (8003fec <W25qxx_WritePage+0x174>)
 8003f06:	895b      	ldrh	r3, [r3, #10]
 8003f08:	461a      	mov	r2, r3
 8003f0a:	68bb      	ldr	r3, [r7, #8]
 8003f0c:	fb03 f302 	mul.w	r3, r3, r2
 8003f10:	687a      	ldr	r2, [r7, #4]
 8003f12:	4413      	add	r3, r2
 8003f14:	60bb      	str	r3, [r7, #8]
	if (w25qxx.ID >= W25Q256)
 8003f16:	4b35      	ldr	r3, [pc, #212]	; (8003fec <W25qxx_WritePage+0x174>)
 8003f18:	781b      	ldrb	r3, [r3, #0]
 8003f1a:	2b08      	cmp	r3, #8
 8003f1c:	d909      	bls.n	8003f32 <W25qxx_WritePage+0xba>
	{
		W25qxx_Spi(0x12);
 8003f1e:	2012      	movs	r0, #18
 8003f20:	f7ff fcce 	bl	80038c0 <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 8003f24:	68bb      	ldr	r3, [r7, #8]
 8003f26:	0e1b      	lsrs	r3, r3, #24
 8003f28:	b2db      	uxtb	r3, r3
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	f7ff fcc8 	bl	80038c0 <W25qxx_Spi>
 8003f30:	e002      	b.n	8003f38 <W25qxx_WritePage+0xc0>
	}
	else
	{
		W25qxx_Spi(0x02);
 8003f32:	2002      	movs	r0, #2
 8003f34:	f7ff fcc4 	bl	80038c0 <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 8003f38:	68bb      	ldr	r3, [r7, #8]
 8003f3a:	0c1b      	lsrs	r3, r3, #16
 8003f3c:	b2db      	uxtb	r3, r3
 8003f3e:	4618      	mov	r0, r3
 8003f40:	f7ff fcbe 	bl	80038c0 <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 8003f44:	68bb      	ldr	r3, [r7, #8]
 8003f46:	0a1b      	lsrs	r3, r3, #8
 8003f48:	b2db      	uxtb	r3, r3
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	f7ff fcb8 	bl	80038c0 <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 8003f50:	68bb      	ldr	r3, [r7, #8]
 8003f52:	b2db      	uxtb	r3, r3
 8003f54:	4618      	mov	r0, r3
 8003f56:	f7ff fcb3 	bl	80038c0 <W25qxx_Spi>
	HAL_SPI_Transmit(&_W25QXX_SPI, pBuffer, NumByteToWrite_up_to_PageSize, 100);
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	b29a      	uxth	r2, r3
 8003f5e:	2364      	movs	r3, #100	; 0x64
 8003f60:	68f9      	ldr	r1, [r7, #12]
 8003f62:	4825      	ldr	r0, [pc, #148]	; (8003ff8 <W25qxx_WritePage+0x180>)
 8003f64:	f004 ffe3 	bl	8008f2e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003f68:	2201      	movs	r2, #1
 8003f6a:	2140      	movs	r1, #64	; 0x40
 8003f6c:	4821      	ldr	r0, [pc, #132]	; (8003ff4 <W25qxx_WritePage+0x17c>)
 8003f6e:	f002 fab9 	bl	80064e4 <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 8003f72:	f7ff fd83 	bl	8003a7c <W25qxx_WaitForWriteEnd>
#if (_W25QXX_DEBUG == 1)
	StartTime = HAL_GetTick() - StartTime;
 8003f76:	f001 fd3b 	bl	80059f0 <HAL_GetTick>
 8003f7a:	4602      	mov	r2, r0
 8003f7c:	693b      	ldr	r3, [r7, #16]
 8003f7e:	1ad3      	subs	r3, r2, r3
 8003f80:	613b      	str	r3, [r7, #16]
	for (uint32_t i = 0; i < NumByteToWrite_up_to_PageSize; i++)
 8003f82:	2300      	movs	r3, #0
 8003f84:	617b      	str	r3, [r7, #20]
 8003f86:	e018      	b.n	8003fba <W25qxx_WritePage+0x142>
	{
		if ((i % 8 == 0) && (i > 2))
 8003f88:	697b      	ldr	r3, [r7, #20]
 8003f8a:	f003 0307 	and.w	r3, r3, #7
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d108      	bne.n	8003fa4 <W25qxx_WritePage+0x12c>
 8003f92:	697b      	ldr	r3, [r7, #20]
 8003f94:	2b02      	cmp	r3, #2
 8003f96:	d905      	bls.n	8003fa4 <W25qxx_WritePage+0x12c>
		{
			printf("\r\n");
 8003f98:	4818      	ldr	r0, [pc, #96]	; (8003ffc <W25qxx_WritePage+0x184>)
 8003f9a:	f00b fc09 	bl	800f7b0 <puts>
			W25qxx_Delay(10);
 8003f9e:	200a      	movs	r0, #10
 8003fa0:	f007 fcb3 	bl	800b90a <osDelay>
		}
		printf("0x%02X,", pBuffer[i]);
 8003fa4:	68fa      	ldr	r2, [r7, #12]
 8003fa6:	697b      	ldr	r3, [r7, #20]
 8003fa8:	4413      	add	r3, r2
 8003faa:	781b      	ldrb	r3, [r3, #0]
 8003fac:	4619      	mov	r1, r3
 8003fae:	4814      	ldr	r0, [pc, #80]	; (8004000 <W25qxx_WritePage+0x188>)
 8003fb0:	f00b fb78 	bl	800f6a4 <iprintf>
	for (uint32_t i = 0; i < NumByteToWrite_up_to_PageSize; i++)
 8003fb4:	697b      	ldr	r3, [r7, #20]
 8003fb6:	3301      	adds	r3, #1
 8003fb8:	617b      	str	r3, [r7, #20]
 8003fba:	697a      	ldr	r2, [r7, #20]
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	429a      	cmp	r2, r3
 8003fc0:	d3e2      	bcc.n	8003f88 <W25qxx_WritePage+0x110>
	}
	printf("\r\n");
 8003fc2:	480e      	ldr	r0, [pc, #56]	; (8003ffc <W25qxx_WritePage+0x184>)
 8003fc4:	f00b fbf4 	bl	800f7b0 <puts>
	printf("w25qxx WritePage done after %d ms\r\n", StartTime);
 8003fc8:	6939      	ldr	r1, [r7, #16]
 8003fca:	480e      	ldr	r0, [pc, #56]	; (8004004 <W25qxx_WritePage+0x18c>)
 8003fcc:	f00b fb6a 	bl	800f6a4 <iprintf>
	W25qxx_Delay(100);
 8003fd0:	2064      	movs	r0, #100	; 0x64
 8003fd2:	f007 fc9a 	bl	800b90a <osDelay>
#endif
	W25qxx_Delay(1);
 8003fd6:	2001      	movs	r0, #1
 8003fd8:	f007 fc97 	bl	800b90a <osDelay>
	w25qxx.Lock = 0;
 8003fdc:	4b03      	ldr	r3, [pc, #12]	; (8003fec <W25qxx_WritePage+0x174>)
 8003fde:	2200      	movs	r2, #0
 8003fe0:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8003fe4:	bf00      	nop
 8003fe6:	3718      	adds	r7, #24
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	bd80      	pop	{r7, pc}
 8003fec:	200056e8 	.word	0x200056e8
 8003ff0:	08014100 	.word	0x08014100
 8003ff4:	40020c00 	.word	0x40020c00
 8003ff8:	20004ff4 	.word	0x20004ff4
 8003ffc:	0801413c 	.word	0x0801413c
 8004000:	08014140 	.word	0x08014140
 8004004:	08014148 	.word	0x08014148

08004008 <W25qxx_WriteSector>:
//###################################################################################################################
void W25qxx_WriteSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_SectorSize)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b088      	sub	sp, #32
 800400c:	af00      	add	r7, sp, #0
 800400e:	60f8      	str	r0, [r7, #12]
 8004010:	60b9      	str	r1, [r7, #8]
 8004012:	607a      	str	r2, [r7, #4]
 8004014:	603b      	str	r3, [r7, #0]
	if ((NumByteToWrite_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToWrite_up_to_SectorSize == 0))
 8004016:	4b36      	ldr	r3, [pc, #216]	; (80040f0 <W25qxx_WriteSector+0xe8>)
 8004018:	691b      	ldr	r3, [r3, #16]
 800401a:	683a      	ldr	r2, [r7, #0]
 800401c:	429a      	cmp	r2, r3
 800401e:	d802      	bhi.n	8004026 <W25qxx_WriteSector+0x1e>
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d102      	bne.n	800402c <W25qxx_WriteSector+0x24>
		NumByteToWrite_up_to_SectorSize = w25qxx.SectorSize;
 8004026:	4b32      	ldr	r3, [pc, #200]	; (80040f0 <W25qxx_WriteSector+0xe8>)
 8004028:	691b      	ldr	r3, [r3, #16]
 800402a:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx WriteSector:%d, Offset:%d ,Write %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToWrite_up_to_SectorSize);
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	687a      	ldr	r2, [r7, #4]
 8004030:	68b9      	ldr	r1, [r7, #8]
 8004032:	4830      	ldr	r0, [pc, #192]	; (80040f4 <W25qxx_WriteSector+0xec>)
 8004034:	f00b fb36 	bl	800f6a4 <iprintf>
	W25qxx_Delay(100);
 8004038:	2064      	movs	r0, #100	; 0x64
 800403a:	f007 fc66 	bl	800b90a <osDelay>
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 800403e:	4b2c      	ldr	r3, [pc, #176]	; (80040f0 <W25qxx_WriteSector+0xe8>)
 8004040:	691b      	ldr	r3, [r3, #16]
 8004042:	687a      	ldr	r2, [r7, #4]
 8004044:	429a      	cmp	r2, r3
 8004046:	d306      	bcc.n	8004056 <W25qxx_WriteSector+0x4e>
	{
#if (_W25QXX_DEBUG == 1)
		printf("---w25qxx WriteSector Faild!\r\n");
 8004048:	482b      	ldr	r0, [pc, #172]	; (80040f8 <W25qxx_WriteSector+0xf0>)
 800404a:	f00b fbb1 	bl	800f7b0 <puts>
		W25qxx_Delay(100);
 800404e:	2064      	movs	r0, #100	; 0x64
 8004050:	f007 fc5b 	bl	800b90a <osDelay>
#endif
		return;
 8004054:	e048      	b.n	80040e8 <W25qxx_WriteSector+0xe0>
	}
	uint32_t StartPage;
	int32_t BytesToWrite;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToWrite_up_to_SectorSize) > w25qxx.SectorSize)
 8004056:	687a      	ldr	r2, [r7, #4]
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	441a      	add	r2, r3
 800405c:	4b24      	ldr	r3, [pc, #144]	; (80040f0 <W25qxx_WriteSector+0xe8>)
 800405e:	691b      	ldr	r3, [r3, #16]
 8004060:	429a      	cmp	r2, r3
 8004062:	d905      	bls.n	8004070 <W25qxx_WriteSector+0x68>
		BytesToWrite = w25qxx.SectorSize - OffsetInByte;
 8004064:	4b22      	ldr	r3, [pc, #136]	; (80040f0 <W25qxx_WriteSector+0xe8>)
 8004066:	691a      	ldr	r2, [r3, #16]
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	1ad3      	subs	r3, r2, r3
 800406c:	61bb      	str	r3, [r7, #24]
 800406e:	e001      	b.n	8004074 <W25qxx_WriteSector+0x6c>
	else
		BytesToWrite = NumByteToWrite_up_to_SectorSize;
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 8004074:	68b8      	ldr	r0, [r7, #8]
 8004076:	f7ff fee9 	bl	8003e4c <W25qxx_SectorToPage>
 800407a:	4602      	mov	r2, r0
 800407c:	4b1c      	ldr	r3, [pc, #112]	; (80040f0 <W25qxx_WriteSector+0xe8>)
 800407e:	895b      	ldrh	r3, [r3, #10]
 8004080:	4619      	mov	r1, r3
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	fbb3 f3f1 	udiv	r3, r3, r1
 8004088:	4413      	add	r3, r2
 800408a:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 800408c:	4b18      	ldr	r3, [pc, #96]	; (80040f0 <W25qxx_WriteSector+0xe8>)
 800408e:	895b      	ldrh	r3, [r3, #10]
 8004090:	461a      	mov	r2, r3
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	fbb3 f1f2 	udiv	r1, r3, r2
 8004098:	fb02 f201 	mul.w	r2, r2, r1
 800409c:	1a9b      	subs	r3, r3, r2
 800409e:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_WritePage(pBuffer, StartPage, LocalOffset, BytesToWrite);
 80040a0:	69bb      	ldr	r3, [r7, #24]
 80040a2:	697a      	ldr	r2, [r7, #20]
 80040a4:	69f9      	ldr	r1, [r7, #28]
 80040a6:	68f8      	ldr	r0, [r7, #12]
 80040a8:	f7ff fee6 	bl	8003e78 <W25qxx_WritePage>
		StartPage++;
 80040ac:	69fb      	ldr	r3, [r7, #28]
 80040ae:	3301      	adds	r3, #1
 80040b0:	61fb      	str	r3, [r7, #28]
		BytesToWrite -= w25qxx.PageSize - LocalOffset;
 80040b2:	4b0f      	ldr	r3, [pc, #60]	; (80040f0 <W25qxx_WriteSector+0xe8>)
 80040b4:	895b      	ldrh	r3, [r3, #10]
 80040b6:	461a      	mov	r2, r3
 80040b8:	697b      	ldr	r3, [r7, #20]
 80040ba:	1a9a      	subs	r2, r3, r2
 80040bc:	69bb      	ldr	r3, [r7, #24]
 80040be:	4413      	add	r3, r2
 80040c0:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 80040c2:	4b0b      	ldr	r3, [pc, #44]	; (80040f0 <W25qxx_WriteSector+0xe8>)
 80040c4:	895b      	ldrh	r3, [r3, #10]
 80040c6:	461a      	mov	r2, r3
 80040c8:	697b      	ldr	r3, [r7, #20]
 80040ca:	1ad3      	subs	r3, r2, r3
 80040cc:	68fa      	ldr	r2, [r7, #12]
 80040ce:	4413      	add	r3, r2
 80040d0:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 80040d2:	2300      	movs	r3, #0
 80040d4:	617b      	str	r3, [r7, #20]
	} while (BytesToWrite > 0);
 80040d6:	69bb      	ldr	r3, [r7, #24]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	dce1      	bgt.n	80040a0 <W25qxx_WriteSector+0x98>
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx WriteSector Done\r\n");
 80040dc:	4807      	ldr	r0, [pc, #28]	; (80040fc <W25qxx_WriteSector+0xf4>)
 80040de:	f00b fb67 	bl	800f7b0 <puts>
	W25qxx_Delay(100);
 80040e2:	2064      	movs	r0, #100	; 0x64
 80040e4:	f007 fc11 	bl	800b90a <osDelay>
#endif
}
 80040e8:	3720      	adds	r7, #32
 80040ea:	46bd      	mov	sp, r7
 80040ec:	bd80      	pop	{r7, pc}
 80040ee:	bf00      	nop
 80040f0:	200056e8 	.word	0x200056e8
 80040f4:	0801416c 	.word	0x0801416c
 80040f8:	080141ac 	.word	0x080141ac
 80040fc:	080141cc 	.word	0x080141cc

08004100 <W25qxx_ReadPage>:
	W25qxx_Delay(1);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_ReadPage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_PageSize)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b086      	sub	sp, #24
 8004104:	af00      	add	r7, sp, #0
 8004106:	60f8      	str	r0, [r7, #12]
 8004108:	60b9      	str	r1, [r7, #8]
 800410a:	607a      	str	r2, [r7, #4]
 800410c:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 800410e:	e002      	b.n	8004116 <W25qxx_ReadPage+0x16>
		W25qxx_Delay(1);
 8004110:	2001      	movs	r0, #1
 8004112:	f007 fbfa 	bl	800b90a <osDelay>
	while (w25qxx.Lock == 1)
 8004116:	4b54      	ldr	r3, [pc, #336]	; (8004268 <W25qxx_ReadPage+0x168>)
 8004118:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800411c:	2b01      	cmp	r3, #1
 800411e:	d0f7      	beq.n	8004110 <W25qxx_ReadPage+0x10>
	w25qxx.Lock = 1;
 8004120:	4b51      	ldr	r3, [pc, #324]	; (8004268 <W25qxx_ReadPage+0x168>)
 8004122:	2201      	movs	r2, #1
 8004124:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if ((NumByteToRead_up_to_PageSize > w25qxx.PageSize) || (NumByteToRead_up_to_PageSize == 0))
 8004128:	4b4f      	ldr	r3, [pc, #316]	; (8004268 <W25qxx_ReadPage+0x168>)
 800412a:	895b      	ldrh	r3, [r3, #10]
 800412c:	461a      	mov	r2, r3
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	4293      	cmp	r3, r2
 8004132:	d802      	bhi.n	800413a <W25qxx_ReadPage+0x3a>
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	2b00      	cmp	r3, #0
 8004138:	d102      	bne.n	8004140 <W25qxx_ReadPage+0x40>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize;
 800413a:	4b4b      	ldr	r3, [pc, #300]	; (8004268 <W25qxx_ReadPage+0x168>)
 800413c:	895b      	ldrh	r3, [r3, #10]
 800413e:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToRead_up_to_PageSize) > w25qxx.PageSize)
 8004140:	687a      	ldr	r2, [r7, #4]
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	4413      	add	r3, r2
 8004146:	4a48      	ldr	r2, [pc, #288]	; (8004268 <W25qxx_ReadPage+0x168>)
 8004148:	8952      	ldrh	r2, [r2, #10]
 800414a:	4293      	cmp	r3, r2
 800414c:	d905      	bls.n	800415a <W25qxx_ReadPage+0x5a>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 800414e:	4b46      	ldr	r3, [pc, #280]	; (8004268 <W25qxx_ReadPage+0x168>)
 8004150:	895b      	ldrh	r3, [r3, #10]
 8004152:	461a      	mov	r2, r3
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	1ad3      	subs	r3, r2, r3
 8004158:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ReadPage:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToRead_up_to_PageSize);
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	687a      	ldr	r2, [r7, #4]
 800415e:	68b9      	ldr	r1, [r7, #8]
 8004160:	4842      	ldr	r0, [pc, #264]	; (800426c <W25qxx_ReadPage+0x16c>)
 8004162:	f00b fa9f 	bl	800f6a4 <iprintf>
	W25qxx_Delay(100);
 8004166:	2064      	movs	r0, #100	; 0x64
 8004168:	f007 fbcf 	bl	800b90a <osDelay>
	uint32_t StartTime = HAL_GetTick();
 800416c:	f001 fc40 	bl	80059f0 <HAL_GetTick>
 8004170:	6138      	str	r0, [r7, #16]
#endif
	Page_Address = Page_Address * w25qxx.PageSize + OffsetInByte;
 8004172:	4b3d      	ldr	r3, [pc, #244]	; (8004268 <W25qxx_ReadPage+0x168>)
 8004174:	895b      	ldrh	r3, [r3, #10]
 8004176:	461a      	mov	r2, r3
 8004178:	68bb      	ldr	r3, [r7, #8]
 800417a:	fb03 f302 	mul.w	r3, r3, r2
 800417e:	687a      	ldr	r2, [r7, #4]
 8004180:	4413      	add	r3, r2
 8004182:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8004184:	2200      	movs	r2, #0
 8004186:	2140      	movs	r1, #64	; 0x40
 8004188:	4839      	ldr	r0, [pc, #228]	; (8004270 <W25qxx_ReadPage+0x170>)
 800418a:	f002 f9ab 	bl	80064e4 <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 800418e:	4b36      	ldr	r3, [pc, #216]	; (8004268 <W25qxx_ReadPage+0x168>)
 8004190:	781b      	ldrb	r3, [r3, #0]
 8004192:	2b08      	cmp	r3, #8
 8004194:	d909      	bls.n	80041aa <W25qxx_ReadPage+0xaa>
	{
		W25qxx_Spi(0x0C);
 8004196:	200c      	movs	r0, #12
 8004198:	f7ff fb92 	bl	80038c0 <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 800419c:	68bb      	ldr	r3, [r7, #8]
 800419e:	0e1b      	lsrs	r3, r3, #24
 80041a0:	b2db      	uxtb	r3, r3
 80041a2:	4618      	mov	r0, r3
 80041a4:	f7ff fb8c 	bl	80038c0 <W25qxx_Spi>
 80041a8:	e002      	b.n	80041b0 <W25qxx_ReadPage+0xb0>
	}
	else
	{
		W25qxx_Spi(0x0B);
 80041aa:	200b      	movs	r0, #11
 80041ac:	f7ff fb88 	bl	80038c0 <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 80041b0:	68bb      	ldr	r3, [r7, #8]
 80041b2:	0c1b      	lsrs	r3, r3, #16
 80041b4:	b2db      	uxtb	r3, r3
 80041b6:	4618      	mov	r0, r3
 80041b8:	f7ff fb82 	bl	80038c0 <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 80041bc:	68bb      	ldr	r3, [r7, #8]
 80041be:	0a1b      	lsrs	r3, r3, #8
 80041c0:	b2db      	uxtb	r3, r3
 80041c2:	4618      	mov	r0, r3
 80041c4:	f7ff fb7c 	bl	80038c0 <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 80041c8:	68bb      	ldr	r3, [r7, #8]
 80041ca:	b2db      	uxtb	r3, r3
 80041cc:	4618      	mov	r0, r3
 80041ce:	f7ff fb77 	bl	80038c0 <W25qxx_Spi>
	W25qxx_Spi(0);
 80041d2:	2000      	movs	r0, #0
 80041d4:	f7ff fb74 	bl	80038c0 <W25qxx_Spi>
	HAL_SPI_Receive(&_W25QXX_SPI, pBuffer, NumByteToRead_up_to_PageSize, 100);
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	b29a      	uxth	r2, r3
 80041dc:	2364      	movs	r3, #100	; 0x64
 80041de:	68f9      	ldr	r1, [r7, #12]
 80041e0:	4824      	ldr	r0, [pc, #144]	; (8004274 <W25qxx_ReadPage+0x174>)
 80041e2:	f004 ffe0 	bl	80091a6 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80041e6:	2201      	movs	r2, #1
 80041e8:	2140      	movs	r1, #64	; 0x40
 80041ea:	4821      	ldr	r0, [pc, #132]	; (8004270 <W25qxx_ReadPage+0x170>)
 80041ec:	f002 f97a 	bl	80064e4 <HAL_GPIO_WritePin>
#if (_W25QXX_DEBUG == 1)
	StartTime = HAL_GetTick() - StartTime;
 80041f0:	f001 fbfe 	bl	80059f0 <HAL_GetTick>
 80041f4:	4602      	mov	r2, r0
 80041f6:	693b      	ldr	r3, [r7, #16]
 80041f8:	1ad3      	subs	r3, r2, r3
 80041fa:	613b      	str	r3, [r7, #16]
	for (uint32_t i = 0; i < NumByteToRead_up_to_PageSize; i++)
 80041fc:	2300      	movs	r3, #0
 80041fe:	617b      	str	r3, [r7, #20]
 8004200:	e018      	b.n	8004234 <W25qxx_ReadPage+0x134>
	{
		if ((i % 8 == 0) && (i > 2))
 8004202:	697b      	ldr	r3, [r7, #20]
 8004204:	f003 0307 	and.w	r3, r3, #7
 8004208:	2b00      	cmp	r3, #0
 800420a:	d108      	bne.n	800421e <W25qxx_ReadPage+0x11e>
 800420c:	697b      	ldr	r3, [r7, #20]
 800420e:	2b02      	cmp	r3, #2
 8004210:	d905      	bls.n	800421e <W25qxx_ReadPage+0x11e>
		{
			printf("\r\n");
 8004212:	4819      	ldr	r0, [pc, #100]	; (8004278 <W25qxx_ReadPage+0x178>)
 8004214:	f00b facc 	bl	800f7b0 <puts>
			W25qxx_Delay(10);
 8004218:	200a      	movs	r0, #10
 800421a:	f007 fb76 	bl	800b90a <osDelay>
		}
		printf("0x%02X,", pBuffer[i]);
 800421e:	68fa      	ldr	r2, [r7, #12]
 8004220:	697b      	ldr	r3, [r7, #20]
 8004222:	4413      	add	r3, r2
 8004224:	781b      	ldrb	r3, [r3, #0]
 8004226:	4619      	mov	r1, r3
 8004228:	4814      	ldr	r0, [pc, #80]	; (800427c <W25qxx_ReadPage+0x17c>)
 800422a:	f00b fa3b 	bl	800f6a4 <iprintf>
	for (uint32_t i = 0; i < NumByteToRead_up_to_PageSize; i++)
 800422e:	697b      	ldr	r3, [r7, #20]
 8004230:	3301      	adds	r3, #1
 8004232:	617b      	str	r3, [r7, #20]
 8004234:	697a      	ldr	r2, [r7, #20]
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	429a      	cmp	r2, r3
 800423a:	d3e2      	bcc.n	8004202 <W25qxx_ReadPage+0x102>
	}
	printf("\r\n");
 800423c:	480e      	ldr	r0, [pc, #56]	; (8004278 <W25qxx_ReadPage+0x178>)
 800423e:	f00b fab7 	bl	800f7b0 <puts>
	printf("w25qxx ReadPage done after %d ms\r\n", StartTime);
 8004242:	6939      	ldr	r1, [r7, #16]
 8004244:	480e      	ldr	r0, [pc, #56]	; (8004280 <W25qxx_ReadPage+0x180>)
 8004246:	f00b fa2d 	bl	800f6a4 <iprintf>
	W25qxx_Delay(100);
 800424a:	2064      	movs	r0, #100	; 0x64
 800424c:	f007 fb5d 	bl	800b90a <osDelay>
#endif
	W25qxx_Delay(1);
 8004250:	2001      	movs	r0, #1
 8004252:	f007 fb5a 	bl	800b90a <osDelay>
	w25qxx.Lock = 0;
 8004256:	4b04      	ldr	r3, [pc, #16]	; (8004268 <W25qxx_ReadPage+0x168>)
 8004258:	2200      	movs	r2, #0
 800425a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 800425e:	bf00      	nop
 8004260:	3718      	adds	r7, #24
 8004262:	46bd      	mov	sp, r7
 8004264:	bd80      	pop	{r7, pc}
 8004266:	bf00      	nop
 8004268:	200056e8 	.word	0x200056e8
 800426c:	08014318 	.word	0x08014318
 8004270:	40020c00 	.word	0x40020c00
 8004274:	20004ff4 	.word	0x20004ff4
 8004278:	0801413c 	.word	0x0801413c
 800427c:	08014140 	.word	0x08014140
 8004280:	08014354 	.word	0x08014354

08004284 <W25qxx_ReadSector>:
//###################################################################################################################
void W25qxx_ReadSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_SectorSize)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b088      	sub	sp, #32
 8004288:	af00      	add	r7, sp, #0
 800428a:	60f8      	str	r0, [r7, #12]
 800428c:	60b9      	str	r1, [r7, #8]
 800428e:	607a      	str	r2, [r7, #4]
 8004290:	603b      	str	r3, [r7, #0]
	if ((NumByteToRead_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToRead_up_to_SectorSize == 0))
 8004292:	4b36      	ldr	r3, [pc, #216]	; (800436c <W25qxx_ReadSector+0xe8>)
 8004294:	691b      	ldr	r3, [r3, #16]
 8004296:	683a      	ldr	r2, [r7, #0]
 8004298:	429a      	cmp	r2, r3
 800429a:	d802      	bhi.n	80042a2 <W25qxx_ReadSector+0x1e>
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d102      	bne.n	80042a8 <W25qxx_ReadSector+0x24>
		NumByteToRead_up_to_SectorSize = w25qxx.SectorSize;
 80042a2:	4b32      	ldr	r3, [pc, #200]	; (800436c <W25qxx_ReadSector+0xe8>)
 80042a4:	691b      	ldr	r3, [r3, #16]
 80042a6:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx ReadSector:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToRead_up_to_SectorSize);
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	687a      	ldr	r2, [r7, #4]
 80042ac:	68b9      	ldr	r1, [r7, #8]
 80042ae:	4830      	ldr	r0, [pc, #192]	; (8004370 <W25qxx_ReadSector+0xec>)
 80042b0:	f00b f9f8 	bl	800f6a4 <iprintf>
	W25qxx_Delay(100);
 80042b4:	2064      	movs	r0, #100	; 0x64
 80042b6:	f007 fb28 	bl	800b90a <osDelay>
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 80042ba:	4b2c      	ldr	r3, [pc, #176]	; (800436c <W25qxx_ReadSector+0xe8>)
 80042bc:	691b      	ldr	r3, [r3, #16]
 80042be:	687a      	ldr	r2, [r7, #4]
 80042c0:	429a      	cmp	r2, r3
 80042c2:	d306      	bcc.n	80042d2 <W25qxx_ReadSector+0x4e>
	{
#if (_W25QXX_DEBUG == 1)
		printf("---w25qxx ReadSector Faild!\r\n");
 80042c4:	482b      	ldr	r0, [pc, #172]	; (8004374 <W25qxx_ReadSector+0xf0>)
 80042c6:	f00b fa73 	bl	800f7b0 <puts>
		W25qxx_Delay(100);
 80042ca:	2064      	movs	r0, #100	; 0x64
 80042cc:	f007 fb1d 	bl	800b90a <osDelay>
#endif
		return;
 80042d0:	e048      	b.n	8004364 <W25qxx_ReadSector+0xe0>
	}
	uint32_t StartPage;
	int32_t BytesToRead;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToRead_up_to_SectorSize) > w25qxx.SectorSize)
 80042d2:	687a      	ldr	r2, [r7, #4]
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	441a      	add	r2, r3
 80042d8:	4b24      	ldr	r3, [pc, #144]	; (800436c <W25qxx_ReadSector+0xe8>)
 80042da:	691b      	ldr	r3, [r3, #16]
 80042dc:	429a      	cmp	r2, r3
 80042de:	d905      	bls.n	80042ec <W25qxx_ReadSector+0x68>
		BytesToRead = w25qxx.SectorSize - OffsetInByte;
 80042e0:	4b22      	ldr	r3, [pc, #136]	; (800436c <W25qxx_ReadSector+0xe8>)
 80042e2:	691a      	ldr	r2, [r3, #16]
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	1ad3      	subs	r3, r2, r3
 80042e8:	61bb      	str	r3, [r7, #24]
 80042ea:	e001      	b.n	80042f0 <W25qxx_ReadSector+0x6c>
	else
		BytesToRead = NumByteToRead_up_to_SectorSize;
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 80042f0:	68b8      	ldr	r0, [r7, #8]
 80042f2:	f7ff fdab 	bl	8003e4c <W25qxx_SectorToPage>
 80042f6:	4602      	mov	r2, r0
 80042f8:	4b1c      	ldr	r3, [pc, #112]	; (800436c <W25qxx_ReadSector+0xe8>)
 80042fa:	895b      	ldrh	r3, [r3, #10]
 80042fc:	4619      	mov	r1, r3
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	fbb3 f3f1 	udiv	r3, r3, r1
 8004304:	4413      	add	r3, r2
 8004306:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 8004308:	4b18      	ldr	r3, [pc, #96]	; (800436c <W25qxx_ReadSector+0xe8>)
 800430a:	895b      	ldrh	r3, [r3, #10]
 800430c:	461a      	mov	r2, r3
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	fbb3 f1f2 	udiv	r1, r3, r2
 8004314:	fb02 f201 	mul.w	r2, r2, r1
 8004318:	1a9b      	subs	r3, r3, r2
 800431a:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_ReadPage(pBuffer, StartPage, LocalOffset, BytesToRead);
 800431c:	69bb      	ldr	r3, [r7, #24]
 800431e:	697a      	ldr	r2, [r7, #20]
 8004320:	69f9      	ldr	r1, [r7, #28]
 8004322:	68f8      	ldr	r0, [r7, #12]
 8004324:	f7ff feec 	bl	8004100 <W25qxx_ReadPage>
		StartPage++;
 8004328:	69fb      	ldr	r3, [r7, #28]
 800432a:	3301      	adds	r3, #1
 800432c:	61fb      	str	r3, [r7, #28]
		BytesToRead -= w25qxx.PageSize - LocalOffset;
 800432e:	4b0f      	ldr	r3, [pc, #60]	; (800436c <W25qxx_ReadSector+0xe8>)
 8004330:	895b      	ldrh	r3, [r3, #10]
 8004332:	461a      	mov	r2, r3
 8004334:	697b      	ldr	r3, [r7, #20]
 8004336:	1a9a      	subs	r2, r3, r2
 8004338:	69bb      	ldr	r3, [r7, #24]
 800433a:	4413      	add	r3, r2
 800433c:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 800433e:	4b0b      	ldr	r3, [pc, #44]	; (800436c <W25qxx_ReadSector+0xe8>)
 8004340:	895b      	ldrh	r3, [r3, #10]
 8004342:	461a      	mov	r2, r3
 8004344:	697b      	ldr	r3, [r7, #20]
 8004346:	1ad3      	subs	r3, r2, r3
 8004348:	68fa      	ldr	r2, [r7, #12]
 800434a:	4413      	add	r3, r2
 800434c:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 800434e:	2300      	movs	r3, #0
 8004350:	617b      	str	r3, [r7, #20]
	} while (BytesToRead > 0);
 8004352:	69bb      	ldr	r3, [r7, #24]
 8004354:	2b00      	cmp	r3, #0
 8004356:	dce1      	bgt.n	800431c <W25qxx_ReadSector+0x98>
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx ReadSector Done\r\n");
 8004358:	4807      	ldr	r0, [pc, #28]	; (8004378 <W25qxx_ReadSector+0xf4>)
 800435a:	f00b fa29 	bl	800f7b0 <puts>
	W25qxx_Delay(100);
 800435e:	2064      	movs	r0, #100	; 0x64
 8004360:	f007 fad3 	bl	800b90a <osDelay>
#endif
}
 8004364:	3720      	adds	r7, #32
 8004366:	46bd      	mov	sp, r7
 8004368:	bd80      	pop	{r7, pc}
 800436a:	bf00      	nop
 800436c:	200056e8 	.word	0x200056e8
 8004370:	08014378 	.word	0x08014378
 8004374:	080143b8 	.word	0x080143b8
 8004378:	080143d8 	.word	0x080143d8

0800437c <_ZN5Print5writeEPKhj>:

// Public Methods //////////////////////////////////////////////////////////////

/* default implementation: may be overridden */
size_t Print::write(const uint8_t *buffer, size_t size)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b086      	sub	sp, #24
 8004380:	af00      	add	r7, sp, #0
 8004382:	60f8      	str	r0, [r7, #12]
 8004384:	60b9      	str	r1, [r7, #8]
 8004386:	607a      	str	r2, [r7, #4]
  size_t n = 0;
 8004388:	2300      	movs	r3, #0
 800438a:	617b      	str	r3, [r7, #20]
  while (size--) {
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	1e5a      	subs	r2, r3, #1
 8004390:	607a      	str	r2, [r7, #4]
 8004392:	2b00      	cmp	r3, #0
 8004394:	bf14      	ite	ne
 8004396:	2301      	movne	r3, #1
 8004398:	2300      	moveq	r3, #0
 800439a:	b2db      	uxtb	r3, r3
 800439c:	2b00      	cmp	r3, #0
 800439e:	d00e      	beq.n	80043be <_ZN5Print5writeEPKhj+0x42>
    n += write(*buffer++);
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	681a      	ldr	r2, [r3, #0]
 80043a6:	68bb      	ldr	r3, [r7, #8]
 80043a8:	1c59      	adds	r1, r3, #1
 80043aa:	60b9      	str	r1, [r7, #8]
 80043ac:	781b      	ldrb	r3, [r3, #0]
 80043ae:	4619      	mov	r1, r3
 80043b0:	68f8      	ldr	r0, [r7, #12]
 80043b2:	4790      	blx	r2
 80043b4:	4602      	mov	r2, r0
 80043b6:	697b      	ldr	r3, [r7, #20]
 80043b8:	4413      	add	r3, r2
 80043ba:	617b      	str	r3, [r7, #20]
  while (size--) {
 80043bc:	e7e6      	b.n	800438c <_ZN5Print5writeEPKhj+0x10>
  }
  return n;
 80043be:	697b      	ldr	r3, [r7, #20]
}
 80043c0:	4618      	mov	r0, r3
 80043c2:	3718      	adds	r7, #24
 80043c4:	46bd      	mov	sp, r7
 80043c6:	bd80      	pop	{r7, pc}

080043c8 <_ZN5PrintC1Ev>:
    size_t printNumber(unsigned long, uint8_t);
    size_t printFloat(double, uint8_t);
  protected:
    void setWriteError(int err = 1) { write_error = err; }
  public:
    Print() : write_error(0) {}
 80043c8:	b480      	push	{r7}
 80043ca:	b083      	sub	sp, #12
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
 80043d0:	4a06      	ldr	r2, [pc, #24]	; (80043ec <_ZN5PrintC1Ev+0x24>)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	601a      	str	r2, [r3, #0]
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2200      	movs	r2, #0
 80043da:	605a      	str	r2, [r3, #4]
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	4618      	mov	r0, r3
 80043e0:	370c      	adds	r7, #12
 80043e2:	46bd      	mov	sp, r7
 80043e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e8:	4770      	bx	lr
 80043ea:	bf00      	nop
 80043ec:	0801472c 	.word	0x0801472c

080043f0 <_ZN6StreamC1Ev>:
    virtual int available() = 0;
    virtual int read() = 0;
    virtual int peek() = 0;
    virtual void flush() = 0;

    Stream() {_timeout=1000;}
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b082      	sub	sp, #8
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	4618      	mov	r0, r3
 80043fc:	f7ff ffe4 	bl	80043c8 <_ZN5PrintC1Ev>
 8004400:	4a05      	ldr	r2, [pc, #20]	; (8004418 <_ZN6StreamC1Ev+0x28>)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	601a      	str	r2, [r3, #0]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800440c:	609a      	str	r2, [r3, #8]
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	4618      	mov	r0, r3
 8004412:	3708      	adds	r7, #8
 8004414:	46bd      	mov	sp, r7
 8004416:	bd80      	pop	{r7, pc}
 8004418:	0801475c 	.word	0x0801475c

0800441c <_ZN7TwoWireC1EP11I2C_TypeDef>:

#define FLAG_TIMEOUT ((int)0x1000)
#define LONG_TIMEOUT ((int)0x8000)

// Constructors ////////////////////////////////////////////////////////////////
TwoWire::TwoWire(I2C_TypeDef *twi)
 800441c:	b580      	push	{r7, lr}
 800441e:	b082      	sub	sp, #8
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
 8004424:	6039      	str	r1, [r7, #0]
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	4618      	mov	r0, r3
 800442a:	f7ff ffe1 	bl	80043f0 <_ZN6StreamC1Ev>
 800442e:	4a16      	ldr	r2, [pc, #88]	; (8004488 <_ZN7TwoWireC1EP11I2C_TypeDef+0x6c>)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	601a      	str	r2, [r3, #0]
{
  I2cHandle.Instance = twi;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	683a      	ldr	r2, [r7, #0]
 8004438:	63da      	str	r2, [r3, #60]	; 0x3c
  memset(rxBuffer, 0, BUFFER_LENGTH);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	3390      	adds	r3, #144	; 0x90
 800443e:	2220      	movs	r2, #32
 8004440:	2100      	movs	r1, #0
 8004442:	4618      	mov	r0, r3
 8004444:	f00a fa02 	bl	800e84c <memset>
  rxBufferIndex = 0;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2200      	movs	r2, #0
 800444c:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
  rxBufferLength = 0;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2200      	movs	r2, #0
 8004454:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
  txAddress = 0;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2200      	movs	r2, #0
 800445c:	741a      	strb	r2, [r3, #16]
  txBufferIndex = 0;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2200      	movs	r2, #0
 8004462:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  txBufferLength = 0;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2200      	movs	r2, #0
 800446a:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  transmitting = 0;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2200      	movs	r2, #0
 8004472:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
  defaultAddress = 0x00;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2200      	movs	r2, #0
 800447a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
}
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	4618      	mov	r0, r3
 8004482:	3708      	adds	r7, #8
 8004484:	46bd      	mov	sp, r7
 8004486:	bd80      	pop	{r7, pc}
 8004488:	0801473c 	.word	0x0801473c

0800448c <_ZN7TwoWire5writeEh>:

// must be called in:
// slave tx event callback
// or after beginTransmission(address)
size_t TwoWire::write(uint8_t data)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b082      	sub	sp, #8
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
 8004494:	460b      	mov	r3, r1
 8004496:	70fb      	strb	r3, [r7, #3]
  if(transmitting){
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d01d      	beq.n	80044de <_ZN7TwoWire5writeEh+0x52>
    // in master transmitter mode
    // don't bother if buffer is full
    if(txBufferLength >= BUFFER_LENGTH){
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80044a8:	2b1f      	cmp	r3, #31
 80044aa:	d901      	bls.n	80044b0 <_ZN7TwoWire5writeEh+0x24>
      return 0;
 80044ac:	2300      	movs	r3, #0
 80044ae:	e028      	b.n	8004502 <_ZN7TwoWire5writeEh+0x76>
    }
    // put byte in tx buffer
    txBuffer[txBufferIndex] = data;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80044b6:	4619      	mov	r1, r3
 80044b8:	78fa      	ldrb	r2, [r7, #3]
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	440b      	add	r3, r1
 80044be:	745a      	strb	r2, [r3, #17]
    ++txBufferIndex;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80044c6:	3301      	adds	r3, #1
 80044c8:	b2da      	uxtb	r2, r3
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
    // update amount in buffer
    txBufferLength = txBufferIndex;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
 80044dc:	e010      	b.n	8004500 <_ZN7TwoWire5writeEh+0x74>
  }else{
    // in slave send mode
  // transmit buffer (blocking)
    disableInterrupt();
 80044de:	6878      	ldr	r0, [r7, #4]
 80044e0:	f000 f984 	bl	80047ec <_ZN7TwoWire16disableInterruptEv>

    // reply to master
  i2c_slave_write((const char *)&data, 1);
 80044e4:	1cfb      	adds	r3, r7, #3
 80044e6:	2201      	movs	r2, #1
 80044e8:	4619      	mov	r1, r3
 80044ea:	6878      	ldr	r0, [r7, #4]
 80044ec:	f000 f8b7 	bl	800465e <_ZN7TwoWire15i2c_slave_writeEPKci>

  enableInterrupt();
 80044f0:	6878      	ldr	r0, [r7, #4]
 80044f2:	f000 f949 	bl	8004788 <_ZN7TwoWire15enableInterruptEv>

  HAL_I2C_EnableListen_IT(&I2cHandle);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	333c      	adds	r3, #60	; 0x3c
 80044fa:	4618      	mov	r0, r3
 80044fc:	f002 fc88 	bl	8006e10 <HAL_I2C_EnableListen_IT>
  }
  return 1;
 8004500:	2301      	movs	r3, #1
}
 8004502:	4618      	mov	r0, r3
 8004504:	3708      	adds	r7, #8
 8004506:	46bd      	mov	sp, r7
 8004508:	bd80      	pop	{r7, pc}

0800450a <_ZN7TwoWire5writeEPKhj>:

// must be called in:
// slave tx event callback
// or after beginTransmission(address)
size_t TwoWire::write(const uint8_t *data, size_t quantity)
{
 800450a:	b580      	push	{r7, lr}
 800450c:	b086      	sub	sp, #24
 800450e:	af00      	add	r7, sp, #0
 8004510:	60f8      	str	r0, [r7, #12]
 8004512:	60b9      	str	r1, [r7, #8]
 8004514:	607a      	str	r2, [r7, #4]
  if(transmitting){
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 800451c:	2b00      	cmp	r3, #0
 800451e:	d013      	beq.n	8004548 <_ZN7TwoWire5writeEPKhj+0x3e>
  // in master transmitter mode
    for(size_t i = 0; i < quantity; ++i){
 8004520:	2300      	movs	r3, #0
 8004522:	617b      	str	r3, [r7, #20]
 8004524:	697a      	ldr	r2, [r7, #20]
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	429a      	cmp	r2, r3
 800452a:	d21e      	bcs.n	800456a <_ZN7TwoWire5writeEPKhj+0x60>
      write(data[i]);
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	68b9      	ldr	r1, [r7, #8]
 8004534:	697a      	ldr	r2, [r7, #20]
 8004536:	440a      	add	r2, r1
 8004538:	7812      	ldrb	r2, [r2, #0]
 800453a:	4611      	mov	r1, r2
 800453c:	68f8      	ldr	r0, [r7, #12]
 800453e:	4798      	blx	r3
    for(size_t i = 0; i < quantity; ++i){
 8004540:	697b      	ldr	r3, [r7, #20]
 8004542:	3301      	adds	r3, #1
 8004544:	617b      	str	r3, [r7, #20]
 8004546:	e7ed      	b.n	8004524 <_ZN7TwoWire5writeEPKhj+0x1a>
    }
  }else{
    // in slave send mode
    // reply to master
  disableInterrupt();
 8004548:	68f8      	ldr	r0, [r7, #12]
 800454a:	f000 f94f 	bl	80047ec <_ZN7TwoWire16disableInterruptEv>

  i2c_slave_write((const char *)data, quantity);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	461a      	mov	r2, r3
 8004552:	68b9      	ldr	r1, [r7, #8]
 8004554:	68f8      	ldr	r0, [r7, #12]
 8004556:	f000 f882 	bl	800465e <_ZN7TwoWire15i2c_slave_writeEPKci>

  enableInterrupt();
 800455a:	68f8      	ldr	r0, [r7, #12]
 800455c:	f000 f914 	bl	8004788 <_ZN7TwoWire15enableInterruptEv>

  HAL_I2C_EnableListen_IT(&I2cHandle);
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	333c      	adds	r3, #60	; 0x3c
 8004564:	4618      	mov	r0, r3
 8004566:	f002 fc53 	bl	8006e10 <HAL_I2C_EnableListen_IT>
  }
  return quantity;
 800456a:	687b      	ldr	r3, [r7, #4]
}
 800456c:	4618      	mov	r0, r3
 800456e:	3718      	adds	r7, #24
 8004570:	46bd      	mov	sp, r7
 8004572:	bd80      	pop	{r7, pc}

08004574 <_ZN7TwoWire9availableEv>:

// must be called in:
// slave rx event callback
// or after requestFrom(address, numBytes)
int TwoWire::available(void)
{
 8004574:	b480      	push	{r7}
 8004576:	b083      	sub	sp, #12
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
  return rxBufferLength - rxBufferIndex;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8004582:	b2db      	uxtb	r3, r3
 8004584:	461a      	mov	r2, r3
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 800458c:	b2db      	uxtb	r3, r3
 800458e:	1ad3      	subs	r3, r2, r3
}
 8004590:	4618      	mov	r0, r3
 8004592:	370c      	adds	r7, #12
 8004594:	46bd      	mov	sp, r7
 8004596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459a:	4770      	bx	lr

0800459c <_ZN7TwoWire4readEv>:

// must be called in:
// slave rx event callback
// or after requestFrom(address, numBytes)
int TwoWire::read(void)
{
 800459c:	b480      	push	{r7}
 800459e:	b085      	sub	sp, #20
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
  int value = -1;
 80045a4:	f04f 33ff 	mov.w	r3, #4294967295
 80045a8:	60fb      	str	r3, [r7, #12]

  // get each successive byte on each call
  if(rxBufferIndex < rxBufferLength){
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 80045b0:	b2da      	uxtb	r2, r3
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 80045b8:	b2db      	uxtb	r3, r3
 80045ba:	429a      	cmp	r2, r3
 80045bc:	bf34      	ite	cc
 80045be:	2301      	movcc	r3, #1
 80045c0:	2300      	movcs	r3, #0
 80045c2:	b2db      	uxtb	r3, r3
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d012      	beq.n	80045ee <_ZN7TwoWire4readEv+0x52>
    value = rxBuffer[rxBufferIndex];
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 80045ce:	b2db      	uxtb	r3, r3
 80045d0:	461a      	mov	r2, r3
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	4413      	add	r3, r2
 80045d6:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 80045da:	60fb      	str	r3, [r7, #12]
    ++rxBufferIndex;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 80045e2:	b2db      	uxtb	r3, r3
 80045e4:	3301      	adds	r3, #1
 80045e6:	b2da      	uxtb	r2, r3
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
  }

  return value;
 80045ee:	68fb      	ldr	r3, [r7, #12]
}
 80045f0:	4618      	mov	r0, r3
 80045f2:	3714      	adds	r7, #20
 80045f4:	46bd      	mov	sp, r7
 80045f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fa:	4770      	bx	lr

080045fc <_ZN7TwoWire4peekEv>:

// must be called in:
// slave rx event callback
// or after requestFrom(address, numBytes)
int TwoWire::peek(void)
{
 80045fc:	b480      	push	{r7}
 80045fe:	b085      	sub	sp, #20
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
  int value = -1;
 8004604:	f04f 33ff 	mov.w	r3, #4294967295
 8004608:	60fb      	str	r3, [r7, #12]

  if(rxBufferIndex < rxBufferLength){
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 8004610:	b2da      	uxtb	r2, r3
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8004618:	b2db      	uxtb	r3, r3
 800461a:	429a      	cmp	r2, r3
 800461c:	bf34      	ite	cc
 800461e:	2301      	movcc	r3, #1
 8004620:	2300      	movcs	r3, #0
 8004622:	b2db      	uxtb	r3, r3
 8004624:	2b00      	cmp	r3, #0
 8004626:	d009      	beq.n	800463c <_ZN7TwoWire4peekEv+0x40>
    value = rxBuffer[rxBufferIndex];
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 800462e:	b2db      	uxtb	r3, r3
 8004630:	461a      	mov	r2, r3
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	4413      	add	r3, r2
 8004636:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 800463a:	60fb      	str	r3, [r7, #12]
  }

  return value;
 800463c:	68fb      	ldr	r3, [r7, #12]
}
 800463e:	4618      	mov	r0, r3
 8004640:	3714      	adds	r7, #20
 8004642:	46bd      	mov	sp, r7
 8004644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004648:	4770      	bx	lr

0800464a <_ZN7TwoWire5flushEv>:

void TwoWire::flush(void)
{
 800464a:	b480      	push	{r7}
 800464c:	b083      	sub	sp, #12
 800464e:	af00      	add	r7, sp, #0
 8004650:	6078      	str	r0, [r7, #4]
  // XXX: to be implemented.
}
 8004652:	bf00      	nop
 8004654:	370c      	adds	r7, #12
 8004656:	46bd      	mov	sp, r7
 8004658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465c:	4770      	bx	lr

0800465e <_ZN7TwoWire15i2c_slave_writeEPKci>:

    return 1;
}

int TwoWire::i2c_slave_write(const char *data, int length)
{
 800465e:	b480      	push	{r7}
 8004660:	b089      	sub	sp, #36	; 0x24
 8004662:	af00      	add	r7, sp, #0
 8004664:	60f8      	str	r0, [r7, #12]
 8004666:	60b9      	str	r1, [r7, #8]
 8004668:	607a      	str	r2, [r7, #4]
    uint32_t Timeout;
    int size = 0;
 800466a:	2300      	movs	r3, #0
 800466c:	61bb      	str	r3, [r7, #24]

    I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004672:	617b      	str	r3, [r7, #20]

    while (length > 0) {
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2b00      	cmp	r3, #0
 8004678:	dd41      	ble.n	80046fe <_ZN7TwoWire15i2c_slave_writeEPKci+0xa0>
        /* Wait until TXE flag is set */
        Timeout = FLAG_TIMEOUT;
 800467a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800467e:	61fb      	str	r3, [r7, #28]
        while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_TXE) == RESET) {
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004684:	695b      	ldr	r3, [r3, #20]
 8004686:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800468a:	2b80      	cmp	r3, #128	; 0x80
 800468c:	bf14      	ite	ne
 800468e:	2301      	movne	r3, #1
 8004690:	2300      	moveq	r3, #0
 8004692:	b2db      	uxtb	r3, r3
 8004694:	2b00      	cmp	r3, #0
 8004696:	d008      	beq.n	80046aa <_ZN7TwoWire15i2c_slave_writeEPKci+0x4c>
            Timeout--;
 8004698:	69fb      	ldr	r3, [r7, #28]
 800469a:	3b01      	subs	r3, #1
 800469c:	61fb      	str	r3, [r7, #28]
            if (Timeout == 0) {
 800469e:	69fb      	ldr	r3, [r7, #28]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d1ed      	bne.n	8004680 <_ZN7TwoWire15i2c_slave_writeEPKci+0x22>
                return -1;
 80046a4:	f04f 33ff 	mov.w	r3, #4294967295
 80046a8:	e068      	b.n	800477c <_ZN7TwoWire15i2c_slave_writeEPKci+0x11e>
            }
        }

        /* Write data to DR */
        i2c->DR = (*data++);
 80046aa:	68bb      	ldr	r3, [r7, #8]
 80046ac:	1c5a      	adds	r2, r3, #1
 80046ae:	60ba      	str	r2, [r7, #8]
 80046b0:	781b      	ldrb	r3, [r3, #0]
 80046b2:	461a      	mov	r2, r3
 80046b4:	697b      	ldr	r3, [r7, #20]
 80046b6:	611a      	str	r2, [r3, #16]
        length--;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	3b01      	subs	r3, #1
 80046bc:	607b      	str	r3, [r7, #4]
        size++;
 80046be:	69bb      	ldr	r3, [r7, #24]
 80046c0:	3301      	adds	r3, #1
 80046c2:	61bb      	str	r3, [r7, #24]

        if ((__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_BTF) == SET) && (length != 0)) {
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046c8:	695b      	ldr	r3, [r3, #20]
 80046ca:	f003 0304 	and.w	r3, r3, #4
 80046ce:	2b04      	cmp	r3, #4
 80046d0:	d104      	bne.n	80046dc <_ZN7TwoWire15i2c_slave_writeEPKci+0x7e>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d001      	beq.n	80046dc <_ZN7TwoWire15i2c_slave_writeEPKci+0x7e>
 80046d8:	2301      	movs	r3, #1
 80046da:	e000      	b.n	80046de <_ZN7TwoWire15i2c_slave_writeEPKci+0x80>
 80046dc:	2300      	movs	r3, #0
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d0c8      	beq.n	8004674 <_ZN7TwoWire15i2c_slave_writeEPKci+0x16>
            /* Write data to DR */
            i2c->DR = (*data++);
 80046e2:	68bb      	ldr	r3, [r7, #8]
 80046e4:	1c5a      	adds	r2, r3, #1
 80046e6:	60ba      	str	r2, [r7, #8]
 80046e8:	781b      	ldrb	r3, [r3, #0]
 80046ea:	461a      	mov	r2, r3
 80046ec:	697b      	ldr	r3, [r7, #20]
 80046ee:	611a      	str	r2, [r3, #16]
            length--;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	3b01      	subs	r3, #1
 80046f4:	607b      	str	r3, [r7, #4]
            size++;
 80046f6:	69bb      	ldr	r3, [r7, #24]
 80046f8:	3301      	adds	r3, #1
 80046fa:	61bb      	str	r3, [r7, #24]
    while (length > 0) {
 80046fc:	e7ba      	b.n	8004674 <_ZN7TwoWire15i2c_slave_writeEPKci+0x16>
        }
    }

    /* Wait until AF flag is set */
    Timeout = FLAG_TIMEOUT;
 80046fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004702:	61fb      	str	r3, [r7, #28]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_AF) == RESET) {
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004708:	695b      	ldr	r3, [r3, #20]
 800470a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800470e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004712:	bf14      	ite	ne
 8004714:	2301      	movne	r3, #1
 8004716:	2300      	moveq	r3, #0
 8004718:	b2db      	uxtb	r3, r3
 800471a:	2b00      	cmp	r3, #0
 800471c:	d008      	beq.n	8004730 <_ZN7TwoWire15i2c_slave_writeEPKci+0xd2>
        Timeout--;
 800471e:	69fb      	ldr	r3, [r7, #28]
 8004720:	3b01      	subs	r3, #1
 8004722:	61fb      	str	r3, [r7, #28]
        if (Timeout == 0) {
 8004724:	69fb      	ldr	r3, [r7, #28]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d1ec      	bne.n	8004704 <_ZN7TwoWire15i2c_slave_writeEPKci+0xa6>
            return -1;
 800472a:	f04f 33ff 	mov.w	r3, #4294967295
 800472e:	e025      	b.n	800477c <_ZN7TwoWire15i2c_slave_writeEPKci+0x11e>
        }
    }

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(&I2cHandle, I2C_FLAG_AF);
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004734:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004738:	615a      	str	r2, [r3, #20]

    /* Wait until BUSY flag is reset */
    Timeout = FLAG_TIMEOUT;
 800473a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800473e:	61fb      	str	r3, [r7, #28]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_BUSY) == SET) {
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004744:	699b      	ldr	r3, [r3, #24]
 8004746:	f003 0302 	and.w	r3, r3, #2
 800474a:	2b02      	cmp	r3, #2
 800474c:	bf0c      	ite	eq
 800474e:	2301      	moveq	r3, #1
 8004750:	2300      	movne	r3, #0
 8004752:	b2db      	uxtb	r3, r3
 8004754:	2b00      	cmp	r3, #0
 8004756:	d008      	beq.n	800476a <_ZN7TwoWire15i2c_slave_writeEPKci+0x10c>
        Timeout--;
 8004758:	69fb      	ldr	r3, [r7, #28]
 800475a:	3b01      	subs	r3, #1
 800475c:	61fb      	str	r3, [r7, #28]
        if (Timeout == 0) {
 800475e:	69fb      	ldr	r3, [r7, #28]
 8004760:	2b00      	cmp	r3, #0
 8004762:	d1ed      	bne.n	8004740 <_ZN7TwoWire15i2c_slave_writeEPKci+0xe2>
            return -1;
 8004764:	f04f 33ff 	mov.w	r3, #4294967295
 8004768:	e008      	b.n	800477c <_ZN7TwoWire15i2c_slave_writeEPKci+0x11e>
        }
    }

    I2cHandle.State = HAL_I2C_STATE_READY;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	2220      	movs	r2, #32
 800476e:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79

    /* Process Unlocked */
    __HAL_UNLOCK(&I2cHandle);
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	2200      	movs	r2, #0
 8004776:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    return size;
 800477a:	69bb      	ldr	r3, [r7, #24]
}
 800477c:	4618      	mov	r0, r3
 800477e:	3724      	adds	r7, #36	; 0x24
 8004780:	46bd      	mov	sp, r7
 8004782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004786:	4770      	bx	lr

08004788 <_ZN7TwoWire15enableInterruptEv>:
      }
    }
}

void TwoWire::enableInterrupt(void)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b082      	sub	sp, #8
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
    if(I2cHandle.Instance == I2C3)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004794:	4a12      	ldr	r2, [pc, #72]	; (80047e0 <_ZN7TwoWire15enableInterruptEv+0x58>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d106      	bne.n	80047a8 <_ZN7TwoWire15enableInterruptEv+0x20>
    {
      HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
 800479a:	2049      	movs	r0, #73	; 0x49
 800479c:	f001 fcc2 	bl	8006124 <HAL_NVIC_EnableIRQ>
      HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 80047a0:	2048      	movs	r0, #72	; 0x48
 80047a2:	f001 fcbf 	bl	8006124 <HAL_NVIC_EnableIRQ>
      HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
    } else
    {
      // Do Nothing
    }
}
 80047a6:	e016      	b.n	80047d6 <_ZN7TwoWire15enableInterruptEv+0x4e>
    else if(I2cHandle.Instance == I2C2)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047ac:	4a0d      	ldr	r2, [pc, #52]	; (80047e4 <_ZN7TwoWire15enableInterruptEv+0x5c>)
 80047ae:	4293      	cmp	r3, r2
 80047b0:	d106      	bne.n	80047c0 <_ZN7TwoWire15enableInterruptEv+0x38>
      HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 80047b2:	2022      	movs	r0, #34	; 0x22
 80047b4:	f001 fcb6 	bl	8006124 <HAL_NVIC_EnableIRQ>
      HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 80047b8:	2021      	movs	r0, #33	; 0x21
 80047ba:	f001 fcb3 	bl	8006124 <HAL_NVIC_EnableIRQ>
}
 80047be:	e00a      	b.n	80047d6 <_ZN7TwoWire15enableInterruptEv+0x4e>
    else if (I2cHandle.Instance == I2C1)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047c4:	4a08      	ldr	r2, [pc, #32]	; (80047e8 <_ZN7TwoWire15enableInterruptEv+0x60>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d105      	bne.n	80047d6 <_ZN7TwoWire15enableInterruptEv+0x4e>
      HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80047ca:	2020      	movs	r0, #32
 80047cc:	f001 fcaa 	bl	8006124 <HAL_NVIC_EnableIRQ>
      HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80047d0:	201f      	movs	r0, #31
 80047d2:	f001 fca7 	bl	8006124 <HAL_NVIC_EnableIRQ>
}
 80047d6:	bf00      	nop
 80047d8:	3708      	adds	r7, #8
 80047da:	46bd      	mov	sp, r7
 80047dc:	bd80      	pop	{r7, pc}
 80047de:	bf00      	nop
 80047e0:	40005c00 	.word	0x40005c00
 80047e4:	40005800 	.word	0x40005800
 80047e8:	40005400 	.word	0x40005400

080047ec <_ZN7TwoWire16disableInterruptEv>:

void TwoWire::disableInterrupt(void)
{
 80047ec:	b580      	push	{r7, lr}
 80047ee:	b082      	sub	sp, #8
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
    if(I2cHandle.Instance == I2C3)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047f8:	4a12      	ldr	r2, [pc, #72]	; (8004844 <_ZN7TwoWire16disableInterruptEv+0x58>)
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d106      	bne.n	800480c <_ZN7TwoWire16disableInterruptEv+0x20>
    {
      HAL_NVIC_DisableIRQ(I2C3_ER_IRQn);
 80047fe:	2049      	movs	r0, #73	; 0x49
 8004800:	f001 fc9e 	bl	8006140 <HAL_NVIC_DisableIRQ>
      HAL_NVIC_DisableIRQ(I2C3_EV_IRQn);
 8004804:	2048      	movs	r0, #72	; 0x48
 8004806:	f001 fc9b 	bl	8006140 <HAL_NVIC_DisableIRQ>
      HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
    } else
    {
      // Do Nothing
    }
}
 800480a:	e016      	b.n	800483a <_ZN7TwoWire16disableInterruptEv+0x4e>
    else if(I2cHandle.Instance == I2C2)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004810:	4a0d      	ldr	r2, [pc, #52]	; (8004848 <_ZN7TwoWire16disableInterruptEv+0x5c>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d106      	bne.n	8004824 <_ZN7TwoWire16disableInterruptEv+0x38>
      HAL_NVIC_DisableIRQ(I2C2_ER_IRQn);
 8004816:	2022      	movs	r0, #34	; 0x22
 8004818:	f001 fc92 	bl	8006140 <HAL_NVIC_DisableIRQ>
      HAL_NVIC_DisableIRQ(I2C2_EV_IRQn);
 800481c:	2021      	movs	r0, #33	; 0x21
 800481e:	f001 fc8f 	bl	8006140 <HAL_NVIC_DisableIRQ>
}
 8004822:	e00a      	b.n	800483a <_ZN7TwoWire16disableInterruptEv+0x4e>
    else if (I2cHandle.Instance == I2C1)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004828:	4a08      	ldr	r2, [pc, #32]	; (800484c <_ZN7TwoWire16disableInterruptEv+0x60>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d105      	bne.n	800483a <_ZN7TwoWire16disableInterruptEv+0x4e>
      HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 800482e:	2020      	movs	r0, #32
 8004830:	f001 fc86 	bl	8006140 <HAL_NVIC_DisableIRQ>
      HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 8004834:	201f      	movs	r0, #31
 8004836:	f001 fc83 	bl	8006140 <HAL_NVIC_DisableIRQ>
}
 800483a:	bf00      	nop
 800483c:	3708      	adds	r7, #8
 800483e:	46bd      	mov	sp, r7
 8004840:	bd80      	pop	{r7, pc}
 8004842:	bf00      	nop
 8004844:	40005c00 	.word	0x40005c00
 8004848:	40005800 	.word	0x40005800
 800484c:	40005400 	.word	0x40005400

08004850 <_Z41__static_initialization_and_destruction_0ii>:

// Preinstantiate Objects //////////////////////////////////////////////////////

TwoWire Wire  = TwoWire(I2C1);
TwoWire Wire1 = TwoWire(I2C2);
TwoWire Wire2 = TwoWire(I2C3);
 8004850:	b580      	push	{r7, lr}
 8004852:	b082      	sub	sp, #8
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
 8004858:	6039      	str	r1, [r7, #0]
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2b01      	cmp	r3, #1
 800485e:	d110      	bne.n	8004882 <_Z41__static_initialization_and_destruction_0ii+0x32>
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004866:	4293      	cmp	r3, r2
 8004868:	d10b      	bne.n	8004882 <_Z41__static_initialization_and_destruction_0ii+0x32>
TwoWire Wire  = TwoWire(I2C1);
 800486a:	4908      	ldr	r1, [pc, #32]	; (800488c <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 800486c:	4808      	ldr	r0, [pc, #32]	; (8004890 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 800486e:	f7ff fdd5 	bl	800441c <_ZN7TwoWireC1EP11I2C_TypeDef>
TwoWire Wire1 = TwoWire(I2C2);
 8004872:	4908      	ldr	r1, [pc, #32]	; (8004894 <_Z41__static_initialization_and_destruction_0ii+0x44>)
 8004874:	4808      	ldr	r0, [pc, #32]	; (8004898 <_Z41__static_initialization_and_destruction_0ii+0x48>)
 8004876:	f7ff fdd1 	bl	800441c <_ZN7TwoWireC1EP11I2C_TypeDef>
TwoWire Wire2 = TwoWire(I2C3);
 800487a:	4908      	ldr	r1, [pc, #32]	; (800489c <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 800487c:	4808      	ldr	r0, [pc, #32]	; (80048a0 <_Z41__static_initialization_and_destruction_0ii+0x50>)
 800487e:	f7ff fdcd 	bl	800441c <_ZN7TwoWireC1EP11I2C_TypeDef>
 8004882:	bf00      	nop
 8004884:	3708      	adds	r7, #8
 8004886:	46bd      	mov	sp, r7
 8004888:	bd80      	pop	{r7, pc}
 800488a:	bf00      	nop
 800488c:	40005400 	.word	0x40005400
 8004890:	20000270 	.word	0x20000270
 8004894:	40005800 	.word	0x40005800
 8004898:	20000328 	.word	0x20000328
 800489c:	40005c00 	.word	0x40005c00
 80048a0:	200003e0 	.word	0x200003e0

080048a4 <_GLOBAL__sub_I__ZN7TwoWireC2EP11I2C_TypeDef>:
 80048a4:	b580      	push	{r7, lr}
 80048a6:	af00      	add	r7, sp, #0
 80048a8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80048ac:	2001      	movs	r0, #1
 80048ae:	f7ff ffcf 	bl	8004850 <_Z41__static_initialization_and_destruction_0ii>
 80048b2:	bd80      	pop	{r7, pc}

080048b4 <lps22hh_read_reg>:
  *
  */
int32_t lps22hh_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 80048b4:	b590      	push	{r4, r7, lr}
 80048b6:	b087      	sub	sp, #28
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	60f8      	str	r0, [r7, #12]
 80048bc:	607a      	str	r2, [r7, #4]
 80048be:	461a      	mov	r2, r3
 80048c0:	460b      	mov	r3, r1
 80048c2:	72fb      	strb	r3, [r7, #11]
 80048c4:	4613      	mov	r3, r2
 80048c6:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	685c      	ldr	r4, [r3, #4]
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	6898      	ldr	r0, [r3, #8]
 80048d0:	893b      	ldrh	r3, [r7, #8]
 80048d2:	7af9      	ldrb	r1, [r7, #11]
 80048d4:	687a      	ldr	r2, [r7, #4]
 80048d6:	47a0      	blx	r4
 80048d8:	6178      	str	r0, [r7, #20]

  return ret;
 80048da:	697b      	ldr	r3, [r7, #20]
}
 80048dc:	4618      	mov	r0, r3
 80048de:	371c      	adds	r7, #28
 80048e0:	46bd      	mov	sp, r7
 80048e2:	bd90      	pop	{r4, r7, pc}

080048e4 <lps22hh_write_reg>:
  *
  */
int32_t lps22hh_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 80048e4:	b590      	push	{r4, r7, lr}
 80048e6:	b087      	sub	sp, #28
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	60f8      	str	r0, [r7, #12]
 80048ec:	607a      	str	r2, [r7, #4]
 80048ee:	461a      	mov	r2, r3
 80048f0:	460b      	mov	r3, r1
 80048f2:	72fb      	strb	r3, [r7, #11]
 80048f4:	4613      	mov	r3, r2
 80048f6:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	681c      	ldr	r4, [r3, #0]
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	6898      	ldr	r0, [r3, #8]
 8004900:	893b      	ldrh	r3, [r7, #8]
 8004902:	7af9      	ldrb	r1, [r7, #11]
 8004904:	687a      	ldr	r2, [r7, #4]
 8004906:	47a0      	blx	r4
 8004908:	6178      	str	r0, [r7, #20]

  return ret;
 800490a:	697b      	ldr	r3, [r7, #20]
}
 800490c:	4618      	mov	r0, r3
 800490e:	371c      	adds	r7, #28
 8004910:	46bd      	mov	sp, r7
 8004912:	bd90      	pop	{r4, r7, pc}

08004914 <lps22hh_from_lsb_to_celsius>:
{
  return ((float_t) lsb / 1048576.0f);
}

float_t lps22hh_from_lsb_to_celsius(int16_t lsb)
{
 8004914:	b480      	push	{r7}
 8004916:	b083      	sub	sp, #12
 8004918:	af00      	add	r7, sp, #0
 800491a:	4603      	mov	r3, r0
 800491c:	80fb      	strh	r3, [r7, #6]
  return ((float_t) lsb / 100.0f);
 800491e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004922:	ee07 3a90 	vmov	s15, r3
 8004926:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800492a:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8004944 <lps22hh_from_lsb_to_celsius+0x30>
 800492e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004932:	eef0 7a66 	vmov.f32	s15, s13
}
 8004936:	eeb0 0a67 	vmov.f32	s0, s15
 800493a:	370c      	adds	r7, #12
 800493c:	46bd      	mov	sp, r7
 800493e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004942:	4770      	bx	lr
 8004944:	42c80000 	.word	0x42c80000

08004948 <lps22hh_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL_REG1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b084      	sub	sp, #16
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
 8004950:	460b      	mov	r3, r1
 8004952:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg1_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *) &reg, 1);
 8004954:	f107 0208 	add.w	r2, r7, #8
 8004958:	2301      	movs	r3, #1
 800495a:	2110      	movs	r1, #16
 800495c:	6878      	ldr	r0, [r7, #4]
 800495e:	f7ff ffa9 	bl	80048b4 <lps22hh_read_reg>
 8004962:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d10f      	bne.n	800498a <lps22hh_block_data_update_set+0x42>
  {
    reg.bdu = val;
 800496a:	78fb      	ldrb	r3, [r7, #3]
 800496c:	f003 0301 	and.w	r3, r3, #1
 8004970:	b2da      	uxtb	r2, r3
 8004972:	7a3b      	ldrb	r3, [r7, #8]
 8004974:	f362 0341 	bfi	r3, r2, #1, #1
 8004978:	723b      	strb	r3, [r7, #8]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *) &reg, 1);
 800497a:	f107 0208 	add.w	r2, r7, #8
 800497e:	2301      	movs	r3, #1
 8004980:	2110      	movs	r1, #16
 8004982:	6878      	ldr	r0, [r7, #4]
 8004984:	f7ff ffae 	bl	80048e4 <lps22hh_write_reg>
 8004988:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800498a:	68fb      	ldr	r3, [r7, #12]
}
 800498c:	4618      	mov	r0, r3
 800498e:	3710      	adds	r7, #16
 8004990:	46bd      	mov	sp, r7
 8004992:	bd80      	pop	{r7, pc}

08004994 <lps22hh_data_rate_set>:
  * @param  val      change the values of odr in reg CTRL_REG1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_data_rate_set(stmdev_ctx_t *ctx, lps22hh_odr_t val)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	b086      	sub	sp, #24
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
 800499c:	460b      	mov	r3, r1
 800499e:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg1_t ctrl_reg1;
  lps22hh_ctrl_reg2_t ctrl_reg2;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 80049a0:	f107 0210 	add.w	r2, r7, #16
 80049a4:	2301      	movs	r3, #1
 80049a6:	2110      	movs	r1, #16
 80049a8:	6878      	ldr	r0, [r7, #4]
 80049aa:	f7ff ff83 	bl	80048b4 <lps22hh_read_reg>
 80049ae:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 80049b0:	697b      	ldr	r3, [r7, #20]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d107      	bne.n	80049c6 <lps22hh_data_rate_set+0x32>
  {
    ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 80049b6:	f107 020c 	add.w	r2, r7, #12
 80049ba:	2301      	movs	r3, #1
 80049bc:	2111      	movs	r1, #17
 80049be:	6878      	ldr	r0, [r7, #4]
 80049c0:	f7ff ff78 	bl	80048b4 <lps22hh_read_reg>
 80049c4:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 80049c6:	697b      	ldr	r3, [r7, #20]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d10f      	bne.n	80049ec <lps22hh_data_rate_set+0x58>
  {
    ctrl_reg1.odr = (uint8_t)val & 0x07U;
 80049cc:	78fb      	ldrb	r3, [r7, #3]
 80049ce:	f003 0307 	and.w	r3, r3, #7
 80049d2:	b2da      	uxtb	r2, r3
 80049d4:	7c3b      	ldrb	r3, [r7, #16]
 80049d6:	f362 1306 	bfi	r3, r2, #4, #3
 80049da:	743b      	strb	r3, [r7, #16]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 80049dc:	f107 0210 	add.w	r2, r7, #16
 80049e0:	2301      	movs	r3, #1
 80049e2:	2110      	movs	r1, #16
 80049e4:	6878      	ldr	r0, [r7, #4]
 80049e6:	f7ff ff7d 	bl	80048e4 <lps22hh_write_reg>
 80049ea:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 80049ec:	697b      	ldr	r3, [r7, #20]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d119      	bne.n	8004a26 <lps22hh_data_rate_set+0x92>
  {
    ctrl_reg2.low_noise_en = ((uint8_t)val & 0x10U) >> 4;
 80049f2:	78fb      	ldrb	r3, [r7, #3]
 80049f4:	091b      	lsrs	r3, r3, #4
 80049f6:	f003 0301 	and.w	r3, r3, #1
 80049fa:	b2da      	uxtb	r2, r3
 80049fc:	7b3b      	ldrb	r3, [r7, #12]
 80049fe:	f362 0341 	bfi	r3, r2, #1, #1
 8004a02:	733b      	strb	r3, [r7, #12]
    ctrl_reg2.one_shot = ((uint8_t)val & 0x08U) >> 3;
 8004a04:	78fb      	ldrb	r3, [r7, #3]
 8004a06:	08db      	lsrs	r3, r3, #3
 8004a08:	f003 0301 	and.w	r3, r3, #1
 8004a0c:	b2da      	uxtb	r2, r3
 8004a0e:	7b3b      	ldrb	r3, [r7, #12]
 8004a10:	f362 0300 	bfi	r3, r2, #0, #1
 8004a14:	733b      	strb	r3, [r7, #12]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 8004a16:	f107 020c 	add.w	r2, r7, #12
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	2111      	movs	r1, #17
 8004a1e:	6878      	ldr	r0, [r7, #4]
 8004a20:	f7ff ff60 	bl	80048e4 <lps22hh_write_reg>
 8004a24:	6178      	str	r0, [r7, #20]
  }

  return ret;
 8004a26:	697b      	ldr	r3, [r7, #20]
}
 8004a28:	4618      	mov	r0, r3
 8004a2a:	3718      	adds	r7, #24
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	bd80      	pop	{r7, pc}

08004a30 <lps22hh_temp_flag_data_ready_get>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_temp_flag_data_ready_get(stmdev_ctx_t *ctx,
                                         uint8_t *val)
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b084      	sub	sp, #16
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
 8004a38:	6039      	str	r1, [r7, #0]
  lps22hh_status_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_STATUS, (uint8_t *) &reg, 1);
 8004a3a:	f107 0208 	add.w	r2, r7, #8
 8004a3e:	2301      	movs	r3, #1
 8004a40:	2127      	movs	r1, #39	; 0x27
 8004a42:	6878      	ldr	r0, [r7, #4]
 8004a44:	f7ff ff36 	bl	80048b4 <lps22hh_read_reg>
 8004a48:	60f8      	str	r0, [r7, #12]
  *val = reg.t_da;
 8004a4a:	7a3b      	ldrb	r3, [r7, #8]
 8004a4c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8004a50:	b2db      	uxtb	r3, r3
 8004a52:	461a      	mov	r2, r3
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	701a      	strb	r2, [r3, #0]

  return ret;
 8004a58:	68fb      	ldr	r3, [r7, #12]
}
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	3710      	adds	r7, #16
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	bd80      	pop	{r7, pc}

08004a62 <lps22hh_temperature_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_temperature_raw_get(stmdev_ctx_t *ctx, int16_t *buff)
{
 8004a62:	b580      	push	{r7, lr}
 8004a64:	b084      	sub	sp, #16
 8004a66:	af00      	add	r7, sp, #0
 8004a68:	6078      	str	r0, [r7, #4]
 8004a6a:	6039      	str	r1, [r7, #0]
  int32_t ret;

  uint8_t reg[2];
  ret =  lps22hh_read_reg(ctx, LPS22HH_TEMP_OUT_L, reg, 2);
 8004a6c:	f107 0208 	add.w	r2, r7, #8
 8004a70:	2302      	movs	r3, #2
 8004a72:	212b      	movs	r1, #43	; 0x2b
 8004a74:	6878      	ldr	r0, [r7, #4]
 8004a76:	f7ff ff1d 	bl	80048b4 <lps22hh_read_reg>
 8004a7a:	60f8      	str	r0, [r7, #12]
  *buff = reg[1];
 8004a7c:	7a7b      	ldrb	r3, [r7, #9]
 8004a7e:	b21a      	sxth	r2, r3
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	801a      	strh	r2, [r3, #0]
  *buff = (*buff * 256) + reg[0];
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004a8a:	b29b      	uxth	r3, r3
 8004a8c:	021b      	lsls	r3, r3, #8
 8004a8e:	b29a      	uxth	r2, r3
 8004a90:	7a3b      	ldrb	r3, [r7, #8]
 8004a92:	b29b      	uxth	r3, r3
 8004a94:	4413      	add	r3, r2
 8004a96:	b29b      	uxth	r3, r3
 8004a98:	b21a      	sxth	r2, r3
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	801a      	strh	r2, [r3, #0]

  return ret;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
}
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	3710      	adds	r7, #16
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	bd80      	pop	{r7, pc}

08004aa8 <lps22hh_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b084      	sub	sp, #16
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
 8004ab0:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret =  lps22hh_read_reg(ctx, LPS22HH_WHO_AM_I, buff, 1);
 8004ab2:	2301      	movs	r3, #1
 8004ab4:	683a      	ldr	r2, [r7, #0]
 8004ab6:	210f      	movs	r1, #15
 8004ab8:	6878      	ldr	r0, [r7, #4]
 8004aba:	f7ff fefb 	bl	80048b4 <lps22hh_read_reg>
 8004abe:	60f8      	str	r0, [r7, #12]

  return ret;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
}
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	3710      	adds	r7, #16
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	bd80      	pop	{r7, pc}

08004aca <lps22hh_reset_set>:
  * @param  val      change the values of swreset in reg CTRL_REG2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8004aca:	b580      	push	{r7, lr}
 8004acc:	b084      	sub	sp, #16
 8004ace:	af00      	add	r7, sp, #0
 8004ad0:	6078      	str	r0, [r7, #4]
 8004ad2:	460b      	mov	r3, r1
 8004ad4:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg2_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 8004ad6:	f107 0208 	add.w	r2, r7, #8
 8004ada:	2301      	movs	r3, #1
 8004adc:	2111      	movs	r1, #17
 8004ade:	6878      	ldr	r0, [r7, #4]
 8004ae0:	f7ff fee8 	bl	80048b4 <lps22hh_read_reg>
 8004ae4:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d10f      	bne.n	8004b0c <lps22hh_reset_set+0x42>
  {
    reg.swreset = val;
 8004aec:	78fb      	ldrb	r3, [r7, #3]
 8004aee:	f003 0301 	and.w	r3, r3, #1
 8004af2:	b2da      	uxtb	r2, r3
 8004af4:	7a3b      	ldrb	r3, [r7, #8]
 8004af6:	f362 0382 	bfi	r3, r2, #2, #1
 8004afa:	723b      	strb	r3, [r7, #8]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 8004afc:	f107 0208 	add.w	r2, r7, #8
 8004b00:	2301      	movs	r3, #1
 8004b02:	2111      	movs	r1, #17
 8004b04:	6878      	ldr	r0, [r7, #4]
 8004b06:	f7ff feed 	bl	80048e4 <lps22hh_write_reg>
 8004b0a:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
}
 8004b0e:	4618      	mov	r0, r3
 8004b10:	3710      	adds	r7, #16
 8004b12:	46bd      	mov	sp, r7
 8004b14:	bd80      	pop	{r7, pc}

08004b16 <lps22hh_reset_get>:
  * @param  val      change the values of swreset in reg CTRL_REG2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_reset_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 8004b16:	b580      	push	{r7, lr}
 8004b18:	b084      	sub	sp, #16
 8004b1a:	af00      	add	r7, sp, #0
 8004b1c:	6078      	str	r0, [r7, #4]
 8004b1e:	6039      	str	r1, [r7, #0]
  lps22hh_ctrl_reg2_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 8004b20:	f107 0208 	add.w	r2, r7, #8
 8004b24:	2301      	movs	r3, #1
 8004b26:	2111      	movs	r1, #17
 8004b28:	6878      	ldr	r0, [r7, #4]
 8004b2a:	f7ff fec3 	bl	80048b4 <lps22hh_read_reg>
 8004b2e:	60f8      	str	r0, [r7, #12]
  *val = reg.swreset;
 8004b30:	7a3b      	ldrb	r3, [r7, #8]
 8004b32:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8004b36:	b2db      	uxtb	r3, r3
 8004b38:	461a      	mov	r2, r3
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	701a      	strb	r2, [r3, #0]

  return ret;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
}
 8004b40:	4618      	mov	r0, r3
 8004b42:	3710      	adds	r7, #16
 8004b44:	46bd      	mov	sp, r7
 8004b46:	bd80      	pop	{r7, pc}

08004b48 <lsm6dsr_read_reg>:
  *
  */
int32_t lsm6dsr_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 8004b48:	b590      	push	{r4, r7, lr}
 8004b4a:	b087      	sub	sp, #28
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	60f8      	str	r0, [r7, #12]
 8004b50:	607a      	str	r2, [r7, #4]
 8004b52:	461a      	mov	r2, r3
 8004b54:	460b      	mov	r3, r1
 8004b56:	72fb      	strb	r3, [r7, #11]
 8004b58:	4613      	mov	r3, r2
 8004b5a:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	685c      	ldr	r4, [r3, #4]
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	6898      	ldr	r0, [r3, #8]
 8004b64:	893b      	ldrh	r3, [r7, #8]
 8004b66:	7af9      	ldrb	r1, [r7, #11]
 8004b68:	687a      	ldr	r2, [r7, #4]
 8004b6a:	47a0      	blx	r4
 8004b6c:	6178      	str	r0, [r7, #20]

  return ret;
 8004b6e:	697b      	ldr	r3, [r7, #20]
}
 8004b70:	4618      	mov	r0, r3
 8004b72:	371c      	adds	r7, #28
 8004b74:	46bd      	mov	sp, r7
 8004b76:	bd90      	pop	{r4, r7, pc}

08004b78 <lsm6dsr_write_reg>:
  *
  */
int32_t lsm6dsr_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 8004b78:	b590      	push	{r4, r7, lr}
 8004b7a:	b087      	sub	sp, #28
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	60f8      	str	r0, [r7, #12]
 8004b80:	607a      	str	r2, [r7, #4]
 8004b82:	461a      	mov	r2, r3
 8004b84:	460b      	mov	r3, r1
 8004b86:	72fb      	strb	r3, [r7, #11]
 8004b88:	4613      	mov	r3, r2
 8004b8a:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681c      	ldr	r4, [r3, #0]
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	6898      	ldr	r0, [r3, #8]
 8004b94:	893b      	ldrh	r3, [r7, #8]
 8004b96:	7af9      	ldrb	r1, [r7, #11]
 8004b98:	687a      	ldr	r2, [r7, #4]
 8004b9a:	47a0      	blx	r4
 8004b9c:	6178      	str	r0, [r7, #20]

  return ret;
 8004b9e:	697b      	ldr	r3, [r7, #20]
}
 8004ba0:	4618      	mov	r0, r3
 8004ba2:	371c      	adds	r7, #28
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	bd90      	pop	{r4, r7, pc}

08004ba8 <lsm6dsr_from_fs2g_to_mg>:
  * @{
  *
  */

float_t lsm6dsr_from_fs2g_to_mg(int16_t lsb)
{
 8004ba8:	b480      	push	{r7}
 8004baa:	b083      	sub	sp, #12
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	4603      	mov	r3, r0
 8004bb0:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb * 0.061f);
 8004bb2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004bb6:	ee07 3a90 	vmov	s15, r3
 8004bba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004bbe:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8004bd4 <lsm6dsr_from_fs2g_to_mg+0x2c>
 8004bc2:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8004bc6:	eeb0 0a67 	vmov.f32	s0, s15
 8004bca:	370c      	adds	r7, #12
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd2:	4770      	bx	lr
 8004bd4:	3d79db23 	.word	0x3d79db23

08004bd8 <lsm6dsr_from_fs2000dps_to_mdps>:
{
  return ((float_t)lsb * 35.0f);
}

float_t lsm6dsr_from_fs2000dps_to_mdps(int16_t lsb)
{
 8004bd8:	b480      	push	{r7}
 8004bda:	b083      	sub	sp, #12
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	4603      	mov	r3, r0
 8004be0:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb * 70.0f);
 8004be2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004be6:	ee07 3a90 	vmov	s15, r3
 8004bea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004bee:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8004c04 <lsm6dsr_from_fs2000dps_to_mdps+0x2c>
 8004bf2:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8004bf6:	eeb0 0a67 	vmov.f32	s0, s15
 8004bfa:	370c      	adds	r7, #12
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c02:	4770      	bx	lr
 8004c04:	428c0000 	.word	0x428c0000

08004c08 <lsm6dsr_from_lsb_to_celsius>:
{
  return ((float_t)lsb * 140.0f);
}

float_t lsm6dsr_from_lsb_to_celsius(int16_t lsb)
{
 8004c08:	b480      	push	{r7}
 8004c0a:	b083      	sub	sp, #12
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	4603      	mov	r3, r0
 8004c10:	80fb      	strh	r3, [r7, #6]
  return (((float_t)lsb / 256.0f) + 25.0f);
 8004c12:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004c16:	ee07 3a90 	vmov	s15, r3
 8004c1a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004c1e:	eddf 6a07 	vldr	s13, [pc, #28]	; 8004c3c <lsm6dsr_from_lsb_to_celsius+0x34>
 8004c22:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004c26:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8004c2a:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 8004c2e:	eeb0 0a67 	vmov.f32	s0, s15
 8004c32:	370c      	adds	r7, #12
 8004c34:	46bd      	mov	sp, r7
 8004c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3a:	4770      	bx	lr
 8004c3c:	43800000 	.word	0x43800000

08004c40 <lsm6dsr_xl_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsr_fs_xl_t val)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b084      	sub	sp, #16
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
 8004c48:	460b      	mov	r3, r1
 8004c4a:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 8004c4c:	f107 0208 	add.w	r2, r7, #8
 8004c50:	2301      	movs	r3, #1
 8004c52:	2110      	movs	r1, #16
 8004c54:	6878      	ldr	r0, [r7, #4]
 8004c56:	f7ff ff77 	bl	8004b48 <lsm6dsr_read_reg>
 8004c5a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d10f      	bne.n	8004c82 <lsm6dsr_xl_full_scale_set+0x42>
  {
    ctrl1_xl.fs_xl = (uint8_t)val;
 8004c62:	78fb      	ldrb	r3, [r7, #3]
 8004c64:	f003 0303 	and.w	r3, r3, #3
 8004c68:	b2da      	uxtb	r2, r3
 8004c6a:	7a3b      	ldrb	r3, [r7, #8]
 8004c6c:	f362 0383 	bfi	r3, r2, #2, #2
 8004c70:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL1_XL,
 8004c72:	f107 0208 	add.w	r2, r7, #8
 8004c76:	2301      	movs	r3, #1
 8004c78:	2110      	movs	r1, #16
 8004c7a:	6878      	ldr	r0, [r7, #4]
 8004c7c:	f7ff ff7c 	bl	8004b78 <lsm6dsr_write_reg>
 8004c80:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 8004c82:	68fb      	ldr	r3, [r7, #12]
}
 8004c84:	4618      	mov	r0, r3
 8004c86:	3710      	adds	r7, #16
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	bd80      	pop	{r7, pc}

08004c8c <lsm6dsr_xl_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsr_odr_xl_t val)
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b086      	sub	sp, #24
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	6078      	str	r0, [r7, #4]
 8004c94:	460b      	mov	r3, r1
 8004c96:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_odr_xl_t odr_xl =  val;
 8004c98:	78fb      	ldrb	r3, [r7, #3]
 8004c9a:	75fb      	strb	r3, [r7, #23]
  lsm6dsr_fsm_odr_t fsm_odr;
  lsm6dsr_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dsr_fsm_enable_get(ctx, &fsm_enable);
 8004c9c:	f107 030c 	add.w	r3, r7, #12
 8004ca0:	4619      	mov	r1, r3
 8004ca2:	6878      	ldr	r0, [r7, #4]
 8004ca4:	f000 fbb0 	bl	8005408 <lsm6dsr_fsm_enable_get>
 8004ca8:	6138      	str	r0, [r7, #16]

  if (ret == 0)
 8004caa:	693b      	ldr	r3, [r7, #16]
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	f040 80c4 	bne.w	8004e3a <lsm6dsr_xl_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8004cb2:	7b3b      	ldrb	r3, [r7, #12]
 8004cb4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8004cb8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8004cba:	7b3b      	ldrb	r3, [r7, #12]
 8004cbc:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8004cc0:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8004cc2:	4313      	orrs	r3, r2
 8004cc4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8004cc6:	7b3b      	ldrb	r3, [r7, #12]
 8004cc8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8004ccc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8004cd2:	7b3b      	ldrb	r3, [r7, #12]
 8004cd4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8004cd8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8004cda:	4313      	orrs	r3, r2
 8004cdc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8004cde:	7b3b      	ldrb	r3, [r7, #12]
 8004ce0:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8004ce4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8004ce6:	4313      	orrs	r3, r2
 8004ce8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8004cea:	7b3b      	ldrb	r3, [r7, #12]
 8004cec:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8004cf0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8004cf6:	7b3b      	ldrb	r3, [r7, #12]
 8004cf8:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8004cfc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8004cfe:	4313      	orrs	r3, r2
 8004d00:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8004d02:	7b3b      	ldrb	r3, [r7, #12]
 8004d04:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8004d08:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8004d0a:	4313      	orrs	r3, r2
 8004d0c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8004d0e:	7b7b      	ldrb	r3, [r7, #13]
 8004d10:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8004d14:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8004d16:	4313      	orrs	r3, r2
 8004d18:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8004d1a:	7b7b      	ldrb	r3, [r7, #13]
 8004d1c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8004d20:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8004d22:	4313      	orrs	r3, r2
 8004d24:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8004d26:	7b7b      	ldrb	r3, [r7, #13]
 8004d28:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8004d2c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8004d2e:	4313      	orrs	r3, r2
 8004d30:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8004d32:	7b7b      	ldrb	r3, [r7, #13]
 8004d34:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8004d38:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8004d3a:	4313      	orrs	r3, r2
 8004d3c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8004d3e:	7b7b      	ldrb	r3, [r7, #13]
 8004d40:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8004d44:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8004d46:	4313      	orrs	r3, r2
 8004d48:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8004d4a:	7b7b      	ldrb	r3, [r7, #13]
 8004d4c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8004d50:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8004d52:	4313      	orrs	r3, r2
 8004d54:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8004d56:	7b7b      	ldrb	r3, [r7, #13]
 8004d58:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8004d5c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8004d5e:	4313      	orrs	r3, r2
 8004d60:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 8004d62:	7b7b      	ldrb	r3, [r7, #13]
 8004d64:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8004d68:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8004d6e:	2b01      	cmp	r3, #1
 8004d70:	d163      	bne.n	8004e3a <lsm6dsr_xl_data_rate_set+0x1ae>
    {
      ret =  lsm6dsr_fsm_data_rate_get(ctx, &fsm_odr);
 8004d72:	f107 030b 	add.w	r3, r7, #11
 8004d76:	4619      	mov	r1, r3
 8004d78:	6878      	ldr	r0, [r7, #4]
 8004d7a:	f000 fb71 	bl	8005460 <lsm6dsr_fsm_data_rate_get>
 8004d7e:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 8004d80:	693b      	ldr	r3, [r7, #16]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d159      	bne.n	8004e3a <lsm6dsr_xl_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 8004d86:	7afb      	ldrb	r3, [r7, #11]
 8004d88:	2b03      	cmp	r3, #3
 8004d8a:	d853      	bhi.n	8004e34 <lsm6dsr_xl_data_rate_set+0x1a8>
 8004d8c:	a201      	add	r2, pc, #4	; (adr r2, 8004d94 <lsm6dsr_xl_data_rate_set+0x108>)
 8004d8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d92:	bf00      	nop
 8004d94:	08004da5 	.word	0x08004da5
 8004d98:	08004db7 	.word	0x08004db7
 8004d9c:	08004dd5 	.word	0x08004dd5
 8004da0:	08004dff 	.word	0x08004dff
        {
          case LSM6DSR_ODR_FSM_12Hz5:
            if (val == LSM6DSR_XL_ODR_OFF)
 8004da4:	78fb      	ldrb	r3, [r7, #3]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d102      	bne.n	8004db0 <lsm6dsr_xl_data_rate_set+0x124>
            {
              odr_xl = LSM6DSR_XL_ODR_12Hz5;
 8004daa:	2301      	movs	r3, #1
 8004dac:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8004dae:	e045      	b.n	8004e3c <lsm6dsr_xl_data_rate_set+0x1b0>
              odr_xl = val;
 8004db0:	78fb      	ldrb	r3, [r7, #3]
 8004db2:	75fb      	strb	r3, [r7, #23]
            break;
 8004db4:	e042      	b.n	8004e3c <lsm6dsr_xl_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_26Hz:
            if (val == LSM6DSR_XL_ODR_OFF)
 8004db6:	78fb      	ldrb	r3, [r7, #3]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d102      	bne.n	8004dc2 <lsm6dsr_xl_data_rate_set+0x136>
            {
              odr_xl = LSM6DSR_XL_ODR_26Hz;
 8004dbc:	2302      	movs	r3, #2
 8004dbe:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8004dc0:	e03c      	b.n	8004e3c <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_12Hz5)
 8004dc2:	78fb      	ldrb	r3, [r7, #3]
 8004dc4:	2b01      	cmp	r3, #1
 8004dc6:	d102      	bne.n	8004dce <lsm6dsr_xl_data_rate_set+0x142>
              odr_xl = LSM6DSR_XL_ODR_26Hz;
 8004dc8:	2302      	movs	r3, #2
 8004dca:	75fb      	strb	r3, [r7, #23]
            break;
 8004dcc:	e036      	b.n	8004e3c <lsm6dsr_xl_data_rate_set+0x1b0>
              odr_xl = val;
 8004dce:	78fb      	ldrb	r3, [r7, #3]
 8004dd0:	75fb      	strb	r3, [r7, #23]
            break;
 8004dd2:	e033      	b.n	8004e3c <lsm6dsr_xl_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_52Hz:
            if (val == LSM6DSR_XL_ODR_OFF)
 8004dd4:	78fb      	ldrb	r3, [r7, #3]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d102      	bne.n	8004de0 <lsm6dsr_xl_data_rate_set+0x154>
            {
              odr_xl = LSM6DSR_XL_ODR_52Hz;
 8004dda:	2303      	movs	r3, #3
 8004ddc:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8004dde:	e02d      	b.n	8004e3c <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_12Hz5)
 8004de0:	78fb      	ldrb	r3, [r7, #3]
 8004de2:	2b01      	cmp	r3, #1
 8004de4:	d102      	bne.n	8004dec <lsm6dsr_xl_data_rate_set+0x160>
              odr_xl = LSM6DSR_XL_ODR_52Hz;
 8004de6:	2303      	movs	r3, #3
 8004de8:	75fb      	strb	r3, [r7, #23]
            break;
 8004dea:	e027      	b.n	8004e3c <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_26Hz)
 8004dec:	78fb      	ldrb	r3, [r7, #3]
 8004dee:	2b02      	cmp	r3, #2
 8004df0:	d102      	bne.n	8004df8 <lsm6dsr_xl_data_rate_set+0x16c>
              odr_xl = LSM6DSR_XL_ODR_52Hz;
 8004df2:	2303      	movs	r3, #3
 8004df4:	75fb      	strb	r3, [r7, #23]
            break;
 8004df6:	e021      	b.n	8004e3c <lsm6dsr_xl_data_rate_set+0x1b0>
              odr_xl = val;
 8004df8:	78fb      	ldrb	r3, [r7, #3]
 8004dfa:	75fb      	strb	r3, [r7, #23]
            break;
 8004dfc:	e01e      	b.n	8004e3c <lsm6dsr_xl_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_104Hz:
            if (val == LSM6DSR_XL_ODR_OFF)
 8004dfe:	78fb      	ldrb	r3, [r7, #3]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d102      	bne.n	8004e0a <lsm6dsr_xl_data_rate_set+0x17e>
            {
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 8004e04:	2304      	movs	r3, #4
 8004e06:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8004e08:	e018      	b.n	8004e3c <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_12Hz5)
 8004e0a:	78fb      	ldrb	r3, [r7, #3]
 8004e0c:	2b01      	cmp	r3, #1
 8004e0e:	d102      	bne.n	8004e16 <lsm6dsr_xl_data_rate_set+0x18a>
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 8004e10:	2304      	movs	r3, #4
 8004e12:	75fb      	strb	r3, [r7, #23]
            break;
 8004e14:	e012      	b.n	8004e3c <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_26Hz)
 8004e16:	78fb      	ldrb	r3, [r7, #3]
 8004e18:	2b02      	cmp	r3, #2
 8004e1a:	d102      	bne.n	8004e22 <lsm6dsr_xl_data_rate_set+0x196>
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 8004e1c:	2304      	movs	r3, #4
 8004e1e:	75fb      	strb	r3, [r7, #23]
            break;
 8004e20:	e00c      	b.n	8004e3c <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_52Hz)
 8004e22:	78fb      	ldrb	r3, [r7, #3]
 8004e24:	2b03      	cmp	r3, #3
 8004e26:	d102      	bne.n	8004e2e <lsm6dsr_xl_data_rate_set+0x1a2>
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 8004e28:	2304      	movs	r3, #4
 8004e2a:	75fb      	strb	r3, [r7, #23]
            break;
 8004e2c:	e006      	b.n	8004e3c <lsm6dsr_xl_data_rate_set+0x1b0>
              odr_xl = val;
 8004e2e:	78fb      	ldrb	r3, [r7, #3]
 8004e30:	75fb      	strb	r3, [r7, #23]
            break;
 8004e32:	e003      	b.n	8004e3c <lsm6dsr_xl_data_rate_set+0x1b0>

          default:
            odr_xl = val;
 8004e34:	78fb      	ldrb	r3, [r7, #3]
 8004e36:	75fb      	strb	r3, [r7, #23]
            break;
 8004e38:	e000      	b.n	8004e3c <lsm6dsr_xl_data_rate_set+0x1b0>
        }
      }
 8004e3a:	bf00      	nop
    }
  }

  if (ret == 0)
 8004e3c:	693b      	ldr	r3, [r7, #16]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d107      	bne.n	8004e52 <lsm6dsr_xl_data_rate_set+0x1c6>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 8004e42:	f107 0208 	add.w	r2, r7, #8
 8004e46:	2301      	movs	r3, #1
 8004e48:	2110      	movs	r1, #16
 8004e4a:	6878      	ldr	r0, [r7, #4]
 8004e4c:	f7ff fe7c 	bl	8004b48 <lsm6dsr_read_reg>
 8004e50:	6138      	str	r0, [r7, #16]
  }

  if (ret == 0)
 8004e52:	693b      	ldr	r3, [r7, #16]
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d10f      	bne.n	8004e78 <lsm6dsr_xl_data_rate_set+0x1ec>
  {
    ctrl1_xl.odr_xl = (uint8_t)odr_xl;
 8004e58:	7dfb      	ldrb	r3, [r7, #23]
 8004e5a:	f003 030f 	and.w	r3, r3, #15
 8004e5e:	b2da      	uxtb	r2, r3
 8004e60:	7a3b      	ldrb	r3, [r7, #8]
 8004e62:	f362 1307 	bfi	r3, r2, #4, #4
 8004e66:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL1_XL,
 8004e68:	f107 0208 	add.w	r2, r7, #8
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	2110      	movs	r1, #16
 8004e70:	6878      	ldr	r0, [r7, #4]
 8004e72:	f7ff fe81 	bl	8004b78 <lsm6dsr_write_reg>
 8004e76:	6138      	str	r0, [r7, #16]
                            (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 8004e78:	693b      	ldr	r3, [r7, #16]
}
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	3718      	adds	r7, #24
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	bd80      	pop	{r7, pc}
 8004e82:	bf00      	nop

08004e84 <lsm6dsr_gy_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_gy_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsr_fs_g_t val)
{
 8004e84:	b580      	push	{r7, lr}
 8004e86:	b084      	sub	sp, #16
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
 8004e8c:	460b      	mov	r3, r1
 8004e8e:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8004e90:	f107 0208 	add.w	r2, r7, #8
 8004e94:	2301      	movs	r3, #1
 8004e96:	2111      	movs	r1, #17
 8004e98:	6878      	ldr	r0, [r7, #4]
 8004e9a:	f7ff fe55 	bl	8004b48 <lsm6dsr_read_reg>
 8004e9e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d10f      	bne.n	8004ec6 <lsm6dsr_gy_full_scale_set+0x42>
  {
    ctrl2_g.fs_g = (uint8_t)val;
 8004ea6:	78fb      	ldrb	r3, [r7, #3]
 8004ea8:	f003 030f 	and.w	r3, r3, #15
 8004eac:	b2da      	uxtb	r2, r3
 8004eae:	7a3b      	ldrb	r3, [r7, #8]
 8004eb0:	f362 0303 	bfi	r3, r2, #0, #4
 8004eb4:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8004eb6:	f107 0208 	add.w	r2, r7, #8
 8004eba:	2301      	movs	r3, #1
 8004ebc:	2111      	movs	r1, #17
 8004ebe:	6878      	ldr	r0, [r7, #4]
 8004ec0:	f7ff fe5a 	bl	8004b78 <lsm6dsr_write_reg>
 8004ec4:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
}
 8004ec8:	4618      	mov	r0, r3
 8004eca:	3710      	adds	r7, #16
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	bd80      	pop	{r7, pc}

08004ed0 <lsm6dsr_gy_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_gy_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsr_odr_g_t val)
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b086      	sub	sp, #24
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
 8004ed8:	460b      	mov	r3, r1
 8004eda:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_odr_g_t odr_gy =  val;
 8004edc:	78fb      	ldrb	r3, [r7, #3]
 8004ede:	75fb      	strb	r3, [r7, #23]
  lsm6dsr_fsm_odr_t fsm_odr;
  lsm6dsr_ctrl2_g_t ctrl2_g;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dsr_fsm_enable_get(ctx, &fsm_enable);
 8004ee0:	f107 030c 	add.w	r3, r7, #12
 8004ee4:	4619      	mov	r1, r3
 8004ee6:	6878      	ldr	r0, [r7, #4]
 8004ee8:	f000 fa8e 	bl	8005408 <lsm6dsr_fsm_enable_get>
 8004eec:	6138      	str	r0, [r7, #16]

  if (ret == 0)
 8004eee:	693b      	ldr	r3, [r7, #16]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	f040 80c4 	bne.w	800507e <lsm6dsr_gy_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8004ef6:	7b3b      	ldrb	r3, [r7, #12]
 8004ef8:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8004efc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8004efe:	7b3b      	ldrb	r3, [r7, #12]
 8004f00:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8004f04:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8004f06:	4313      	orrs	r3, r2
 8004f08:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8004f0a:	7b3b      	ldrb	r3, [r7, #12]
 8004f0c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8004f10:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8004f12:	4313      	orrs	r3, r2
 8004f14:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8004f16:	7b3b      	ldrb	r3, [r7, #12]
 8004f18:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8004f1c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8004f1e:	4313      	orrs	r3, r2
 8004f20:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8004f22:	7b3b      	ldrb	r3, [r7, #12]
 8004f24:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8004f28:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8004f2a:	4313      	orrs	r3, r2
 8004f2c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8004f2e:	7b3b      	ldrb	r3, [r7, #12]
 8004f30:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8004f34:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8004f36:	4313      	orrs	r3, r2
 8004f38:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8004f3a:	7b3b      	ldrb	r3, [r7, #12]
 8004f3c:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8004f40:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8004f42:	4313      	orrs	r3, r2
 8004f44:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8004f46:	7b3b      	ldrb	r3, [r7, #12]
 8004f48:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8004f4c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8004f4e:	4313      	orrs	r3, r2
 8004f50:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8004f52:	7b7b      	ldrb	r3, [r7, #13]
 8004f54:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8004f58:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8004f5a:	4313      	orrs	r3, r2
 8004f5c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8004f5e:	7b7b      	ldrb	r3, [r7, #13]
 8004f60:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8004f64:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8004f66:	4313      	orrs	r3, r2
 8004f68:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8004f6a:	7b7b      	ldrb	r3, [r7, #13]
 8004f6c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8004f70:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8004f72:	4313      	orrs	r3, r2
 8004f74:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8004f76:	7b7b      	ldrb	r3, [r7, #13]
 8004f78:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8004f7c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8004f7e:	4313      	orrs	r3, r2
 8004f80:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8004f82:	7b7b      	ldrb	r3, [r7, #13]
 8004f84:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8004f88:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8004f8a:	4313      	orrs	r3, r2
 8004f8c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8004f8e:	7b7b      	ldrb	r3, [r7, #13]
 8004f90:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8004f94:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8004f96:	4313      	orrs	r3, r2
 8004f98:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8004f9a:	7b7b      	ldrb	r3, [r7, #13]
 8004f9c:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8004fa0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8004fa2:	4313      	orrs	r3, r2
 8004fa4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 8004fa6:	7b7b      	ldrb	r3, [r7, #13]
 8004fa8:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8004fac:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8004fae:	4313      	orrs	r3, r2
 8004fb0:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8004fb2:	2b01      	cmp	r3, #1
 8004fb4:	d163      	bne.n	800507e <lsm6dsr_gy_data_rate_set+0x1ae>
    {
      ret =  lsm6dsr_fsm_data_rate_get(ctx, &fsm_odr);
 8004fb6:	f107 030b 	add.w	r3, r7, #11
 8004fba:	4619      	mov	r1, r3
 8004fbc:	6878      	ldr	r0, [r7, #4]
 8004fbe:	f000 fa4f 	bl	8005460 <lsm6dsr_fsm_data_rate_get>
 8004fc2:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 8004fc4:	693b      	ldr	r3, [r7, #16]
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d159      	bne.n	800507e <lsm6dsr_gy_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 8004fca:	7afb      	ldrb	r3, [r7, #11]
 8004fcc:	2b03      	cmp	r3, #3
 8004fce:	d853      	bhi.n	8005078 <lsm6dsr_gy_data_rate_set+0x1a8>
 8004fd0:	a201      	add	r2, pc, #4	; (adr r2, 8004fd8 <lsm6dsr_gy_data_rate_set+0x108>)
 8004fd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fd6:	bf00      	nop
 8004fd8:	08004fe9 	.word	0x08004fe9
 8004fdc:	08004ffb 	.word	0x08004ffb
 8004fe0:	08005019 	.word	0x08005019
 8004fe4:	08005043 	.word	0x08005043
        {
          case LSM6DSR_ODR_FSM_12Hz5:
            if (val == LSM6DSR_GY_ODR_OFF)
 8004fe8:	78fb      	ldrb	r3, [r7, #3]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d102      	bne.n	8004ff4 <lsm6dsr_gy_data_rate_set+0x124>
            {
              odr_gy = LSM6DSR_GY_ODR_12Hz5;
 8004fee:	2301      	movs	r3, #1
 8004ff0:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8004ff2:	e045      	b.n	8005080 <lsm6dsr_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8004ff4:	78fb      	ldrb	r3, [r7, #3]
 8004ff6:	75fb      	strb	r3, [r7, #23]
            break;
 8004ff8:	e042      	b.n	8005080 <lsm6dsr_gy_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_26Hz:
            if (val == LSM6DSR_GY_ODR_OFF)
 8004ffa:	78fb      	ldrb	r3, [r7, #3]
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d102      	bne.n	8005006 <lsm6dsr_gy_data_rate_set+0x136>
            {
              odr_gy = LSM6DSR_GY_ODR_26Hz;
 8005000:	2302      	movs	r3, #2
 8005002:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8005004:	e03c      	b.n	8005080 <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_12Hz5)
 8005006:	78fb      	ldrb	r3, [r7, #3]
 8005008:	2b01      	cmp	r3, #1
 800500a:	d102      	bne.n	8005012 <lsm6dsr_gy_data_rate_set+0x142>
              odr_gy = LSM6DSR_GY_ODR_26Hz;
 800500c:	2302      	movs	r3, #2
 800500e:	75fb      	strb	r3, [r7, #23]
            break;
 8005010:	e036      	b.n	8005080 <lsm6dsr_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8005012:	78fb      	ldrb	r3, [r7, #3]
 8005014:	75fb      	strb	r3, [r7, #23]
            break;
 8005016:	e033      	b.n	8005080 <lsm6dsr_gy_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_52Hz:
            if (val == LSM6DSR_GY_ODR_OFF)
 8005018:	78fb      	ldrb	r3, [r7, #3]
 800501a:	2b00      	cmp	r3, #0
 800501c:	d102      	bne.n	8005024 <lsm6dsr_gy_data_rate_set+0x154>
            {
              odr_gy = LSM6DSR_GY_ODR_52Hz;
 800501e:	2303      	movs	r3, #3
 8005020:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8005022:	e02d      	b.n	8005080 <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_12Hz5)
 8005024:	78fb      	ldrb	r3, [r7, #3]
 8005026:	2b01      	cmp	r3, #1
 8005028:	d102      	bne.n	8005030 <lsm6dsr_gy_data_rate_set+0x160>
              odr_gy = LSM6DSR_GY_ODR_52Hz;
 800502a:	2303      	movs	r3, #3
 800502c:	75fb      	strb	r3, [r7, #23]
            break;
 800502e:	e027      	b.n	8005080 <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_26Hz)
 8005030:	78fb      	ldrb	r3, [r7, #3]
 8005032:	2b02      	cmp	r3, #2
 8005034:	d102      	bne.n	800503c <lsm6dsr_gy_data_rate_set+0x16c>
              odr_gy = LSM6DSR_GY_ODR_52Hz;
 8005036:	2303      	movs	r3, #3
 8005038:	75fb      	strb	r3, [r7, #23]
            break;
 800503a:	e021      	b.n	8005080 <lsm6dsr_gy_data_rate_set+0x1b0>
              odr_gy = val;
 800503c:	78fb      	ldrb	r3, [r7, #3]
 800503e:	75fb      	strb	r3, [r7, #23]
            break;
 8005040:	e01e      	b.n	8005080 <lsm6dsr_gy_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_104Hz:
            if (val == LSM6DSR_GY_ODR_OFF)
 8005042:	78fb      	ldrb	r3, [r7, #3]
 8005044:	2b00      	cmp	r3, #0
 8005046:	d102      	bne.n	800504e <lsm6dsr_gy_data_rate_set+0x17e>
            {
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 8005048:	2304      	movs	r3, #4
 800504a:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 800504c:	e018      	b.n	8005080 <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_12Hz5)
 800504e:	78fb      	ldrb	r3, [r7, #3]
 8005050:	2b01      	cmp	r3, #1
 8005052:	d102      	bne.n	800505a <lsm6dsr_gy_data_rate_set+0x18a>
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 8005054:	2304      	movs	r3, #4
 8005056:	75fb      	strb	r3, [r7, #23]
            break;
 8005058:	e012      	b.n	8005080 <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_26Hz)
 800505a:	78fb      	ldrb	r3, [r7, #3]
 800505c:	2b02      	cmp	r3, #2
 800505e:	d102      	bne.n	8005066 <lsm6dsr_gy_data_rate_set+0x196>
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 8005060:	2304      	movs	r3, #4
 8005062:	75fb      	strb	r3, [r7, #23]
            break;
 8005064:	e00c      	b.n	8005080 <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_52Hz)
 8005066:	78fb      	ldrb	r3, [r7, #3]
 8005068:	2b03      	cmp	r3, #3
 800506a:	d102      	bne.n	8005072 <lsm6dsr_gy_data_rate_set+0x1a2>
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 800506c:	2304      	movs	r3, #4
 800506e:	75fb      	strb	r3, [r7, #23]
            break;
 8005070:	e006      	b.n	8005080 <lsm6dsr_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8005072:	78fb      	ldrb	r3, [r7, #3]
 8005074:	75fb      	strb	r3, [r7, #23]
            break;
 8005076:	e003      	b.n	8005080 <lsm6dsr_gy_data_rate_set+0x1b0>

          default:
            odr_gy = val;
 8005078:	78fb      	ldrb	r3, [r7, #3]
 800507a:	75fb      	strb	r3, [r7, #23]
            break;
 800507c:	e000      	b.n	8005080 <lsm6dsr_gy_data_rate_set+0x1b0>
        }
      }
 800507e:	bf00      	nop
    }
  }

  if (ret == 0)
 8005080:	693b      	ldr	r3, [r7, #16]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d107      	bne.n	8005096 <lsm6dsr_gy_data_rate_set+0x1c6>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8005086:	f107 0208 	add.w	r2, r7, #8
 800508a:	2301      	movs	r3, #1
 800508c:	2111      	movs	r1, #17
 800508e:	6878      	ldr	r0, [r7, #4]
 8005090:	f7ff fd5a 	bl	8004b48 <lsm6dsr_read_reg>
 8005094:	6138      	str	r0, [r7, #16]
  }

  if (ret == 0)
 8005096:	693b      	ldr	r3, [r7, #16]
 8005098:	2b00      	cmp	r3, #0
 800509a:	d10f      	bne.n	80050bc <lsm6dsr_gy_data_rate_set+0x1ec>
  {
    ctrl2_g.odr_g = (uint8_t)odr_gy;
 800509c:	7dfb      	ldrb	r3, [r7, #23]
 800509e:	f003 030f 	and.w	r3, r3, #15
 80050a2:	b2da      	uxtb	r2, r3
 80050a4:	7a3b      	ldrb	r3, [r7, #8]
 80050a6:	f362 1307 	bfi	r3, r2, #4, #4
 80050aa:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 80050ac:	f107 0208 	add.w	r2, r7, #8
 80050b0:	2301      	movs	r3, #1
 80050b2:	2111      	movs	r1, #17
 80050b4:	6878      	ldr	r0, [r7, #4]
 80050b6:	f7ff fd5f 	bl	8004b78 <lsm6dsr_write_reg>
 80050ba:	6138      	str	r0, [r7, #16]
  }

  return ret;
 80050bc:	693b      	ldr	r3, [r7, #16]
}
 80050be:	4618      	mov	r0, r3
 80050c0:	3718      	adds	r7, #24
 80050c2:	46bd      	mov	sp, r7
 80050c4:	bd80      	pop	{r7, pc}
 80050c6:	bf00      	nop

080050c8 <lsm6dsr_block_data_update_set>:
  * @param  val    Change the values of bdu in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b084      	sub	sp, #16
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
 80050d0:	460b      	mov	r3, r1
 80050d2:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 80050d4:	f107 0208 	add.w	r2, r7, #8
 80050d8:	2301      	movs	r3, #1
 80050da:	2112      	movs	r1, #18
 80050dc:	6878      	ldr	r0, [r7, #4]
 80050de:	f7ff fd33 	bl	8004b48 <lsm6dsr_read_reg>
 80050e2:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d10f      	bne.n	800510a <lsm6dsr_block_data_update_set+0x42>
  {
    ctrl3_c.bdu = (uint8_t)val;
 80050ea:	78fb      	ldrb	r3, [r7, #3]
 80050ec:	f003 0301 	and.w	r3, r3, #1
 80050f0:	b2da      	uxtb	r2, r3
 80050f2:	7a3b      	ldrb	r3, [r7, #8]
 80050f4:	f362 1386 	bfi	r3, r2, #6, #1
 80050f8:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 80050fa:	f107 0208 	add.w	r2, r7, #8
 80050fe:	2301      	movs	r3, #1
 8005100:	2112      	movs	r1, #18
 8005102:	6878      	ldr	r0, [r7, #4]
 8005104:	f7ff fd38 	bl	8004b78 <lsm6dsr_write_reg>
 8005108:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800510a:	68fb      	ldr	r3, [r7, #12]
}
 800510c:	4618      	mov	r0, r3
 800510e:	3710      	adds	r7, #16
 8005110:	46bd      	mov	sp, r7
 8005112:	bd80      	pop	{r7, pc}

08005114 <lsm6dsr_xl_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_flag_data_ready_get(stmdev_ctx_t *ctx,
                                       uint8_t *val)
{
 8005114:	b580      	push	{r7, lr}
 8005116:	b084      	sub	sp, #16
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
 800511c:	6039      	str	r1, [r7, #0]
  lsm6dsr_status_reg_t status_reg;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_STATUS_REG,
 800511e:	f107 0208 	add.w	r2, r7, #8
 8005122:	2301      	movs	r3, #1
 8005124:	211e      	movs	r1, #30
 8005126:	6878      	ldr	r0, [r7, #4]
 8005128:	f7ff fd0e 	bl	8004b48 <lsm6dsr_read_reg>
 800512c:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&status_reg, 1);
  *val = status_reg.xlda;
 800512e:	7a3b      	ldrb	r3, [r7, #8]
 8005130:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005134:	b2db      	uxtb	r3, r3
 8005136:	461a      	mov	r2, r3
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	701a      	strb	r2, [r3, #0]

  return ret;
 800513c:	68fb      	ldr	r3, [r7, #12]
}
 800513e:	4618      	mov	r0, r3
 8005140:	3710      	adds	r7, #16
 8005142:	46bd      	mov	sp, r7
 8005144:	bd80      	pop	{r7, pc}

08005146 <lsm6dsr_gy_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_gy_flag_data_ready_get(stmdev_ctx_t *ctx,
                                       uint8_t *val)
{
 8005146:	b580      	push	{r7, lr}
 8005148:	b084      	sub	sp, #16
 800514a:	af00      	add	r7, sp, #0
 800514c:	6078      	str	r0, [r7, #4]
 800514e:	6039      	str	r1, [r7, #0]
  lsm6dsr_status_reg_t status_reg;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_STATUS_REG,
 8005150:	f107 0208 	add.w	r2, r7, #8
 8005154:	2301      	movs	r3, #1
 8005156:	211e      	movs	r1, #30
 8005158:	6878      	ldr	r0, [r7, #4]
 800515a:	f7ff fcf5 	bl	8004b48 <lsm6dsr_read_reg>
 800515e:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&status_reg, 1);
  *val = status_reg.gda;
 8005160:	7a3b      	ldrb	r3, [r7, #8]
 8005162:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8005166:	b2db      	uxtb	r3, r3
 8005168:	461a      	mov	r2, r3
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	701a      	strb	r2, [r3, #0]

  return ret;
 800516e:	68fb      	ldr	r3, [r7, #12]
}
 8005170:	4618      	mov	r0, r3
 8005172:	3710      	adds	r7, #16
 8005174:	46bd      	mov	sp, r7
 8005176:	bd80      	pop	{r7, pc}

08005178 <lsm6dsr_temp_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_temp_flag_data_ready_get(stmdev_ctx_t *ctx,
                                         uint8_t *val)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b084      	sub	sp, #16
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
 8005180:	6039      	str	r1, [r7, #0]
  lsm6dsr_status_reg_t status_reg;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_STATUS_REG,
 8005182:	f107 0208 	add.w	r2, r7, #8
 8005186:	2301      	movs	r3, #1
 8005188:	211e      	movs	r1, #30
 800518a:	6878      	ldr	r0, [r7, #4]
 800518c:	f7ff fcdc 	bl	8004b48 <lsm6dsr_read_reg>
 8005190:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&status_reg, 1);
  *val = status_reg.tda;
 8005192:	7a3b      	ldrb	r3, [r7, #8]
 8005194:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8005198:	b2db      	uxtb	r3, r3
 800519a:	461a      	mov	r2, r3
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	701a      	strb	r2, [r3, #0]

  return ret;
 80051a0:	68fb      	ldr	r3, [r7, #12]
}
 80051a2:	4618      	mov	r0, r3
 80051a4:	3710      	adds	r7, #16
 80051a6:	46bd      	mov	sp, r7
 80051a8:	bd80      	pop	{r7, pc}

080051aa <lsm6dsr_temperature_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_temperature_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 80051aa:	b580      	push	{r7, lr}
 80051ac:	b084      	sub	sp, #16
 80051ae:	af00      	add	r7, sp, #0
 80051b0:	6078      	str	r0, [r7, #4]
 80051b2:	6039      	str	r1, [r7, #0]
  uint8_t buff[2];
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_OUT_TEMP_L, buff, 2);
 80051b4:	f107 0208 	add.w	r2, r7, #8
 80051b8:	2302      	movs	r3, #2
 80051ba:	2120      	movs	r1, #32
 80051bc:	6878      	ldr	r0, [r7, #4]
 80051be:	f7ff fcc3 	bl	8004b48 <lsm6dsr_read_reg>
 80051c2:	60f8      	str	r0, [r7, #12]
  val[0] = (int16_t)buff[1];
 80051c4:	7a7b      	ldrb	r3, [r7, #9]
 80051c6:	b21a      	sxth	r2, r3
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80051d2:	b29b      	uxth	r3, r3
 80051d4:	021b      	lsls	r3, r3, #8
 80051d6:	b29a      	uxth	r2, r3
 80051d8:	7a3b      	ldrb	r3, [r7, #8]
 80051da:	b29b      	uxth	r3, r3
 80051dc:	4413      	add	r3, r2
 80051de:	b29b      	uxth	r3, r3
 80051e0:	b21a      	sxth	r2, r3
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	801a      	strh	r2, [r3, #0]

  return ret;
 80051e6:	68fb      	ldr	r3, [r7, #12]
}
 80051e8:	4618      	mov	r0, r3
 80051ea:	3710      	adds	r7, #16
 80051ec:	46bd      	mov	sp, r7
 80051ee:	bd80      	pop	{r7, pc}

080051f0 <lsm6dsr_angular_rate_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_angular_rate_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b086      	sub	sp, #24
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
 80051f8:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_OUTX_L_G, buff, 6);
 80051fa:	f107 020c 	add.w	r2, r7, #12
 80051fe:	2306      	movs	r3, #6
 8005200:	2122      	movs	r1, #34	; 0x22
 8005202:	6878      	ldr	r0, [r7, #4]
 8005204:	f7ff fca0 	bl	8004b48 <lsm6dsr_read_reg>
 8005208:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 800520a:	7b7b      	ldrb	r3, [r7, #13]
 800520c:	b21a      	sxth	r2, r3
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005218:	b29b      	uxth	r3, r3
 800521a:	021b      	lsls	r3, r3, #8
 800521c:	b29a      	uxth	r2, r3
 800521e:	7b3b      	ldrb	r3, [r7, #12]
 8005220:	b29b      	uxth	r3, r3
 8005222:	4413      	add	r3, r2
 8005224:	b29b      	uxth	r3, r3
 8005226:	b21a      	sxth	r2, r3
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 800522c:	7bfa      	ldrb	r2, [r7, #15]
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	3302      	adds	r3, #2
 8005232:	b212      	sxth	r2, r2
 8005234:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	3302      	adds	r3, #2
 800523a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800523e:	b29b      	uxth	r3, r3
 8005240:	021b      	lsls	r3, r3, #8
 8005242:	b29a      	uxth	r2, r3
 8005244:	7bbb      	ldrb	r3, [r7, #14]
 8005246:	b29b      	uxth	r3, r3
 8005248:	4413      	add	r3, r2
 800524a:	b29a      	uxth	r2, r3
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	3302      	adds	r3, #2
 8005250:	b212      	sxth	r2, r2
 8005252:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8005254:	7c7a      	ldrb	r2, [r7, #17]
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	3304      	adds	r3, #4
 800525a:	b212      	sxth	r2, r2
 800525c:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	3304      	adds	r3, #4
 8005262:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005266:	b29b      	uxth	r3, r3
 8005268:	021b      	lsls	r3, r3, #8
 800526a:	b29a      	uxth	r2, r3
 800526c:	7c3b      	ldrb	r3, [r7, #16]
 800526e:	b29b      	uxth	r3, r3
 8005270:	4413      	add	r3, r2
 8005272:	b29a      	uxth	r2, r3
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	3304      	adds	r3, #4
 8005278:	b212      	sxth	r2, r2
 800527a:	801a      	strh	r2, [r3, #0]

  return ret;
 800527c:	697b      	ldr	r3, [r7, #20]
}
 800527e:	4618      	mov	r0, r3
 8005280:	3718      	adds	r7, #24
 8005282:	46bd      	mov	sp, r7
 8005284:	bd80      	pop	{r7, pc}

08005286 <lsm6dsr_acceleration_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8005286:	b580      	push	{r7, lr}
 8005288:	b086      	sub	sp, #24
 800528a:	af00      	add	r7, sp, #0
 800528c:	6078      	str	r0, [r7, #4]
 800528e:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_OUTX_L_A, buff, 6);
 8005290:	f107 020c 	add.w	r2, r7, #12
 8005294:	2306      	movs	r3, #6
 8005296:	2128      	movs	r1, #40	; 0x28
 8005298:	6878      	ldr	r0, [r7, #4]
 800529a:	f7ff fc55 	bl	8004b48 <lsm6dsr_read_reg>
 800529e:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 80052a0:	7b7b      	ldrb	r3, [r7, #13]
 80052a2:	b21a      	sxth	r2, r3
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80052ae:	b29b      	uxth	r3, r3
 80052b0:	021b      	lsls	r3, r3, #8
 80052b2:	b29a      	uxth	r2, r3
 80052b4:	7b3b      	ldrb	r3, [r7, #12]
 80052b6:	b29b      	uxth	r3, r3
 80052b8:	4413      	add	r3, r2
 80052ba:	b29b      	uxth	r3, r3
 80052bc:	b21a      	sxth	r2, r3
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 80052c2:	7bfa      	ldrb	r2, [r7, #15]
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	3302      	adds	r3, #2
 80052c8:	b212      	sxth	r2, r2
 80052ca:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	3302      	adds	r3, #2
 80052d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80052d4:	b29b      	uxth	r3, r3
 80052d6:	021b      	lsls	r3, r3, #8
 80052d8:	b29a      	uxth	r2, r3
 80052da:	7bbb      	ldrb	r3, [r7, #14]
 80052dc:	b29b      	uxth	r3, r3
 80052de:	4413      	add	r3, r2
 80052e0:	b29a      	uxth	r2, r3
 80052e2:	683b      	ldr	r3, [r7, #0]
 80052e4:	3302      	adds	r3, #2
 80052e6:	b212      	sxth	r2, r2
 80052e8:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 80052ea:	7c7a      	ldrb	r2, [r7, #17]
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	3304      	adds	r3, #4
 80052f0:	b212      	sxth	r2, r2
 80052f2:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	3304      	adds	r3, #4
 80052f8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80052fc:	b29b      	uxth	r3, r3
 80052fe:	021b      	lsls	r3, r3, #8
 8005300:	b29a      	uxth	r2, r3
 8005302:	7c3b      	ldrb	r3, [r7, #16]
 8005304:	b29b      	uxth	r3, r3
 8005306:	4413      	add	r3, r2
 8005308:	b29a      	uxth	r2, r3
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	3304      	adds	r3, #4
 800530e:	b212      	sxth	r2, r2
 8005310:	801a      	strh	r2, [r3, #0]

  return ret;
 8005312:	697b      	ldr	r3, [r7, #20]
}
 8005314:	4618      	mov	r0, r3
 8005316:	3718      	adds	r7, #24
 8005318:	46bd      	mov	sp, r7
 800531a:	bd80      	pop	{r7, pc}

0800531c <lsm6dsr_mem_bank_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_mem_bank_set(stmdev_ctx_t *ctx,
                             lsm6dsr_reg_access_t val)
{
 800531c:	b580      	push	{r7, lr}
 800531e:	b084      	sub	sp, #16
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
 8005324:	460b      	mov	r3, r1
 8005326:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_func_cfg_access_t func_cfg_access;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_FUNC_CFG_ACCESS,
 8005328:	f107 0208 	add.w	r2, r7, #8
 800532c:	2301      	movs	r3, #1
 800532e:	2101      	movs	r1, #1
 8005330:	6878      	ldr	r0, [r7, #4]
 8005332:	f7ff fc09 	bl	8004b48 <lsm6dsr_read_reg>
 8005336:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&func_cfg_access, 1);

  if (ret == 0)
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d10f      	bne.n	800535e <lsm6dsr_mem_bank_set+0x42>
  {
    func_cfg_access.reg_access = (uint8_t)val;
 800533e:	78fb      	ldrb	r3, [r7, #3]
 8005340:	f003 0303 	and.w	r3, r3, #3
 8005344:	b2da      	uxtb	r2, r3
 8005346:	7a3b      	ldrb	r3, [r7, #8]
 8005348:	f362 1387 	bfi	r3, r2, #6, #2
 800534c:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_FUNC_CFG_ACCESS,
 800534e:	f107 0208 	add.w	r2, r7, #8
 8005352:	2301      	movs	r3, #1
 8005354:	2101      	movs	r1, #1
 8005356:	6878      	ldr	r0, [r7, #4]
 8005358:	f7ff fc0e 	bl	8004b78 <lsm6dsr_write_reg>
 800535c:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&func_cfg_access, 1);
  }

  return ret;
 800535e:	68fb      	ldr	r3, [r7, #12]
}
 8005360:	4618      	mov	r0, r3
 8005362:	3710      	adds	r7, #16
 8005364:	46bd      	mov	sp, r7
 8005366:	bd80      	pop	{r7, pc}

08005368 <lsm6dsr_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8005368:	b580      	push	{r7, lr}
 800536a:	b084      	sub	sp, #16
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]
 8005370:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_WHO_AM_I, buff, 1);
 8005372:	2301      	movs	r3, #1
 8005374:	683a      	ldr	r2, [r7, #0]
 8005376:	210f      	movs	r1, #15
 8005378:	6878      	ldr	r0, [r7, #4]
 800537a:	f7ff fbe5 	bl	8004b48 <lsm6dsr_read_reg>
 800537e:	60f8      	str	r0, [r7, #12]

  return ret;
 8005380:	68fb      	ldr	r3, [r7, #12]
}
 8005382:	4618      	mov	r0, r3
 8005384:	3710      	adds	r7, #16
 8005386:	46bd      	mov	sp, r7
 8005388:	bd80      	pop	{r7, pc}

0800538a <lsm6dsr_reset_set>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 800538a:	b580      	push	{r7, lr}
 800538c:	b084      	sub	sp, #16
 800538e:	af00      	add	r7, sp, #0
 8005390:	6078      	str	r0, [r7, #4]
 8005392:	460b      	mov	r3, r1
 8005394:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8005396:	f107 0208 	add.w	r2, r7, #8
 800539a:	2301      	movs	r3, #1
 800539c:	2112      	movs	r1, #18
 800539e:	6878      	ldr	r0, [r7, #4]
 80053a0:	f7ff fbd2 	bl	8004b48 <lsm6dsr_read_reg>
 80053a4:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d10f      	bne.n	80053cc <lsm6dsr_reset_set+0x42>
  {
    ctrl3_c.sw_reset = (uint8_t)val;
 80053ac:	78fb      	ldrb	r3, [r7, #3]
 80053ae:	f003 0301 	and.w	r3, r3, #1
 80053b2:	b2da      	uxtb	r2, r3
 80053b4:	7a3b      	ldrb	r3, [r7, #8]
 80053b6:	f362 0300 	bfi	r3, r2, #0, #1
 80053ba:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 80053bc:	f107 0208 	add.w	r2, r7, #8
 80053c0:	2301      	movs	r3, #1
 80053c2:	2112      	movs	r1, #18
 80053c4:	6878      	ldr	r0, [r7, #4]
 80053c6:	f7ff fbd7 	bl	8004b78 <lsm6dsr_write_reg>
 80053ca:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80053cc:	68fb      	ldr	r3, [r7, #12]
}
 80053ce:	4618      	mov	r0, r3
 80053d0:	3710      	adds	r7, #16
 80053d2:	46bd      	mov	sp, r7
 80053d4:	bd80      	pop	{r7, pc}

080053d6 <lsm6dsr_reset_get>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_reset_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 80053d6:	b580      	push	{r7, lr}
 80053d8:	b084      	sub	sp, #16
 80053da:	af00      	add	r7, sp, #0
 80053dc:	6078      	str	r0, [r7, #4]
 80053de:	6039      	str	r1, [r7, #0]
  lsm6dsr_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 80053e0:	f107 0208 	add.w	r2, r7, #8
 80053e4:	2301      	movs	r3, #1
 80053e6:	2112      	movs	r1, #18
 80053e8:	6878      	ldr	r0, [r7, #4]
 80053ea:	f7ff fbad 	bl	8004b48 <lsm6dsr_read_reg>
 80053ee:	60f8      	str	r0, [r7, #12]
  *val = ctrl3_c.sw_reset;
 80053f0:	7a3b      	ldrb	r3, [r7, #8]
 80053f2:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80053f6:	b2db      	uxtb	r3, r3
 80053f8:	461a      	mov	r2, r3
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	701a      	strb	r2, [r3, #0]

  return ret;
 80053fe:	68fb      	ldr	r3, [r7, #12]
}
 8005400:	4618      	mov	r0, r3
 8005402:	3710      	adds	r7, #16
 8005404:	46bd      	mov	sp, r7
 8005406:	bd80      	pop	{r7, pc}

08005408 <lsm6dsr_fsm_enable_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_fsm_enable_get(stmdev_ctx_t *ctx,
                               lsm6dsr_emb_fsm_enable_t *val)
{
 8005408:	b580      	push	{r7, lr}
 800540a:	b084      	sub	sp, #16
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
 8005410:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_EMBEDDED_FUNC_BANK);
 8005412:	2102      	movs	r1, #2
 8005414:	6878      	ldr	r0, [r7, #4]
 8005416:	f7ff ff81 	bl	800531c <lsm6dsr_mem_bank_set>
 800541a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d106      	bne.n	8005430 <lsm6dsr_fsm_enable_get+0x28>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_A,
                           (uint8_t *)&val->fsm_enable_a, 1);
 8005422:	683a      	ldr	r2, [r7, #0]
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_A,
 8005424:	2301      	movs	r3, #1
 8005426:	2146      	movs	r1, #70	; 0x46
 8005428:	6878      	ldr	r0, [r7, #4]
 800542a:	f7ff fb8d 	bl	8004b48 <lsm6dsr_read_reg>
 800542e:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0)
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d107      	bne.n	8005446 <lsm6dsr_fsm_enable_get+0x3e>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_B,
                           (uint8_t *)&val->fsm_enable_b, 1);
 8005436:	683b      	ldr	r3, [r7, #0]
 8005438:	1c5a      	adds	r2, r3, #1
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_B,
 800543a:	2301      	movs	r3, #1
 800543c:	2147      	movs	r1, #71	; 0x47
 800543e:	6878      	ldr	r0, [r7, #4]
 8005440:	f7ff fb82 	bl	8004b48 <lsm6dsr_read_reg>
 8005444:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0)
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	2b00      	cmp	r3, #0
 800544a:	d104      	bne.n	8005456 <lsm6dsr_fsm_enable_get+0x4e>
  {
    ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_USER_BANK);
 800544c:	2100      	movs	r1, #0
 800544e:	6878      	ldr	r0, [r7, #4]
 8005450:	f7ff ff64 	bl	800531c <lsm6dsr_mem_bank_set>
 8005454:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8005456:	68fb      	ldr	r3, [r7, #12]
}
 8005458:	4618      	mov	r0, r3
 800545a:	3710      	adds	r7, #16
 800545c:	46bd      	mov	sp, r7
 800545e:	bd80      	pop	{r7, pc}

08005460 <lsm6dsr_fsm_data_rate_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_fsm_data_rate_get(stmdev_ctx_t *ctx,
                                  lsm6dsr_fsm_odr_t *val)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	b084      	sub	sp, #16
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
 8005468:	6039      	str	r1, [r7, #0]
  lsm6dsr_emb_func_odr_cfg_b_t emb_func_odr_cfg_b;
  int32_t ret;

  ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_EMBEDDED_FUNC_BANK);
 800546a:	2102      	movs	r1, #2
 800546c:	6878      	ldr	r0, [r7, #4]
 800546e:	f7ff ff55 	bl	800531c <lsm6dsr_mem_bank_set>
 8005472:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	2b00      	cmp	r3, #0
 8005478:	d107      	bne.n	800548a <lsm6dsr_fsm_data_rate_get+0x2a>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_EMB_FUNC_ODR_CFG_B,
 800547a:	f107 0208 	add.w	r2, r7, #8
 800547e:	2301      	movs	r3, #1
 8005480:	215f      	movs	r1, #95	; 0x5f
 8005482:	6878      	ldr	r0, [r7, #4]
 8005484:	f7ff fb60 	bl	8004b48 <lsm6dsr_read_reg>
 8005488:	60f8      	str	r0, [r7, #12]
                           (uint8_t *)&emb_func_odr_cfg_b, 1);
  }

  if (ret == 0)
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	2b00      	cmp	r3, #0
 800548e:	d104      	bne.n	800549a <lsm6dsr_fsm_data_rate_get+0x3a>
  {
    ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_USER_BANK);
 8005490:	2100      	movs	r1, #0
 8005492:	6878      	ldr	r0, [r7, #4]
 8005494:	f7ff ff42 	bl	800531c <lsm6dsr_mem_bank_set>
 8005498:	60f8      	str	r0, [r7, #12]
  }

  switch (emb_func_odr_cfg_b.fsm_odr)
 800549a:	7a3b      	ldrb	r3, [r7, #8]
 800549c:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80054a0:	b2db      	uxtb	r3, r3
 80054a2:	2b03      	cmp	r3, #3
 80054a4:	d81a      	bhi.n	80054dc <lsm6dsr_fsm_data_rate_get+0x7c>
 80054a6:	a201      	add	r2, pc, #4	; (adr r2, 80054ac <lsm6dsr_fsm_data_rate_get+0x4c>)
 80054a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054ac:	080054bd 	.word	0x080054bd
 80054b0:	080054c5 	.word	0x080054c5
 80054b4:	080054cd 	.word	0x080054cd
 80054b8:	080054d5 	.word	0x080054d5
  {
    case LSM6DSR_ODR_FSM_12Hz5:
      *val = LSM6DSR_ODR_FSM_12Hz5;
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	2200      	movs	r2, #0
 80054c0:	701a      	strb	r2, [r3, #0]
      break;
 80054c2:	e00f      	b.n	80054e4 <lsm6dsr_fsm_data_rate_get+0x84>

    case LSM6DSR_ODR_FSM_26Hz:
      *val = LSM6DSR_ODR_FSM_26Hz;
 80054c4:	683b      	ldr	r3, [r7, #0]
 80054c6:	2201      	movs	r2, #1
 80054c8:	701a      	strb	r2, [r3, #0]
      break;
 80054ca:	e00b      	b.n	80054e4 <lsm6dsr_fsm_data_rate_get+0x84>

    case LSM6DSR_ODR_FSM_52Hz:
      *val = LSM6DSR_ODR_FSM_52Hz;
 80054cc:	683b      	ldr	r3, [r7, #0]
 80054ce:	2202      	movs	r2, #2
 80054d0:	701a      	strb	r2, [r3, #0]
      break;
 80054d2:	e007      	b.n	80054e4 <lsm6dsr_fsm_data_rate_get+0x84>

    case LSM6DSR_ODR_FSM_104Hz:
      *val = LSM6DSR_ODR_FSM_104Hz;
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	2203      	movs	r2, #3
 80054d8:	701a      	strb	r2, [r3, #0]
      break;
 80054da:	e003      	b.n	80054e4 <lsm6dsr_fsm_data_rate_get+0x84>

    default:
      *val = LSM6DSR_ODR_FSM_12Hz5;
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	2200      	movs	r2, #0
 80054e0:	701a      	strb	r2, [r3, #0]
      break;
 80054e2:	bf00      	nop
  }

  return ret;
 80054e4:	68fb      	ldr	r3, [r7, #12]
}
 80054e6:	4618      	mov	r0, r3
 80054e8:	3710      	adds	r7, #16
 80054ea:	46bd      	mov	sp, r7
 80054ec:	bd80      	pop	{r7, pc}
 80054ee:	bf00      	nop

080054f0 <HAL_RTC_AlarmAEventCallback>:
RTC_TimeTypeDef sTime = {0};
RTC_DateTypeDef sDate = {0};
RTC_AlarmTypeDef sAlarm = {0};

/*You cannot put these in the user callbacks section and I don't know why (can put in user begin 4)*/
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc){
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b082      	sub	sp, #8
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&(rtos.huart),(uint8_t*)"AlarmA\r\n", 8, HAL_MAX_DELAY);
 80054f8:	f04f 33ff 	mov.w	r3, #4294967295
 80054fc:	2208      	movs	r2, #8
 80054fe:	4905      	ldr	r1, [pc, #20]	; (8005514 <HAL_RTC_AlarmAEventCallback+0x24>)
 8005500:	4805      	ldr	r0, [pc, #20]	; (8005518 <HAL_RTC_AlarmAEventCallback+0x28>)
 8005502:	f005 f86c 	bl	800a5de <HAL_UART_Transmit>
	flagA = 1;
 8005506:	4b05      	ldr	r3, [pc, #20]	; (800551c <HAL_RTC_AlarmAEventCallback+0x2c>)
 8005508:	2201      	movs	r2, #1
 800550a:	701a      	strb	r2, [r3, #0]
}
 800550c:	bf00      	nop
 800550e:	3708      	adds	r7, #8
 8005510:	46bd      	mov	sp, r7
 8005512:	bd80      	pop	{r7, pc}
 8005514:	0801446c 	.word	0x0801446c
 8005518:	20005710 	.word	0x20005710
 800551c:	20000498 	.word	0x20000498

08005520 <MRT_SetupRTOS>:
}




void MRT_SetupRTOS(UART_HandleTypeDef uart,uint8_t sleepT){
 8005520:	b084      	sub	sp, #16
 8005522:	b580      	push	{r7, lr}
 8005524:	af00      	add	r7, sp, #0
 8005526:	f107 0c08 	add.w	ip, r7, #8
 800552a:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	rtos.huart = uart;
 800552e:	4b0e      	ldr	r3, [pc, #56]	; (8005568 <MRT_SetupRTOS+0x48>)
 8005530:	4618      	mov	r0, r3
 8005532:	f107 0308 	add.w	r3, r7, #8
 8005536:	2244      	movs	r2, #68	; 0x44
 8005538:	4619      	mov	r1, r3
 800553a:	f009 f95f 	bl	800e7fc <memcpy>
	rtos.sleepTime = sleepT;
 800553e:	4a0a      	ldr	r2, [pc, #40]	; (8005568 <MRT_SetupRTOS+0x48>)
 8005540:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8005544:	f882 3044 	strb.w	r3, [r2, #68]	; 0x44
	HAL_UART_Transmit(&(rtos.huart),"Setting up RTOS\r\n", 17, HAL_MAX_DELAY);
 8005548:	f04f 33ff 	mov.w	r3, #4294967295
 800554c:	2211      	movs	r2, #17
 800554e:	4907      	ldr	r1, [pc, #28]	; (800556c <MRT_SetupRTOS+0x4c>)
 8005550:	4805      	ldr	r0, [pc, #20]	; (8005568 <MRT_SetupRTOS+0x48>)
 8005552:	f005 f844 	bl	800a5de <HAL_UART_Transmit>
	MRT_WUProcedure();
 8005556:	f000 f80b 	bl	8005570 <MRT_WUProcedure>
}
 800555a:	bf00      	nop
 800555c:	46bd      	mov	sp, r7
 800555e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005562:	b004      	add	sp, #16
 8005564:	4770      	bx	lr
 8005566:	bf00      	nop
 8005568:	20005710 	.word	0x20005710
 800556c:	08014484 	.word	0x08014484

08005570 <MRT_WUProcedure>:



void MRT_WUProcedure(void){
 8005570:	b580      	push	{r7, lr}
 8005572:	b082      	sub	sp, #8
 8005574:	af00      	add	r7, sp, #0

	//If WU flag set, wake up procedure
	if (__HAL_PWR_GET_FLAG(PWR_FLAG_SB) != RESET)
 8005576:	4b14      	ldr	r3, [pc, #80]	; (80055c8 <MRT_WUProcedure+0x58>)
 8005578:	685b      	ldr	r3, [r3, #4]
 800557a:	f003 0302 	and.w	r3, r3, #2
 800557e:	2b02      	cmp	r3, #2
 8005580:	d11c      	bne.n	80055bc <MRT_WUProcedure+0x4c>
	{

		wu_flag = 1;
 8005582:	4b12      	ldr	r3, [pc, #72]	; (80055cc <MRT_WUProcedure+0x5c>)
 8005584:	2201      	movs	r2, #1
 8005586:	701a      	strb	r2, [r3, #0]

		__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);  // clear the flag
 8005588:	4b0f      	ldr	r3, [pc, #60]	; (80055c8 <MRT_WUProcedure+0x58>)
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	4a0e      	ldr	r2, [pc, #56]	; (80055c8 <MRT_WUProcedure+0x58>)
 800558e:	f043 0308 	orr.w	r3, r3, #8
 8005592:	6013      	str	r3, [r2, #0]

		/** display  the string **/
		char *str = "Wakeup from the STANDBY MODE\r\n";
 8005594:	4b0e      	ldr	r3, [pc, #56]	; (80055d0 <MRT_WUProcedure+0x60>)
 8005596:	607b      	str	r3, [r7, #4]
		HAL_UART_Transmit(&(rtos.huart), (uint8_t *)str, strlen (str), HAL_MAX_DELAY);
 8005598:	6878      	ldr	r0, [r7, #4]
 800559a:	f7fa fe29 	bl	80001f0 <strlen>
 800559e:	4603      	mov	r3, r0
 80055a0:	b29a      	uxth	r2, r3
 80055a2:	f04f 33ff 	mov.w	r3, #4294967295
 80055a6:	6879      	ldr	r1, [r7, #4]
 80055a8:	480a      	ldr	r0, [pc, #40]	; (80055d4 <MRT_WUProcedure+0x64>)
 80055aa:	f005 f818 	bl	800a5de <HAL_UART_Transmit>

		/** Disable the WWAKEUP PIN **/
		HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN1);  // disable PA0
 80055ae:	f44f 7080 	mov.w	r0, #256	; 0x100
 80055b2:	f002 f89d 	bl	80076f0 <HAL_PWR_DisableWakeUpPin>

		/** Deactivate the RTC wakeup  **/
		HAL_RTCEx_DeactivateWakeUpTimer(&hrtc);
 80055b6:	4808      	ldr	r0, [pc, #32]	; (80055d8 <MRT_WUProcedure+0x68>)
 80055b8:	f003 fbce 	bl	8008d58 <HAL_RTCEx_DeactivateWakeUpTimer>
	}

	MRT_ClearFlags();
 80055bc:	f000 f80e 	bl	80055dc <MRT_ClearFlags>
}
 80055c0:	bf00      	nop
 80055c2:	3708      	adds	r7, #8
 80055c4:	46bd      	mov	sp, r7
 80055c6:	bd80      	pop	{r7, pc}
 80055c8:	40007000 	.word	0x40007000
 80055cc:	20000499 	.word	0x20000499
 80055d0:	08014498 	.word	0x08014498
 80055d4:	20005710 	.word	0x20005710
 80055d8:	20005424 	.word	0x20005424

080055dc <MRT_ClearFlags>:


void MRT_ClearFlags(void){
 80055dc:	b580      	push	{r7, lr}
 80055de:	af00      	add	r7, sp, #0
	//Must be after alarm A was activated and before going to sleep

	HAL_UART_Transmit(&(rtos.huart),"Clearing the flags\r\n", 20, HAL_MAX_DELAY);
 80055e0:	f04f 33ff 	mov.w	r3, #4294967295
 80055e4:	2214      	movs	r2, #20
 80055e6:	4932      	ldr	r1, [pc, #200]	; (80056b0 <MRT_ClearFlags+0xd4>)
 80055e8:	4832      	ldr	r0, [pc, #200]	; (80056b4 <MRT_ClearFlags+0xd8>)
 80055ea:	f004 fff8 	bl	800a5de <HAL_UART_Transmit>
	  	//Clear alarmA flag
	__HAL_RTC_WRITEPROTECTION_DISABLE(&hrtc);
 80055ee:	4b32      	ldr	r3, [pc, #200]	; (80056b8 <MRT_ClearFlags+0xdc>)
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	22ca      	movs	r2, #202	; 0xca
 80055f4:	625a      	str	r2, [r3, #36]	; 0x24
 80055f6:	4b30      	ldr	r3, [pc, #192]	; (80056b8 <MRT_ClearFlags+0xdc>)
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	2253      	movs	r2, #83	; 0x53
 80055fc:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_RTC_ALARM_GET_FLAG(&hrtc, RTC_FLAG_ALRAF) != RESET){
 80055fe:	e00f      	b.n	8005620 <MRT_ClearFlags+0x44>
		HAL_UART_Transmit(&(rtos.huart),"Clearing alarm A flag\r\n", 23, HAL_MAX_DELAY);
 8005600:	f04f 33ff 	mov.w	r3, #4294967295
 8005604:	2217      	movs	r2, #23
 8005606:	492d      	ldr	r1, [pc, #180]	; (80056bc <MRT_ClearFlags+0xe0>)
 8005608:	482a      	ldr	r0, [pc, #168]	; (80056b4 <MRT_ClearFlags+0xd8>)
 800560a:	f004 ffe8 	bl	800a5de <HAL_UART_Transmit>
		__HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 800560e:	4b2a      	ldr	r3, [pc, #168]	; (80056b8 <MRT_ClearFlags+0xdc>)
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	68db      	ldr	r3, [r3, #12]
 8005614:	b2da      	uxtb	r2, r3
 8005616:	4b28      	ldr	r3, [pc, #160]	; (80056b8 <MRT_ClearFlags+0xdc>)
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f462 72c0 	orn	r2, r2, #384	; 0x180
 800561e:	60da      	str	r2, [r3, #12]
	while (__HAL_RTC_ALARM_GET_FLAG(&hrtc, RTC_FLAG_ALRAF) != RESET){
 8005620:	4b25      	ldr	r3, [pc, #148]	; (80056b8 <MRT_ClearFlags+0xdc>)
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	68db      	ldr	r3, [r3, #12]
 8005626:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800562a:	2b00      	cmp	r3, #0
 800562c:	d1e8      	bne.n	8005600 <MRT_ClearFlags+0x24>
	}
	__HAL_RTC_WRITEPROTECTION_ENABLE(&hrtc);
 800562e:	4b22      	ldr	r3, [pc, #136]	; (80056b8 <MRT_ClearFlags+0xdc>)
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	22ff      	movs	r2, #255	; 0xff
 8005634:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8005636:	4b22      	ldr	r3, [pc, #136]	; (80056c0 <MRT_ClearFlags+0xe4>)
 8005638:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800563c:	615a      	str	r2, [r3, #20]


  	//Clear alarmB flag
	__HAL_RTC_WRITEPROTECTION_DISABLE(&hrtc);
 800563e:	4b1e      	ldr	r3, [pc, #120]	; (80056b8 <MRT_ClearFlags+0xdc>)
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	22ca      	movs	r2, #202	; 0xca
 8005644:	625a      	str	r2, [r3, #36]	; 0x24
 8005646:	4b1c      	ldr	r3, [pc, #112]	; (80056b8 <MRT_ClearFlags+0xdc>)
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	2253      	movs	r2, #83	; 0x53
 800564c:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_RTC_ALARM_GET_FLAG(&hrtc, RTC_FLAG_ALRBF) != RESET){
 800564e:	e00f      	b.n	8005670 <MRT_ClearFlags+0x94>
		HAL_UART_Transmit(&(rtos.huart),"Clearing alarm B flag\r\n", 23, HAL_MAX_DELAY);
 8005650:	f04f 33ff 	mov.w	r3, #4294967295
 8005654:	2217      	movs	r2, #23
 8005656:	491b      	ldr	r1, [pc, #108]	; (80056c4 <MRT_ClearFlags+0xe8>)
 8005658:	4816      	ldr	r0, [pc, #88]	; (80056b4 <MRT_ClearFlags+0xd8>)
 800565a:	f004 ffc0 	bl	800a5de <HAL_UART_Transmit>
		__HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRBF);
 800565e:	4b16      	ldr	r3, [pc, #88]	; (80056b8 <MRT_ClearFlags+0xdc>)
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	68db      	ldr	r3, [r3, #12]
 8005664:	b2da      	uxtb	r2, r3
 8005666:	4b14      	ldr	r3, [pc, #80]	; (80056b8 <MRT_ClearFlags+0xdc>)
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f462 7220 	orn	r2, r2, #640	; 0x280
 800566e:	60da      	str	r2, [r3, #12]
	while (__HAL_RTC_ALARM_GET_FLAG(&hrtc, RTC_FLAG_ALRBF) != RESET){
 8005670:	4b11      	ldr	r3, [pc, #68]	; (80056b8 <MRT_ClearFlags+0xdc>)
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	68db      	ldr	r3, [r3, #12]
 8005676:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800567a:	2b00      	cmp	r3, #0
 800567c:	d1e8      	bne.n	8005650 <MRT_ClearFlags+0x74>
	}
	__HAL_RTC_WRITEPROTECTION_ENABLE(&hrtc);
 800567e:	4b0e      	ldr	r3, [pc, #56]	; (80056b8 <MRT_ClearFlags+0xdc>)
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	22ff      	movs	r2, #255	; 0xff
 8005684:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8005686:	4b0e      	ldr	r3, [pc, #56]	; (80056c0 <MRT_ClearFlags+0xe4>)
 8005688:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800568c:	615a      	str	r2, [r3, #20]


	/* Clear the WU FLAG */
	//HAL_UART_Transmit(&(rtos.huart),"Clearing WU flag\r\n", 18, HAL_MAX_DELAY);
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 800568e:	4b0e      	ldr	r3, [pc, #56]	; (80056c8 <MRT_ClearFlags+0xec>)
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	4a0d      	ldr	r2, [pc, #52]	; (80056c8 <MRT_ClearFlags+0xec>)
 8005694:	f043 0304 	orr.w	r3, r3, #4
 8005698:	6013      	str	r3, [r2, #0]

	/* clear the RTC Wake UP (WU) flag */
	//HAL_UART_Transmit(&(rtos.huart),"Clearing RTC WU flag\r\n", 22, HAL_MAX_DELAY);
	__HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);
 800569a:	4b07      	ldr	r3, [pc, #28]	; (80056b8 <MRT_ClearFlags+0xdc>)
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	68db      	ldr	r3, [r3, #12]
 80056a0:	b2da      	uxtb	r2, r3
 80056a2:	4b05      	ldr	r3, [pc, #20]	; (80056b8 <MRT_ClearFlags+0xdc>)
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f462 6290 	orn	r2, r2, #1152	; 0x480
 80056aa:	60da      	str	r2, [r3, #12]
}
 80056ac:	bf00      	nop
 80056ae:	bd80      	pop	{r7, pc}
 80056b0:	080144b8 	.word	0x080144b8
 80056b4:	20005710 	.word	0x20005710
 80056b8:	20005424 	.word	0x20005424
 80056bc:	080144d0 	.word	0x080144d0
 80056c0:	40013c00 	.word	0x40013c00
 80056c4:	080144e8 	.word	0x080144e8
 80056c8:	40007000 	.word	0x40007000

080056cc <MRT_StandByMode>:

/*
 * This function is called to enter standby mode
 * @param seconds: time before it wakes up (max of 36 hours)
 */
void MRT_StandByMode( uint32_t seconds){
 80056cc:	b580      	push	{r7, lr}
 80056ce:	b0a4      	sub	sp, #144	; 0x90
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&(rtos.huart),"\r\nStandByMode\r\n", 15, HAL_MAX_DELAY);
 80056d4:	f04f 33ff 	mov.w	r3, #4294967295
 80056d8:	220f      	movs	r2, #15
 80056da:	491b      	ldr	r1, [pc, #108]	; (8005748 <MRT_StandByMode+0x7c>)
 80056dc:	481b      	ldr	r0, [pc, #108]	; (800574c <MRT_StandByMode+0x80>)
 80056de:	f004 ff7e 	bl	800a5de <HAL_UART_Transmit>

	/* Enable the WAKEUP PIN
	 * (Needs to be placed BEFORE clearing up the flags or else it wakes up as soon as we enter standby mode)*/
	HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 80056e2:	f44f 7080 	mov.w	r0, #256	; 0x100
 80056e6:	f001 fff1 	bl	80076cc <HAL_PWR_EnableWakeUpPin>

	/*Clear the flags so it doesn't wake up as soon as it goes to sleep*/
	MRT_ClearFlags();
 80056ea:	f7ff ff77 	bl	80055dc <MRT_ClearFlags>

	//Setup RTC wake up timer
	HAL_UART_Transmit(&(rtos.huart),"Setting up RTCW\r\n", 17, HAL_MAX_DELAY);
 80056ee:	f04f 33ff 	mov.w	r3, #4294967295
 80056f2:	2211      	movs	r2, #17
 80056f4:	4916      	ldr	r1, [pc, #88]	; (8005750 <MRT_StandByMode+0x84>)
 80056f6:	4815      	ldr	r0, [pc, #84]	; (800574c <MRT_StandByMode+0x80>)
 80056f8:	f004 ff71 	bl	800a5de <HAL_UART_Transmit>
	  Error_Handler();
	}
	*/

	char* msg[30+sizeof(uint32_t)];
	sprintf(msg,"Going to sleep for %i seconds\r\n",seconds);
 80056fc:	f107 0308 	add.w	r3, r7, #8
 8005700:	687a      	ldr	r2, [r7, #4]
 8005702:	4914      	ldr	r1, [pc, #80]	; (8005754 <MRT_StandByMode+0x88>)
 8005704:	4618      	mov	r0, r3
 8005706:	f00a f91f 	bl	800f948 <siprintf>
	HAL_UART_Transmit(&(rtos.huart), msg,strlen(msg),HAL_MAX_DELAY);
 800570a:	f107 0308 	add.w	r3, r7, #8
 800570e:	4618      	mov	r0, r3
 8005710:	f7fa fd6e 	bl	80001f0 <strlen>
 8005714:	4603      	mov	r3, r0
 8005716:	b29a      	uxth	r2, r3
 8005718:	f107 0108 	add.w	r1, r7, #8
 800571c:	f04f 33ff 	mov.w	r3, #4294967295
 8005720:	480a      	ldr	r0, [pc, #40]	; (800574c <MRT_StandByMode+0x80>)
 8005722:	f004 ff5c 	bl	800a5de <HAL_UART_Transmit>

	if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc,seconds, RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 8005726:	2204      	movs	r2, #4
 8005728:	6879      	ldr	r1, [r7, #4]
 800572a:	480b      	ldr	r0, [pc, #44]	; (8005758 <MRT_StandByMode+0x8c>)
 800572c:	f003 fa54 	bl	8008bd8 <HAL_RTCEx_SetWakeUpTimer_IT>
 8005730:	4603      	mov	r3, r0
 8005732:	2b00      	cmp	r3, #0
 8005734:	d001      	beq.n	800573a <MRT_StandByMode+0x6e>
	{
	  Error_Handler();
 8005736:	f7fc fffd 	bl	8002734 <Error_Handler>
	}

	HAL_PWR_EnterSTANDBYMode();
 800573a:	f001 ffed 	bl	8007718 <HAL_PWR_EnterSTANDBYMode>
}
 800573e:	bf00      	nop
 8005740:	3790      	adds	r7, #144	; 0x90
 8005742:	46bd      	mov	sp, r7
 8005744:	bd80      	pop	{r7, pc}
 8005746:	bf00      	nop
 8005748:	08014500 	.word	0x08014500
 800574c:	20005710 	.word	0x20005710
 8005750:	08014510 	.word	0x08014510
 8005754:	08014524 	.word	0x08014524
 8005758:	20005424 	.word	0x20005424

0800575c <MRT_setAlarmA>:
	  }
}



void MRT_setAlarmA(uint8_t h, uint8_t m, uint8_t s){
 800575c:	b580      	push	{r7, lr}
 800575e:	b082      	sub	sp, #8
 8005760:	af00      	add	r7, sp, #0
 8005762:	4603      	mov	r3, r0
 8005764:	71fb      	strb	r3, [r7, #7]
 8005766:	460b      	mov	r3, r1
 8005768:	71bb      	strb	r3, [r7, #6]
 800576a:	4613      	mov	r3, r2
 800576c:	717b      	strb	r3, [r7, #5]
	  /** Enable the Alarm A
	  */
	  sAlarm.AlarmTime.Hours = h;
 800576e:	4a18      	ldr	r2, [pc, #96]	; (80057d0 <MRT_setAlarmA+0x74>)
 8005770:	79fb      	ldrb	r3, [r7, #7]
 8005772:	7013      	strb	r3, [r2, #0]
	  sAlarm.AlarmTime.Minutes = m;
 8005774:	4a16      	ldr	r2, [pc, #88]	; (80057d0 <MRT_setAlarmA+0x74>)
 8005776:	79bb      	ldrb	r3, [r7, #6]
 8005778:	7053      	strb	r3, [r2, #1]
	  sAlarm.AlarmTime.Seconds = s;
 800577a:	4a15      	ldr	r2, [pc, #84]	; (80057d0 <MRT_setAlarmA+0x74>)
 800577c:	797b      	ldrb	r3, [r7, #5]
 800577e:	7093      	strb	r3, [r2, #2]
	  sAlarm.AlarmTime.SubSeconds = 0x0;
 8005780:	4b13      	ldr	r3, [pc, #76]	; (80057d0 <MRT_setAlarmA+0x74>)
 8005782:	2200      	movs	r2, #0
 8005784:	605a      	str	r2, [r3, #4]
	  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8005786:	4b12      	ldr	r3, [pc, #72]	; (80057d0 <MRT_setAlarmA+0x74>)
 8005788:	2200      	movs	r2, #0
 800578a:	60da      	str	r2, [r3, #12]
	  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800578c:	4b10      	ldr	r3, [pc, #64]	; (80057d0 <MRT_setAlarmA+0x74>)
 800578e:	2200      	movs	r2, #0
 8005790:	611a      	str	r2, [r3, #16]
	  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8005792:	4b0f      	ldr	r3, [pc, #60]	; (80057d0 <MRT_setAlarmA+0x74>)
 8005794:	2200      	movs	r2, #0
 8005796:	615a      	str	r2, [r3, #20]
	  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8005798:	4b0d      	ldr	r3, [pc, #52]	; (80057d0 <MRT_setAlarmA+0x74>)
 800579a:	2200      	movs	r2, #0
 800579c:	619a      	str	r2, [r3, #24]
	  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800579e:	4b0c      	ldr	r3, [pc, #48]	; (80057d0 <MRT_setAlarmA+0x74>)
 80057a0:	2200      	movs	r2, #0
 80057a2:	61da      	str	r2, [r3, #28]
	  sAlarm.AlarmDateWeekDay = 0x1;
 80057a4:	4b0a      	ldr	r3, [pc, #40]	; (80057d0 <MRT_setAlarmA+0x74>)
 80057a6:	2201      	movs	r2, #1
 80057a8:	f883 2020 	strb.w	r2, [r3, #32]
	  sAlarm.Alarm = RTC_ALARM_A;
 80057ac:	4b08      	ldr	r3, [pc, #32]	; (80057d0 <MRT_setAlarmA+0x74>)
 80057ae:	f44f 7280 	mov.w	r2, #256	; 0x100
 80057b2:	625a      	str	r2, [r3, #36]	; 0x24
	  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80057b4:	2201      	movs	r2, #1
 80057b6:	4906      	ldr	r1, [pc, #24]	; (80057d0 <MRT_setAlarmA+0x74>)
 80057b8:	4806      	ldr	r0, [pc, #24]	; (80057d4 <MRT_setAlarmA+0x78>)
 80057ba:	f003 f81d 	bl	80087f8 <HAL_RTC_SetAlarm_IT>
 80057be:	4603      	mov	r3, r0
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d001      	beq.n	80057c8 <MRT_setAlarmA+0x6c>
	  {
	    Error_Handler();
 80057c4:	f7fc ffb6 	bl	8002734 <Error_Handler>
	  }
}
 80057c8:	bf00      	nop
 80057ca:	3708      	adds	r7, #8
 80057cc:	46bd      	mov	sp, r7
 80057ce:	bd80      	pop	{r7, pc}
 80057d0:	200004b4 	.word	0x200004b4
 80057d4:	20005424 	.word	0x20005424

080057d8 <MRT_setRTC>:


void MRT_setRTC(uint8_t h, uint8_t m, uint8_t s){
 80057d8:	b580      	push	{r7, lr}
 80057da:	b082      	sub	sp, #8
 80057dc:	af00      	add	r7, sp, #0
 80057de:	4603      	mov	r3, r0
 80057e0:	71fb      	strb	r3, [r7, #7]
 80057e2:	460b      	mov	r3, r1
 80057e4:	71bb      	strb	r3, [r7, #6]
 80057e6:	4613      	mov	r3, r2
 80057e8:	717b      	strb	r3, [r7, #5]
	  /** Initialize RTC and set the Time and Date
	  */
	  sTime.Hours = h;
 80057ea:	4a19      	ldr	r2, [pc, #100]	; (8005850 <MRT_setRTC+0x78>)
 80057ec:	79fb      	ldrb	r3, [r7, #7]
 80057ee:	7013      	strb	r3, [r2, #0]
	  sTime.Minutes = m;
 80057f0:	4a17      	ldr	r2, [pc, #92]	; (8005850 <MRT_setRTC+0x78>)
 80057f2:	79bb      	ldrb	r3, [r7, #6]
 80057f4:	7053      	strb	r3, [r2, #1]
	  sTime.Seconds = s;
 80057f6:	4a16      	ldr	r2, [pc, #88]	; (8005850 <MRT_setRTC+0x78>)
 80057f8:	797b      	ldrb	r3, [r7, #5]
 80057fa:	7093      	strb	r3, [r2, #2]
	  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80057fc:	4b14      	ldr	r3, [pc, #80]	; (8005850 <MRT_setRTC+0x78>)
 80057fe:	2200      	movs	r2, #0
 8005800:	60da      	str	r2, [r3, #12]
	  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8005802:	4b13      	ldr	r3, [pc, #76]	; (8005850 <MRT_setRTC+0x78>)
 8005804:	2200      	movs	r2, #0
 8005806:	611a      	str	r2, [r3, #16]
	  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8005808:	2201      	movs	r2, #1
 800580a:	4911      	ldr	r1, [pc, #68]	; (8005850 <MRT_setRTC+0x78>)
 800580c:	4811      	ldr	r0, [pc, #68]	; (8005854 <MRT_setRTC+0x7c>)
 800580e:	f002 fe8e 	bl	800852e <HAL_RTC_SetTime>
 8005812:	4603      	mov	r3, r0
 8005814:	2b00      	cmp	r3, #0
 8005816:	d001      	beq.n	800581c <MRT_setRTC+0x44>
	  {
	    Error_Handler();
 8005818:	f7fc ff8c 	bl	8002734 <Error_Handler>
	  }
	  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800581c:	4b0e      	ldr	r3, [pc, #56]	; (8005858 <MRT_setRTC+0x80>)
 800581e:	2201      	movs	r2, #1
 8005820:	701a      	strb	r2, [r3, #0]
	  sDate.Month = RTC_MONTH_JANUARY;
 8005822:	4b0d      	ldr	r3, [pc, #52]	; (8005858 <MRT_setRTC+0x80>)
 8005824:	2201      	movs	r2, #1
 8005826:	705a      	strb	r2, [r3, #1]
	  sDate.Date = 0x1;
 8005828:	4b0b      	ldr	r3, [pc, #44]	; (8005858 <MRT_setRTC+0x80>)
 800582a:	2201      	movs	r2, #1
 800582c:	709a      	strb	r2, [r3, #2]
	  sDate.Year = 0x0;
 800582e:	4b0a      	ldr	r3, [pc, #40]	; (8005858 <MRT_setRTC+0x80>)
 8005830:	2200      	movs	r2, #0
 8005832:	70da      	strb	r2, [r3, #3]

	  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8005834:	2201      	movs	r2, #1
 8005836:	4908      	ldr	r1, [pc, #32]	; (8005858 <MRT_setRTC+0x80>)
 8005838:	4806      	ldr	r0, [pc, #24]	; (8005854 <MRT_setRTC+0x7c>)
 800583a:	f002 ff35 	bl	80086a8 <HAL_RTC_SetDate>
 800583e:	4603      	mov	r3, r0
 8005840:	2b00      	cmp	r3, #0
 8005842:	d001      	beq.n	8005848 <MRT_setRTC+0x70>
	  {
	    Error_Handler();
 8005844:	f7fc ff76 	bl	8002734 <Error_Handler>
	  }
}
 8005848:	bf00      	nop
 800584a:	3708      	adds	r7, #8
 800584c:	46bd      	mov	sp, r7
 800584e:	bd80      	pop	{r7, pc}
 8005850:	2000049c 	.word	0x2000049c
 8005854:	20005424 	.word	0x20005424
 8005858:	200004b0 	.word	0x200004b0

0800585c <Max31855_Read_Temp>:
uint32_t sign=0;									  // Sign bit
uint8_t DATARX[4];                                    // Raw Data from MAX6675
//uint8_t DATATX = {0xFF, 0xFF, 0xFF, 0xFF};                                    // Raw Data from MAX6675

// ------------------- Functions ----------------
void Max31855_Read_Temp(void) {
 800585c:	b580      	push	{r7, lr}
 800585e:	b082      	sub	sp, #8
 8005860:	af00      	add	r7, sp, #0
	int Temp = 0;                                        // Temperature Variable
 8005862:	2300      	movs	r3, #0
 8005864:	607b      	str	r3, [r7, #4]
	HAL_GPIO_WritePin(SSPORT, SSPIN, GPIO_PIN_RESET); // Low State for SPI Communication
 8005866:	2200      	movs	r2, #0
 8005868:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800586c:	483f      	ldr	r0, [pc, #252]	; (800596c <Max31855_Read_Temp+0x110>)
 800586e:	f000 fe39 	bl	80064e4 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(&hspi4, DATARX, 4, 1000);                // DATA Transfer
 8005872:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005876:	2204      	movs	r2, #4
 8005878:	493d      	ldr	r1, [pc, #244]	; (8005970 <Max31855_Read_Temp+0x114>)
 800587a:	483e      	ldr	r0, [pc, #248]	; (8005974 <Max31855_Read_Temp+0x118>)
 800587c:	f003 fc93 	bl	80091a6 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(SSPORT, SSPIN, GPIO_PIN_SET); // High State for SPI Communication
 8005880:	2201      	movs	r2, #1
 8005882:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005886:	4839      	ldr	r0, [pc, #228]	; (800596c <Max31855_Read_Temp+0x110>)
 8005888:	f000 fe2c 	bl	80064e4 <HAL_GPIO_WritePin>


	uint32_t v = DATARX[3] | (DATARX[2] << 8) | (DATARX[1] << 16) | (DATARX[0] << 24);
 800588c:	4b38      	ldr	r3, [pc, #224]	; (8005970 <Max31855_Read_Temp+0x114>)
 800588e:	78db      	ldrb	r3, [r3, #3]
 8005890:	461a      	mov	r2, r3
 8005892:	4b37      	ldr	r3, [pc, #220]	; (8005970 <Max31855_Read_Temp+0x114>)
 8005894:	789b      	ldrb	r3, [r3, #2]
 8005896:	021b      	lsls	r3, r3, #8
 8005898:	431a      	orrs	r2, r3
 800589a:	4b35      	ldr	r3, [pc, #212]	; (8005970 <Max31855_Read_Temp+0x114>)
 800589c:	785b      	ldrb	r3, [r3, #1]
 800589e:	041b      	lsls	r3, r3, #16
 80058a0:	431a      	orrs	r2, r3
 80058a2:	4b33      	ldr	r3, [pc, #204]	; (8005970 <Max31855_Read_Temp+0x114>)
 80058a4:	781b      	ldrb	r3, [r3, #0]
 80058a6:	061b      	lsls	r3, r3, #24
 80058a8:	4313      	orrs	r3, r2
 80058aa:	603b      	str	r3, [r7, #0]

	Error = v & 0x07;								  // Error Detection
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	b2db      	uxtb	r3, r3
 80058b0:	f003 0307 	and.w	r3, r3, #7
 80058b4:	b2da      	uxtb	r2, r3
 80058b6:	4b30      	ldr	r3, [pc, #192]	; (8005978 <Max31855_Read_Temp+0x11c>)
 80058b8:	701a      	strb	r2, [r3, #0]



		sign = (DATARX[0] & (0x80)) >> 7;					// Sign Bit calculation
 80058ba:	4b2d      	ldr	r3, [pc, #180]	; (8005970 <Max31855_Read_Temp+0x114>)
 80058bc:	781b      	ldrb	r3, [r3, #0]
 80058be:	09db      	lsrs	r3, r3, #7
 80058c0:	b2db      	uxtb	r3, r3
 80058c2:	461a      	mov	r2, r3
 80058c4:	4b2d      	ldr	r3, [pc, #180]	; (800597c <Max31855_Read_Temp+0x120>)
 80058c6:	601a      	str	r2, [r3, #0]

		if (DATARX[3] & 0x07)								 // Returns Error Number
 80058c8:	4b29      	ldr	r3, [pc, #164]	; (8005970 <Max31855_Read_Temp+0x114>)
 80058ca:	78db      	ldrb	r3, [r3, #3]
 80058cc:	f003 0307 	and.w	r3, r3, #7
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d00c      	beq.n	80058ee <Max31855_Read_Temp+0x92>
			THERMO_TEMP = (-1 * (DATARX[3] & 0x07));
 80058d4:	4b26      	ldr	r3, [pc, #152]	; (8005970 <Max31855_Read_Temp+0x114>)
 80058d6:	78db      	ldrb	r3, [r3, #3]
 80058d8:	f003 0307 	and.w	r3, r3, #7
 80058dc:	425b      	negs	r3, r3
 80058de:	ee07 3a90 	vmov	s15, r3
 80058e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80058e6:	4b26      	ldr	r3, [pc, #152]	; (8005980 <Max31855_Read_Temp+0x124>)
 80058e8:	edc3 7a00 	vstr	s15, [r3]

	// LSB = 0.25 degrees C
	centigrade *= 0.25;
	return centigrade;
	*/
}
 80058ec:	e039      	b.n	8005962 <Max31855_Read_Temp+0x106>
		else if (sign == 1) {								// Negative Temperature
 80058ee:	4b23      	ldr	r3, [pc, #140]	; (800597c <Max31855_Read_Temp+0x120>)
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	2b01      	cmp	r3, #1
 80058f4:	d120      	bne.n	8005938 <Max31855_Read_Temp+0xdc>
			Temp = (DATARX[0] << 6) | (DATARX[1] >> 2);
 80058f6:	4b1e      	ldr	r3, [pc, #120]	; (8005970 <Max31855_Read_Temp+0x114>)
 80058f8:	781b      	ldrb	r3, [r3, #0]
 80058fa:	019b      	lsls	r3, r3, #6
 80058fc:	4a1c      	ldr	r2, [pc, #112]	; (8005970 <Max31855_Read_Temp+0x114>)
 80058fe:	7852      	ldrb	r2, [r2, #1]
 8005900:	0892      	lsrs	r2, r2, #2
 8005902:	b2d2      	uxtb	r2, r2
 8005904:	4313      	orrs	r3, r2
 8005906:	607b      	str	r3, [r7, #4]
			Temp &= 0b01111111111111;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800590e:	607b      	str	r3, [r7, #4]
			Temp ^= 0b01111111111111;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	f483 53ff 	eor.w	r3, r3, #8160	; 0x1fe0
 8005916:	f083 031f 	eor.w	r3, r3, #31
 800591a:	607b      	str	r3, [r7, #4]
			THERMO_TEMP = ((float) -Temp / 4);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	425b      	negs	r3, r3
 8005920:	ee07 3a90 	vmov	s15, r3
 8005924:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005928:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 800592c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005930:	4b13      	ldr	r3, [pc, #76]	; (8005980 <Max31855_Read_Temp+0x124>)
 8005932:	edc3 7a00 	vstr	s15, [r3]
}
 8005936:	e014      	b.n	8005962 <Max31855_Read_Temp+0x106>
			Temp = (DATARX[0] << 6) | (DATARX[1] >> 2);
 8005938:	4b0d      	ldr	r3, [pc, #52]	; (8005970 <Max31855_Read_Temp+0x114>)
 800593a:	781b      	ldrb	r3, [r3, #0]
 800593c:	019b      	lsls	r3, r3, #6
 800593e:	4a0c      	ldr	r2, [pc, #48]	; (8005970 <Max31855_Read_Temp+0x114>)
 8005940:	7852      	ldrb	r2, [r2, #1]
 8005942:	0892      	lsrs	r2, r2, #2
 8005944:	b2d2      	uxtb	r2, r2
 8005946:	4313      	orrs	r3, r2
 8005948:	607b      	str	r3, [r7, #4]
			THERMO_TEMP = ((float) Temp / 4.0);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	ee07 3a90 	vmov	s15, r3
 8005950:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005954:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8005958:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800595c:	4b08      	ldr	r3, [pc, #32]	; (8005980 <Max31855_Read_Temp+0x124>)
 800595e:	edc3 7a00 	vstr	s15, [r3]
}
 8005962:	bf00      	nop
 8005964:	3708      	adds	r7, #8
 8005966:	46bd      	mov	sp, r7
 8005968:	bd80      	pop	{r7, pc}
 800596a:	bf00      	nop
 800596c:	40021000 	.word	0x40021000
 8005970:	20005758 	.word	0x20005758
 8005974:	200053cc 	.word	0x200053cc
 8005978:	200004dc 	.word	0x200004dc
 800597c:	200004e0 	.word	0x200004e0
 8005980:	20005554 	.word	0x20005554

08005984 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005984:	b580      	push	{r7, lr}
 8005986:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005988:	4b0e      	ldr	r3, [pc, #56]	; (80059c4 <HAL_Init+0x40>)
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	4a0d      	ldr	r2, [pc, #52]	; (80059c4 <HAL_Init+0x40>)
 800598e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005992:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005994:	4b0b      	ldr	r3, [pc, #44]	; (80059c4 <HAL_Init+0x40>)
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	4a0a      	ldr	r2, [pc, #40]	; (80059c4 <HAL_Init+0x40>)
 800599a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800599e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80059a0:	4b08      	ldr	r3, [pc, #32]	; (80059c4 <HAL_Init+0x40>)
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	4a07      	ldr	r2, [pc, #28]	; (80059c4 <HAL_Init+0x40>)
 80059a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80059aa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80059ac:	2003      	movs	r0, #3
 80059ae:	f000 fb92 	bl	80060d6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80059b2:	2000      	movs	r0, #0
 80059b4:	f7fd fa00 	bl	8002db8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80059b8:	f7fc fec4 	bl	8002744 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80059bc:	2300      	movs	r3, #0
}
 80059be:	4618      	mov	r0, r3
 80059c0:	bd80      	pop	{r7, pc}
 80059c2:	bf00      	nop
 80059c4:	40023c00 	.word	0x40023c00

080059c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80059c8:	b480      	push	{r7}
 80059ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80059cc:	4b06      	ldr	r3, [pc, #24]	; (80059e8 <HAL_IncTick+0x20>)
 80059ce:	781b      	ldrb	r3, [r3, #0]
 80059d0:	461a      	mov	r2, r3
 80059d2:	4b06      	ldr	r3, [pc, #24]	; (80059ec <HAL_IncTick+0x24>)
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	4413      	add	r3, r2
 80059d8:	4a04      	ldr	r2, [pc, #16]	; (80059ec <HAL_IncTick+0x24>)
 80059da:	6013      	str	r3, [r2, #0]
}
 80059dc:	bf00      	nop
 80059de:	46bd      	mov	sp, r7
 80059e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e4:	4770      	bx	lr
 80059e6:	bf00      	nop
 80059e8:	20000014 	.word	0x20000014
 80059ec:	2000575c 	.word	0x2000575c

080059f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80059f0:	b480      	push	{r7}
 80059f2:	af00      	add	r7, sp, #0
  return uwTick;
 80059f4:	4b03      	ldr	r3, [pc, #12]	; (8005a04 <HAL_GetTick+0x14>)
 80059f6:	681b      	ldr	r3, [r3, #0]
}
 80059f8:	4618      	mov	r0, r3
 80059fa:	46bd      	mov	sp, r7
 80059fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a00:	4770      	bx	lr
 8005a02:	bf00      	nop
 8005a04:	2000575c 	.word	0x2000575c

08005a08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	b084      	sub	sp, #16
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005a10:	f7ff ffee 	bl	80059f0 <HAL_GetTick>
 8005a14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a20:	d005      	beq.n	8005a2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005a22:	4b0a      	ldr	r3, [pc, #40]	; (8005a4c <HAL_Delay+0x44>)
 8005a24:	781b      	ldrb	r3, [r3, #0]
 8005a26:	461a      	mov	r2, r3
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	4413      	add	r3, r2
 8005a2c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005a2e:	bf00      	nop
 8005a30:	f7ff ffde 	bl	80059f0 <HAL_GetTick>
 8005a34:	4602      	mov	r2, r0
 8005a36:	68bb      	ldr	r3, [r7, #8]
 8005a38:	1ad3      	subs	r3, r2, r3
 8005a3a:	68fa      	ldr	r2, [r7, #12]
 8005a3c:	429a      	cmp	r2, r3
 8005a3e:	d8f7      	bhi.n	8005a30 <HAL_Delay+0x28>
  {
  }
}
 8005a40:	bf00      	nop
 8005a42:	bf00      	nop
 8005a44:	3710      	adds	r7, #16
 8005a46:	46bd      	mov	sp, r7
 8005a48:	bd80      	pop	{r7, pc}
 8005a4a:	bf00      	nop
 8005a4c:	20000014 	.word	0x20000014

08005a50 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005a50:	b580      	push	{r7, lr}
 8005a52:	b084      	sub	sp, #16
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005a58:	2300      	movs	r3, #0
 8005a5a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d101      	bne.n	8005a66 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8005a62:	2301      	movs	r3, #1
 8005a64:	e033      	b.n	8005ace <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d109      	bne.n	8005a82 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005a6e:	6878      	ldr	r0, [r7, #4]
 8005a70:	f7fc fe94 	bl	800279c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2200      	movs	r2, #0
 8005a78:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a86:	f003 0310 	and.w	r3, r3, #16
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d118      	bne.n	8005ac0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a92:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005a96:	f023 0302 	bic.w	r3, r3, #2
 8005a9a:	f043 0202 	orr.w	r2, r3, #2
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8005aa2:	6878      	ldr	r0, [r7, #4]
 8005aa4:	f000 f94a 	bl	8005d3c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2200      	movs	r2, #0
 8005aac:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ab2:	f023 0303 	bic.w	r3, r3, #3
 8005ab6:	f043 0201 	orr.w	r2, r3, #1
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	641a      	str	r2, [r3, #64]	; 0x40
 8005abe:	e001      	b.n	8005ac4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005ac0:	2301      	movs	r3, #1
 8005ac2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005acc:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ace:	4618      	mov	r0, r3
 8005ad0:	3710      	adds	r7, #16
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	bd80      	pop	{r7, pc}
	...

08005ad8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005ad8:	b480      	push	{r7}
 8005ada:	b085      	sub	sp, #20
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
 8005ae0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005aec:	2b01      	cmp	r3, #1
 8005aee:	d101      	bne.n	8005af4 <HAL_ADC_ConfigChannel+0x1c>
 8005af0:	2302      	movs	r3, #2
 8005af2:	e113      	b.n	8005d1c <HAL_ADC_ConfigChannel+0x244>
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2201      	movs	r2, #1
 8005af8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	2b09      	cmp	r3, #9
 8005b02:	d925      	bls.n	8005b50 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	68d9      	ldr	r1, [r3, #12]
 8005b0a:	683b      	ldr	r3, [r7, #0]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	b29b      	uxth	r3, r3
 8005b10:	461a      	mov	r2, r3
 8005b12:	4613      	mov	r3, r2
 8005b14:	005b      	lsls	r3, r3, #1
 8005b16:	4413      	add	r3, r2
 8005b18:	3b1e      	subs	r3, #30
 8005b1a:	2207      	movs	r2, #7
 8005b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8005b20:	43da      	mvns	r2, r3
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	400a      	ands	r2, r1
 8005b28:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	68d9      	ldr	r1, [r3, #12]
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	689a      	ldr	r2, [r3, #8]
 8005b34:	683b      	ldr	r3, [r7, #0]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	b29b      	uxth	r3, r3
 8005b3a:	4618      	mov	r0, r3
 8005b3c:	4603      	mov	r3, r0
 8005b3e:	005b      	lsls	r3, r3, #1
 8005b40:	4403      	add	r3, r0
 8005b42:	3b1e      	subs	r3, #30
 8005b44:	409a      	lsls	r2, r3
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	430a      	orrs	r2, r1
 8005b4c:	60da      	str	r2, [r3, #12]
 8005b4e:	e022      	b.n	8005b96 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	6919      	ldr	r1, [r3, #16]
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	b29b      	uxth	r3, r3
 8005b5c:	461a      	mov	r2, r3
 8005b5e:	4613      	mov	r3, r2
 8005b60:	005b      	lsls	r3, r3, #1
 8005b62:	4413      	add	r3, r2
 8005b64:	2207      	movs	r2, #7
 8005b66:	fa02 f303 	lsl.w	r3, r2, r3
 8005b6a:	43da      	mvns	r2, r3
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	400a      	ands	r2, r1
 8005b72:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	6919      	ldr	r1, [r3, #16]
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	689a      	ldr	r2, [r3, #8]
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	b29b      	uxth	r3, r3
 8005b84:	4618      	mov	r0, r3
 8005b86:	4603      	mov	r3, r0
 8005b88:	005b      	lsls	r3, r3, #1
 8005b8a:	4403      	add	r3, r0
 8005b8c:	409a      	lsls	r2, r3
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	430a      	orrs	r2, r1
 8005b94:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	685b      	ldr	r3, [r3, #4]
 8005b9a:	2b06      	cmp	r3, #6
 8005b9c:	d824      	bhi.n	8005be8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	685a      	ldr	r2, [r3, #4]
 8005ba8:	4613      	mov	r3, r2
 8005baa:	009b      	lsls	r3, r3, #2
 8005bac:	4413      	add	r3, r2
 8005bae:	3b05      	subs	r3, #5
 8005bb0:	221f      	movs	r2, #31
 8005bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8005bb6:	43da      	mvns	r2, r3
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	400a      	ands	r2, r1
 8005bbe:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	b29b      	uxth	r3, r3
 8005bcc:	4618      	mov	r0, r3
 8005bce:	683b      	ldr	r3, [r7, #0]
 8005bd0:	685a      	ldr	r2, [r3, #4]
 8005bd2:	4613      	mov	r3, r2
 8005bd4:	009b      	lsls	r3, r3, #2
 8005bd6:	4413      	add	r3, r2
 8005bd8:	3b05      	subs	r3, #5
 8005bda:	fa00 f203 	lsl.w	r2, r0, r3
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	430a      	orrs	r2, r1
 8005be4:	635a      	str	r2, [r3, #52]	; 0x34
 8005be6:	e04c      	b.n	8005c82 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	685b      	ldr	r3, [r3, #4]
 8005bec:	2b0c      	cmp	r3, #12
 8005bee:	d824      	bhi.n	8005c3a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	685a      	ldr	r2, [r3, #4]
 8005bfa:	4613      	mov	r3, r2
 8005bfc:	009b      	lsls	r3, r3, #2
 8005bfe:	4413      	add	r3, r2
 8005c00:	3b23      	subs	r3, #35	; 0x23
 8005c02:	221f      	movs	r2, #31
 8005c04:	fa02 f303 	lsl.w	r3, r2, r3
 8005c08:	43da      	mvns	r2, r3
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	400a      	ands	r2, r1
 8005c10:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005c18:	683b      	ldr	r3, [r7, #0]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	b29b      	uxth	r3, r3
 8005c1e:	4618      	mov	r0, r3
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	685a      	ldr	r2, [r3, #4]
 8005c24:	4613      	mov	r3, r2
 8005c26:	009b      	lsls	r3, r3, #2
 8005c28:	4413      	add	r3, r2
 8005c2a:	3b23      	subs	r3, #35	; 0x23
 8005c2c:	fa00 f203 	lsl.w	r2, r0, r3
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	430a      	orrs	r2, r1
 8005c36:	631a      	str	r2, [r3, #48]	; 0x30
 8005c38:	e023      	b.n	8005c82 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	685a      	ldr	r2, [r3, #4]
 8005c44:	4613      	mov	r3, r2
 8005c46:	009b      	lsls	r3, r3, #2
 8005c48:	4413      	add	r3, r2
 8005c4a:	3b41      	subs	r3, #65	; 0x41
 8005c4c:	221f      	movs	r2, #31
 8005c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8005c52:	43da      	mvns	r2, r3
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	400a      	ands	r2, r1
 8005c5a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	b29b      	uxth	r3, r3
 8005c68:	4618      	mov	r0, r3
 8005c6a:	683b      	ldr	r3, [r7, #0]
 8005c6c:	685a      	ldr	r2, [r3, #4]
 8005c6e:	4613      	mov	r3, r2
 8005c70:	009b      	lsls	r3, r3, #2
 8005c72:	4413      	add	r3, r2
 8005c74:	3b41      	subs	r3, #65	; 0x41
 8005c76:	fa00 f203 	lsl.w	r2, r0, r3
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	430a      	orrs	r2, r1
 8005c80:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005c82:	4b29      	ldr	r3, [pc, #164]	; (8005d28 <HAL_ADC_ConfigChannel+0x250>)
 8005c84:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	4a28      	ldr	r2, [pc, #160]	; (8005d2c <HAL_ADC_ConfigChannel+0x254>)
 8005c8c:	4293      	cmp	r3, r2
 8005c8e:	d10f      	bne.n	8005cb0 <HAL_ADC_ConfigChannel+0x1d8>
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	2b12      	cmp	r3, #18
 8005c96:	d10b      	bne.n	8005cb0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	685b      	ldr	r3, [r3, #4]
 8005c9c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	685b      	ldr	r3, [r3, #4]
 8005ca8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4a1d      	ldr	r2, [pc, #116]	; (8005d2c <HAL_ADC_ConfigChannel+0x254>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d12b      	bne.n	8005d12 <HAL_ADC_ConfigChannel+0x23a>
 8005cba:	683b      	ldr	r3, [r7, #0]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	4a1c      	ldr	r2, [pc, #112]	; (8005d30 <HAL_ADC_ConfigChannel+0x258>)
 8005cc0:	4293      	cmp	r3, r2
 8005cc2:	d003      	beq.n	8005ccc <HAL_ADC_ConfigChannel+0x1f4>
 8005cc4:	683b      	ldr	r3, [r7, #0]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	2b11      	cmp	r3, #17
 8005cca:	d122      	bne.n	8005d12 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	685b      	ldr	r3, [r3, #4]
 8005cd0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	685b      	ldr	r3, [r3, #4]
 8005cdc:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	4a11      	ldr	r2, [pc, #68]	; (8005d30 <HAL_ADC_ConfigChannel+0x258>)
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d111      	bne.n	8005d12 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005cee:	4b11      	ldr	r3, [pc, #68]	; (8005d34 <HAL_ADC_ConfigChannel+0x25c>)
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	4a11      	ldr	r2, [pc, #68]	; (8005d38 <HAL_ADC_ConfigChannel+0x260>)
 8005cf4:	fba2 2303 	umull	r2, r3, r2, r3
 8005cf8:	0c9a      	lsrs	r2, r3, #18
 8005cfa:	4613      	mov	r3, r2
 8005cfc:	009b      	lsls	r3, r3, #2
 8005cfe:	4413      	add	r3, r2
 8005d00:	005b      	lsls	r3, r3, #1
 8005d02:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005d04:	e002      	b.n	8005d0c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8005d06:	68bb      	ldr	r3, [r7, #8]
 8005d08:	3b01      	subs	r3, #1
 8005d0a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005d0c:	68bb      	ldr	r3, [r7, #8]
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d1f9      	bne.n	8005d06 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2200      	movs	r2, #0
 8005d16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005d1a:	2300      	movs	r3, #0
}
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	3714      	adds	r7, #20
 8005d20:	46bd      	mov	sp, r7
 8005d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d26:	4770      	bx	lr
 8005d28:	40012300 	.word	0x40012300
 8005d2c:	40012000 	.word	0x40012000
 8005d30:	10000012 	.word	0x10000012
 8005d34:	20000000 	.word	0x20000000
 8005d38:	431bde83 	.word	0x431bde83

08005d3c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	b085      	sub	sp, #20
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005d44:	4b79      	ldr	r3, [pc, #484]	; (8005f2c <ADC_Init+0x1f0>)
 8005d46:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	685b      	ldr	r3, [r3, #4]
 8005d4c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	685a      	ldr	r2, [r3, #4]
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	685b      	ldr	r3, [r3, #4]
 8005d5c:	431a      	orrs	r2, r3
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	685a      	ldr	r2, [r3, #4]
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005d70:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	6859      	ldr	r1, [r3, #4]
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	691b      	ldr	r3, [r3, #16]
 8005d7c:	021a      	lsls	r2, r3, #8
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	430a      	orrs	r2, r1
 8005d84:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	685a      	ldr	r2, [r3, #4]
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005d94:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	6859      	ldr	r1, [r3, #4]
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	689a      	ldr	r2, [r3, #8]
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	430a      	orrs	r2, r1
 8005da6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	689a      	ldr	r2, [r3, #8]
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005db6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	6899      	ldr	r1, [r3, #8]
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	68da      	ldr	r2, [r3, #12]
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	430a      	orrs	r2, r1
 8005dc8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dce:	4a58      	ldr	r2, [pc, #352]	; (8005f30 <ADC_Init+0x1f4>)
 8005dd0:	4293      	cmp	r3, r2
 8005dd2:	d022      	beq.n	8005e1a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	689a      	ldr	r2, [r3, #8]
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005de2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	6899      	ldr	r1, [r3, #8]
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	430a      	orrs	r2, r1
 8005df4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	689a      	ldr	r2, [r3, #8]
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005e04:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	6899      	ldr	r1, [r3, #8]
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	430a      	orrs	r2, r1
 8005e16:	609a      	str	r2, [r3, #8]
 8005e18:	e00f      	b.n	8005e3a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	689a      	ldr	r2, [r3, #8]
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005e28:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	689a      	ldr	r2, [r3, #8]
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005e38:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	689a      	ldr	r2, [r3, #8]
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f022 0202 	bic.w	r2, r2, #2
 8005e48:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	6899      	ldr	r1, [r3, #8]
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	7e1b      	ldrb	r3, [r3, #24]
 8005e54:	005a      	lsls	r2, r3, #1
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	430a      	orrs	r2, r1
 8005e5c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d01b      	beq.n	8005ea0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	685a      	ldr	r2, [r3, #4]
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005e76:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	685a      	ldr	r2, [r3, #4]
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005e86:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	6859      	ldr	r1, [r3, #4]
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e92:	3b01      	subs	r3, #1
 8005e94:	035a      	lsls	r2, r3, #13
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	430a      	orrs	r2, r1
 8005e9c:	605a      	str	r2, [r3, #4]
 8005e9e:	e007      	b.n	8005eb0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	685a      	ldr	r2, [r3, #4]
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005eae:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8005ebe:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	69db      	ldr	r3, [r3, #28]
 8005eca:	3b01      	subs	r3, #1
 8005ecc:	051a      	lsls	r2, r3, #20
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	430a      	orrs	r2, r1
 8005ed4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	689a      	ldr	r2, [r3, #8]
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005ee4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	6899      	ldr	r1, [r3, #8]
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005ef2:	025a      	lsls	r2, r3, #9
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	430a      	orrs	r2, r1
 8005efa:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	689a      	ldr	r2, [r3, #8]
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005f0a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	6899      	ldr	r1, [r3, #8]
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	695b      	ldr	r3, [r3, #20]
 8005f16:	029a      	lsls	r2, r3, #10
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	430a      	orrs	r2, r1
 8005f1e:	609a      	str	r2, [r3, #8]
}
 8005f20:	bf00      	nop
 8005f22:	3714      	adds	r7, #20
 8005f24:	46bd      	mov	sp, r7
 8005f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2a:	4770      	bx	lr
 8005f2c:	40012300 	.word	0x40012300
 8005f30:	0f000001 	.word	0x0f000001

08005f34 <__NVIC_SetPriorityGrouping>:
{
 8005f34:	b480      	push	{r7}
 8005f36:	b085      	sub	sp, #20
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	f003 0307 	and.w	r3, r3, #7
 8005f42:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005f44:	4b0c      	ldr	r3, [pc, #48]	; (8005f78 <__NVIC_SetPriorityGrouping+0x44>)
 8005f46:	68db      	ldr	r3, [r3, #12]
 8005f48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005f4a:	68ba      	ldr	r2, [r7, #8]
 8005f4c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005f50:	4013      	ands	r3, r2
 8005f52:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005f58:	68bb      	ldr	r3, [r7, #8]
 8005f5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005f5c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005f60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005f64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005f66:	4a04      	ldr	r2, [pc, #16]	; (8005f78 <__NVIC_SetPriorityGrouping+0x44>)
 8005f68:	68bb      	ldr	r3, [r7, #8]
 8005f6a:	60d3      	str	r3, [r2, #12]
}
 8005f6c:	bf00      	nop
 8005f6e:	3714      	adds	r7, #20
 8005f70:	46bd      	mov	sp, r7
 8005f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f76:	4770      	bx	lr
 8005f78:	e000ed00 	.word	0xe000ed00

08005f7c <__NVIC_GetPriorityGrouping>:
{
 8005f7c:	b480      	push	{r7}
 8005f7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005f80:	4b04      	ldr	r3, [pc, #16]	; (8005f94 <__NVIC_GetPriorityGrouping+0x18>)
 8005f82:	68db      	ldr	r3, [r3, #12]
 8005f84:	0a1b      	lsrs	r3, r3, #8
 8005f86:	f003 0307 	and.w	r3, r3, #7
}
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	46bd      	mov	sp, r7
 8005f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f92:	4770      	bx	lr
 8005f94:	e000ed00 	.word	0xe000ed00

08005f98 <__NVIC_EnableIRQ>:
{
 8005f98:	b480      	push	{r7}
 8005f9a:	b083      	sub	sp, #12
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	4603      	mov	r3, r0
 8005fa0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005fa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	db0b      	blt.n	8005fc2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005faa:	79fb      	ldrb	r3, [r7, #7]
 8005fac:	f003 021f 	and.w	r2, r3, #31
 8005fb0:	4907      	ldr	r1, [pc, #28]	; (8005fd0 <__NVIC_EnableIRQ+0x38>)
 8005fb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005fb6:	095b      	lsrs	r3, r3, #5
 8005fb8:	2001      	movs	r0, #1
 8005fba:	fa00 f202 	lsl.w	r2, r0, r2
 8005fbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005fc2:	bf00      	nop
 8005fc4:	370c      	adds	r7, #12
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fcc:	4770      	bx	lr
 8005fce:	bf00      	nop
 8005fd0:	e000e100 	.word	0xe000e100

08005fd4 <__NVIC_DisableIRQ>:
{
 8005fd4:	b480      	push	{r7}
 8005fd6:	b083      	sub	sp, #12
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	4603      	mov	r3, r0
 8005fdc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005fde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	db12      	blt.n	800600c <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005fe6:	79fb      	ldrb	r3, [r7, #7]
 8005fe8:	f003 021f 	and.w	r2, r3, #31
 8005fec:	490a      	ldr	r1, [pc, #40]	; (8006018 <__NVIC_DisableIRQ+0x44>)
 8005fee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ff2:	095b      	lsrs	r3, r3, #5
 8005ff4:	2001      	movs	r0, #1
 8005ff6:	fa00 f202 	lsl.w	r2, r0, r2
 8005ffa:	3320      	adds	r3, #32
 8005ffc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8006000:	f3bf 8f4f 	dsb	sy
}
 8006004:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8006006:	f3bf 8f6f 	isb	sy
}
 800600a:	bf00      	nop
}
 800600c:	bf00      	nop
 800600e:	370c      	adds	r7, #12
 8006010:	46bd      	mov	sp, r7
 8006012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006016:	4770      	bx	lr
 8006018:	e000e100 	.word	0xe000e100

0800601c <__NVIC_SetPriority>:
{
 800601c:	b480      	push	{r7}
 800601e:	b083      	sub	sp, #12
 8006020:	af00      	add	r7, sp, #0
 8006022:	4603      	mov	r3, r0
 8006024:	6039      	str	r1, [r7, #0]
 8006026:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006028:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800602c:	2b00      	cmp	r3, #0
 800602e:	db0a      	blt.n	8006046 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006030:	683b      	ldr	r3, [r7, #0]
 8006032:	b2da      	uxtb	r2, r3
 8006034:	490c      	ldr	r1, [pc, #48]	; (8006068 <__NVIC_SetPriority+0x4c>)
 8006036:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800603a:	0112      	lsls	r2, r2, #4
 800603c:	b2d2      	uxtb	r2, r2
 800603e:	440b      	add	r3, r1
 8006040:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8006044:	e00a      	b.n	800605c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	b2da      	uxtb	r2, r3
 800604a:	4908      	ldr	r1, [pc, #32]	; (800606c <__NVIC_SetPriority+0x50>)
 800604c:	79fb      	ldrb	r3, [r7, #7]
 800604e:	f003 030f 	and.w	r3, r3, #15
 8006052:	3b04      	subs	r3, #4
 8006054:	0112      	lsls	r2, r2, #4
 8006056:	b2d2      	uxtb	r2, r2
 8006058:	440b      	add	r3, r1
 800605a:	761a      	strb	r2, [r3, #24]
}
 800605c:	bf00      	nop
 800605e:	370c      	adds	r7, #12
 8006060:	46bd      	mov	sp, r7
 8006062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006066:	4770      	bx	lr
 8006068:	e000e100 	.word	0xe000e100
 800606c:	e000ed00 	.word	0xe000ed00

08006070 <NVIC_EncodePriority>:
{
 8006070:	b480      	push	{r7}
 8006072:	b089      	sub	sp, #36	; 0x24
 8006074:	af00      	add	r7, sp, #0
 8006076:	60f8      	str	r0, [r7, #12]
 8006078:	60b9      	str	r1, [r7, #8]
 800607a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	f003 0307 	and.w	r3, r3, #7
 8006082:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006084:	69fb      	ldr	r3, [r7, #28]
 8006086:	f1c3 0307 	rsb	r3, r3, #7
 800608a:	2b04      	cmp	r3, #4
 800608c:	bf28      	it	cs
 800608e:	2304      	movcs	r3, #4
 8006090:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006092:	69fb      	ldr	r3, [r7, #28]
 8006094:	3304      	adds	r3, #4
 8006096:	2b06      	cmp	r3, #6
 8006098:	d902      	bls.n	80060a0 <NVIC_EncodePriority+0x30>
 800609a:	69fb      	ldr	r3, [r7, #28]
 800609c:	3b03      	subs	r3, #3
 800609e:	e000      	b.n	80060a2 <NVIC_EncodePriority+0x32>
 80060a0:	2300      	movs	r3, #0
 80060a2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80060a4:	f04f 32ff 	mov.w	r2, #4294967295
 80060a8:	69bb      	ldr	r3, [r7, #24]
 80060aa:	fa02 f303 	lsl.w	r3, r2, r3
 80060ae:	43da      	mvns	r2, r3
 80060b0:	68bb      	ldr	r3, [r7, #8]
 80060b2:	401a      	ands	r2, r3
 80060b4:	697b      	ldr	r3, [r7, #20]
 80060b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80060b8:	f04f 31ff 	mov.w	r1, #4294967295
 80060bc:	697b      	ldr	r3, [r7, #20]
 80060be:	fa01 f303 	lsl.w	r3, r1, r3
 80060c2:	43d9      	mvns	r1, r3
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80060c8:	4313      	orrs	r3, r2
}
 80060ca:	4618      	mov	r0, r3
 80060cc:	3724      	adds	r7, #36	; 0x24
 80060ce:	46bd      	mov	sp, r7
 80060d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d4:	4770      	bx	lr

080060d6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80060d6:	b580      	push	{r7, lr}
 80060d8:	b082      	sub	sp, #8
 80060da:	af00      	add	r7, sp, #0
 80060dc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80060de:	6878      	ldr	r0, [r7, #4]
 80060e0:	f7ff ff28 	bl	8005f34 <__NVIC_SetPriorityGrouping>
}
 80060e4:	bf00      	nop
 80060e6:	3708      	adds	r7, #8
 80060e8:	46bd      	mov	sp, r7
 80060ea:	bd80      	pop	{r7, pc}

080060ec <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80060ec:	b580      	push	{r7, lr}
 80060ee:	b086      	sub	sp, #24
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	4603      	mov	r3, r0
 80060f4:	60b9      	str	r1, [r7, #8]
 80060f6:	607a      	str	r2, [r7, #4]
 80060f8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80060fa:	2300      	movs	r3, #0
 80060fc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80060fe:	f7ff ff3d 	bl	8005f7c <__NVIC_GetPriorityGrouping>
 8006102:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006104:	687a      	ldr	r2, [r7, #4]
 8006106:	68b9      	ldr	r1, [r7, #8]
 8006108:	6978      	ldr	r0, [r7, #20]
 800610a:	f7ff ffb1 	bl	8006070 <NVIC_EncodePriority>
 800610e:	4602      	mov	r2, r0
 8006110:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006114:	4611      	mov	r1, r2
 8006116:	4618      	mov	r0, r3
 8006118:	f7ff ff80 	bl	800601c <__NVIC_SetPriority>
}
 800611c:	bf00      	nop
 800611e:	3718      	adds	r7, #24
 8006120:	46bd      	mov	sp, r7
 8006122:	bd80      	pop	{r7, pc}

08006124 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006124:	b580      	push	{r7, lr}
 8006126:	b082      	sub	sp, #8
 8006128:	af00      	add	r7, sp, #0
 800612a:	4603      	mov	r3, r0
 800612c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800612e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006132:	4618      	mov	r0, r3
 8006134:	f7ff ff30 	bl	8005f98 <__NVIC_EnableIRQ>
}
 8006138:	bf00      	nop
 800613a:	3708      	adds	r7, #8
 800613c:	46bd      	mov	sp, r7
 800613e:	bd80      	pop	{r7, pc}

08006140 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8006140:	b580      	push	{r7, lr}
 8006142:	b082      	sub	sp, #8
 8006144:	af00      	add	r7, sp, #0
 8006146:	4603      	mov	r3, r0
 8006148:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800614a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800614e:	4618      	mov	r0, r3
 8006150:	f7ff ff40 	bl	8005fd4 <__NVIC_DisableIRQ>
}
 8006154:	bf00      	nop
 8006156:	3708      	adds	r7, #8
 8006158:	46bd      	mov	sp, r7
 800615a:	bd80      	pop	{r7, pc}

0800615c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800615c:	b480      	push	{r7}
 800615e:	b089      	sub	sp, #36	; 0x24
 8006160:	af00      	add	r7, sp, #0
 8006162:	6078      	str	r0, [r7, #4]
 8006164:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006166:	2300      	movs	r3, #0
 8006168:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800616a:	2300      	movs	r3, #0
 800616c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800616e:	2300      	movs	r3, #0
 8006170:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006172:	2300      	movs	r3, #0
 8006174:	61fb      	str	r3, [r7, #28]
 8006176:	e177      	b.n	8006468 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006178:	2201      	movs	r2, #1
 800617a:	69fb      	ldr	r3, [r7, #28]
 800617c:	fa02 f303 	lsl.w	r3, r2, r3
 8006180:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	697a      	ldr	r2, [r7, #20]
 8006188:	4013      	ands	r3, r2
 800618a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800618c:	693a      	ldr	r2, [r7, #16]
 800618e:	697b      	ldr	r3, [r7, #20]
 8006190:	429a      	cmp	r2, r3
 8006192:	f040 8166 	bne.w	8006462 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006196:	683b      	ldr	r3, [r7, #0]
 8006198:	685b      	ldr	r3, [r3, #4]
 800619a:	f003 0303 	and.w	r3, r3, #3
 800619e:	2b01      	cmp	r3, #1
 80061a0:	d005      	beq.n	80061ae <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	685b      	ldr	r3, [r3, #4]
 80061a6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80061aa:	2b02      	cmp	r3, #2
 80061ac:	d130      	bne.n	8006210 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	689b      	ldr	r3, [r3, #8]
 80061b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80061b4:	69fb      	ldr	r3, [r7, #28]
 80061b6:	005b      	lsls	r3, r3, #1
 80061b8:	2203      	movs	r2, #3
 80061ba:	fa02 f303 	lsl.w	r3, r2, r3
 80061be:	43db      	mvns	r3, r3
 80061c0:	69ba      	ldr	r2, [r7, #24]
 80061c2:	4013      	ands	r3, r2
 80061c4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80061c6:	683b      	ldr	r3, [r7, #0]
 80061c8:	68da      	ldr	r2, [r3, #12]
 80061ca:	69fb      	ldr	r3, [r7, #28]
 80061cc:	005b      	lsls	r3, r3, #1
 80061ce:	fa02 f303 	lsl.w	r3, r2, r3
 80061d2:	69ba      	ldr	r2, [r7, #24]
 80061d4:	4313      	orrs	r3, r2
 80061d6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	69ba      	ldr	r2, [r7, #24]
 80061dc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	685b      	ldr	r3, [r3, #4]
 80061e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80061e4:	2201      	movs	r2, #1
 80061e6:	69fb      	ldr	r3, [r7, #28]
 80061e8:	fa02 f303 	lsl.w	r3, r2, r3
 80061ec:	43db      	mvns	r3, r3
 80061ee:	69ba      	ldr	r2, [r7, #24]
 80061f0:	4013      	ands	r3, r2
 80061f2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80061f4:	683b      	ldr	r3, [r7, #0]
 80061f6:	685b      	ldr	r3, [r3, #4]
 80061f8:	091b      	lsrs	r3, r3, #4
 80061fa:	f003 0201 	and.w	r2, r3, #1
 80061fe:	69fb      	ldr	r3, [r7, #28]
 8006200:	fa02 f303 	lsl.w	r3, r2, r3
 8006204:	69ba      	ldr	r2, [r7, #24]
 8006206:	4313      	orrs	r3, r2
 8006208:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	69ba      	ldr	r2, [r7, #24]
 800620e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006210:	683b      	ldr	r3, [r7, #0]
 8006212:	685b      	ldr	r3, [r3, #4]
 8006214:	f003 0303 	and.w	r3, r3, #3
 8006218:	2b03      	cmp	r3, #3
 800621a:	d017      	beq.n	800624c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	68db      	ldr	r3, [r3, #12]
 8006220:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006222:	69fb      	ldr	r3, [r7, #28]
 8006224:	005b      	lsls	r3, r3, #1
 8006226:	2203      	movs	r2, #3
 8006228:	fa02 f303 	lsl.w	r3, r2, r3
 800622c:	43db      	mvns	r3, r3
 800622e:	69ba      	ldr	r2, [r7, #24]
 8006230:	4013      	ands	r3, r2
 8006232:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	689a      	ldr	r2, [r3, #8]
 8006238:	69fb      	ldr	r3, [r7, #28]
 800623a:	005b      	lsls	r3, r3, #1
 800623c:	fa02 f303 	lsl.w	r3, r2, r3
 8006240:	69ba      	ldr	r2, [r7, #24]
 8006242:	4313      	orrs	r3, r2
 8006244:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	69ba      	ldr	r2, [r7, #24]
 800624a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800624c:	683b      	ldr	r3, [r7, #0]
 800624e:	685b      	ldr	r3, [r3, #4]
 8006250:	f003 0303 	and.w	r3, r3, #3
 8006254:	2b02      	cmp	r3, #2
 8006256:	d123      	bne.n	80062a0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006258:	69fb      	ldr	r3, [r7, #28]
 800625a:	08da      	lsrs	r2, r3, #3
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	3208      	adds	r2, #8
 8006260:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006264:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006266:	69fb      	ldr	r3, [r7, #28]
 8006268:	f003 0307 	and.w	r3, r3, #7
 800626c:	009b      	lsls	r3, r3, #2
 800626e:	220f      	movs	r2, #15
 8006270:	fa02 f303 	lsl.w	r3, r2, r3
 8006274:	43db      	mvns	r3, r3
 8006276:	69ba      	ldr	r2, [r7, #24]
 8006278:	4013      	ands	r3, r2
 800627a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800627c:	683b      	ldr	r3, [r7, #0]
 800627e:	691a      	ldr	r2, [r3, #16]
 8006280:	69fb      	ldr	r3, [r7, #28]
 8006282:	f003 0307 	and.w	r3, r3, #7
 8006286:	009b      	lsls	r3, r3, #2
 8006288:	fa02 f303 	lsl.w	r3, r2, r3
 800628c:	69ba      	ldr	r2, [r7, #24]
 800628e:	4313      	orrs	r3, r2
 8006290:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006292:	69fb      	ldr	r3, [r7, #28]
 8006294:	08da      	lsrs	r2, r3, #3
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	3208      	adds	r2, #8
 800629a:	69b9      	ldr	r1, [r7, #24]
 800629c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80062a6:	69fb      	ldr	r3, [r7, #28]
 80062a8:	005b      	lsls	r3, r3, #1
 80062aa:	2203      	movs	r2, #3
 80062ac:	fa02 f303 	lsl.w	r3, r2, r3
 80062b0:	43db      	mvns	r3, r3
 80062b2:	69ba      	ldr	r2, [r7, #24]
 80062b4:	4013      	ands	r3, r2
 80062b6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	685b      	ldr	r3, [r3, #4]
 80062bc:	f003 0203 	and.w	r2, r3, #3
 80062c0:	69fb      	ldr	r3, [r7, #28]
 80062c2:	005b      	lsls	r3, r3, #1
 80062c4:	fa02 f303 	lsl.w	r3, r2, r3
 80062c8:	69ba      	ldr	r2, [r7, #24]
 80062ca:	4313      	orrs	r3, r2
 80062cc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	69ba      	ldr	r2, [r7, #24]
 80062d2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	685b      	ldr	r3, [r3, #4]
 80062d8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80062dc:	2b00      	cmp	r3, #0
 80062de:	f000 80c0 	beq.w	8006462 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80062e2:	2300      	movs	r3, #0
 80062e4:	60fb      	str	r3, [r7, #12]
 80062e6:	4b66      	ldr	r3, [pc, #408]	; (8006480 <HAL_GPIO_Init+0x324>)
 80062e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062ea:	4a65      	ldr	r2, [pc, #404]	; (8006480 <HAL_GPIO_Init+0x324>)
 80062ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80062f0:	6453      	str	r3, [r2, #68]	; 0x44
 80062f2:	4b63      	ldr	r3, [pc, #396]	; (8006480 <HAL_GPIO_Init+0x324>)
 80062f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80062fa:	60fb      	str	r3, [r7, #12]
 80062fc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80062fe:	4a61      	ldr	r2, [pc, #388]	; (8006484 <HAL_GPIO_Init+0x328>)
 8006300:	69fb      	ldr	r3, [r7, #28]
 8006302:	089b      	lsrs	r3, r3, #2
 8006304:	3302      	adds	r3, #2
 8006306:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800630a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800630c:	69fb      	ldr	r3, [r7, #28]
 800630e:	f003 0303 	and.w	r3, r3, #3
 8006312:	009b      	lsls	r3, r3, #2
 8006314:	220f      	movs	r2, #15
 8006316:	fa02 f303 	lsl.w	r3, r2, r3
 800631a:	43db      	mvns	r3, r3
 800631c:	69ba      	ldr	r2, [r7, #24]
 800631e:	4013      	ands	r3, r2
 8006320:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	4a58      	ldr	r2, [pc, #352]	; (8006488 <HAL_GPIO_Init+0x32c>)
 8006326:	4293      	cmp	r3, r2
 8006328:	d037      	beq.n	800639a <HAL_GPIO_Init+0x23e>
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	4a57      	ldr	r2, [pc, #348]	; (800648c <HAL_GPIO_Init+0x330>)
 800632e:	4293      	cmp	r3, r2
 8006330:	d031      	beq.n	8006396 <HAL_GPIO_Init+0x23a>
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	4a56      	ldr	r2, [pc, #344]	; (8006490 <HAL_GPIO_Init+0x334>)
 8006336:	4293      	cmp	r3, r2
 8006338:	d02b      	beq.n	8006392 <HAL_GPIO_Init+0x236>
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	4a55      	ldr	r2, [pc, #340]	; (8006494 <HAL_GPIO_Init+0x338>)
 800633e:	4293      	cmp	r3, r2
 8006340:	d025      	beq.n	800638e <HAL_GPIO_Init+0x232>
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	4a54      	ldr	r2, [pc, #336]	; (8006498 <HAL_GPIO_Init+0x33c>)
 8006346:	4293      	cmp	r3, r2
 8006348:	d01f      	beq.n	800638a <HAL_GPIO_Init+0x22e>
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	4a53      	ldr	r2, [pc, #332]	; (800649c <HAL_GPIO_Init+0x340>)
 800634e:	4293      	cmp	r3, r2
 8006350:	d019      	beq.n	8006386 <HAL_GPIO_Init+0x22a>
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	4a52      	ldr	r2, [pc, #328]	; (80064a0 <HAL_GPIO_Init+0x344>)
 8006356:	4293      	cmp	r3, r2
 8006358:	d013      	beq.n	8006382 <HAL_GPIO_Init+0x226>
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	4a51      	ldr	r2, [pc, #324]	; (80064a4 <HAL_GPIO_Init+0x348>)
 800635e:	4293      	cmp	r3, r2
 8006360:	d00d      	beq.n	800637e <HAL_GPIO_Init+0x222>
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	4a50      	ldr	r2, [pc, #320]	; (80064a8 <HAL_GPIO_Init+0x34c>)
 8006366:	4293      	cmp	r3, r2
 8006368:	d007      	beq.n	800637a <HAL_GPIO_Init+0x21e>
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	4a4f      	ldr	r2, [pc, #316]	; (80064ac <HAL_GPIO_Init+0x350>)
 800636e:	4293      	cmp	r3, r2
 8006370:	d101      	bne.n	8006376 <HAL_GPIO_Init+0x21a>
 8006372:	2309      	movs	r3, #9
 8006374:	e012      	b.n	800639c <HAL_GPIO_Init+0x240>
 8006376:	230a      	movs	r3, #10
 8006378:	e010      	b.n	800639c <HAL_GPIO_Init+0x240>
 800637a:	2308      	movs	r3, #8
 800637c:	e00e      	b.n	800639c <HAL_GPIO_Init+0x240>
 800637e:	2307      	movs	r3, #7
 8006380:	e00c      	b.n	800639c <HAL_GPIO_Init+0x240>
 8006382:	2306      	movs	r3, #6
 8006384:	e00a      	b.n	800639c <HAL_GPIO_Init+0x240>
 8006386:	2305      	movs	r3, #5
 8006388:	e008      	b.n	800639c <HAL_GPIO_Init+0x240>
 800638a:	2304      	movs	r3, #4
 800638c:	e006      	b.n	800639c <HAL_GPIO_Init+0x240>
 800638e:	2303      	movs	r3, #3
 8006390:	e004      	b.n	800639c <HAL_GPIO_Init+0x240>
 8006392:	2302      	movs	r3, #2
 8006394:	e002      	b.n	800639c <HAL_GPIO_Init+0x240>
 8006396:	2301      	movs	r3, #1
 8006398:	e000      	b.n	800639c <HAL_GPIO_Init+0x240>
 800639a:	2300      	movs	r3, #0
 800639c:	69fa      	ldr	r2, [r7, #28]
 800639e:	f002 0203 	and.w	r2, r2, #3
 80063a2:	0092      	lsls	r2, r2, #2
 80063a4:	4093      	lsls	r3, r2
 80063a6:	69ba      	ldr	r2, [r7, #24]
 80063a8:	4313      	orrs	r3, r2
 80063aa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80063ac:	4935      	ldr	r1, [pc, #212]	; (8006484 <HAL_GPIO_Init+0x328>)
 80063ae:	69fb      	ldr	r3, [r7, #28]
 80063b0:	089b      	lsrs	r3, r3, #2
 80063b2:	3302      	adds	r3, #2
 80063b4:	69ba      	ldr	r2, [r7, #24]
 80063b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80063ba:	4b3d      	ldr	r3, [pc, #244]	; (80064b0 <HAL_GPIO_Init+0x354>)
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80063c0:	693b      	ldr	r3, [r7, #16]
 80063c2:	43db      	mvns	r3, r3
 80063c4:	69ba      	ldr	r2, [r7, #24]
 80063c6:	4013      	ands	r3, r2
 80063c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80063ca:	683b      	ldr	r3, [r7, #0]
 80063cc:	685b      	ldr	r3, [r3, #4]
 80063ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d003      	beq.n	80063de <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80063d6:	69ba      	ldr	r2, [r7, #24]
 80063d8:	693b      	ldr	r3, [r7, #16]
 80063da:	4313      	orrs	r3, r2
 80063dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80063de:	4a34      	ldr	r2, [pc, #208]	; (80064b0 <HAL_GPIO_Init+0x354>)
 80063e0:	69bb      	ldr	r3, [r7, #24]
 80063e2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80063e4:	4b32      	ldr	r3, [pc, #200]	; (80064b0 <HAL_GPIO_Init+0x354>)
 80063e6:	685b      	ldr	r3, [r3, #4]
 80063e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80063ea:	693b      	ldr	r3, [r7, #16]
 80063ec:	43db      	mvns	r3, r3
 80063ee:	69ba      	ldr	r2, [r7, #24]
 80063f0:	4013      	ands	r3, r2
 80063f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	685b      	ldr	r3, [r3, #4]
 80063f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d003      	beq.n	8006408 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8006400:	69ba      	ldr	r2, [r7, #24]
 8006402:	693b      	ldr	r3, [r7, #16]
 8006404:	4313      	orrs	r3, r2
 8006406:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006408:	4a29      	ldr	r2, [pc, #164]	; (80064b0 <HAL_GPIO_Init+0x354>)
 800640a:	69bb      	ldr	r3, [r7, #24]
 800640c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800640e:	4b28      	ldr	r3, [pc, #160]	; (80064b0 <HAL_GPIO_Init+0x354>)
 8006410:	689b      	ldr	r3, [r3, #8]
 8006412:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006414:	693b      	ldr	r3, [r7, #16]
 8006416:	43db      	mvns	r3, r3
 8006418:	69ba      	ldr	r2, [r7, #24]
 800641a:	4013      	ands	r3, r2
 800641c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	685b      	ldr	r3, [r3, #4]
 8006422:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006426:	2b00      	cmp	r3, #0
 8006428:	d003      	beq.n	8006432 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800642a:	69ba      	ldr	r2, [r7, #24]
 800642c:	693b      	ldr	r3, [r7, #16]
 800642e:	4313      	orrs	r3, r2
 8006430:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006432:	4a1f      	ldr	r2, [pc, #124]	; (80064b0 <HAL_GPIO_Init+0x354>)
 8006434:	69bb      	ldr	r3, [r7, #24]
 8006436:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006438:	4b1d      	ldr	r3, [pc, #116]	; (80064b0 <HAL_GPIO_Init+0x354>)
 800643a:	68db      	ldr	r3, [r3, #12]
 800643c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800643e:	693b      	ldr	r3, [r7, #16]
 8006440:	43db      	mvns	r3, r3
 8006442:	69ba      	ldr	r2, [r7, #24]
 8006444:	4013      	ands	r3, r2
 8006446:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006448:	683b      	ldr	r3, [r7, #0]
 800644a:	685b      	ldr	r3, [r3, #4]
 800644c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006450:	2b00      	cmp	r3, #0
 8006452:	d003      	beq.n	800645c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8006454:	69ba      	ldr	r2, [r7, #24]
 8006456:	693b      	ldr	r3, [r7, #16]
 8006458:	4313      	orrs	r3, r2
 800645a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800645c:	4a14      	ldr	r2, [pc, #80]	; (80064b0 <HAL_GPIO_Init+0x354>)
 800645e:	69bb      	ldr	r3, [r7, #24]
 8006460:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006462:	69fb      	ldr	r3, [r7, #28]
 8006464:	3301      	adds	r3, #1
 8006466:	61fb      	str	r3, [r7, #28]
 8006468:	69fb      	ldr	r3, [r7, #28]
 800646a:	2b0f      	cmp	r3, #15
 800646c:	f67f ae84 	bls.w	8006178 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006470:	bf00      	nop
 8006472:	bf00      	nop
 8006474:	3724      	adds	r7, #36	; 0x24
 8006476:	46bd      	mov	sp, r7
 8006478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647c:	4770      	bx	lr
 800647e:	bf00      	nop
 8006480:	40023800 	.word	0x40023800
 8006484:	40013800 	.word	0x40013800
 8006488:	40020000 	.word	0x40020000
 800648c:	40020400 	.word	0x40020400
 8006490:	40020800 	.word	0x40020800
 8006494:	40020c00 	.word	0x40020c00
 8006498:	40021000 	.word	0x40021000
 800649c:	40021400 	.word	0x40021400
 80064a0:	40021800 	.word	0x40021800
 80064a4:	40021c00 	.word	0x40021c00
 80064a8:	40022000 	.word	0x40022000
 80064ac:	40022400 	.word	0x40022400
 80064b0:	40013c00 	.word	0x40013c00

080064b4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80064b4:	b480      	push	{r7}
 80064b6:	b085      	sub	sp, #20
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	6078      	str	r0, [r7, #4]
 80064bc:	460b      	mov	r3, r1
 80064be:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	691a      	ldr	r2, [r3, #16]
 80064c4:	887b      	ldrh	r3, [r7, #2]
 80064c6:	4013      	ands	r3, r2
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d002      	beq.n	80064d2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80064cc:	2301      	movs	r3, #1
 80064ce:	73fb      	strb	r3, [r7, #15]
 80064d0:	e001      	b.n	80064d6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80064d2:	2300      	movs	r3, #0
 80064d4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80064d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80064d8:	4618      	mov	r0, r3
 80064da:	3714      	adds	r7, #20
 80064dc:	46bd      	mov	sp, r7
 80064de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e2:	4770      	bx	lr

080064e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80064e4:	b480      	push	{r7}
 80064e6:	b083      	sub	sp, #12
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	6078      	str	r0, [r7, #4]
 80064ec:	460b      	mov	r3, r1
 80064ee:	807b      	strh	r3, [r7, #2]
 80064f0:	4613      	mov	r3, r2
 80064f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80064f4:	787b      	ldrb	r3, [r7, #1]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d003      	beq.n	8006502 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80064fa:	887a      	ldrh	r2, [r7, #2]
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006500:	e003      	b.n	800650a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006502:	887b      	ldrh	r3, [r7, #2]
 8006504:	041a      	lsls	r2, r3, #16
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	619a      	str	r2, [r3, #24]
}
 800650a:	bf00      	nop
 800650c:	370c      	adds	r7, #12
 800650e:	46bd      	mov	sp, r7
 8006510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006514:	4770      	bx	lr
	...

08006518 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006518:	b580      	push	{r7, lr}
 800651a:	b082      	sub	sp, #8
 800651c:	af00      	add	r7, sp, #0
 800651e:	4603      	mov	r3, r0
 8006520:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006522:	4b08      	ldr	r3, [pc, #32]	; (8006544 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006524:	695a      	ldr	r2, [r3, #20]
 8006526:	88fb      	ldrh	r3, [r7, #6]
 8006528:	4013      	ands	r3, r2
 800652a:	2b00      	cmp	r3, #0
 800652c:	d006      	beq.n	800653c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800652e:	4a05      	ldr	r2, [pc, #20]	; (8006544 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006530:	88fb      	ldrh	r3, [r7, #6]
 8006532:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006534:	88fb      	ldrh	r3, [r7, #6]
 8006536:	4618      	mov	r0, r3
 8006538:	f7fd f892 	bl	8003660 <HAL_GPIO_EXTI_Callback>
  }
}
 800653c:	bf00      	nop
 800653e:	3708      	adds	r7, #8
 8006540:	46bd      	mov	sp, r7
 8006542:	bd80      	pop	{r7, pc}
 8006544:	40013c00 	.word	0x40013c00

08006548 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006548:	b580      	push	{r7, lr}
 800654a:	b084      	sub	sp, #16
 800654c:	af00      	add	r7, sp, #0
 800654e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2b00      	cmp	r3, #0
 8006554:	d101      	bne.n	800655a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006556:	2301      	movs	r3, #1
 8006558:	e12b      	b.n	80067b2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006560:	b2db      	uxtb	r3, r3
 8006562:	2b00      	cmp	r3, #0
 8006564:	d106      	bne.n	8006574 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	2200      	movs	r2, #0
 800656a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800656e:	6878      	ldr	r0, [r7, #4]
 8006570:	f7fc f958 	bl	8002824 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2224      	movs	r2, #36	; 0x24
 8006578:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	681a      	ldr	r2, [r3, #0]
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	f022 0201 	bic.w	r2, r2, #1
 800658a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	681a      	ldr	r2, [r3, #0]
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800659a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	681a      	ldr	r2, [r3, #0]
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80065aa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80065ac:	f001 fd16 	bl	8007fdc <HAL_RCC_GetPCLK1Freq>
 80065b0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	685b      	ldr	r3, [r3, #4]
 80065b6:	4a81      	ldr	r2, [pc, #516]	; (80067bc <HAL_I2C_Init+0x274>)
 80065b8:	4293      	cmp	r3, r2
 80065ba:	d807      	bhi.n	80065cc <HAL_I2C_Init+0x84>
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	4a80      	ldr	r2, [pc, #512]	; (80067c0 <HAL_I2C_Init+0x278>)
 80065c0:	4293      	cmp	r3, r2
 80065c2:	bf94      	ite	ls
 80065c4:	2301      	movls	r3, #1
 80065c6:	2300      	movhi	r3, #0
 80065c8:	b2db      	uxtb	r3, r3
 80065ca:	e006      	b.n	80065da <HAL_I2C_Init+0x92>
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	4a7d      	ldr	r2, [pc, #500]	; (80067c4 <HAL_I2C_Init+0x27c>)
 80065d0:	4293      	cmp	r3, r2
 80065d2:	bf94      	ite	ls
 80065d4:	2301      	movls	r3, #1
 80065d6:	2300      	movhi	r3, #0
 80065d8:	b2db      	uxtb	r3, r3
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d001      	beq.n	80065e2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80065de:	2301      	movs	r3, #1
 80065e0:	e0e7      	b.n	80067b2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	4a78      	ldr	r2, [pc, #480]	; (80067c8 <HAL_I2C_Init+0x280>)
 80065e6:	fba2 2303 	umull	r2, r3, r2, r3
 80065ea:	0c9b      	lsrs	r3, r3, #18
 80065ec:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	685b      	ldr	r3, [r3, #4]
 80065f4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	68ba      	ldr	r2, [r7, #8]
 80065fe:	430a      	orrs	r2, r1
 8006600:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	6a1b      	ldr	r3, [r3, #32]
 8006608:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	685b      	ldr	r3, [r3, #4]
 8006610:	4a6a      	ldr	r2, [pc, #424]	; (80067bc <HAL_I2C_Init+0x274>)
 8006612:	4293      	cmp	r3, r2
 8006614:	d802      	bhi.n	800661c <HAL_I2C_Init+0xd4>
 8006616:	68bb      	ldr	r3, [r7, #8]
 8006618:	3301      	adds	r3, #1
 800661a:	e009      	b.n	8006630 <HAL_I2C_Init+0xe8>
 800661c:	68bb      	ldr	r3, [r7, #8]
 800661e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006622:	fb02 f303 	mul.w	r3, r2, r3
 8006626:	4a69      	ldr	r2, [pc, #420]	; (80067cc <HAL_I2C_Init+0x284>)
 8006628:	fba2 2303 	umull	r2, r3, r2, r3
 800662c:	099b      	lsrs	r3, r3, #6
 800662e:	3301      	adds	r3, #1
 8006630:	687a      	ldr	r2, [r7, #4]
 8006632:	6812      	ldr	r2, [r2, #0]
 8006634:	430b      	orrs	r3, r1
 8006636:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	69db      	ldr	r3, [r3, #28]
 800663e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8006642:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	685b      	ldr	r3, [r3, #4]
 800664a:	495c      	ldr	r1, [pc, #368]	; (80067bc <HAL_I2C_Init+0x274>)
 800664c:	428b      	cmp	r3, r1
 800664e:	d819      	bhi.n	8006684 <HAL_I2C_Init+0x13c>
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	1e59      	subs	r1, r3, #1
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	685b      	ldr	r3, [r3, #4]
 8006658:	005b      	lsls	r3, r3, #1
 800665a:	fbb1 f3f3 	udiv	r3, r1, r3
 800665e:	1c59      	adds	r1, r3, #1
 8006660:	f640 73fc 	movw	r3, #4092	; 0xffc
 8006664:	400b      	ands	r3, r1
 8006666:	2b00      	cmp	r3, #0
 8006668:	d00a      	beq.n	8006680 <HAL_I2C_Init+0x138>
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	1e59      	subs	r1, r3, #1
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	685b      	ldr	r3, [r3, #4]
 8006672:	005b      	lsls	r3, r3, #1
 8006674:	fbb1 f3f3 	udiv	r3, r1, r3
 8006678:	3301      	adds	r3, #1
 800667a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800667e:	e051      	b.n	8006724 <HAL_I2C_Init+0x1dc>
 8006680:	2304      	movs	r3, #4
 8006682:	e04f      	b.n	8006724 <HAL_I2C_Init+0x1dc>
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	689b      	ldr	r3, [r3, #8]
 8006688:	2b00      	cmp	r3, #0
 800668a:	d111      	bne.n	80066b0 <HAL_I2C_Init+0x168>
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	1e58      	subs	r0, r3, #1
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	6859      	ldr	r1, [r3, #4]
 8006694:	460b      	mov	r3, r1
 8006696:	005b      	lsls	r3, r3, #1
 8006698:	440b      	add	r3, r1
 800669a:	fbb0 f3f3 	udiv	r3, r0, r3
 800669e:	3301      	adds	r3, #1
 80066a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	bf0c      	ite	eq
 80066a8:	2301      	moveq	r3, #1
 80066aa:	2300      	movne	r3, #0
 80066ac:	b2db      	uxtb	r3, r3
 80066ae:	e012      	b.n	80066d6 <HAL_I2C_Init+0x18e>
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	1e58      	subs	r0, r3, #1
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	6859      	ldr	r1, [r3, #4]
 80066b8:	460b      	mov	r3, r1
 80066ba:	009b      	lsls	r3, r3, #2
 80066bc:	440b      	add	r3, r1
 80066be:	0099      	lsls	r1, r3, #2
 80066c0:	440b      	add	r3, r1
 80066c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80066c6:	3301      	adds	r3, #1
 80066c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	bf0c      	ite	eq
 80066d0:	2301      	moveq	r3, #1
 80066d2:	2300      	movne	r3, #0
 80066d4:	b2db      	uxtb	r3, r3
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d001      	beq.n	80066de <HAL_I2C_Init+0x196>
 80066da:	2301      	movs	r3, #1
 80066dc:	e022      	b.n	8006724 <HAL_I2C_Init+0x1dc>
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	689b      	ldr	r3, [r3, #8]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d10e      	bne.n	8006704 <HAL_I2C_Init+0x1bc>
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	1e58      	subs	r0, r3, #1
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	6859      	ldr	r1, [r3, #4]
 80066ee:	460b      	mov	r3, r1
 80066f0:	005b      	lsls	r3, r3, #1
 80066f2:	440b      	add	r3, r1
 80066f4:	fbb0 f3f3 	udiv	r3, r0, r3
 80066f8:	3301      	adds	r3, #1
 80066fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80066fe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006702:	e00f      	b.n	8006724 <HAL_I2C_Init+0x1dc>
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	1e58      	subs	r0, r3, #1
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	6859      	ldr	r1, [r3, #4]
 800670c:	460b      	mov	r3, r1
 800670e:	009b      	lsls	r3, r3, #2
 8006710:	440b      	add	r3, r1
 8006712:	0099      	lsls	r1, r3, #2
 8006714:	440b      	add	r3, r1
 8006716:	fbb0 f3f3 	udiv	r3, r0, r3
 800671a:	3301      	adds	r3, #1
 800671c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006720:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006724:	6879      	ldr	r1, [r7, #4]
 8006726:	6809      	ldr	r1, [r1, #0]
 8006728:	4313      	orrs	r3, r2
 800672a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	69da      	ldr	r2, [r3, #28]
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	6a1b      	ldr	r3, [r3, #32]
 800673e:	431a      	orrs	r2, r3
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	430a      	orrs	r2, r1
 8006746:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	689b      	ldr	r3, [r3, #8]
 800674e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8006752:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006756:	687a      	ldr	r2, [r7, #4]
 8006758:	6911      	ldr	r1, [r2, #16]
 800675a:	687a      	ldr	r2, [r7, #4]
 800675c:	68d2      	ldr	r2, [r2, #12]
 800675e:	4311      	orrs	r1, r2
 8006760:	687a      	ldr	r2, [r7, #4]
 8006762:	6812      	ldr	r2, [r2, #0]
 8006764:	430b      	orrs	r3, r1
 8006766:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	68db      	ldr	r3, [r3, #12]
 800676e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	695a      	ldr	r2, [r3, #20]
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	699b      	ldr	r3, [r3, #24]
 800677a:	431a      	orrs	r2, r3
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	430a      	orrs	r2, r1
 8006782:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	681a      	ldr	r2, [r3, #0]
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f042 0201 	orr.w	r2, r2, #1
 8006792:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2200      	movs	r2, #0
 8006798:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	2220      	movs	r2, #32
 800679e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	2200      	movs	r2, #0
 80067a6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	2200      	movs	r2, #0
 80067ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80067b0:	2300      	movs	r3, #0
}
 80067b2:	4618      	mov	r0, r3
 80067b4:	3710      	adds	r7, #16
 80067b6:	46bd      	mov	sp, r7
 80067b8:	bd80      	pop	{r7, pc}
 80067ba:	bf00      	nop
 80067bc:	000186a0 	.word	0x000186a0
 80067c0:	001e847f 	.word	0x001e847f
 80067c4:	003d08ff 	.word	0x003d08ff
 80067c8:	431bde83 	.word	0x431bde83
 80067cc:	10624dd3 	.word	0x10624dd3

080067d0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80067d0:	b580      	push	{r7, lr}
 80067d2:	b088      	sub	sp, #32
 80067d4:	af02      	add	r7, sp, #8
 80067d6:	60f8      	str	r0, [r7, #12]
 80067d8:	4608      	mov	r0, r1
 80067da:	4611      	mov	r1, r2
 80067dc:	461a      	mov	r2, r3
 80067de:	4603      	mov	r3, r0
 80067e0:	817b      	strh	r3, [r7, #10]
 80067e2:	460b      	mov	r3, r1
 80067e4:	813b      	strh	r3, [r7, #8]
 80067e6:	4613      	mov	r3, r2
 80067e8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80067ea:	f7ff f901 	bl	80059f0 <HAL_GetTick>
 80067ee:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80067f6:	b2db      	uxtb	r3, r3
 80067f8:	2b20      	cmp	r3, #32
 80067fa:	f040 80d9 	bne.w	80069b0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80067fe:	697b      	ldr	r3, [r7, #20]
 8006800:	9300      	str	r3, [sp, #0]
 8006802:	2319      	movs	r3, #25
 8006804:	2201      	movs	r2, #1
 8006806:	496d      	ldr	r1, [pc, #436]	; (80069bc <HAL_I2C_Mem_Write+0x1ec>)
 8006808:	68f8      	ldr	r0, [r7, #12]
 800680a:	f000 fcb5 	bl	8007178 <I2C_WaitOnFlagUntilTimeout>
 800680e:	4603      	mov	r3, r0
 8006810:	2b00      	cmp	r3, #0
 8006812:	d001      	beq.n	8006818 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006814:	2302      	movs	r3, #2
 8006816:	e0cc      	b.n	80069b2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800681e:	2b01      	cmp	r3, #1
 8006820:	d101      	bne.n	8006826 <HAL_I2C_Mem_Write+0x56>
 8006822:	2302      	movs	r3, #2
 8006824:	e0c5      	b.n	80069b2 <HAL_I2C_Mem_Write+0x1e2>
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	2201      	movs	r2, #1
 800682a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	f003 0301 	and.w	r3, r3, #1
 8006838:	2b01      	cmp	r3, #1
 800683a:	d007      	beq.n	800684c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	681a      	ldr	r2, [r3, #0]
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	f042 0201 	orr.w	r2, r2, #1
 800684a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	681a      	ldr	r2, [r3, #0]
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800685a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	2221      	movs	r2, #33	; 0x21
 8006860:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	2240      	movs	r2, #64	; 0x40
 8006868:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	2200      	movs	r2, #0
 8006870:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	6a3a      	ldr	r2, [r7, #32]
 8006876:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800687c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006882:	b29a      	uxth	r2, r3
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	4a4d      	ldr	r2, [pc, #308]	; (80069c0 <HAL_I2C_Mem_Write+0x1f0>)
 800688c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800688e:	88f8      	ldrh	r0, [r7, #6]
 8006890:	893a      	ldrh	r2, [r7, #8]
 8006892:	8979      	ldrh	r1, [r7, #10]
 8006894:	697b      	ldr	r3, [r7, #20]
 8006896:	9301      	str	r3, [sp, #4]
 8006898:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800689a:	9300      	str	r3, [sp, #0]
 800689c:	4603      	mov	r3, r0
 800689e:	68f8      	ldr	r0, [r7, #12]
 80068a0:	f000 faec 	bl	8006e7c <I2C_RequestMemoryWrite>
 80068a4:	4603      	mov	r3, r0
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d052      	beq.n	8006950 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80068aa:	2301      	movs	r3, #1
 80068ac:	e081      	b.n	80069b2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80068ae:	697a      	ldr	r2, [r7, #20]
 80068b0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80068b2:	68f8      	ldr	r0, [r7, #12]
 80068b4:	f000 fd36 	bl	8007324 <I2C_WaitOnTXEFlagUntilTimeout>
 80068b8:	4603      	mov	r3, r0
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d00d      	beq.n	80068da <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068c2:	2b04      	cmp	r3, #4
 80068c4:	d107      	bne.n	80068d6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	681a      	ldr	r2, [r3, #0]
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80068d4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80068d6:	2301      	movs	r3, #1
 80068d8:	e06b      	b.n	80069b2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068de:	781a      	ldrb	r2, [r3, #0]
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068ea:	1c5a      	adds	r2, r3, #1
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068f4:	3b01      	subs	r3, #1
 80068f6:	b29a      	uxth	r2, r3
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006900:	b29b      	uxth	r3, r3
 8006902:	3b01      	subs	r3, #1
 8006904:	b29a      	uxth	r2, r3
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	695b      	ldr	r3, [r3, #20]
 8006910:	f003 0304 	and.w	r3, r3, #4
 8006914:	2b04      	cmp	r3, #4
 8006916:	d11b      	bne.n	8006950 <HAL_I2C_Mem_Write+0x180>
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800691c:	2b00      	cmp	r3, #0
 800691e:	d017      	beq.n	8006950 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006924:	781a      	ldrb	r2, [r3, #0]
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006930:	1c5a      	adds	r2, r3, #1
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800693a:	3b01      	subs	r3, #1
 800693c:	b29a      	uxth	r2, r3
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006946:	b29b      	uxth	r3, r3
 8006948:	3b01      	subs	r3, #1
 800694a:	b29a      	uxth	r2, r3
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006954:	2b00      	cmp	r3, #0
 8006956:	d1aa      	bne.n	80068ae <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006958:	697a      	ldr	r2, [r7, #20]
 800695a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800695c:	68f8      	ldr	r0, [r7, #12]
 800695e:	f000 fd22 	bl	80073a6 <I2C_WaitOnBTFFlagUntilTimeout>
 8006962:	4603      	mov	r3, r0
 8006964:	2b00      	cmp	r3, #0
 8006966:	d00d      	beq.n	8006984 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800696c:	2b04      	cmp	r3, #4
 800696e:	d107      	bne.n	8006980 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	681a      	ldr	r2, [r3, #0]
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800697e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006980:	2301      	movs	r3, #1
 8006982:	e016      	b.n	80069b2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	681a      	ldr	r2, [r3, #0]
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006992:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	2220      	movs	r2, #32
 8006998:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	2200      	movs	r2, #0
 80069a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	2200      	movs	r2, #0
 80069a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80069ac:	2300      	movs	r3, #0
 80069ae:	e000      	b.n	80069b2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80069b0:	2302      	movs	r3, #2
  }
}
 80069b2:	4618      	mov	r0, r3
 80069b4:	3718      	adds	r7, #24
 80069b6:	46bd      	mov	sp, r7
 80069b8:	bd80      	pop	{r7, pc}
 80069ba:	bf00      	nop
 80069bc:	00100002 	.word	0x00100002
 80069c0:	ffff0000 	.word	0xffff0000

080069c4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80069c4:	b580      	push	{r7, lr}
 80069c6:	b08c      	sub	sp, #48	; 0x30
 80069c8:	af02      	add	r7, sp, #8
 80069ca:	60f8      	str	r0, [r7, #12]
 80069cc:	4608      	mov	r0, r1
 80069ce:	4611      	mov	r1, r2
 80069d0:	461a      	mov	r2, r3
 80069d2:	4603      	mov	r3, r0
 80069d4:	817b      	strh	r3, [r7, #10]
 80069d6:	460b      	mov	r3, r1
 80069d8:	813b      	strh	r3, [r7, #8]
 80069da:	4613      	mov	r3, r2
 80069dc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80069de:	f7ff f807 	bl	80059f0 <HAL_GetTick>
 80069e2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069ea:	b2db      	uxtb	r3, r3
 80069ec:	2b20      	cmp	r3, #32
 80069ee:	f040 8208 	bne.w	8006e02 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80069f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069f4:	9300      	str	r3, [sp, #0]
 80069f6:	2319      	movs	r3, #25
 80069f8:	2201      	movs	r2, #1
 80069fa:	497b      	ldr	r1, [pc, #492]	; (8006be8 <HAL_I2C_Mem_Read+0x224>)
 80069fc:	68f8      	ldr	r0, [r7, #12]
 80069fe:	f000 fbbb 	bl	8007178 <I2C_WaitOnFlagUntilTimeout>
 8006a02:	4603      	mov	r3, r0
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d001      	beq.n	8006a0c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8006a08:	2302      	movs	r3, #2
 8006a0a:	e1fb      	b.n	8006e04 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a12:	2b01      	cmp	r3, #1
 8006a14:	d101      	bne.n	8006a1a <HAL_I2C_Mem_Read+0x56>
 8006a16:	2302      	movs	r3, #2
 8006a18:	e1f4      	b.n	8006e04 <HAL_I2C_Mem_Read+0x440>
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	2201      	movs	r2, #1
 8006a1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	f003 0301 	and.w	r3, r3, #1
 8006a2c:	2b01      	cmp	r3, #1
 8006a2e:	d007      	beq.n	8006a40 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	681a      	ldr	r2, [r3, #0]
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	f042 0201 	orr.w	r2, r2, #1
 8006a3e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	681a      	ldr	r2, [r3, #0]
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006a4e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	2222      	movs	r2, #34	; 0x22
 8006a54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	2240      	movs	r2, #64	; 0x40
 8006a5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	2200      	movs	r2, #0
 8006a64:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a6a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8006a70:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a76:	b29a      	uxth	r2, r3
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	4a5b      	ldr	r2, [pc, #364]	; (8006bec <HAL_I2C_Mem_Read+0x228>)
 8006a80:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006a82:	88f8      	ldrh	r0, [r7, #6]
 8006a84:	893a      	ldrh	r2, [r7, #8]
 8006a86:	8979      	ldrh	r1, [r7, #10]
 8006a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a8a:	9301      	str	r3, [sp, #4]
 8006a8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a8e:	9300      	str	r3, [sp, #0]
 8006a90:	4603      	mov	r3, r0
 8006a92:	68f8      	ldr	r0, [r7, #12]
 8006a94:	f000 fa88 	bl	8006fa8 <I2C_RequestMemoryRead>
 8006a98:	4603      	mov	r3, r0
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d001      	beq.n	8006aa2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8006a9e:	2301      	movs	r3, #1
 8006aa0:	e1b0      	b.n	8006e04 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d113      	bne.n	8006ad2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006aaa:	2300      	movs	r3, #0
 8006aac:	623b      	str	r3, [r7, #32]
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	695b      	ldr	r3, [r3, #20]
 8006ab4:	623b      	str	r3, [r7, #32]
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	699b      	ldr	r3, [r3, #24]
 8006abc:	623b      	str	r3, [r7, #32]
 8006abe:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	681a      	ldr	r2, [r3, #0]
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ace:	601a      	str	r2, [r3, #0]
 8006ad0:	e184      	b.n	8006ddc <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ad6:	2b01      	cmp	r3, #1
 8006ad8:	d11b      	bne.n	8006b12 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	681a      	ldr	r2, [r3, #0]
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006ae8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006aea:	2300      	movs	r3, #0
 8006aec:	61fb      	str	r3, [r7, #28]
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	695b      	ldr	r3, [r3, #20]
 8006af4:	61fb      	str	r3, [r7, #28]
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	699b      	ldr	r3, [r3, #24]
 8006afc:	61fb      	str	r3, [r7, #28]
 8006afe:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	681a      	ldr	r2, [r3, #0]
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b0e:	601a      	str	r2, [r3, #0]
 8006b10:	e164      	b.n	8006ddc <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b16:	2b02      	cmp	r3, #2
 8006b18:	d11b      	bne.n	8006b52 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	681a      	ldr	r2, [r3, #0]
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b28:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	681a      	ldr	r2, [r3, #0]
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006b38:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b3a:	2300      	movs	r3, #0
 8006b3c:	61bb      	str	r3, [r7, #24]
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	695b      	ldr	r3, [r3, #20]
 8006b44:	61bb      	str	r3, [r7, #24]
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	699b      	ldr	r3, [r3, #24]
 8006b4c:	61bb      	str	r3, [r7, #24]
 8006b4e:	69bb      	ldr	r3, [r7, #24]
 8006b50:	e144      	b.n	8006ddc <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b52:	2300      	movs	r3, #0
 8006b54:	617b      	str	r3, [r7, #20]
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	695b      	ldr	r3, [r3, #20]
 8006b5c:	617b      	str	r3, [r7, #20]
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	699b      	ldr	r3, [r3, #24]
 8006b64:	617b      	str	r3, [r7, #20]
 8006b66:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006b68:	e138      	b.n	8006ddc <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b6e:	2b03      	cmp	r3, #3
 8006b70:	f200 80f1 	bhi.w	8006d56 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b78:	2b01      	cmp	r3, #1
 8006b7a:	d123      	bne.n	8006bc4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006b7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b7e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006b80:	68f8      	ldr	r0, [r7, #12]
 8006b82:	f000 fc51 	bl	8007428 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006b86:	4603      	mov	r3, r0
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d001      	beq.n	8006b90 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8006b8c:	2301      	movs	r3, #1
 8006b8e:	e139      	b.n	8006e04 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	691a      	ldr	r2, [r3, #16]
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b9a:	b2d2      	uxtb	r2, r2
 8006b9c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ba2:	1c5a      	adds	r2, r3, #1
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006bac:	3b01      	subs	r3, #1
 8006bae:	b29a      	uxth	r2, r3
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bb8:	b29b      	uxth	r3, r3
 8006bba:	3b01      	subs	r3, #1
 8006bbc:	b29a      	uxth	r2, r3
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006bc2:	e10b      	b.n	8006ddc <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006bc8:	2b02      	cmp	r3, #2
 8006bca:	d14e      	bne.n	8006c6a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bce:	9300      	str	r3, [sp, #0]
 8006bd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	4906      	ldr	r1, [pc, #24]	; (8006bf0 <HAL_I2C_Mem_Read+0x22c>)
 8006bd6:	68f8      	ldr	r0, [r7, #12]
 8006bd8:	f000 face 	bl	8007178 <I2C_WaitOnFlagUntilTimeout>
 8006bdc:	4603      	mov	r3, r0
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d008      	beq.n	8006bf4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8006be2:	2301      	movs	r3, #1
 8006be4:	e10e      	b.n	8006e04 <HAL_I2C_Mem_Read+0x440>
 8006be6:	bf00      	nop
 8006be8:	00100002 	.word	0x00100002
 8006bec:	ffff0000 	.word	0xffff0000
 8006bf0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	681a      	ldr	r2, [r3, #0]
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c02:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	691a      	ldr	r2, [r3, #16]
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c0e:	b2d2      	uxtb	r2, r2
 8006c10:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c16:	1c5a      	adds	r2, r3, #1
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c20:	3b01      	subs	r3, #1
 8006c22:	b29a      	uxth	r2, r3
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c2c:	b29b      	uxth	r3, r3
 8006c2e:	3b01      	subs	r3, #1
 8006c30:	b29a      	uxth	r2, r3
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	691a      	ldr	r2, [r3, #16]
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c40:	b2d2      	uxtb	r2, r2
 8006c42:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c48:	1c5a      	adds	r2, r3, #1
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c52:	3b01      	subs	r3, #1
 8006c54:	b29a      	uxth	r2, r3
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c5e:	b29b      	uxth	r3, r3
 8006c60:	3b01      	subs	r3, #1
 8006c62:	b29a      	uxth	r2, r3
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006c68:	e0b8      	b.n	8006ddc <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c6c:	9300      	str	r3, [sp, #0]
 8006c6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c70:	2200      	movs	r2, #0
 8006c72:	4966      	ldr	r1, [pc, #408]	; (8006e0c <HAL_I2C_Mem_Read+0x448>)
 8006c74:	68f8      	ldr	r0, [r7, #12]
 8006c76:	f000 fa7f 	bl	8007178 <I2C_WaitOnFlagUntilTimeout>
 8006c7a:	4603      	mov	r3, r0
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d001      	beq.n	8006c84 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8006c80:	2301      	movs	r3, #1
 8006c82:	e0bf      	b.n	8006e04 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	681a      	ldr	r2, [r3, #0]
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006c92:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	691a      	ldr	r2, [r3, #16]
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c9e:	b2d2      	uxtb	r2, r2
 8006ca0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ca6:	1c5a      	adds	r2, r3, #1
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006cb0:	3b01      	subs	r3, #1
 8006cb2:	b29a      	uxth	r2, r3
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006cbc:	b29b      	uxth	r3, r3
 8006cbe:	3b01      	subs	r3, #1
 8006cc0:	b29a      	uxth	r2, r3
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006cc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cc8:	9300      	str	r3, [sp, #0]
 8006cca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ccc:	2200      	movs	r2, #0
 8006cce:	494f      	ldr	r1, [pc, #316]	; (8006e0c <HAL_I2C_Mem_Read+0x448>)
 8006cd0:	68f8      	ldr	r0, [r7, #12]
 8006cd2:	f000 fa51 	bl	8007178 <I2C_WaitOnFlagUntilTimeout>
 8006cd6:	4603      	mov	r3, r0
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d001      	beq.n	8006ce0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006cdc:	2301      	movs	r3, #1
 8006cde:	e091      	b.n	8006e04 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	681a      	ldr	r2, [r3, #0]
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006cee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	691a      	ldr	r2, [r3, #16]
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cfa:	b2d2      	uxtb	r2, r2
 8006cfc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d02:	1c5a      	adds	r2, r3, #1
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d0c:	3b01      	subs	r3, #1
 8006d0e:	b29a      	uxth	r2, r3
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d18:	b29b      	uxth	r3, r3
 8006d1a:	3b01      	subs	r3, #1
 8006d1c:	b29a      	uxth	r2, r3
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	691a      	ldr	r2, [r3, #16]
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d2c:	b2d2      	uxtb	r2, r2
 8006d2e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d34:	1c5a      	adds	r2, r3, #1
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d3e:	3b01      	subs	r3, #1
 8006d40:	b29a      	uxth	r2, r3
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d4a:	b29b      	uxth	r3, r3
 8006d4c:	3b01      	subs	r3, #1
 8006d4e:	b29a      	uxth	r2, r3
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006d54:	e042      	b.n	8006ddc <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006d56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d58:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006d5a:	68f8      	ldr	r0, [r7, #12]
 8006d5c:	f000 fb64 	bl	8007428 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006d60:	4603      	mov	r3, r0
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d001      	beq.n	8006d6a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8006d66:	2301      	movs	r3, #1
 8006d68:	e04c      	b.n	8006e04 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	691a      	ldr	r2, [r3, #16]
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d74:	b2d2      	uxtb	r2, r2
 8006d76:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d7c:	1c5a      	adds	r2, r3, #1
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d86:	3b01      	subs	r3, #1
 8006d88:	b29a      	uxth	r2, r3
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d92:	b29b      	uxth	r3, r3
 8006d94:	3b01      	subs	r3, #1
 8006d96:	b29a      	uxth	r2, r3
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	695b      	ldr	r3, [r3, #20]
 8006da2:	f003 0304 	and.w	r3, r3, #4
 8006da6:	2b04      	cmp	r3, #4
 8006da8:	d118      	bne.n	8006ddc <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	691a      	ldr	r2, [r3, #16]
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006db4:	b2d2      	uxtb	r2, r2
 8006db6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dbc:	1c5a      	adds	r2, r3, #1
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006dc6:	3b01      	subs	r3, #1
 8006dc8:	b29a      	uxth	r2, r3
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006dd2:	b29b      	uxth	r3, r3
 8006dd4:	3b01      	subs	r3, #1
 8006dd6:	b29a      	uxth	r2, r3
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	f47f aec2 	bne.w	8006b6a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	2220      	movs	r2, #32
 8006dea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	2200      	movs	r2, #0
 8006df2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	2200      	movs	r2, #0
 8006dfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006dfe:	2300      	movs	r3, #0
 8006e00:	e000      	b.n	8006e04 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8006e02:	2302      	movs	r3, #2
  }
}
 8006e04:	4618      	mov	r0, r3
 8006e06:	3728      	adds	r7, #40	; 0x28
 8006e08:	46bd      	mov	sp, r7
 8006e0a:	bd80      	pop	{r7, pc}
 8006e0c:	00010004 	.word	0x00010004

08006e10 <HAL_I2C_EnableListen_IT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c)
{
 8006e10:	b480      	push	{r7}
 8006e12:	b083      	sub	sp, #12
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e1e:	b2db      	uxtb	r3, r3
 8006e20:	2b20      	cmp	r3, #32
 8006e22:	d124      	bne.n	8006e6e <HAL_I2C_EnableListen_IT+0x5e>
  {
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2228      	movs	r2, #40	; 0x28
 8006e28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	f003 0301 	and.w	r3, r3, #1
 8006e36:	2b01      	cmp	r3, #1
 8006e38:	d007      	beq.n	8006e4a <HAL_I2C_EnableListen_IT+0x3a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	681a      	ldr	r2, [r3, #0]
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	f042 0201 	orr.w	r2, r2, #1
 8006e48:	601a      	str	r2, [r3, #0]
    }

    /* Enable Address Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	681a      	ldr	r2, [r3, #0]
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006e58:	601a      	str	r2, [r3, #0]

    /* Enable EVT and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	685a      	ldr	r2, [r3, #4]
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8006e68:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8006e6a:	2300      	movs	r3, #0
 8006e6c:	e000      	b.n	8006e70 <HAL_I2C_EnableListen_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8006e6e:	2302      	movs	r3, #2
  }
}
 8006e70:	4618      	mov	r0, r3
 8006e72:	370c      	adds	r7, #12
 8006e74:	46bd      	mov	sp, r7
 8006e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7a:	4770      	bx	lr

08006e7c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006e7c:	b580      	push	{r7, lr}
 8006e7e:	b088      	sub	sp, #32
 8006e80:	af02      	add	r7, sp, #8
 8006e82:	60f8      	str	r0, [r7, #12]
 8006e84:	4608      	mov	r0, r1
 8006e86:	4611      	mov	r1, r2
 8006e88:	461a      	mov	r2, r3
 8006e8a:	4603      	mov	r3, r0
 8006e8c:	817b      	strh	r3, [r7, #10]
 8006e8e:	460b      	mov	r3, r1
 8006e90:	813b      	strh	r3, [r7, #8]
 8006e92:	4613      	mov	r3, r2
 8006e94:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	681a      	ldr	r2, [r3, #0]
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006ea4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006ea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ea8:	9300      	str	r3, [sp, #0]
 8006eaa:	6a3b      	ldr	r3, [r7, #32]
 8006eac:	2200      	movs	r2, #0
 8006eae:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006eb2:	68f8      	ldr	r0, [r7, #12]
 8006eb4:	f000 f960 	bl	8007178 <I2C_WaitOnFlagUntilTimeout>
 8006eb8:	4603      	mov	r3, r0
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d00d      	beq.n	8006eda <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ec8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006ecc:	d103      	bne.n	8006ed6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006ed4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006ed6:	2303      	movs	r3, #3
 8006ed8:	e05f      	b.n	8006f9a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006eda:	897b      	ldrh	r3, [r7, #10]
 8006edc:	b2db      	uxtb	r3, r3
 8006ede:	461a      	mov	r2, r3
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006ee8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eec:	6a3a      	ldr	r2, [r7, #32]
 8006eee:	492d      	ldr	r1, [pc, #180]	; (8006fa4 <I2C_RequestMemoryWrite+0x128>)
 8006ef0:	68f8      	ldr	r0, [r7, #12]
 8006ef2:	f000 f998 	bl	8007226 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006ef6:	4603      	mov	r3, r0
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d001      	beq.n	8006f00 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006efc:	2301      	movs	r3, #1
 8006efe:	e04c      	b.n	8006f9a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006f00:	2300      	movs	r3, #0
 8006f02:	617b      	str	r3, [r7, #20]
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	695b      	ldr	r3, [r3, #20]
 8006f0a:	617b      	str	r3, [r7, #20]
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	699b      	ldr	r3, [r3, #24]
 8006f12:	617b      	str	r3, [r7, #20]
 8006f14:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006f16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f18:	6a39      	ldr	r1, [r7, #32]
 8006f1a:	68f8      	ldr	r0, [r7, #12]
 8006f1c:	f000 fa02 	bl	8007324 <I2C_WaitOnTXEFlagUntilTimeout>
 8006f20:	4603      	mov	r3, r0
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d00d      	beq.n	8006f42 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f2a:	2b04      	cmp	r3, #4
 8006f2c:	d107      	bne.n	8006f3e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	681a      	ldr	r2, [r3, #0]
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006f3c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006f3e:	2301      	movs	r3, #1
 8006f40:	e02b      	b.n	8006f9a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006f42:	88fb      	ldrh	r3, [r7, #6]
 8006f44:	2b01      	cmp	r3, #1
 8006f46:	d105      	bne.n	8006f54 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006f48:	893b      	ldrh	r3, [r7, #8]
 8006f4a:	b2da      	uxtb	r2, r3
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	611a      	str	r2, [r3, #16]
 8006f52:	e021      	b.n	8006f98 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006f54:	893b      	ldrh	r3, [r7, #8]
 8006f56:	0a1b      	lsrs	r3, r3, #8
 8006f58:	b29b      	uxth	r3, r3
 8006f5a:	b2da      	uxtb	r2, r3
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006f62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f64:	6a39      	ldr	r1, [r7, #32]
 8006f66:	68f8      	ldr	r0, [r7, #12]
 8006f68:	f000 f9dc 	bl	8007324 <I2C_WaitOnTXEFlagUntilTimeout>
 8006f6c:	4603      	mov	r3, r0
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d00d      	beq.n	8006f8e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f76:	2b04      	cmp	r3, #4
 8006f78:	d107      	bne.n	8006f8a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	681a      	ldr	r2, [r3, #0]
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006f88:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006f8a:	2301      	movs	r3, #1
 8006f8c:	e005      	b.n	8006f9a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006f8e:	893b      	ldrh	r3, [r7, #8]
 8006f90:	b2da      	uxtb	r2, r3
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006f98:	2300      	movs	r3, #0
}
 8006f9a:	4618      	mov	r0, r3
 8006f9c:	3718      	adds	r7, #24
 8006f9e:	46bd      	mov	sp, r7
 8006fa0:	bd80      	pop	{r7, pc}
 8006fa2:	bf00      	nop
 8006fa4:	00010002 	.word	0x00010002

08006fa8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006fa8:	b580      	push	{r7, lr}
 8006faa:	b088      	sub	sp, #32
 8006fac:	af02      	add	r7, sp, #8
 8006fae:	60f8      	str	r0, [r7, #12]
 8006fb0:	4608      	mov	r0, r1
 8006fb2:	4611      	mov	r1, r2
 8006fb4:	461a      	mov	r2, r3
 8006fb6:	4603      	mov	r3, r0
 8006fb8:	817b      	strh	r3, [r7, #10]
 8006fba:	460b      	mov	r3, r1
 8006fbc:	813b      	strh	r3, [r7, #8]
 8006fbe:	4613      	mov	r3, r2
 8006fc0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	681a      	ldr	r2, [r3, #0]
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006fd0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	681a      	ldr	r2, [r3, #0]
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006fe0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006fe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fe4:	9300      	str	r3, [sp, #0]
 8006fe6:	6a3b      	ldr	r3, [r7, #32]
 8006fe8:	2200      	movs	r2, #0
 8006fea:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006fee:	68f8      	ldr	r0, [r7, #12]
 8006ff0:	f000 f8c2 	bl	8007178 <I2C_WaitOnFlagUntilTimeout>
 8006ff4:	4603      	mov	r3, r0
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d00d      	beq.n	8007016 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007004:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007008:	d103      	bne.n	8007012 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007010:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007012:	2303      	movs	r3, #3
 8007014:	e0aa      	b.n	800716c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007016:	897b      	ldrh	r3, [r7, #10]
 8007018:	b2db      	uxtb	r3, r3
 800701a:	461a      	mov	r2, r3
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007024:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007028:	6a3a      	ldr	r2, [r7, #32]
 800702a:	4952      	ldr	r1, [pc, #328]	; (8007174 <I2C_RequestMemoryRead+0x1cc>)
 800702c:	68f8      	ldr	r0, [r7, #12]
 800702e:	f000 f8fa 	bl	8007226 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007032:	4603      	mov	r3, r0
 8007034:	2b00      	cmp	r3, #0
 8007036:	d001      	beq.n	800703c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8007038:	2301      	movs	r3, #1
 800703a:	e097      	b.n	800716c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800703c:	2300      	movs	r3, #0
 800703e:	617b      	str	r3, [r7, #20]
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	695b      	ldr	r3, [r3, #20]
 8007046:	617b      	str	r3, [r7, #20]
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	699b      	ldr	r3, [r3, #24]
 800704e:	617b      	str	r3, [r7, #20]
 8007050:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007052:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007054:	6a39      	ldr	r1, [r7, #32]
 8007056:	68f8      	ldr	r0, [r7, #12]
 8007058:	f000 f964 	bl	8007324 <I2C_WaitOnTXEFlagUntilTimeout>
 800705c:	4603      	mov	r3, r0
 800705e:	2b00      	cmp	r3, #0
 8007060:	d00d      	beq.n	800707e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007066:	2b04      	cmp	r3, #4
 8007068:	d107      	bne.n	800707a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	681a      	ldr	r2, [r3, #0]
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007078:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800707a:	2301      	movs	r3, #1
 800707c:	e076      	b.n	800716c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800707e:	88fb      	ldrh	r3, [r7, #6]
 8007080:	2b01      	cmp	r3, #1
 8007082:	d105      	bne.n	8007090 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007084:	893b      	ldrh	r3, [r7, #8]
 8007086:	b2da      	uxtb	r2, r3
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	611a      	str	r2, [r3, #16]
 800708e:	e021      	b.n	80070d4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007090:	893b      	ldrh	r3, [r7, #8]
 8007092:	0a1b      	lsrs	r3, r3, #8
 8007094:	b29b      	uxth	r3, r3
 8007096:	b2da      	uxtb	r2, r3
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800709e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80070a0:	6a39      	ldr	r1, [r7, #32]
 80070a2:	68f8      	ldr	r0, [r7, #12]
 80070a4:	f000 f93e 	bl	8007324 <I2C_WaitOnTXEFlagUntilTimeout>
 80070a8:	4603      	mov	r3, r0
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d00d      	beq.n	80070ca <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070b2:	2b04      	cmp	r3, #4
 80070b4:	d107      	bne.n	80070c6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	681a      	ldr	r2, [r3, #0]
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80070c4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80070c6:	2301      	movs	r3, #1
 80070c8:	e050      	b.n	800716c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80070ca:	893b      	ldrh	r3, [r7, #8]
 80070cc:	b2da      	uxtb	r2, r3
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80070d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80070d6:	6a39      	ldr	r1, [r7, #32]
 80070d8:	68f8      	ldr	r0, [r7, #12]
 80070da:	f000 f923 	bl	8007324 <I2C_WaitOnTXEFlagUntilTimeout>
 80070de:	4603      	mov	r3, r0
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d00d      	beq.n	8007100 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070e8:	2b04      	cmp	r3, #4
 80070ea:	d107      	bne.n	80070fc <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	681a      	ldr	r2, [r3, #0]
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80070fa:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80070fc:	2301      	movs	r3, #1
 80070fe:	e035      	b.n	800716c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	681a      	ldr	r2, [r3, #0]
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800710e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007112:	9300      	str	r3, [sp, #0]
 8007114:	6a3b      	ldr	r3, [r7, #32]
 8007116:	2200      	movs	r2, #0
 8007118:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800711c:	68f8      	ldr	r0, [r7, #12]
 800711e:	f000 f82b 	bl	8007178 <I2C_WaitOnFlagUntilTimeout>
 8007122:	4603      	mov	r3, r0
 8007124:	2b00      	cmp	r3, #0
 8007126:	d00d      	beq.n	8007144 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007132:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007136:	d103      	bne.n	8007140 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800713e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007140:	2303      	movs	r3, #3
 8007142:	e013      	b.n	800716c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007144:	897b      	ldrh	r3, [r7, #10]
 8007146:	b2db      	uxtb	r3, r3
 8007148:	f043 0301 	orr.w	r3, r3, #1
 800714c:	b2da      	uxtb	r2, r3
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007156:	6a3a      	ldr	r2, [r7, #32]
 8007158:	4906      	ldr	r1, [pc, #24]	; (8007174 <I2C_RequestMemoryRead+0x1cc>)
 800715a:	68f8      	ldr	r0, [r7, #12]
 800715c:	f000 f863 	bl	8007226 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007160:	4603      	mov	r3, r0
 8007162:	2b00      	cmp	r3, #0
 8007164:	d001      	beq.n	800716a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8007166:	2301      	movs	r3, #1
 8007168:	e000      	b.n	800716c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800716a:	2300      	movs	r3, #0
}
 800716c:	4618      	mov	r0, r3
 800716e:	3718      	adds	r7, #24
 8007170:	46bd      	mov	sp, r7
 8007172:	bd80      	pop	{r7, pc}
 8007174:	00010002 	.word	0x00010002

08007178 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007178:	b580      	push	{r7, lr}
 800717a:	b084      	sub	sp, #16
 800717c:	af00      	add	r7, sp, #0
 800717e:	60f8      	str	r0, [r7, #12]
 8007180:	60b9      	str	r1, [r7, #8]
 8007182:	603b      	str	r3, [r7, #0]
 8007184:	4613      	mov	r3, r2
 8007186:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007188:	e025      	b.n	80071d6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800718a:	683b      	ldr	r3, [r7, #0]
 800718c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007190:	d021      	beq.n	80071d6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007192:	f7fe fc2d 	bl	80059f0 <HAL_GetTick>
 8007196:	4602      	mov	r2, r0
 8007198:	69bb      	ldr	r3, [r7, #24]
 800719a:	1ad3      	subs	r3, r2, r3
 800719c:	683a      	ldr	r2, [r7, #0]
 800719e:	429a      	cmp	r2, r3
 80071a0:	d302      	bcc.n	80071a8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80071a2:	683b      	ldr	r3, [r7, #0]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d116      	bne.n	80071d6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	2200      	movs	r2, #0
 80071ac:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	2220      	movs	r2, #32
 80071b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	2200      	movs	r2, #0
 80071ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071c2:	f043 0220 	orr.w	r2, r3, #32
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	2200      	movs	r2, #0
 80071ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80071d2:	2301      	movs	r3, #1
 80071d4:	e023      	b.n	800721e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80071d6:	68bb      	ldr	r3, [r7, #8]
 80071d8:	0c1b      	lsrs	r3, r3, #16
 80071da:	b2db      	uxtb	r3, r3
 80071dc:	2b01      	cmp	r3, #1
 80071de:	d10d      	bne.n	80071fc <I2C_WaitOnFlagUntilTimeout+0x84>
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	695b      	ldr	r3, [r3, #20]
 80071e6:	43da      	mvns	r2, r3
 80071e8:	68bb      	ldr	r3, [r7, #8]
 80071ea:	4013      	ands	r3, r2
 80071ec:	b29b      	uxth	r3, r3
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	bf0c      	ite	eq
 80071f2:	2301      	moveq	r3, #1
 80071f4:	2300      	movne	r3, #0
 80071f6:	b2db      	uxtb	r3, r3
 80071f8:	461a      	mov	r2, r3
 80071fa:	e00c      	b.n	8007216 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	699b      	ldr	r3, [r3, #24]
 8007202:	43da      	mvns	r2, r3
 8007204:	68bb      	ldr	r3, [r7, #8]
 8007206:	4013      	ands	r3, r2
 8007208:	b29b      	uxth	r3, r3
 800720a:	2b00      	cmp	r3, #0
 800720c:	bf0c      	ite	eq
 800720e:	2301      	moveq	r3, #1
 8007210:	2300      	movne	r3, #0
 8007212:	b2db      	uxtb	r3, r3
 8007214:	461a      	mov	r2, r3
 8007216:	79fb      	ldrb	r3, [r7, #7]
 8007218:	429a      	cmp	r2, r3
 800721a:	d0b6      	beq.n	800718a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800721c:	2300      	movs	r3, #0
}
 800721e:	4618      	mov	r0, r3
 8007220:	3710      	adds	r7, #16
 8007222:	46bd      	mov	sp, r7
 8007224:	bd80      	pop	{r7, pc}

08007226 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007226:	b580      	push	{r7, lr}
 8007228:	b084      	sub	sp, #16
 800722a:	af00      	add	r7, sp, #0
 800722c:	60f8      	str	r0, [r7, #12]
 800722e:	60b9      	str	r1, [r7, #8]
 8007230:	607a      	str	r2, [r7, #4]
 8007232:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007234:	e051      	b.n	80072da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	695b      	ldr	r3, [r3, #20]
 800723c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007240:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007244:	d123      	bne.n	800728e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	681a      	ldr	r2, [r3, #0]
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007254:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800725e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	2200      	movs	r2, #0
 8007264:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	2220      	movs	r2, #32
 800726a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	2200      	movs	r2, #0
 8007272:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800727a:	f043 0204 	orr.w	r2, r3, #4
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	2200      	movs	r2, #0
 8007286:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800728a:	2301      	movs	r3, #1
 800728c:	e046      	b.n	800731c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007294:	d021      	beq.n	80072da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007296:	f7fe fbab 	bl	80059f0 <HAL_GetTick>
 800729a:	4602      	mov	r2, r0
 800729c:	683b      	ldr	r3, [r7, #0]
 800729e:	1ad3      	subs	r3, r2, r3
 80072a0:	687a      	ldr	r2, [r7, #4]
 80072a2:	429a      	cmp	r2, r3
 80072a4:	d302      	bcc.n	80072ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d116      	bne.n	80072da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	2200      	movs	r2, #0
 80072b0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	2220      	movs	r2, #32
 80072b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	2200      	movs	r2, #0
 80072be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072c6:	f043 0220 	orr.w	r2, r3, #32
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	2200      	movs	r2, #0
 80072d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80072d6:	2301      	movs	r3, #1
 80072d8:	e020      	b.n	800731c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80072da:	68bb      	ldr	r3, [r7, #8]
 80072dc:	0c1b      	lsrs	r3, r3, #16
 80072de:	b2db      	uxtb	r3, r3
 80072e0:	2b01      	cmp	r3, #1
 80072e2:	d10c      	bne.n	80072fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	695b      	ldr	r3, [r3, #20]
 80072ea:	43da      	mvns	r2, r3
 80072ec:	68bb      	ldr	r3, [r7, #8]
 80072ee:	4013      	ands	r3, r2
 80072f0:	b29b      	uxth	r3, r3
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	bf14      	ite	ne
 80072f6:	2301      	movne	r3, #1
 80072f8:	2300      	moveq	r3, #0
 80072fa:	b2db      	uxtb	r3, r3
 80072fc:	e00b      	b.n	8007316 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	699b      	ldr	r3, [r3, #24]
 8007304:	43da      	mvns	r2, r3
 8007306:	68bb      	ldr	r3, [r7, #8]
 8007308:	4013      	ands	r3, r2
 800730a:	b29b      	uxth	r3, r3
 800730c:	2b00      	cmp	r3, #0
 800730e:	bf14      	ite	ne
 8007310:	2301      	movne	r3, #1
 8007312:	2300      	moveq	r3, #0
 8007314:	b2db      	uxtb	r3, r3
 8007316:	2b00      	cmp	r3, #0
 8007318:	d18d      	bne.n	8007236 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800731a:	2300      	movs	r3, #0
}
 800731c:	4618      	mov	r0, r3
 800731e:	3710      	adds	r7, #16
 8007320:	46bd      	mov	sp, r7
 8007322:	bd80      	pop	{r7, pc}

08007324 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007324:	b580      	push	{r7, lr}
 8007326:	b084      	sub	sp, #16
 8007328:	af00      	add	r7, sp, #0
 800732a:	60f8      	str	r0, [r7, #12]
 800732c:	60b9      	str	r1, [r7, #8]
 800732e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007330:	e02d      	b.n	800738e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007332:	68f8      	ldr	r0, [r7, #12]
 8007334:	f000 f8ce 	bl	80074d4 <I2C_IsAcknowledgeFailed>
 8007338:	4603      	mov	r3, r0
 800733a:	2b00      	cmp	r3, #0
 800733c:	d001      	beq.n	8007342 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800733e:	2301      	movs	r3, #1
 8007340:	e02d      	b.n	800739e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007342:	68bb      	ldr	r3, [r7, #8]
 8007344:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007348:	d021      	beq.n	800738e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800734a:	f7fe fb51 	bl	80059f0 <HAL_GetTick>
 800734e:	4602      	mov	r2, r0
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	1ad3      	subs	r3, r2, r3
 8007354:	68ba      	ldr	r2, [r7, #8]
 8007356:	429a      	cmp	r2, r3
 8007358:	d302      	bcc.n	8007360 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800735a:	68bb      	ldr	r3, [r7, #8]
 800735c:	2b00      	cmp	r3, #0
 800735e:	d116      	bne.n	800738e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	2200      	movs	r2, #0
 8007364:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	2220      	movs	r2, #32
 800736a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	2200      	movs	r2, #0
 8007372:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800737a:	f043 0220 	orr.w	r2, r3, #32
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	2200      	movs	r2, #0
 8007386:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800738a:	2301      	movs	r3, #1
 800738c:	e007      	b.n	800739e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	695b      	ldr	r3, [r3, #20]
 8007394:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007398:	2b80      	cmp	r3, #128	; 0x80
 800739a:	d1ca      	bne.n	8007332 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800739c:	2300      	movs	r3, #0
}
 800739e:	4618      	mov	r0, r3
 80073a0:	3710      	adds	r7, #16
 80073a2:	46bd      	mov	sp, r7
 80073a4:	bd80      	pop	{r7, pc}

080073a6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80073a6:	b580      	push	{r7, lr}
 80073a8:	b084      	sub	sp, #16
 80073aa:	af00      	add	r7, sp, #0
 80073ac:	60f8      	str	r0, [r7, #12]
 80073ae:	60b9      	str	r1, [r7, #8]
 80073b0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80073b2:	e02d      	b.n	8007410 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80073b4:	68f8      	ldr	r0, [r7, #12]
 80073b6:	f000 f88d 	bl	80074d4 <I2C_IsAcknowledgeFailed>
 80073ba:	4603      	mov	r3, r0
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d001      	beq.n	80073c4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80073c0:	2301      	movs	r3, #1
 80073c2:	e02d      	b.n	8007420 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80073c4:	68bb      	ldr	r3, [r7, #8]
 80073c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073ca:	d021      	beq.n	8007410 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80073cc:	f7fe fb10 	bl	80059f0 <HAL_GetTick>
 80073d0:	4602      	mov	r2, r0
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	1ad3      	subs	r3, r2, r3
 80073d6:	68ba      	ldr	r2, [r7, #8]
 80073d8:	429a      	cmp	r2, r3
 80073da:	d302      	bcc.n	80073e2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80073dc:	68bb      	ldr	r3, [r7, #8]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d116      	bne.n	8007410 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	2200      	movs	r2, #0
 80073e6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	2220      	movs	r2, #32
 80073ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	2200      	movs	r2, #0
 80073f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073fc:	f043 0220 	orr.w	r2, r3, #32
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	2200      	movs	r2, #0
 8007408:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800740c:	2301      	movs	r3, #1
 800740e:	e007      	b.n	8007420 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	695b      	ldr	r3, [r3, #20]
 8007416:	f003 0304 	and.w	r3, r3, #4
 800741a:	2b04      	cmp	r3, #4
 800741c:	d1ca      	bne.n	80073b4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800741e:	2300      	movs	r3, #0
}
 8007420:	4618      	mov	r0, r3
 8007422:	3710      	adds	r7, #16
 8007424:	46bd      	mov	sp, r7
 8007426:	bd80      	pop	{r7, pc}

08007428 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007428:	b580      	push	{r7, lr}
 800742a:	b084      	sub	sp, #16
 800742c:	af00      	add	r7, sp, #0
 800742e:	60f8      	str	r0, [r7, #12]
 8007430:	60b9      	str	r1, [r7, #8]
 8007432:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007434:	e042      	b.n	80074bc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	695b      	ldr	r3, [r3, #20]
 800743c:	f003 0310 	and.w	r3, r3, #16
 8007440:	2b10      	cmp	r3, #16
 8007442:	d119      	bne.n	8007478 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	f06f 0210 	mvn.w	r2, #16
 800744c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	2200      	movs	r2, #0
 8007452:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	2220      	movs	r2, #32
 8007458:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	2200      	movs	r2, #0
 8007460:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	2200      	movs	r2, #0
 8007470:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007474:	2301      	movs	r3, #1
 8007476:	e029      	b.n	80074cc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007478:	f7fe faba 	bl	80059f0 <HAL_GetTick>
 800747c:	4602      	mov	r2, r0
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	1ad3      	subs	r3, r2, r3
 8007482:	68ba      	ldr	r2, [r7, #8]
 8007484:	429a      	cmp	r2, r3
 8007486:	d302      	bcc.n	800748e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007488:	68bb      	ldr	r3, [r7, #8]
 800748a:	2b00      	cmp	r3, #0
 800748c:	d116      	bne.n	80074bc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	2200      	movs	r2, #0
 8007492:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	2220      	movs	r2, #32
 8007498:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	2200      	movs	r2, #0
 80074a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074a8:	f043 0220 	orr.w	r2, r3, #32
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	2200      	movs	r2, #0
 80074b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80074b8:	2301      	movs	r3, #1
 80074ba:	e007      	b.n	80074cc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	695b      	ldr	r3, [r3, #20]
 80074c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074c6:	2b40      	cmp	r3, #64	; 0x40
 80074c8:	d1b5      	bne.n	8007436 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80074ca:	2300      	movs	r3, #0
}
 80074cc:	4618      	mov	r0, r3
 80074ce:	3710      	adds	r7, #16
 80074d0:	46bd      	mov	sp, r7
 80074d2:	bd80      	pop	{r7, pc}

080074d4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80074d4:	b480      	push	{r7}
 80074d6:	b083      	sub	sp, #12
 80074d8:	af00      	add	r7, sp, #0
 80074da:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	695b      	ldr	r3, [r3, #20]
 80074e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80074e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80074ea:	d11b      	bne.n	8007524 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80074f4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	2200      	movs	r2, #0
 80074fa:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2220      	movs	r2, #32
 8007500:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	2200      	movs	r2, #0
 8007508:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007510:	f043 0204 	orr.w	r2, r3, #4
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2200      	movs	r2, #0
 800751c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8007520:	2301      	movs	r3, #1
 8007522:	e000      	b.n	8007526 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007524:	2300      	movs	r3, #0
}
 8007526:	4618      	mov	r0, r3
 8007528:	370c      	adds	r7, #12
 800752a:	46bd      	mov	sp, r7
 800752c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007530:	4770      	bx	lr

08007532 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007532:	b480      	push	{r7}
 8007534:	b083      	sub	sp, #12
 8007536:	af00      	add	r7, sp, #0
 8007538:	6078      	str	r0, [r7, #4]
 800753a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007542:	b2db      	uxtb	r3, r3
 8007544:	2b20      	cmp	r3, #32
 8007546:	d129      	bne.n	800759c <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	2224      	movs	r2, #36	; 0x24
 800754c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	681a      	ldr	r2, [r3, #0]
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	f022 0201 	bic.w	r2, r2, #1
 800755e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	f022 0210 	bic.w	r2, r2, #16
 800756e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	683a      	ldr	r2, [r7, #0]
 800757c:	430a      	orrs	r2, r1
 800757e:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	681a      	ldr	r2, [r3, #0]
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	f042 0201 	orr.w	r2, r2, #1
 800758e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2220      	movs	r2, #32
 8007594:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007598:	2300      	movs	r3, #0
 800759a:	e000      	b.n	800759e <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 800759c:	2302      	movs	r3, #2
  }
}
 800759e:	4618      	mov	r0, r3
 80075a0:	370c      	adds	r7, #12
 80075a2:	46bd      	mov	sp, r7
 80075a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a8:	4770      	bx	lr

080075aa <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80075aa:	b480      	push	{r7}
 80075ac:	b085      	sub	sp, #20
 80075ae:	af00      	add	r7, sp, #0
 80075b0:	6078      	str	r0, [r7, #4]
 80075b2:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 80075b4:	2300      	movs	r3, #0
 80075b6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80075be:	b2db      	uxtb	r3, r3
 80075c0:	2b20      	cmp	r3, #32
 80075c2:	d12a      	bne.n	800761a <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	2224      	movs	r2, #36	; 0x24
 80075c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	681a      	ldr	r2, [r3, #0]
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	f022 0201 	bic.w	r2, r2, #1
 80075da:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075e2:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 80075e4:	89fb      	ldrh	r3, [r7, #14]
 80075e6:	f023 030f 	bic.w	r3, r3, #15
 80075ea:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 80075ec:	683b      	ldr	r3, [r7, #0]
 80075ee:	b29a      	uxth	r2, r3
 80075f0:	89fb      	ldrh	r3, [r7, #14]
 80075f2:	4313      	orrs	r3, r2
 80075f4:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	89fa      	ldrh	r2, [r7, #14]
 80075fc:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	681a      	ldr	r2, [r3, #0]
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	f042 0201 	orr.w	r2, r2, #1
 800760c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	2220      	movs	r2, #32
 8007612:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007616:	2300      	movs	r3, #0
 8007618:	e000      	b.n	800761c <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 800761a:	2302      	movs	r3, #2
  }
}
 800761c:	4618      	mov	r0, r3
 800761e:	3714      	adds	r7, #20
 8007620:	46bd      	mov	sp, r7
 8007622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007626:	4770      	bx	lr

08007628 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8007628:	b580      	push	{r7, lr}
 800762a:	b084      	sub	sp, #16
 800762c:	af00      	add	r7, sp, #0
 800762e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	2b00      	cmp	r3, #0
 8007634:	d101      	bne.n	800763a <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8007636:	2301      	movs	r3, #1
 8007638:	e034      	b.n	80076a4 <HAL_IWDG_Init+0x7c>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8007642:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	f245 5255 	movw	r2, #21845	; 0x5555
 800764c:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	687a      	ldr	r2, [r7, #4]
 8007654:	6852      	ldr	r2, [r2, #4]
 8007656:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	687a      	ldr	r2, [r7, #4]
 800765e:	6892      	ldr	r2, [r2, #8]
 8007660:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8007662:	f7fe f9c5 	bl	80059f0 <HAL_GetTick>
 8007666:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8007668:	e00f      	b.n	800768a <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 800766a:	f7fe f9c1 	bl	80059f0 <HAL_GetTick>
 800766e:	4602      	mov	r2, r0
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	1ad3      	subs	r3, r2, r3
 8007674:	2b31      	cmp	r3, #49	; 0x31
 8007676:	d908      	bls.n	800768a <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	68db      	ldr	r3, [r3, #12]
 800767e:	f003 0303 	and.w	r3, r3, #3
 8007682:	2b00      	cmp	r3, #0
 8007684:	d001      	beq.n	800768a <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 8007686:	2303      	movs	r3, #3
 8007688:	e00c      	b.n	80076a4 <HAL_IWDG_Init+0x7c>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	68db      	ldr	r3, [r3, #12]
 8007690:	f003 0303 	and.w	r3, r3, #3
 8007694:	2b00      	cmp	r3, #0
 8007696:	d1e8      	bne.n	800766a <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80076a0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80076a2:	2300      	movs	r3, #0
}
 80076a4:	4618      	mov	r0, r3
 80076a6:	3710      	adds	r7, #16
 80076a8:	46bd      	mov	sp, r7
 80076aa:	bd80      	pop	{r7, pc}

080076ac <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 80076ac:	b480      	push	{r7}
 80076ae:	b083      	sub	sp, #12
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80076bc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80076be:	2300      	movs	r3, #0
}
 80076c0:	4618      	mov	r0, r3
 80076c2:	370c      	adds	r7, #12
 80076c4:	46bd      	mov	sp, r7
 80076c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ca:	4770      	bx	lr

080076cc <HAL_PWR_EnableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
{
 80076cc:	b480      	push	{r7}
 80076ce:	b083      	sub	sp, #12
 80076d0:	af00      	add	r7, sp, #0
 80076d2:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));

  /* Enable the wake up pin */
  SET_BIT(PWR->CSR, WakeUpPinx);
 80076d4:	4b05      	ldr	r3, [pc, #20]	; (80076ec <HAL_PWR_EnableWakeUpPin+0x20>)
 80076d6:	685a      	ldr	r2, [r3, #4]
 80076d8:	4904      	ldr	r1, [pc, #16]	; (80076ec <HAL_PWR_EnableWakeUpPin+0x20>)
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	4313      	orrs	r3, r2
 80076de:	604b      	str	r3, [r1, #4]
}
 80076e0:	bf00      	nop
 80076e2:	370c      	adds	r7, #12
 80076e4:	46bd      	mov	sp, r7
 80076e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ea:	4770      	bx	lr
 80076ec:	40007000 	.word	0x40007000

080076f0 <HAL_PWR_DisableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
 80076f0:	b480      	push	{r7}
 80076f2:	b083      	sub	sp, #12
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));  

  /* Disable the wake up pin */
  CLEAR_BIT(PWR->CSR, WakeUpPinx);
 80076f8:	4b06      	ldr	r3, [pc, #24]	; (8007714 <HAL_PWR_DisableWakeUpPin+0x24>)
 80076fa:	685a      	ldr	r2, [r3, #4]
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	43db      	mvns	r3, r3
 8007700:	4904      	ldr	r1, [pc, #16]	; (8007714 <HAL_PWR_DisableWakeUpPin+0x24>)
 8007702:	4013      	ands	r3, r2
 8007704:	604b      	str	r3, [r1, #4]
}
 8007706:	bf00      	nop
 8007708:	370c      	adds	r7, #12
 800770a:	46bd      	mov	sp, r7
 800770c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007710:	4770      	bx	lr
 8007712:	bf00      	nop
 8007714:	40007000 	.word	0x40007000

08007718 <HAL_PWR_EnterSTANDBYMode>:
  *          - RTC_AF2 pin (PI8) if configured for tamper or time-stamp.  
  *          - WKUP pin 1 (PA0) if enabled.       
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 8007718:	b480      	push	{r7}
 800771a:	af00      	add	r7, sp, #0
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 800771c:	4b08      	ldr	r3, [pc, #32]	; (8007740 <HAL_PWR_EnterSTANDBYMode+0x28>)
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	4a07      	ldr	r2, [pc, #28]	; (8007740 <HAL_PWR_EnterSTANDBYMode+0x28>)
 8007722:	f043 0302 	orr.w	r3, r3, #2
 8007726:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8007728:	4b06      	ldr	r3, [pc, #24]	; (8007744 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 800772a:	691b      	ldr	r3, [r3, #16]
 800772c:	4a05      	ldr	r2, [pc, #20]	; (8007744 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 800772e:	f043 0304 	orr.w	r3, r3, #4
 8007732:	6113      	str	r3, [r2, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 8007734:	bf30      	wfi
}
 8007736:	bf00      	nop
 8007738:	46bd      	mov	sp, r7
 800773a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800773e:	4770      	bx	lr
 8007740:	40007000 	.word	0x40007000
 8007744:	e000ed00 	.word	0xe000ed00

08007748 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007748:	b580      	push	{r7, lr}
 800774a:	b086      	sub	sp, #24
 800774c:	af00      	add	r7, sp, #0
 800774e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	2b00      	cmp	r3, #0
 8007754:	d101      	bne.n	800775a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007756:	2301      	movs	r3, #1
 8007758:	e264      	b.n	8007c24 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	f003 0301 	and.w	r3, r3, #1
 8007762:	2b00      	cmp	r3, #0
 8007764:	d075      	beq.n	8007852 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007766:	4ba3      	ldr	r3, [pc, #652]	; (80079f4 <HAL_RCC_OscConfig+0x2ac>)
 8007768:	689b      	ldr	r3, [r3, #8]
 800776a:	f003 030c 	and.w	r3, r3, #12
 800776e:	2b04      	cmp	r3, #4
 8007770:	d00c      	beq.n	800778c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007772:	4ba0      	ldr	r3, [pc, #640]	; (80079f4 <HAL_RCC_OscConfig+0x2ac>)
 8007774:	689b      	ldr	r3, [r3, #8]
 8007776:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800777a:	2b08      	cmp	r3, #8
 800777c:	d112      	bne.n	80077a4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800777e:	4b9d      	ldr	r3, [pc, #628]	; (80079f4 <HAL_RCC_OscConfig+0x2ac>)
 8007780:	685b      	ldr	r3, [r3, #4]
 8007782:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007786:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800778a:	d10b      	bne.n	80077a4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800778c:	4b99      	ldr	r3, [pc, #612]	; (80079f4 <HAL_RCC_OscConfig+0x2ac>)
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007794:	2b00      	cmp	r3, #0
 8007796:	d05b      	beq.n	8007850 <HAL_RCC_OscConfig+0x108>
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	685b      	ldr	r3, [r3, #4]
 800779c:	2b00      	cmp	r3, #0
 800779e:	d157      	bne.n	8007850 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80077a0:	2301      	movs	r3, #1
 80077a2:	e23f      	b.n	8007c24 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	685b      	ldr	r3, [r3, #4]
 80077a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80077ac:	d106      	bne.n	80077bc <HAL_RCC_OscConfig+0x74>
 80077ae:	4b91      	ldr	r3, [pc, #580]	; (80079f4 <HAL_RCC_OscConfig+0x2ac>)
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	4a90      	ldr	r2, [pc, #576]	; (80079f4 <HAL_RCC_OscConfig+0x2ac>)
 80077b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80077b8:	6013      	str	r3, [r2, #0]
 80077ba:	e01d      	b.n	80077f8 <HAL_RCC_OscConfig+0xb0>
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	685b      	ldr	r3, [r3, #4]
 80077c0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80077c4:	d10c      	bne.n	80077e0 <HAL_RCC_OscConfig+0x98>
 80077c6:	4b8b      	ldr	r3, [pc, #556]	; (80079f4 <HAL_RCC_OscConfig+0x2ac>)
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	4a8a      	ldr	r2, [pc, #552]	; (80079f4 <HAL_RCC_OscConfig+0x2ac>)
 80077cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80077d0:	6013      	str	r3, [r2, #0]
 80077d2:	4b88      	ldr	r3, [pc, #544]	; (80079f4 <HAL_RCC_OscConfig+0x2ac>)
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	4a87      	ldr	r2, [pc, #540]	; (80079f4 <HAL_RCC_OscConfig+0x2ac>)
 80077d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80077dc:	6013      	str	r3, [r2, #0]
 80077de:	e00b      	b.n	80077f8 <HAL_RCC_OscConfig+0xb0>
 80077e0:	4b84      	ldr	r3, [pc, #528]	; (80079f4 <HAL_RCC_OscConfig+0x2ac>)
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	4a83      	ldr	r2, [pc, #524]	; (80079f4 <HAL_RCC_OscConfig+0x2ac>)
 80077e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80077ea:	6013      	str	r3, [r2, #0]
 80077ec:	4b81      	ldr	r3, [pc, #516]	; (80079f4 <HAL_RCC_OscConfig+0x2ac>)
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	4a80      	ldr	r2, [pc, #512]	; (80079f4 <HAL_RCC_OscConfig+0x2ac>)
 80077f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80077f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	685b      	ldr	r3, [r3, #4]
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d013      	beq.n	8007828 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007800:	f7fe f8f6 	bl	80059f0 <HAL_GetTick>
 8007804:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007806:	e008      	b.n	800781a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007808:	f7fe f8f2 	bl	80059f0 <HAL_GetTick>
 800780c:	4602      	mov	r2, r0
 800780e:	693b      	ldr	r3, [r7, #16]
 8007810:	1ad3      	subs	r3, r2, r3
 8007812:	2b64      	cmp	r3, #100	; 0x64
 8007814:	d901      	bls.n	800781a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007816:	2303      	movs	r3, #3
 8007818:	e204      	b.n	8007c24 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800781a:	4b76      	ldr	r3, [pc, #472]	; (80079f4 <HAL_RCC_OscConfig+0x2ac>)
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007822:	2b00      	cmp	r3, #0
 8007824:	d0f0      	beq.n	8007808 <HAL_RCC_OscConfig+0xc0>
 8007826:	e014      	b.n	8007852 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007828:	f7fe f8e2 	bl	80059f0 <HAL_GetTick>
 800782c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800782e:	e008      	b.n	8007842 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007830:	f7fe f8de 	bl	80059f0 <HAL_GetTick>
 8007834:	4602      	mov	r2, r0
 8007836:	693b      	ldr	r3, [r7, #16]
 8007838:	1ad3      	subs	r3, r2, r3
 800783a:	2b64      	cmp	r3, #100	; 0x64
 800783c:	d901      	bls.n	8007842 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800783e:	2303      	movs	r3, #3
 8007840:	e1f0      	b.n	8007c24 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007842:	4b6c      	ldr	r3, [pc, #432]	; (80079f4 <HAL_RCC_OscConfig+0x2ac>)
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800784a:	2b00      	cmp	r3, #0
 800784c:	d1f0      	bne.n	8007830 <HAL_RCC_OscConfig+0xe8>
 800784e:	e000      	b.n	8007852 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007850:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	f003 0302 	and.w	r3, r3, #2
 800785a:	2b00      	cmp	r3, #0
 800785c:	d063      	beq.n	8007926 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800785e:	4b65      	ldr	r3, [pc, #404]	; (80079f4 <HAL_RCC_OscConfig+0x2ac>)
 8007860:	689b      	ldr	r3, [r3, #8]
 8007862:	f003 030c 	and.w	r3, r3, #12
 8007866:	2b00      	cmp	r3, #0
 8007868:	d00b      	beq.n	8007882 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800786a:	4b62      	ldr	r3, [pc, #392]	; (80079f4 <HAL_RCC_OscConfig+0x2ac>)
 800786c:	689b      	ldr	r3, [r3, #8]
 800786e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007872:	2b08      	cmp	r3, #8
 8007874:	d11c      	bne.n	80078b0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007876:	4b5f      	ldr	r3, [pc, #380]	; (80079f4 <HAL_RCC_OscConfig+0x2ac>)
 8007878:	685b      	ldr	r3, [r3, #4]
 800787a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800787e:	2b00      	cmp	r3, #0
 8007880:	d116      	bne.n	80078b0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007882:	4b5c      	ldr	r3, [pc, #368]	; (80079f4 <HAL_RCC_OscConfig+0x2ac>)
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	f003 0302 	and.w	r3, r3, #2
 800788a:	2b00      	cmp	r3, #0
 800788c:	d005      	beq.n	800789a <HAL_RCC_OscConfig+0x152>
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	68db      	ldr	r3, [r3, #12]
 8007892:	2b01      	cmp	r3, #1
 8007894:	d001      	beq.n	800789a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007896:	2301      	movs	r3, #1
 8007898:	e1c4      	b.n	8007c24 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800789a:	4b56      	ldr	r3, [pc, #344]	; (80079f4 <HAL_RCC_OscConfig+0x2ac>)
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	691b      	ldr	r3, [r3, #16]
 80078a6:	00db      	lsls	r3, r3, #3
 80078a8:	4952      	ldr	r1, [pc, #328]	; (80079f4 <HAL_RCC_OscConfig+0x2ac>)
 80078aa:	4313      	orrs	r3, r2
 80078ac:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80078ae:	e03a      	b.n	8007926 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	68db      	ldr	r3, [r3, #12]
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d020      	beq.n	80078fa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80078b8:	4b4f      	ldr	r3, [pc, #316]	; (80079f8 <HAL_RCC_OscConfig+0x2b0>)
 80078ba:	2201      	movs	r2, #1
 80078bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80078be:	f7fe f897 	bl	80059f0 <HAL_GetTick>
 80078c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80078c4:	e008      	b.n	80078d8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80078c6:	f7fe f893 	bl	80059f0 <HAL_GetTick>
 80078ca:	4602      	mov	r2, r0
 80078cc:	693b      	ldr	r3, [r7, #16]
 80078ce:	1ad3      	subs	r3, r2, r3
 80078d0:	2b02      	cmp	r3, #2
 80078d2:	d901      	bls.n	80078d8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80078d4:	2303      	movs	r3, #3
 80078d6:	e1a5      	b.n	8007c24 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80078d8:	4b46      	ldr	r3, [pc, #280]	; (80079f4 <HAL_RCC_OscConfig+0x2ac>)
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	f003 0302 	and.w	r3, r3, #2
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d0f0      	beq.n	80078c6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80078e4:	4b43      	ldr	r3, [pc, #268]	; (80079f4 <HAL_RCC_OscConfig+0x2ac>)
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	691b      	ldr	r3, [r3, #16]
 80078f0:	00db      	lsls	r3, r3, #3
 80078f2:	4940      	ldr	r1, [pc, #256]	; (80079f4 <HAL_RCC_OscConfig+0x2ac>)
 80078f4:	4313      	orrs	r3, r2
 80078f6:	600b      	str	r3, [r1, #0]
 80078f8:	e015      	b.n	8007926 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80078fa:	4b3f      	ldr	r3, [pc, #252]	; (80079f8 <HAL_RCC_OscConfig+0x2b0>)
 80078fc:	2200      	movs	r2, #0
 80078fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007900:	f7fe f876 	bl	80059f0 <HAL_GetTick>
 8007904:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007906:	e008      	b.n	800791a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007908:	f7fe f872 	bl	80059f0 <HAL_GetTick>
 800790c:	4602      	mov	r2, r0
 800790e:	693b      	ldr	r3, [r7, #16]
 8007910:	1ad3      	subs	r3, r2, r3
 8007912:	2b02      	cmp	r3, #2
 8007914:	d901      	bls.n	800791a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007916:	2303      	movs	r3, #3
 8007918:	e184      	b.n	8007c24 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800791a:	4b36      	ldr	r3, [pc, #216]	; (80079f4 <HAL_RCC_OscConfig+0x2ac>)
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	f003 0302 	and.w	r3, r3, #2
 8007922:	2b00      	cmp	r3, #0
 8007924:	d1f0      	bne.n	8007908 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	f003 0308 	and.w	r3, r3, #8
 800792e:	2b00      	cmp	r3, #0
 8007930:	d030      	beq.n	8007994 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	695b      	ldr	r3, [r3, #20]
 8007936:	2b00      	cmp	r3, #0
 8007938:	d016      	beq.n	8007968 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800793a:	4b30      	ldr	r3, [pc, #192]	; (80079fc <HAL_RCC_OscConfig+0x2b4>)
 800793c:	2201      	movs	r2, #1
 800793e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007940:	f7fe f856 	bl	80059f0 <HAL_GetTick>
 8007944:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007946:	e008      	b.n	800795a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007948:	f7fe f852 	bl	80059f0 <HAL_GetTick>
 800794c:	4602      	mov	r2, r0
 800794e:	693b      	ldr	r3, [r7, #16]
 8007950:	1ad3      	subs	r3, r2, r3
 8007952:	2b02      	cmp	r3, #2
 8007954:	d901      	bls.n	800795a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007956:	2303      	movs	r3, #3
 8007958:	e164      	b.n	8007c24 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800795a:	4b26      	ldr	r3, [pc, #152]	; (80079f4 <HAL_RCC_OscConfig+0x2ac>)
 800795c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800795e:	f003 0302 	and.w	r3, r3, #2
 8007962:	2b00      	cmp	r3, #0
 8007964:	d0f0      	beq.n	8007948 <HAL_RCC_OscConfig+0x200>
 8007966:	e015      	b.n	8007994 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007968:	4b24      	ldr	r3, [pc, #144]	; (80079fc <HAL_RCC_OscConfig+0x2b4>)
 800796a:	2200      	movs	r2, #0
 800796c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800796e:	f7fe f83f 	bl	80059f0 <HAL_GetTick>
 8007972:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007974:	e008      	b.n	8007988 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007976:	f7fe f83b 	bl	80059f0 <HAL_GetTick>
 800797a:	4602      	mov	r2, r0
 800797c:	693b      	ldr	r3, [r7, #16]
 800797e:	1ad3      	subs	r3, r2, r3
 8007980:	2b02      	cmp	r3, #2
 8007982:	d901      	bls.n	8007988 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8007984:	2303      	movs	r3, #3
 8007986:	e14d      	b.n	8007c24 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007988:	4b1a      	ldr	r3, [pc, #104]	; (80079f4 <HAL_RCC_OscConfig+0x2ac>)
 800798a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800798c:	f003 0302 	and.w	r3, r3, #2
 8007990:	2b00      	cmp	r3, #0
 8007992:	d1f0      	bne.n	8007976 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	f003 0304 	and.w	r3, r3, #4
 800799c:	2b00      	cmp	r3, #0
 800799e:	f000 80a0 	beq.w	8007ae2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80079a2:	2300      	movs	r3, #0
 80079a4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80079a6:	4b13      	ldr	r3, [pc, #76]	; (80079f4 <HAL_RCC_OscConfig+0x2ac>)
 80079a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d10f      	bne.n	80079d2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80079b2:	2300      	movs	r3, #0
 80079b4:	60bb      	str	r3, [r7, #8]
 80079b6:	4b0f      	ldr	r3, [pc, #60]	; (80079f4 <HAL_RCC_OscConfig+0x2ac>)
 80079b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079ba:	4a0e      	ldr	r2, [pc, #56]	; (80079f4 <HAL_RCC_OscConfig+0x2ac>)
 80079bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80079c0:	6413      	str	r3, [r2, #64]	; 0x40
 80079c2:	4b0c      	ldr	r3, [pc, #48]	; (80079f4 <HAL_RCC_OscConfig+0x2ac>)
 80079c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80079ca:	60bb      	str	r3, [r7, #8]
 80079cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80079ce:	2301      	movs	r3, #1
 80079d0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80079d2:	4b0b      	ldr	r3, [pc, #44]	; (8007a00 <HAL_RCC_OscConfig+0x2b8>)
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d121      	bne.n	8007a22 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80079de:	4b08      	ldr	r3, [pc, #32]	; (8007a00 <HAL_RCC_OscConfig+0x2b8>)
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	4a07      	ldr	r2, [pc, #28]	; (8007a00 <HAL_RCC_OscConfig+0x2b8>)
 80079e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80079e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80079ea:	f7fe f801 	bl	80059f0 <HAL_GetTick>
 80079ee:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80079f0:	e011      	b.n	8007a16 <HAL_RCC_OscConfig+0x2ce>
 80079f2:	bf00      	nop
 80079f4:	40023800 	.word	0x40023800
 80079f8:	42470000 	.word	0x42470000
 80079fc:	42470e80 	.word	0x42470e80
 8007a00:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007a04:	f7fd fff4 	bl	80059f0 <HAL_GetTick>
 8007a08:	4602      	mov	r2, r0
 8007a0a:	693b      	ldr	r3, [r7, #16]
 8007a0c:	1ad3      	subs	r3, r2, r3
 8007a0e:	2b02      	cmp	r3, #2
 8007a10:	d901      	bls.n	8007a16 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8007a12:	2303      	movs	r3, #3
 8007a14:	e106      	b.n	8007c24 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007a16:	4b85      	ldr	r3, [pc, #532]	; (8007c2c <HAL_RCC_OscConfig+0x4e4>)
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d0f0      	beq.n	8007a04 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	689b      	ldr	r3, [r3, #8]
 8007a26:	2b01      	cmp	r3, #1
 8007a28:	d106      	bne.n	8007a38 <HAL_RCC_OscConfig+0x2f0>
 8007a2a:	4b81      	ldr	r3, [pc, #516]	; (8007c30 <HAL_RCC_OscConfig+0x4e8>)
 8007a2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a2e:	4a80      	ldr	r2, [pc, #512]	; (8007c30 <HAL_RCC_OscConfig+0x4e8>)
 8007a30:	f043 0301 	orr.w	r3, r3, #1
 8007a34:	6713      	str	r3, [r2, #112]	; 0x70
 8007a36:	e01c      	b.n	8007a72 <HAL_RCC_OscConfig+0x32a>
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	689b      	ldr	r3, [r3, #8]
 8007a3c:	2b05      	cmp	r3, #5
 8007a3e:	d10c      	bne.n	8007a5a <HAL_RCC_OscConfig+0x312>
 8007a40:	4b7b      	ldr	r3, [pc, #492]	; (8007c30 <HAL_RCC_OscConfig+0x4e8>)
 8007a42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a44:	4a7a      	ldr	r2, [pc, #488]	; (8007c30 <HAL_RCC_OscConfig+0x4e8>)
 8007a46:	f043 0304 	orr.w	r3, r3, #4
 8007a4a:	6713      	str	r3, [r2, #112]	; 0x70
 8007a4c:	4b78      	ldr	r3, [pc, #480]	; (8007c30 <HAL_RCC_OscConfig+0x4e8>)
 8007a4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a50:	4a77      	ldr	r2, [pc, #476]	; (8007c30 <HAL_RCC_OscConfig+0x4e8>)
 8007a52:	f043 0301 	orr.w	r3, r3, #1
 8007a56:	6713      	str	r3, [r2, #112]	; 0x70
 8007a58:	e00b      	b.n	8007a72 <HAL_RCC_OscConfig+0x32a>
 8007a5a:	4b75      	ldr	r3, [pc, #468]	; (8007c30 <HAL_RCC_OscConfig+0x4e8>)
 8007a5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a5e:	4a74      	ldr	r2, [pc, #464]	; (8007c30 <HAL_RCC_OscConfig+0x4e8>)
 8007a60:	f023 0301 	bic.w	r3, r3, #1
 8007a64:	6713      	str	r3, [r2, #112]	; 0x70
 8007a66:	4b72      	ldr	r3, [pc, #456]	; (8007c30 <HAL_RCC_OscConfig+0x4e8>)
 8007a68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a6a:	4a71      	ldr	r2, [pc, #452]	; (8007c30 <HAL_RCC_OscConfig+0x4e8>)
 8007a6c:	f023 0304 	bic.w	r3, r3, #4
 8007a70:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	689b      	ldr	r3, [r3, #8]
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d015      	beq.n	8007aa6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007a7a:	f7fd ffb9 	bl	80059f0 <HAL_GetTick>
 8007a7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007a80:	e00a      	b.n	8007a98 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007a82:	f7fd ffb5 	bl	80059f0 <HAL_GetTick>
 8007a86:	4602      	mov	r2, r0
 8007a88:	693b      	ldr	r3, [r7, #16]
 8007a8a:	1ad3      	subs	r3, r2, r3
 8007a8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007a90:	4293      	cmp	r3, r2
 8007a92:	d901      	bls.n	8007a98 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8007a94:	2303      	movs	r3, #3
 8007a96:	e0c5      	b.n	8007c24 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007a98:	4b65      	ldr	r3, [pc, #404]	; (8007c30 <HAL_RCC_OscConfig+0x4e8>)
 8007a9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a9c:	f003 0302 	and.w	r3, r3, #2
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d0ee      	beq.n	8007a82 <HAL_RCC_OscConfig+0x33a>
 8007aa4:	e014      	b.n	8007ad0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007aa6:	f7fd ffa3 	bl	80059f0 <HAL_GetTick>
 8007aaa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007aac:	e00a      	b.n	8007ac4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007aae:	f7fd ff9f 	bl	80059f0 <HAL_GetTick>
 8007ab2:	4602      	mov	r2, r0
 8007ab4:	693b      	ldr	r3, [r7, #16]
 8007ab6:	1ad3      	subs	r3, r2, r3
 8007ab8:	f241 3288 	movw	r2, #5000	; 0x1388
 8007abc:	4293      	cmp	r3, r2
 8007abe:	d901      	bls.n	8007ac4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8007ac0:	2303      	movs	r3, #3
 8007ac2:	e0af      	b.n	8007c24 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007ac4:	4b5a      	ldr	r3, [pc, #360]	; (8007c30 <HAL_RCC_OscConfig+0x4e8>)
 8007ac6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ac8:	f003 0302 	and.w	r3, r3, #2
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d1ee      	bne.n	8007aae <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007ad0:	7dfb      	ldrb	r3, [r7, #23]
 8007ad2:	2b01      	cmp	r3, #1
 8007ad4:	d105      	bne.n	8007ae2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007ad6:	4b56      	ldr	r3, [pc, #344]	; (8007c30 <HAL_RCC_OscConfig+0x4e8>)
 8007ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ada:	4a55      	ldr	r2, [pc, #340]	; (8007c30 <HAL_RCC_OscConfig+0x4e8>)
 8007adc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007ae0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	699b      	ldr	r3, [r3, #24]
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	f000 809b 	beq.w	8007c22 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007aec:	4b50      	ldr	r3, [pc, #320]	; (8007c30 <HAL_RCC_OscConfig+0x4e8>)
 8007aee:	689b      	ldr	r3, [r3, #8]
 8007af0:	f003 030c 	and.w	r3, r3, #12
 8007af4:	2b08      	cmp	r3, #8
 8007af6:	d05c      	beq.n	8007bb2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	699b      	ldr	r3, [r3, #24]
 8007afc:	2b02      	cmp	r3, #2
 8007afe:	d141      	bne.n	8007b84 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007b00:	4b4c      	ldr	r3, [pc, #304]	; (8007c34 <HAL_RCC_OscConfig+0x4ec>)
 8007b02:	2200      	movs	r2, #0
 8007b04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007b06:	f7fd ff73 	bl	80059f0 <HAL_GetTick>
 8007b0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007b0c:	e008      	b.n	8007b20 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007b0e:	f7fd ff6f 	bl	80059f0 <HAL_GetTick>
 8007b12:	4602      	mov	r2, r0
 8007b14:	693b      	ldr	r3, [r7, #16]
 8007b16:	1ad3      	subs	r3, r2, r3
 8007b18:	2b02      	cmp	r3, #2
 8007b1a:	d901      	bls.n	8007b20 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8007b1c:	2303      	movs	r3, #3
 8007b1e:	e081      	b.n	8007c24 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007b20:	4b43      	ldr	r3, [pc, #268]	; (8007c30 <HAL_RCC_OscConfig+0x4e8>)
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d1f0      	bne.n	8007b0e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	69da      	ldr	r2, [r3, #28]
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	6a1b      	ldr	r3, [r3, #32]
 8007b34:	431a      	orrs	r2, r3
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b3a:	019b      	lsls	r3, r3, #6
 8007b3c:	431a      	orrs	r2, r3
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b42:	085b      	lsrs	r3, r3, #1
 8007b44:	3b01      	subs	r3, #1
 8007b46:	041b      	lsls	r3, r3, #16
 8007b48:	431a      	orrs	r2, r3
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b4e:	061b      	lsls	r3, r3, #24
 8007b50:	4937      	ldr	r1, [pc, #220]	; (8007c30 <HAL_RCC_OscConfig+0x4e8>)
 8007b52:	4313      	orrs	r3, r2
 8007b54:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007b56:	4b37      	ldr	r3, [pc, #220]	; (8007c34 <HAL_RCC_OscConfig+0x4ec>)
 8007b58:	2201      	movs	r2, #1
 8007b5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007b5c:	f7fd ff48 	bl	80059f0 <HAL_GetTick>
 8007b60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007b62:	e008      	b.n	8007b76 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007b64:	f7fd ff44 	bl	80059f0 <HAL_GetTick>
 8007b68:	4602      	mov	r2, r0
 8007b6a:	693b      	ldr	r3, [r7, #16]
 8007b6c:	1ad3      	subs	r3, r2, r3
 8007b6e:	2b02      	cmp	r3, #2
 8007b70:	d901      	bls.n	8007b76 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8007b72:	2303      	movs	r3, #3
 8007b74:	e056      	b.n	8007c24 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007b76:	4b2e      	ldr	r3, [pc, #184]	; (8007c30 <HAL_RCC_OscConfig+0x4e8>)
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d0f0      	beq.n	8007b64 <HAL_RCC_OscConfig+0x41c>
 8007b82:	e04e      	b.n	8007c22 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007b84:	4b2b      	ldr	r3, [pc, #172]	; (8007c34 <HAL_RCC_OscConfig+0x4ec>)
 8007b86:	2200      	movs	r2, #0
 8007b88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007b8a:	f7fd ff31 	bl	80059f0 <HAL_GetTick>
 8007b8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007b90:	e008      	b.n	8007ba4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007b92:	f7fd ff2d 	bl	80059f0 <HAL_GetTick>
 8007b96:	4602      	mov	r2, r0
 8007b98:	693b      	ldr	r3, [r7, #16]
 8007b9a:	1ad3      	subs	r3, r2, r3
 8007b9c:	2b02      	cmp	r3, #2
 8007b9e:	d901      	bls.n	8007ba4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8007ba0:	2303      	movs	r3, #3
 8007ba2:	e03f      	b.n	8007c24 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007ba4:	4b22      	ldr	r3, [pc, #136]	; (8007c30 <HAL_RCC_OscConfig+0x4e8>)
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d1f0      	bne.n	8007b92 <HAL_RCC_OscConfig+0x44a>
 8007bb0:	e037      	b.n	8007c22 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	699b      	ldr	r3, [r3, #24]
 8007bb6:	2b01      	cmp	r3, #1
 8007bb8:	d101      	bne.n	8007bbe <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8007bba:	2301      	movs	r3, #1
 8007bbc:	e032      	b.n	8007c24 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007bbe:	4b1c      	ldr	r3, [pc, #112]	; (8007c30 <HAL_RCC_OscConfig+0x4e8>)
 8007bc0:	685b      	ldr	r3, [r3, #4]
 8007bc2:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	699b      	ldr	r3, [r3, #24]
 8007bc8:	2b01      	cmp	r3, #1
 8007bca:	d028      	beq.n	8007c1e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007bd6:	429a      	cmp	r2, r3
 8007bd8:	d121      	bne.n	8007c1e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007be4:	429a      	cmp	r2, r3
 8007be6:	d11a      	bne.n	8007c1e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007be8:	68fa      	ldr	r2, [r7, #12]
 8007bea:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007bee:	4013      	ands	r3, r2
 8007bf0:	687a      	ldr	r2, [r7, #4]
 8007bf2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007bf4:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007bf6:	4293      	cmp	r3, r2
 8007bf8:	d111      	bne.n	8007c1e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c04:	085b      	lsrs	r3, r3, #1
 8007c06:	3b01      	subs	r3, #1
 8007c08:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007c0a:	429a      	cmp	r2, r3
 8007c0c:	d107      	bne.n	8007c1e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c18:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007c1a:	429a      	cmp	r2, r3
 8007c1c:	d001      	beq.n	8007c22 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8007c1e:	2301      	movs	r3, #1
 8007c20:	e000      	b.n	8007c24 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8007c22:	2300      	movs	r3, #0
}
 8007c24:	4618      	mov	r0, r3
 8007c26:	3718      	adds	r7, #24
 8007c28:	46bd      	mov	sp, r7
 8007c2a:	bd80      	pop	{r7, pc}
 8007c2c:	40007000 	.word	0x40007000
 8007c30:	40023800 	.word	0x40023800
 8007c34:	42470060 	.word	0x42470060

08007c38 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007c38:	b580      	push	{r7, lr}
 8007c3a:	b084      	sub	sp, #16
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	6078      	str	r0, [r7, #4]
 8007c40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d101      	bne.n	8007c4c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007c48:	2301      	movs	r3, #1
 8007c4a:	e0cc      	b.n	8007de6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007c4c:	4b68      	ldr	r3, [pc, #416]	; (8007df0 <HAL_RCC_ClockConfig+0x1b8>)
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	f003 030f 	and.w	r3, r3, #15
 8007c54:	683a      	ldr	r2, [r7, #0]
 8007c56:	429a      	cmp	r2, r3
 8007c58:	d90c      	bls.n	8007c74 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007c5a:	4b65      	ldr	r3, [pc, #404]	; (8007df0 <HAL_RCC_ClockConfig+0x1b8>)
 8007c5c:	683a      	ldr	r2, [r7, #0]
 8007c5e:	b2d2      	uxtb	r2, r2
 8007c60:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007c62:	4b63      	ldr	r3, [pc, #396]	; (8007df0 <HAL_RCC_ClockConfig+0x1b8>)
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	f003 030f 	and.w	r3, r3, #15
 8007c6a:	683a      	ldr	r2, [r7, #0]
 8007c6c:	429a      	cmp	r2, r3
 8007c6e:	d001      	beq.n	8007c74 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007c70:	2301      	movs	r3, #1
 8007c72:	e0b8      	b.n	8007de6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	f003 0302 	and.w	r3, r3, #2
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d020      	beq.n	8007cc2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	f003 0304 	and.w	r3, r3, #4
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d005      	beq.n	8007c98 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007c8c:	4b59      	ldr	r3, [pc, #356]	; (8007df4 <HAL_RCC_ClockConfig+0x1bc>)
 8007c8e:	689b      	ldr	r3, [r3, #8]
 8007c90:	4a58      	ldr	r2, [pc, #352]	; (8007df4 <HAL_RCC_ClockConfig+0x1bc>)
 8007c92:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007c96:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	f003 0308 	and.w	r3, r3, #8
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d005      	beq.n	8007cb0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007ca4:	4b53      	ldr	r3, [pc, #332]	; (8007df4 <HAL_RCC_ClockConfig+0x1bc>)
 8007ca6:	689b      	ldr	r3, [r3, #8]
 8007ca8:	4a52      	ldr	r2, [pc, #328]	; (8007df4 <HAL_RCC_ClockConfig+0x1bc>)
 8007caa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007cae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007cb0:	4b50      	ldr	r3, [pc, #320]	; (8007df4 <HAL_RCC_ClockConfig+0x1bc>)
 8007cb2:	689b      	ldr	r3, [r3, #8]
 8007cb4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	689b      	ldr	r3, [r3, #8]
 8007cbc:	494d      	ldr	r1, [pc, #308]	; (8007df4 <HAL_RCC_ClockConfig+0x1bc>)
 8007cbe:	4313      	orrs	r3, r2
 8007cc0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	f003 0301 	and.w	r3, r3, #1
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d044      	beq.n	8007d58 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	685b      	ldr	r3, [r3, #4]
 8007cd2:	2b01      	cmp	r3, #1
 8007cd4:	d107      	bne.n	8007ce6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007cd6:	4b47      	ldr	r3, [pc, #284]	; (8007df4 <HAL_RCC_ClockConfig+0x1bc>)
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d119      	bne.n	8007d16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007ce2:	2301      	movs	r3, #1
 8007ce4:	e07f      	b.n	8007de6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	685b      	ldr	r3, [r3, #4]
 8007cea:	2b02      	cmp	r3, #2
 8007cec:	d003      	beq.n	8007cf6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007cf2:	2b03      	cmp	r3, #3
 8007cf4:	d107      	bne.n	8007d06 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007cf6:	4b3f      	ldr	r3, [pc, #252]	; (8007df4 <HAL_RCC_ClockConfig+0x1bc>)
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d109      	bne.n	8007d16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007d02:	2301      	movs	r3, #1
 8007d04:	e06f      	b.n	8007de6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007d06:	4b3b      	ldr	r3, [pc, #236]	; (8007df4 <HAL_RCC_ClockConfig+0x1bc>)
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	f003 0302 	and.w	r3, r3, #2
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d101      	bne.n	8007d16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007d12:	2301      	movs	r3, #1
 8007d14:	e067      	b.n	8007de6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007d16:	4b37      	ldr	r3, [pc, #220]	; (8007df4 <HAL_RCC_ClockConfig+0x1bc>)
 8007d18:	689b      	ldr	r3, [r3, #8]
 8007d1a:	f023 0203 	bic.w	r2, r3, #3
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	685b      	ldr	r3, [r3, #4]
 8007d22:	4934      	ldr	r1, [pc, #208]	; (8007df4 <HAL_RCC_ClockConfig+0x1bc>)
 8007d24:	4313      	orrs	r3, r2
 8007d26:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007d28:	f7fd fe62 	bl	80059f0 <HAL_GetTick>
 8007d2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007d2e:	e00a      	b.n	8007d46 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007d30:	f7fd fe5e 	bl	80059f0 <HAL_GetTick>
 8007d34:	4602      	mov	r2, r0
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	1ad3      	subs	r3, r2, r3
 8007d3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8007d3e:	4293      	cmp	r3, r2
 8007d40:	d901      	bls.n	8007d46 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007d42:	2303      	movs	r3, #3
 8007d44:	e04f      	b.n	8007de6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007d46:	4b2b      	ldr	r3, [pc, #172]	; (8007df4 <HAL_RCC_ClockConfig+0x1bc>)
 8007d48:	689b      	ldr	r3, [r3, #8]
 8007d4a:	f003 020c 	and.w	r2, r3, #12
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	685b      	ldr	r3, [r3, #4]
 8007d52:	009b      	lsls	r3, r3, #2
 8007d54:	429a      	cmp	r2, r3
 8007d56:	d1eb      	bne.n	8007d30 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007d58:	4b25      	ldr	r3, [pc, #148]	; (8007df0 <HAL_RCC_ClockConfig+0x1b8>)
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	f003 030f 	and.w	r3, r3, #15
 8007d60:	683a      	ldr	r2, [r7, #0]
 8007d62:	429a      	cmp	r2, r3
 8007d64:	d20c      	bcs.n	8007d80 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007d66:	4b22      	ldr	r3, [pc, #136]	; (8007df0 <HAL_RCC_ClockConfig+0x1b8>)
 8007d68:	683a      	ldr	r2, [r7, #0]
 8007d6a:	b2d2      	uxtb	r2, r2
 8007d6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007d6e:	4b20      	ldr	r3, [pc, #128]	; (8007df0 <HAL_RCC_ClockConfig+0x1b8>)
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	f003 030f 	and.w	r3, r3, #15
 8007d76:	683a      	ldr	r2, [r7, #0]
 8007d78:	429a      	cmp	r2, r3
 8007d7a:	d001      	beq.n	8007d80 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007d7c:	2301      	movs	r3, #1
 8007d7e:	e032      	b.n	8007de6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	f003 0304 	and.w	r3, r3, #4
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d008      	beq.n	8007d9e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007d8c:	4b19      	ldr	r3, [pc, #100]	; (8007df4 <HAL_RCC_ClockConfig+0x1bc>)
 8007d8e:	689b      	ldr	r3, [r3, #8]
 8007d90:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	68db      	ldr	r3, [r3, #12]
 8007d98:	4916      	ldr	r1, [pc, #88]	; (8007df4 <HAL_RCC_ClockConfig+0x1bc>)
 8007d9a:	4313      	orrs	r3, r2
 8007d9c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	f003 0308 	and.w	r3, r3, #8
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d009      	beq.n	8007dbe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007daa:	4b12      	ldr	r3, [pc, #72]	; (8007df4 <HAL_RCC_ClockConfig+0x1bc>)
 8007dac:	689b      	ldr	r3, [r3, #8]
 8007dae:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	691b      	ldr	r3, [r3, #16]
 8007db6:	00db      	lsls	r3, r3, #3
 8007db8:	490e      	ldr	r1, [pc, #56]	; (8007df4 <HAL_RCC_ClockConfig+0x1bc>)
 8007dba:	4313      	orrs	r3, r2
 8007dbc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007dbe:	f000 f821 	bl	8007e04 <HAL_RCC_GetSysClockFreq>
 8007dc2:	4602      	mov	r2, r0
 8007dc4:	4b0b      	ldr	r3, [pc, #44]	; (8007df4 <HAL_RCC_ClockConfig+0x1bc>)
 8007dc6:	689b      	ldr	r3, [r3, #8]
 8007dc8:	091b      	lsrs	r3, r3, #4
 8007dca:	f003 030f 	and.w	r3, r3, #15
 8007dce:	490a      	ldr	r1, [pc, #40]	; (8007df8 <HAL_RCC_ClockConfig+0x1c0>)
 8007dd0:	5ccb      	ldrb	r3, [r1, r3]
 8007dd2:	fa22 f303 	lsr.w	r3, r2, r3
 8007dd6:	4a09      	ldr	r2, [pc, #36]	; (8007dfc <HAL_RCC_ClockConfig+0x1c4>)
 8007dd8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007dda:	4b09      	ldr	r3, [pc, #36]	; (8007e00 <HAL_RCC_ClockConfig+0x1c8>)
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	4618      	mov	r0, r3
 8007de0:	f7fa ffea 	bl	8002db8 <HAL_InitTick>

  return HAL_OK;
 8007de4:	2300      	movs	r3, #0
}
 8007de6:	4618      	mov	r0, r3
 8007de8:	3710      	adds	r7, #16
 8007dea:	46bd      	mov	sp, r7
 8007dec:	bd80      	pop	{r7, pc}
 8007dee:	bf00      	nop
 8007df0:	40023c00 	.word	0x40023c00
 8007df4:	40023800 	.word	0x40023800
 8007df8:	0801470c 	.word	0x0801470c
 8007dfc:	20000000 	.word	0x20000000
 8007e00:	20000010 	.word	0x20000010

08007e04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007e04:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8007e08:	b084      	sub	sp, #16
 8007e0a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007e0c:	2300      	movs	r3, #0
 8007e0e:	607b      	str	r3, [r7, #4]
 8007e10:	2300      	movs	r3, #0
 8007e12:	60fb      	str	r3, [r7, #12]
 8007e14:	2300      	movs	r3, #0
 8007e16:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8007e18:	2300      	movs	r3, #0
 8007e1a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007e1c:	4b67      	ldr	r3, [pc, #412]	; (8007fbc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007e1e:	689b      	ldr	r3, [r3, #8]
 8007e20:	f003 030c 	and.w	r3, r3, #12
 8007e24:	2b08      	cmp	r3, #8
 8007e26:	d00d      	beq.n	8007e44 <HAL_RCC_GetSysClockFreq+0x40>
 8007e28:	2b08      	cmp	r3, #8
 8007e2a:	f200 80bd 	bhi.w	8007fa8 <HAL_RCC_GetSysClockFreq+0x1a4>
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d002      	beq.n	8007e38 <HAL_RCC_GetSysClockFreq+0x34>
 8007e32:	2b04      	cmp	r3, #4
 8007e34:	d003      	beq.n	8007e3e <HAL_RCC_GetSysClockFreq+0x3a>
 8007e36:	e0b7      	b.n	8007fa8 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007e38:	4b61      	ldr	r3, [pc, #388]	; (8007fc0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8007e3a:	60bb      	str	r3, [r7, #8]
       break;
 8007e3c:	e0b7      	b.n	8007fae <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007e3e:	4b60      	ldr	r3, [pc, #384]	; (8007fc0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8007e40:	60bb      	str	r3, [r7, #8]
      break;
 8007e42:	e0b4      	b.n	8007fae <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007e44:	4b5d      	ldr	r3, [pc, #372]	; (8007fbc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007e46:	685b      	ldr	r3, [r3, #4]
 8007e48:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007e4c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007e4e:	4b5b      	ldr	r3, [pc, #364]	; (8007fbc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007e50:	685b      	ldr	r3, [r3, #4]
 8007e52:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d04d      	beq.n	8007ef6 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007e5a:	4b58      	ldr	r3, [pc, #352]	; (8007fbc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007e5c:	685b      	ldr	r3, [r3, #4]
 8007e5e:	099b      	lsrs	r3, r3, #6
 8007e60:	461a      	mov	r2, r3
 8007e62:	f04f 0300 	mov.w	r3, #0
 8007e66:	f240 10ff 	movw	r0, #511	; 0x1ff
 8007e6a:	f04f 0100 	mov.w	r1, #0
 8007e6e:	ea02 0800 	and.w	r8, r2, r0
 8007e72:	ea03 0901 	and.w	r9, r3, r1
 8007e76:	4640      	mov	r0, r8
 8007e78:	4649      	mov	r1, r9
 8007e7a:	f04f 0200 	mov.w	r2, #0
 8007e7e:	f04f 0300 	mov.w	r3, #0
 8007e82:	014b      	lsls	r3, r1, #5
 8007e84:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8007e88:	0142      	lsls	r2, r0, #5
 8007e8a:	4610      	mov	r0, r2
 8007e8c:	4619      	mov	r1, r3
 8007e8e:	ebb0 0008 	subs.w	r0, r0, r8
 8007e92:	eb61 0109 	sbc.w	r1, r1, r9
 8007e96:	f04f 0200 	mov.w	r2, #0
 8007e9a:	f04f 0300 	mov.w	r3, #0
 8007e9e:	018b      	lsls	r3, r1, #6
 8007ea0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8007ea4:	0182      	lsls	r2, r0, #6
 8007ea6:	1a12      	subs	r2, r2, r0
 8007ea8:	eb63 0301 	sbc.w	r3, r3, r1
 8007eac:	f04f 0000 	mov.w	r0, #0
 8007eb0:	f04f 0100 	mov.w	r1, #0
 8007eb4:	00d9      	lsls	r1, r3, #3
 8007eb6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007eba:	00d0      	lsls	r0, r2, #3
 8007ebc:	4602      	mov	r2, r0
 8007ebe:	460b      	mov	r3, r1
 8007ec0:	eb12 0208 	adds.w	r2, r2, r8
 8007ec4:	eb43 0309 	adc.w	r3, r3, r9
 8007ec8:	f04f 0000 	mov.w	r0, #0
 8007ecc:	f04f 0100 	mov.w	r1, #0
 8007ed0:	0299      	lsls	r1, r3, #10
 8007ed2:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8007ed6:	0290      	lsls	r0, r2, #10
 8007ed8:	4602      	mov	r2, r0
 8007eda:	460b      	mov	r3, r1
 8007edc:	4610      	mov	r0, r2
 8007ede:	4619      	mov	r1, r3
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	461a      	mov	r2, r3
 8007ee4:	f04f 0300 	mov.w	r3, #0
 8007ee8:	f7f8 fede 	bl	8000ca8 <__aeabi_uldivmod>
 8007eec:	4602      	mov	r2, r0
 8007eee:	460b      	mov	r3, r1
 8007ef0:	4613      	mov	r3, r2
 8007ef2:	60fb      	str	r3, [r7, #12]
 8007ef4:	e04a      	b.n	8007f8c <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007ef6:	4b31      	ldr	r3, [pc, #196]	; (8007fbc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007ef8:	685b      	ldr	r3, [r3, #4]
 8007efa:	099b      	lsrs	r3, r3, #6
 8007efc:	461a      	mov	r2, r3
 8007efe:	f04f 0300 	mov.w	r3, #0
 8007f02:	f240 10ff 	movw	r0, #511	; 0x1ff
 8007f06:	f04f 0100 	mov.w	r1, #0
 8007f0a:	ea02 0400 	and.w	r4, r2, r0
 8007f0e:	ea03 0501 	and.w	r5, r3, r1
 8007f12:	4620      	mov	r0, r4
 8007f14:	4629      	mov	r1, r5
 8007f16:	f04f 0200 	mov.w	r2, #0
 8007f1a:	f04f 0300 	mov.w	r3, #0
 8007f1e:	014b      	lsls	r3, r1, #5
 8007f20:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8007f24:	0142      	lsls	r2, r0, #5
 8007f26:	4610      	mov	r0, r2
 8007f28:	4619      	mov	r1, r3
 8007f2a:	1b00      	subs	r0, r0, r4
 8007f2c:	eb61 0105 	sbc.w	r1, r1, r5
 8007f30:	f04f 0200 	mov.w	r2, #0
 8007f34:	f04f 0300 	mov.w	r3, #0
 8007f38:	018b      	lsls	r3, r1, #6
 8007f3a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8007f3e:	0182      	lsls	r2, r0, #6
 8007f40:	1a12      	subs	r2, r2, r0
 8007f42:	eb63 0301 	sbc.w	r3, r3, r1
 8007f46:	f04f 0000 	mov.w	r0, #0
 8007f4a:	f04f 0100 	mov.w	r1, #0
 8007f4e:	00d9      	lsls	r1, r3, #3
 8007f50:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007f54:	00d0      	lsls	r0, r2, #3
 8007f56:	4602      	mov	r2, r0
 8007f58:	460b      	mov	r3, r1
 8007f5a:	1912      	adds	r2, r2, r4
 8007f5c:	eb45 0303 	adc.w	r3, r5, r3
 8007f60:	f04f 0000 	mov.w	r0, #0
 8007f64:	f04f 0100 	mov.w	r1, #0
 8007f68:	0299      	lsls	r1, r3, #10
 8007f6a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8007f6e:	0290      	lsls	r0, r2, #10
 8007f70:	4602      	mov	r2, r0
 8007f72:	460b      	mov	r3, r1
 8007f74:	4610      	mov	r0, r2
 8007f76:	4619      	mov	r1, r3
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	461a      	mov	r2, r3
 8007f7c:	f04f 0300 	mov.w	r3, #0
 8007f80:	f7f8 fe92 	bl	8000ca8 <__aeabi_uldivmod>
 8007f84:	4602      	mov	r2, r0
 8007f86:	460b      	mov	r3, r1
 8007f88:	4613      	mov	r3, r2
 8007f8a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007f8c:	4b0b      	ldr	r3, [pc, #44]	; (8007fbc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007f8e:	685b      	ldr	r3, [r3, #4]
 8007f90:	0c1b      	lsrs	r3, r3, #16
 8007f92:	f003 0303 	and.w	r3, r3, #3
 8007f96:	3301      	adds	r3, #1
 8007f98:	005b      	lsls	r3, r3, #1
 8007f9a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8007f9c:	68fa      	ldr	r2, [r7, #12]
 8007f9e:	683b      	ldr	r3, [r7, #0]
 8007fa0:	fbb2 f3f3 	udiv	r3, r2, r3
 8007fa4:	60bb      	str	r3, [r7, #8]
      break;
 8007fa6:	e002      	b.n	8007fae <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007fa8:	4b05      	ldr	r3, [pc, #20]	; (8007fc0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8007faa:	60bb      	str	r3, [r7, #8]
      break;
 8007fac:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007fae:	68bb      	ldr	r3, [r7, #8]
}
 8007fb0:	4618      	mov	r0, r3
 8007fb2:	3710      	adds	r7, #16
 8007fb4:	46bd      	mov	sp, r7
 8007fb6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8007fba:	bf00      	nop
 8007fbc:	40023800 	.word	0x40023800
 8007fc0:	00f42400 	.word	0x00f42400

08007fc4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007fc4:	b480      	push	{r7}
 8007fc6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007fc8:	4b03      	ldr	r3, [pc, #12]	; (8007fd8 <HAL_RCC_GetHCLKFreq+0x14>)
 8007fca:	681b      	ldr	r3, [r3, #0]
}
 8007fcc:	4618      	mov	r0, r3
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd4:	4770      	bx	lr
 8007fd6:	bf00      	nop
 8007fd8:	20000000 	.word	0x20000000

08007fdc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007fdc:	b580      	push	{r7, lr}
 8007fde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007fe0:	f7ff fff0 	bl	8007fc4 <HAL_RCC_GetHCLKFreq>
 8007fe4:	4602      	mov	r2, r0
 8007fe6:	4b05      	ldr	r3, [pc, #20]	; (8007ffc <HAL_RCC_GetPCLK1Freq+0x20>)
 8007fe8:	689b      	ldr	r3, [r3, #8]
 8007fea:	0a9b      	lsrs	r3, r3, #10
 8007fec:	f003 0307 	and.w	r3, r3, #7
 8007ff0:	4903      	ldr	r1, [pc, #12]	; (8008000 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007ff2:	5ccb      	ldrb	r3, [r1, r3]
 8007ff4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007ff8:	4618      	mov	r0, r3
 8007ffa:	bd80      	pop	{r7, pc}
 8007ffc:	40023800 	.word	0x40023800
 8008000:	0801471c 	.word	0x0801471c

08008004 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008004:	b580      	push	{r7, lr}
 8008006:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8008008:	f7ff ffdc 	bl	8007fc4 <HAL_RCC_GetHCLKFreq>
 800800c:	4602      	mov	r2, r0
 800800e:	4b05      	ldr	r3, [pc, #20]	; (8008024 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008010:	689b      	ldr	r3, [r3, #8]
 8008012:	0b5b      	lsrs	r3, r3, #13
 8008014:	f003 0307 	and.w	r3, r3, #7
 8008018:	4903      	ldr	r1, [pc, #12]	; (8008028 <HAL_RCC_GetPCLK2Freq+0x24>)
 800801a:	5ccb      	ldrb	r3, [r1, r3]
 800801c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008020:	4618      	mov	r0, r3
 8008022:	bd80      	pop	{r7, pc}
 8008024:	40023800 	.word	0x40023800
 8008028:	0801471c 	.word	0x0801471c

0800802c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800802c:	b480      	push	{r7}
 800802e:	b083      	sub	sp, #12
 8008030:	af00      	add	r7, sp, #0
 8008032:	6078      	str	r0, [r7, #4]
 8008034:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	220f      	movs	r2, #15
 800803a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800803c:	4b12      	ldr	r3, [pc, #72]	; (8008088 <HAL_RCC_GetClockConfig+0x5c>)
 800803e:	689b      	ldr	r3, [r3, #8]
 8008040:	f003 0203 	and.w	r2, r3, #3
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8008048:	4b0f      	ldr	r3, [pc, #60]	; (8008088 <HAL_RCC_GetClockConfig+0x5c>)
 800804a:	689b      	ldr	r3, [r3, #8]
 800804c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8008054:	4b0c      	ldr	r3, [pc, #48]	; (8008088 <HAL_RCC_GetClockConfig+0x5c>)
 8008056:	689b      	ldr	r3, [r3, #8]
 8008058:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8008060:	4b09      	ldr	r3, [pc, #36]	; (8008088 <HAL_RCC_GetClockConfig+0x5c>)
 8008062:	689b      	ldr	r3, [r3, #8]
 8008064:	08db      	lsrs	r3, r3, #3
 8008066:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800806e:	4b07      	ldr	r3, [pc, #28]	; (800808c <HAL_RCC_GetClockConfig+0x60>)
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	f003 020f 	and.w	r2, r3, #15
 8008076:	683b      	ldr	r3, [r7, #0]
 8008078:	601a      	str	r2, [r3, #0]
}
 800807a:	bf00      	nop
 800807c:	370c      	adds	r7, #12
 800807e:	46bd      	mov	sp, r7
 8008080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008084:	4770      	bx	lr
 8008086:	bf00      	nop
 8008088:	40023800 	.word	0x40023800
 800808c:	40023c00 	.word	0x40023c00

08008090 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008090:	b580      	push	{r7, lr}
 8008092:	b086      	sub	sp, #24
 8008094:	af00      	add	r7, sp, #0
 8008096:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008098:	2300      	movs	r3, #0
 800809a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800809c:	2300      	movs	r3, #0
 800809e:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	f003 0301 	and.w	r3, r3, #1
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d10b      	bne.n	80080c4 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d105      	bne.n	80080c4 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d075      	beq.n	80081b0 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80080c4:	4bad      	ldr	r3, [pc, #692]	; (800837c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80080c6:	2200      	movs	r2, #0
 80080c8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80080ca:	f7fd fc91 	bl	80059f0 <HAL_GetTick>
 80080ce:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80080d0:	e008      	b.n	80080e4 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80080d2:	f7fd fc8d 	bl	80059f0 <HAL_GetTick>
 80080d6:	4602      	mov	r2, r0
 80080d8:	697b      	ldr	r3, [r7, #20]
 80080da:	1ad3      	subs	r3, r2, r3
 80080dc:	2b02      	cmp	r3, #2
 80080de:	d901      	bls.n	80080e4 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80080e0:	2303      	movs	r3, #3
 80080e2:	e18b      	b.n	80083fc <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80080e4:	4ba6      	ldr	r3, [pc, #664]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d1f0      	bne.n	80080d2 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	f003 0301 	and.w	r3, r3, #1
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d009      	beq.n	8008110 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	685b      	ldr	r3, [r3, #4]
 8008100:	019a      	lsls	r2, r3, #6
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	689b      	ldr	r3, [r3, #8]
 8008106:	071b      	lsls	r3, r3, #28
 8008108:	499d      	ldr	r1, [pc, #628]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800810a:	4313      	orrs	r3, r2
 800810c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	f003 0302 	and.w	r3, r3, #2
 8008118:	2b00      	cmp	r3, #0
 800811a:	d01f      	beq.n	800815c <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800811c:	4b98      	ldr	r3, [pc, #608]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800811e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008122:	0f1b      	lsrs	r3, r3, #28
 8008124:	f003 0307 	and.w	r3, r3, #7
 8008128:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	685b      	ldr	r3, [r3, #4]
 800812e:	019a      	lsls	r2, r3, #6
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	68db      	ldr	r3, [r3, #12]
 8008134:	061b      	lsls	r3, r3, #24
 8008136:	431a      	orrs	r2, r3
 8008138:	693b      	ldr	r3, [r7, #16]
 800813a:	071b      	lsls	r3, r3, #28
 800813c:	4990      	ldr	r1, [pc, #576]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800813e:	4313      	orrs	r3, r2
 8008140:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8008144:	4b8e      	ldr	r3, [pc, #568]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008146:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800814a:	f023 021f 	bic.w	r2, r3, #31
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	69db      	ldr	r3, [r3, #28]
 8008152:	3b01      	subs	r3, #1
 8008154:	498a      	ldr	r1, [pc, #552]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008156:	4313      	orrs	r3, r2
 8008158:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008164:	2b00      	cmp	r3, #0
 8008166:	d00d      	beq.n	8008184 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	685b      	ldr	r3, [r3, #4]
 800816c:	019a      	lsls	r2, r3, #6
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	68db      	ldr	r3, [r3, #12]
 8008172:	061b      	lsls	r3, r3, #24
 8008174:	431a      	orrs	r2, r3
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	689b      	ldr	r3, [r3, #8]
 800817a:	071b      	lsls	r3, r3, #28
 800817c:	4980      	ldr	r1, [pc, #512]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800817e:	4313      	orrs	r3, r2
 8008180:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8008184:	4b7d      	ldr	r3, [pc, #500]	; (800837c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8008186:	2201      	movs	r2, #1
 8008188:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800818a:	f7fd fc31 	bl	80059f0 <HAL_GetTick>
 800818e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008190:	e008      	b.n	80081a4 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8008192:	f7fd fc2d 	bl	80059f0 <HAL_GetTick>
 8008196:	4602      	mov	r2, r0
 8008198:	697b      	ldr	r3, [r7, #20]
 800819a:	1ad3      	subs	r3, r2, r3
 800819c:	2b02      	cmp	r3, #2
 800819e:	d901      	bls.n	80081a4 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80081a0:	2303      	movs	r3, #3
 80081a2:	e12b      	b.n	80083fc <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80081a4:	4b76      	ldr	r3, [pc, #472]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d0f0      	beq.n	8008192 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	f003 0304 	and.w	r3, r3, #4
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d105      	bne.n	80081c8 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d079      	beq.n	80082bc <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80081c8:	4b6e      	ldr	r3, [pc, #440]	; (8008384 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80081ca:	2200      	movs	r2, #0
 80081cc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80081ce:	f7fd fc0f 	bl	80059f0 <HAL_GetTick>
 80081d2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80081d4:	e008      	b.n	80081e8 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80081d6:	f7fd fc0b 	bl	80059f0 <HAL_GetTick>
 80081da:	4602      	mov	r2, r0
 80081dc:	697b      	ldr	r3, [r7, #20]
 80081de:	1ad3      	subs	r3, r2, r3
 80081e0:	2b02      	cmp	r3, #2
 80081e2:	d901      	bls.n	80081e8 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80081e4:	2303      	movs	r3, #3
 80081e6:	e109      	b.n	80083fc <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80081e8:	4b65      	ldr	r3, [pc, #404]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80081f0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80081f4:	d0ef      	beq.n	80081d6 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	f003 0304 	and.w	r3, r3, #4
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d020      	beq.n	8008244 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008202:	4b5f      	ldr	r3, [pc, #380]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008204:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008208:	0f1b      	lsrs	r3, r3, #28
 800820a:	f003 0307 	and.w	r3, r3, #7
 800820e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	691b      	ldr	r3, [r3, #16]
 8008214:	019a      	lsls	r2, r3, #6
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	695b      	ldr	r3, [r3, #20]
 800821a:	061b      	lsls	r3, r3, #24
 800821c:	431a      	orrs	r2, r3
 800821e:	693b      	ldr	r3, [r7, #16]
 8008220:	071b      	lsls	r3, r3, #28
 8008222:	4957      	ldr	r1, [pc, #348]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008224:	4313      	orrs	r3, r2
 8008226:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800822a:	4b55      	ldr	r3, [pc, #340]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800822c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008230:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	6a1b      	ldr	r3, [r3, #32]
 8008238:	3b01      	subs	r3, #1
 800823a:	021b      	lsls	r3, r3, #8
 800823c:	4950      	ldr	r1, [pc, #320]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800823e:	4313      	orrs	r3, r2
 8008240:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	f003 0308 	and.w	r3, r3, #8
 800824c:	2b00      	cmp	r3, #0
 800824e:	d01e      	beq.n	800828e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8008250:	4b4b      	ldr	r3, [pc, #300]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008252:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008256:	0e1b      	lsrs	r3, r3, #24
 8008258:	f003 030f 	and.w	r3, r3, #15
 800825c:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	691b      	ldr	r3, [r3, #16]
 8008262:	019a      	lsls	r2, r3, #6
 8008264:	693b      	ldr	r3, [r7, #16]
 8008266:	061b      	lsls	r3, r3, #24
 8008268:	431a      	orrs	r2, r3
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	699b      	ldr	r3, [r3, #24]
 800826e:	071b      	lsls	r3, r3, #28
 8008270:	4943      	ldr	r1, [pc, #268]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008272:	4313      	orrs	r3, r2
 8008274:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8008278:	4b41      	ldr	r3, [pc, #260]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800827a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800827e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008286:	493e      	ldr	r1, [pc, #248]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008288:	4313      	orrs	r3, r2
 800828a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800828e:	4b3d      	ldr	r3, [pc, #244]	; (8008384 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008290:	2201      	movs	r2, #1
 8008292:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008294:	f7fd fbac 	bl	80059f0 <HAL_GetTick>
 8008298:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800829a:	e008      	b.n	80082ae <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800829c:	f7fd fba8 	bl	80059f0 <HAL_GetTick>
 80082a0:	4602      	mov	r2, r0
 80082a2:	697b      	ldr	r3, [r7, #20]
 80082a4:	1ad3      	subs	r3, r2, r3
 80082a6:	2b02      	cmp	r3, #2
 80082a8:	d901      	bls.n	80082ae <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80082aa:	2303      	movs	r3, #3
 80082ac:	e0a6      	b.n	80083fc <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80082ae:	4b34      	ldr	r3, [pc, #208]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80082b6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80082ba:	d1ef      	bne.n	800829c <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	f003 0320 	and.w	r3, r3, #32
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	f000 808d 	beq.w	80083e4 <HAL_RCCEx_PeriphCLKConfig+0x354>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80082ca:	2300      	movs	r3, #0
 80082cc:	60fb      	str	r3, [r7, #12]
 80082ce:	4b2c      	ldr	r3, [pc, #176]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80082d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082d2:	4a2b      	ldr	r2, [pc, #172]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80082d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80082d8:	6413      	str	r3, [r2, #64]	; 0x40
 80082da:	4b29      	ldr	r3, [pc, #164]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80082dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80082e2:	60fb      	str	r3, [r7, #12]
 80082e4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80082e6:	4b28      	ldr	r3, [pc, #160]	; (8008388 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	4a27      	ldr	r2, [pc, #156]	; (8008388 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 80082ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80082f0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80082f2:	f7fd fb7d 	bl	80059f0 <HAL_GetTick>
 80082f6:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80082f8:	e008      	b.n	800830c <HAL_RCCEx_PeriphCLKConfig+0x27c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80082fa:	f7fd fb79 	bl	80059f0 <HAL_GetTick>
 80082fe:	4602      	mov	r2, r0
 8008300:	697b      	ldr	r3, [r7, #20]
 8008302:	1ad3      	subs	r3, r2, r3
 8008304:	2b02      	cmp	r3, #2
 8008306:	d901      	bls.n	800830c <HAL_RCCEx_PeriphCLKConfig+0x27c>
      {
        return HAL_TIMEOUT;
 8008308:	2303      	movs	r3, #3
 800830a:	e077      	b.n	80083fc <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800830c:	4b1e      	ldr	r3, [pc, #120]	; (8008388 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008314:	2b00      	cmp	r3, #0
 8008316:	d0f0      	beq.n	80082fa <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008318:	4b19      	ldr	r3, [pc, #100]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800831a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800831c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008320:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008322:	693b      	ldr	r3, [r7, #16]
 8008324:	2b00      	cmp	r3, #0
 8008326:	d039      	beq.n	800839c <HAL_RCCEx_PeriphCLKConfig+0x30c>
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800832c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008330:	693a      	ldr	r2, [r7, #16]
 8008332:	429a      	cmp	r2, r3
 8008334:	d032      	beq.n	800839c <HAL_RCCEx_PeriphCLKConfig+0x30c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008336:	4b12      	ldr	r3, [pc, #72]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008338:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800833a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800833e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008340:	4b12      	ldr	r3, [pc, #72]	; (800838c <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8008342:	2201      	movs	r2, #1
 8008344:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008346:	4b11      	ldr	r3, [pc, #68]	; (800838c <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8008348:	2200      	movs	r2, #0
 800834a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800834c:	4a0c      	ldr	r2, [pc, #48]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800834e:	693b      	ldr	r3, [r7, #16]
 8008350:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8008352:	4b0b      	ldr	r3, [pc, #44]	; (8008380 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008354:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008356:	f003 0301 	and.w	r3, r3, #1
 800835a:	2b01      	cmp	r3, #1
 800835c:	d11e      	bne.n	800839c <HAL_RCCEx_PeriphCLKConfig+0x30c>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800835e:	f7fd fb47 	bl	80059f0 <HAL_GetTick>
 8008362:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008364:	e014      	b.n	8008390 <HAL_RCCEx_PeriphCLKConfig+0x300>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008366:	f7fd fb43 	bl	80059f0 <HAL_GetTick>
 800836a:	4602      	mov	r2, r0
 800836c:	697b      	ldr	r3, [r7, #20]
 800836e:	1ad3      	subs	r3, r2, r3
 8008370:	f241 3288 	movw	r2, #5000	; 0x1388
 8008374:	4293      	cmp	r3, r2
 8008376:	d90b      	bls.n	8008390 <HAL_RCCEx_PeriphCLKConfig+0x300>
          {
            return HAL_TIMEOUT;
 8008378:	2303      	movs	r3, #3
 800837a:	e03f      	b.n	80083fc <HAL_RCCEx_PeriphCLKConfig+0x36c>
 800837c:	42470068 	.word	0x42470068
 8008380:	40023800 	.word	0x40023800
 8008384:	42470070 	.word	0x42470070
 8008388:	40007000 	.word	0x40007000
 800838c:	42470e40 	.word	0x42470e40
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008390:	4b1c      	ldr	r3, [pc, #112]	; (8008404 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008392:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008394:	f003 0302 	and.w	r3, r3, #2
 8008398:	2b00      	cmp	r3, #0
 800839a:	d0e4      	beq.n	8008366 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083a0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80083a4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80083a8:	d10d      	bne.n	80083c6 <HAL_RCCEx_PeriphCLKConfig+0x336>
 80083aa:	4b16      	ldr	r3, [pc, #88]	; (8008404 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80083ac:	689b      	ldr	r3, [r3, #8]
 80083ae:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083b6:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80083ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80083be:	4911      	ldr	r1, [pc, #68]	; (8008404 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80083c0:	4313      	orrs	r3, r2
 80083c2:	608b      	str	r3, [r1, #8]
 80083c4:	e005      	b.n	80083d2 <HAL_RCCEx_PeriphCLKConfig+0x342>
 80083c6:	4b0f      	ldr	r3, [pc, #60]	; (8008404 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80083c8:	689b      	ldr	r3, [r3, #8]
 80083ca:	4a0e      	ldr	r2, [pc, #56]	; (8008404 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80083cc:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80083d0:	6093      	str	r3, [r2, #8]
 80083d2:	4b0c      	ldr	r3, [pc, #48]	; (8008404 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80083d4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80083de:	4909      	ldr	r1, [pc, #36]	; (8008404 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80083e0:	4313      	orrs	r3, r2
 80083e2:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	f003 0310 	and.w	r3, r3, #16
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d004      	beq.n	80083fa <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 80083f6:	4b04      	ldr	r3, [pc, #16]	; (8008408 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80083f8:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 80083fa:	2300      	movs	r3, #0
}
 80083fc:	4618      	mov	r0, r3
 80083fe:	3718      	adds	r7, #24
 8008400:	46bd      	mov	sp, r7
 8008402:	bd80      	pop	{r7, pc}
 8008404:	40023800 	.word	0x40023800
 8008408:	424711e0 	.word	0x424711e0

0800840c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800840c:	b580      	push	{r7, lr}
 800840e:	b082      	sub	sp, #8
 8008410:	af00      	add	r7, sp, #0
 8008412:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	2b00      	cmp	r3, #0
 8008418:	d101      	bne.n	800841e <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 800841a:	2301      	movs	r3, #1
 800841c:	e083      	b.n	8008526 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	7f5b      	ldrb	r3, [r3, #29]
 8008422:	b2db      	uxtb	r3, r3
 8008424:	2b00      	cmp	r3, #0
 8008426:	d105      	bne.n	8008434 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	2200      	movs	r2, #0
 800842c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800842e:	6878      	ldr	r0, [r7, #4]
 8008430:	f7fa face 	bl	80029d0 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	2202      	movs	r2, #2
 8008438:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	22ca      	movs	r2, #202	; 0xca
 8008440:	625a      	str	r2, [r3, #36]	; 0x24
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	2253      	movs	r2, #83	; 0x53
 8008448:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800844a:	6878      	ldr	r0, [r7, #4]
 800844c:	f000 fb7a 	bl	8008b44 <RTC_EnterInitMode>
 8008450:	4603      	mov	r3, r0
 8008452:	2b00      	cmp	r3, #0
 8008454:	d008      	beq.n	8008468 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	22ff      	movs	r2, #255	; 0xff
 800845c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	2204      	movs	r2, #4
 8008462:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8008464:	2301      	movs	r3, #1
 8008466:	e05e      	b.n	8008526 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	689b      	ldr	r3, [r3, #8]
 800846e:	687a      	ldr	r2, [r7, #4]
 8008470:	6812      	ldr	r2, [r2, #0]
 8008472:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008476:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800847a:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	6899      	ldr	r1, [r3, #8]
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	685a      	ldr	r2, [r3, #4]
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	691b      	ldr	r3, [r3, #16]
 800848a:	431a      	orrs	r2, r3
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	695b      	ldr	r3, [r3, #20]
 8008490:	431a      	orrs	r2, r3
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	430a      	orrs	r2, r1
 8008498:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	687a      	ldr	r2, [r7, #4]
 80084a0:	68d2      	ldr	r2, [r2, #12]
 80084a2:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	6919      	ldr	r1, [r3, #16]
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	689b      	ldr	r3, [r3, #8]
 80084ae:	041a      	lsls	r2, r3, #16
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	430a      	orrs	r2, r1
 80084b6:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	68da      	ldr	r2, [r3, #12]
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80084c6:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	689b      	ldr	r3, [r3, #8]
 80084ce:	f003 0320 	and.w	r3, r3, #32
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d10e      	bne.n	80084f4 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80084d6:	6878      	ldr	r0, [r7, #4]
 80084d8:	f000 fb0c 	bl	8008af4 <HAL_RTC_WaitForSynchro>
 80084dc:	4603      	mov	r3, r0
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d008      	beq.n	80084f4 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	22ff      	movs	r2, #255	; 0xff
 80084e8:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	2204      	movs	r2, #4
 80084ee:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 80084f0:	2301      	movs	r3, #1
 80084f2:	e018      	b.n	8008526 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008502:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	699a      	ldr	r2, [r3, #24]
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	430a      	orrs	r2, r1
 8008514:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	22ff      	movs	r2, #255	; 0xff
 800851c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	2201      	movs	r2, #1
 8008522:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8008524:	2300      	movs	r3, #0
  }
}
 8008526:	4618      	mov	r0, r3
 8008528:	3708      	adds	r7, #8
 800852a:	46bd      	mov	sp, r7
 800852c:	bd80      	pop	{r7, pc}

0800852e <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800852e:	b590      	push	{r4, r7, lr}
 8008530:	b087      	sub	sp, #28
 8008532:	af00      	add	r7, sp, #0
 8008534:	60f8      	str	r0, [r7, #12]
 8008536:	60b9      	str	r1, [r7, #8]
 8008538:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800853a:	2300      	movs	r3, #0
 800853c:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	7f1b      	ldrb	r3, [r3, #28]
 8008542:	2b01      	cmp	r3, #1
 8008544:	d101      	bne.n	800854a <HAL_RTC_SetTime+0x1c>
 8008546:	2302      	movs	r3, #2
 8008548:	e0aa      	b.n	80086a0 <HAL_RTC_SetTime+0x172>
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	2201      	movs	r2, #1
 800854e:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	2202      	movs	r2, #2
 8008554:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	2b00      	cmp	r3, #0
 800855a:	d126      	bne.n	80085aa <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	689b      	ldr	r3, [r3, #8]
 8008562:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008566:	2b00      	cmp	r3, #0
 8008568:	d102      	bne.n	8008570 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800856a:	68bb      	ldr	r3, [r7, #8]
 800856c:	2200      	movs	r2, #0
 800856e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8008570:	68bb      	ldr	r3, [r7, #8]
 8008572:	781b      	ldrb	r3, [r3, #0]
 8008574:	4618      	mov	r0, r3
 8008576:	f000 fb11 	bl	8008b9c <RTC_ByteToBcd2>
 800857a:	4603      	mov	r3, r0
 800857c:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800857e:	68bb      	ldr	r3, [r7, #8]
 8008580:	785b      	ldrb	r3, [r3, #1]
 8008582:	4618      	mov	r0, r3
 8008584:	f000 fb0a 	bl	8008b9c <RTC_ByteToBcd2>
 8008588:	4603      	mov	r3, r0
 800858a:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800858c:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800858e:	68bb      	ldr	r3, [r7, #8]
 8008590:	789b      	ldrb	r3, [r3, #2]
 8008592:	4618      	mov	r0, r3
 8008594:	f000 fb02 	bl	8008b9c <RTC_ByteToBcd2>
 8008598:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800859a:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800859e:	68bb      	ldr	r3, [r7, #8]
 80085a0:	78db      	ldrb	r3, [r3, #3]
 80085a2:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80085a4:	4313      	orrs	r3, r2
 80085a6:	617b      	str	r3, [r7, #20]
 80085a8:	e018      	b.n	80085dc <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	689b      	ldr	r3, [r3, #8]
 80085b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d102      	bne.n	80085be <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80085b8:	68bb      	ldr	r3, [r7, #8]
 80085ba:	2200      	movs	r2, #0
 80085bc:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80085be:	68bb      	ldr	r3, [r7, #8]
 80085c0:	781b      	ldrb	r3, [r3, #0]
 80085c2:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80085c4:	68bb      	ldr	r3, [r7, #8]
 80085c6:	785b      	ldrb	r3, [r3, #1]
 80085c8:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80085ca:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 80085cc:	68ba      	ldr	r2, [r7, #8]
 80085ce:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80085d0:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 80085d2:	68bb      	ldr	r3, [r7, #8]
 80085d4:	78db      	ldrb	r3, [r3, #3]
 80085d6:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80085d8:	4313      	orrs	r3, r2
 80085da:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	22ca      	movs	r2, #202	; 0xca
 80085e2:	625a      	str	r2, [r3, #36]	; 0x24
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	2253      	movs	r2, #83	; 0x53
 80085ea:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80085ec:	68f8      	ldr	r0, [r7, #12]
 80085ee:	f000 faa9 	bl	8008b44 <RTC_EnterInitMode>
 80085f2:	4603      	mov	r3, r0
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d00b      	beq.n	8008610 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	22ff      	movs	r2, #255	; 0xff
 80085fe:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	2204      	movs	r2, #4
 8008604:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	2200      	movs	r2, #0
 800860a:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800860c:	2301      	movs	r3, #1
 800860e:	e047      	b.n	80086a0 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	681a      	ldr	r2, [r3, #0]
 8008614:	697b      	ldr	r3, [r7, #20]
 8008616:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800861a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800861e:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	689a      	ldr	r2, [r3, #8]
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800862e:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	6899      	ldr	r1, [r3, #8]
 8008636:	68bb      	ldr	r3, [r7, #8]
 8008638:	68da      	ldr	r2, [r3, #12]
 800863a:	68bb      	ldr	r3, [r7, #8]
 800863c:	691b      	ldr	r3, [r3, #16]
 800863e:	431a      	orrs	r2, r3
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	430a      	orrs	r2, r1
 8008646:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	68da      	ldr	r2, [r3, #12]
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008656:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	689b      	ldr	r3, [r3, #8]
 800865e:	f003 0320 	and.w	r3, r3, #32
 8008662:	2b00      	cmp	r3, #0
 8008664:	d111      	bne.n	800868a <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008666:	68f8      	ldr	r0, [r7, #12]
 8008668:	f000 fa44 	bl	8008af4 <HAL_RTC_WaitForSynchro>
 800866c:	4603      	mov	r3, r0
 800866e:	2b00      	cmp	r3, #0
 8008670:	d00b      	beq.n	800868a <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	22ff      	movs	r2, #255	; 0xff
 8008678:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	2204      	movs	r2, #4
 800867e:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	2200      	movs	r2, #0
 8008684:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8008686:	2301      	movs	r3, #1
 8008688:	e00a      	b.n	80086a0 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	22ff      	movs	r2, #255	; 0xff
 8008690:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	2201      	movs	r2, #1
 8008696:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	2200      	movs	r2, #0
 800869c:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 800869e:	2300      	movs	r3, #0
  }
}
 80086a0:	4618      	mov	r0, r3
 80086a2:	371c      	adds	r7, #28
 80086a4:	46bd      	mov	sp, r7
 80086a6:	bd90      	pop	{r4, r7, pc}

080086a8 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80086a8:	b590      	push	{r4, r7, lr}
 80086aa:	b087      	sub	sp, #28
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	60f8      	str	r0, [r7, #12]
 80086b0:	60b9      	str	r1, [r7, #8]
 80086b2:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80086b4:	2300      	movs	r3, #0
 80086b6:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	7f1b      	ldrb	r3, [r3, #28]
 80086bc:	2b01      	cmp	r3, #1
 80086be:	d101      	bne.n	80086c4 <HAL_RTC_SetDate+0x1c>
 80086c0:	2302      	movs	r3, #2
 80086c2:	e094      	b.n	80087ee <HAL_RTC_SetDate+0x146>
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	2201      	movs	r2, #1
 80086c8:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	2202      	movs	r2, #2
 80086ce:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d10e      	bne.n	80086f4 <HAL_RTC_SetDate+0x4c>
 80086d6:	68bb      	ldr	r3, [r7, #8]
 80086d8:	785b      	ldrb	r3, [r3, #1]
 80086da:	f003 0310 	and.w	r3, r3, #16
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d008      	beq.n	80086f4 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80086e2:	68bb      	ldr	r3, [r7, #8]
 80086e4:	785b      	ldrb	r3, [r3, #1]
 80086e6:	f023 0310 	bic.w	r3, r3, #16
 80086ea:	b2db      	uxtb	r3, r3
 80086ec:	330a      	adds	r3, #10
 80086ee:	b2da      	uxtb	r2, r3
 80086f0:	68bb      	ldr	r3, [r7, #8]
 80086f2:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d11c      	bne.n	8008734 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80086fa:	68bb      	ldr	r3, [r7, #8]
 80086fc:	78db      	ldrb	r3, [r3, #3]
 80086fe:	4618      	mov	r0, r3
 8008700:	f000 fa4c 	bl	8008b9c <RTC_ByteToBcd2>
 8008704:	4603      	mov	r3, r0
 8008706:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8008708:	68bb      	ldr	r3, [r7, #8]
 800870a:	785b      	ldrb	r3, [r3, #1]
 800870c:	4618      	mov	r0, r3
 800870e:	f000 fa45 	bl	8008b9c <RTC_ByteToBcd2>
 8008712:	4603      	mov	r3, r0
 8008714:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8008716:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8008718:	68bb      	ldr	r3, [r7, #8]
 800871a:	789b      	ldrb	r3, [r3, #2]
 800871c:	4618      	mov	r0, r3
 800871e:	f000 fa3d 	bl	8008b9c <RTC_ByteToBcd2>
 8008722:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8008724:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 8008728:	68bb      	ldr	r3, [r7, #8]
 800872a:	781b      	ldrb	r3, [r3, #0]
 800872c:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800872e:	4313      	orrs	r3, r2
 8008730:	617b      	str	r3, [r7, #20]
 8008732:	e00e      	b.n	8008752 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8008734:	68bb      	ldr	r3, [r7, #8]
 8008736:	78db      	ldrb	r3, [r3, #3]
 8008738:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800873a:	68bb      	ldr	r3, [r7, #8]
 800873c:	785b      	ldrb	r3, [r3, #1]
 800873e:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8008740:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8008742:	68ba      	ldr	r2, [r7, #8]
 8008744:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8008746:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8008748:	68bb      	ldr	r3, [r7, #8]
 800874a:	781b      	ldrb	r3, [r3, #0]
 800874c:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800874e:	4313      	orrs	r3, r2
 8008750:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	22ca      	movs	r2, #202	; 0xca
 8008758:	625a      	str	r2, [r3, #36]	; 0x24
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	2253      	movs	r2, #83	; 0x53
 8008760:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8008762:	68f8      	ldr	r0, [r7, #12]
 8008764:	f000 f9ee 	bl	8008b44 <RTC_EnterInitMode>
 8008768:	4603      	mov	r3, r0
 800876a:	2b00      	cmp	r3, #0
 800876c:	d00b      	beq.n	8008786 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	22ff      	movs	r2, #255	; 0xff
 8008774:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	2204      	movs	r2, #4
 800877a:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	2200      	movs	r2, #0
 8008780:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8008782:	2301      	movs	r3, #1
 8008784:	e033      	b.n	80087ee <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	681a      	ldr	r2, [r3, #0]
 800878a:	697b      	ldr	r3, [r7, #20]
 800878c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008790:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8008794:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	68da      	ldr	r2, [r3, #12]
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80087a4:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	689b      	ldr	r3, [r3, #8]
 80087ac:	f003 0320 	and.w	r3, r3, #32
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d111      	bne.n	80087d8 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80087b4:	68f8      	ldr	r0, [r7, #12]
 80087b6:	f000 f99d 	bl	8008af4 <HAL_RTC_WaitForSynchro>
 80087ba:	4603      	mov	r3, r0
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d00b      	beq.n	80087d8 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	22ff      	movs	r2, #255	; 0xff
 80087c6:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	2204      	movs	r2, #4
 80087cc:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	2200      	movs	r2, #0
 80087d2:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 80087d4:	2301      	movs	r3, #1
 80087d6:	e00a      	b.n	80087ee <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	22ff      	movs	r2, #255	; 0xff
 80087de:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	2201      	movs	r2, #1
 80087e4:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	2200      	movs	r2, #0
 80087ea:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 80087ec:	2300      	movs	r3, #0
  }
}
 80087ee:	4618      	mov	r0, r3
 80087f0:	371c      	adds	r7, #28
 80087f2:	46bd      	mov	sp, r7
 80087f4:	bd90      	pop	{r4, r7, pc}
	...

080087f8 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80087f8:	b590      	push	{r4, r7, lr}
 80087fa:	b089      	sub	sp, #36	; 0x24
 80087fc:	af00      	add	r7, sp, #0
 80087fe:	60f8      	str	r0, [r7, #12]
 8008800:	60b9      	str	r1, [r7, #8]
 8008802:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U, subsecondtmpreg = 0U;
 8008804:	2300      	movs	r3, #0
 8008806:	61fb      	str	r3, [r7, #28]
 8008808:	2300      	movs	r3, #0
 800880a:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U) ;
 800880c:	4b93      	ldr	r3, [pc, #588]	; (8008a5c <HAL_RTC_SetAlarm_IT+0x264>)
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	4a93      	ldr	r2, [pc, #588]	; (8008a60 <HAL_RTC_SetAlarm_IT+0x268>)
 8008812:	fba2 2303 	umull	r2, r3, r2, r3
 8008816:	0adb      	lsrs	r3, r3, #11
 8008818:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800881c:	fb02 f303 	mul.w	r3, r2, r3
 8008820:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	7f1b      	ldrb	r3, [r3, #28]
 8008826:	2b01      	cmp	r3, #1
 8008828:	d101      	bne.n	800882e <HAL_RTC_SetAlarm_IT+0x36>
 800882a:	2302      	movs	r3, #2
 800882c:	e111      	b.n	8008a52 <HAL_RTC_SetAlarm_IT+0x25a>
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	2201      	movs	r2, #1
 8008832:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	2202      	movs	r2, #2
 8008838:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	2b00      	cmp	r3, #0
 800883e:	d137      	bne.n	80088b0 <HAL_RTC_SetAlarm_IT+0xb8>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	689b      	ldr	r3, [r3, #8]
 8008846:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800884a:	2b00      	cmp	r3, #0
 800884c:	d102      	bne.n	8008854 <HAL_RTC_SetAlarm_IT+0x5c>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800884e:	68bb      	ldr	r3, [r7, #8]
 8008850:	2200      	movs	r2, #0
 8008852:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8008854:	68bb      	ldr	r3, [r7, #8]
 8008856:	781b      	ldrb	r3, [r3, #0]
 8008858:	4618      	mov	r0, r3
 800885a:	f000 f99f 	bl	8008b9c <RTC_ByteToBcd2>
 800885e:	4603      	mov	r3, r0
 8008860:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8008862:	68bb      	ldr	r3, [r7, #8]
 8008864:	785b      	ldrb	r3, [r3, #1]
 8008866:	4618      	mov	r0, r3
 8008868:	f000 f998 	bl	8008b9c <RTC_ByteToBcd2>
 800886c:	4603      	mov	r3, r0
 800886e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8008870:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8008872:	68bb      	ldr	r3, [r7, #8]
 8008874:	789b      	ldrb	r3, [r3, #2]
 8008876:	4618      	mov	r0, r3
 8008878:	f000 f990 	bl	8008b9c <RTC_ByteToBcd2>
 800887c:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 800887e:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8008882:	68bb      	ldr	r3, [r7, #8]
 8008884:	78db      	ldrb	r3, [r3, #3]
 8008886:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8008888:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 800888c:	68bb      	ldr	r3, [r7, #8]
 800888e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008892:	4618      	mov	r0, r3
 8008894:	f000 f982 	bl	8008b9c <RTC_ByteToBcd2>
 8008898:	4603      	mov	r3, r0
 800889a:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800889c:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80088a0:	68bb      	ldr	r3, [r7, #8]
 80088a2:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 80088a4:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80088a6:	68bb      	ldr	r3, [r7, #8]
 80088a8:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 80088aa:	4313      	orrs	r3, r2
 80088ac:	61fb      	str	r3, [r7, #28]
 80088ae:	e023      	b.n	80088f8 <HAL_RTC_SetAlarm_IT+0x100>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	689b      	ldr	r3, [r3, #8]
 80088b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d102      	bne.n	80088c4 <HAL_RTC_SetAlarm_IT+0xcc>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80088be:	68bb      	ldr	r3, [r7, #8]
 80088c0:	2200      	movs	r2, #0
 80088c2:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 80088c4:	68bb      	ldr	r3, [r7, #8]
 80088c6:	781b      	ldrb	r3, [r3, #0]
 80088c8:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 80088ca:	68bb      	ldr	r3, [r7, #8]
 80088cc:	785b      	ldrb	r3, [r3, #1]
 80088ce:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 80088d0:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 80088d2:	68ba      	ldr	r2, [r7, #8]
 80088d4:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 80088d6:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 80088d8:	68bb      	ldr	r3, [r7, #8]
 80088da:	78db      	ldrb	r3, [r3, #3]
 80088dc:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 80088de:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 80088e0:	68bb      	ldr	r3, [r7, #8]
 80088e2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80088e6:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 80088e8:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80088ea:	68bb      	ldr	r3, [r7, #8]
 80088ec:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 80088ee:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80088f0:	68bb      	ldr	r3, [r7, #8]
 80088f2:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 80088f4:	4313      	orrs	r3, r2
 80088f6:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 80088f8:	68bb      	ldr	r3, [r7, #8]
 80088fa:	685a      	ldr	r2, [r3, #4]
 80088fc:	68bb      	ldr	r3, [r7, #8]
 80088fe:	699b      	ldr	r3, [r3, #24]
 8008900:	4313      	orrs	r3, r2
 8008902:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	22ca      	movs	r2, #202	; 0xca
 800890a:	625a      	str	r2, [r3, #36]	; 0x24
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	2253      	movs	r2, #83	; 0x53
 8008912:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8008914:	68bb      	ldr	r3, [r7, #8]
 8008916:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008918:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800891c:	d141      	bne.n	80089a2 <HAL_RTC_SetAlarm_IT+0x1aa>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	689a      	ldr	r2, [r3, #8]
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800892c:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	68db      	ldr	r3, [r3, #12]
 8008934:	b2da      	uxtb	r2, r3
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	f462 72c0 	orn	r2, r2, #384	; 0x180
 800893e:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 8008940:	697b      	ldr	r3, [r7, #20]
 8008942:	1e5a      	subs	r2, r3, #1
 8008944:	617a      	str	r2, [r7, #20]
 8008946:	2b00      	cmp	r3, #0
 8008948:	d10b      	bne.n	8008962 <HAL_RTC_SetAlarm_IT+0x16a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	22ff      	movs	r2, #255	; 0xff
 8008950:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	2203      	movs	r2, #3
 8008956:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	2200      	movs	r2, #0
 800895c:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800895e:	2303      	movs	r3, #3
 8008960:	e077      	b.n	8008a52 <HAL_RTC_SetAlarm_IT+0x25a>
      }
    }
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET);
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	68db      	ldr	r3, [r3, #12]
 8008968:	f003 0301 	and.w	r3, r3, #1
 800896c:	2b00      	cmp	r3, #0
 800896e:	d0e7      	beq.n	8008940 <HAL_RTC_SetAlarm_IT+0x148>

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	69fa      	ldr	r2, [r7, #28]
 8008976:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	69ba      	ldr	r2, [r7, #24]
 800897e:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	689a      	ldr	r2, [r3, #8]
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800898e:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	689a      	ldr	r2, [r3, #8]
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800899e:	609a      	str	r2, [r3, #8]
 80089a0:	e040      	b.n	8008a24 <HAL_RTC_SetAlarm_IT+0x22c>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	689a      	ldr	r2, [r3, #8]
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80089b0:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	68db      	ldr	r3, [r3, #12]
 80089b8:	b2da      	uxtb	r2, r3
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	f462 7220 	orn	r2, r2, #640	; 0x280
 80089c2:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 80089c4:	697b      	ldr	r3, [r7, #20]
 80089c6:	1e5a      	subs	r2, r3, #1
 80089c8:	617a      	str	r2, [r7, #20]
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d10b      	bne.n	80089e6 <HAL_RTC_SetAlarm_IT+0x1ee>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	22ff      	movs	r2, #255	; 0xff
 80089d4:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	2203      	movs	r2, #3
 80089da:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	2200      	movs	r2, #0
 80089e0:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 80089e2:	2303      	movs	r3, #3
 80089e4:	e035      	b.n	8008a52 <HAL_RTC_SetAlarm_IT+0x25a>
      }
    }
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET);
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	68db      	ldr	r3, [r3, #12]
 80089ec:	f003 0302 	and.w	r3, r3, #2
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d0e7      	beq.n	80089c4 <HAL_RTC_SetAlarm_IT+0x1cc>

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	69fa      	ldr	r2, [r7, #28]
 80089fa:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	69ba      	ldr	r2, [r7, #24]
 8008a02:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	689a      	ldr	r2, [r3, #8]
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008a12:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	689a      	ldr	r2, [r3, #8]
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008a22:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8008a24:	4b0f      	ldr	r3, [pc, #60]	; (8008a64 <HAL_RTC_SetAlarm_IT+0x26c>)
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	4a0e      	ldr	r2, [pc, #56]	; (8008a64 <HAL_RTC_SetAlarm_IT+0x26c>)
 8008a2a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008a2e:	6013      	str	r3, [r2, #0]

  EXTI->RTSR |= RTC_EXTI_LINE_ALARM_EVENT;
 8008a30:	4b0c      	ldr	r3, [pc, #48]	; (8008a64 <HAL_RTC_SetAlarm_IT+0x26c>)
 8008a32:	689b      	ldr	r3, [r3, #8]
 8008a34:	4a0b      	ldr	r2, [pc, #44]	; (8008a64 <HAL_RTC_SetAlarm_IT+0x26c>)
 8008a36:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008a3a:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	22ff      	movs	r2, #255	; 0xff
 8008a42:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	2201      	movs	r2, #1
 8008a48:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	2200      	movs	r2, #0
 8008a4e:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8008a50:	2300      	movs	r3, #0
}
 8008a52:	4618      	mov	r0, r3
 8008a54:	3724      	adds	r7, #36	; 0x24
 8008a56:	46bd      	mov	sp, r7
 8008a58:	bd90      	pop	{r4, r7, pc}
 8008a5a:	bf00      	nop
 8008a5c:	20000000 	.word	0x20000000
 8008a60:	10624dd3 	.word	0x10624dd3
 8008a64:	40013c00 	.word	0x40013c00

08008a68 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 8008a68:	b580      	push	{r7, lr}
 8008a6a:	b082      	sub	sp, #8
 8008a6c:	af00      	add	r7, sp, #0
 8008a6e:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != (uint32_t)RESET)
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	689b      	ldr	r3, [r3, #8]
 8008a76:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d012      	beq.n	8008aa4 <HAL_RTC_AlarmIRQHandler+0x3c>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	68db      	ldr	r3, [r3, #12]
 8008a84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d00b      	beq.n	8008aa4 <HAL_RTC_AlarmIRQHandler+0x3c>
    {
      /* AlarmA callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
    #else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8008a8c:	6878      	ldr	r0, [r7, #4]
 8008a8e:	f7fc fd2f 	bl	80054f0 <HAL_RTC_AlarmAEventCallback>
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRAF);
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	68db      	ldr	r3, [r3, #12]
 8008a98:	b2da      	uxtb	r2, r3
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8008aa2:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != (uint32_t)RESET)
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	689b      	ldr	r3, [r3, #8]
 8008aaa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d012      	beq.n	8008ad8 <HAL_RTC_AlarmIRQHandler+0x70>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != (uint32_t)RESET)
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	68db      	ldr	r3, [r3, #12]
 8008ab8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d00b      	beq.n	8008ad8 <HAL_RTC_AlarmIRQHandler+0x70>
    {
      /* AlarmB callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
    #else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8008ac0:	6878      	ldr	r0, [r7, #4]
 8008ac2:	f000 f9a1 	bl	8008e08 <HAL_RTCEx_AlarmBEventCallback>
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRBF);
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	68db      	ldr	r3, [r3, #12]
 8008acc:	b2da      	uxtb	r2, r3
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	f462 7220 	orn	r2, r2, #640	; 0x280
 8008ad6:	60da      	str	r2, [r3, #12]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8008ad8:	4b05      	ldr	r3, [pc, #20]	; (8008af0 <HAL_RTC_AlarmIRQHandler+0x88>)
 8008ada:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8008ade:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	2201      	movs	r2, #1
 8008ae4:	775a      	strb	r2, [r3, #29]
}
 8008ae6:	bf00      	nop
 8008ae8:	3708      	adds	r7, #8
 8008aea:	46bd      	mov	sp, r7
 8008aec:	bd80      	pop	{r7, pc}
 8008aee:	bf00      	nop
 8008af0:	40013c00 	.word	0x40013c00

08008af4 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8008af4:	b580      	push	{r7, lr}
 8008af6:	b084      	sub	sp, #16
 8008af8:	af00      	add	r7, sp, #0
 8008afa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008afc:	2300      	movs	r3, #0
 8008afe:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	68da      	ldr	r2, [r3, #12]
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008b0e:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008b10:	f7fc ff6e 	bl	80059f0 <HAL_GetTick>
 8008b14:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8008b16:	e009      	b.n	8008b2c <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8008b18:	f7fc ff6a 	bl	80059f0 <HAL_GetTick>
 8008b1c:	4602      	mov	r2, r0
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	1ad3      	subs	r3, r2, r3
 8008b22:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008b26:	d901      	bls.n	8008b2c <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8008b28:	2303      	movs	r3, #3
 8008b2a:	e007      	b.n	8008b3c <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	68db      	ldr	r3, [r3, #12]
 8008b32:	f003 0320 	and.w	r3, r3, #32
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d0ee      	beq.n	8008b18 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8008b3a:	2300      	movs	r3, #0
}
 8008b3c:	4618      	mov	r0, r3
 8008b3e:	3710      	adds	r7, #16
 8008b40:	46bd      	mov	sp, r7
 8008b42:	bd80      	pop	{r7, pc}

08008b44 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8008b44:	b580      	push	{r7, lr}
 8008b46:	b084      	sub	sp, #16
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008b4c:	2300      	movs	r3, #0
 8008b4e:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	68db      	ldr	r3, [r3, #12]
 8008b56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d119      	bne.n	8008b92 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	f04f 32ff 	mov.w	r2, #4294967295
 8008b66:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008b68:	f7fc ff42 	bl	80059f0 <HAL_GetTick>
 8008b6c:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8008b6e:	e009      	b.n	8008b84 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8008b70:	f7fc ff3e 	bl	80059f0 <HAL_GetTick>
 8008b74:	4602      	mov	r2, r0
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	1ad3      	subs	r3, r2, r3
 8008b7a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008b7e:	d901      	bls.n	8008b84 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8008b80:	2303      	movs	r3, #3
 8008b82:	e007      	b.n	8008b94 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	68db      	ldr	r3, [r3, #12]
 8008b8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d0ee      	beq.n	8008b70 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8008b92:	2300      	movs	r3, #0
}
 8008b94:	4618      	mov	r0, r3
 8008b96:	3710      	adds	r7, #16
 8008b98:	46bd      	mov	sp, r7
 8008b9a:	bd80      	pop	{r7, pc}

08008b9c <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8008b9c:	b480      	push	{r7}
 8008b9e:	b085      	sub	sp, #20
 8008ba0:	af00      	add	r7, sp, #0
 8008ba2:	4603      	mov	r3, r0
 8008ba4:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8008ba6:	2300      	movs	r3, #0
 8008ba8:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 8008baa:	e005      	b.n	8008bb8 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	3301      	adds	r3, #1
 8008bb0:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8008bb2:	79fb      	ldrb	r3, [r7, #7]
 8008bb4:	3b0a      	subs	r3, #10
 8008bb6:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 8008bb8:	79fb      	ldrb	r3, [r7, #7]
 8008bba:	2b09      	cmp	r3, #9
 8008bbc:	d8f6      	bhi.n	8008bac <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	b2db      	uxtb	r3, r3
 8008bc2:	011b      	lsls	r3, r3, #4
 8008bc4:	b2da      	uxtb	r2, r3
 8008bc6:	79fb      	ldrb	r3, [r7, #7]
 8008bc8:	4313      	orrs	r3, r2
 8008bca:	b2db      	uxtb	r3, r3
}
 8008bcc:	4618      	mov	r0, r3
 8008bce:	3714      	adds	r7, #20
 8008bd0:	46bd      	mov	sp, r7
 8008bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd6:	4770      	bx	lr

08008bd8 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wake up counter
  * @param  WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8008bd8:	b480      	push	{r7}
 8008bda:	b087      	sub	sp, #28
 8008bdc:	af00      	add	r7, sp, #0
 8008bde:	60f8      	str	r0, [r7, #12]
 8008be0:	60b9      	str	r1, [r7, #8]
 8008be2:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	7f1b      	ldrb	r3, [r3, #28]
 8008be8:	2b01      	cmp	r3, #1
 8008bea:	d101      	bne.n	8008bf0 <HAL_RTCEx_SetWakeUpTimer_IT+0x18>
 8008bec:	2302      	movs	r3, #2
 8008bee:	e0a6      	b.n	8008d3e <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	2201      	movs	r2, #1
 8008bf4:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	2202      	movs	r2, #2
 8008bfa:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	22ca      	movs	r2, #202	; 0xca
 8008c02:	625a      	str	r2, [r3, #36]	; 0x24
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	2253      	movs	r2, #83	; 0x53
 8008c0a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Check RTC WUTWF flag is reset only when wake up timer enabled */
  if((hrtc->Instance->CR & RTC_CR_WUTE) != RESET)
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	689b      	ldr	r3, [r3, #8]
 8008c12:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d022      	beq.n	8008c60 <HAL_RTCEx_SetWakeUpTimer_IT+0x88>
  {
    /* Wait till RTC WUTWF flag is reset and if Time out is reached exit */
    count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U);
 8008c1a:	4b4c      	ldr	r3, [pc, #304]	; (8008d4c <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	4a4c      	ldr	r2, [pc, #304]	; (8008d50 <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 8008c20:	fba2 2303 	umull	r2, r3, r2, r3
 8008c24:	0adb      	lsrs	r3, r3, #11
 8008c26:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008c2a:	fb02 f303 	mul.w	r3, r2, r3
 8008c2e:	617b      	str	r3, [r7, #20]
    do
    {
      if(count-- == 0U)
 8008c30:	697b      	ldr	r3, [r7, #20]
 8008c32:	1e5a      	subs	r2, r3, #1
 8008c34:	617a      	str	r2, [r7, #20]
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d10b      	bne.n	8008c52 <HAL_RTCEx_SetWakeUpTimer_IT+0x7a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	22ff      	movs	r2, #255	; 0xff
 8008c40:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	2203      	movs	r2, #3
 8008c46:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	2200      	movs	r2, #0
 8008c4c:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8008c4e:	2303      	movs	r3, #3
 8008c50:	e075      	b.n	8008d3e <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
      }
    }
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == SET);
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	68db      	ldr	r3, [r3, #12]
 8008c58:	f003 0304 	and.w	r3, r3, #4
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d1e7      	bne.n	8008c30 <HAL_RTCEx_SetWakeUpTimer_IT+0x58>
  }

  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	689a      	ldr	r2, [r3, #8]
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008c6e:	609a      	str	r2, [r3, #8]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U);
 8008c70:	4b36      	ldr	r3, [pc, #216]	; (8008d4c <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	4a36      	ldr	r2, [pc, #216]	; (8008d50 <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 8008c76:	fba2 2303 	umull	r2, r3, r2, r3
 8008c7a:	0adb      	lsrs	r3, r3, #11
 8008c7c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008c80:	fb02 f303 	mul.w	r3, r2, r3
 8008c84:	617b      	str	r3, [r7, #20]
  do
  {
    if(count-- == 0U)
 8008c86:	697b      	ldr	r3, [r7, #20]
 8008c88:	1e5a      	subs	r2, r3, #1
 8008c8a:	617a      	str	r2, [r7, #20]
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d10b      	bne.n	8008ca8 <HAL_RTCEx_SetWakeUpTimer_IT+0xd0>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	22ff      	movs	r2, #255	; 0xff
 8008c96:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	2203      	movs	r2, #3
 8008c9c:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	2200      	movs	r2, #0
 8008ca2:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 8008ca4:	2303      	movs	r3, #3
 8008ca6:	e04a      	b.n	8008d3e <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
    }
  }
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == RESET);
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	68db      	ldr	r3, [r3, #12]
 8008cae:	f003 0304 	and.w	r3, r3, #4
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d0e7      	beq.n	8008c86 <HAL_RTCEx_SetWakeUpTimer_IT+0xae>

  /* Configure the Wake-up Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	68ba      	ldr	r2, [r7, #8]
 8008cbc:	615a      	str	r2, [r3, #20]

  /* Clear the Wake-up Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	689a      	ldr	r2, [r3, #8]
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	f022 0207 	bic.w	r2, r2, #7
 8008ccc:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	6899      	ldr	r1, [r3, #8]
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	687a      	ldr	r2, [r7, #4]
 8008cda:	430a      	orrs	r2, r1
 8008cdc:	609a      	str	r2, [r3, #8]

  /* RTC WakeUpTimer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8008cde:	4b1d      	ldr	r3, [pc, #116]	; (8008d54 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	4a1c      	ldr	r2, [pc, #112]	; (8008d54 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 8008ce4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8008ce8:	6013      	str	r3, [r2, #0]

  EXTI->RTSR |= RTC_EXTI_LINE_WAKEUPTIMER_EVENT;
 8008cea:	4b1a      	ldr	r3, [pc, #104]	; (8008d54 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 8008cec:	689b      	ldr	r3, [r3, #8]
 8008cee:	4a19      	ldr	r2, [pc, #100]	; (8008d54 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 8008cf0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8008cf4:	6093      	str	r3, [r2, #8]

  /* Clear RTC Wake Up timer Flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	68db      	ldr	r3, [r3, #12]
 8008cfc:	b2da      	uxtb	r2, r3
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8008d06:	60da      	str	r2, [r3, #12]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc,RTC_IT_WUT);
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	689a      	ldr	r2, [r3, #8]
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008d16:	609a      	str	r2, [r3, #8]

  /* Enable the Wake-up Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	689a      	ldr	r2, [r3, #8]
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008d26:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	22ff      	movs	r2, #255	; 0xff
 8008d2e:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	2201      	movs	r2, #1
 8008d34:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	2200      	movs	r2, #0
 8008d3a:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8008d3c:	2300      	movs	r3, #0
}
 8008d3e:	4618      	mov	r0, r3
 8008d40:	371c      	adds	r7, #28
 8008d42:	46bd      	mov	sp, r7
 8008d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d48:	4770      	bx	lr
 8008d4a:	bf00      	nop
 8008d4c:	20000000 	.word	0x20000000
 8008d50:	10624dd3 	.word	0x10624dd3
 8008d54:	40013c00 	.word	0x40013c00

08008d58 <HAL_RTCEx_DeactivateWakeUpTimer>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
uint32_t HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc)
{
 8008d58:	b580      	push	{r7, lr}
 8008d5a:	b084      	sub	sp, #16
 8008d5c:	af00      	add	r7, sp, #0
 8008d5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008d60:	2300      	movs	r3, #0
 8008d62:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	7f1b      	ldrb	r3, [r3, #28]
 8008d68:	2b01      	cmp	r3, #1
 8008d6a:	d101      	bne.n	8008d70 <HAL_RTCEx_DeactivateWakeUpTimer+0x18>
 8008d6c:	2302      	movs	r3, #2
 8008d6e:	e047      	b.n	8008e00 <HAL_RTCEx_DeactivateWakeUpTimer+0xa8>
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	2201      	movs	r2, #1
 8008d74:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	2202      	movs	r2, #2
 8008d7a:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	22ca      	movs	r2, #202	; 0xca
 8008d82:	625a      	str	r2, [r3, #36]	; 0x24
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	2253      	movs	r2, #83	; 0x53
 8008d8a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Disable the Wake-up Timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	689a      	ldr	r2, [r3, #8]
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008d9a:	609a      	str	r2, [r3, #8]

  /* In case of interrupt mode is used, the interrupt source must disabled */
  __HAL_RTC_WAKEUPTIMER_DISABLE_IT(hrtc,RTC_IT_WUT);
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	689a      	ldr	r2, [r3, #8]
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008daa:	609a      	str	r2, [r3, #8]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008dac:	f7fc fe20 	bl	80059f0 <HAL_GetTick>
 8008db0:	60f8      	str	r0, [r7, #12]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == RESET)
 8008db2:	e013      	b.n	8008ddc <HAL_RTCEx_DeactivateWakeUpTimer+0x84>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8008db4:	f7fc fe1c 	bl	80059f0 <HAL_GetTick>
 8008db8:	4602      	mov	r2, r0
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	1ad3      	subs	r3, r2, r3
 8008dbe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008dc2:	d90b      	bls.n	8008ddc <HAL_RTCEx_DeactivateWakeUpTimer+0x84>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	22ff      	movs	r2, #255	; 0xff
 8008dca:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	2203      	movs	r2, #3
 8008dd0:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	2200      	movs	r2, #0
 8008dd6:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 8008dd8:	2303      	movs	r3, #3
 8008dda:	e011      	b.n	8008e00 <HAL_RTCEx_DeactivateWakeUpTimer+0xa8>
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == RESET)
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	68db      	ldr	r3, [r3, #12]
 8008de2:	f003 0304 	and.w	r3, r3, #4
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d0e4      	beq.n	8008db4 <HAL_RTCEx_DeactivateWakeUpTimer+0x5c>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	22ff      	movs	r2, #255	; 0xff
 8008df0:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	2201      	movs	r2, #1
 8008df6:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	2200      	movs	r2, #0
 8008dfc:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8008dfe:	2300      	movs	r3, #0
}
 8008e00:	4618      	mov	r0, r3
 8008e02:	3710      	adds	r7, #16
 8008e04:	46bd      	mov	sp, r7
 8008e06:	bd80      	pop	{r7, pc}

08008e08 <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8008e08:	b480      	push	{r7}
 8008e0a:	b083      	sub	sp, #12
 8008e0c:	af00      	add	r7, sp, #0
 8008e0e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmBEventCallback could be implemented in the user file
   */
}
 8008e10:	bf00      	nop
 8008e12:	370c      	adds	r7, #12
 8008e14:	46bd      	mov	sp, r7
 8008e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e1a:	4770      	bx	lr

08008e1c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008e1c:	b580      	push	{r7, lr}
 8008e1e:	b082      	sub	sp, #8
 8008e20:	af00      	add	r7, sp, #0
 8008e22:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d101      	bne.n	8008e2e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008e2a:	2301      	movs	r3, #1
 8008e2c:	e07b      	b.n	8008f26 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d108      	bne.n	8008e48 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	685b      	ldr	r3, [r3, #4]
 8008e3a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008e3e:	d009      	beq.n	8008e54 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	2200      	movs	r2, #0
 8008e44:	61da      	str	r2, [r3, #28]
 8008e46:	e005      	b.n	8008e54 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	2200      	movs	r2, #0
 8008e52:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	2200      	movs	r2, #0
 8008e58:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008e60:	b2db      	uxtb	r3, r3
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d106      	bne.n	8008e74 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	2200      	movs	r2, #0
 8008e6a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008e6e:	6878      	ldr	r0, [r7, #4]
 8008e70:	f7f9 fde0 	bl	8002a34 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	2202      	movs	r2, #2
 8008e78:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	681a      	ldr	r2, [r3, #0]
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008e8a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	685b      	ldr	r3, [r3, #4]
 8008e90:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	689b      	ldr	r3, [r3, #8]
 8008e98:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8008e9c:	431a      	orrs	r2, r3
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	68db      	ldr	r3, [r3, #12]
 8008ea2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008ea6:	431a      	orrs	r2, r3
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	691b      	ldr	r3, [r3, #16]
 8008eac:	f003 0302 	and.w	r3, r3, #2
 8008eb0:	431a      	orrs	r2, r3
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	695b      	ldr	r3, [r3, #20]
 8008eb6:	f003 0301 	and.w	r3, r3, #1
 8008eba:	431a      	orrs	r2, r3
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	699b      	ldr	r3, [r3, #24]
 8008ec0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008ec4:	431a      	orrs	r2, r3
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	69db      	ldr	r3, [r3, #28]
 8008eca:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008ece:	431a      	orrs	r2, r3
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	6a1b      	ldr	r3, [r3, #32]
 8008ed4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008ed8:	ea42 0103 	orr.w	r1, r2, r3
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ee0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	430a      	orrs	r2, r1
 8008eea:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	699b      	ldr	r3, [r3, #24]
 8008ef0:	0c1b      	lsrs	r3, r3, #16
 8008ef2:	f003 0104 	and.w	r1, r3, #4
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008efa:	f003 0210 	and.w	r2, r3, #16
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	430a      	orrs	r2, r1
 8008f04:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	69da      	ldr	r2, [r3, #28]
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008f14:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	2200      	movs	r2, #0
 8008f1a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	2201      	movs	r2, #1
 8008f20:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8008f24:	2300      	movs	r3, #0
}
 8008f26:	4618      	mov	r0, r3
 8008f28:	3708      	adds	r7, #8
 8008f2a:	46bd      	mov	sp, r7
 8008f2c:	bd80      	pop	{r7, pc}

08008f2e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008f2e:	b580      	push	{r7, lr}
 8008f30:	b088      	sub	sp, #32
 8008f32:	af00      	add	r7, sp, #0
 8008f34:	60f8      	str	r0, [r7, #12]
 8008f36:	60b9      	str	r1, [r7, #8]
 8008f38:	603b      	str	r3, [r7, #0]
 8008f3a:	4613      	mov	r3, r2
 8008f3c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008f3e:	2300      	movs	r3, #0
 8008f40:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008f48:	2b01      	cmp	r3, #1
 8008f4a:	d101      	bne.n	8008f50 <HAL_SPI_Transmit+0x22>
 8008f4c:	2302      	movs	r3, #2
 8008f4e:	e126      	b.n	800919e <HAL_SPI_Transmit+0x270>
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	2201      	movs	r2, #1
 8008f54:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008f58:	f7fc fd4a 	bl	80059f0 <HAL_GetTick>
 8008f5c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8008f5e:	88fb      	ldrh	r3, [r7, #6]
 8008f60:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008f68:	b2db      	uxtb	r3, r3
 8008f6a:	2b01      	cmp	r3, #1
 8008f6c:	d002      	beq.n	8008f74 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8008f6e:	2302      	movs	r3, #2
 8008f70:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008f72:	e10b      	b.n	800918c <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8008f74:	68bb      	ldr	r3, [r7, #8]
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d002      	beq.n	8008f80 <HAL_SPI_Transmit+0x52>
 8008f7a:	88fb      	ldrh	r3, [r7, #6]
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d102      	bne.n	8008f86 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8008f80:	2301      	movs	r3, #1
 8008f82:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008f84:	e102      	b.n	800918c <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	2203      	movs	r2, #3
 8008f8a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	2200      	movs	r2, #0
 8008f92:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	68ba      	ldr	r2, [r7, #8]
 8008f98:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	88fa      	ldrh	r2, [r7, #6]
 8008f9e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	88fa      	ldrh	r2, [r7, #6]
 8008fa4:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	2200      	movs	r2, #0
 8008faa:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	2200      	movs	r2, #0
 8008fb0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	2200      	movs	r2, #0
 8008fb6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	2200      	movs	r2, #0
 8008fbc:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	2200      	movs	r2, #0
 8008fc2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	689b      	ldr	r3, [r3, #8]
 8008fc8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008fcc:	d10f      	bne.n	8008fee <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	681a      	ldr	r2, [r3, #0]
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008fdc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	681a      	ldr	r2, [r3, #0]
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008fec:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ff8:	2b40      	cmp	r3, #64	; 0x40
 8008ffa:	d007      	beq.n	800900c <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	681a      	ldr	r2, [r3, #0]
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800900a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	68db      	ldr	r3, [r3, #12]
 8009010:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009014:	d14b      	bne.n	80090ae <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	685b      	ldr	r3, [r3, #4]
 800901a:	2b00      	cmp	r3, #0
 800901c:	d002      	beq.n	8009024 <HAL_SPI_Transmit+0xf6>
 800901e:	8afb      	ldrh	r3, [r7, #22]
 8009020:	2b01      	cmp	r3, #1
 8009022:	d13e      	bne.n	80090a2 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009028:	881a      	ldrh	r2, [r3, #0]
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009034:	1c9a      	adds	r2, r3, #2
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800903e:	b29b      	uxth	r3, r3
 8009040:	3b01      	subs	r3, #1
 8009042:	b29a      	uxth	r2, r3
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8009048:	e02b      	b.n	80090a2 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	689b      	ldr	r3, [r3, #8]
 8009050:	f003 0302 	and.w	r3, r3, #2
 8009054:	2b02      	cmp	r3, #2
 8009056:	d112      	bne.n	800907e <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800905c:	881a      	ldrh	r2, [r3, #0]
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009068:	1c9a      	adds	r2, r3, #2
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009072:	b29b      	uxth	r3, r3
 8009074:	3b01      	subs	r3, #1
 8009076:	b29a      	uxth	r2, r3
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	86da      	strh	r2, [r3, #54]	; 0x36
 800907c:	e011      	b.n	80090a2 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800907e:	f7fc fcb7 	bl	80059f0 <HAL_GetTick>
 8009082:	4602      	mov	r2, r0
 8009084:	69bb      	ldr	r3, [r7, #24]
 8009086:	1ad3      	subs	r3, r2, r3
 8009088:	683a      	ldr	r2, [r7, #0]
 800908a:	429a      	cmp	r2, r3
 800908c:	d803      	bhi.n	8009096 <HAL_SPI_Transmit+0x168>
 800908e:	683b      	ldr	r3, [r7, #0]
 8009090:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009094:	d102      	bne.n	800909c <HAL_SPI_Transmit+0x16e>
 8009096:	683b      	ldr	r3, [r7, #0]
 8009098:	2b00      	cmp	r3, #0
 800909a:	d102      	bne.n	80090a2 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800909c:	2303      	movs	r3, #3
 800909e:	77fb      	strb	r3, [r7, #31]
          goto error;
 80090a0:	e074      	b.n	800918c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80090a6:	b29b      	uxth	r3, r3
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d1ce      	bne.n	800904a <HAL_SPI_Transmit+0x11c>
 80090ac:	e04c      	b.n	8009148 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	685b      	ldr	r3, [r3, #4]
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d002      	beq.n	80090bc <HAL_SPI_Transmit+0x18e>
 80090b6:	8afb      	ldrh	r3, [r7, #22]
 80090b8:	2b01      	cmp	r3, #1
 80090ba:	d140      	bne.n	800913e <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	330c      	adds	r3, #12
 80090c6:	7812      	ldrb	r2, [r2, #0]
 80090c8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090ce:	1c5a      	adds	r2, r3, #1
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80090d8:	b29b      	uxth	r3, r3
 80090da:	3b01      	subs	r3, #1
 80090dc:	b29a      	uxth	r2, r3
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80090e2:	e02c      	b.n	800913e <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	689b      	ldr	r3, [r3, #8]
 80090ea:	f003 0302 	and.w	r3, r3, #2
 80090ee:	2b02      	cmp	r3, #2
 80090f0:	d113      	bne.n	800911a <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	330c      	adds	r3, #12
 80090fc:	7812      	ldrb	r2, [r2, #0]
 80090fe:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009104:	1c5a      	adds	r2, r3, #1
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800910e:	b29b      	uxth	r3, r3
 8009110:	3b01      	subs	r3, #1
 8009112:	b29a      	uxth	r2, r3
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	86da      	strh	r2, [r3, #54]	; 0x36
 8009118:	e011      	b.n	800913e <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800911a:	f7fc fc69 	bl	80059f0 <HAL_GetTick>
 800911e:	4602      	mov	r2, r0
 8009120:	69bb      	ldr	r3, [r7, #24]
 8009122:	1ad3      	subs	r3, r2, r3
 8009124:	683a      	ldr	r2, [r7, #0]
 8009126:	429a      	cmp	r2, r3
 8009128:	d803      	bhi.n	8009132 <HAL_SPI_Transmit+0x204>
 800912a:	683b      	ldr	r3, [r7, #0]
 800912c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009130:	d102      	bne.n	8009138 <HAL_SPI_Transmit+0x20a>
 8009132:	683b      	ldr	r3, [r7, #0]
 8009134:	2b00      	cmp	r3, #0
 8009136:	d102      	bne.n	800913e <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8009138:	2303      	movs	r3, #3
 800913a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800913c:	e026      	b.n	800918c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009142:	b29b      	uxth	r3, r3
 8009144:	2b00      	cmp	r3, #0
 8009146:	d1cd      	bne.n	80090e4 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009148:	69ba      	ldr	r2, [r7, #24]
 800914a:	6839      	ldr	r1, [r7, #0]
 800914c:	68f8      	ldr	r0, [r7, #12]
 800914e:	f000 fbcb 	bl	80098e8 <SPI_EndRxTxTransaction>
 8009152:	4603      	mov	r3, r0
 8009154:	2b00      	cmp	r3, #0
 8009156:	d002      	beq.n	800915e <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	2220      	movs	r2, #32
 800915c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	689b      	ldr	r3, [r3, #8]
 8009162:	2b00      	cmp	r3, #0
 8009164:	d10a      	bne.n	800917c <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009166:	2300      	movs	r3, #0
 8009168:	613b      	str	r3, [r7, #16]
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	68db      	ldr	r3, [r3, #12]
 8009170:	613b      	str	r3, [r7, #16]
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	689b      	ldr	r3, [r3, #8]
 8009178:	613b      	str	r3, [r7, #16]
 800917a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009180:	2b00      	cmp	r3, #0
 8009182:	d002      	beq.n	800918a <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8009184:	2301      	movs	r3, #1
 8009186:	77fb      	strb	r3, [r7, #31]
 8009188:	e000      	b.n	800918c <HAL_SPI_Transmit+0x25e>
  }

error:
 800918a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	2201      	movs	r2, #1
 8009190:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	2200      	movs	r2, #0
 8009198:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800919c:	7ffb      	ldrb	r3, [r7, #31]
}
 800919e:	4618      	mov	r0, r3
 80091a0:	3720      	adds	r7, #32
 80091a2:	46bd      	mov	sp, r7
 80091a4:	bd80      	pop	{r7, pc}

080091a6 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80091a6:	b580      	push	{r7, lr}
 80091a8:	b088      	sub	sp, #32
 80091aa:	af02      	add	r7, sp, #8
 80091ac:	60f8      	str	r0, [r7, #12]
 80091ae:	60b9      	str	r1, [r7, #8]
 80091b0:	603b      	str	r3, [r7, #0]
 80091b2:	4613      	mov	r3, r2
 80091b4:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80091b6:	2300      	movs	r3, #0
 80091b8:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	685b      	ldr	r3, [r3, #4]
 80091be:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80091c2:	d112      	bne.n	80091ea <HAL_SPI_Receive+0x44>
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	689b      	ldr	r3, [r3, #8]
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d10e      	bne.n	80091ea <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	2204      	movs	r2, #4
 80091d0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80091d4:	88fa      	ldrh	r2, [r7, #6]
 80091d6:	683b      	ldr	r3, [r7, #0]
 80091d8:	9300      	str	r3, [sp, #0]
 80091da:	4613      	mov	r3, r2
 80091dc:	68ba      	ldr	r2, [r7, #8]
 80091de:	68b9      	ldr	r1, [r7, #8]
 80091e0:	68f8      	ldr	r0, [r7, #12]
 80091e2:	f000 f8f1 	bl	80093c8 <HAL_SPI_TransmitReceive>
 80091e6:	4603      	mov	r3, r0
 80091e8:	e0ea      	b.n	80093c0 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80091f0:	2b01      	cmp	r3, #1
 80091f2:	d101      	bne.n	80091f8 <HAL_SPI_Receive+0x52>
 80091f4:	2302      	movs	r3, #2
 80091f6:	e0e3      	b.n	80093c0 <HAL_SPI_Receive+0x21a>
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	2201      	movs	r2, #1
 80091fc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009200:	f7fc fbf6 	bl	80059f0 <HAL_GetTick>
 8009204:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800920c:	b2db      	uxtb	r3, r3
 800920e:	2b01      	cmp	r3, #1
 8009210:	d002      	beq.n	8009218 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8009212:	2302      	movs	r3, #2
 8009214:	75fb      	strb	r3, [r7, #23]
    goto error;
 8009216:	e0ca      	b.n	80093ae <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8009218:	68bb      	ldr	r3, [r7, #8]
 800921a:	2b00      	cmp	r3, #0
 800921c:	d002      	beq.n	8009224 <HAL_SPI_Receive+0x7e>
 800921e:	88fb      	ldrh	r3, [r7, #6]
 8009220:	2b00      	cmp	r3, #0
 8009222:	d102      	bne.n	800922a <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8009224:	2301      	movs	r3, #1
 8009226:	75fb      	strb	r3, [r7, #23]
    goto error;
 8009228:	e0c1      	b.n	80093ae <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	2204      	movs	r2, #4
 800922e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	2200      	movs	r2, #0
 8009236:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	68ba      	ldr	r2, [r7, #8]
 800923c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	88fa      	ldrh	r2, [r7, #6]
 8009242:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	88fa      	ldrh	r2, [r7, #6]
 8009248:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	2200      	movs	r2, #0
 800924e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	2200      	movs	r2, #0
 8009254:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	2200      	movs	r2, #0
 800925a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	2200      	movs	r2, #0
 8009260:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	2200      	movs	r2, #0
 8009266:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	689b      	ldr	r3, [r3, #8]
 800926c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009270:	d10f      	bne.n	8009292 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	681a      	ldr	r2, [r3, #0]
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009280:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	681a      	ldr	r2, [r3, #0]
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8009290:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800929c:	2b40      	cmp	r3, #64	; 0x40
 800929e:	d007      	beq.n	80092b0 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	681a      	ldr	r2, [r3, #0]
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80092ae:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	68db      	ldr	r3, [r3, #12]
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d162      	bne.n	800937e <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80092b8:	e02e      	b.n	8009318 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	689b      	ldr	r3, [r3, #8]
 80092c0:	f003 0301 	and.w	r3, r3, #1
 80092c4:	2b01      	cmp	r3, #1
 80092c6:	d115      	bne.n	80092f4 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	f103 020c 	add.w	r2, r3, #12
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092d4:	7812      	ldrb	r2, [r2, #0]
 80092d6:	b2d2      	uxtb	r2, r2
 80092d8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092de:	1c5a      	adds	r2, r3, #1
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80092e8:	b29b      	uxth	r3, r3
 80092ea:	3b01      	subs	r3, #1
 80092ec:	b29a      	uxth	r2, r3
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80092f2:	e011      	b.n	8009318 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80092f4:	f7fc fb7c 	bl	80059f0 <HAL_GetTick>
 80092f8:	4602      	mov	r2, r0
 80092fa:	693b      	ldr	r3, [r7, #16]
 80092fc:	1ad3      	subs	r3, r2, r3
 80092fe:	683a      	ldr	r2, [r7, #0]
 8009300:	429a      	cmp	r2, r3
 8009302:	d803      	bhi.n	800930c <HAL_SPI_Receive+0x166>
 8009304:	683b      	ldr	r3, [r7, #0]
 8009306:	f1b3 3fff 	cmp.w	r3, #4294967295
 800930a:	d102      	bne.n	8009312 <HAL_SPI_Receive+0x16c>
 800930c:	683b      	ldr	r3, [r7, #0]
 800930e:	2b00      	cmp	r3, #0
 8009310:	d102      	bne.n	8009318 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8009312:	2303      	movs	r3, #3
 8009314:	75fb      	strb	r3, [r7, #23]
          goto error;
 8009316:	e04a      	b.n	80093ae <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800931c:	b29b      	uxth	r3, r3
 800931e:	2b00      	cmp	r3, #0
 8009320:	d1cb      	bne.n	80092ba <HAL_SPI_Receive+0x114>
 8009322:	e031      	b.n	8009388 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	689b      	ldr	r3, [r3, #8]
 800932a:	f003 0301 	and.w	r3, r3, #1
 800932e:	2b01      	cmp	r3, #1
 8009330:	d113      	bne.n	800935a <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	68da      	ldr	r2, [r3, #12]
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800933c:	b292      	uxth	r2, r2
 800933e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009344:	1c9a      	adds	r2, r3, #2
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800934e:	b29b      	uxth	r3, r3
 8009350:	3b01      	subs	r3, #1
 8009352:	b29a      	uxth	r2, r3
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009358:	e011      	b.n	800937e <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800935a:	f7fc fb49 	bl	80059f0 <HAL_GetTick>
 800935e:	4602      	mov	r2, r0
 8009360:	693b      	ldr	r3, [r7, #16]
 8009362:	1ad3      	subs	r3, r2, r3
 8009364:	683a      	ldr	r2, [r7, #0]
 8009366:	429a      	cmp	r2, r3
 8009368:	d803      	bhi.n	8009372 <HAL_SPI_Receive+0x1cc>
 800936a:	683b      	ldr	r3, [r7, #0]
 800936c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009370:	d102      	bne.n	8009378 <HAL_SPI_Receive+0x1d2>
 8009372:	683b      	ldr	r3, [r7, #0]
 8009374:	2b00      	cmp	r3, #0
 8009376:	d102      	bne.n	800937e <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8009378:	2303      	movs	r3, #3
 800937a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800937c:	e017      	b.n	80093ae <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009382:	b29b      	uxth	r3, r3
 8009384:	2b00      	cmp	r3, #0
 8009386:	d1cd      	bne.n	8009324 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009388:	693a      	ldr	r2, [r7, #16]
 800938a:	6839      	ldr	r1, [r7, #0]
 800938c:	68f8      	ldr	r0, [r7, #12]
 800938e:	f000 fa45 	bl	800981c <SPI_EndRxTransaction>
 8009392:	4603      	mov	r3, r0
 8009394:	2b00      	cmp	r3, #0
 8009396:	d002      	beq.n	800939e <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	2220      	movs	r2, #32
 800939c:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d002      	beq.n	80093ac <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 80093a6:	2301      	movs	r3, #1
 80093a8:	75fb      	strb	r3, [r7, #23]
 80093aa:	e000      	b.n	80093ae <HAL_SPI_Receive+0x208>
  }

error :
 80093ac:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	2201      	movs	r2, #1
 80093b2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	2200      	movs	r2, #0
 80093ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80093be:	7dfb      	ldrb	r3, [r7, #23]
}
 80093c0:	4618      	mov	r0, r3
 80093c2:	3718      	adds	r7, #24
 80093c4:	46bd      	mov	sp, r7
 80093c6:	bd80      	pop	{r7, pc}

080093c8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80093c8:	b580      	push	{r7, lr}
 80093ca:	b08c      	sub	sp, #48	; 0x30
 80093cc:	af00      	add	r7, sp, #0
 80093ce:	60f8      	str	r0, [r7, #12]
 80093d0:	60b9      	str	r1, [r7, #8]
 80093d2:	607a      	str	r2, [r7, #4]
 80093d4:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80093d6:	2301      	movs	r3, #1
 80093d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80093da:	2300      	movs	r3, #0
 80093dc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80093e6:	2b01      	cmp	r3, #1
 80093e8:	d101      	bne.n	80093ee <HAL_SPI_TransmitReceive+0x26>
 80093ea:	2302      	movs	r3, #2
 80093ec:	e18a      	b.n	8009704 <HAL_SPI_TransmitReceive+0x33c>
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	2201      	movs	r2, #1
 80093f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80093f6:	f7fc fafb 	bl	80059f0 <HAL_GetTick>
 80093fa:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009402:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	685b      	ldr	r3, [r3, #4]
 800940a:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800940c:	887b      	ldrh	r3, [r7, #2]
 800940e:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009410:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009414:	2b01      	cmp	r3, #1
 8009416:	d00f      	beq.n	8009438 <HAL_SPI_TransmitReceive+0x70>
 8009418:	69fb      	ldr	r3, [r7, #28]
 800941a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800941e:	d107      	bne.n	8009430 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	689b      	ldr	r3, [r3, #8]
 8009424:	2b00      	cmp	r3, #0
 8009426:	d103      	bne.n	8009430 <HAL_SPI_TransmitReceive+0x68>
 8009428:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800942c:	2b04      	cmp	r3, #4
 800942e:	d003      	beq.n	8009438 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8009430:	2302      	movs	r3, #2
 8009432:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8009436:	e15b      	b.n	80096f0 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009438:	68bb      	ldr	r3, [r7, #8]
 800943a:	2b00      	cmp	r3, #0
 800943c:	d005      	beq.n	800944a <HAL_SPI_TransmitReceive+0x82>
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	2b00      	cmp	r3, #0
 8009442:	d002      	beq.n	800944a <HAL_SPI_TransmitReceive+0x82>
 8009444:	887b      	ldrh	r3, [r7, #2]
 8009446:	2b00      	cmp	r3, #0
 8009448:	d103      	bne.n	8009452 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800944a:	2301      	movs	r3, #1
 800944c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8009450:	e14e      	b.n	80096f0 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009458:	b2db      	uxtb	r3, r3
 800945a:	2b04      	cmp	r3, #4
 800945c:	d003      	beq.n	8009466 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	2205      	movs	r2, #5
 8009462:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	2200      	movs	r2, #0
 800946a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	687a      	ldr	r2, [r7, #4]
 8009470:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	887a      	ldrh	r2, [r7, #2]
 8009476:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	887a      	ldrh	r2, [r7, #2]
 800947c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	68ba      	ldr	r2, [r7, #8]
 8009482:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	887a      	ldrh	r2, [r7, #2]
 8009488:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	887a      	ldrh	r2, [r7, #2]
 800948e:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	2200      	movs	r2, #0
 8009494:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	2200      	movs	r2, #0
 800949a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80094a6:	2b40      	cmp	r3, #64	; 0x40
 80094a8:	d007      	beq.n	80094ba <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	681a      	ldr	r2, [r3, #0]
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80094b8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	68db      	ldr	r3, [r3, #12]
 80094be:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80094c2:	d178      	bne.n	80095b6 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	685b      	ldr	r3, [r3, #4]
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d002      	beq.n	80094d2 <HAL_SPI_TransmitReceive+0x10a>
 80094cc:	8b7b      	ldrh	r3, [r7, #26]
 80094ce:	2b01      	cmp	r3, #1
 80094d0:	d166      	bne.n	80095a0 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80094d6:	881a      	ldrh	r2, [r3, #0]
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80094e2:	1c9a      	adds	r2, r3, #2
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80094ec:	b29b      	uxth	r3, r3
 80094ee:	3b01      	subs	r3, #1
 80094f0:	b29a      	uxth	r2, r3
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80094f6:	e053      	b.n	80095a0 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	689b      	ldr	r3, [r3, #8]
 80094fe:	f003 0302 	and.w	r3, r3, #2
 8009502:	2b02      	cmp	r3, #2
 8009504:	d11b      	bne.n	800953e <HAL_SPI_TransmitReceive+0x176>
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800950a:	b29b      	uxth	r3, r3
 800950c:	2b00      	cmp	r3, #0
 800950e:	d016      	beq.n	800953e <HAL_SPI_TransmitReceive+0x176>
 8009510:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009512:	2b01      	cmp	r3, #1
 8009514:	d113      	bne.n	800953e <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800951a:	881a      	ldrh	r2, [r3, #0]
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009526:	1c9a      	adds	r2, r3, #2
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009530:	b29b      	uxth	r3, r3
 8009532:	3b01      	subs	r3, #1
 8009534:	b29a      	uxth	r2, r3
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800953a:	2300      	movs	r3, #0
 800953c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	689b      	ldr	r3, [r3, #8]
 8009544:	f003 0301 	and.w	r3, r3, #1
 8009548:	2b01      	cmp	r3, #1
 800954a:	d119      	bne.n	8009580 <HAL_SPI_TransmitReceive+0x1b8>
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009550:	b29b      	uxth	r3, r3
 8009552:	2b00      	cmp	r3, #0
 8009554:	d014      	beq.n	8009580 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	68da      	ldr	r2, [r3, #12]
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009560:	b292      	uxth	r2, r2
 8009562:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009568:	1c9a      	adds	r2, r3, #2
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009572:	b29b      	uxth	r3, r3
 8009574:	3b01      	subs	r3, #1
 8009576:	b29a      	uxth	r2, r3
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800957c:	2301      	movs	r3, #1
 800957e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009580:	f7fc fa36 	bl	80059f0 <HAL_GetTick>
 8009584:	4602      	mov	r2, r0
 8009586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009588:	1ad3      	subs	r3, r2, r3
 800958a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800958c:	429a      	cmp	r2, r3
 800958e:	d807      	bhi.n	80095a0 <HAL_SPI_TransmitReceive+0x1d8>
 8009590:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009592:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009596:	d003      	beq.n	80095a0 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8009598:	2303      	movs	r3, #3
 800959a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800959e:	e0a7      	b.n	80096f0 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80095a4:	b29b      	uxth	r3, r3
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d1a6      	bne.n	80094f8 <HAL_SPI_TransmitReceive+0x130>
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80095ae:	b29b      	uxth	r3, r3
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d1a1      	bne.n	80094f8 <HAL_SPI_TransmitReceive+0x130>
 80095b4:	e07c      	b.n	80096b0 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	685b      	ldr	r3, [r3, #4]
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d002      	beq.n	80095c4 <HAL_SPI_TransmitReceive+0x1fc>
 80095be:	8b7b      	ldrh	r3, [r7, #26]
 80095c0:	2b01      	cmp	r3, #1
 80095c2:	d16b      	bne.n	800969c <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	330c      	adds	r3, #12
 80095ce:	7812      	ldrb	r2, [r2, #0]
 80095d0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095d6:	1c5a      	adds	r2, r3, #1
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80095e0:	b29b      	uxth	r3, r3
 80095e2:	3b01      	subs	r3, #1
 80095e4:	b29a      	uxth	r2, r3
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80095ea:	e057      	b.n	800969c <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	689b      	ldr	r3, [r3, #8]
 80095f2:	f003 0302 	and.w	r3, r3, #2
 80095f6:	2b02      	cmp	r3, #2
 80095f8:	d11c      	bne.n	8009634 <HAL_SPI_TransmitReceive+0x26c>
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80095fe:	b29b      	uxth	r3, r3
 8009600:	2b00      	cmp	r3, #0
 8009602:	d017      	beq.n	8009634 <HAL_SPI_TransmitReceive+0x26c>
 8009604:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009606:	2b01      	cmp	r3, #1
 8009608:	d114      	bne.n	8009634 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	330c      	adds	r3, #12
 8009614:	7812      	ldrb	r2, [r2, #0]
 8009616:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800961c:	1c5a      	adds	r2, r3, #1
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009626:	b29b      	uxth	r3, r3
 8009628:	3b01      	subs	r3, #1
 800962a:	b29a      	uxth	r2, r3
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009630:	2300      	movs	r3, #0
 8009632:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	689b      	ldr	r3, [r3, #8]
 800963a:	f003 0301 	and.w	r3, r3, #1
 800963e:	2b01      	cmp	r3, #1
 8009640:	d119      	bne.n	8009676 <HAL_SPI_TransmitReceive+0x2ae>
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009646:	b29b      	uxth	r3, r3
 8009648:	2b00      	cmp	r3, #0
 800964a:	d014      	beq.n	8009676 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	68da      	ldr	r2, [r3, #12]
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009656:	b2d2      	uxtb	r2, r2
 8009658:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800965e:	1c5a      	adds	r2, r3, #1
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009668:	b29b      	uxth	r3, r3
 800966a:	3b01      	subs	r3, #1
 800966c:	b29a      	uxth	r2, r3
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009672:	2301      	movs	r3, #1
 8009674:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009676:	f7fc f9bb 	bl	80059f0 <HAL_GetTick>
 800967a:	4602      	mov	r2, r0
 800967c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800967e:	1ad3      	subs	r3, r2, r3
 8009680:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009682:	429a      	cmp	r2, r3
 8009684:	d803      	bhi.n	800968e <HAL_SPI_TransmitReceive+0x2c6>
 8009686:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009688:	f1b3 3fff 	cmp.w	r3, #4294967295
 800968c:	d102      	bne.n	8009694 <HAL_SPI_TransmitReceive+0x2cc>
 800968e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009690:	2b00      	cmp	r3, #0
 8009692:	d103      	bne.n	800969c <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8009694:	2303      	movs	r3, #3
 8009696:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800969a:	e029      	b.n	80096f0 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80096a0:	b29b      	uxth	r3, r3
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d1a2      	bne.n	80095ec <HAL_SPI_TransmitReceive+0x224>
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80096aa:	b29b      	uxth	r3, r3
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d19d      	bne.n	80095ec <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80096b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80096b2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80096b4:	68f8      	ldr	r0, [r7, #12]
 80096b6:	f000 f917 	bl	80098e8 <SPI_EndRxTxTransaction>
 80096ba:	4603      	mov	r3, r0
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d006      	beq.n	80096ce <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80096c0:	2301      	movs	r3, #1
 80096c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	2220      	movs	r2, #32
 80096ca:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80096cc:	e010      	b.n	80096f0 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	689b      	ldr	r3, [r3, #8]
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d10b      	bne.n	80096ee <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80096d6:	2300      	movs	r3, #0
 80096d8:	617b      	str	r3, [r7, #20]
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	68db      	ldr	r3, [r3, #12]
 80096e0:	617b      	str	r3, [r7, #20]
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	689b      	ldr	r3, [r3, #8]
 80096e8:	617b      	str	r3, [r7, #20]
 80096ea:	697b      	ldr	r3, [r7, #20]
 80096ec:	e000      	b.n	80096f0 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80096ee:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	2201      	movs	r2, #1
 80096f4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	2200      	movs	r2, #0
 80096fc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8009700:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8009704:	4618      	mov	r0, r3
 8009706:	3730      	adds	r7, #48	; 0x30
 8009708:	46bd      	mov	sp, r7
 800970a:	bd80      	pop	{r7, pc}

0800970c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800970c:	b580      	push	{r7, lr}
 800970e:	b088      	sub	sp, #32
 8009710:	af00      	add	r7, sp, #0
 8009712:	60f8      	str	r0, [r7, #12]
 8009714:	60b9      	str	r1, [r7, #8]
 8009716:	603b      	str	r3, [r7, #0]
 8009718:	4613      	mov	r3, r2
 800971a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800971c:	f7fc f968 	bl	80059f0 <HAL_GetTick>
 8009720:	4602      	mov	r2, r0
 8009722:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009724:	1a9b      	subs	r3, r3, r2
 8009726:	683a      	ldr	r2, [r7, #0]
 8009728:	4413      	add	r3, r2
 800972a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800972c:	f7fc f960 	bl	80059f0 <HAL_GetTick>
 8009730:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009732:	4b39      	ldr	r3, [pc, #228]	; (8009818 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	015b      	lsls	r3, r3, #5
 8009738:	0d1b      	lsrs	r3, r3, #20
 800973a:	69fa      	ldr	r2, [r7, #28]
 800973c:	fb02 f303 	mul.w	r3, r2, r3
 8009740:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009742:	e054      	b.n	80097ee <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009744:	683b      	ldr	r3, [r7, #0]
 8009746:	f1b3 3fff 	cmp.w	r3, #4294967295
 800974a:	d050      	beq.n	80097ee <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800974c:	f7fc f950 	bl	80059f0 <HAL_GetTick>
 8009750:	4602      	mov	r2, r0
 8009752:	69bb      	ldr	r3, [r7, #24]
 8009754:	1ad3      	subs	r3, r2, r3
 8009756:	69fa      	ldr	r2, [r7, #28]
 8009758:	429a      	cmp	r2, r3
 800975a:	d902      	bls.n	8009762 <SPI_WaitFlagStateUntilTimeout+0x56>
 800975c:	69fb      	ldr	r3, [r7, #28]
 800975e:	2b00      	cmp	r3, #0
 8009760:	d13d      	bne.n	80097de <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	685a      	ldr	r2, [r3, #4]
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009770:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	685b      	ldr	r3, [r3, #4]
 8009776:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800977a:	d111      	bne.n	80097a0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	689b      	ldr	r3, [r3, #8]
 8009780:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009784:	d004      	beq.n	8009790 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	689b      	ldr	r3, [r3, #8]
 800978a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800978e:	d107      	bne.n	80097a0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	681a      	ldr	r2, [r3, #0]
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800979e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80097a4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80097a8:	d10f      	bne.n	80097ca <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	681a      	ldr	r2, [r3, #0]
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80097b8:	601a      	str	r2, [r3, #0]
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	681a      	ldr	r2, [r3, #0]
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80097c8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	2201      	movs	r2, #1
 80097ce:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	2200      	movs	r2, #0
 80097d6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80097da:	2303      	movs	r3, #3
 80097dc:	e017      	b.n	800980e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80097de:	697b      	ldr	r3, [r7, #20]
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d101      	bne.n	80097e8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80097e4:	2300      	movs	r3, #0
 80097e6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80097e8:	697b      	ldr	r3, [r7, #20]
 80097ea:	3b01      	subs	r3, #1
 80097ec:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	689a      	ldr	r2, [r3, #8]
 80097f4:	68bb      	ldr	r3, [r7, #8]
 80097f6:	4013      	ands	r3, r2
 80097f8:	68ba      	ldr	r2, [r7, #8]
 80097fa:	429a      	cmp	r2, r3
 80097fc:	bf0c      	ite	eq
 80097fe:	2301      	moveq	r3, #1
 8009800:	2300      	movne	r3, #0
 8009802:	b2db      	uxtb	r3, r3
 8009804:	461a      	mov	r2, r3
 8009806:	79fb      	ldrb	r3, [r7, #7]
 8009808:	429a      	cmp	r2, r3
 800980a:	d19b      	bne.n	8009744 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800980c:	2300      	movs	r3, #0
}
 800980e:	4618      	mov	r0, r3
 8009810:	3720      	adds	r7, #32
 8009812:	46bd      	mov	sp, r7
 8009814:	bd80      	pop	{r7, pc}
 8009816:	bf00      	nop
 8009818:	20000000 	.word	0x20000000

0800981c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800981c:	b580      	push	{r7, lr}
 800981e:	b086      	sub	sp, #24
 8009820:	af02      	add	r7, sp, #8
 8009822:	60f8      	str	r0, [r7, #12]
 8009824:	60b9      	str	r1, [r7, #8]
 8009826:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	685b      	ldr	r3, [r3, #4]
 800982c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009830:	d111      	bne.n	8009856 <SPI_EndRxTransaction+0x3a>
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	689b      	ldr	r3, [r3, #8]
 8009836:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800983a:	d004      	beq.n	8009846 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	689b      	ldr	r3, [r3, #8]
 8009840:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009844:	d107      	bne.n	8009856 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	681a      	ldr	r2, [r3, #0]
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009854:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	685b      	ldr	r3, [r3, #4]
 800985a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800985e:	d12a      	bne.n	80098b6 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	689b      	ldr	r3, [r3, #8]
 8009864:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009868:	d012      	beq.n	8009890 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	9300      	str	r3, [sp, #0]
 800986e:	68bb      	ldr	r3, [r7, #8]
 8009870:	2200      	movs	r2, #0
 8009872:	2180      	movs	r1, #128	; 0x80
 8009874:	68f8      	ldr	r0, [r7, #12]
 8009876:	f7ff ff49 	bl	800970c <SPI_WaitFlagStateUntilTimeout>
 800987a:	4603      	mov	r3, r0
 800987c:	2b00      	cmp	r3, #0
 800987e:	d02d      	beq.n	80098dc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009884:	f043 0220 	orr.w	r2, r3, #32
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800988c:	2303      	movs	r3, #3
 800988e:	e026      	b.n	80098de <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	9300      	str	r3, [sp, #0]
 8009894:	68bb      	ldr	r3, [r7, #8]
 8009896:	2200      	movs	r2, #0
 8009898:	2101      	movs	r1, #1
 800989a:	68f8      	ldr	r0, [r7, #12]
 800989c:	f7ff ff36 	bl	800970c <SPI_WaitFlagStateUntilTimeout>
 80098a0:	4603      	mov	r3, r0
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d01a      	beq.n	80098dc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80098aa:	f043 0220 	orr.w	r2, r3, #32
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80098b2:	2303      	movs	r3, #3
 80098b4:	e013      	b.n	80098de <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	9300      	str	r3, [sp, #0]
 80098ba:	68bb      	ldr	r3, [r7, #8]
 80098bc:	2200      	movs	r2, #0
 80098be:	2101      	movs	r1, #1
 80098c0:	68f8      	ldr	r0, [r7, #12]
 80098c2:	f7ff ff23 	bl	800970c <SPI_WaitFlagStateUntilTimeout>
 80098c6:	4603      	mov	r3, r0
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d007      	beq.n	80098dc <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80098d0:	f043 0220 	orr.w	r2, r3, #32
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80098d8:	2303      	movs	r3, #3
 80098da:	e000      	b.n	80098de <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80098dc:	2300      	movs	r3, #0
}
 80098de:	4618      	mov	r0, r3
 80098e0:	3710      	adds	r7, #16
 80098e2:	46bd      	mov	sp, r7
 80098e4:	bd80      	pop	{r7, pc}
	...

080098e8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80098e8:	b580      	push	{r7, lr}
 80098ea:	b088      	sub	sp, #32
 80098ec:	af02      	add	r7, sp, #8
 80098ee:	60f8      	str	r0, [r7, #12]
 80098f0:	60b9      	str	r1, [r7, #8]
 80098f2:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80098f4:	4b1b      	ldr	r3, [pc, #108]	; (8009964 <SPI_EndRxTxTransaction+0x7c>)
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	4a1b      	ldr	r2, [pc, #108]	; (8009968 <SPI_EndRxTxTransaction+0x80>)
 80098fa:	fba2 2303 	umull	r2, r3, r2, r3
 80098fe:	0d5b      	lsrs	r3, r3, #21
 8009900:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009904:	fb02 f303 	mul.w	r3, r2, r3
 8009908:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	685b      	ldr	r3, [r3, #4]
 800990e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009912:	d112      	bne.n	800993a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	9300      	str	r3, [sp, #0]
 8009918:	68bb      	ldr	r3, [r7, #8]
 800991a:	2200      	movs	r2, #0
 800991c:	2180      	movs	r1, #128	; 0x80
 800991e:	68f8      	ldr	r0, [r7, #12]
 8009920:	f7ff fef4 	bl	800970c <SPI_WaitFlagStateUntilTimeout>
 8009924:	4603      	mov	r3, r0
 8009926:	2b00      	cmp	r3, #0
 8009928:	d016      	beq.n	8009958 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800992e:	f043 0220 	orr.w	r2, r3, #32
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8009936:	2303      	movs	r3, #3
 8009938:	e00f      	b.n	800995a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800993a:	697b      	ldr	r3, [r7, #20]
 800993c:	2b00      	cmp	r3, #0
 800993e:	d00a      	beq.n	8009956 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8009940:	697b      	ldr	r3, [r7, #20]
 8009942:	3b01      	subs	r3, #1
 8009944:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	689b      	ldr	r3, [r3, #8]
 800994c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009950:	2b80      	cmp	r3, #128	; 0x80
 8009952:	d0f2      	beq.n	800993a <SPI_EndRxTxTransaction+0x52>
 8009954:	e000      	b.n	8009958 <SPI_EndRxTxTransaction+0x70>
        break;
 8009956:	bf00      	nop
  }

  return HAL_OK;
 8009958:	2300      	movs	r3, #0
}
 800995a:	4618      	mov	r0, r3
 800995c:	3718      	adds	r7, #24
 800995e:	46bd      	mov	sp, r7
 8009960:	bd80      	pop	{r7, pc}
 8009962:	bf00      	nop
 8009964:	20000000 	.word	0x20000000
 8009968:	165e9f81 	.word	0x165e9f81

0800996c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800996c:	b580      	push	{r7, lr}
 800996e:	b082      	sub	sp, #8
 8009970:	af00      	add	r7, sp, #0
 8009972:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	2b00      	cmp	r3, #0
 8009978:	d101      	bne.n	800997e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800997a:	2301      	movs	r3, #1
 800997c:	e041      	b.n	8009a02 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009984:	b2db      	uxtb	r3, r3
 8009986:	2b00      	cmp	r3, #0
 8009988:	d106      	bne.n	8009998 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	2200      	movs	r2, #0
 800998e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009992:	6878      	ldr	r0, [r7, #4]
 8009994:	f000 f839 	bl	8009a0a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	2202      	movs	r2, #2
 800999c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	681a      	ldr	r2, [r3, #0]
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	3304      	adds	r3, #4
 80099a8:	4619      	mov	r1, r3
 80099aa:	4610      	mov	r0, r2
 80099ac:	f000 faea 	bl	8009f84 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	2201      	movs	r2, #1
 80099b4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	2201      	movs	r2, #1
 80099bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	2201      	movs	r2, #1
 80099c4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	2201      	movs	r2, #1
 80099cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	2201      	movs	r2, #1
 80099d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	2201      	movs	r2, #1
 80099dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	2201      	movs	r2, #1
 80099e4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	2201      	movs	r2, #1
 80099ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	2201      	movs	r2, #1
 80099f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	2201      	movs	r2, #1
 80099fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009a00:	2300      	movs	r3, #0
}
 8009a02:	4618      	mov	r0, r3
 8009a04:	3708      	adds	r7, #8
 8009a06:	46bd      	mov	sp, r7
 8009a08:	bd80      	pop	{r7, pc}

08009a0a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8009a0a:	b480      	push	{r7}
 8009a0c:	b083      	sub	sp, #12
 8009a0e:	af00      	add	r7, sp, #0
 8009a10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8009a12:	bf00      	nop
 8009a14:	370c      	adds	r7, #12
 8009a16:	46bd      	mov	sp, r7
 8009a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a1c:	4770      	bx	lr
	...

08009a20 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009a20:	b480      	push	{r7}
 8009a22:	b085      	sub	sp, #20
 8009a24:	af00      	add	r7, sp, #0
 8009a26:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009a2e:	b2db      	uxtb	r3, r3
 8009a30:	2b01      	cmp	r3, #1
 8009a32:	d001      	beq.n	8009a38 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009a34:	2301      	movs	r3, #1
 8009a36:	e04e      	b.n	8009ad6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	2202      	movs	r2, #2
 8009a3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	68da      	ldr	r2, [r3, #12]
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	f042 0201 	orr.w	r2, r2, #1
 8009a4e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	4a23      	ldr	r2, [pc, #140]	; (8009ae4 <HAL_TIM_Base_Start_IT+0xc4>)
 8009a56:	4293      	cmp	r3, r2
 8009a58:	d022      	beq.n	8009aa0 <HAL_TIM_Base_Start_IT+0x80>
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009a62:	d01d      	beq.n	8009aa0 <HAL_TIM_Base_Start_IT+0x80>
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	4a1f      	ldr	r2, [pc, #124]	; (8009ae8 <HAL_TIM_Base_Start_IT+0xc8>)
 8009a6a:	4293      	cmp	r3, r2
 8009a6c:	d018      	beq.n	8009aa0 <HAL_TIM_Base_Start_IT+0x80>
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	4a1e      	ldr	r2, [pc, #120]	; (8009aec <HAL_TIM_Base_Start_IT+0xcc>)
 8009a74:	4293      	cmp	r3, r2
 8009a76:	d013      	beq.n	8009aa0 <HAL_TIM_Base_Start_IT+0x80>
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	4a1c      	ldr	r2, [pc, #112]	; (8009af0 <HAL_TIM_Base_Start_IT+0xd0>)
 8009a7e:	4293      	cmp	r3, r2
 8009a80:	d00e      	beq.n	8009aa0 <HAL_TIM_Base_Start_IT+0x80>
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	4a1b      	ldr	r2, [pc, #108]	; (8009af4 <HAL_TIM_Base_Start_IT+0xd4>)
 8009a88:	4293      	cmp	r3, r2
 8009a8a:	d009      	beq.n	8009aa0 <HAL_TIM_Base_Start_IT+0x80>
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	4a19      	ldr	r2, [pc, #100]	; (8009af8 <HAL_TIM_Base_Start_IT+0xd8>)
 8009a92:	4293      	cmp	r3, r2
 8009a94:	d004      	beq.n	8009aa0 <HAL_TIM_Base_Start_IT+0x80>
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	4a18      	ldr	r2, [pc, #96]	; (8009afc <HAL_TIM_Base_Start_IT+0xdc>)
 8009a9c:	4293      	cmp	r3, r2
 8009a9e:	d111      	bne.n	8009ac4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	689b      	ldr	r3, [r3, #8]
 8009aa6:	f003 0307 	and.w	r3, r3, #7
 8009aaa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	2b06      	cmp	r3, #6
 8009ab0:	d010      	beq.n	8009ad4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	681a      	ldr	r2, [r3, #0]
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	f042 0201 	orr.w	r2, r2, #1
 8009ac0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009ac2:	e007      	b.n	8009ad4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	681a      	ldr	r2, [r3, #0]
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	f042 0201 	orr.w	r2, r2, #1
 8009ad2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009ad4:	2300      	movs	r3, #0
}
 8009ad6:	4618      	mov	r0, r3
 8009ad8:	3714      	adds	r7, #20
 8009ada:	46bd      	mov	sp, r7
 8009adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ae0:	4770      	bx	lr
 8009ae2:	bf00      	nop
 8009ae4:	40010000 	.word	0x40010000
 8009ae8:	40000400 	.word	0x40000400
 8009aec:	40000800 	.word	0x40000800
 8009af0:	40000c00 	.word	0x40000c00
 8009af4:	40010400 	.word	0x40010400
 8009af8:	40014000 	.word	0x40014000
 8009afc:	40001800 	.word	0x40001800

08009b00 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009b00:	b580      	push	{r7, lr}
 8009b02:	b082      	sub	sp, #8
 8009b04:	af00      	add	r7, sp, #0
 8009b06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d101      	bne.n	8009b12 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009b0e:	2301      	movs	r3, #1
 8009b10:	e041      	b.n	8009b96 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009b18:	b2db      	uxtb	r3, r3
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d106      	bne.n	8009b2c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	2200      	movs	r2, #0
 8009b22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009b26:	6878      	ldr	r0, [r7, #4]
 8009b28:	f7f9 f83a 	bl	8002ba0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	2202      	movs	r2, #2
 8009b30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	681a      	ldr	r2, [r3, #0]
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	3304      	adds	r3, #4
 8009b3c:	4619      	mov	r1, r3
 8009b3e:	4610      	mov	r0, r2
 8009b40:	f000 fa20 	bl	8009f84 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	2201      	movs	r2, #1
 8009b48:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	2201      	movs	r2, #1
 8009b50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	2201      	movs	r2, #1
 8009b58:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	2201      	movs	r2, #1
 8009b60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	2201      	movs	r2, #1
 8009b68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	2201      	movs	r2, #1
 8009b70:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	2201      	movs	r2, #1
 8009b78:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	2201      	movs	r2, #1
 8009b80:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	2201      	movs	r2, #1
 8009b88:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	2201      	movs	r2, #1
 8009b90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009b94:	2300      	movs	r3, #0
}
 8009b96:	4618      	mov	r0, r3
 8009b98:	3708      	adds	r7, #8
 8009b9a:	46bd      	mov	sp, r7
 8009b9c:	bd80      	pop	{r7, pc}

08009b9e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009b9e:	b580      	push	{r7, lr}
 8009ba0:	b082      	sub	sp, #8
 8009ba2:	af00      	add	r7, sp, #0
 8009ba4:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	691b      	ldr	r3, [r3, #16]
 8009bac:	f003 0302 	and.w	r3, r3, #2
 8009bb0:	2b02      	cmp	r3, #2
 8009bb2:	d122      	bne.n	8009bfa <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	68db      	ldr	r3, [r3, #12]
 8009bba:	f003 0302 	and.w	r3, r3, #2
 8009bbe:	2b02      	cmp	r3, #2
 8009bc0:	d11b      	bne.n	8009bfa <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	f06f 0202 	mvn.w	r2, #2
 8009bca:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	2201      	movs	r2, #1
 8009bd0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	699b      	ldr	r3, [r3, #24]
 8009bd8:	f003 0303 	and.w	r3, r3, #3
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d003      	beq.n	8009be8 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009be0:	6878      	ldr	r0, [r7, #4]
 8009be2:	f000 f9b1 	bl	8009f48 <HAL_TIM_IC_CaptureCallback>
 8009be6:	e005      	b.n	8009bf4 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009be8:	6878      	ldr	r0, [r7, #4]
 8009bea:	f000 f9a3 	bl	8009f34 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009bee:	6878      	ldr	r0, [r7, #4]
 8009bf0:	f000 f9b4 	bl	8009f5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	2200      	movs	r2, #0
 8009bf8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	691b      	ldr	r3, [r3, #16]
 8009c00:	f003 0304 	and.w	r3, r3, #4
 8009c04:	2b04      	cmp	r3, #4
 8009c06:	d122      	bne.n	8009c4e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	68db      	ldr	r3, [r3, #12]
 8009c0e:	f003 0304 	and.w	r3, r3, #4
 8009c12:	2b04      	cmp	r3, #4
 8009c14:	d11b      	bne.n	8009c4e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	f06f 0204 	mvn.w	r2, #4
 8009c1e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	2202      	movs	r2, #2
 8009c24:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	699b      	ldr	r3, [r3, #24]
 8009c2c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d003      	beq.n	8009c3c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009c34:	6878      	ldr	r0, [r7, #4]
 8009c36:	f000 f987 	bl	8009f48 <HAL_TIM_IC_CaptureCallback>
 8009c3a:	e005      	b.n	8009c48 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009c3c:	6878      	ldr	r0, [r7, #4]
 8009c3e:	f000 f979 	bl	8009f34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009c42:	6878      	ldr	r0, [r7, #4]
 8009c44:	f000 f98a 	bl	8009f5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	2200      	movs	r2, #0
 8009c4c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	691b      	ldr	r3, [r3, #16]
 8009c54:	f003 0308 	and.w	r3, r3, #8
 8009c58:	2b08      	cmp	r3, #8
 8009c5a:	d122      	bne.n	8009ca2 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	68db      	ldr	r3, [r3, #12]
 8009c62:	f003 0308 	and.w	r3, r3, #8
 8009c66:	2b08      	cmp	r3, #8
 8009c68:	d11b      	bne.n	8009ca2 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	f06f 0208 	mvn.w	r2, #8
 8009c72:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	2204      	movs	r2, #4
 8009c78:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	69db      	ldr	r3, [r3, #28]
 8009c80:	f003 0303 	and.w	r3, r3, #3
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d003      	beq.n	8009c90 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009c88:	6878      	ldr	r0, [r7, #4]
 8009c8a:	f000 f95d 	bl	8009f48 <HAL_TIM_IC_CaptureCallback>
 8009c8e:	e005      	b.n	8009c9c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009c90:	6878      	ldr	r0, [r7, #4]
 8009c92:	f000 f94f 	bl	8009f34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009c96:	6878      	ldr	r0, [r7, #4]
 8009c98:	f000 f960 	bl	8009f5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	2200      	movs	r2, #0
 8009ca0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	691b      	ldr	r3, [r3, #16]
 8009ca8:	f003 0310 	and.w	r3, r3, #16
 8009cac:	2b10      	cmp	r3, #16
 8009cae:	d122      	bne.n	8009cf6 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	68db      	ldr	r3, [r3, #12]
 8009cb6:	f003 0310 	and.w	r3, r3, #16
 8009cba:	2b10      	cmp	r3, #16
 8009cbc:	d11b      	bne.n	8009cf6 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	f06f 0210 	mvn.w	r2, #16
 8009cc6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	2208      	movs	r2, #8
 8009ccc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	69db      	ldr	r3, [r3, #28]
 8009cd4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d003      	beq.n	8009ce4 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009cdc:	6878      	ldr	r0, [r7, #4]
 8009cde:	f000 f933 	bl	8009f48 <HAL_TIM_IC_CaptureCallback>
 8009ce2:	e005      	b.n	8009cf0 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009ce4:	6878      	ldr	r0, [r7, #4]
 8009ce6:	f000 f925 	bl	8009f34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009cea:	6878      	ldr	r0, [r7, #4]
 8009cec:	f000 f936 	bl	8009f5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	2200      	movs	r2, #0
 8009cf4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	691b      	ldr	r3, [r3, #16]
 8009cfc:	f003 0301 	and.w	r3, r3, #1
 8009d00:	2b01      	cmp	r3, #1
 8009d02:	d10e      	bne.n	8009d22 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	68db      	ldr	r3, [r3, #12]
 8009d0a:	f003 0301 	and.w	r3, r3, #1
 8009d0e:	2b01      	cmp	r3, #1
 8009d10:	d107      	bne.n	8009d22 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	f06f 0201 	mvn.w	r2, #1
 8009d1a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009d1c:	6878      	ldr	r0, [r7, #4]
 8009d1e:	f7f8 fcf7 	bl	8002710 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	691b      	ldr	r3, [r3, #16]
 8009d28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d2c:	2b80      	cmp	r3, #128	; 0x80
 8009d2e:	d10e      	bne.n	8009d4e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	68db      	ldr	r3, [r3, #12]
 8009d36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d3a:	2b80      	cmp	r3, #128	; 0x80
 8009d3c:	d107      	bne.n	8009d4e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009d46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009d48:	6878      	ldr	r0, [r7, #4]
 8009d4a:	f000 fbf1 	bl	800a530 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	691b      	ldr	r3, [r3, #16]
 8009d54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d58:	2b40      	cmp	r3, #64	; 0x40
 8009d5a:	d10e      	bne.n	8009d7a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	68db      	ldr	r3, [r3, #12]
 8009d62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d66:	2b40      	cmp	r3, #64	; 0x40
 8009d68:	d107      	bne.n	8009d7a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009d72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009d74:	6878      	ldr	r0, [r7, #4]
 8009d76:	f000 f8fb 	bl	8009f70 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	691b      	ldr	r3, [r3, #16]
 8009d80:	f003 0320 	and.w	r3, r3, #32
 8009d84:	2b20      	cmp	r3, #32
 8009d86:	d10e      	bne.n	8009da6 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	68db      	ldr	r3, [r3, #12]
 8009d8e:	f003 0320 	and.w	r3, r3, #32
 8009d92:	2b20      	cmp	r3, #32
 8009d94:	d107      	bne.n	8009da6 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	f06f 0220 	mvn.w	r2, #32
 8009d9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009da0:	6878      	ldr	r0, [r7, #4]
 8009da2:	f000 fbbb 	bl	800a51c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009da6:	bf00      	nop
 8009da8:	3708      	adds	r7, #8
 8009daa:	46bd      	mov	sp, r7
 8009dac:	bd80      	pop	{r7, pc}
	...

08009db0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009db0:	b580      	push	{r7, lr}
 8009db2:	b086      	sub	sp, #24
 8009db4:	af00      	add	r7, sp, #0
 8009db6:	60f8      	str	r0, [r7, #12]
 8009db8:	60b9      	str	r1, [r7, #8]
 8009dba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009dbc:	2300      	movs	r3, #0
 8009dbe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009dc6:	2b01      	cmp	r3, #1
 8009dc8:	d101      	bne.n	8009dce <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009dca:	2302      	movs	r3, #2
 8009dcc:	e0ae      	b.n	8009f2c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	2201      	movs	r2, #1
 8009dd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	2b0c      	cmp	r3, #12
 8009dda:	f200 809f 	bhi.w	8009f1c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8009dde:	a201      	add	r2, pc, #4	; (adr r2, 8009de4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009de0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009de4:	08009e19 	.word	0x08009e19
 8009de8:	08009f1d 	.word	0x08009f1d
 8009dec:	08009f1d 	.word	0x08009f1d
 8009df0:	08009f1d 	.word	0x08009f1d
 8009df4:	08009e59 	.word	0x08009e59
 8009df8:	08009f1d 	.word	0x08009f1d
 8009dfc:	08009f1d 	.word	0x08009f1d
 8009e00:	08009f1d 	.word	0x08009f1d
 8009e04:	08009e9b 	.word	0x08009e9b
 8009e08:	08009f1d 	.word	0x08009f1d
 8009e0c:	08009f1d 	.word	0x08009f1d
 8009e10:	08009f1d 	.word	0x08009f1d
 8009e14:	08009edb 	.word	0x08009edb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	68b9      	ldr	r1, [r7, #8]
 8009e1e:	4618      	mov	r0, r3
 8009e20:	f000 f950 	bl	800a0c4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	699a      	ldr	r2, [r3, #24]
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	f042 0208 	orr.w	r2, r2, #8
 8009e32:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	699a      	ldr	r2, [r3, #24]
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	f022 0204 	bic.w	r2, r2, #4
 8009e42:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	6999      	ldr	r1, [r3, #24]
 8009e4a:	68bb      	ldr	r3, [r7, #8]
 8009e4c:	691a      	ldr	r2, [r3, #16]
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	430a      	orrs	r2, r1
 8009e54:	619a      	str	r2, [r3, #24]
      break;
 8009e56:	e064      	b.n	8009f22 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	68b9      	ldr	r1, [r7, #8]
 8009e5e:	4618      	mov	r0, r3
 8009e60:	f000 f9a0 	bl	800a1a4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	699a      	ldr	r2, [r3, #24]
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009e72:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	699a      	ldr	r2, [r3, #24]
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009e82:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	6999      	ldr	r1, [r3, #24]
 8009e8a:	68bb      	ldr	r3, [r7, #8]
 8009e8c:	691b      	ldr	r3, [r3, #16]
 8009e8e:	021a      	lsls	r2, r3, #8
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	430a      	orrs	r2, r1
 8009e96:	619a      	str	r2, [r3, #24]
      break;
 8009e98:	e043      	b.n	8009f22 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	68b9      	ldr	r1, [r7, #8]
 8009ea0:	4618      	mov	r0, r3
 8009ea2:	f000 f9f5 	bl	800a290 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	69da      	ldr	r2, [r3, #28]
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	f042 0208 	orr.w	r2, r2, #8
 8009eb4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	69da      	ldr	r2, [r3, #28]
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	f022 0204 	bic.w	r2, r2, #4
 8009ec4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	69d9      	ldr	r1, [r3, #28]
 8009ecc:	68bb      	ldr	r3, [r7, #8]
 8009ece:	691a      	ldr	r2, [r3, #16]
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	430a      	orrs	r2, r1
 8009ed6:	61da      	str	r2, [r3, #28]
      break;
 8009ed8:	e023      	b.n	8009f22 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	68b9      	ldr	r1, [r7, #8]
 8009ee0:	4618      	mov	r0, r3
 8009ee2:	f000 fa49 	bl	800a378 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	69da      	ldr	r2, [r3, #28]
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009ef4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	69da      	ldr	r2, [r3, #28]
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009f04:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	69d9      	ldr	r1, [r3, #28]
 8009f0c:	68bb      	ldr	r3, [r7, #8]
 8009f0e:	691b      	ldr	r3, [r3, #16]
 8009f10:	021a      	lsls	r2, r3, #8
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	430a      	orrs	r2, r1
 8009f18:	61da      	str	r2, [r3, #28]
      break;
 8009f1a:	e002      	b.n	8009f22 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8009f1c:	2301      	movs	r3, #1
 8009f1e:	75fb      	strb	r3, [r7, #23]
      break;
 8009f20:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	2200      	movs	r2, #0
 8009f26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009f2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f2c:	4618      	mov	r0, r3
 8009f2e:	3718      	adds	r7, #24
 8009f30:	46bd      	mov	sp, r7
 8009f32:	bd80      	pop	{r7, pc}

08009f34 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009f34:	b480      	push	{r7}
 8009f36:	b083      	sub	sp, #12
 8009f38:	af00      	add	r7, sp, #0
 8009f3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009f3c:	bf00      	nop
 8009f3e:	370c      	adds	r7, #12
 8009f40:	46bd      	mov	sp, r7
 8009f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f46:	4770      	bx	lr

08009f48 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009f48:	b480      	push	{r7}
 8009f4a:	b083      	sub	sp, #12
 8009f4c:	af00      	add	r7, sp, #0
 8009f4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009f50:	bf00      	nop
 8009f52:	370c      	adds	r7, #12
 8009f54:	46bd      	mov	sp, r7
 8009f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f5a:	4770      	bx	lr

08009f5c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009f5c:	b480      	push	{r7}
 8009f5e:	b083      	sub	sp, #12
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009f64:	bf00      	nop
 8009f66:	370c      	adds	r7, #12
 8009f68:	46bd      	mov	sp, r7
 8009f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f6e:	4770      	bx	lr

08009f70 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009f70:	b480      	push	{r7}
 8009f72:	b083      	sub	sp, #12
 8009f74:	af00      	add	r7, sp, #0
 8009f76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009f78:	bf00      	nop
 8009f7a:	370c      	adds	r7, #12
 8009f7c:	46bd      	mov	sp, r7
 8009f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f82:	4770      	bx	lr

08009f84 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009f84:	b480      	push	{r7}
 8009f86:	b085      	sub	sp, #20
 8009f88:	af00      	add	r7, sp, #0
 8009f8a:	6078      	str	r0, [r7, #4]
 8009f8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	4a40      	ldr	r2, [pc, #256]	; (800a098 <TIM_Base_SetConfig+0x114>)
 8009f98:	4293      	cmp	r3, r2
 8009f9a:	d013      	beq.n	8009fc4 <TIM_Base_SetConfig+0x40>
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009fa2:	d00f      	beq.n	8009fc4 <TIM_Base_SetConfig+0x40>
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	4a3d      	ldr	r2, [pc, #244]	; (800a09c <TIM_Base_SetConfig+0x118>)
 8009fa8:	4293      	cmp	r3, r2
 8009faa:	d00b      	beq.n	8009fc4 <TIM_Base_SetConfig+0x40>
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	4a3c      	ldr	r2, [pc, #240]	; (800a0a0 <TIM_Base_SetConfig+0x11c>)
 8009fb0:	4293      	cmp	r3, r2
 8009fb2:	d007      	beq.n	8009fc4 <TIM_Base_SetConfig+0x40>
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	4a3b      	ldr	r2, [pc, #236]	; (800a0a4 <TIM_Base_SetConfig+0x120>)
 8009fb8:	4293      	cmp	r3, r2
 8009fba:	d003      	beq.n	8009fc4 <TIM_Base_SetConfig+0x40>
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	4a3a      	ldr	r2, [pc, #232]	; (800a0a8 <TIM_Base_SetConfig+0x124>)
 8009fc0:	4293      	cmp	r3, r2
 8009fc2:	d108      	bne.n	8009fd6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009fca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009fcc:	683b      	ldr	r3, [r7, #0]
 8009fce:	685b      	ldr	r3, [r3, #4]
 8009fd0:	68fa      	ldr	r2, [r7, #12]
 8009fd2:	4313      	orrs	r3, r2
 8009fd4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	4a2f      	ldr	r2, [pc, #188]	; (800a098 <TIM_Base_SetConfig+0x114>)
 8009fda:	4293      	cmp	r3, r2
 8009fdc:	d02b      	beq.n	800a036 <TIM_Base_SetConfig+0xb2>
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009fe4:	d027      	beq.n	800a036 <TIM_Base_SetConfig+0xb2>
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	4a2c      	ldr	r2, [pc, #176]	; (800a09c <TIM_Base_SetConfig+0x118>)
 8009fea:	4293      	cmp	r3, r2
 8009fec:	d023      	beq.n	800a036 <TIM_Base_SetConfig+0xb2>
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	4a2b      	ldr	r2, [pc, #172]	; (800a0a0 <TIM_Base_SetConfig+0x11c>)
 8009ff2:	4293      	cmp	r3, r2
 8009ff4:	d01f      	beq.n	800a036 <TIM_Base_SetConfig+0xb2>
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	4a2a      	ldr	r2, [pc, #168]	; (800a0a4 <TIM_Base_SetConfig+0x120>)
 8009ffa:	4293      	cmp	r3, r2
 8009ffc:	d01b      	beq.n	800a036 <TIM_Base_SetConfig+0xb2>
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	4a29      	ldr	r2, [pc, #164]	; (800a0a8 <TIM_Base_SetConfig+0x124>)
 800a002:	4293      	cmp	r3, r2
 800a004:	d017      	beq.n	800a036 <TIM_Base_SetConfig+0xb2>
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	4a28      	ldr	r2, [pc, #160]	; (800a0ac <TIM_Base_SetConfig+0x128>)
 800a00a:	4293      	cmp	r3, r2
 800a00c:	d013      	beq.n	800a036 <TIM_Base_SetConfig+0xb2>
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	4a27      	ldr	r2, [pc, #156]	; (800a0b0 <TIM_Base_SetConfig+0x12c>)
 800a012:	4293      	cmp	r3, r2
 800a014:	d00f      	beq.n	800a036 <TIM_Base_SetConfig+0xb2>
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	4a26      	ldr	r2, [pc, #152]	; (800a0b4 <TIM_Base_SetConfig+0x130>)
 800a01a:	4293      	cmp	r3, r2
 800a01c:	d00b      	beq.n	800a036 <TIM_Base_SetConfig+0xb2>
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	4a25      	ldr	r2, [pc, #148]	; (800a0b8 <TIM_Base_SetConfig+0x134>)
 800a022:	4293      	cmp	r3, r2
 800a024:	d007      	beq.n	800a036 <TIM_Base_SetConfig+0xb2>
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	4a24      	ldr	r2, [pc, #144]	; (800a0bc <TIM_Base_SetConfig+0x138>)
 800a02a:	4293      	cmp	r3, r2
 800a02c:	d003      	beq.n	800a036 <TIM_Base_SetConfig+0xb2>
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	4a23      	ldr	r2, [pc, #140]	; (800a0c0 <TIM_Base_SetConfig+0x13c>)
 800a032:	4293      	cmp	r3, r2
 800a034:	d108      	bne.n	800a048 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a03c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a03e:	683b      	ldr	r3, [r7, #0]
 800a040:	68db      	ldr	r3, [r3, #12]
 800a042:	68fa      	ldr	r2, [r7, #12]
 800a044:	4313      	orrs	r3, r2
 800a046:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a04e:	683b      	ldr	r3, [r7, #0]
 800a050:	695b      	ldr	r3, [r3, #20]
 800a052:	4313      	orrs	r3, r2
 800a054:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	68fa      	ldr	r2, [r7, #12]
 800a05a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a05c:	683b      	ldr	r3, [r7, #0]
 800a05e:	689a      	ldr	r2, [r3, #8]
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a064:	683b      	ldr	r3, [r7, #0]
 800a066:	681a      	ldr	r2, [r3, #0]
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	4a0a      	ldr	r2, [pc, #40]	; (800a098 <TIM_Base_SetConfig+0x114>)
 800a070:	4293      	cmp	r3, r2
 800a072:	d003      	beq.n	800a07c <TIM_Base_SetConfig+0xf8>
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	4a0c      	ldr	r2, [pc, #48]	; (800a0a8 <TIM_Base_SetConfig+0x124>)
 800a078:	4293      	cmp	r3, r2
 800a07a:	d103      	bne.n	800a084 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a07c:	683b      	ldr	r3, [r7, #0]
 800a07e:	691a      	ldr	r2, [r3, #16]
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	2201      	movs	r2, #1
 800a088:	615a      	str	r2, [r3, #20]
}
 800a08a:	bf00      	nop
 800a08c:	3714      	adds	r7, #20
 800a08e:	46bd      	mov	sp, r7
 800a090:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a094:	4770      	bx	lr
 800a096:	bf00      	nop
 800a098:	40010000 	.word	0x40010000
 800a09c:	40000400 	.word	0x40000400
 800a0a0:	40000800 	.word	0x40000800
 800a0a4:	40000c00 	.word	0x40000c00
 800a0a8:	40010400 	.word	0x40010400
 800a0ac:	40014000 	.word	0x40014000
 800a0b0:	40014400 	.word	0x40014400
 800a0b4:	40014800 	.word	0x40014800
 800a0b8:	40001800 	.word	0x40001800
 800a0bc:	40001c00 	.word	0x40001c00
 800a0c0:	40002000 	.word	0x40002000

0800a0c4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a0c4:	b480      	push	{r7}
 800a0c6:	b087      	sub	sp, #28
 800a0c8:	af00      	add	r7, sp, #0
 800a0ca:	6078      	str	r0, [r7, #4]
 800a0cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	6a1b      	ldr	r3, [r3, #32]
 800a0d2:	f023 0201 	bic.w	r2, r3, #1
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	6a1b      	ldr	r3, [r3, #32]
 800a0de:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	685b      	ldr	r3, [r3, #4]
 800a0e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	699b      	ldr	r3, [r3, #24]
 800a0ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a0f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	f023 0303 	bic.w	r3, r3, #3
 800a0fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a0fc:	683b      	ldr	r3, [r7, #0]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	68fa      	ldr	r2, [r7, #12]
 800a102:	4313      	orrs	r3, r2
 800a104:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a106:	697b      	ldr	r3, [r7, #20]
 800a108:	f023 0302 	bic.w	r3, r3, #2
 800a10c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a10e:	683b      	ldr	r3, [r7, #0]
 800a110:	689b      	ldr	r3, [r3, #8]
 800a112:	697a      	ldr	r2, [r7, #20]
 800a114:	4313      	orrs	r3, r2
 800a116:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	4a20      	ldr	r2, [pc, #128]	; (800a19c <TIM_OC1_SetConfig+0xd8>)
 800a11c:	4293      	cmp	r3, r2
 800a11e:	d003      	beq.n	800a128 <TIM_OC1_SetConfig+0x64>
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	4a1f      	ldr	r2, [pc, #124]	; (800a1a0 <TIM_OC1_SetConfig+0xdc>)
 800a124:	4293      	cmp	r3, r2
 800a126:	d10c      	bne.n	800a142 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a128:	697b      	ldr	r3, [r7, #20]
 800a12a:	f023 0308 	bic.w	r3, r3, #8
 800a12e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a130:	683b      	ldr	r3, [r7, #0]
 800a132:	68db      	ldr	r3, [r3, #12]
 800a134:	697a      	ldr	r2, [r7, #20]
 800a136:	4313      	orrs	r3, r2
 800a138:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a13a:	697b      	ldr	r3, [r7, #20]
 800a13c:	f023 0304 	bic.w	r3, r3, #4
 800a140:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	4a15      	ldr	r2, [pc, #84]	; (800a19c <TIM_OC1_SetConfig+0xd8>)
 800a146:	4293      	cmp	r3, r2
 800a148:	d003      	beq.n	800a152 <TIM_OC1_SetConfig+0x8e>
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	4a14      	ldr	r2, [pc, #80]	; (800a1a0 <TIM_OC1_SetConfig+0xdc>)
 800a14e:	4293      	cmp	r3, r2
 800a150:	d111      	bne.n	800a176 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a152:	693b      	ldr	r3, [r7, #16]
 800a154:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a158:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a15a:	693b      	ldr	r3, [r7, #16]
 800a15c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a160:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a162:	683b      	ldr	r3, [r7, #0]
 800a164:	695b      	ldr	r3, [r3, #20]
 800a166:	693a      	ldr	r2, [r7, #16]
 800a168:	4313      	orrs	r3, r2
 800a16a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a16c:	683b      	ldr	r3, [r7, #0]
 800a16e:	699b      	ldr	r3, [r3, #24]
 800a170:	693a      	ldr	r2, [r7, #16]
 800a172:	4313      	orrs	r3, r2
 800a174:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	693a      	ldr	r2, [r7, #16]
 800a17a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	68fa      	ldr	r2, [r7, #12]
 800a180:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a182:	683b      	ldr	r3, [r7, #0]
 800a184:	685a      	ldr	r2, [r3, #4]
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	697a      	ldr	r2, [r7, #20]
 800a18e:	621a      	str	r2, [r3, #32]
}
 800a190:	bf00      	nop
 800a192:	371c      	adds	r7, #28
 800a194:	46bd      	mov	sp, r7
 800a196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a19a:	4770      	bx	lr
 800a19c:	40010000 	.word	0x40010000
 800a1a0:	40010400 	.word	0x40010400

0800a1a4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a1a4:	b480      	push	{r7}
 800a1a6:	b087      	sub	sp, #28
 800a1a8:	af00      	add	r7, sp, #0
 800a1aa:	6078      	str	r0, [r7, #4]
 800a1ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	6a1b      	ldr	r3, [r3, #32]
 800a1b2:	f023 0210 	bic.w	r2, r3, #16
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	6a1b      	ldr	r3, [r3, #32]
 800a1be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	685b      	ldr	r3, [r3, #4]
 800a1c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	699b      	ldr	r3, [r3, #24]
 800a1ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a1d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a1da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a1dc:	683b      	ldr	r3, [r7, #0]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	021b      	lsls	r3, r3, #8
 800a1e2:	68fa      	ldr	r2, [r7, #12]
 800a1e4:	4313      	orrs	r3, r2
 800a1e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a1e8:	697b      	ldr	r3, [r7, #20]
 800a1ea:	f023 0320 	bic.w	r3, r3, #32
 800a1ee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a1f0:	683b      	ldr	r3, [r7, #0]
 800a1f2:	689b      	ldr	r3, [r3, #8]
 800a1f4:	011b      	lsls	r3, r3, #4
 800a1f6:	697a      	ldr	r2, [r7, #20]
 800a1f8:	4313      	orrs	r3, r2
 800a1fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	4a22      	ldr	r2, [pc, #136]	; (800a288 <TIM_OC2_SetConfig+0xe4>)
 800a200:	4293      	cmp	r3, r2
 800a202:	d003      	beq.n	800a20c <TIM_OC2_SetConfig+0x68>
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	4a21      	ldr	r2, [pc, #132]	; (800a28c <TIM_OC2_SetConfig+0xe8>)
 800a208:	4293      	cmp	r3, r2
 800a20a:	d10d      	bne.n	800a228 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a20c:	697b      	ldr	r3, [r7, #20]
 800a20e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a212:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a214:	683b      	ldr	r3, [r7, #0]
 800a216:	68db      	ldr	r3, [r3, #12]
 800a218:	011b      	lsls	r3, r3, #4
 800a21a:	697a      	ldr	r2, [r7, #20]
 800a21c:	4313      	orrs	r3, r2
 800a21e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a220:	697b      	ldr	r3, [r7, #20]
 800a222:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a226:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	4a17      	ldr	r2, [pc, #92]	; (800a288 <TIM_OC2_SetConfig+0xe4>)
 800a22c:	4293      	cmp	r3, r2
 800a22e:	d003      	beq.n	800a238 <TIM_OC2_SetConfig+0x94>
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	4a16      	ldr	r2, [pc, #88]	; (800a28c <TIM_OC2_SetConfig+0xe8>)
 800a234:	4293      	cmp	r3, r2
 800a236:	d113      	bne.n	800a260 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a238:	693b      	ldr	r3, [r7, #16]
 800a23a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a23e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a240:	693b      	ldr	r3, [r7, #16]
 800a242:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a246:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a248:	683b      	ldr	r3, [r7, #0]
 800a24a:	695b      	ldr	r3, [r3, #20]
 800a24c:	009b      	lsls	r3, r3, #2
 800a24e:	693a      	ldr	r2, [r7, #16]
 800a250:	4313      	orrs	r3, r2
 800a252:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a254:	683b      	ldr	r3, [r7, #0]
 800a256:	699b      	ldr	r3, [r3, #24]
 800a258:	009b      	lsls	r3, r3, #2
 800a25a:	693a      	ldr	r2, [r7, #16]
 800a25c:	4313      	orrs	r3, r2
 800a25e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	693a      	ldr	r2, [r7, #16]
 800a264:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	68fa      	ldr	r2, [r7, #12]
 800a26a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a26c:	683b      	ldr	r3, [r7, #0]
 800a26e:	685a      	ldr	r2, [r3, #4]
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	697a      	ldr	r2, [r7, #20]
 800a278:	621a      	str	r2, [r3, #32]
}
 800a27a:	bf00      	nop
 800a27c:	371c      	adds	r7, #28
 800a27e:	46bd      	mov	sp, r7
 800a280:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a284:	4770      	bx	lr
 800a286:	bf00      	nop
 800a288:	40010000 	.word	0x40010000
 800a28c:	40010400 	.word	0x40010400

0800a290 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a290:	b480      	push	{r7}
 800a292:	b087      	sub	sp, #28
 800a294:	af00      	add	r7, sp, #0
 800a296:	6078      	str	r0, [r7, #4]
 800a298:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	6a1b      	ldr	r3, [r3, #32]
 800a29e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	6a1b      	ldr	r3, [r3, #32]
 800a2aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	685b      	ldr	r3, [r3, #4]
 800a2b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	69db      	ldr	r3, [r3, #28]
 800a2b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a2be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	f023 0303 	bic.w	r3, r3, #3
 800a2c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a2c8:	683b      	ldr	r3, [r7, #0]
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	68fa      	ldr	r2, [r7, #12]
 800a2ce:	4313      	orrs	r3, r2
 800a2d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a2d2:	697b      	ldr	r3, [r7, #20]
 800a2d4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a2d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a2da:	683b      	ldr	r3, [r7, #0]
 800a2dc:	689b      	ldr	r3, [r3, #8]
 800a2de:	021b      	lsls	r3, r3, #8
 800a2e0:	697a      	ldr	r2, [r7, #20]
 800a2e2:	4313      	orrs	r3, r2
 800a2e4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	4a21      	ldr	r2, [pc, #132]	; (800a370 <TIM_OC3_SetConfig+0xe0>)
 800a2ea:	4293      	cmp	r3, r2
 800a2ec:	d003      	beq.n	800a2f6 <TIM_OC3_SetConfig+0x66>
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	4a20      	ldr	r2, [pc, #128]	; (800a374 <TIM_OC3_SetConfig+0xe4>)
 800a2f2:	4293      	cmp	r3, r2
 800a2f4:	d10d      	bne.n	800a312 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a2f6:	697b      	ldr	r3, [r7, #20]
 800a2f8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a2fc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a2fe:	683b      	ldr	r3, [r7, #0]
 800a300:	68db      	ldr	r3, [r3, #12]
 800a302:	021b      	lsls	r3, r3, #8
 800a304:	697a      	ldr	r2, [r7, #20]
 800a306:	4313      	orrs	r3, r2
 800a308:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a30a:	697b      	ldr	r3, [r7, #20]
 800a30c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a310:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	4a16      	ldr	r2, [pc, #88]	; (800a370 <TIM_OC3_SetConfig+0xe0>)
 800a316:	4293      	cmp	r3, r2
 800a318:	d003      	beq.n	800a322 <TIM_OC3_SetConfig+0x92>
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	4a15      	ldr	r2, [pc, #84]	; (800a374 <TIM_OC3_SetConfig+0xe4>)
 800a31e:	4293      	cmp	r3, r2
 800a320:	d113      	bne.n	800a34a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a322:	693b      	ldr	r3, [r7, #16]
 800a324:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a328:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a32a:	693b      	ldr	r3, [r7, #16]
 800a32c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a330:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a332:	683b      	ldr	r3, [r7, #0]
 800a334:	695b      	ldr	r3, [r3, #20]
 800a336:	011b      	lsls	r3, r3, #4
 800a338:	693a      	ldr	r2, [r7, #16]
 800a33a:	4313      	orrs	r3, r2
 800a33c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a33e:	683b      	ldr	r3, [r7, #0]
 800a340:	699b      	ldr	r3, [r3, #24]
 800a342:	011b      	lsls	r3, r3, #4
 800a344:	693a      	ldr	r2, [r7, #16]
 800a346:	4313      	orrs	r3, r2
 800a348:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	693a      	ldr	r2, [r7, #16]
 800a34e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	68fa      	ldr	r2, [r7, #12]
 800a354:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a356:	683b      	ldr	r3, [r7, #0]
 800a358:	685a      	ldr	r2, [r3, #4]
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	697a      	ldr	r2, [r7, #20]
 800a362:	621a      	str	r2, [r3, #32]
}
 800a364:	bf00      	nop
 800a366:	371c      	adds	r7, #28
 800a368:	46bd      	mov	sp, r7
 800a36a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a36e:	4770      	bx	lr
 800a370:	40010000 	.word	0x40010000
 800a374:	40010400 	.word	0x40010400

0800a378 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a378:	b480      	push	{r7}
 800a37a:	b087      	sub	sp, #28
 800a37c:	af00      	add	r7, sp, #0
 800a37e:	6078      	str	r0, [r7, #4]
 800a380:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	6a1b      	ldr	r3, [r3, #32]
 800a386:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	6a1b      	ldr	r3, [r3, #32]
 800a392:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	685b      	ldr	r3, [r3, #4]
 800a398:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	69db      	ldr	r3, [r3, #28]
 800a39e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a3a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a3ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a3b0:	683b      	ldr	r3, [r7, #0]
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	021b      	lsls	r3, r3, #8
 800a3b6:	68fa      	ldr	r2, [r7, #12]
 800a3b8:	4313      	orrs	r3, r2
 800a3ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a3bc:	693b      	ldr	r3, [r7, #16]
 800a3be:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a3c2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a3c4:	683b      	ldr	r3, [r7, #0]
 800a3c6:	689b      	ldr	r3, [r3, #8]
 800a3c8:	031b      	lsls	r3, r3, #12
 800a3ca:	693a      	ldr	r2, [r7, #16]
 800a3cc:	4313      	orrs	r3, r2
 800a3ce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	4a12      	ldr	r2, [pc, #72]	; (800a41c <TIM_OC4_SetConfig+0xa4>)
 800a3d4:	4293      	cmp	r3, r2
 800a3d6:	d003      	beq.n	800a3e0 <TIM_OC4_SetConfig+0x68>
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	4a11      	ldr	r2, [pc, #68]	; (800a420 <TIM_OC4_SetConfig+0xa8>)
 800a3dc:	4293      	cmp	r3, r2
 800a3de:	d109      	bne.n	800a3f4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a3e0:	697b      	ldr	r3, [r7, #20]
 800a3e2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a3e6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a3e8:	683b      	ldr	r3, [r7, #0]
 800a3ea:	695b      	ldr	r3, [r3, #20]
 800a3ec:	019b      	lsls	r3, r3, #6
 800a3ee:	697a      	ldr	r2, [r7, #20]
 800a3f0:	4313      	orrs	r3, r2
 800a3f2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	697a      	ldr	r2, [r7, #20]
 800a3f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	68fa      	ldr	r2, [r7, #12]
 800a3fe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a400:	683b      	ldr	r3, [r7, #0]
 800a402:	685a      	ldr	r2, [r3, #4]
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	693a      	ldr	r2, [r7, #16]
 800a40c:	621a      	str	r2, [r3, #32]
}
 800a40e:	bf00      	nop
 800a410:	371c      	adds	r7, #28
 800a412:	46bd      	mov	sp, r7
 800a414:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a418:	4770      	bx	lr
 800a41a:	bf00      	nop
 800a41c:	40010000 	.word	0x40010000
 800a420:	40010400 	.word	0x40010400

0800a424 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a424:	b480      	push	{r7}
 800a426:	b085      	sub	sp, #20
 800a428:	af00      	add	r7, sp, #0
 800a42a:	6078      	str	r0, [r7, #4]
 800a42c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a434:	2b01      	cmp	r3, #1
 800a436:	d101      	bne.n	800a43c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a438:	2302      	movs	r3, #2
 800a43a:	e05a      	b.n	800a4f2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	2201      	movs	r2, #1
 800a440:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	2202      	movs	r2, #2
 800a448:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	685b      	ldr	r3, [r3, #4]
 800a452:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	689b      	ldr	r3, [r3, #8]
 800a45a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a462:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a464:	683b      	ldr	r3, [r7, #0]
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	68fa      	ldr	r2, [r7, #12]
 800a46a:	4313      	orrs	r3, r2
 800a46c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	68fa      	ldr	r2, [r7, #12]
 800a474:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	4a21      	ldr	r2, [pc, #132]	; (800a500 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800a47c:	4293      	cmp	r3, r2
 800a47e:	d022      	beq.n	800a4c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a488:	d01d      	beq.n	800a4c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	4a1d      	ldr	r2, [pc, #116]	; (800a504 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800a490:	4293      	cmp	r3, r2
 800a492:	d018      	beq.n	800a4c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	4a1b      	ldr	r2, [pc, #108]	; (800a508 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800a49a:	4293      	cmp	r3, r2
 800a49c:	d013      	beq.n	800a4c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	4a1a      	ldr	r2, [pc, #104]	; (800a50c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800a4a4:	4293      	cmp	r3, r2
 800a4a6:	d00e      	beq.n	800a4c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	4a18      	ldr	r2, [pc, #96]	; (800a510 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800a4ae:	4293      	cmp	r3, r2
 800a4b0:	d009      	beq.n	800a4c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	4a17      	ldr	r2, [pc, #92]	; (800a514 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a4b8:	4293      	cmp	r3, r2
 800a4ba:	d004      	beq.n	800a4c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	4a15      	ldr	r2, [pc, #84]	; (800a518 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a4c2:	4293      	cmp	r3, r2
 800a4c4:	d10c      	bne.n	800a4e0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a4c6:	68bb      	ldr	r3, [r7, #8]
 800a4c8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a4cc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a4ce:	683b      	ldr	r3, [r7, #0]
 800a4d0:	685b      	ldr	r3, [r3, #4]
 800a4d2:	68ba      	ldr	r2, [r7, #8]
 800a4d4:	4313      	orrs	r3, r2
 800a4d6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	68ba      	ldr	r2, [r7, #8]
 800a4de:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	2201      	movs	r2, #1
 800a4e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	2200      	movs	r2, #0
 800a4ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a4f0:	2300      	movs	r3, #0
}
 800a4f2:	4618      	mov	r0, r3
 800a4f4:	3714      	adds	r7, #20
 800a4f6:	46bd      	mov	sp, r7
 800a4f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4fc:	4770      	bx	lr
 800a4fe:	bf00      	nop
 800a500:	40010000 	.word	0x40010000
 800a504:	40000400 	.word	0x40000400
 800a508:	40000800 	.word	0x40000800
 800a50c:	40000c00 	.word	0x40000c00
 800a510:	40010400 	.word	0x40010400
 800a514:	40014000 	.word	0x40014000
 800a518:	40001800 	.word	0x40001800

0800a51c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a51c:	b480      	push	{r7}
 800a51e:	b083      	sub	sp, #12
 800a520:	af00      	add	r7, sp, #0
 800a522:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a524:	bf00      	nop
 800a526:	370c      	adds	r7, #12
 800a528:	46bd      	mov	sp, r7
 800a52a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a52e:	4770      	bx	lr

0800a530 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a530:	b480      	push	{r7}
 800a532:	b083      	sub	sp, #12
 800a534:	af00      	add	r7, sp, #0
 800a536:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a538:	bf00      	nop
 800a53a:	370c      	adds	r7, #12
 800a53c:	46bd      	mov	sp, r7
 800a53e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a542:	4770      	bx	lr

0800a544 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a544:	b580      	push	{r7, lr}
 800a546:	b082      	sub	sp, #8
 800a548:	af00      	add	r7, sp, #0
 800a54a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d101      	bne.n	800a556 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a552:	2301      	movs	r3, #1
 800a554:	e03f      	b.n	800a5d6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a55c:	b2db      	uxtb	r3, r3
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d106      	bne.n	800a570 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	2200      	movs	r2, #0
 800a566:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a56a:	6878      	ldr	r0, [r7, #4]
 800a56c:	f7f8 fb70 	bl	8002c50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	2224      	movs	r2, #36	; 0x24
 800a574:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	68da      	ldr	r2, [r3, #12]
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a586:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a588:	6878      	ldr	r0, [r7, #4]
 800a58a:	f000 f9cb 	bl	800a924 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	691a      	ldr	r2, [r3, #16]
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a59c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	695a      	ldr	r2, [r3, #20]
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a5ac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	68da      	ldr	r2, [r3, #12]
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a5bc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	2200      	movs	r2, #0
 800a5c2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	2220      	movs	r2, #32
 800a5c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	2220      	movs	r2, #32
 800a5d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800a5d4:	2300      	movs	r3, #0
}
 800a5d6:	4618      	mov	r0, r3
 800a5d8:	3708      	adds	r7, #8
 800a5da:	46bd      	mov	sp, r7
 800a5dc:	bd80      	pop	{r7, pc}

0800a5de <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a5de:	b580      	push	{r7, lr}
 800a5e0:	b08a      	sub	sp, #40	; 0x28
 800a5e2:	af02      	add	r7, sp, #8
 800a5e4:	60f8      	str	r0, [r7, #12]
 800a5e6:	60b9      	str	r1, [r7, #8]
 800a5e8:	603b      	str	r3, [r7, #0]
 800a5ea:	4613      	mov	r3, r2
 800a5ec:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800a5ee:	2300      	movs	r3, #0
 800a5f0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a5f8:	b2db      	uxtb	r3, r3
 800a5fa:	2b20      	cmp	r3, #32
 800a5fc:	d17c      	bne.n	800a6f8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800a5fe:	68bb      	ldr	r3, [r7, #8]
 800a600:	2b00      	cmp	r3, #0
 800a602:	d002      	beq.n	800a60a <HAL_UART_Transmit+0x2c>
 800a604:	88fb      	ldrh	r3, [r7, #6]
 800a606:	2b00      	cmp	r3, #0
 800a608:	d101      	bne.n	800a60e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800a60a:	2301      	movs	r3, #1
 800a60c:	e075      	b.n	800a6fa <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a614:	2b01      	cmp	r3, #1
 800a616:	d101      	bne.n	800a61c <HAL_UART_Transmit+0x3e>
 800a618:	2302      	movs	r3, #2
 800a61a:	e06e      	b.n	800a6fa <HAL_UART_Transmit+0x11c>
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	2201      	movs	r2, #1
 800a620:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	2200      	movs	r2, #0
 800a628:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	2221      	movs	r2, #33	; 0x21
 800a62e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a632:	f7fb f9dd 	bl	80059f0 <HAL_GetTick>
 800a636:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	88fa      	ldrh	r2, [r7, #6]
 800a63c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	88fa      	ldrh	r2, [r7, #6]
 800a642:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	689b      	ldr	r3, [r3, #8]
 800a648:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a64c:	d108      	bne.n	800a660 <HAL_UART_Transmit+0x82>
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	691b      	ldr	r3, [r3, #16]
 800a652:	2b00      	cmp	r3, #0
 800a654:	d104      	bne.n	800a660 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800a656:	2300      	movs	r3, #0
 800a658:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800a65a:	68bb      	ldr	r3, [r7, #8]
 800a65c:	61bb      	str	r3, [r7, #24]
 800a65e:	e003      	b.n	800a668 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800a660:	68bb      	ldr	r3, [r7, #8]
 800a662:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a664:	2300      	movs	r3, #0
 800a666:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	2200      	movs	r2, #0
 800a66c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800a670:	e02a      	b.n	800a6c8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a672:	683b      	ldr	r3, [r7, #0]
 800a674:	9300      	str	r3, [sp, #0]
 800a676:	697b      	ldr	r3, [r7, #20]
 800a678:	2200      	movs	r2, #0
 800a67a:	2180      	movs	r1, #128	; 0x80
 800a67c:	68f8      	ldr	r0, [r7, #12]
 800a67e:	f000 f8e2 	bl	800a846 <UART_WaitOnFlagUntilTimeout>
 800a682:	4603      	mov	r3, r0
 800a684:	2b00      	cmp	r3, #0
 800a686:	d001      	beq.n	800a68c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800a688:	2303      	movs	r3, #3
 800a68a:	e036      	b.n	800a6fa <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800a68c:	69fb      	ldr	r3, [r7, #28]
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d10b      	bne.n	800a6aa <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a692:	69bb      	ldr	r3, [r7, #24]
 800a694:	881b      	ldrh	r3, [r3, #0]
 800a696:	461a      	mov	r2, r3
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a6a0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800a6a2:	69bb      	ldr	r3, [r7, #24]
 800a6a4:	3302      	adds	r3, #2
 800a6a6:	61bb      	str	r3, [r7, #24]
 800a6a8:	e007      	b.n	800a6ba <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800a6aa:	69fb      	ldr	r3, [r7, #28]
 800a6ac:	781a      	ldrb	r2, [r3, #0]
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800a6b4:	69fb      	ldr	r3, [r7, #28]
 800a6b6:	3301      	adds	r3, #1
 800a6b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a6be:	b29b      	uxth	r3, r3
 800a6c0:	3b01      	subs	r3, #1
 800a6c2:	b29a      	uxth	r2, r3
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a6cc:	b29b      	uxth	r3, r3
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	d1cf      	bne.n	800a672 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a6d2:	683b      	ldr	r3, [r7, #0]
 800a6d4:	9300      	str	r3, [sp, #0]
 800a6d6:	697b      	ldr	r3, [r7, #20]
 800a6d8:	2200      	movs	r2, #0
 800a6da:	2140      	movs	r1, #64	; 0x40
 800a6dc:	68f8      	ldr	r0, [r7, #12]
 800a6de:	f000 f8b2 	bl	800a846 <UART_WaitOnFlagUntilTimeout>
 800a6e2:	4603      	mov	r3, r0
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d001      	beq.n	800a6ec <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800a6e8:	2303      	movs	r3, #3
 800a6ea:	e006      	b.n	800a6fa <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	2220      	movs	r2, #32
 800a6f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800a6f4:	2300      	movs	r3, #0
 800a6f6:	e000      	b.n	800a6fa <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800a6f8:	2302      	movs	r3, #2
  }
}
 800a6fa:	4618      	mov	r0, r3
 800a6fc:	3720      	adds	r7, #32
 800a6fe:	46bd      	mov	sp, r7
 800a700:	bd80      	pop	{r7, pc}

0800a702 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a702:	b580      	push	{r7, lr}
 800a704:	b08a      	sub	sp, #40	; 0x28
 800a706:	af02      	add	r7, sp, #8
 800a708:	60f8      	str	r0, [r7, #12]
 800a70a:	60b9      	str	r1, [r7, #8]
 800a70c:	603b      	str	r3, [r7, #0]
 800a70e:	4613      	mov	r3, r2
 800a710:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800a712:	2300      	movs	r3, #0
 800a714:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a71c:	b2db      	uxtb	r3, r3
 800a71e:	2b20      	cmp	r3, #32
 800a720:	f040 808c 	bne.w	800a83c <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 800a724:	68bb      	ldr	r3, [r7, #8]
 800a726:	2b00      	cmp	r3, #0
 800a728:	d002      	beq.n	800a730 <HAL_UART_Receive+0x2e>
 800a72a:	88fb      	ldrh	r3, [r7, #6]
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d101      	bne.n	800a734 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800a730:	2301      	movs	r3, #1
 800a732:	e084      	b.n	800a83e <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a73a:	2b01      	cmp	r3, #1
 800a73c:	d101      	bne.n	800a742 <HAL_UART_Receive+0x40>
 800a73e:	2302      	movs	r3, #2
 800a740:	e07d      	b.n	800a83e <HAL_UART_Receive+0x13c>
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	2201      	movs	r2, #1
 800a746:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	2200      	movs	r2, #0
 800a74e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	2222      	movs	r2, #34	; 0x22
 800a754:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a758:	68fb      	ldr	r3, [r7, #12]
 800a75a:	2200      	movs	r2, #0
 800a75c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a75e:	f7fb f947 	bl	80059f0 <HAL_GetTick>
 800a762:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	88fa      	ldrh	r2, [r7, #6]
 800a768:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	88fa      	ldrh	r2, [r7, #6]
 800a76e:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	689b      	ldr	r3, [r3, #8]
 800a774:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a778:	d108      	bne.n	800a78c <HAL_UART_Receive+0x8a>
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	691b      	ldr	r3, [r3, #16]
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d104      	bne.n	800a78c <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 800a782:	2300      	movs	r3, #0
 800a784:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800a786:	68bb      	ldr	r3, [r7, #8]
 800a788:	61bb      	str	r3, [r7, #24]
 800a78a:	e003      	b.n	800a794 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 800a78c:	68bb      	ldr	r3, [r7, #8]
 800a78e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a790:	2300      	movs	r3, #0
 800a792:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	2200      	movs	r2, #0
 800a798:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800a79c:	e043      	b.n	800a826 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800a79e:	683b      	ldr	r3, [r7, #0]
 800a7a0:	9300      	str	r3, [sp, #0]
 800a7a2:	697b      	ldr	r3, [r7, #20]
 800a7a4:	2200      	movs	r2, #0
 800a7a6:	2120      	movs	r1, #32
 800a7a8:	68f8      	ldr	r0, [r7, #12]
 800a7aa:	f000 f84c 	bl	800a846 <UART_WaitOnFlagUntilTimeout>
 800a7ae:	4603      	mov	r3, r0
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	d001      	beq.n	800a7b8 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 800a7b4:	2303      	movs	r3, #3
 800a7b6:	e042      	b.n	800a83e <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 800a7b8:	69fb      	ldr	r3, [r7, #28]
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	d10c      	bne.n	800a7d8 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800a7be:	68fb      	ldr	r3, [r7, #12]
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	685b      	ldr	r3, [r3, #4]
 800a7c4:	b29b      	uxth	r3, r3
 800a7c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a7ca:	b29a      	uxth	r2, r3
 800a7cc:	69bb      	ldr	r3, [r7, #24]
 800a7ce:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800a7d0:	69bb      	ldr	r3, [r7, #24]
 800a7d2:	3302      	adds	r3, #2
 800a7d4:	61bb      	str	r3, [r7, #24]
 800a7d6:	e01f      	b.n	800a818 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	689b      	ldr	r3, [r3, #8]
 800a7dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a7e0:	d007      	beq.n	800a7f2 <HAL_UART_Receive+0xf0>
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	689b      	ldr	r3, [r3, #8]
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d10a      	bne.n	800a800 <HAL_UART_Receive+0xfe>
 800a7ea:	68fb      	ldr	r3, [r7, #12]
 800a7ec:	691b      	ldr	r3, [r3, #16]
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d106      	bne.n	800a800 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	685b      	ldr	r3, [r3, #4]
 800a7f8:	b2da      	uxtb	r2, r3
 800a7fa:	69fb      	ldr	r3, [r7, #28]
 800a7fc:	701a      	strb	r2, [r3, #0]
 800a7fe:	e008      	b.n	800a812 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a800:	68fb      	ldr	r3, [r7, #12]
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	685b      	ldr	r3, [r3, #4]
 800a806:	b2db      	uxtb	r3, r3
 800a808:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a80c:	b2da      	uxtb	r2, r3
 800a80e:	69fb      	ldr	r3, [r7, #28]
 800a810:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800a812:	69fb      	ldr	r3, [r7, #28]
 800a814:	3301      	adds	r3, #1
 800a816:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a81c:	b29b      	uxth	r3, r3
 800a81e:	3b01      	subs	r3, #1
 800a820:	b29a      	uxth	r2, r3
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a82a:	b29b      	uxth	r3, r3
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d1b6      	bne.n	800a79e <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	2220      	movs	r2, #32
 800a834:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 800a838:	2300      	movs	r3, #0
 800a83a:	e000      	b.n	800a83e <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 800a83c:	2302      	movs	r3, #2
  }
}
 800a83e:	4618      	mov	r0, r3
 800a840:	3720      	adds	r7, #32
 800a842:	46bd      	mov	sp, r7
 800a844:	bd80      	pop	{r7, pc}

0800a846 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800a846:	b580      	push	{r7, lr}
 800a848:	b090      	sub	sp, #64	; 0x40
 800a84a:	af00      	add	r7, sp, #0
 800a84c:	60f8      	str	r0, [r7, #12]
 800a84e:	60b9      	str	r1, [r7, #8]
 800a850:	603b      	str	r3, [r7, #0]
 800a852:	4613      	mov	r3, r2
 800a854:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a856:	e050      	b.n	800a8fa <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a858:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a85a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a85e:	d04c      	beq.n	800a8fa <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800a860:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a862:	2b00      	cmp	r3, #0
 800a864:	d007      	beq.n	800a876 <UART_WaitOnFlagUntilTimeout+0x30>
 800a866:	f7fb f8c3 	bl	80059f0 <HAL_GetTick>
 800a86a:	4602      	mov	r2, r0
 800a86c:	683b      	ldr	r3, [r7, #0]
 800a86e:	1ad3      	subs	r3, r2, r3
 800a870:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a872:	429a      	cmp	r2, r3
 800a874:	d241      	bcs.n	800a8fa <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	330c      	adds	r3, #12
 800a87c:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a87e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a880:	e853 3f00 	ldrex	r3, [r3]
 800a884:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a886:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a888:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a88c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	330c      	adds	r3, #12
 800a894:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a896:	637a      	str	r2, [r7, #52]	; 0x34
 800a898:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a89a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a89c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a89e:	e841 2300 	strex	r3, r2, [r1]
 800a8a2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a8a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	d1e5      	bne.n	800a876 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	3314      	adds	r3, #20
 800a8b0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8b2:	697b      	ldr	r3, [r7, #20]
 800a8b4:	e853 3f00 	ldrex	r3, [r3]
 800a8b8:	613b      	str	r3, [r7, #16]
   return(result);
 800a8ba:	693b      	ldr	r3, [r7, #16]
 800a8bc:	f023 0301 	bic.w	r3, r3, #1
 800a8c0:	63bb      	str	r3, [r7, #56]	; 0x38
 800a8c2:	68fb      	ldr	r3, [r7, #12]
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	3314      	adds	r3, #20
 800a8c8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a8ca:	623a      	str	r2, [r7, #32]
 800a8cc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8ce:	69f9      	ldr	r1, [r7, #28]
 800a8d0:	6a3a      	ldr	r2, [r7, #32]
 800a8d2:	e841 2300 	strex	r3, r2, [r1]
 800a8d6:	61bb      	str	r3, [r7, #24]
   return(result);
 800a8d8:	69bb      	ldr	r3, [r7, #24]
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	d1e5      	bne.n	800a8aa <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	2220      	movs	r2, #32
 800a8e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	2220      	movs	r2, #32
 800a8ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	2200      	movs	r2, #0
 800a8f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800a8f6:	2303      	movs	r3, #3
 800a8f8:	e00f      	b.n	800a91a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	681a      	ldr	r2, [r3, #0]
 800a900:	68bb      	ldr	r3, [r7, #8]
 800a902:	4013      	ands	r3, r2
 800a904:	68ba      	ldr	r2, [r7, #8]
 800a906:	429a      	cmp	r2, r3
 800a908:	bf0c      	ite	eq
 800a90a:	2301      	moveq	r3, #1
 800a90c:	2300      	movne	r3, #0
 800a90e:	b2db      	uxtb	r3, r3
 800a910:	461a      	mov	r2, r3
 800a912:	79fb      	ldrb	r3, [r7, #7]
 800a914:	429a      	cmp	r2, r3
 800a916:	d09f      	beq.n	800a858 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a918:	2300      	movs	r3, #0
}
 800a91a:	4618      	mov	r0, r3
 800a91c:	3740      	adds	r7, #64	; 0x40
 800a91e:	46bd      	mov	sp, r7
 800a920:	bd80      	pop	{r7, pc}
	...

0800a924 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a924:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a928:	b09f      	sub	sp, #124	; 0x7c
 800a92a:	af00      	add	r7, sp, #0
 800a92c:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a92e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	691b      	ldr	r3, [r3, #16]
 800a934:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800a938:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a93a:	68d9      	ldr	r1, [r3, #12]
 800a93c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a93e:	681a      	ldr	r2, [r3, #0]
 800a940:	ea40 0301 	orr.w	r3, r0, r1
 800a944:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a946:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a948:	689a      	ldr	r2, [r3, #8]
 800a94a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a94c:	691b      	ldr	r3, [r3, #16]
 800a94e:	431a      	orrs	r2, r3
 800a950:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a952:	695b      	ldr	r3, [r3, #20]
 800a954:	431a      	orrs	r2, r3
 800a956:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a958:	69db      	ldr	r3, [r3, #28]
 800a95a:	4313      	orrs	r3, r2
 800a95c:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800a95e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	68db      	ldr	r3, [r3, #12]
 800a964:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800a968:	f021 010c 	bic.w	r1, r1, #12
 800a96c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a96e:	681a      	ldr	r2, [r3, #0]
 800a970:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a972:	430b      	orrs	r3, r1
 800a974:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a976:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	695b      	ldr	r3, [r3, #20]
 800a97c:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800a980:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a982:	6999      	ldr	r1, [r3, #24]
 800a984:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a986:	681a      	ldr	r2, [r3, #0]
 800a988:	ea40 0301 	orr.w	r3, r0, r1
 800a98c:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a98e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a990:	681a      	ldr	r2, [r3, #0]
 800a992:	4bc5      	ldr	r3, [pc, #788]	; (800aca8 <UART_SetConfig+0x384>)
 800a994:	429a      	cmp	r2, r3
 800a996:	d004      	beq.n	800a9a2 <UART_SetConfig+0x7e>
 800a998:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a99a:	681a      	ldr	r2, [r3, #0]
 800a99c:	4bc3      	ldr	r3, [pc, #780]	; (800acac <UART_SetConfig+0x388>)
 800a99e:	429a      	cmp	r2, r3
 800a9a0:	d103      	bne.n	800a9aa <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a9a2:	f7fd fb2f 	bl	8008004 <HAL_RCC_GetPCLK2Freq>
 800a9a6:	6778      	str	r0, [r7, #116]	; 0x74
 800a9a8:	e002      	b.n	800a9b0 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a9aa:	f7fd fb17 	bl	8007fdc <HAL_RCC_GetPCLK1Freq>
 800a9ae:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a9b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a9b2:	69db      	ldr	r3, [r3, #28]
 800a9b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a9b8:	f040 80b6 	bne.w	800ab28 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a9bc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a9be:	461c      	mov	r4, r3
 800a9c0:	f04f 0500 	mov.w	r5, #0
 800a9c4:	4622      	mov	r2, r4
 800a9c6:	462b      	mov	r3, r5
 800a9c8:	1891      	adds	r1, r2, r2
 800a9ca:	6439      	str	r1, [r7, #64]	; 0x40
 800a9cc:	415b      	adcs	r3, r3
 800a9ce:	647b      	str	r3, [r7, #68]	; 0x44
 800a9d0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800a9d4:	1912      	adds	r2, r2, r4
 800a9d6:	eb45 0303 	adc.w	r3, r5, r3
 800a9da:	f04f 0000 	mov.w	r0, #0
 800a9de:	f04f 0100 	mov.w	r1, #0
 800a9e2:	00d9      	lsls	r1, r3, #3
 800a9e4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800a9e8:	00d0      	lsls	r0, r2, #3
 800a9ea:	4602      	mov	r2, r0
 800a9ec:	460b      	mov	r3, r1
 800a9ee:	1911      	adds	r1, r2, r4
 800a9f0:	6639      	str	r1, [r7, #96]	; 0x60
 800a9f2:	416b      	adcs	r3, r5
 800a9f4:	667b      	str	r3, [r7, #100]	; 0x64
 800a9f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a9f8:	685b      	ldr	r3, [r3, #4]
 800a9fa:	461a      	mov	r2, r3
 800a9fc:	f04f 0300 	mov.w	r3, #0
 800aa00:	1891      	adds	r1, r2, r2
 800aa02:	63b9      	str	r1, [r7, #56]	; 0x38
 800aa04:	415b      	adcs	r3, r3
 800aa06:	63fb      	str	r3, [r7, #60]	; 0x3c
 800aa08:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800aa0c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800aa10:	f7f6 f94a 	bl	8000ca8 <__aeabi_uldivmod>
 800aa14:	4602      	mov	r2, r0
 800aa16:	460b      	mov	r3, r1
 800aa18:	4ba5      	ldr	r3, [pc, #660]	; (800acb0 <UART_SetConfig+0x38c>)
 800aa1a:	fba3 2302 	umull	r2, r3, r3, r2
 800aa1e:	095b      	lsrs	r3, r3, #5
 800aa20:	011e      	lsls	r6, r3, #4
 800aa22:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800aa24:	461c      	mov	r4, r3
 800aa26:	f04f 0500 	mov.w	r5, #0
 800aa2a:	4622      	mov	r2, r4
 800aa2c:	462b      	mov	r3, r5
 800aa2e:	1891      	adds	r1, r2, r2
 800aa30:	6339      	str	r1, [r7, #48]	; 0x30
 800aa32:	415b      	adcs	r3, r3
 800aa34:	637b      	str	r3, [r7, #52]	; 0x34
 800aa36:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800aa3a:	1912      	adds	r2, r2, r4
 800aa3c:	eb45 0303 	adc.w	r3, r5, r3
 800aa40:	f04f 0000 	mov.w	r0, #0
 800aa44:	f04f 0100 	mov.w	r1, #0
 800aa48:	00d9      	lsls	r1, r3, #3
 800aa4a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800aa4e:	00d0      	lsls	r0, r2, #3
 800aa50:	4602      	mov	r2, r0
 800aa52:	460b      	mov	r3, r1
 800aa54:	1911      	adds	r1, r2, r4
 800aa56:	65b9      	str	r1, [r7, #88]	; 0x58
 800aa58:	416b      	adcs	r3, r5
 800aa5a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800aa5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800aa5e:	685b      	ldr	r3, [r3, #4]
 800aa60:	461a      	mov	r2, r3
 800aa62:	f04f 0300 	mov.w	r3, #0
 800aa66:	1891      	adds	r1, r2, r2
 800aa68:	62b9      	str	r1, [r7, #40]	; 0x28
 800aa6a:	415b      	adcs	r3, r3
 800aa6c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800aa6e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800aa72:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800aa76:	f7f6 f917 	bl	8000ca8 <__aeabi_uldivmod>
 800aa7a:	4602      	mov	r2, r0
 800aa7c:	460b      	mov	r3, r1
 800aa7e:	4b8c      	ldr	r3, [pc, #560]	; (800acb0 <UART_SetConfig+0x38c>)
 800aa80:	fba3 1302 	umull	r1, r3, r3, r2
 800aa84:	095b      	lsrs	r3, r3, #5
 800aa86:	2164      	movs	r1, #100	; 0x64
 800aa88:	fb01 f303 	mul.w	r3, r1, r3
 800aa8c:	1ad3      	subs	r3, r2, r3
 800aa8e:	00db      	lsls	r3, r3, #3
 800aa90:	3332      	adds	r3, #50	; 0x32
 800aa92:	4a87      	ldr	r2, [pc, #540]	; (800acb0 <UART_SetConfig+0x38c>)
 800aa94:	fba2 2303 	umull	r2, r3, r2, r3
 800aa98:	095b      	lsrs	r3, r3, #5
 800aa9a:	005b      	lsls	r3, r3, #1
 800aa9c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800aaa0:	441e      	add	r6, r3
 800aaa2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800aaa4:	4618      	mov	r0, r3
 800aaa6:	f04f 0100 	mov.w	r1, #0
 800aaaa:	4602      	mov	r2, r0
 800aaac:	460b      	mov	r3, r1
 800aaae:	1894      	adds	r4, r2, r2
 800aab0:	623c      	str	r4, [r7, #32]
 800aab2:	415b      	adcs	r3, r3
 800aab4:	627b      	str	r3, [r7, #36]	; 0x24
 800aab6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800aaba:	1812      	adds	r2, r2, r0
 800aabc:	eb41 0303 	adc.w	r3, r1, r3
 800aac0:	f04f 0400 	mov.w	r4, #0
 800aac4:	f04f 0500 	mov.w	r5, #0
 800aac8:	00dd      	lsls	r5, r3, #3
 800aaca:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800aace:	00d4      	lsls	r4, r2, #3
 800aad0:	4622      	mov	r2, r4
 800aad2:	462b      	mov	r3, r5
 800aad4:	1814      	adds	r4, r2, r0
 800aad6:	653c      	str	r4, [r7, #80]	; 0x50
 800aad8:	414b      	adcs	r3, r1
 800aada:	657b      	str	r3, [r7, #84]	; 0x54
 800aadc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800aade:	685b      	ldr	r3, [r3, #4]
 800aae0:	461a      	mov	r2, r3
 800aae2:	f04f 0300 	mov.w	r3, #0
 800aae6:	1891      	adds	r1, r2, r2
 800aae8:	61b9      	str	r1, [r7, #24]
 800aaea:	415b      	adcs	r3, r3
 800aaec:	61fb      	str	r3, [r7, #28]
 800aaee:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800aaf2:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800aaf6:	f7f6 f8d7 	bl	8000ca8 <__aeabi_uldivmod>
 800aafa:	4602      	mov	r2, r0
 800aafc:	460b      	mov	r3, r1
 800aafe:	4b6c      	ldr	r3, [pc, #432]	; (800acb0 <UART_SetConfig+0x38c>)
 800ab00:	fba3 1302 	umull	r1, r3, r3, r2
 800ab04:	095b      	lsrs	r3, r3, #5
 800ab06:	2164      	movs	r1, #100	; 0x64
 800ab08:	fb01 f303 	mul.w	r3, r1, r3
 800ab0c:	1ad3      	subs	r3, r2, r3
 800ab0e:	00db      	lsls	r3, r3, #3
 800ab10:	3332      	adds	r3, #50	; 0x32
 800ab12:	4a67      	ldr	r2, [pc, #412]	; (800acb0 <UART_SetConfig+0x38c>)
 800ab14:	fba2 2303 	umull	r2, r3, r2, r3
 800ab18:	095b      	lsrs	r3, r3, #5
 800ab1a:	f003 0207 	and.w	r2, r3, #7
 800ab1e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ab20:	681b      	ldr	r3, [r3, #0]
 800ab22:	4432      	add	r2, r6
 800ab24:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800ab26:	e0b9      	b.n	800ac9c <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800ab28:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ab2a:	461c      	mov	r4, r3
 800ab2c:	f04f 0500 	mov.w	r5, #0
 800ab30:	4622      	mov	r2, r4
 800ab32:	462b      	mov	r3, r5
 800ab34:	1891      	adds	r1, r2, r2
 800ab36:	6139      	str	r1, [r7, #16]
 800ab38:	415b      	adcs	r3, r3
 800ab3a:	617b      	str	r3, [r7, #20]
 800ab3c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800ab40:	1912      	adds	r2, r2, r4
 800ab42:	eb45 0303 	adc.w	r3, r5, r3
 800ab46:	f04f 0000 	mov.w	r0, #0
 800ab4a:	f04f 0100 	mov.w	r1, #0
 800ab4e:	00d9      	lsls	r1, r3, #3
 800ab50:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800ab54:	00d0      	lsls	r0, r2, #3
 800ab56:	4602      	mov	r2, r0
 800ab58:	460b      	mov	r3, r1
 800ab5a:	eb12 0804 	adds.w	r8, r2, r4
 800ab5e:	eb43 0905 	adc.w	r9, r3, r5
 800ab62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ab64:	685b      	ldr	r3, [r3, #4]
 800ab66:	4618      	mov	r0, r3
 800ab68:	f04f 0100 	mov.w	r1, #0
 800ab6c:	f04f 0200 	mov.w	r2, #0
 800ab70:	f04f 0300 	mov.w	r3, #0
 800ab74:	008b      	lsls	r3, r1, #2
 800ab76:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800ab7a:	0082      	lsls	r2, r0, #2
 800ab7c:	4640      	mov	r0, r8
 800ab7e:	4649      	mov	r1, r9
 800ab80:	f7f6 f892 	bl	8000ca8 <__aeabi_uldivmod>
 800ab84:	4602      	mov	r2, r0
 800ab86:	460b      	mov	r3, r1
 800ab88:	4b49      	ldr	r3, [pc, #292]	; (800acb0 <UART_SetConfig+0x38c>)
 800ab8a:	fba3 2302 	umull	r2, r3, r3, r2
 800ab8e:	095b      	lsrs	r3, r3, #5
 800ab90:	011e      	lsls	r6, r3, #4
 800ab92:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ab94:	4618      	mov	r0, r3
 800ab96:	f04f 0100 	mov.w	r1, #0
 800ab9a:	4602      	mov	r2, r0
 800ab9c:	460b      	mov	r3, r1
 800ab9e:	1894      	adds	r4, r2, r2
 800aba0:	60bc      	str	r4, [r7, #8]
 800aba2:	415b      	adcs	r3, r3
 800aba4:	60fb      	str	r3, [r7, #12]
 800aba6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800abaa:	1812      	adds	r2, r2, r0
 800abac:	eb41 0303 	adc.w	r3, r1, r3
 800abb0:	f04f 0400 	mov.w	r4, #0
 800abb4:	f04f 0500 	mov.w	r5, #0
 800abb8:	00dd      	lsls	r5, r3, #3
 800abba:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800abbe:	00d4      	lsls	r4, r2, #3
 800abc0:	4622      	mov	r2, r4
 800abc2:	462b      	mov	r3, r5
 800abc4:	1814      	adds	r4, r2, r0
 800abc6:	64bc      	str	r4, [r7, #72]	; 0x48
 800abc8:	414b      	adcs	r3, r1
 800abca:	64fb      	str	r3, [r7, #76]	; 0x4c
 800abcc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800abce:	685b      	ldr	r3, [r3, #4]
 800abd0:	4618      	mov	r0, r3
 800abd2:	f04f 0100 	mov.w	r1, #0
 800abd6:	f04f 0200 	mov.w	r2, #0
 800abda:	f04f 0300 	mov.w	r3, #0
 800abde:	008b      	lsls	r3, r1, #2
 800abe0:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800abe4:	0082      	lsls	r2, r0, #2
 800abe6:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800abea:	f7f6 f85d 	bl	8000ca8 <__aeabi_uldivmod>
 800abee:	4602      	mov	r2, r0
 800abf0:	460b      	mov	r3, r1
 800abf2:	4b2f      	ldr	r3, [pc, #188]	; (800acb0 <UART_SetConfig+0x38c>)
 800abf4:	fba3 1302 	umull	r1, r3, r3, r2
 800abf8:	095b      	lsrs	r3, r3, #5
 800abfa:	2164      	movs	r1, #100	; 0x64
 800abfc:	fb01 f303 	mul.w	r3, r1, r3
 800ac00:	1ad3      	subs	r3, r2, r3
 800ac02:	011b      	lsls	r3, r3, #4
 800ac04:	3332      	adds	r3, #50	; 0x32
 800ac06:	4a2a      	ldr	r2, [pc, #168]	; (800acb0 <UART_SetConfig+0x38c>)
 800ac08:	fba2 2303 	umull	r2, r3, r2, r3
 800ac0c:	095b      	lsrs	r3, r3, #5
 800ac0e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ac12:	441e      	add	r6, r3
 800ac14:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ac16:	4618      	mov	r0, r3
 800ac18:	f04f 0100 	mov.w	r1, #0
 800ac1c:	4602      	mov	r2, r0
 800ac1e:	460b      	mov	r3, r1
 800ac20:	1894      	adds	r4, r2, r2
 800ac22:	603c      	str	r4, [r7, #0]
 800ac24:	415b      	adcs	r3, r3
 800ac26:	607b      	str	r3, [r7, #4]
 800ac28:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ac2c:	1812      	adds	r2, r2, r0
 800ac2e:	eb41 0303 	adc.w	r3, r1, r3
 800ac32:	f04f 0400 	mov.w	r4, #0
 800ac36:	f04f 0500 	mov.w	r5, #0
 800ac3a:	00dd      	lsls	r5, r3, #3
 800ac3c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800ac40:	00d4      	lsls	r4, r2, #3
 800ac42:	4622      	mov	r2, r4
 800ac44:	462b      	mov	r3, r5
 800ac46:	eb12 0a00 	adds.w	sl, r2, r0
 800ac4a:	eb43 0b01 	adc.w	fp, r3, r1
 800ac4e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ac50:	685b      	ldr	r3, [r3, #4]
 800ac52:	4618      	mov	r0, r3
 800ac54:	f04f 0100 	mov.w	r1, #0
 800ac58:	f04f 0200 	mov.w	r2, #0
 800ac5c:	f04f 0300 	mov.w	r3, #0
 800ac60:	008b      	lsls	r3, r1, #2
 800ac62:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800ac66:	0082      	lsls	r2, r0, #2
 800ac68:	4650      	mov	r0, sl
 800ac6a:	4659      	mov	r1, fp
 800ac6c:	f7f6 f81c 	bl	8000ca8 <__aeabi_uldivmod>
 800ac70:	4602      	mov	r2, r0
 800ac72:	460b      	mov	r3, r1
 800ac74:	4b0e      	ldr	r3, [pc, #56]	; (800acb0 <UART_SetConfig+0x38c>)
 800ac76:	fba3 1302 	umull	r1, r3, r3, r2
 800ac7a:	095b      	lsrs	r3, r3, #5
 800ac7c:	2164      	movs	r1, #100	; 0x64
 800ac7e:	fb01 f303 	mul.w	r3, r1, r3
 800ac82:	1ad3      	subs	r3, r2, r3
 800ac84:	011b      	lsls	r3, r3, #4
 800ac86:	3332      	adds	r3, #50	; 0x32
 800ac88:	4a09      	ldr	r2, [pc, #36]	; (800acb0 <UART_SetConfig+0x38c>)
 800ac8a:	fba2 2303 	umull	r2, r3, r2, r3
 800ac8e:	095b      	lsrs	r3, r3, #5
 800ac90:	f003 020f 	and.w	r2, r3, #15
 800ac94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	4432      	add	r2, r6
 800ac9a:	609a      	str	r2, [r3, #8]
}
 800ac9c:	bf00      	nop
 800ac9e:	377c      	adds	r7, #124	; 0x7c
 800aca0:	46bd      	mov	sp, r7
 800aca2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aca6:	bf00      	nop
 800aca8:	40011000 	.word	0x40011000
 800acac:	40011400 	.word	0x40011400
 800acb0:	51eb851f 	.word	0x51eb851f

0800acb4 <sx126x_hal_write>:
 * @returns Operation status
 */


sx126x_hal_status_t sx126x_hal_write( const void* hspi, const uint8_t* command, const uint16_t command_length,
                                      const uint8_t* data, const uint16_t data_length ){
 800acb4:	b580      	push	{r7, lr}
 800acb6:	b086      	sub	sp, #24
 800acb8:	af00      	add	r7, sp, #0
 800acba:	60f8      	str	r0, [r7, #12]
 800acbc:	60b9      	str	r1, [r7, #8]
 800acbe:	603b      	str	r3, [r7, #0]
 800acc0:	4613      	mov	r3, r2
 800acc2:	80fb      	strh	r3, [r7, #6]
    HAL_StatusTypeDef status;
    while(HAL_GPIO_ReadPin(BUSY_GPIO,BUSY) == GPIO_PIN_SET);
 800acc4:	bf00      	nop
 800acc6:	4b18      	ldr	r3, [pc, #96]	; (800ad28 <sx126x_hal_write+0x74>)
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	4a18      	ldr	r2, [pc, #96]	; (800ad2c <sx126x_hal_write+0x78>)
 800accc:	8812      	ldrh	r2, [r2, #0]
 800acce:	4611      	mov	r1, r2
 800acd0:	4618      	mov	r0, r3
 800acd2:	f7fb fbef 	bl	80064b4 <HAL_GPIO_ReadPin>
 800acd6:	4603      	mov	r3, r0
 800acd8:	2b01      	cmp	r3, #1
 800acda:	d0f4      	beq.n	800acc6 <sx126x_hal_write+0x12>
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_RESET);
 800acdc:	4b14      	ldr	r3, [pc, #80]	; (800ad30 <sx126x_hal_write+0x7c>)
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	4a14      	ldr	r2, [pc, #80]	; (800ad34 <sx126x_hal_write+0x80>)
 800ace2:	8811      	ldrh	r1, [r2, #0]
 800ace4:	2200      	movs	r2, #0
 800ace6:	4618      	mov	r0, r3
 800ace8:	f7fb fbfc 	bl	80064e4 <HAL_GPIO_WritePin>
    status = HAL_SPI_Transmit(hspi, command, command_length, 100);
 800acec:	88fa      	ldrh	r2, [r7, #6]
 800acee:	2364      	movs	r3, #100	; 0x64
 800acf0:	68b9      	ldr	r1, [r7, #8]
 800acf2:	68f8      	ldr	r0, [r7, #12]
 800acf4:	f7fe f91b 	bl	8008f2e <HAL_SPI_Transmit>
 800acf8:	4603      	mov	r3, r0
 800acfa:	75fb      	strb	r3, [r7, #23]
    status = HAL_SPI_Transmit(hspi, data, data_length, 100);
 800acfc:	8c3a      	ldrh	r2, [r7, #32]
 800acfe:	2364      	movs	r3, #100	; 0x64
 800ad00:	6839      	ldr	r1, [r7, #0]
 800ad02:	68f8      	ldr	r0, [r7, #12]
 800ad04:	f7fe f913 	bl	8008f2e <HAL_SPI_Transmit>
 800ad08:	4603      	mov	r3, r0
 800ad0a:	75fb      	strb	r3, [r7, #23]
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_SET);
 800ad0c:	4b08      	ldr	r3, [pc, #32]	; (800ad30 <sx126x_hal_write+0x7c>)
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	4a08      	ldr	r2, [pc, #32]	; (800ad34 <sx126x_hal_write+0x80>)
 800ad12:	8811      	ldrh	r1, [r2, #0]
 800ad14:	2201      	movs	r2, #1
 800ad16:	4618      	mov	r0, r3
 800ad18:	f7fb fbe4 	bl	80064e4 <HAL_GPIO_WritePin>
    return status;
 800ad1c:	7dfb      	ldrb	r3, [r7, #23]
}
 800ad1e:	4618      	mov	r0, r3
 800ad20:	3718      	adds	r7, #24
 800ad22:	46bd      	mov	sp, r7
 800ad24:	bd80      	pop	{r7, pc}
 800ad26:	bf00      	nop
 800ad28:	200004f8 	.word	0x200004f8
 800ad2c:	200004f4 	.word	0x200004f4
 800ad30:	200004e8 	.word	0x200004e8
 800ad34:	200004e4 	.word	0x200004e4

0800ad38 <sx126x_hal_read>:
 * @param [in] data_length      Buffer size to be received
 *
 * @returns Operation status
 */
sx126x_hal_status_t sx126x_hal_read( const void* hspi, const uint8_t* command, const uint16_t command_length,
                                     uint8_t* data, const uint8_t offset ){
 800ad38:	b580      	push	{r7, lr}
 800ad3a:	b088      	sub	sp, #32
 800ad3c:	af02      	add	r7, sp, #8
 800ad3e:	60f8      	str	r0, [r7, #12]
 800ad40:	60b9      	str	r1, [r7, #8]
 800ad42:	603b      	str	r3, [r7, #0]
 800ad44:	4613      	mov	r3, r2
 800ad46:	80fb      	strh	r3, [r7, #6]
    HAL_StatusTypeDef status;
    while(HAL_GPIO_ReadPin(BUSY_GPIO, BUSY) == GPIO_PIN_SET);
 800ad48:	bf00      	nop
 800ad4a:	4b1e      	ldr	r3, [pc, #120]	; (800adc4 <sx126x_hal_read+0x8c>)
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	4a1e      	ldr	r2, [pc, #120]	; (800adc8 <sx126x_hal_read+0x90>)
 800ad50:	8812      	ldrh	r2, [r2, #0]
 800ad52:	4611      	mov	r1, r2
 800ad54:	4618      	mov	r0, r3
 800ad56:	f7fb fbad 	bl	80064b4 <HAL_GPIO_ReadPin>
 800ad5a:	4603      	mov	r3, r0
 800ad5c:	2b01      	cmp	r3, #1
 800ad5e:	d0f4      	beq.n	800ad4a <sx126x_hal_read+0x12>
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_RESET);
 800ad60:	4b1a      	ldr	r3, [pc, #104]	; (800adcc <sx126x_hal_read+0x94>)
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	4a1a      	ldr	r2, [pc, #104]	; (800add0 <sx126x_hal_read+0x98>)
 800ad66:	8811      	ldrh	r1, [r2, #0]
 800ad68:	2200      	movs	r2, #0
 800ad6a:	4618      	mov	r0, r3
 800ad6c:	f7fb fbba 	bl	80064e4 <HAL_GPIO_WritePin>
    status = HAL_SPI_Transmit(hspi, command, offset, 100);
 800ad70:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ad74:	b29a      	uxth	r2, r3
 800ad76:	2364      	movs	r3, #100	; 0x64
 800ad78:	68b9      	ldr	r1, [r7, #8]
 800ad7a:	68f8      	ldr	r0, [r7, #12]
 800ad7c:	f7fe f8d7 	bl	8008f2e <HAL_SPI_Transmit>
 800ad80:	4603      	mov	r3, r0
 800ad82:	75fb      	strb	r3, [r7, #23]
    status = HAL_SPI_TransmitReceive(hspi, command+offset, data, command_length-offset, 100);
 800ad84:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ad88:	68ba      	ldr	r2, [r7, #8]
 800ad8a:	18d1      	adds	r1, r2, r3
 800ad8c:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ad90:	b29b      	uxth	r3, r3
 800ad92:	88fa      	ldrh	r2, [r7, #6]
 800ad94:	1ad3      	subs	r3, r2, r3
 800ad96:	b29b      	uxth	r3, r3
 800ad98:	2264      	movs	r2, #100	; 0x64
 800ad9a:	9200      	str	r2, [sp, #0]
 800ad9c:	683a      	ldr	r2, [r7, #0]
 800ad9e:	68f8      	ldr	r0, [r7, #12]
 800ada0:	f7fe fb12 	bl	80093c8 <HAL_SPI_TransmitReceive>
 800ada4:	4603      	mov	r3, r0
 800ada6:	75fb      	strb	r3, [r7, #23]
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_SET);
 800ada8:	4b08      	ldr	r3, [pc, #32]	; (800adcc <sx126x_hal_read+0x94>)
 800adaa:	681b      	ldr	r3, [r3, #0]
 800adac:	4a08      	ldr	r2, [pc, #32]	; (800add0 <sx126x_hal_read+0x98>)
 800adae:	8811      	ldrh	r1, [r2, #0]
 800adb0:	2201      	movs	r2, #1
 800adb2:	4618      	mov	r0, r3
 800adb4:	f7fb fb96 	bl	80064e4 <HAL_GPIO_WritePin>
    return status;
 800adb8:	7dfb      	ldrb	r3, [r7, #23]
}
 800adba:	4618      	mov	r0, r3
 800adbc:	3718      	adds	r7, #24
 800adbe:	46bd      	mov	sp, r7
 800adc0:	bd80      	pop	{r7, pc}
 800adc2:	bf00      	nop
 800adc4:	200004f8 	.word	0x200004f8
 800adc8:	200004f4 	.word	0x200004f4
 800adcc:	200004e8 	.word	0x200004e8
 800add0:	200004e4 	.word	0x200004e4

0800add4 <set_NSS_pin>:
    status = HAL_SPI_TransmitReceive(&hspi, (uint8_t*)params, (uint8_t*)response, numOfParams, 100);
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_SET);
    return status;
}

void set_NSS_pin(GPIO_TypeDef* _NSS_GPIO, uint16_t _NSS){
 800add4:	b480      	push	{r7}
 800add6:	b083      	sub	sp, #12
 800add8:	af00      	add	r7, sp, #0
 800adda:	6078      	str	r0, [r7, #4]
 800addc:	460b      	mov	r3, r1
 800adde:	807b      	strh	r3, [r7, #2]
    NSS = _NSS;
 800ade0:	4a05      	ldr	r2, [pc, #20]	; (800adf8 <set_NSS_pin+0x24>)
 800ade2:	887b      	ldrh	r3, [r7, #2]
 800ade4:	8013      	strh	r3, [r2, #0]
    NSS_GPIO = _NSS_GPIO;
 800ade6:	4a05      	ldr	r2, [pc, #20]	; (800adfc <set_NSS_pin+0x28>)
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	6013      	str	r3, [r2, #0]
}
 800adec:	bf00      	nop
 800adee:	370c      	adds	r7, #12
 800adf0:	46bd      	mov	sp, r7
 800adf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adf6:	4770      	bx	lr
 800adf8:	200004e4 	.word	0x200004e4
 800adfc:	200004e8 	.word	0x200004e8

0800ae00 <set_BUSY_pin>:

void set_BUSY_pin(GPIO_TypeDef* _BUSY_GPIO, uint16_t _BUSY){
 800ae00:	b480      	push	{r7}
 800ae02:	b083      	sub	sp, #12
 800ae04:	af00      	add	r7, sp, #0
 800ae06:	6078      	str	r0, [r7, #4]
 800ae08:	460b      	mov	r3, r1
 800ae0a:	807b      	strh	r3, [r7, #2]
    BUSY = _BUSY;
 800ae0c:	4a05      	ldr	r2, [pc, #20]	; (800ae24 <set_BUSY_pin+0x24>)
 800ae0e:	887b      	ldrh	r3, [r7, #2]
 800ae10:	8013      	strh	r3, [r2, #0]
    BUSY_GPIO = _BUSY_GPIO;
 800ae12:	4a05      	ldr	r2, [pc, #20]	; (800ae28 <set_BUSY_pin+0x28>)
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	6013      	str	r3, [r2, #0]
}
 800ae18:	bf00      	nop
 800ae1a:	370c      	adds	r7, #12
 800ae1c:	46bd      	mov	sp, r7
 800ae1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae22:	4770      	bx	lr
 800ae24:	200004f4 	.word	0x200004f4
 800ae28:	200004f8 	.word	0x200004f8

0800ae2c <set_NRESET_pin>:

void set_NRESET_pin(GPIO_TypeDef* _NRESET_GPIO, uint16_t _NRESET){
 800ae2c:	b480      	push	{r7}
 800ae2e:	b083      	sub	sp, #12
 800ae30:	af00      	add	r7, sp, #0
 800ae32:	6078      	str	r0, [r7, #4]
 800ae34:	460b      	mov	r3, r1
 800ae36:	807b      	strh	r3, [r7, #2]
    NRESET = _NRESET;
 800ae38:	4a05      	ldr	r2, [pc, #20]	; (800ae50 <set_NRESET_pin+0x24>)
 800ae3a:	887b      	ldrh	r3, [r7, #2]
 800ae3c:	8013      	strh	r3, [r2, #0]
    NRESET_GPIO = _NRESET_GPIO;
 800ae3e:	4a05      	ldr	r2, [pc, #20]	; (800ae54 <set_NRESET_pin+0x28>)
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	6013      	str	r3, [r2, #0]
}
 800ae44:	bf00      	nop
 800ae46:	370c      	adds	r7, #12
 800ae48:	46bd      	mov	sp, r7
 800ae4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae4e:	4770      	bx	lr
 800ae50:	200004ec 	.word	0x200004ec
 800ae54:	200004f0 	.word	0x200004f0

0800ae58 <set_DIO1_pin>:

void set_DIO1_pin(GPIO_TypeDef* _DIO1_GPIO, uint16_t _DIO1){
 800ae58:	b480      	push	{r7}
 800ae5a:	b083      	sub	sp, #12
 800ae5c:	af00      	add	r7, sp, #0
 800ae5e:	6078      	str	r0, [r7, #4]
 800ae60:	460b      	mov	r3, r1
 800ae62:	807b      	strh	r3, [r7, #2]
    DIO1 = _DIO1;
 800ae64:	4a05      	ldr	r2, [pc, #20]	; (800ae7c <set_DIO1_pin+0x24>)
 800ae66:	887b      	ldrh	r3, [r7, #2]
 800ae68:	8013      	strh	r3, [r2, #0]
    DIO1_GPIO = _DIO1_GPIO;
 800ae6a:	4a05      	ldr	r2, [pc, #20]	; (800ae80 <set_DIO1_pin+0x28>)
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	6013      	str	r3, [r2, #0]
}
 800ae70:	bf00      	nop
 800ae72:	370c      	adds	r7, #12
 800ae74:	46bd      	mov	sp, r7
 800ae76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae7a:	4770      	bx	lr
 800ae7c:	200004fc 	.word	0x200004fc
 800ae80:	20000500 	.word	0x20000500

0800ae84 <set_hspi>:
void set_DIO3_pin(GPIO_TypeDef* _DIO3_GPIO, uint16_t _DIO3){
    DIO3 = _DIO3;
    DIO3_GPIO = _DIO3_GPIO;
}

void set_hspi(SPI_HandleTypeDef _hspi){
 800ae84:	b084      	sub	sp, #16
 800ae86:	b580      	push	{r7, lr}
 800ae88:	af00      	add	r7, sp, #0
 800ae8a:	f107 0c08 	add.w	ip, r7, #8
 800ae8e:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    hspi = _hspi;
 800ae92:	4b07      	ldr	r3, [pc, #28]	; (800aeb0 <set_hspi+0x2c>)
 800ae94:	4618      	mov	r0, r3
 800ae96:	f107 0308 	add.w	r3, r7, #8
 800ae9a:	2258      	movs	r2, #88	; 0x58
 800ae9c:	4619      	mov	r1, r3
 800ae9e:	f003 fcad 	bl	800e7fc <memcpy>
}
 800aea2:	bf00      	nop
 800aea4:	46bd      	mov	sp, r7
 800aea6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800aeaa:	b004      	add	sp, #16
 800aeac:	4770      	bx	lr
 800aeae:	bf00      	nop
 800aeb0:	20000504 	.word	0x20000504

0800aeb4 <Tx_setup>:

void Tx_setup(){
 800aeb4:	b580      	push	{r7, lr}
 800aeb6:	b086      	sub	sp, #24
 800aeb8:	af02      	add	r7, sp, #8
    //NEED TO ADD COMMAND ERROR HANDLING
    HAL_GPIO_WritePin(NRESET_GPIO, NRESET, GPIO_PIN_SET);
 800aeba:	4b66      	ldr	r3, [pc, #408]	; (800b054 <Tx_setup+0x1a0>)
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	4a66      	ldr	r2, [pc, #408]	; (800b058 <Tx_setup+0x1a4>)
 800aec0:	8811      	ldrh	r1, [r2, #0]
 800aec2:	2201      	movs	r2, #1
 800aec4:	4618      	mov	r0, r3
 800aec6:	f7fb fb0d 	bl	80064e4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_RESET);
 800aeca:	4b64      	ldr	r3, [pc, #400]	; (800b05c <Tx_setup+0x1a8>)
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	4a64      	ldr	r2, [pc, #400]	; (800b060 <Tx_setup+0x1ac>)
 800aed0:	8811      	ldrh	r1, [r2, #0]
 800aed2:	2200      	movs	r2, #0
 800aed4:	4618      	mov	r0, r3
 800aed6:	f7fb fb05 	bl	80064e4 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 800aeda:	2032      	movs	r0, #50	; 0x32
 800aedc:	f7fa fd94 	bl	8005a08 <HAL_Delay>
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_SET);             //make sure chip select is off
 800aee0:	4b5e      	ldr	r3, [pc, #376]	; (800b05c <Tx_setup+0x1a8>)
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	4a5e      	ldr	r2, [pc, #376]	; (800b060 <Tx_setup+0x1ac>)
 800aee6:	8811      	ldrh	r1, [r2, #0]
 800aee8:	2201      	movs	r2, #1
 800aeea:	4618      	mov	r0, r3
 800aeec:	f7fb fafa 	bl	80064e4 <HAL_GPIO_WritePin>

    //set to standby for setup
    sx126x_set_standby(&hspi, 0);
 800aef0:	2100      	movs	r1, #0
 800aef2:	485c      	ldr	r0, [pc, #368]	; (800b064 <Tx_setup+0x1b0>)
 800aef4:	f000 f8f2 	bl	800b0dc <sx126x_set_standby>

    //set general parameters
    sx126x_set_rf_freq(&hspi, frequency);                       //set rf frequency
 800aef8:	4b5b      	ldr	r3, [pc, #364]	; (800b068 <Tx_setup+0x1b4>)
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	4619      	mov	r1, r3
 800aefe:	4859      	ldr	r0, [pc, #356]	; (800b064 <Tx_setup+0x1b0>)
 800af00:	f000 fa76 	bl	800b3f0 <sx126x_set_rf_freq>
    sx126x_set_pkt_type(&hspi, packet_type);                    //set packet type
 800af04:	4b59      	ldr	r3, [pc, #356]	; (800b06c <Tx_setup+0x1b8>)
 800af06:	781b      	ldrb	r3, [r3, #0]
 800af08:	4619      	mov	r1, r3
 800af0a:	4856      	ldr	r0, [pc, #344]	; (800b064 <Tx_setup+0x1b0>)
 800af0c:	f000 faaa 	bl	800b464 <sx126x_set_pkt_type>
    sx126x_set_rx_tx_fallback_mode(&hspi, fallback_mode);       //set rx tx fallback mode
 800af10:	4b57      	ldr	r3, [pc, #348]	; (800b070 <Tx_setup+0x1bc>)
 800af12:	781b      	ldrb	r3, [r3, #0]
 800af14:	4619      	mov	r1, r3
 800af16:	4853      	ldr	r0, [pc, #332]	; (800b064 <Tx_setup+0x1b0>)
 800af18:	f000 f977 	bl	800b20a <sx126x_set_rx_tx_fallback_mode>
    sx126x_set_dio2_as_rf_sw_ctrl(&hspi, 1);                    //set dio2 as rf sw -> 1 is to activate it 0 would be to have it as regular irq
 800af1c:	2101      	movs	r1, #1
 800af1e:	4851      	ldr	r0, [pc, #324]	; (800b064 <Tx_setup+0x1b0>)
 800af20:	f000 fa24 	bl	800b36c <sx126x_set_dio2_as_rf_sw_ctrl>
    sx126x_set_dio3_as_tcxo_ctrl(&hspi, tcxo_voltage_ctrl, 100);//set dio3 as tcxo ctrl, 100 is for the delay in ms
 800af24:	4b53      	ldr	r3, [pc, #332]	; (800b074 <Tx_setup+0x1c0>)
 800af26:	781b      	ldrb	r3, [r3, #0]
 800af28:	2264      	movs	r2, #100	; 0x64
 800af2a:	4619      	mov	r1, r3
 800af2c:	484d      	ldr	r0, [pc, #308]	; (800b064 <Tx_setup+0x1b0>)
 800af2e:	f000 fa37 	bl	800b3a0 <sx126x_set_dio3_as_tcxo_ctrl>

    //calibrate functions
    sx126x_cal(&hspi, cal_mask);                                //calibrate radio, mask chooses what to calibrate
 800af32:	4b51      	ldr	r3, [pc, #324]	; (800b078 <Tx_setup+0x1c4>)
 800af34:	781b      	ldrb	r3, [r3, #0]
 800af36:	4619      	mov	r1, r3
 800af38:	484a      	ldr	r0, [pc, #296]	; (800b064 <Tx_setup+0x1b0>)
 800af3a:	f000 f903 	bl	800b144 <sx126x_cal>
    HAL_Delay(50);
 800af3e:	2032      	movs	r0, #50	; 0x32
 800af40:	f7fa fd62 	bl	8005a08 <HAL_Delay>
    sx126x_set_reg_mode(&hspi, regulator_mode);                 //ldo or dc-dc
 800af44:	4b4d      	ldr	r3, [pc, #308]	; (800b07c <Tx_setup+0x1c8>)
 800af46:	781b      	ldrb	r3, [r3, #0]
 800af48:	4619      	mov	r1, r3
 800af4a:	4846      	ldr	r0, [pc, #280]	; (800b064 <Tx_setup+0x1b0>)
 800af4c:	f000 f8e0 	bl	800b110 <sx126x_set_reg_mode>
    sx126x_cal_img_hex(&hspi, cal_low_freq, cal_hi_freq);       //image calibration frequencies
 800af50:	4b4b      	ldr	r3, [pc, #300]	; (800b080 <Tx_setup+0x1cc>)
 800af52:	781b      	ldrb	r3, [r3, #0]
 800af54:	4a4b      	ldr	r2, [pc, #300]	; (800b084 <Tx_setup+0x1d0>)
 800af56:	7812      	ldrb	r2, [r2, #0]
 800af58:	4619      	mov	r1, r3
 800af5a:	4842      	ldr	r0, [pc, #264]	; (800b064 <Tx_setup+0x1b0>)
 800af5c:	f000 f90c 	bl	800b178 <sx126x_cal_img_hex>

    //set pa config
    struct sx126x_pa_cfg_params_s *params = malloc(sizeof(sx126x_pa_cfg_params_t));
 800af60:	2004      	movs	r0, #4
 800af62:	f003 fc3b 	bl	800e7dc <malloc>
 800af66:	4603      	mov	r3, r0
 800af68:	60fb      	str	r3, [r7, #12]
    params->pa_duty_cycle=pa_duty_cyc;
 800af6a:	4b47      	ldr	r3, [pc, #284]	; (800b088 <Tx_setup+0x1d4>)
 800af6c:	781a      	ldrb	r2, [r3, #0]
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	701a      	strb	r2, [r3, #0]
    params->hp_max=pa_hp_max;
 800af72:	4b46      	ldr	r3, [pc, #280]	; (800b08c <Tx_setup+0x1d8>)
 800af74:	781a      	ldrb	r2, [r3, #0]
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	705a      	strb	r2, [r3, #1]
    params->device_sel=pa_device_sel;
 800af7a:	4b45      	ldr	r3, [pc, #276]	; (800b090 <Tx_setup+0x1dc>)
 800af7c:	781a      	ldrb	r2, [r3, #0]
 800af7e:	68fb      	ldr	r3, [r7, #12]
 800af80:	709a      	strb	r2, [r3, #2]
    params->pa_lut=pa_lut;
 800af82:	4b44      	ldr	r3, [pc, #272]	; (800b094 <Tx_setup+0x1e0>)
 800af84:	781a      	ldrb	r2, [r3, #0]
 800af86:	68fb      	ldr	r3, [r7, #12]
 800af88:	70da      	strb	r2, [r3, #3]
    sx126x_set_pa_cfg(&hspi, params);
 800af8a:	68f9      	ldr	r1, [r7, #12]
 800af8c:	4835      	ldr	r0, [pc, #212]	; (800b064 <Tx_setup+0x1b0>)
 800af8e:	f000 f917 	bl	800b1c0 <sx126x_set_pa_cfg>
    free(params);
 800af92:	68f8      	ldr	r0, [r7, #12]
 800af94:	f003 fc2a 	bl	800e7ec <free>

    //set transmission parameters
    sx126x_set_tx_params(&hspi, tx_power, ramp_time);
 800af98:	4b3f      	ldr	r3, [pc, #252]	; (800b098 <Tx_setup+0x1e4>)
 800af9a:	781b      	ldrb	r3, [r3, #0]
 800af9c:	b25b      	sxtb	r3, r3
 800af9e:	4a3f      	ldr	r2, [pc, #252]	; (800b09c <Tx_setup+0x1e8>)
 800afa0:	7812      	ldrb	r2, [r2, #0]
 800afa2:	4619      	mov	r1, r3
 800afa4:	482f      	ldr	r0, [pc, #188]	; (800b064 <Tx_setup+0x1b0>)
 800afa6:	f000 fa77 	bl	800b498 <sx126x_set_tx_params>
    sx126x_set_buffer_base_address(&hspi, tx_address_base, rx_address_base);
 800afaa:	4b3d      	ldr	r3, [pc, #244]	; (800b0a0 <Tx_setup+0x1ec>)
 800afac:	781b      	ldrb	r3, [r3, #0]
 800afae:	4a3d      	ldr	r2, [pc, #244]	; (800b0a4 <Tx_setup+0x1f0>)
 800afb0:	7812      	ldrb	r2, [r2, #0]
 800afb2:	4619      	mov	r1, r3
 800afb4:	482b      	ldr	r0, [pc, #172]	; (800b064 <Tx_setup+0x1b0>)
 800afb6:	f000 fb2d 	bl	800b614 <sx126x_set_buffer_base_address>

    //set modulation parameters
    struct sx126x_mod_params_lora_s *mod_params = malloc(sizeof(sx126x_mod_params_lora_t));
 800afba:	2004      	movs	r0, #4
 800afbc:	f003 fc0e 	bl	800e7dc <malloc>
 800afc0:	4603      	mov	r3, r0
 800afc2:	60bb      	str	r3, [r7, #8]
    mod_params->sf=lora_sf;
 800afc4:	4b38      	ldr	r3, [pc, #224]	; (800b0a8 <Tx_setup+0x1f4>)
 800afc6:	781a      	ldrb	r2, [r3, #0]
 800afc8:	68bb      	ldr	r3, [r7, #8]
 800afca:	701a      	strb	r2, [r3, #0]
    mod_params->bw=lora_bw;
 800afcc:	4b37      	ldr	r3, [pc, #220]	; (800b0ac <Tx_setup+0x1f8>)
 800afce:	781a      	ldrb	r2, [r3, #0]
 800afd0:	68bb      	ldr	r3, [r7, #8]
 800afd2:	705a      	strb	r2, [r3, #1]
    mod_params->cr=lora_cr;
 800afd4:	4b36      	ldr	r3, [pc, #216]	; (800b0b0 <Tx_setup+0x1fc>)
 800afd6:	781a      	ldrb	r2, [r3, #0]
 800afd8:	68bb      	ldr	r3, [r7, #8]
 800afda:	709a      	strb	r2, [r3, #2]
    mod_params->ldro=lora_ldro;
 800afdc:	4b35      	ldr	r3, [pc, #212]	; (800b0b4 <Tx_setup+0x200>)
 800afde:	781a      	ldrb	r2, [r3, #0]
 800afe0:	68bb      	ldr	r3, [r7, #8]
 800afe2:	70da      	strb	r2, [r3, #3]
    sx126x_set_lora_mod_params(&hspi, mod_params);
 800afe4:	68b9      	ldr	r1, [r7, #8]
 800afe6:	481f      	ldr	r0, [pc, #124]	; (800b064 <Tx_setup+0x1b0>)
 800afe8:	f000 fa7a 	bl	800b4e0 <sx126x_set_lora_mod_params>
    free(mod_params);
 800afec:	68b8      	ldr	r0, [r7, #8]
 800afee:	f003 fbfd 	bl	800e7ec <free>

    //set lora packet params
    struct sx126x_pkt_params_lora_s *lora_params = malloc(sizeof(sx126x_pkt_params_lora_t));
 800aff2:	2006      	movs	r0, #6
 800aff4:	f003 fbf2 	bl	800e7dc <malloc>
 800aff8:	4603      	mov	r3, r0
 800affa:	607b      	str	r3, [r7, #4]
    lora_params->preamble_len_in_symb=pkt_preamble_len;
 800affc:	4b2e      	ldr	r3, [pc, #184]	; (800b0b8 <Tx_setup+0x204>)
 800affe:	881a      	ldrh	r2, [r3, #0]
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	801a      	strh	r2, [r3, #0]
    lora_params->header_type=header_type;
 800b004:	4b2d      	ldr	r3, [pc, #180]	; (800b0bc <Tx_setup+0x208>)
 800b006:	781a      	ldrb	r2, [r3, #0]
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	709a      	strb	r2, [r3, #2]
    lora_params->pld_len_in_bytes=payload_len;
 800b00c:	4b2c      	ldr	r3, [pc, #176]	; (800b0c0 <Tx_setup+0x20c>)
 800b00e:	781a      	ldrb	r2, [r3, #0]
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	70da      	strb	r2, [r3, #3]
    lora_params->crc_is_on=crc_is_on;
 800b014:	4b2b      	ldr	r3, [pc, #172]	; (800b0c4 <Tx_setup+0x210>)
 800b016:	781a      	ldrb	r2, [r3, #0]
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	711a      	strb	r2, [r3, #4]
    lora_params->invert_iq_is_on=invert_iq_is_on;
 800b01c:	4b2a      	ldr	r3, [pc, #168]	; (800b0c8 <Tx_setup+0x214>)
 800b01e:	781a      	ldrb	r2, [r3, #0]
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	715a      	strb	r2, [r3, #5]
    sx126x_set_lora_pkt_params(&hspi, lora_params);
 800b024:	6879      	ldr	r1, [r7, #4]
 800b026:	480f      	ldr	r0, [pc, #60]	; (800b064 <Tx_setup+0x1b0>)
 800b028:	f000 fa86 	bl	800b538 <sx126x_set_lora_pkt_params>
    free(lora_params);
 800b02c:	6878      	ldr	r0, [r7, #4]
 800b02e:	f003 fbdd 	bl	800e7ec <free>

    //set dio and irq parameters
    sx126x_set_dio_irq_params(&hspi, irq_mask, dio1_mask, dio2_mask, dio3_mask);
 800b032:	4b26      	ldr	r3, [pc, #152]	; (800b0cc <Tx_setup+0x218>)
 800b034:	8819      	ldrh	r1, [r3, #0]
 800b036:	4b26      	ldr	r3, [pc, #152]	; (800b0d0 <Tx_setup+0x21c>)
 800b038:	881a      	ldrh	r2, [r3, #0]
 800b03a:	4b26      	ldr	r3, [pc, #152]	; (800b0d4 <Tx_setup+0x220>)
 800b03c:	8818      	ldrh	r0, [r3, #0]
 800b03e:	4b26      	ldr	r3, [pc, #152]	; (800b0d8 <Tx_setup+0x224>)
 800b040:	881b      	ldrh	r3, [r3, #0]
 800b042:	9300      	str	r3, [sp, #0]
 800b044:	4603      	mov	r3, r0
 800b046:	4807      	ldr	r0, [pc, #28]	; (800b064 <Tx_setup+0x1b0>)
 800b048:	f000 f94c 	bl	800b2e4 <sx126x_set_dio_irq_params>

}
 800b04c:	bf00      	nop
 800b04e:	3710      	adds	r7, #16
 800b050:	46bd      	mov	sp, r7
 800b052:	bd80      	pop	{r7, pc}
 800b054:	200004f0 	.word	0x200004f0
 800b058:	200004ec 	.word	0x200004ec
 800b05c:	200004e8 	.word	0x200004e8
 800b060:	200004e4 	.word	0x200004e4
 800b064:	20000504 	.word	0x20000504
 800b068:	20000018 	.word	0x20000018
 800b06c:	2000001c 	.word	0x2000001c
 800b070:	2000001d 	.word	0x2000001d
 800b074:	2000001e 	.word	0x2000001e
 800b078:	20000020 	.word	0x20000020
 800b07c:	2000001f 	.word	0x2000001f
 800b080:	20000021 	.word	0x20000021
 800b084:	20000022 	.word	0x20000022
 800b088:	20000023 	.word	0x20000023
 800b08c:	20000024 	.word	0x20000024
 800b090:	2000055c 	.word	0x2000055c
 800b094:	20000025 	.word	0x20000025
 800b098:	20000026 	.word	0x20000026
 800b09c:	20000027 	.word	0x20000027
 800b0a0:	2000055d 	.word	0x2000055d
 800b0a4:	2000055e 	.word	0x2000055e
 800b0a8:	20000028 	.word	0x20000028
 800b0ac:	20000029 	.word	0x20000029
 800b0b0:	2000002a 	.word	0x2000002a
 800b0b4:	2000055f 	.word	0x2000055f
 800b0b8:	2000002c 	.word	0x2000002c
 800b0bc:	20000560 	.word	0x20000560
 800b0c0:	2000002e 	.word	0x2000002e
 800b0c4:	2000002f 	.word	0x2000002f
 800b0c8:	20000561 	.word	0x20000561
 800b0cc:	20000030 	.word	0x20000030
 800b0d0:	20000032 	.word	0x20000032
 800b0d4:	20000562 	.word	0x20000562
 800b0d8:	20000564 	.word	0x20000564

0800b0dc <sx126x_set_standby>:

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_SLEEP, 0, 0 );
}

sx126x_status_t sx126x_set_standby( const void* context, const sx126x_standby_cfg_t cfg )
{
 800b0dc:	b580      	push	{r7, lr}
 800b0de:	b086      	sub	sp, #24
 800b0e0:	af02      	add	r7, sp, #8
 800b0e2:	6078      	str	r0, [r7, #4]
 800b0e4:	460b      	mov	r3, r1
 800b0e6:	70fb      	strb	r3, [r7, #3]
    uint8_t buf[SX126X_SIZE_SET_STANDBY] = { 0 };
 800b0e8:	2300      	movs	r3, #0
 800b0ea:	81bb      	strh	r3, [r7, #12]

    buf[0] = SX126X_SET_STANDBY;
 800b0ec:	2380      	movs	r3, #128	; 0x80
 800b0ee:	733b      	strb	r3, [r7, #12]

    buf[1] = ( uint8_t ) cfg;
 800b0f0:	78fb      	ldrb	r3, [r7, #3]
 800b0f2:	737b      	strb	r3, [r7, #13]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_STANDBY, 0, 0 );
 800b0f4:	f107 010c 	add.w	r1, r7, #12
 800b0f8:	2300      	movs	r3, #0
 800b0fa:	9300      	str	r3, [sp, #0]
 800b0fc:	2300      	movs	r3, #0
 800b0fe:	2202      	movs	r2, #2
 800b100:	6878      	ldr	r0, [r7, #4]
 800b102:	f7ff fdd7 	bl	800acb4 <sx126x_hal_write>
 800b106:	4603      	mov	r3, r0
}
 800b108:	4618      	mov	r0, r3
 800b10a:	3710      	adds	r7, #16
 800b10c:	46bd      	mov	sp, r7
 800b10e:	bd80      	pop	{r7, pc}

0800b110 <sx126x_set_reg_mode>:

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_TX_INFINITE_PREAMBLE, 0, 0 );
}

sx126x_status_t sx126x_set_reg_mode( const void* context, const sx126x_reg_mod_t mode )
{
 800b110:	b580      	push	{r7, lr}
 800b112:	b086      	sub	sp, #24
 800b114:	af02      	add	r7, sp, #8
 800b116:	6078      	str	r0, [r7, #4]
 800b118:	460b      	mov	r3, r1
 800b11a:	70fb      	strb	r3, [r7, #3]
    uint8_t buf[SX126X_SIZE_SET_REGULATOR_MODE] = { 0 };
 800b11c:	2300      	movs	r3, #0
 800b11e:	81bb      	strh	r3, [r7, #12]

    buf[0] = SX126X_SET_REGULATOR_MODE;
 800b120:	2396      	movs	r3, #150	; 0x96
 800b122:	733b      	strb	r3, [r7, #12]

    buf[1] = ( uint8_t ) mode;
 800b124:	78fb      	ldrb	r3, [r7, #3]
 800b126:	737b      	strb	r3, [r7, #13]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_REGULATOR_MODE, 0, 0 );
 800b128:	f107 010c 	add.w	r1, r7, #12
 800b12c:	2300      	movs	r3, #0
 800b12e:	9300      	str	r3, [sp, #0]
 800b130:	2300      	movs	r3, #0
 800b132:	2202      	movs	r2, #2
 800b134:	6878      	ldr	r0, [r7, #4]
 800b136:	f7ff fdbd 	bl	800acb4 <sx126x_hal_write>
 800b13a:	4603      	mov	r3, r0
}
 800b13c:	4618      	mov	r0, r3
 800b13e:	3710      	adds	r7, #16
 800b140:	46bd      	mov	sp, r7
 800b142:	bd80      	pop	{r7, pc}

0800b144 <sx126x_cal>:

sx126x_status_t sx126x_cal( const void* context, const sx126x_cal_mask_t param )
{
 800b144:	b580      	push	{r7, lr}
 800b146:	b086      	sub	sp, #24
 800b148:	af02      	add	r7, sp, #8
 800b14a:	6078      	str	r0, [r7, #4]
 800b14c:	460b      	mov	r3, r1
 800b14e:	70fb      	strb	r3, [r7, #3]
    uint8_t buf[SX126X_SIZE_CALIBRATE] = { 0 };
 800b150:	2300      	movs	r3, #0
 800b152:	81bb      	strh	r3, [r7, #12]

    buf[0] = SX126X_CALIBRATE;
 800b154:	2389      	movs	r3, #137	; 0x89
 800b156:	733b      	strb	r3, [r7, #12]

    buf[1] = param;
 800b158:	78fb      	ldrb	r3, [r7, #3]
 800b15a:	737b      	strb	r3, [r7, #13]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_CALIBRATE, 0, 0 );
 800b15c:	f107 010c 	add.w	r1, r7, #12
 800b160:	2300      	movs	r3, #0
 800b162:	9300      	str	r3, [sp, #0]
 800b164:	2300      	movs	r3, #0
 800b166:	2202      	movs	r2, #2
 800b168:	6878      	ldr	r0, [r7, #4]
 800b16a:	f7ff fda3 	bl	800acb4 <sx126x_hal_write>
 800b16e:	4603      	mov	r3, r0
}
 800b170:	4618      	mov	r0, r3
 800b172:	3710      	adds	r7, #16
 800b174:	46bd      	mov	sp, r7
 800b176:	bd80      	pop	{r7, pc}

0800b178 <sx126x_cal_img_hex>:

sx126x_status_t sx126x_cal_img_hex( const void* context, const uint8_t low_freq, const uint8_t high_freq)
{
 800b178:	b580      	push	{r7, lr}
 800b17a:	b086      	sub	sp, #24
 800b17c:	af02      	add	r7, sp, #8
 800b17e:	6078      	str	r0, [r7, #4]
 800b180:	460b      	mov	r3, r1
 800b182:	70fb      	strb	r3, [r7, #3]
 800b184:	4613      	mov	r3, r2
 800b186:	70bb      	strb	r3, [r7, #2]
    uint8_t buf[SX126X_SIZE_CALIBRATE_IMAGE] = { 0 };
 800b188:	4b0c      	ldr	r3, [pc, #48]	; (800b1bc <sx126x_cal_img_hex+0x44>)
 800b18a:	881b      	ldrh	r3, [r3, #0]
 800b18c:	81bb      	strh	r3, [r7, #12]
 800b18e:	2300      	movs	r3, #0
 800b190:	73bb      	strb	r3, [r7, #14]

    buf[0] = SX126X_CALIBRATE_IMAGE;
 800b192:	2398      	movs	r3, #152	; 0x98
 800b194:	733b      	strb	r3, [r7, #12]
    buf[1] = low_freq;
 800b196:	78fb      	ldrb	r3, [r7, #3]
 800b198:	737b      	strb	r3, [r7, #13]
    buf[2] = high_freq;
 800b19a:	78bb      	ldrb	r3, [r7, #2]
 800b19c:	73bb      	strb	r3, [r7, #14]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_CALIBRATE_IMAGE, 0, 0 );
 800b19e:	f107 010c 	add.w	r1, r7, #12
 800b1a2:	2300      	movs	r3, #0
 800b1a4:	9300      	str	r3, [sp, #0]
 800b1a6:	2300      	movs	r3, #0
 800b1a8:	2203      	movs	r2, #3
 800b1aa:	6878      	ldr	r0, [r7, #4]
 800b1ac:	f7ff fd82 	bl	800acb4 <sx126x_hal_write>
 800b1b0:	4603      	mov	r3, r0
}
 800b1b2:	4618      	mov	r0, r3
 800b1b4:	3710      	adds	r7, #16
 800b1b6:	46bd      	mov	sp, r7
 800b1b8:	bd80      	pop	{r7, pc}
 800b1ba:	bf00      	nop
 800b1bc:	080145dc 	.word	0x080145dc

0800b1c0 <sx126x_set_pa_cfg>:

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_CALIBRATE_IMAGE, 0, 0 );
}

sx126x_status_t sx126x_set_pa_cfg( const void* context, const sx126x_pa_cfg_params_t* params )
{
 800b1c0:	b580      	push	{r7, lr}
 800b1c2:	b086      	sub	sp, #24
 800b1c4:	af02      	add	r7, sp, #8
 800b1c6:	6078      	str	r0, [r7, #4]
 800b1c8:	6039      	str	r1, [r7, #0]
    uint8_t buf[SX126X_SIZE_SET_PA_CFG] = { 0 };
 800b1ca:	2300      	movs	r3, #0
 800b1cc:	60bb      	str	r3, [r7, #8]
 800b1ce:	2300      	movs	r3, #0
 800b1d0:	733b      	strb	r3, [r7, #12]

    buf[0] = SX126X_SET_PA_CFG;
 800b1d2:	2395      	movs	r3, #149	; 0x95
 800b1d4:	723b      	strb	r3, [r7, #8]
    buf[1] = params->pa_duty_cycle;
 800b1d6:	683b      	ldr	r3, [r7, #0]
 800b1d8:	781b      	ldrb	r3, [r3, #0]
 800b1da:	727b      	strb	r3, [r7, #9]
    buf[2] = params->hp_max;
 800b1dc:	683b      	ldr	r3, [r7, #0]
 800b1de:	785b      	ldrb	r3, [r3, #1]
 800b1e0:	72bb      	strb	r3, [r7, #10]
    buf[3] = params->device_sel;
 800b1e2:	683b      	ldr	r3, [r7, #0]
 800b1e4:	789b      	ldrb	r3, [r3, #2]
 800b1e6:	72fb      	strb	r3, [r7, #11]
    buf[4] = params->pa_lut;
 800b1e8:	683b      	ldr	r3, [r7, #0]
 800b1ea:	78db      	ldrb	r3, [r3, #3]
 800b1ec:	733b      	strb	r3, [r7, #12]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_PA_CFG, 0, 0 );
 800b1ee:	f107 0108 	add.w	r1, r7, #8
 800b1f2:	2300      	movs	r3, #0
 800b1f4:	9300      	str	r3, [sp, #0]
 800b1f6:	2300      	movs	r3, #0
 800b1f8:	2205      	movs	r2, #5
 800b1fa:	6878      	ldr	r0, [r7, #4]
 800b1fc:	f7ff fd5a 	bl	800acb4 <sx126x_hal_write>
 800b200:	4603      	mov	r3, r0
}
 800b202:	4618      	mov	r0, r3
 800b204:	3710      	adds	r7, #16
 800b206:	46bd      	mov	sp, r7
 800b208:	bd80      	pop	{r7, pc}

0800b20a <sx126x_set_rx_tx_fallback_mode>:

sx126x_status_t sx126x_set_rx_tx_fallback_mode( const void* context, const sx126x_fallback_modes_t fallback_mode )
{
 800b20a:	b580      	push	{r7, lr}
 800b20c:	b086      	sub	sp, #24
 800b20e:	af02      	add	r7, sp, #8
 800b210:	6078      	str	r0, [r7, #4]
 800b212:	460b      	mov	r3, r1
 800b214:	70fb      	strb	r3, [r7, #3]
    uint8_t buf[SX126X_SIZE_SET_RX_TX_FALLBACK_MODE] = { 0 };
 800b216:	2300      	movs	r3, #0
 800b218:	81bb      	strh	r3, [r7, #12]

    buf[0] = SX126X_SET_RX_TX_FALLBACK_MODE;
 800b21a:	2393      	movs	r3, #147	; 0x93
 800b21c:	733b      	strb	r3, [r7, #12]

    buf[1] = ( uint8_t ) fallback_mode;
 800b21e:	78fb      	ldrb	r3, [r7, #3]
 800b220:	737b      	strb	r3, [r7, #13]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_RX_TX_FALLBACK_MODE, 0, 0 );
 800b222:	f107 010c 	add.w	r1, r7, #12
 800b226:	2300      	movs	r3, #0
 800b228:	9300      	str	r3, [sp, #0]
 800b22a:	2300      	movs	r3, #0
 800b22c:	2202      	movs	r2, #2
 800b22e:	6878      	ldr	r0, [r7, #4]
 800b230:	f7ff fd40 	bl	800acb4 <sx126x_hal_write>
 800b234:	4603      	mov	r3, r0
}
 800b236:	4618      	mov	r0, r3
 800b238:	3710      	adds	r7, #16
 800b23a:	46bd      	mov	sp, r7
 800b23c:	bd80      	pop	{r7, pc}
	...

0800b240 <sx126x_write_register>:
// Registers and buffer Access
//

sx126x_status_t sx126x_write_register( const void* context, const uint16_t address, const uint8_t* buffer,
                                       const uint8_t size )
{
 800b240:	b580      	push	{r7, lr}
 800b242:	b088      	sub	sp, #32
 800b244:	af02      	add	r7, sp, #8
 800b246:	60f8      	str	r0, [r7, #12]
 800b248:	607a      	str	r2, [r7, #4]
 800b24a:	461a      	mov	r2, r3
 800b24c:	460b      	mov	r3, r1
 800b24e:	817b      	strh	r3, [r7, #10]
 800b250:	4613      	mov	r3, r2
 800b252:	727b      	strb	r3, [r7, #9]
    uint8_t buf[SX126X_SIZE_WRITE_REGISTER] = { 0 };
 800b254:	4b0e      	ldr	r3, [pc, #56]	; (800b290 <sx126x_write_register+0x50>)
 800b256:	881b      	ldrh	r3, [r3, #0]
 800b258:	82bb      	strh	r3, [r7, #20]
 800b25a:	2300      	movs	r3, #0
 800b25c:	75bb      	strb	r3, [r7, #22]

    buf[0] = SX126X_WRITE_REGISTER;
 800b25e:	230d      	movs	r3, #13
 800b260:	753b      	strb	r3, [r7, #20]

    buf[1] = ( uint8_t )( address >> 8 );
 800b262:	897b      	ldrh	r3, [r7, #10]
 800b264:	0a1b      	lsrs	r3, r3, #8
 800b266:	b29b      	uxth	r3, r3
 800b268:	b2db      	uxtb	r3, r3
 800b26a:	757b      	strb	r3, [r7, #21]
    buf[2] = ( uint8_t )( address >> 0 );
 800b26c:	897b      	ldrh	r3, [r7, #10]
 800b26e:	b2db      	uxtb	r3, r3
 800b270:	75bb      	strb	r3, [r7, #22]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_WRITE_REGISTER, buffer, size );
 800b272:	7a7b      	ldrb	r3, [r7, #9]
 800b274:	b29b      	uxth	r3, r3
 800b276:	f107 0114 	add.w	r1, r7, #20
 800b27a:	9300      	str	r3, [sp, #0]
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	2203      	movs	r2, #3
 800b280:	68f8      	ldr	r0, [r7, #12]
 800b282:	f7ff fd17 	bl	800acb4 <sx126x_hal_write>
 800b286:	4603      	mov	r3, r0
}
 800b288:	4618      	mov	r0, r3
 800b28a:	3718      	adds	r7, #24
 800b28c:	46bd      	mov	sp, r7
 800b28e:	bd80      	pop	{r7, pc}
 800b290:	080145dc 	.word	0x080145dc

0800b294 <sx126x_read_register>:

sx126x_status_t sx126x_read_register( const void* context, const uint16_t address, uint8_t* buffer, const uint8_t size )
{
 800b294:	b580      	push	{r7, lr}
 800b296:	b088      	sub	sp, #32
 800b298:	af02      	add	r7, sp, #8
 800b29a:	60f8      	str	r0, [r7, #12]
 800b29c:	607a      	str	r2, [r7, #4]
 800b29e:	461a      	mov	r2, r3
 800b2a0:	460b      	mov	r3, r1
 800b2a2:	817b      	strh	r3, [r7, #10]
 800b2a4:	4613      	mov	r3, r2
 800b2a6:	727b      	strb	r3, [r7, #9]
    uint8_t         buf[SX126X_SIZE_READ_REGISTER] = { 0 };
 800b2a8:	2300      	movs	r3, #0
 800b2aa:	613b      	str	r3, [r7, #16]
    sx126x_status_t status                         = SX126X_STATUS_ERROR;
 800b2ac:	2303      	movs	r3, #3
 800b2ae:	75fb      	strb	r3, [r7, #23]

    buf[0] = SX126X_READ_REGISTER;
 800b2b0:	231d      	movs	r3, #29
 800b2b2:	743b      	strb	r3, [r7, #16]

    buf[1] = ( uint8_t )( address >> 8 );
 800b2b4:	897b      	ldrh	r3, [r7, #10]
 800b2b6:	0a1b      	lsrs	r3, r3, #8
 800b2b8:	b29b      	uxth	r3, r3
 800b2ba:	b2db      	uxtb	r3, r3
 800b2bc:	747b      	strb	r3, [r7, #17]
    buf[2] = ( uint8_t )( address >> 0 );
 800b2be:	897b      	ldrh	r3, [r7, #10]
 800b2c0:	b2db      	uxtb	r3, r3
 800b2c2:	74bb      	strb	r3, [r7, #18]

    status = ( sx126x_status_t ) sx126x_hal_read( context, buf, SX126X_SIZE_READ_REGISTER, buffer, size );
 800b2c4:	f107 0110 	add.w	r1, r7, #16
 800b2c8:	7a7b      	ldrb	r3, [r7, #9]
 800b2ca:	9300      	str	r3, [sp, #0]
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	2204      	movs	r2, #4
 800b2d0:	68f8      	ldr	r0, [r7, #12]
 800b2d2:	f7ff fd31 	bl	800ad38 <sx126x_hal_read>
 800b2d6:	4603      	mov	r3, r0
 800b2d8:	75fb      	strb	r3, [r7, #23]

    return status;
 800b2da:	7dfb      	ldrb	r3, [r7, #23]
}
 800b2dc:	4618      	mov	r0, r3
 800b2de:	3718      	adds	r7, #24
 800b2e0:	46bd      	mov	sp, r7
 800b2e2:	bd80      	pop	{r7, pc}

0800b2e4 <sx126x_set_dio_irq_params>:
//
// DIO and IRQ Control Functions
//
sx126x_status_t sx126x_set_dio_irq_params( const void* context, const uint16_t irq_mask, const uint16_t dio1_mask,
                                           const uint16_t dio2_mask, const uint16_t dio3_mask )
{
 800b2e4:	b580      	push	{r7, lr}
 800b2e6:	b08a      	sub	sp, #40	; 0x28
 800b2e8:	af02      	add	r7, sp, #8
 800b2ea:	60f8      	str	r0, [r7, #12]
 800b2ec:	4608      	mov	r0, r1
 800b2ee:	4611      	mov	r1, r2
 800b2f0:	461a      	mov	r2, r3
 800b2f2:	4603      	mov	r3, r0
 800b2f4:	817b      	strh	r3, [r7, #10]
 800b2f6:	460b      	mov	r3, r1
 800b2f8:	813b      	strh	r3, [r7, #8]
 800b2fa:	4613      	mov	r3, r2
 800b2fc:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[SX126X_SIZE_SET_DIO_IRQ_PARAMS] = { 0 };
 800b2fe:	2300      	movs	r3, #0
 800b300:	617b      	str	r3, [r7, #20]
 800b302:	f107 0318 	add.w	r3, r7, #24
 800b306:	2200      	movs	r2, #0
 800b308:	601a      	str	r2, [r3, #0]
 800b30a:	711a      	strb	r2, [r3, #4]

    buf[0] = SX126X_SET_DIO_IRQ_PARAMS;
 800b30c:	2308      	movs	r3, #8
 800b30e:	753b      	strb	r3, [r7, #20]

    buf[1] = ( uint8_t )( irq_mask >> 8 );
 800b310:	897b      	ldrh	r3, [r7, #10]
 800b312:	0a1b      	lsrs	r3, r3, #8
 800b314:	b29b      	uxth	r3, r3
 800b316:	b2db      	uxtb	r3, r3
 800b318:	757b      	strb	r3, [r7, #21]
    buf[2] = ( uint8_t )( irq_mask >> 0 );
 800b31a:	897b      	ldrh	r3, [r7, #10]
 800b31c:	b2db      	uxtb	r3, r3
 800b31e:	75bb      	strb	r3, [r7, #22]

    buf[3] = ( uint8_t )( dio1_mask >> 8 );
 800b320:	893b      	ldrh	r3, [r7, #8]
 800b322:	0a1b      	lsrs	r3, r3, #8
 800b324:	b29b      	uxth	r3, r3
 800b326:	b2db      	uxtb	r3, r3
 800b328:	75fb      	strb	r3, [r7, #23]
    buf[4] = ( uint8_t )( dio1_mask >> 0 );
 800b32a:	893b      	ldrh	r3, [r7, #8]
 800b32c:	b2db      	uxtb	r3, r3
 800b32e:	763b      	strb	r3, [r7, #24]

    buf[5] = ( uint8_t )( dio2_mask >> 8 );
 800b330:	88fb      	ldrh	r3, [r7, #6]
 800b332:	0a1b      	lsrs	r3, r3, #8
 800b334:	b29b      	uxth	r3, r3
 800b336:	b2db      	uxtb	r3, r3
 800b338:	767b      	strb	r3, [r7, #25]
    buf[6] = ( uint8_t )( dio2_mask >> 0 );
 800b33a:	88fb      	ldrh	r3, [r7, #6]
 800b33c:	b2db      	uxtb	r3, r3
 800b33e:	76bb      	strb	r3, [r7, #26]

    buf[7] = ( uint8_t )( dio3_mask >> 8 );
 800b340:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800b342:	0a1b      	lsrs	r3, r3, #8
 800b344:	b29b      	uxth	r3, r3
 800b346:	b2db      	uxtb	r3, r3
 800b348:	76fb      	strb	r3, [r7, #27]
    buf[8] = ( uint8_t )( dio3_mask >> 0 );
 800b34a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800b34c:	b2db      	uxtb	r3, r3
 800b34e:	773b      	strb	r3, [r7, #28]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_DIO_IRQ_PARAMS, 0, 0 );
 800b350:	f107 0114 	add.w	r1, r7, #20
 800b354:	2300      	movs	r3, #0
 800b356:	9300      	str	r3, [sp, #0]
 800b358:	2300      	movs	r3, #0
 800b35a:	2209      	movs	r2, #9
 800b35c:	68f8      	ldr	r0, [r7, #12]
 800b35e:	f7ff fca9 	bl	800acb4 <sx126x_hal_write>
 800b362:	4603      	mov	r3, r0
}
 800b364:	4618      	mov	r0, r3
 800b366:	3720      	adds	r7, #32
 800b368:	46bd      	mov	sp, r7
 800b36a:	bd80      	pop	{r7, pc}

0800b36c <sx126x_set_dio2_as_rf_sw_ctrl>:
    }
    return status;
}

sx126x_status_t sx126x_set_dio2_as_rf_sw_ctrl( const void* context, const bool enable )
{
 800b36c:	b580      	push	{r7, lr}
 800b36e:	b086      	sub	sp, #24
 800b370:	af02      	add	r7, sp, #8
 800b372:	6078      	str	r0, [r7, #4]
 800b374:	460b      	mov	r3, r1
 800b376:	70fb      	strb	r3, [r7, #3]
    uint8_t buf[SX126X_SIZE_SET_DIO2_AS_RF_SWITCH_CTRL] = { 0 };
 800b378:	2300      	movs	r3, #0
 800b37a:	81bb      	strh	r3, [r7, #12]

    buf[0] = SX126X_SET_DIO2_AS_RF_SWITCH_CTRL;
 800b37c:	239d      	movs	r3, #157	; 0x9d
 800b37e:	733b      	strb	r3, [r7, #12]

    buf[1] = ( enable == true ) ? 1 : 0;
 800b380:	78fb      	ldrb	r3, [r7, #3]
 800b382:	737b      	strb	r3, [r7, #13]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_DIO2_AS_RF_SWITCH_CTRL, 0, 0 );
 800b384:	f107 010c 	add.w	r1, r7, #12
 800b388:	2300      	movs	r3, #0
 800b38a:	9300      	str	r3, [sp, #0]
 800b38c:	2300      	movs	r3, #0
 800b38e:	2202      	movs	r2, #2
 800b390:	6878      	ldr	r0, [r7, #4]
 800b392:	f7ff fc8f 	bl	800acb4 <sx126x_hal_write>
 800b396:	4603      	mov	r3, r0
}
 800b398:	4618      	mov	r0, r3
 800b39a:	3710      	adds	r7, #16
 800b39c:	46bd      	mov	sp, r7
 800b39e:	bd80      	pop	{r7, pc}

0800b3a0 <sx126x_set_dio3_as_tcxo_ctrl>:

sx126x_status_t sx126x_set_dio3_as_tcxo_ctrl( const void* context, const sx126x_tcxo_ctrl_voltages_t tcxo_voltage,
                                              const uint32_t timeout )
{
 800b3a0:	b580      	push	{r7, lr}
 800b3a2:	b088      	sub	sp, #32
 800b3a4:	af02      	add	r7, sp, #8
 800b3a6:	60f8      	str	r0, [r7, #12]
 800b3a8:	460b      	mov	r3, r1
 800b3aa:	607a      	str	r2, [r7, #4]
 800b3ac:	72fb      	strb	r3, [r7, #11]
    uint8_t buf[SX126X_SIZE_SET_DIO3_AS_TCXO_CTRL] = { 0 };
 800b3ae:	2300      	movs	r3, #0
 800b3b0:	613b      	str	r3, [r7, #16]
 800b3b2:	2300      	movs	r3, #0
 800b3b4:	753b      	strb	r3, [r7, #20]

    buf[0] = SX126X_SET_DIO3_AS_TCXO_CTRL;
 800b3b6:	2397      	movs	r3, #151	; 0x97
 800b3b8:	743b      	strb	r3, [r7, #16]

    buf[1] = ( uint8_t ) tcxo_voltage;
 800b3ba:	7afb      	ldrb	r3, [r7, #11]
 800b3bc:	747b      	strb	r3, [r7, #17]

    buf[2] = ( uint8_t )( timeout >> 16 );
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	0c1b      	lsrs	r3, r3, #16
 800b3c2:	b2db      	uxtb	r3, r3
 800b3c4:	74bb      	strb	r3, [r7, #18]
    buf[3] = ( uint8_t )( timeout >> 8 );
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	0a1b      	lsrs	r3, r3, #8
 800b3ca:	b2db      	uxtb	r3, r3
 800b3cc:	74fb      	strb	r3, [r7, #19]
    buf[4] = ( uint8_t )( timeout >> 0 );
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	b2db      	uxtb	r3, r3
 800b3d2:	753b      	strb	r3, [r7, #20]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_DIO3_AS_TCXO_CTRL, 0, 0 );
 800b3d4:	f107 0110 	add.w	r1, r7, #16
 800b3d8:	2300      	movs	r3, #0
 800b3da:	9300      	str	r3, [sp, #0]
 800b3dc:	2300      	movs	r3, #0
 800b3de:	2205      	movs	r2, #5
 800b3e0:	68f8      	ldr	r0, [r7, #12]
 800b3e2:	f7ff fc67 	bl	800acb4 <sx126x_hal_write>
 800b3e6:	4603      	mov	r3, r0
}
 800b3e8:	4618      	mov	r0, r3
 800b3ea:	3718      	adds	r7, #24
 800b3ec:	46bd      	mov	sp, r7
 800b3ee:	bd80      	pop	{r7, pc}

0800b3f0 <sx126x_set_rf_freq>:
//
// RF Modulation and Packet-Related Functions
//

sx126x_status_t sx126x_set_rf_freq( const void* context, const uint32_t freq_in_hz )
{
 800b3f0:	b580      	push	{r7, lr}
 800b3f2:	b084      	sub	sp, #16
 800b3f4:	af00      	add	r7, sp, #0
 800b3f6:	6078      	str	r0, [r7, #4]
 800b3f8:	6039      	str	r1, [r7, #0]
    const uint32_t freq = sx126x_convert_freq_in_hz_to_pll_step( freq_in_hz );
 800b3fa:	6838      	ldr	r0, [r7, #0]
 800b3fc:	f000 f92e 	bl	800b65c <sx126x_convert_freq_in_hz_to_pll_step>
 800b400:	60f8      	str	r0, [r7, #12]

    return sx126x_set_rf_freq_in_pll_steps( context, freq );
 800b402:	68f9      	ldr	r1, [r7, #12]
 800b404:	6878      	ldr	r0, [r7, #4]
 800b406:	f000 f805 	bl	800b414 <sx126x_set_rf_freq_in_pll_steps>
 800b40a:	4603      	mov	r3, r0
}
 800b40c:	4618      	mov	r0, r3
 800b40e:	3710      	adds	r7, #16
 800b410:	46bd      	mov	sp, r7
 800b412:	bd80      	pop	{r7, pc}

0800b414 <sx126x_set_rf_freq_in_pll_steps>:

sx126x_status_t sx126x_set_rf_freq_in_pll_steps( const void* context, const uint32_t freq )
{
 800b414:	b580      	push	{r7, lr}
 800b416:	b086      	sub	sp, #24
 800b418:	af02      	add	r7, sp, #8
 800b41a:	6078      	str	r0, [r7, #4]
 800b41c:	6039      	str	r1, [r7, #0]
    uint8_t buf[SX126X_SIZE_SET_RF_FREQUENCY] = { 0 };
 800b41e:	2300      	movs	r3, #0
 800b420:	60bb      	str	r3, [r7, #8]
 800b422:	2300      	movs	r3, #0
 800b424:	733b      	strb	r3, [r7, #12]

    buf[0] = SX126X_SET_RF_FREQUENCY;
 800b426:	2386      	movs	r3, #134	; 0x86
 800b428:	723b      	strb	r3, [r7, #8]

    buf[1] = ( uint8_t )( freq >> 24 );
 800b42a:	683b      	ldr	r3, [r7, #0]
 800b42c:	0e1b      	lsrs	r3, r3, #24
 800b42e:	b2db      	uxtb	r3, r3
 800b430:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( freq >> 16 );
 800b432:	683b      	ldr	r3, [r7, #0]
 800b434:	0c1b      	lsrs	r3, r3, #16
 800b436:	b2db      	uxtb	r3, r3
 800b438:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( freq >> 8 );
 800b43a:	683b      	ldr	r3, [r7, #0]
 800b43c:	0a1b      	lsrs	r3, r3, #8
 800b43e:	b2db      	uxtb	r3, r3
 800b440:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( freq >> 0 );
 800b442:	683b      	ldr	r3, [r7, #0]
 800b444:	b2db      	uxtb	r3, r3
 800b446:	733b      	strb	r3, [r7, #12]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_RF_FREQUENCY, 0, 0 );
 800b448:	f107 0108 	add.w	r1, r7, #8
 800b44c:	2300      	movs	r3, #0
 800b44e:	9300      	str	r3, [sp, #0]
 800b450:	2300      	movs	r3, #0
 800b452:	2205      	movs	r2, #5
 800b454:	6878      	ldr	r0, [r7, #4]
 800b456:	f7ff fc2d 	bl	800acb4 <sx126x_hal_write>
 800b45a:	4603      	mov	r3, r0
}
 800b45c:	4618      	mov	r0, r3
 800b45e:	3710      	adds	r7, #16
 800b460:	46bd      	mov	sp, r7
 800b462:	bd80      	pop	{r7, pc}

0800b464 <sx126x_set_pkt_type>:

sx126x_status_t sx126x_set_pkt_type( const void* context, const sx126x_pkt_type_t pkt_type )
{
 800b464:	b580      	push	{r7, lr}
 800b466:	b086      	sub	sp, #24
 800b468:	af02      	add	r7, sp, #8
 800b46a:	6078      	str	r0, [r7, #4]
 800b46c:	460b      	mov	r3, r1
 800b46e:	70fb      	strb	r3, [r7, #3]
    uint8_t buf[SX126X_SIZE_SET_PKT_TYPE] = { 0 };
 800b470:	2300      	movs	r3, #0
 800b472:	81bb      	strh	r3, [r7, #12]

    buf[0] = SX126X_SET_PKT_TYPE;
 800b474:	238a      	movs	r3, #138	; 0x8a
 800b476:	733b      	strb	r3, [r7, #12]

    buf[1] = ( uint8_t ) pkt_type;
 800b478:	78fb      	ldrb	r3, [r7, #3]
 800b47a:	737b      	strb	r3, [r7, #13]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_PKT_TYPE, 0, 0 );
 800b47c:	f107 010c 	add.w	r1, r7, #12
 800b480:	2300      	movs	r3, #0
 800b482:	9300      	str	r3, [sp, #0]
 800b484:	2300      	movs	r3, #0
 800b486:	2202      	movs	r2, #2
 800b488:	6878      	ldr	r0, [r7, #4]
 800b48a:	f7ff fc13 	bl	800acb4 <sx126x_hal_write>
 800b48e:	4603      	mov	r3, r0
}
 800b490:	4618      	mov	r0, r3
 800b492:	3710      	adds	r7, #16
 800b494:	46bd      	mov	sp, r7
 800b496:	bd80      	pop	{r7, pc}

0800b498 <sx126x_set_tx_params>:

    return status;
}

sx126x_status_t sx126x_set_tx_params( const void* context, const int8_t pwr_in_dbm, const sx126x_ramp_time_t ramp_time )
{
 800b498:	b580      	push	{r7, lr}
 800b49a:	b086      	sub	sp, #24
 800b49c:	af02      	add	r7, sp, #8
 800b49e:	6078      	str	r0, [r7, #4]
 800b4a0:	460b      	mov	r3, r1
 800b4a2:	70fb      	strb	r3, [r7, #3]
 800b4a4:	4613      	mov	r3, r2
 800b4a6:	70bb      	strb	r3, [r7, #2]
    uint8_t buf[SX126X_SIZE_SET_TX_PARAMS] = { 0 };
 800b4a8:	4b0c      	ldr	r3, [pc, #48]	; (800b4dc <sx126x_set_tx_params+0x44>)
 800b4aa:	881b      	ldrh	r3, [r3, #0]
 800b4ac:	81bb      	strh	r3, [r7, #12]
 800b4ae:	2300      	movs	r3, #0
 800b4b0:	73bb      	strb	r3, [r7, #14]

    buf[0] = SX126X_SET_TX_PARAMS;
 800b4b2:	238e      	movs	r3, #142	; 0x8e
 800b4b4:	733b      	strb	r3, [r7, #12]

    buf[1] = ( uint8_t ) pwr_in_dbm;
 800b4b6:	78fb      	ldrb	r3, [r7, #3]
 800b4b8:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t ) ramp_time;
 800b4ba:	78bb      	ldrb	r3, [r7, #2]
 800b4bc:	73bb      	strb	r3, [r7, #14]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_TX_PARAMS, 0, 0 );
 800b4be:	f107 010c 	add.w	r1, r7, #12
 800b4c2:	2300      	movs	r3, #0
 800b4c4:	9300      	str	r3, [sp, #0]
 800b4c6:	2300      	movs	r3, #0
 800b4c8:	2203      	movs	r2, #3
 800b4ca:	6878      	ldr	r0, [r7, #4]
 800b4cc:	f7ff fbf2 	bl	800acb4 <sx126x_hal_write>
 800b4d0:	4603      	mov	r3, r0
}
 800b4d2:	4618      	mov	r0, r3
 800b4d4:	3710      	adds	r7, #16
 800b4d6:	46bd      	mov	sp, r7
 800b4d8:	bd80      	pop	{r7, pc}
 800b4da:	bf00      	nop
 800b4dc:	080145dc 	.word	0x080145dc

0800b4e0 <sx126x_set_lora_mod_params>:
    }
    return status;
}

sx126x_status_t sx126x_set_lora_mod_params( const void* context, const sx126x_mod_params_lora_t* params )
{
 800b4e0:	b580      	push	{r7, lr}
 800b4e2:	b086      	sub	sp, #24
 800b4e4:	af02      	add	r7, sp, #8
 800b4e6:	6078      	str	r0, [r7, #4]
 800b4e8:	6039      	str	r1, [r7, #0]
    sx126x_status_t status = SX126X_STATUS_ERROR;
 800b4ea:	2303      	movs	r3, #3
 800b4ec:	73fb      	strb	r3, [r7, #15]

    uint8_t buf[SX126X_SIZE_SET_MODULATION_PARAMS_LORA] = { 0 };
 800b4ee:	2300      	movs	r3, #0
 800b4f0:	60bb      	str	r3, [r7, #8]
 800b4f2:	2300      	movs	r3, #0
 800b4f4:	733b      	strb	r3, [r7, #12]

    buf[0] = SX126X_SET_MODULATION_PARAMS;
 800b4f6:	238b      	movs	r3, #139	; 0x8b
 800b4f8:	723b      	strb	r3, [r7, #8]

    buf[1] = ( uint8_t )( params->sf );
 800b4fa:	683b      	ldr	r3, [r7, #0]
 800b4fc:	781b      	ldrb	r3, [r3, #0]
 800b4fe:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( params->bw );
 800b500:	683b      	ldr	r3, [r7, #0]
 800b502:	785b      	ldrb	r3, [r3, #1]
 800b504:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( params->cr );
 800b506:	683b      	ldr	r3, [r7, #0]
 800b508:	789b      	ldrb	r3, [r3, #2]
 800b50a:	72fb      	strb	r3, [r7, #11]
    buf[4] = params->ldro & 0x01;
 800b50c:	683b      	ldr	r3, [r7, #0]
 800b50e:	78db      	ldrb	r3, [r3, #3]
 800b510:	f003 0301 	and.w	r3, r3, #1
 800b514:	b2db      	uxtb	r3, r3
 800b516:	733b      	strb	r3, [r7, #12]

    status = ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_MODULATION_PARAMS_LORA, 0, 0 );
 800b518:	f107 0108 	add.w	r1, r7, #8
 800b51c:	2300      	movs	r3, #0
 800b51e:	9300      	str	r3, [sp, #0]
 800b520:	2300      	movs	r3, #0
 800b522:	2205      	movs	r2, #5
 800b524:	6878      	ldr	r0, [r7, #4]
 800b526:	f7ff fbc5 	bl	800acb4 <sx126x_hal_write>
 800b52a:	4603      	mov	r3, r0
 800b52c:	73fb      	strb	r3, [r7, #15]
        status = sx126x_tx_modulation_workaround( context, SX126X_PKT_TYPE_LORA, params->bw );
        // WORKAROUND END
    }
    */

    return status;
 800b52e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b530:	4618      	mov	r0, r3
 800b532:	3710      	adds	r7, #16
 800b534:	46bd      	mov	sp, r7
 800b536:	bd80      	pop	{r7, pc}

0800b538 <sx126x_set_lora_pkt_params>:

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_PKT_PARAMS_GFSK, 0, 0 );
}

sx126x_status_t sx126x_set_lora_pkt_params( const void* context, const sx126x_pkt_params_lora_t* params )
{
 800b538:	b580      	push	{r7, lr}
 800b53a:	b088      	sub	sp, #32
 800b53c:	af02      	add	r7, sp, #8
 800b53e:	6078      	str	r0, [r7, #4]
 800b540:	6039      	str	r1, [r7, #0]
    sx126x_status_t status = SX126X_STATUS_ERROR;
 800b542:	2303      	movs	r3, #3
 800b544:	75fb      	strb	r3, [r7, #23]

    uint8_t buf[SX126X_SIZE_SET_PKT_PARAMS_LORA] = { 0 };
 800b546:	2300      	movs	r3, #0
 800b548:	613b      	str	r3, [r7, #16]
 800b54a:	f107 0314 	add.w	r3, r7, #20
 800b54e:	2100      	movs	r1, #0
 800b550:	460a      	mov	r2, r1
 800b552:	801a      	strh	r2, [r3, #0]
 800b554:	460a      	mov	r2, r1
 800b556:	709a      	strb	r2, [r3, #2]

    buf[0] = SX126X_SET_PKT_PARAMS;
 800b558:	238c      	movs	r3, #140	; 0x8c
 800b55a:	743b      	strb	r3, [r7, #16]

    buf[1] = ( uint8_t )( params->preamble_len_in_symb >> 8 );
 800b55c:	683b      	ldr	r3, [r7, #0]
 800b55e:	881b      	ldrh	r3, [r3, #0]
 800b560:	0a1b      	lsrs	r3, r3, #8
 800b562:	b29b      	uxth	r3, r3
 800b564:	b2db      	uxtb	r3, r3
 800b566:	747b      	strb	r3, [r7, #17]
    buf[2] = ( uint8_t )( params->preamble_len_in_symb >> 0 );
 800b568:	683b      	ldr	r3, [r7, #0]
 800b56a:	881b      	ldrh	r3, [r3, #0]
 800b56c:	b2db      	uxtb	r3, r3
 800b56e:	74bb      	strb	r3, [r7, #18]
    buf[3] = ( uint8_t )( params->header_type );
 800b570:	683b      	ldr	r3, [r7, #0]
 800b572:	789b      	ldrb	r3, [r3, #2]
 800b574:	74fb      	strb	r3, [r7, #19]
    buf[4] = params->pld_len_in_bytes;
 800b576:	683b      	ldr	r3, [r7, #0]
 800b578:	78db      	ldrb	r3, [r3, #3]
 800b57a:	753b      	strb	r3, [r7, #20]
    buf[5] = ( uint8_t )( params->crc_is_on ? 1 : 0 );
 800b57c:	683b      	ldr	r3, [r7, #0]
 800b57e:	791b      	ldrb	r3, [r3, #4]
 800b580:	2b00      	cmp	r3, #0
 800b582:	d001      	beq.n	800b588 <sx126x_set_lora_pkt_params+0x50>
 800b584:	2301      	movs	r3, #1
 800b586:	e000      	b.n	800b58a <sx126x_set_lora_pkt_params+0x52>
 800b588:	2300      	movs	r3, #0
 800b58a:	757b      	strb	r3, [r7, #21]
    buf[6] = ( uint8_t )( params->invert_iq_is_on ? 1 : 0 );
 800b58c:	683b      	ldr	r3, [r7, #0]
 800b58e:	795b      	ldrb	r3, [r3, #5]
 800b590:	2b00      	cmp	r3, #0
 800b592:	d001      	beq.n	800b598 <sx126x_set_lora_pkt_params+0x60>
 800b594:	2301      	movs	r3, #1
 800b596:	e000      	b.n	800b59a <sx126x_set_lora_pkt_params+0x62>
 800b598:	2300      	movs	r3, #0
 800b59a:	75bb      	strb	r3, [r7, #22]

    status = ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_PKT_PARAMS_LORA, 0, 0 );
 800b59c:	f107 0110 	add.w	r1, r7, #16
 800b5a0:	2300      	movs	r3, #0
 800b5a2:	9300      	str	r3, [sp, #0]
 800b5a4:	2300      	movs	r3, #0
 800b5a6:	2207      	movs	r2, #7
 800b5a8:	6878      	ldr	r0, [r7, #4]
 800b5aa:	f7ff fb83 	bl	800acb4 <sx126x_hal_write>
 800b5ae:	4603      	mov	r3, r0
 800b5b0:	75fb      	strb	r3, [r7, #23]

    // WORKAROUND - Optimizing the Inverted IQ Operation, see datasheet DS_SX1261-2_V1.2 15.4
    if( status == SX126X_STATUS_OK )
 800b5b2:	7dfb      	ldrb	r3, [r7, #23]
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d127      	bne.n	800b608 <sx126x_set_lora_pkt_params+0xd0>
    {
        uint8_t reg_value = 0;
 800b5b8:	2300      	movs	r3, #0
 800b5ba:	73fb      	strb	r3, [r7, #15]

        status = sx126x_read_register( context, SX126X_REG_IRQ_POLARITY, &reg_value, 1 );
 800b5bc:	f107 020f 	add.w	r2, r7, #15
 800b5c0:	2301      	movs	r3, #1
 800b5c2:	f240 7136 	movw	r1, #1846	; 0x736
 800b5c6:	6878      	ldr	r0, [r7, #4]
 800b5c8:	f7ff fe64 	bl	800b294 <sx126x_read_register>
 800b5cc:	4603      	mov	r3, r0
 800b5ce:	75fb      	strb	r3, [r7, #23]
        if( status == SX126X_STATUS_OK )
 800b5d0:	7dfb      	ldrb	r3, [r7, #23]
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d118      	bne.n	800b608 <sx126x_set_lora_pkt_params+0xd0>
        {
            if( params->invert_iq_is_on == true )
 800b5d6:	683b      	ldr	r3, [r7, #0]
 800b5d8:	795b      	ldrb	r3, [r3, #5]
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	d005      	beq.n	800b5ea <sx126x_set_lora_pkt_params+0xb2>
            {
                reg_value &= ~( 1 << 2 );  // Bit 2 set to 0 when using inverted IQ polarity
 800b5de:	7bfb      	ldrb	r3, [r7, #15]
 800b5e0:	f023 0304 	bic.w	r3, r3, #4
 800b5e4:	b2db      	uxtb	r3, r3
 800b5e6:	73fb      	strb	r3, [r7, #15]
 800b5e8:	e004      	b.n	800b5f4 <sx126x_set_lora_pkt_params+0xbc>
            }
            else
            {
                reg_value |= ( 1 << 2 );  // Bit 2 set to 1 when using standard IQ polarity
 800b5ea:	7bfb      	ldrb	r3, [r7, #15]
 800b5ec:	f043 0304 	orr.w	r3, r3, #4
 800b5f0:	b2db      	uxtb	r3, r3
 800b5f2:	73fb      	strb	r3, [r7, #15]
            }
            status = sx126x_write_register( context, SX126X_REG_IRQ_POLARITY, &reg_value, 1 );
 800b5f4:	f107 020f 	add.w	r2, r7, #15
 800b5f8:	2301      	movs	r3, #1
 800b5fa:	f240 7136 	movw	r1, #1846	; 0x736
 800b5fe:	6878      	ldr	r0, [r7, #4]
 800b600:	f7ff fe1e 	bl	800b240 <sx126x_write_register>
 800b604:	4603      	mov	r3, r0
 800b606:	75fb      	strb	r3, [r7, #23]
        }
    }
    // WORKAROUND END

    return status;
 800b608:	7dfb      	ldrb	r3, [r7, #23]
}
 800b60a:	4618      	mov	r0, r3
 800b60c:	3718      	adds	r7, #24
 800b60e:	46bd      	mov	sp, r7
 800b610:	bd80      	pop	{r7, pc}
	...

0800b614 <sx126x_set_buffer_base_address>:
    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_CAD_PARAMS, 0, 0 );
}

sx126x_status_t sx126x_set_buffer_base_address( const void* context, const uint8_t tx_base_address,
                                                const uint8_t rx_base_address )
{
 800b614:	b580      	push	{r7, lr}
 800b616:	b086      	sub	sp, #24
 800b618:	af02      	add	r7, sp, #8
 800b61a:	6078      	str	r0, [r7, #4]
 800b61c:	460b      	mov	r3, r1
 800b61e:	70fb      	strb	r3, [r7, #3]
 800b620:	4613      	mov	r3, r2
 800b622:	70bb      	strb	r3, [r7, #2]
    uint8_t buf[SX126X_SIZE_SET_BUFFER_BASE_ADDRESS] = { 0 };
 800b624:	4b0c      	ldr	r3, [pc, #48]	; (800b658 <sx126x_set_buffer_base_address+0x44>)
 800b626:	881b      	ldrh	r3, [r3, #0]
 800b628:	81bb      	strh	r3, [r7, #12]
 800b62a:	2300      	movs	r3, #0
 800b62c:	73bb      	strb	r3, [r7, #14]

    buf[0] = SX126X_SET_BUFFER_BASE_ADDRESS;
 800b62e:	238f      	movs	r3, #143	; 0x8f
 800b630:	733b      	strb	r3, [r7, #12]

    buf[1] = tx_base_address;
 800b632:	78fb      	ldrb	r3, [r7, #3]
 800b634:	737b      	strb	r3, [r7, #13]
    buf[2] = rx_base_address;
 800b636:	78bb      	ldrb	r3, [r7, #2]
 800b638:	73bb      	strb	r3, [r7, #14]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_BUFFER_BASE_ADDRESS, 0, 0 );
 800b63a:	f107 010c 	add.w	r1, r7, #12
 800b63e:	2300      	movs	r3, #0
 800b640:	9300      	str	r3, [sp, #0]
 800b642:	2300      	movs	r3, #0
 800b644:	2203      	movs	r2, #3
 800b646:	6878      	ldr	r0, [r7, #4]
 800b648:	f7ff fb34 	bl	800acb4 <sx126x_hal_write>
 800b64c:	4603      	mov	r3, r0
}
 800b64e:	4618      	mov	r0, r3
 800b650:	3710      	adds	r7, #16
 800b652:	46bd      	mov	sp, r7
 800b654:	bd80      	pop	{r7, pc}
 800b656:	bf00      	nop
 800b658:	080145dc 	.word	0x080145dc

0800b65c <sx126x_convert_freq_in_hz_to_pll_step>:

    return status;
}

uint32_t sx126x_convert_freq_in_hz_to_pll_step( uint32_t freq_in_hz )
{
 800b65c:	b480      	push	{r7}
 800b65e:	b085      	sub	sp, #20
 800b660:	af00      	add	r7, sp, #0
 800b662:	6078      	str	r0, [r7, #4]
    uint32_t steps_int;
    uint32_t steps_frac;

    // Get integer and fractional parts of the frequency computed with a PLL step scaled value
    steps_int  = freq_in_hz / SX126X_PLL_STEP_SCALED;
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	4a0f      	ldr	r2, [pc, #60]	; (800b6a4 <sx126x_convert_freq_in_hz_to_pll_step+0x48>)
 800b668:	fba2 2303 	umull	r2, r3, r2, r3
 800b66c:	0b1b      	lsrs	r3, r3, #12
 800b66e:	60fb      	str	r3, [r7, #12]
    steps_frac = freq_in_hz - ( steps_int * SX126X_PLL_STEP_SCALED );
 800b670:	68fb      	ldr	r3, [r7, #12]
 800b672:	f643 5209 	movw	r2, #15625	; 0x3d09
 800b676:	fb02 f303 	mul.w	r3, r2, r3
 800b67a:	687a      	ldr	r2, [r7, #4]
 800b67c:	1ad3      	subs	r3, r2, r3
 800b67e:	60bb      	str	r3, [r7, #8]

    // Apply the scaling factor to retrieve a frequency in Hz (+ ceiling)
    return ( steps_int << SX126X_PLL_STEP_SHIFT_AMOUNT ) +
 800b680:	68fb      	ldr	r3, [r7, #12]
 800b682:	039a      	lsls	r2, r3, #14
           ( ( ( steps_frac << SX126X_PLL_STEP_SHIFT_AMOUNT ) + ( SX126X_PLL_STEP_SCALED >> 1 ) ) /
 800b684:	68bb      	ldr	r3, [r7, #8]
 800b686:	039b      	lsls	r3, r3, #14
 800b688:	f503 53f4 	add.w	r3, r3, #7808	; 0x1e80
 800b68c:	3304      	adds	r3, #4
 800b68e:	4905      	ldr	r1, [pc, #20]	; (800b6a4 <sx126x_convert_freq_in_hz_to_pll_step+0x48>)
 800b690:	fba1 1303 	umull	r1, r3, r1, r3
 800b694:	0b1b      	lsrs	r3, r3, #12
    return ( steps_int << SX126X_PLL_STEP_SHIFT_AMOUNT ) +
 800b696:	4413      	add	r3, r2
             SX126X_PLL_STEP_SCALED );
}
 800b698:	4618      	mov	r0, r3
 800b69a:	3714      	adds	r7, #20
 800b69c:	46bd      	mov	sp, r7
 800b69e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6a2:	4770      	bx	lr
 800b6a4:	431bde83 	.word	0x431bde83

0800b6a8 <__NVIC_SetPriority>:
{
 800b6a8:	b480      	push	{r7}
 800b6aa:	b083      	sub	sp, #12
 800b6ac:	af00      	add	r7, sp, #0
 800b6ae:	4603      	mov	r3, r0
 800b6b0:	6039      	str	r1, [r7, #0]
 800b6b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b6b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	db0a      	blt.n	800b6d2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b6bc:	683b      	ldr	r3, [r7, #0]
 800b6be:	b2da      	uxtb	r2, r3
 800b6c0:	490c      	ldr	r1, [pc, #48]	; (800b6f4 <__NVIC_SetPriority+0x4c>)
 800b6c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b6c6:	0112      	lsls	r2, r2, #4
 800b6c8:	b2d2      	uxtb	r2, r2
 800b6ca:	440b      	add	r3, r1
 800b6cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800b6d0:	e00a      	b.n	800b6e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b6d2:	683b      	ldr	r3, [r7, #0]
 800b6d4:	b2da      	uxtb	r2, r3
 800b6d6:	4908      	ldr	r1, [pc, #32]	; (800b6f8 <__NVIC_SetPriority+0x50>)
 800b6d8:	79fb      	ldrb	r3, [r7, #7]
 800b6da:	f003 030f 	and.w	r3, r3, #15
 800b6de:	3b04      	subs	r3, #4
 800b6e0:	0112      	lsls	r2, r2, #4
 800b6e2:	b2d2      	uxtb	r2, r2
 800b6e4:	440b      	add	r3, r1
 800b6e6:	761a      	strb	r2, [r3, #24]
}
 800b6e8:	bf00      	nop
 800b6ea:	370c      	adds	r7, #12
 800b6ec:	46bd      	mov	sp, r7
 800b6ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6f2:	4770      	bx	lr
 800b6f4:	e000e100 	.word	0xe000e100
 800b6f8:	e000ed00 	.word	0xe000ed00

0800b6fc <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800b6fc:	b580      	push	{r7, lr}
 800b6fe:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800b700:	4b05      	ldr	r3, [pc, #20]	; (800b718 <SysTick_Handler+0x1c>)
 800b702:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800b704:	f001 fec6 	bl	800d494 <xTaskGetSchedulerState>
 800b708:	4603      	mov	r3, r0
 800b70a:	2b01      	cmp	r3, #1
 800b70c:	d001      	beq.n	800b712 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800b70e:	f002 fcab 	bl	800e068 <xPortSysTickHandler>
  }
}
 800b712:	bf00      	nop
 800b714:	bd80      	pop	{r7, pc}
 800b716:	bf00      	nop
 800b718:	e000e010 	.word	0xe000e010

0800b71c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800b71c:	b580      	push	{r7, lr}
 800b71e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800b720:	2100      	movs	r1, #0
 800b722:	f06f 0004 	mvn.w	r0, #4
 800b726:	f7ff ffbf 	bl	800b6a8 <__NVIC_SetPriority>
#endif
}
 800b72a:	bf00      	nop
 800b72c:	bd80      	pop	{r7, pc}
	...

0800b730 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800b730:	b480      	push	{r7}
 800b732:	b083      	sub	sp, #12
 800b734:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b736:	f3ef 8305 	mrs	r3, IPSR
 800b73a:	603b      	str	r3, [r7, #0]
  return(result);
 800b73c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d003      	beq.n	800b74a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800b742:	f06f 0305 	mvn.w	r3, #5
 800b746:	607b      	str	r3, [r7, #4]
 800b748:	e00c      	b.n	800b764 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800b74a:	4b0a      	ldr	r3, [pc, #40]	; (800b774 <osKernelInitialize+0x44>)
 800b74c:	681b      	ldr	r3, [r3, #0]
 800b74e:	2b00      	cmp	r3, #0
 800b750:	d105      	bne.n	800b75e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800b752:	4b08      	ldr	r3, [pc, #32]	; (800b774 <osKernelInitialize+0x44>)
 800b754:	2201      	movs	r2, #1
 800b756:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800b758:	2300      	movs	r3, #0
 800b75a:	607b      	str	r3, [r7, #4]
 800b75c:	e002      	b.n	800b764 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800b75e:	f04f 33ff 	mov.w	r3, #4294967295
 800b762:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800b764:	687b      	ldr	r3, [r7, #4]
}
 800b766:	4618      	mov	r0, r3
 800b768:	370c      	adds	r7, #12
 800b76a:	46bd      	mov	sp, r7
 800b76c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b770:	4770      	bx	lr
 800b772:	bf00      	nop
 800b774:	20000568 	.word	0x20000568

0800b778 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800b778:	b580      	push	{r7, lr}
 800b77a:	b082      	sub	sp, #8
 800b77c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b77e:	f3ef 8305 	mrs	r3, IPSR
 800b782:	603b      	str	r3, [r7, #0]
  return(result);
 800b784:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b786:	2b00      	cmp	r3, #0
 800b788:	d003      	beq.n	800b792 <osKernelStart+0x1a>
    stat = osErrorISR;
 800b78a:	f06f 0305 	mvn.w	r3, #5
 800b78e:	607b      	str	r3, [r7, #4]
 800b790:	e010      	b.n	800b7b4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800b792:	4b0b      	ldr	r3, [pc, #44]	; (800b7c0 <osKernelStart+0x48>)
 800b794:	681b      	ldr	r3, [r3, #0]
 800b796:	2b01      	cmp	r3, #1
 800b798:	d109      	bne.n	800b7ae <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800b79a:	f7ff ffbf 	bl	800b71c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800b79e:	4b08      	ldr	r3, [pc, #32]	; (800b7c0 <osKernelStart+0x48>)
 800b7a0:	2202      	movs	r2, #2
 800b7a2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800b7a4:	f001 fa0a 	bl	800cbbc <vTaskStartScheduler>
      stat = osOK;
 800b7a8:	2300      	movs	r3, #0
 800b7aa:	607b      	str	r3, [r7, #4]
 800b7ac:	e002      	b.n	800b7b4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800b7ae:	f04f 33ff 	mov.w	r3, #4294967295
 800b7b2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800b7b4:	687b      	ldr	r3, [r7, #4]
}
 800b7b6:	4618      	mov	r0, r3
 800b7b8:	3708      	adds	r7, #8
 800b7ba:	46bd      	mov	sp, r7
 800b7bc:	bd80      	pop	{r7, pc}
 800b7be:	bf00      	nop
 800b7c0:	20000568 	.word	0x20000568

0800b7c4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800b7c4:	b580      	push	{r7, lr}
 800b7c6:	b08e      	sub	sp, #56	; 0x38
 800b7c8:	af04      	add	r7, sp, #16
 800b7ca:	60f8      	str	r0, [r7, #12]
 800b7cc:	60b9      	str	r1, [r7, #8]
 800b7ce:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800b7d0:	2300      	movs	r3, #0
 800b7d2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b7d4:	f3ef 8305 	mrs	r3, IPSR
 800b7d8:	617b      	str	r3, [r7, #20]
  return(result);
 800b7da:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800b7dc:	2b00      	cmp	r3, #0
 800b7de:	d17e      	bne.n	800b8de <osThreadNew+0x11a>
 800b7e0:	68fb      	ldr	r3, [r7, #12]
 800b7e2:	2b00      	cmp	r3, #0
 800b7e4:	d07b      	beq.n	800b8de <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800b7e6:	2380      	movs	r3, #128	; 0x80
 800b7e8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800b7ea:	2318      	movs	r3, #24
 800b7ec:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800b7ee:	2300      	movs	r3, #0
 800b7f0:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800b7f2:	f04f 33ff 	mov.w	r3, #4294967295
 800b7f6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d045      	beq.n	800b88a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	681b      	ldr	r3, [r3, #0]
 800b802:	2b00      	cmp	r3, #0
 800b804:	d002      	beq.n	800b80c <osThreadNew+0x48>
        name = attr->name;
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	681b      	ldr	r3, [r3, #0]
 800b80a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	699b      	ldr	r3, [r3, #24]
 800b810:	2b00      	cmp	r3, #0
 800b812:	d002      	beq.n	800b81a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	699b      	ldr	r3, [r3, #24]
 800b818:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800b81a:	69fb      	ldr	r3, [r7, #28]
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	d008      	beq.n	800b832 <osThreadNew+0x6e>
 800b820:	69fb      	ldr	r3, [r7, #28]
 800b822:	2b38      	cmp	r3, #56	; 0x38
 800b824:	d805      	bhi.n	800b832 <osThreadNew+0x6e>
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	685b      	ldr	r3, [r3, #4]
 800b82a:	f003 0301 	and.w	r3, r3, #1
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d001      	beq.n	800b836 <osThreadNew+0x72>
        return (NULL);
 800b832:	2300      	movs	r3, #0
 800b834:	e054      	b.n	800b8e0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	695b      	ldr	r3, [r3, #20]
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	d003      	beq.n	800b846 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	695b      	ldr	r3, [r3, #20]
 800b842:	089b      	lsrs	r3, r3, #2
 800b844:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	689b      	ldr	r3, [r3, #8]
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d00e      	beq.n	800b86c <osThreadNew+0xa8>
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	68db      	ldr	r3, [r3, #12]
 800b852:	2bbb      	cmp	r3, #187	; 0xbb
 800b854:	d90a      	bls.n	800b86c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b85a:	2b00      	cmp	r3, #0
 800b85c:	d006      	beq.n	800b86c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	695b      	ldr	r3, [r3, #20]
 800b862:	2b00      	cmp	r3, #0
 800b864:	d002      	beq.n	800b86c <osThreadNew+0xa8>
        mem = 1;
 800b866:	2301      	movs	r3, #1
 800b868:	61bb      	str	r3, [r7, #24]
 800b86a:	e010      	b.n	800b88e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	689b      	ldr	r3, [r3, #8]
 800b870:	2b00      	cmp	r3, #0
 800b872:	d10c      	bne.n	800b88e <osThreadNew+0xca>
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	68db      	ldr	r3, [r3, #12]
 800b878:	2b00      	cmp	r3, #0
 800b87a:	d108      	bne.n	800b88e <osThreadNew+0xca>
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	691b      	ldr	r3, [r3, #16]
 800b880:	2b00      	cmp	r3, #0
 800b882:	d104      	bne.n	800b88e <osThreadNew+0xca>
          mem = 0;
 800b884:	2300      	movs	r3, #0
 800b886:	61bb      	str	r3, [r7, #24]
 800b888:	e001      	b.n	800b88e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800b88a:	2300      	movs	r3, #0
 800b88c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800b88e:	69bb      	ldr	r3, [r7, #24]
 800b890:	2b01      	cmp	r3, #1
 800b892:	d110      	bne.n	800b8b6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800b898:	687a      	ldr	r2, [r7, #4]
 800b89a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b89c:	9202      	str	r2, [sp, #8]
 800b89e:	9301      	str	r3, [sp, #4]
 800b8a0:	69fb      	ldr	r3, [r7, #28]
 800b8a2:	9300      	str	r3, [sp, #0]
 800b8a4:	68bb      	ldr	r3, [r7, #8]
 800b8a6:	6a3a      	ldr	r2, [r7, #32]
 800b8a8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b8aa:	68f8      	ldr	r0, [r7, #12]
 800b8ac:	f000 ff28 	bl	800c700 <xTaskCreateStatic>
 800b8b0:	4603      	mov	r3, r0
 800b8b2:	613b      	str	r3, [r7, #16]
 800b8b4:	e013      	b.n	800b8de <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800b8b6:	69bb      	ldr	r3, [r7, #24]
 800b8b8:	2b00      	cmp	r3, #0
 800b8ba:	d110      	bne.n	800b8de <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800b8bc:	6a3b      	ldr	r3, [r7, #32]
 800b8be:	b29a      	uxth	r2, r3
 800b8c0:	f107 0310 	add.w	r3, r7, #16
 800b8c4:	9301      	str	r3, [sp, #4]
 800b8c6:	69fb      	ldr	r3, [r7, #28]
 800b8c8:	9300      	str	r3, [sp, #0]
 800b8ca:	68bb      	ldr	r3, [r7, #8]
 800b8cc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b8ce:	68f8      	ldr	r0, [r7, #12]
 800b8d0:	f000 ff73 	bl	800c7ba <xTaskCreate>
 800b8d4:	4603      	mov	r3, r0
 800b8d6:	2b01      	cmp	r3, #1
 800b8d8:	d001      	beq.n	800b8de <osThreadNew+0x11a>
            hTask = NULL;
 800b8da:	2300      	movs	r3, #0
 800b8dc:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800b8de:	693b      	ldr	r3, [r7, #16]
}
 800b8e0:	4618      	mov	r0, r3
 800b8e2:	3728      	adds	r7, #40	; 0x28
 800b8e4:	46bd      	mov	sp, r7
 800b8e6:	bd80      	pop	{r7, pc}

0800b8e8 <osThreadGetId>:
  }

  return (name);
}

osThreadId_t osThreadGetId (void) {
 800b8e8:	b580      	push	{r7, lr}
 800b8ea:	b082      	sub	sp, #8
 800b8ec:	af00      	add	r7, sp, #0
  osThreadId_t id;

  id = (osThreadId_t)xTaskGetCurrentTaskHandle();
 800b8ee:	f001 fdc1 	bl	800d474 <xTaskGetCurrentTaskHandle>
 800b8f2:	6078      	str	r0, [r7, #4]

  return (id);
 800b8f4:	687b      	ldr	r3, [r7, #4]
}
 800b8f6:	4618      	mov	r0, r3
 800b8f8:	3708      	adds	r7, #8
 800b8fa:	46bd      	mov	sp, r7
 800b8fc:	bd80      	pop	{r7, pc}

0800b8fe <osThreadExit>:

  return (stat);
}
#endif /* (configUSE_OS2_THREAD_SUSPEND_RESUME == 1) */

__NO_RETURN void osThreadExit (void) {
 800b8fe:	b580      	push	{r7, lr}
 800b900:	af00      	add	r7, sp, #0
#ifndef USE_FreeRTOS_HEAP_1
  vTaskDelete (NULL);
 800b902:	2000      	movs	r0, #0
 800b904:	f001 f8b4 	bl	800ca70 <vTaskDelete>
#endif
  for (;;);
 800b908:	e7fe      	b.n	800b908 <osThreadExit+0xa>

0800b90a <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800b90a:	b580      	push	{r7, lr}
 800b90c:	b084      	sub	sp, #16
 800b90e:	af00      	add	r7, sp, #0
 800b910:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b912:	f3ef 8305 	mrs	r3, IPSR
 800b916:	60bb      	str	r3, [r7, #8]
  return(result);
 800b918:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	d003      	beq.n	800b926 <osDelay+0x1c>
    stat = osErrorISR;
 800b91e:	f06f 0305 	mvn.w	r3, #5
 800b922:	60fb      	str	r3, [r7, #12]
 800b924:	e007      	b.n	800b936 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800b926:	2300      	movs	r3, #0
 800b928:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d002      	beq.n	800b936 <osDelay+0x2c>
      vTaskDelay(ticks);
 800b930:	6878      	ldr	r0, [r7, #4]
 800b932:	f001 f90f 	bl	800cb54 <vTaskDelay>
    }
  }

  return (stat);
 800b936:	68fb      	ldr	r3, [r7, #12]
}
 800b938:	4618      	mov	r0, r3
 800b93a:	3710      	adds	r7, #16
 800b93c:	46bd      	mov	sp, r7
 800b93e:	bd80      	pop	{r7, pc}

0800b940 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800b940:	b580      	push	{r7, lr}
 800b942:	b088      	sub	sp, #32
 800b944:	af00      	add	r7, sp, #0
 800b946:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800b948:	2300      	movs	r3, #0
 800b94a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b94c:	f3ef 8305 	mrs	r3, IPSR
 800b950:	60bb      	str	r3, [r7, #8]
  return(result);
 800b952:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800b954:	2b00      	cmp	r3, #0
 800b956:	d174      	bne.n	800ba42 <osMutexNew+0x102>
    if (attr != NULL) {
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	d003      	beq.n	800b966 <osMutexNew+0x26>
      type = attr->attr_bits;
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	685b      	ldr	r3, [r3, #4]
 800b962:	61bb      	str	r3, [r7, #24]
 800b964:	e001      	b.n	800b96a <osMutexNew+0x2a>
    } else {
      type = 0U;
 800b966:	2300      	movs	r3, #0
 800b968:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800b96a:	69bb      	ldr	r3, [r7, #24]
 800b96c:	f003 0301 	and.w	r3, r3, #1
 800b970:	2b00      	cmp	r3, #0
 800b972:	d002      	beq.n	800b97a <osMutexNew+0x3a>
      rmtx = 1U;
 800b974:	2301      	movs	r3, #1
 800b976:	617b      	str	r3, [r7, #20]
 800b978:	e001      	b.n	800b97e <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800b97a:	2300      	movs	r3, #0
 800b97c:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800b97e:	69bb      	ldr	r3, [r7, #24]
 800b980:	f003 0308 	and.w	r3, r3, #8
 800b984:	2b00      	cmp	r3, #0
 800b986:	d15c      	bne.n	800ba42 <osMutexNew+0x102>
      mem = -1;
 800b988:	f04f 33ff 	mov.w	r3, #4294967295
 800b98c:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	2b00      	cmp	r3, #0
 800b992:	d015      	beq.n	800b9c0 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	689b      	ldr	r3, [r3, #8]
 800b998:	2b00      	cmp	r3, #0
 800b99a:	d006      	beq.n	800b9aa <osMutexNew+0x6a>
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	68db      	ldr	r3, [r3, #12]
 800b9a0:	2b4f      	cmp	r3, #79	; 0x4f
 800b9a2:	d902      	bls.n	800b9aa <osMutexNew+0x6a>
          mem = 1;
 800b9a4:	2301      	movs	r3, #1
 800b9a6:	613b      	str	r3, [r7, #16]
 800b9a8:	e00c      	b.n	800b9c4 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	689b      	ldr	r3, [r3, #8]
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d108      	bne.n	800b9c4 <osMutexNew+0x84>
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	68db      	ldr	r3, [r3, #12]
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	d104      	bne.n	800b9c4 <osMutexNew+0x84>
            mem = 0;
 800b9ba:	2300      	movs	r3, #0
 800b9bc:	613b      	str	r3, [r7, #16]
 800b9be:	e001      	b.n	800b9c4 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800b9c0:	2300      	movs	r3, #0
 800b9c2:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800b9c4:	693b      	ldr	r3, [r7, #16]
 800b9c6:	2b01      	cmp	r3, #1
 800b9c8:	d112      	bne.n	800b9f0 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 800b9ca:	697b      	ldr	r3, [r7, #20]
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d007      	beq.n	800b9e0 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	689b      	ldr	r3, [r3, #8]
 800b9d4:	4619      	mov	r1, r3
 800b9d6:	2004      	movs	r0, #4
 800b9d8:	f000 fa8f 	bl	800befa <xQueueCreateMutexStatic>
 800b9dc:	61f8      	str	r0, [r7, #28]
 800b9de:	e016      	b.n	800ba0e <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	689b      	ldr	r3, [r3, #8]
 800b9e4:	4619      	mov	r1, r3
 800b9e6:	2001      	movs	r0, #1
 800b9e8:	f000 fa87 	bl	800befa <xQueueCreateMutexStatic>
 800b9ec:	61f8      	str	r0, [r7, #28]
 800b9ee:	e00e      	b.n	800ba0e <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800b9f0:	693b      	ldr	r3, [r7, #16]
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d10b      	bne.n	800ba0e <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800b9f6:	697b      	ldr	r3, [r7, #20]
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d004      	beq.n	800ba06 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800b9fc:	2004      	movs	r0, #4
 800b9fe:	f000 fa64 	bl	800beca <xQueueCreateMutex>
 800ba02:	61f8      	str	r0, [r7, #28]
 800ba04:	e003      	b.n	800ba0e <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 800ba06:	2001      	movs	r0, #1
 800ba08:	f000 fa5f 	bl	800beca <xQueueCreateMutex>
 800ba0c:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800ba0e:	69fb      	ldr	r3, [r7, #28]
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	d00c      	beq.n	800ba2e <osMutexNew+0xee>
        if (attr != NULL) {
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	d003      	beq.n	800ba22 <osMutexNew+0xe2>
          name = attr->name;
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	681b      	ldr	r3, [r3, #0]
 800ba1e:	60fb      	str	r3, [r7, #12]
 800ba20:	e001      	b.n	800ba26 <osMutexNew+0xe6>
        } else {
          name = NULL;
 800ba22:	2300      	movs	r3, #0
 800ba24:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 800ba26:	68f9      	ldr	r1, [r7, #12]
 800ba28:	69f8      	ldr	r0, [r7, #28]
 800ba2a:	f000 fe0b 	bl	800c644 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800ba2e:	69fb      	ldr	r3, [r7, #28]
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	d006      	beq.n	800ba42 <osMutexNew+0x102>
 800ba34:	697b      	ldr	r3, [r7, #20]
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d003      	beq.n	800ba42 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800ba3a:	69fb      	ldr	r3, [r7, #28]
 800ba3c:	f043 0301 	orr.w	r3, r3, #1
 800ba40:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800ba42:	69fb      	ldr	r3, [r7, #28]
}
 800ba44:	4618      	mov	r0, r3
 800ba46:	3720      	adds	r7, #32
 800ba48:	46bd      	mov	sp, r7
 800ba4a:	bd80      	pop	{r7, pc}

0800ba4c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800ba4c:	b480      	push	{r7}
 800ba4e:	b085      	sub	sp, #20
 800ba50:	af00      	add	r7, sp, #0
 800ba52:	60f8      	str	r0, [r7, #12]
 800ba54:	60b9      	str	r1, [r7, #8]
 800ba56:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800ba58:	68fb      	ldr	r3, [r7, #12]
 800ba5a:	4a07      	ldr	r2, [pc, #28]	; (800ba78 <vApplicationGetIdleTaskMemory+0x2c>)
 800ba5c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800ba5e:	68bb      	ldr	r3, [r7, #8]
 800ba60:	4a06      	ldr	r2, [pc, #24]	; (800ba7c <vApplicationGetIdleTaskMemory+0x30>)
 800ba62:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	2280      	movs	r2, #128	; 0x80
 800ba68:	601a      	str	r2, [r3, #0]
}
 800ba6a:	bf00      	nop
 800ba6c:	3714      	adds	r7, #20
 800ba6e:	46bd      	mov	sp, r7
 800ba70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba74:	4770      	bx	lr
 800ba76:	bf00      	nop
 800ba78:	2000056c 	.word	0x2000056c
 800ba7c:	20000628 	.word	0x20000628

0800ba80 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800ba80:	b480      	push	{r7}
 800ba82:	b085      	sub	sp, #20
 800ba84:	af00      	add	r7, sp, #0
 800ba86:	60f8      	str	r0, [r7, #12]
 800ba88:	60b9      	str	r1, [r7, #8]
 800ba8a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800ba8c:	68fb      	ldr	r3, [r7, #12]
 800ba8e:	4a07      	ldr	r2, [pc, #28]	; (800baac <vApplicationGetTimerTaskMemory+0x2c>)
 800ba90:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800ba92:	68bb      	ldr	r3, [r7, #8]
 800ba94:	4a06      	ldr	r2, [pc, #24]	; (800bab0 <vApplicationGetTimerTaskMemory+0x30>)
 800ba96:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ba9e:	601a      	str	r2, [r3, #0]
}
 800baa0:	bf00      	nop
 800baa2:	3714      	adds	r7, #20
 800baa4:	46bd      	mov	sp, r7
 800baa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baaa:	4770      	bx	lr
 800baac:	20000828 	.word	0x20000828
 800bab0:	200008e4 	.word	0x200008e4

0800bab4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800bab4:	b480      	push	{r7}
 800bab6:	b083      	sub	sp, #12
 800bab8:	af00      	add	r7, sp, #0
 800baba:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	f103 0208 	add.w	r2, r3, #8
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	f04f 32ff 	mov.w	r2, #4294967295
 800bacc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	f103 0208 	add.w	r2, r3, #8
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	f103 0208 	add.w	r2, r3, #8
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	2200      	movs	r2, #0
 800bae6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800bae8:	bf00      	nop
 800baea:	370c      	adds	r7, #12
 800baec:	46bd      	mov	sp, r7
 800baee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baf2:	4770      	bx	lr

0800baf4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800baf4:	b480      	push	{r7}
 800baf6:	b083      	sub	sp, #12
 800baf8:	af00      	add	r7, sp, #0
 800bafa:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	2200      	movs	r2, #0
 800bb00:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800bb02:	bf00      	nop
 800bb04:	370c      	adds	r7, #12
 800bb06:	46bd      	mov	sp, r7
 800bb08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb0c:	4770      	bx	lr

0800bb0e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800bb0e:	b480      	push	{r7}
 800bb10:	b085      	sub	sp, #20
 800bb12:	af00      	add	r7, sp, #0
 800bb14:	6078      	str	r0, [r7, #4]
 800bb16:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	685b      	ldr	r3, [r3, #4]
 800bb1c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800bb1e:	683b      	ldr	r3, [r7, #0]
 800bb20:	68fa      	ldr	r2, [r7, #12]
 800bb22:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800bb24:	68fb      	ldr	r3, [r7, #12]
 800bb26:	689a      	ldr	r2, [r3, #8]
 800bb28:	683b      	ldr	r3, [r7, #0]
 800bb2a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800bb2c:	68fb      	ldr	r3, [r7, #12]
 800bb2e:	689b      	ldr	r3, [r3, #8]
 800bb30:	683a      	ldr	r2, [r7, #0]
 800bb32:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800bb34:	68fb      	ldr	r3, [r7, #12]
 800bb36:	683a      	ldr	r2, [r7, #0]
 800bb38:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800bb3a:	683b      	ldr	r3, [r7, #0]
 800bb3c:	687a      	ldr	r2, [r7, #4]
 800bb3e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	681b      	ldr	r3, [r3, #0]
 800bb44:	1c5a      	adds	r2, r3, #1
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	601a      	str	r2, [r3, #0]
}
 800bb4a:	bf00      	nop
 800bb4c:	3714      	adds	r7, #20
 800bb4e:	46bd      	mov	sp, r7
 800bb50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb54:	4770      	bx	lr

0800bb56 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800bb56:	b480      	push	{r7}
 800bb58:	b085      	sub	sp, #20
 800bb5a:	af00      	add	r7, sp, #0
 800bb5c:	6078      	str	r0, [r7, #4]
 800bb5e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800bb60:	683b      	ldr	r3, [r7, #0]
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800bb66:	68bb      	ldr	r3, [r7, #8]
 800bb68:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb6c:	d103      	bne.n	800bb76 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	691b      	ldr	r3, [r3, #16]
 800bb72:	60fb      	str	r3, [r7, #12]
 800bb74:	e00c      	b.n	800bb90 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	3308      	adds	r3, #8
 800bb7a:	60fb      	str	r3, [r7, #12]
 800bb7c:	e002      	b.n	800bb84 <vListInsert+0x2e>
 800bb7e:	68fb      	ldr	r3, [r7, #12]
 800bb80:	685b      	ldr	r3, [r3, #4]
 800bb82:	60fb      	str	r3, [r7, #12]
 800bb84:	68fb      	ldr	r3, [r7, #12]
 800bb86:	685b      	ldr	r3, [r3, #4]
 800bb88:	681b      	ldr	r3, [r3, #0]
 800bb8a:	68ba      	ldr	r2, [r7, #8]
 800bb8c:	429a      	cmp	r2, r3
 800bb8e:	d2f6      	bcs.n	800bb7e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800bb90:	68fb      	ldr	r3, [r7, #12]
 800bb92:	685a      	ldr	r2, [r3, #4]
 800bb94:	683b      	ldr	r3, [r7, #0]
 800bb96:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800bb98:	683b      	ldr	r3, [r7, #0]
 800bb9a:	685b      	ldr	r3, [r3, #4]
 800bb9c:	683a      	ldr	r2, [r7, #0]
 800bb9e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800bba0:	683b      	ldr	r3, [r7, #0]
 800bba2:	68fa      	ldr	r2, [r7, #12]
 800bba4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800bba6:	68fb      	ldr	r3, [r7, #12]
 800bba8:	683a      	ldr	r2, [r7, #0]
 800bbaa:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800bbac:	683b      	ldr	r3, [r7, #0]
 800bbae:	687a      	ldr	r2, [r7, #4]
 800bbb0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	1c5a      	adds	r2, r3, #1
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	601a      	str	r2, [r3, #0]
}
 800bbbc:	bf00      	nop
 800bbbe:	3714      	adds	r7, #20
 800bbc0:	46bd      	mov	sp, r7
 800bbc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbc6:	4770      	bx	lr

0800bbc8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800bbc8:	b480      	push	{r7}
 800bbca:	b085      	sub	sp, #20
 800bbcc:	af00      	add	r7, sp, #0
 800bbce:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	691b      	ldr	r3, [r3, #16]
 800bbd4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	685b      	ldr	r3, [r3, #4]
 800bbda:	687a      	ldr	r2, [r7, #4]
 800bbdc:	6892      	ldr	r2, [r2, #8]
 800bbde:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	689b      	ldr	r3, [r3, #8]
 800bbe4:	687a      	ldr	r2, [r7, #4]
 800bbe6:	6852      	ldr	r2, [r2, #4]
 800bbe8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800bbea:	68fb      	ldr	r3, [r7, #12]
 800bbec:	685b      	ldr	r3, [r3, #4]
 800bbee:	687a      	ldr	r2, [r7, #4]
 800bbf0:	429a      	cmp	r2, r3
 800bbf2:	d103      	bne.n	800bbfc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	689a      	ldr	r2, [r3, #8]
 800bbf8:	68fb      	ldr	r3, [r7, #12]
 800bbfa:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	2200      	movs	r2, #0
 800bc00:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800bc02:	68fb      	ldr	r3, [r7, #12]
 800bc04:	681b      	ldr	r3, [r3, #0]
 800bc06:	1e5a      	subs	r2, r3, #1
 800bc08:	68fb      	ldr	r3, [r7, #12]
 800bc0a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800bc0c:	68fb      	ldr	r3, [r7, #12]
 800bc0e:	681b      	ldr	r3, [r3, #0]
}
 800bc10:	4618      	mov	r0, r3
 800bc12:	3714      	adds	r7, #20
 800bc14:	46bd      	mov	sp, r7
 800bc16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc1a:	4770      	bx	lr

0800bc1c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800bc1c:	b580      	push	{r7, lr}
 800bc1e:	b084      	sub	sp, #16
 800bc20:	af00      	add	r7, sp, #0
 800bc22:	6078      	str	r0, [r7, #4]
 800bc24:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800bc2a:	68fb      	ldr	r3, [r7, #12]
 800bc2c:	2b00      	cmp	r3, #0
 800bc2e:	d10a      	bne.n	800bc46 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800bc30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc34:	f383 8811 	msr	BASEPRI, r3
 800bc38:	f3bf 8f6f 	isb	sy
 800bc3c:	f3bf 8f4f 	dsb	sy
 800bc40:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800bc42:	bf00      	nop
 800bc44:	e7fe      	b.n	800bc44 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800bc46:	f002 f97d 	bl	800df44 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800bc4a:	68fb      	ldr	r3, [r7, #12]
 800bc4c:	681a      	ldr	r2, [r3, #0]
 800bc4e:	68fb      	ldr	r3, [r7, #12]
 800bc50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bc52:	68f9      	ldr	r1, [r7, #12]
 800bc54:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800bc56:	fb01 f303 	mul.w	r3, r1, r3
 800bc5a:	441a      	add	r2, r3
 800bc5c:	68fb      	ldr	r3, [r7, #12]
 800bc5e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800bc60:	68fb      	ldr	r3, [r7, #12]
 800bc62:	2200      	movs	r2, #0
 800bc64:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800bc66:	68fb      	ldr	r3, [r7, #12]
 800bc68:	681a      	ldr	r2, [r3, #0]
 800bc6a:	68fb      	ldr	r3, [r7, #12]
 800bc6c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800bc6e:	68fb      	ldr	r3, [r7, #12]
 800bc70:	681a      	ldr	r2, [r3, #0]
 800bc72:	68fb      	ldr	r3, [r7, #12]
 800bc74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bc76:	3b01      	subs	r3, #1
 800bc78:	68f9      	ldr	r1, [r7, #12]
 800bc7a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800bc7c:	fb01 f303 	mul.w	r3, r1, r3
 800bc80:	441a      	add	r2, r3
 800bc82:	68fb      	ldr	r3, [r7, #12]
 800bc84:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800bc86:	68fb      	ldr	r3, [r7, #12]
 800bc88:	22ff      	movs	r2, #255	; 0xff
 800bc8a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800bc8e:	68fb      	ldr	r3, [r7, #12]
 800bc90:	22ff      	movs	r2, #255	; 0xff
 800bc92:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800bc96:	683b      	ldr	r3, [r7, #0]
 800bc98:	2b00      	cmp	r3, #0
 800bc9a:	d114      	bne.n	800bcc6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	691b      	ldr	r3, [r3, #16]
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d01a      	beq.n	800bcda <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bca4:	68fb      	ldr	r3, [r7, #12]
 800bca6:	3310      	adds	r3, #16
 800bca8:	4618      	mov	r0, r3
 800bcaa:	f001 fa21 	bl	800d0f0 <xTaskRemoveFromEventList>
 800bcae:	4603      	mov	r3, r0
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d012      	beq.n	800bcda <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800bcb4:	4b0c      	ldr	r3, [pc, #48]	; (800bce8 <xQueueGenericReset+0xcc>)
 800bcb6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bcba:	601a      	str	r2, [r3, #0]
 800bcbc:	f3bf 8f4f 	dsb	sy
 800bcc0:	f3bf 8f6f 	isb	sy
 800bcc4:	e009      	b.n	800bcda <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800bcc6:	68fb      	ldr	r3, [r7, #12]
 800bcc8:	3310      	adds	r3, #16
 800bcca:	4618      	mov	r0, r3
 800bccc:	f7ff fef2 	bl	800bab4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800bcd0:	68fb      	ldr	r3, [r7, #12]
 800bcd2:	3324      	adds	r3, #36	; 0x24
 800bcd4:	4618      	mov	r0, r3
 800bcd6:	f7ff feed 	bl	800bab4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800bcda:	f002 f963 	bl	800dfa4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800bcde:	2301      	movs	r3, #1
}
 800bce0:	4618      	mov	r0, r3
 800bce2:	3710      	adds	r7, #16
 800bce4:	46bd      	mov	sp, r7
 800bce6:	bd80      	pop	{r7, pc}
 800bce8:	e000ed04 	.word	0xe000ed04

0800bcec <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800bcec:	b580      	push	{r7, lr}
 800bcee:	b08e      	sub	sp, #56	; 0x38
 800bcf0:	af02      	add	r7, sp, #8
 800bcf2:	60f8      	str	r0, [r7, #12]
 800bcf4:	60b9      	str	r1, [r7, #8]
 800bcf6:	607a      	str	r2, [r7, #4]
 800bcf8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800bcfa:	68fb      	ldr	r3, [r7, #12]
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	d10a      	bne.n	800bd16 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800bd00:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd04:	f383 8811 	msr	BASEPRI, r3
 800bd08:	f3bf 8f6f 	isb	sy
 800bd0c:	f3bf 8f4f 	dsb	sy
 800bd10:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800bd12:	bf00      	nop
 800bd14:	e7fe      	b.n	800bd14 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800bd16:	683b      	ldr	r3, [r7, #0]
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	d10a      	bne.n	800bd32 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800bd1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd20:	f383 8811 	msr	BASEPRI, r3
 800bd24:	f3bf 8f6f 	isb	sy
 800bd28:	f3bf 8f4f 	dsb	sy
 800bd2c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800bd2e:	bf00      	nop
 800bd30:	e7fe      	b.n	800bd30 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	2b00      	cmp	r3, #0
 800bd36:	d002      	beq.n	800bd3e <xQueueGenericCreateStatic+0x52>
 800bd38:	68bb      	ldr	r3, [r7, #8]
 800bd3a:	2b00      	cmp	r3, #0
 800bd3c:	d001      	beq.n	800bd42 <xQueueGenericCreateStatic+0x56>
 800bd3e:	2301      	movs	r3, #1
 800bd40:	e000      	b.n	800bd44 <xQueueGenericCreateStatic+0x58>
 800bd42:	2300      	movs	r3, #0
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d10a      	bne.n	800bd5e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800bd48:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd4c:	f383 8811 	msr	BASEPRI, r3
 800bd50:	f3bf 8f6f 	isb	sy
 800bd54:	f3bf 8f4f 	dsb	sy
 800bd58:	623b      	str	r3, [r7, #32]
}
 800bd5a:	bf00      	nop
 800bd5c:	e7fe      	b.n	800bd5c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	d102      	bne.n	800bd6a <xQueueGenericCreateStatic+0x7e>
 800bd64:	68bb      	ldr	r3, [r7, #8]
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	d101      	bne.n	800bd6e <xQueueGenericCreateStatic+0x82>
 800bd6a:	2301      	movs	r3, #1
 800bd6c:	e000      	b.n	800bd70 <xQueueGenericCreateStatic+0x84>
 800bd6e:	2300      	movs	r3, #0
 800bd70:	2b00      	cmp	r3, #0
 800bd72:	d10a      	bne.n	800bd8a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800bd74:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd78:	f383 8811 	msr	BASEPRI, r3
 800bd7c:	f3bf 8f6f 	isb	sy
 800bd80:	f3bf 8f4f 	dsb	sy
 800bd84:	61fb      	str	r3, [r7, #28]
}
 800bd86:	bf00      	nop
 800bd88:	e7fe      	b.n	800bd88 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800bd8a:	2350      	movs	r3, #80	; 0x50
 800bd8c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800bd8e:	697b      	ldr	r3, [r7, #20]
 800bd90:	2b50      	cmp	r3, #80	; 0x50
 800bd92:	d00a      	beq.n	800bdaa <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800bd94:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd98:	f383 8811 	msr	BASEPRI, r3
 800bd9c:	f3bf 8f6f 	isb	sy
 800bda0:	f3bf 8f4f 	dsb	sy
 800bda4:	61bb      	str	r3, [r7, #24]
}
 800bda6:	bf00      	nop
 800bda8:	e7fe      	b.n	800bda8 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800bdaa:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800bdac:	683b      	ldr	r3, [r7, #0]
 800bdae:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800bdb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bdb2:	2b00      	cmp	r3, #0
 800bdb4:	d00d      	beq.n	800bdd2 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800bdb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bdb8:	2201      	movs	r2, #1
 800bdba:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800bdbe:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800bdc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bdc4:	9300      	str	r3, [sp, #0]
 800bdc6:	4613      	mov	r3, r2
 800bdc8:	687a      	ldr	r2, [r7, #4]
 800bdca:	68b9      	ldr	r1, [r7, #8]
 800bdcc:	68f8      	ldr	r0, [r7, #12]
 800bdce:	f000 f83f 	bl	800be50 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800bdd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800bdd4:	4618      	mov	r0, r3
 800bdd6:	3730      	adds	r7, #48	; 0x30
 800bdd8:	46bd      	mov	sp, r7
 800bdda:	bd80      	pop	{r7, pc}

0800bddc <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800bddc:	b580      	push	{r7, lr}
 800bdde:	b08a      	sub	sp, #40	; 0x28
 800bde0:	af02      	add	r7, sp, #8
 800bde2:	60f8      	str	r0, [r7, #12]
 800bde4:	60b9      	str	r1, [r7, #8]
 800bde6:	4613      	mov	r3, r2
 800bde8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800bdea:	68fb      	ldr	r3, [r7, #12]
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d10a      	bne.n	800be06 <xQueueGenericCreate+0x2a>
	__asm volatile
 800bdf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdf4:	f383 8811 	msr	BASEPRI, r3
 800bdf8:	f3bf 8f6f 	isb	sy
 800bdfc:	f3bf 8f4f 	dsb	sy
 800be00:	613b      	str	r3, [r7, #16]
}
 800be02:	bf00      	nop
 800be04:	e7fe      	b.n	800be04 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800be06:	68fb      	ldr	r3, [r7, #12]
 800be08:	68ba      	ldr	r2, [r7, #8]
 800be0a:	fb02 f303 	mul.w	r3, r2, r3
 800be0e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800be10:	69fb      	ldr	r3, [r7, #28]
 800be12:	3350      	adds	r3, #80	; 0x50
 800be14:	4618      	mov	r0, r3
 800be16:	f002 f9b7 	bl	800e188 <pvPortMalloc>
 800be1a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800be1c:	69bb      	ldr	r3, [r7, #24]
 800be1e:	2b00      	cmp	r3, #0
 800be20:	d011      	beq.n	800be46 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800be22:	69bb      	ldr	r3, [r7, #24]
 800be24:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800be26:	697b      	ldr	r3, [r7, #20]
 800be28:	3350      	adds	r3, #80	; 0x50
 800be2a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800be2c:	69bb      	ldr	r3, [r7, #24]
 800be2e:	2200      	movs	r2, #0
 800be30:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800be34:	79fa      	ldrb	r2, [r7, #7]
 800be36:	69bb      	ldr	r3, [r7, #24]
 800be38:	9300      	str	r3, [sp, #0]
 800be3a:	4613      	mov	r3, r2
 800be3c:	697a      	ldr	r2, [r7, #20]
 800be3e:	68b9      	ldr	r1, [r7, #8]
 800be40:	68f8      	ldr	r0, [r7, #12]
 800be42:	f000 f805 	bl	800be50 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800be46:	69bb      	ldr	r3, [r7, #24]
	}
 800be48:	4618      	mov	r0, r3
 800be4a:	3720      	adds	r7, #32
 800be4c:	46bd      	mov	sp, r7
 800be4e:	bd80      	pop	{r7, pc}

0800be50 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800be50:	b580      	push	{r7, lr}
 800be52:	b084      	sub	sp, #16
 800be54:	af00      	add	r7, sp, #0
 800be56:	60f8      	str	r0, [r7, #12]
 800be58:	60b9      	str	r1, [r7, #8]
 800be5a:	607a      	str	r2, [r7, #4]
 800be5c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800be5e:	68bb      	ldr	r3, [r7, #8]
 800be60:	2b00      	cmp	r3, #0
 800be62:	d103      	bne.n	800be6c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800be64:	69bb      	ldr	r3, [r7, #24]
 800be66:	69ba      	ldr	r2, [r7, #24]
 800be68:	601a      	str	r2, [r3, #0]
 800be6a:	e002      	b.n	800be72 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800be6c:	69bb      	ldr	r3, [r7, #24]
 800be6e:	687a      	ldr	r2, [r7, #4]
 800be70:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800be72:	69bb      	ldr	r3, [r7, #24]
 800be74:	68fa      	ldr	r2, [r7, #12]
 800be76:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800be78:	69bb      	ldr	r3, [r7, #24]
 800be7a:	68ba      	ldr	r2, [r7, #8]
 800be7c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800be7e:	2101      	movs	r1, #1
 800be80:	69b8      	ldr	r0, [r7, #24]
 800be82:	f7ff fecb 	bl	800bc1c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800be86:	69bb      	ldr	r3, [r7, #24]
 800be88:	78fa      	ldrb	r2, [r7, #3]
 800be8a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800be8e:	bf00      	nop
 800be90:	3710      	adds	r7, #16
 800be92:	46bd      	mov	sp, r7
 800be94:	bd80      	pop	{r7, pc}

0800be96 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800be96:	b580      	push	{r7, lr}
 800be98:	b082      	sub	sp, #8
 800be9a:	af00      	add	r7, sp, #0
 800be9c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	2b00      	cmp	r3, #0
 800bea2:	d00e      	beq.n	800bec2 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	2200      	movs	r2, #0
 800bea8:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	2200      	movs	r2, #0
 800beae:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	2200      	movs	r2, #0
 800beb4:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800beb6:	2300      	movs	r3, #0
 800beb8:	2200      	movs	r2, #0
 800beba:	2100      	movs	r1, #0
 800bebc:	6878      	ldr	r0, [r7, #4]
 800bebe:	f000 f837 	bl	800bf30 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800bec2:	bf00      	nop
 800bec4:	3708      	adds	r7, #8
 800bec6:	46bd      	mov	sp, r7
 800bec8:	bd80      	pop	{r7, pc}

0800beca <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800beca:	b580      	push	{r7, lr}
 800becc:	b086      	sub	sp, #24
 800bece:	af00      	add	r7, sp, #0
 800bed0:	4603      	mov	r3, r0
 800bed2:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800bed4:	2301      	movs	r3, #1
 800bed6:	617b      	str	r3, [r7, #20]
 800bed8:	2300      	movs	r3, #0
 800beda:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800bedc:	79fb      	ldrb	r3, [r7, #7]
 800bede:	461a      	mov	r2, r3
 800bee0:	6939      	ldr	r1, [r7, #16]
 800bee2:	6978      	ldr	r0, [r7, #20]
 800bee4:	f7ff ff7a 	bl	800bddc <xQueueGenericCreate>
 800bee8:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800beea:	68f8      	ldr	r0, [r7, #12]
 800beec:	f7ff ffd3 	bl	800be96 <prvInitialiseMutex>

		return xNewQueue;
 800bef0:	68fb      	ldr	r3, [r7, #12]
	}
 800bef2:	4618      	mov	r0, r3
 800bef4:	3718      	adds	r7, #24
 800bef6:	46bd      	mov	sp, r7
 800bef8:	bd80      	pop	{r7, pc}

0800befa <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800befa:	b580      	push	{r7, lr}
 800befc:	b088      	sub	sp, #32
 800befe:	af02      	add	r7, sp, #8
 800bf00:	4603      	mov	r3, r0
 800bf02:	6039      	str	r1, [r7, #0]
 800bf04:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800bf06:	2301      	movs	r3, #1
 800bf08:	617b      	str	r3, [r7, #20]
 800bf0a:	2300      	movs	r3, #0
 800bf0c:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800bf0e:	79fb      	ldrb	r3, [r7, #7]
 800bf10:	9300      	str	r3, [sp, #0]
 800bf12:	683b      	ldr	r3, [r7, #0]
 800bf14:	2200      	movs	r2, #0
 800bf16:	6939      	ldr	r1, [r7, #16]
 800bf18:	6978      	ldr	r0, [r7, #20]
 800bf1a:	f7ff fee7 	bl	800bcec <xQueueGenericCreateStatic>
 800bf1e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800bf20:	68f8      	ldr	r0, [r7, #12]
 800bf22:	f7ff ffb8 	bl	800be96 <prvInitialiseMutex>

		return xNewQueue;
 800bf26:	68fb      	ldr	r3, [r7, #12]
	}
 800bf28:	4618      	mov	r0, r3
 800bf2a:	3718      	adds	r7, #24
 800bf2c:	46bd      	mov	sp, r7
 800bf2e:	bd80      	pop	{r7, pc}

0800bf30 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800bf30:	b580      	push	{r7, lr}
 800bf32:	b08e      	sub	sp, #56	; 0x38
 800bf34:	af00      	add	r7, sp, #0
 800bf36:	60f8      	str	r0, [r7, #12]
 800bf38:	60b9      	str	r1, [r7, #8]
 800bf3a:	607a      	str	r2, [r7, #4]
 800bf3c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800bf3e:	2300      	movs	r3, #0
 800bf40:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800bf42:	68fb      	ldr	r3, [r7, #12]
 800bf44:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800bf46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf48:	2b00      	cmp	r3, #0
 800bf4a:	d10a      	bne.n	800bf62 <xQueueGenericSend+0x32>
	__asm volatile
 800bf4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf50:	f383 8811 	msr	BASEPRI, r3
 800bf54:	f3bf 8f6f 	isb	sy
 800bf58:	f3bf 8f4f 	dsb	sy
 800bf5c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800bf5e:	bf00      	nop
 800bf60:	e7fe      	b.n	800bf60 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bf62:	68bb      	ldr	r3, [r7, #8]
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	d103      	bne.n	800bf70 <xQueueGenericSend+0x40>
 800bf68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf6c:	2b00      	cmp	r3, #0
 800bf6e:	d101      	bne.n	800bf74 <xQueueGenericSend+0x44>
 800bf70:	2301      	movs	r3, #1
 800bf72:	e000      	b.n	800bf76 <xQueueGenericSend+0x46>
 800bf74:	2300      	movs	r3, #0
 800bf76:	2b00      	cmp	r3, #0
 800bf78:	d10a      	bne.n	800bf90 <xQueueGenericSend+0x60>
	__asm volatile
 800bf7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf7e:	f383 8811 	msr	BASEPRI, r3
 800bf82:	f3bf 8f6f 	isb	sy
 800bf86:	f3bf 8f4f 	dsb	sy
 800bf8a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800bf8c:	bf00      	nop
 800bf8e:	e7fe      	b.n	800bf8e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800bf90:	683b      	ldr	r3, [r7, #0]
 800bf92:	2b02      	cmp	r3, #2
 800bf94:	d103      	bne.n	800bf9e <xQueueGenericSend+0x6e>
 800bf96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bf9a:	2b01      	cmp	r3, #1
 800bf9c:	d101      	bne.n	800bfa2 <xQueueGenericSend+0x72>
 800bf9e:	2301      	movs	r3, #1
 800bfa0:	e000      	b.n	800bfa4 <xQueueGenericSend+0x74>
 800bfa2:	2300      	movs	r3, #0
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	d10a      	bne.n	800bfbe <xQueueGenericSend+0x8e>
	__asm volatile
 800bfa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bfac:	f383 8811 	msr	BASEPRI, r3
 800bfb0:	f3bf 8f6f 	isb	sy
 800bfb4:	f3bf 8f4f 	dsb	sy
 800bfb8:	623b      	str	r3, [r7, #32]
}
 800bfba:	bf00      	nop
 800bfbc:	e7fe      	b.n	800bfbc <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bfbe:	f001 fa69 	bl	800d494 <xTaskGetSchedulerState>
 800bfc2:	4603      	mov	r3, r0
 800bfc4:	2b00      	cmp	r3, #0
 800bfc6:	d102      	bne.n	800bfce <xQueueGenericSend+0x9e>
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	2b00      	cmp	r3, #0
 800bfcc:	d101      	bne.n	800bfd2 <xQueueGenericSend+0xa2>
 800bfce:	2301      	movs	r3, #1
 800bfd0:	e000      	b.n	800bfd4 <xQueueGenericSend+0xa4>
 800bfd2:	2300      	movs	r3, #0
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	d10a      	bne.n	800bfee <xQueueGenericSend+0xbe>
	__asm volatile
 800bfd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bfdc:	f383 8811 	msr	BASEPRI, r3
 800bfe0:	f3bf 8f6f 	isb	sy
 800bfe4:	f3bf 8f4f 	dsb	sy
 800bfe8:	61fb      	str	r3, [r7, #28]
}
 800bfea:	bf00      	nop
 800bfec:	e7fe      	b.n	800bfec <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bfee:	f001 ffa9 	bl	800df44 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800bff2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bff4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bff6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bff8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bffa:	429a      	cmp	r2, r3
 800bffc:	d302      	bcc.n	800c004 <xQueueGenericSend+0xd4>
 800bffe:	683b      	ldr	r3, [r7, #0]
 800c000:	2b02      	cmp	r3, #2
 800c002:	d129      	bne.n	800c058 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c004:	683a      	ldr	r2, [r7, #0]
 800c006:	68b9      	ldr	r1, [r7, #8]
 800c008:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c00a:	f000 fa0b 	bl	800c424 <prvCopyDataToQueue>
 800c00e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c010:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c012:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c014:	2b00      	cmp	r3, #0
 800c016:	d010      	beq.n	800c03a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c018:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c01a:	3324      	adds	r3, #36	; 0x24
 800c01c:	4618      	mov	r0, r3
 800c01e:	f001 f867 	bl	800d0f0 <xTaskRemoveFromEventList>
 800c022:	4603      	mov	r3, r0
 800c024:	2b00      	cmp	r3, #0
 800c026:	d013      	beq.n	800c050 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800c028:	4b3f      	ldr	r3, [pc, #252]	; (800c128 <xQueueGenericSend+0x1f8>)
 800c02a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c02e:	601a      	str	r2, [r3, #0]
 800c030:	f3bf 8f4f 	dsb	sy
 800c034:	f3bf 8f6f 	isb	sy
 800c038:	e00a      	b.n	800c050 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800c03a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	d007      	beq.n	800c050 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800c040:	4b39      	ldr	r3, [pc, #228]	; (800c128 <xQueueGenericSend+0x1f8>)
 800c042:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c046:	601a      	str	r2, [r3, #0]
 800c048:	f3bf 8f4f 	dsb	sy
 800c04c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800c050:	f001 ffa8 	bl	800dfa4 <vPortExitCritical>
				return pdPASS;
 800c054:	2301      	movs	r3, #1
 800c056:	e063      	b.n	800c120 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	2b00      	cmp	r3, #0
 800c05c:	d103      	bne.n	800c066 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c05e:	f001 ffa1 	bl	800dfa4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800c062:	2300      	movs	r3, #0
 800c064:	e05c      	b.n	800c120 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c066:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c068:	2b00      	cmp	r3, #0
 800c06a:	d106      	bne.n	800c07a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c06c:	f107 0314 	add.w	r3, r7, #20
 800c070:	4618      	mov	r0, r3
 800c072:	f001 f8a1 	bl	800d1b8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c076:	2301      	movs	r3, #1
 800c078:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c07a:	f001 ff93 	bl	800dfa4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c07e:	f000 fe0d 	bl	800cc9c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c082:	f001 ff5f 	bl	800df44 <vPortEnterCritical>
 800c086:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c088:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c08c:	b25b      	sxtb	r3, r3
 800c08e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c092:	d103      	bne.n	800c09c <xQueueGenericSend+0x16c>
 800c094:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c096:	2200      	movs	r2, #0
 800c098:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c09c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c09e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c0a2:	b25b      	sxtb	r3, r3
 800c0a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c0a8:	d103      	bne.n	800c0b2 <xQueueGenericSend+0x182>
 800c0aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c0ac:	2200      	movs	r2, #0
 800c0ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c0b2:	f001 ff77 	bl	800dfa4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c0b6:	1d3a      	adds	r2, r7, #4
 800c0b8:	f107 0314 	add.w	r3, r7, #20
 800c0bc:	4611      	mov	r1, r2
 800c0be:	4618      	mov	r0, r3
 800c0c0:	f001 f890 	bl	800d1e4 <xTaskCheckForTimeOut>
 800c0c4:	4603      	mov	r3, r0
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	d124      	bne.n	800c114 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800c0ca:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c0cc:	f000 faa2 	bl	800c614 <prvIsQueueFull>
 800c0d0:	4603      	mov	r3, r0
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d018      	beq.n	800c108 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800c0d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c0d8:	3310      	adds	r3, #16
 800c0da:	687a      	ldr	r2, [r7, #4]
 800c0dc:	4611      	mov	r1, r2
 800c0de:	4618      	mov	r0, r3
 800c0e0:	f000 ffb6 	bl	800d050 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800c0e4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c0e6:	f000 fa2d 	bl	800c544 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800c0ea:	f000 fde5 	bl	800ccb8 <xTaskResumeAll>
 800c0ee:	4603      	mov	r3, r0
 800c0f0:	2b00      	cmp	r3, #0
 800c0f2:	f47f af7c 	bne.w	800bfee <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800c0f6:	4b0c      	ldr	r3, [pc, #48]	; (800c128 <xQueueGenericSend+0x1f8>)
 800c0f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c0fc:	601a      	str	r2, [r3, #0]
 800c0fe:	f3bf 8f4f 	dsb	sy
 800c102:	f3bf 8f6f 	isb	sy
 800c106:	e772      	b.n	800bfee <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800c108:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c10a:	f000 fa1b 	bl	800c544 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c10e:	f000 fdd3 	bl	800ccb8 <xTaskResumeAll>
 800c112:	e76c      	b.n	800bfee <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800c114:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c116:	f000 fa15 	bl	800c544 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c11a:	f000 fdcd 	bl	800ccb8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800c11e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800c120:	4618      	mov	r0, r3
 800c122:	3738      	adds	r7, #56	; 0x38
 800c124:	46bd      	mov	sp, r7
 800c126:	bd80      	pop	{r7, pc}
 800c128:	e000ed04 	.word	0xe000ed04

0800c12c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800c12c:	b580      	push	{r7, lr}
 800c12e:	b090      	sub	sp, #64	; 0x40
 800c130:	af00      	add	r7, sp, #0
 800c132:	60f8      	str	r0, [r7, #12]
 800c134:	60b9      	str	r1, [r7, #8]
 800c136:	607a      	str	r2, [r7, #4]
 800c138:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800c13e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c140:	2b00      	cmp	r3, #0
 800c142:	d10a      	bne.n	800c15a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800c144:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c148:	f383 8811 	msr	BASEPRI, r3
 800c14c:	f3bf 8f6f 	isb	sy
 800c150:	f3bf 8f4f 	dsb	sy
 800c154:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800c156:	bf00      	nop
 800c158:	e7fe      	b.n	800c158 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c15a:	68bb      	ldr	r3, [r7, #8]
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	d103      	bne.n	800c168 <xQueueGenericSendFromISR+0x3c>
 800c160:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c162:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c164:	2b00      	cmp	r3, #0
 800c166:	d101      	bne.n	800c16c <xQueueGenericSendFromISR+0x40>
 800c168:	2301      	movs	r3, #1
 800c16a:	e000      	b.n	800c16e <xQueueGenericSendFromISR+0x42>
 800c16c:	2300      	movs	r3, #0
 800c16e:	2b00      	cmp	r3, #0
 800c170:	d10a      	bne.n	800c188 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800c172:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c176:	f383 8811 	msr	BASEPRI, r3
 800c17a:	f3bf 8f6f 	isb	sy
 800c17e:	f3bf 8f4f 	dsb	sy
 800c182:	627b      	str	r3, [r7, #36]	; 0x24
}
 800c184:	bf00      	nop
 800c186:	e7fe      	b.n	800c186 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c188:	683b      	ldr	r3, [r7, #0]
 800c18a:	2b02      	cmp	r3, #2
 800c18c:	d103      	bne.n	800c196 <xQueueGenericSendFromISR+0x6a>
 800c18e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c190:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c192:	2b01      	cmp	r3, #1
 800c194:	d101      	bne.n	800c19a <xQueueGenericSendFromISR+0x6e>
 800c196:	2301      	movs	r3, #1
 800c198:	e000      	b.n	800c19c <xQueueGenericSendFromISR+0x70>
 800c19a:	2300      	movs	r3, #0
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	d10a      	bne.n	800c1b6 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800c1a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1a4:	f383 8811 	msr	BASEPRI, r3
 800c1a8:	f3bf 8f6f 	isb	sy
 800c1ac:	f3bf 8f4f 	dsb	sy
 800c1b0:	623b      	str	r3, [r7, #32]
}
 800c1b2:	bf00      	nop
 800c1b4:	e7fe      	b.n	800c1b4 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c1b6:	f001 ffa7 	bl	800e108 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800c1ba:	f3ef 8211 	mrs	r2, BASEPRI
 800c1be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1c2:	f383 8811 	msr	BASEPRI, r3
 800c1c6:	f3bf 8f6f 	isb	sy
 800c1ca:	f3bf 8f4f 	dsb	sy
 800c1ce:	61fa      	str	r2, [r7, #28]
 800c1d0:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800c1d2:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c1d4:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c1d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c1d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c1da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c1dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c1de:	429a      	cmp	r2, r3
 800c1e0:	d302      	bcc.n	800c1e8 <xQueueGenericSendFromISR+0xbc>
 800c1e2:	683b      	ldr	r3, [r7, #0]
 800c1e4:	2b02      	cmp	r3, #2
 800c1e6:	d12f      	bne.n	800c248 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800c1e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c1ea:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c1ee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c1f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c1f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c1f6:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c1f8:	683a      	ldr	r2, [r7, #0]
 800c1fa:	68b9      	ldr	r1, [r7, #8]
 800c1fc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800c1fe:	f000 f911 	bl	800c424 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800c202:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800c206:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c20a:	d112      	bne.n	800c232 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c20c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c20e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c210:	2b00      	cmp	r3, #0
 800c212:	d016      	beq.n	800c242 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c214:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c216:	3324      	adds	r3, #36	; 0x24
 800c218:	4618      	mov	r0, r3
 800c21a:	f000 ff69 	bl	800d0f0 <xTaskRemoveFromEventList>
 800c21e:	4603      	mov	r3, r0
 800c220:	2b00      	cmp	r3, #0
 800c222:	d00e      	beq.n	800c242 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	2b00      	cmp	r3, #0
 800c228:	d00b      	beq.n	800c242 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	2201      	movs	r2, #1
 800c22e:	601a      	str	r2, [r3, #0]
 800c230:	e007      	b.n	800c242 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800c232:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800c236:	3301      	adds	r3, #1
 800c238:	b2db      	uxtb	r3, r3
 800c23a:	b25a      	sxtb	r2, r3
 800c23c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c23e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800c242:	2301      	movs	r3, #1
 800c244:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800c246:	e001      	b.n	800c24c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800c248:	2300      	movs	r3, #0
 800c24a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c24c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c24e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800c250:	697b      	ldr	r3, [r7, #20]
 800c252:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800c256:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c258:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800c25a:	4618      	mov	r0, r3
 800c25c:	3740      	adds	r7, #64	; 0x40
 800c25e:	46bd      	mov	sp, r7
 800c260:	bd80      	pop	{r7, pc}
	...

0800c264 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800c264:	b580      	push	{r7, lr}
 800c266:	b08c      	sub	sp, #48	; 0x30
 800c268:	af00      	add	r7, sp, #0
 800c26a:	60f8      	str	r0, [r7, #12]
 800c26c:	60b9      	str	r1, [r7, #8]
 800c26e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800c270:	2300      	movs	r3, #0
 800c272:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c274:	68fb      	ldr	r3, [r7, #12]
 800c276:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c278:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	d10a      	bne.n	800c294 <xQueueReceive+0x30>
	__asm volatile
 800c27e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c282:	f383 8811 	msr	BASEPRI, r3
 800c286:	f3bf 8f6f 	isb	sy
 800c28a:	f3bf 8f4f 	dsb	sy
 800c28e:	623b      	str	r3, [r7, #32]
}
 800c290:	bf00      	nop
 800c292:	e7fe      	b.n	800c292 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c294:	68bb      	ldr	r3, [r7, #8]
 800c296:	2b00      	cmp	r3, #0
 800c298:	d103      	bne.n	800c2a2 <xQueueReceive+0x3e>
 800c29a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c29c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c29e:	2b00      	cmp	r3, #0
 800c2a0:	d101      	bne.n	800c2a6 <xQueueReceive+0x42>
 800c2a2:	2301      	movs	r3, #1
 800c2a4:	e000      	b.n	800c2a8 <xQueueReceive+0x44>
 800c2a6:	2300      	movs	r3, #0
 800c2a8:	2b00      	cmp	r3, #0
 800c2aa:	d10a      	bne.n	800c2c2 <xQueueReceive+0x5e>
	__asm volatile
 800c2ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2b0:	f383 8811 	msr	BASEPRI, r3
 800c2b4:	f3bf 8f6f 	isb	sy
 800c2b8:	f3bf 8f4f 	dsb	sy
 800c2bc:	61fb      	str	r3, [r7, #28]
}
 800c2be:	bf00      	nop
 800c2c0:	e7fe      	b.n	800c2c0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c2c2:	f001 f8e7 	bl	800d494 <xTaskGetSchedulerState>
 800c2c6:	4603      	mov	r3, r0
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d102      	bne.n	800c2d2 <xQueueReceive+0x6e>
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	2b00      	cmp	r3, #0
 800c2d0:	d101      	bne.n	800c2d6 <xQueueReceive+0x72>
 800c2d2:	2301      	movs	r3, #1
 800c2d4:	e000      	b.n	800c2d8 <xQueueReceive+0x74>
 800c2d6:	2300      	movs	r3, #0
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	d10a      	bne.n	800c2f2 <xQueueReceive+0x8e>
	__asm volatile
 800c2dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2e0:	f383 8811 	msr	BASEPRI, r3
 800c2e4:	f3bf 8f6f 	isb	sy
 800c2e8:	f3bf 8f4f 	dsb	sy
 800c2ec:	61bb      	str	r3, [r7, #24]
}
 800c2ee:	bf00      	nop
 800c2f0:	e7fe      	b.n	800c2f0 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c2f2:	f001 fe27 	bl	800df44 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c2f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c2f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c2fa:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c2fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c2fe:	2b00      	cmp	r3, #0
 800c300:	d01f      	beq.n	800c342 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800c302:	68b9      	ldr	r1, [r7, #8]
 800c304:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c306:	f000 f8f7 	bl	800c4f8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800c30a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c30c:	1e5a      	subs	r2, r3, #1
 800c30e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c310:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c312:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c314:	691b      	ldr	r3, [r3, #16]
 800c316:	2b00      	cmp	r3, #0
 800c318:	d00f      	beq.n	800c33a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c31a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c31c:	3310      	adds	r3, #16
 800c31e:	4618      	mov	r0, r3
 800c320:	f000 fee6 	bl	800d0f0 <xTaskRemoveFromEventList>
 800c324:	4603      	mov	r3, r0
 800c326:	2b00      	cmp	r3, #0
 800c328:	d007      	beq.n	800c33a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c32a:	4b3d      	ldr	r3, [pc, #244]	; (800c420 <xQueueReceive+0x1bc>)
 800c32c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c330:	601a      	str	r2, [r3, #0]
 800c332:	f3bf 8f4f 	dsb	sy
 800c336:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c33a:	f001 fe33 	bl	800dfa4 <vPortExitCritical>
				return pdPASS;
 800c33e:	2301      	movs	r3, #1
 800c340:	e069      	b.n	800c416 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	2b00      	cmp	r3, #0
 800c346:	d103      	bne.n	800c350 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c348:	f001 fe2c 	bl	800dfa4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c34c:	2300      	movs	r3, #0
 800c34e:	e062      	b.n	800c416 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c350:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c352:	2b00      	cmp	r3, #0
 800c354:	d106      	bne.n	800c364 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c356:	f107 0310 	add.w	r3, r7, #16
 800c35a:	4618      	mov	r0, r3
 800c35c:	f000 ff2c 	bl	800d1b8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c360:	2301      	movs	r3, #1
 800c362:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c364:	f001 fe1e 	bl	800dfa4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c368:	f000 fc98 	bl	800cc9c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c36c:	f001 fdea 	bl	800df44 <vPortEnterCritical>
 800c370:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c372:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c376:	b25b      	sxtb	r3, r3
 800c378:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c37c:	d103      	bne.n	800c386 <xQueueReceive+0x122>
 800c37e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c380:	2200      	movs	r2, #0
 800c382:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c386:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c388:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c38c:	b25b      	sxtb	r3, r3
 800c38e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c392:	d103      	bne.n	800c39c <xQueueReceive+0x138>
 800c394:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c396:	2200      	movs	r2, #0
 800c398:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c39c:	f001 fe02 	bl	800dfa4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c3a0:	1d3a      	adds	r2, r7, #4
 800c3a2:	f107 0310 	add.w	r3, r7, #16
 800c3a6:	4611      	mov	r1, r2
 800c3a8:	4618      	mov	r0, r3
 800c3aa:	f000 ff1b 	bl	800d1e4 <xTaskCheckForTimeOut>
 800c3ae:	4603      	mov	r3, r0
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	d123      	bne.n	800c3fc <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c3b4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c3b6:	f000 f917 	bl	800c5e8 <prvIsQueueEmpty>
 800c3ba:	4603      	mov	r3, r0
 800c3bc:	2b00      	cmp	r3, #0
 800c3be:	d017      	beq.n	800c3f0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c3c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3c2:	3324      	adds	r3, #36	; 0x24
 800c3c4:	687a      	ldr	r2, [r7, #4]
 800c3c6:	4611      	mov	r1, r2
 800c3c8:	4618      	mov	r0, r3
 800c3ca:	f000 fe41 	bl	800d050 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c3ce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c3d0:	f000 f8b8 	bl	800c544 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c3d4:	f000 fc70 	bl	800ccb8 <xTaskResumeAll>
 800c3d8:	4603      	mov	r3, r0
 800c3da:	2b00      	cmp	r3, #0
 800c3dc:	d189      	bne.n	800c2f2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800c3de:	4b10      	ldr	r3, [pc, #64]	; (800c420 <xQueueReceive+0x1bc>)
 800c3e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c3e4:	601a      	str	r2, [r3, #0]
 800c3e6:	f3bf 8f4f 	dsb	sy
 800c3ea:	f3bf 8f6f 	isb	sy
 800c3ee:	e780      	b.n	800c2f2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800c3f0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c3f2:	f000 f8a7 	bl	800c544 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c3f6:	f000 fc5f 	bl	800ccb8 <xTaskResumeAll>
 800c3fa:	e77a      	b.n	800c2f2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800c3fc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c3fe:	f000 f8a1 	bl	800c544 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c402:	f000 fc59 	bl	800ccb8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c406:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c408:	f000 f8ee 	bl	800c5e8 <prvIsQueueEmpty>
 800c40c:	4603      	mov	r3, r0
 800c40e:	2b00      	cmp	r3, #0
 800c410:	f43f af6f 	beq.w	800c2f2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c414:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c416:	4618      	mov	r0, r3
 800c418:	3730      	adds	r7, #48	; 0x30
 800c41a:	46bd      	mov	sp, r7
 800c41c:	bd80      	pop	{r7, pc}
 800c41e:	bf00      	nop
 800c420:	e000ed04 	.word	0xe000ed04

0800c424 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800c424:	b580      	push	{r7, lr}
 800c426:	b086      	sub	sp, #24
 800c428:	af00      	add	r7, sp, #0
 800c42a:	60f8      	str	r0, [r7, #12]
 800c42c:	60b9      	str	r1, [r7, #8]
 800c42e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800c430:	2300      	movs	r3, #0
 800c432:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c434:	68fb      	ldr	r3, [r7, #12]
 800c436:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c438:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c43a:	68fb      	ldr	r3, [r7, #12]
 800c43c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c43e:	2b00      	cmp	r3, #0
 800c440:	d10d      	bne.n	800c45e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c442:	68fb      	ldr	r3, [r7, #12]
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	2b00      	cmp	r3, #0
 800c448:	d14d      	bne.n	800c4e6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c44a:	68fb      	ldr	r3, [r7, #12]
 800c44c:	689b      	ldr	r3, [r3, #8]
 800c44e:	4618      	mov	r0, r3
 800c450:	f001 f83e 	bl	800d4d0 <xTaskPriorityDisinherit>
 800c454:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800c456:	68fb      	ldr	r3, [r7, #12]
 800c458:	2200      	movs	r2, #0
 800c45a:	609a      	str	r2, [r3, #8]
 800c45c:	e043      	b.n	800c4e6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800c45e:	687b      	ldr	r3, [r7, #4]
 800c460:	2b00      	cmp	r3, #0
 800c462:	d119      	bne.n	800c498 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c464:	68fb      	ldr	r3, [r7, #12]
 800c466:	6858      	ldr	r0, [r3, #4]
 800c468:	68fb      	ldr	r3, [r7, #12]
 800c46a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c46c:	461a      	mov	r2, r3
 800c46e:	68b9      	ldr	r1, [r7, #8]
 800c470:	f002 f9c4 	bl	800e7fc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c474:	68fb      	ldr	r3, [r7, #12]
 800c476:	685a      	ldr	r2, [r3, #4]
 800c478:	68fb      	ldr	r3, [r7, #12]
 800c47a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c47c:	441a      	add	r2, r3
 800c47e:	68fb      	ldr	r3, [r7, #12]
 800c480:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c482:	68fb      	ldr	r3, [r7, #12]
 800c484:	685a      	ldr	r2, [r3, #4]
 800c486:	68fb      	ldr	r3, [r7, #12]
 800c488:	689b      	ldr	r3, [r3, #8]
 800c48a:	429a      	cmp	r2, r3
 800c48c:	d32b      	bcc.n	800c4e6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800c48e:	68fb      	ldr	r3, [r7, #12]
 800c490:	681a      	ldr	r2, [r3, #0]
 800c492:	68fb      	ldr	r3, [r7, #12]
 800c494:	605a      	str	r2, [r3, #4]
 800c496:	e026      	b.n	800c4e6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800c498:	68fb      	ldr	r3, [r7, #12]
 800c49a:	68d8      	ldr	r0, [r3, #12]
 800c49c:	68fb      	ldr	r3, [r7, #12]
 800c49e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c4a0:	461a      	mov	r2, r3
 800c4a2:	68b9      	ldr	r1, [r7, #8]
 800c4a4:	f002 f9aa 	bl	800e7fc <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800c4a8:	68fb      	ldr	r3, [r7, #12]
 800c4aa:	68da      	ldr	r2, [r3, #12]
 800c4ac:	68fb      	ldr	r3, [r7, #12]
 800c4ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c4b0:	425b      	negs	r3, r3
 800c4b2:	441a      	add	r2, r3
 800c4b4:	68fb      	ldr	r3, [r7, #12]
 800c4b6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c4b8:	68fb      	ldr	r3, [r7, #12]
 800c4ba:	68da      	ldr	r2, [r3, #12]
 800c4bc:	68fb      	ldr	r3, [r7, #12]
 800c4be:	681b      	ldr	r3, [r3, #0]
 800c4c0:	429a      	cmp	r2, r3
 800c4c2:	d207      	bcs.n	800c4d4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800c4c4:	68fb      	ldr	r3, [r7, #12]
 800c4c6:	689a      	ldr	r2, [r3, #8]
 800c4c8:	68fb      	ldr	r3, [r7, #12]
 800c4ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c4cc:	425b      	negs	r3, r3
 800c4ce:	441a      	add	r2, r3
 800c4d0:	68fb      	ldr	r3, [r7, #12]
 800c4d2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	2b02      	cmp	r3, #2
 800c4d8:	d105      	bne.n	800c4e6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c4da:	693b      	ldr	r3, [r7, #16]
 800c4dc:	2b00      	cmp	r3, #0
 800c4de:	d002      	beq.n	800c4e6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800c4e0:	693b      	ldr	r3, [r7, #16]
 800c4e2:	3b01      	subs	r3, #1
 800c4e4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c4e6:	693b      	ldr	r3, [r7, #16]
 800c4e8:	1c5a      	adds	r2, r3, #1
 800c4ea:	68fb      	ldr	r3, [r7, #12]
 800c4ec:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800c4ee:	697b      	ldr	r3, [r7, #20]
}
 800c4f0:	4618      	mov	r0, r3
 800c4f2:	3718      	adds	r7, #24
 800c4f4:	46bd      	mov	sp, r7
 800c4f6:	bd80      	pop	{r7, pc}

0800c4f8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800c4f8:	b580      	push	{r7, lr}
 800c4fa:	b082      	sub	sp, #8
 800c4fc:	af00      	add	r7, sp, #0
 800c4fe:	6078      	str	r0, [r7, #4]
 800c500:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c506:	2b00      	cmp	r3, #0
 800c508:	d018      	beq.n	800c53c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	68da      	ldr	r2, [r3, #12]
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c512:	441a      	add	r2, r3
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	68da      	ldr	r2, [r3, #12]
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	689b      	ldr	r3, [r3, #8]
 800c520:	429a      	cmp	r2, r3
 800c522:	d303      	bcc.n	800c52c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	681a      	ldr	r2, [r3, #0]
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	68d9      	ldr	r1, [r3, #12]
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c534:	461a      	mov	r2, r3
 800c536:	6838      	ldr	r0, [r7, #0]
 800c538:	f002 f960 	bl	800e7fc <memcpy>
	}
}
 800c53c:	bf00      	nop
 800c53e:	3708      	adds	r7, #8
 800c540:	46bd      	mov	sp, r7
 800c542:	bd80      	pop	{r7, pc}

0800c544 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800c544:	b580      	push	{r7, lr}
 800c546:	b084      	sub	sp, #16
 800c548:	af00      	add	r7, sp, #0
 800c54a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800c54c:	f001 fcfa 	bl	800df44 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c556:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c558:	e011      	b.n	800c57e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c55e:	2b00      	cmp	r3, #0
 800c560:	d012      	beq.n	800c588 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	3324      	adds	r3, #36	; 0x24
 800c566:	4618      	mov	r0, r3
 800c568:	f000 fdc2 	bl	800d0f0 <xTaskRemoveFromEventList>
 800c56c:	4603      	mov	r3, r0
 800c56e:	2b00      	cmp	r3, #0
 800c570:	d001      	beq.n	800c576 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800c572:	f000 fe99 	bl	800d2a8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800c576:	7bfb      	ldrb	r3, [r7, #15]
 800c578:	3b01      	subs	r3, #1
 800c57a:	b2db      	uxtb	r3, r3
 800c57c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c57e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c582:	2b00      	cmp	r3, #0
 800c584:	dce9      	bgt.n	800c55a <prvUnlockQueue+0x16>
 800c586:	e000      	b.n	800c58a <prvUnlockQueue+0x46>
					break;
 800c588:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	22ff      	movs	r2, #255	; 0xff
 800c58e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800c592:	f001 fd07 	bl	800dfa4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800c596:	f001 fcd5 	bl	800df44 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c5a0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c5a2:	e011      	b.n	800c5c8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	691b      	ldr	r3, [r3, #16]
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	d012      	beq.n	800c5d2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	3310      	adds	r3, #16
 800c5b0:	4618      	mov	r0, r3
 800c5b2:	f000 fd9d 	bl	800d0f0 <xTaskRemoveFromEventList>
 800c5b6:	4603      	mov	r3, r0
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	d001      	beq.n	800c5c0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800c5bc:	f000 fe74 	bl	800d2a8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800c5c0:	7bbb      	ldrb	r3, [r7, #14]
 800c5c2:	3b01      	subs	r3, #1
 800c5c4:	b2db      	uxtb	r3, r3
 800c5c6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c5c8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c5cc:	2b00      	cmp	r3, #0
 800c5ce:	dce9      	bgt.n	800c5a4 <prvUnlockQueue+0x60>
 800c5d0:	e000      	b.n	800c5d4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800c5d2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	22ff      	movs	r2, #255	; 0xff
 800c5d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800c5dc:	f001 fce2 	bl	800dfa4 <vPortExitCritical>
}
 800c5e0:	bf00      	nop
 800c5e2:	3710      	adds	r7, #16
 800c5e4:	46bd      	mov	sp, r7
 800c5e6:	bd80      	pop	{r7, pc}

0800c5e8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800c5e8:	b580      	push	{r7, lr}
 800c5ea:	b084      	sub	sp, #16
 800c5ec:	af00      	add	r7, sp, #0
 800c5ee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c5f0:	f001 fca8 	bl	800df44 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c5f8:	2b00      	cmp	r3, #0
 800c5fa:	d102      	bne.n	800c602 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800c5fc:	2301      	movs	r3, #1
 800c5fe:	60fb      	str	r3, [r7, #12]
 800c600:	e001      	b.n	800c606 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800c602:	2300      	movs	r3, #0
 800c604:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c606:	f001 fccd 	bl	800dfa4 <vPortExitCritical>

	return xReturn;
 800c60a:	68fb      	ldr	r3, [r7, #12]
}
 800c60c:	4618      	mov	r0, r3
 800c60e:	3710      	adds	r7, #16
 800c610:	46bd      	mov	sp, r7
 800c612:	bd80      	pop	{r7, pc}

0800c614 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800c614:	b580      	push	{r7, lr}
 800c616:	b084      	sub	sp, #16
 800c618:	af00      	add	r7, sp, #0
 800c61a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c61c:	f001 fc92 	bl	800df44 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c628:	429a      	cmp	r2, r3
 800c62a:	d102      	bne.n	800c632 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800c62c:	2301      	movs	r3, #1
 800c62e:	60fb      	str	r3, [r7, #12]
 800c630:	e001      	b.n	800c636 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800c632:	2300      	movs	r3, #0
 800c634:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c636:	f001 fcb5 	bl	800dfa4 <vPortExitCritical>

	return xReturn;
 800c63a:	68fb      	ldr	r3, [r7, #12]
}
 800c63c:	4618      	mov	r0, r3
 800c63e:	3710      	adds	r7, #16
 800c640:	46bd      	mov	sp, r7
 800c642:	bd80      	pop	{r7, pc}

0800c644 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800c644:	b480      	push	{r7}
 800c646:	b085      	sub	sp, #20
 800c648:	af00      	add	r7, sp, #0
 800c64a:	6078      	str	r0, [r7, #4]
 800c64c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c64e:	2300      	movs	r3, #0
 800c650:	60fb      	str	r3, [r7, #12]
 800c652:	e014      	b.n	800c67e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800c654:	4a0f      	ldr	r2, [pc, #60]	; (800c694 <vQueueAddToRegistry+0x50>)
 800c656:	68fb      	ldr	r3, [r7, #12]
 800c658:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800c65c:	2b00      	cmp	r3, #0
 800c65e:	d10b      	bne.n	800c678 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800c660:	490c      	ldr	r1, [pc, #48]	; (800c694 <vQueueAddToRegistry+0x50>)
 800c662:	68fb      	ldr	r3, [r7, #12]
 800c664:	683a      	ldr	r2, [r7, #0]
 800c666:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800c66a:	4a0a      	ldr	r2, [pc, #40]	; (800c694 <vQueueAddToRegistry+0x50>)
 800c66c:	68fb      	ldr	r3, [r7, #12]
 800c66e:	00db      	lsls	r3, r3, #3
 800c670:	4413      	add	r3, r2
 800c672:	687a      	ldr	r2, [r7, #4]
 800c674:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800c676:	e006      	b.n	800c686 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c678:	68fb      	ldr	r3, [r7, #12]
 800c67a:	3301      	adds	r3, #1
 800c67c:	60fb      	str	r3, [r7, #12]
 800c67e:	68fb      	ldr	r3, [r7, #12]
 800c680:	2b07      	cmp	r3, #7
 800c682:	d9e7      	bls.n	800c654 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800c684:	bf00      	nop
 800c686:	bf00      	nop
 800c688:	3714      	adds	r7, #20
 800c68a:	46bd      	mov	sp, r7
 800c68c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c690:	4770      	bx	lr
 800c692:	bf00      	nop
 800c694:	20005760 	.word	0x20005760

0800c698 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c698:	b580      	push	{r7, lr}
 800c69a:	b086      	sub	sp, #24
 800c69c:	af00      	add	r7, sp, #0
 800c69e:	60f8      	str	r0, [r7, #12]
 800c6a0:	60b9      	str	r1, [r7, #8]
 800c6a2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800c6a4:	68fb      	ldr	r3, [r7, #12]
 800c6a6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800c6a8:	f001 fc4c 	bl	800df44 <vPortEnterCritical>
 800c6ac:	697b      	ldr	r3, [r7, #20]
 800c6ae:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c6b2:	b25b      	sxtb	r3, r3
 800c6b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c6b8:	d103      	bne.n	800c6c2 <vQueueWaitForMessageRestricted+0x2a>
 800c6ba:	697b      	ldr	r3, [r7, #20]
 800c6bc:	2200      	movs	r2, #0
 800c6be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c6c2:	697b      	ldr	r3, [r7, #20]
 800c6c4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c6c8:	b25b      	sxtb	r3, r3
 800c6ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c6ce:	d103      	bne.n	800c6d8 <vQueueWaitForMessageRestricted+0x40>
 800c6d0:	697b      	ldr	r3, [r7, #20]
 800c6d2:	2200      	movs	r2, #0
 800c6d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c6d8:	f001 fc64 	bl	800dfa4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800c6dc:	697b      	ldr	r3, [r7, #20]
 800c6de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	d106      	bne.n	800c6f2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800c6e4:	697b      	ldr	r3, [r7, #20]
 800c6e6:	3324      	adds	r3, #36	; 0x24
 800c6e8:	687a      	ldr	r2, [r7, #4]
 800c6ea:	68b9      	ldr	r1, [r7, #8]
 800c6ec:	4618      	mov	r0, r3
 800c6ee:	f000 fcd3 	bl	800d098 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800c6f2:	6978      	ldr	r0, [r7, #20]
 800c6f4:	f7ff ff26 	bl	800c544 <prvUnlockQueue>
	}
 800c6f8:	bf00      	nop
 800c6fa:	3718      	adds	r7, #24
 800c6fc:	46bd      	mov	sp, r7
 800c6fe:	bd80      	pop	{r7, pc}

0800c700 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800c700:	b580      	push	{r7, lr}
 800c702:	b08e      	sub	sp, #56	; 0x38
 800c704:	af04      	add	r7, sp, #16
 800c706:	60f8      	str	r0, [r7, #12]
 800c708:	60b9      	str	r1, [r7, #8]
 800c70a:	607a      	str	r2, [r7, #4]
 800c70c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800c70e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c710:	2b00      	cmp	r3, #0
 800c712:	d10a      	bne.n	800c72a <xTaskCreateStatic+0x2a>
	__asm volatile
 800c714:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c718:	f383 8811 	msr	BASEPRI, r3
 800c71c:	f3bf 8f6f 	isb	sy
 800c720:	f3bf 8f4f 	dsb	sy
 800c724:	623b      	str	r3, [r7, #32]
}
 800c726:	bf00      	nop
 800c728:	e7fe      	b.n	800c728 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800c72a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c72c:	2b00      	cmp	r3, #0
 800c72e:	d10a      	bne.n	800c746 <xTaskCreateStatic+0x46>
	__asm volatile
 800c730:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c734:	f383 8811 	msr	BASEPRI, r3
 800c738:	f3bf 8f6f 	isb	sy
 800c73c:	f3bf 8f4f 	dsb	sy
 800c740:	61fb      	str	r3, [r7, #28]
}
 800c742:	bf00      	nop
 800c744:	e7fe      	b.n	800c744 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800c746:	23bc      	movs	r3, #188	; 0xbc
 800c748:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800c74a:	693b      	ldr	r3, [r7, #16]
 800c74c:	2bbc      	cmp	r3, #188	; 0xbc
 800c74e:	d00a      	beq.n	800c766 <xTaskCreateStatic+0x66>
	__asm volatile
 800c750:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c754:	f383 8811 	msr	BASEPRI, r3
 800c758:	f3bf 8f6f 	isb	sy
 800c75c:	f3bf 8f4f 	dsb	sy
 800c760:	61bb      	str	r3, [r7, #24]
}
 800c762:	bf00      	nop
 800c764:	e7fe      	b.n	800c764 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800c766:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800c768:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c76a:	2b00      	cmp	r3, #0
 800c76c:	d01e      	beq.n	800c7ac <xTaskCreateStatic+0xac>
 800c76e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c770:	2b00      	cmp	r3, #0
 800c772:	d01b      	beq.n	800c7ac <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c774:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c776:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800c778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c77a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c77c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800c77e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c780:	2202      	movs	r2, #2
 800c782:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800c786:	2300      	movs	r3, #0
 800c788:	9303      	str	r3, [sp, #12]
 800c78a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c78c:	9302      	str	r3, [sp, #8]
 800c78e:	f107 0314 	add.w	r3, r7, #20
 800c792:	9301      	str	r3, [sp, #4]
 800c794:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c796:	9300      	str	r3, [sp, #0]
 800c798:	683b      	ldr	r3, [r7, #0]
 800c79a:	687a      	ldr	r2, [r7, #4]
 800c79c:	68b9      	ldr	r1, [r7, #8]
 800c79e:	68f8      	ldr	r0, [r7, #12]
 800c7a0:	f000 f850 	bl	800c844 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c7a4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c7a6:	f000 f8f3 	bl	800c990 <prvAddNewTaskToReadyList>
 800c7aa:	e001      	b.n	800c7b0 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800c7ac:	2300      	movs	r3, #0
 800c7ae:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800c7b0:	697b      	ldr	r3, [r7, #20]
	}
 800c7b2:	4618      	mov	r0, r3
 800c7b4:	3728      	adds	r7, #40	; 0x28
 800c7b6:	46bd      	mov	sp, r7
 800c7b8:	bd80      	pop	{r7, pc}

0800c7ba <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800c7ba:	b580      	push	{r7, lr}
 800c7bc:	b08c      	sub	sp, #48	; 0x30
 800c7be:	af04      	add	r7, sp, #16
 800c7c0:	60f8      	str	r0, [r7, #12]
 800c7c2:	60b9      	str	r1, [r7, #8]
 800c7c4:	603b      	str	r3, [r7, #0]
 800c7c6:	4613      	mov	r3, r2
 800c7c8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800c7ca:	88fb      	ldrh	r3, [r7, #6]
 800c7cc:	009b      	lsls	r3, r3, #2
 800c7ce:	4618      	mov	r0, r3
 800c7d0:	f001 fcda 	bl	800e188 <pvPortMalloc>
 800c7d4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800c7d6:	697b      	ldr	r3, [r7, #20]
 800c7d8:	2b00      	cmp	r3, #0
 800c7da:	d00e      	beq.n	800c7fa <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800c7dc:	20bc      	movs	r0, #188	; 0xbc
 800c7de:	f001 fcd3 	bl	800e188 <pvPortMalloc>
 800c7e2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800c7e4:	69fb      	ldr	r3, [r7, #28]
 800c7e6:	2b00      	cmp	r3, #0
 800c7e8:	d003      	beq.n	800c7f2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800c7ea:	69fb      	ldr	r3, [r7, #28]
 800c7ec:	697a      	ldr	r2, [r7, #20]
 800c7ee:	631a      	str	r2, [r3, #48]	; 0x30
 800c7f0:	e005      	b.n	800c7fe <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800c7f2:	6978      	ldr	r0, [r7, #20]
 800c7f4:	f001 fd94 	bl	800e320 <vPortFree>
 800c7f8:	e001      	b.n	800c7fe <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800c7fa:	2300      	movs	r3, #0
 800c7fc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800c7fe:	69fb      	ldr	r3, [r7, #28]
 800c800:	2b00      	cmp	r3, #0
 800c802:	d017      	beq.n	800c834 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800c804:	69fb      	ldr	r3, [r7, #28]
 800c806:	2200      	movs	r2, #0
 800c808:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800c80c:	88fa      	ldrh	r2, [r7, #6]
 800c80e:	2300      	movs	r3, #0
 800c810:	9303      	str	r3, [sp, #12]
 800c812:	69fb      	ldr	r3, [r7, #28]
 800c814:	9302      	str	r3, [sp, #8]
 800c816:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c818:	9301      	str	r3, [sp, #4]
 800c81a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c81c:	9300      	str	r3, [sp, #0]
 800c81e:	683b      	ldr	r3, [r7, #0]
 800c820:	68b9      	ldr	r1, [r7, #8]
 800c822:	68f8      	ldr	r0, [r7, #12]
 800c824:	f000 f80e 	bl	800c844 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c828:	69f8      	ldr	r0, [r7, #28]
 800c82a:	f000 f8b1 	bl	800c990 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800c82e:	2301      	movs	r3, #1
 800c830:	61bb      	str	r3, [r7, #24]
 800c832:	e002      	b.n	800c83a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800c834:	f04f 33ff 	mov.w	r3, #4294967295
 800c838:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800c83a:	69bb      	ldr	r3, [r7, #24]
	}
 800c83c:	4618      	mov	r0, r3
 800c83e:	3720      	adds	r7, #32
 800c840:	46bd      	mov	sp, r7
 800c842:	bd80      	pop	{r7, pc}

0800c844 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800c844:	b580      	push	{r7, lr}
 800c846:	b088      	sub	sp, #32
 800c848:	af00      	add	r7, sp, #0
 800c84a:	60f8      	str	r0, [r7, #12]
 800c84c:	60b9      	str	r1, [r7, #8]
 800c84e:	607a      	str	r2, [r7, #4]
 800c850:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800c852:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c854:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	009b      	lsls	r3, r3, #2
 800c85a:	461a      	mov	r2, r3
 800c85c:	21a5      	movs	r1, #165	; 0xa5
 800c85e:	f001 fff5 	bl	800e84c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800c862:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c864:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800c86c:	3b01      	subs	r3, #1
 800c86e:	009b      	lsls	r3, r3, #2
 800c870:	4413      	add	r3, r2
 800c872:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800c874:	69bb      	ldr	r3, [r7, #24]
 800c876:	f023 0307 	bic.w	r3, r3, #7
 800c87a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800c87c:	69bb      	ldr	r3, [r7, #24]
 800c87e:	f003 0307 	and.w	r3, r3, #7
 800c882:	2b00      	cmp	r3, #0
 800c884:	d00a      	beq.n	800c89c <prvInitialiseNewTask+0x58>
	__asm volatile
 800c886:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c88a:	f383 8811 	msr	BASEPRI, r3
 800c88e:	f3bf 8f6f 	isb	sy
 800c892:	f3bf 8f4f 	dsb	sy
 800c896:	617b      	str	r3, [r7, #20]
}
 800c898:	bf00      	nop
 800c89a:	e7fe      	b.n	800c89a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800c89c:	68bb      	ldr	r3, [r7, #8]
 800c89e:	2b00      	cmp	r3, #0
 800c8a0:	d01f      	beq.n	800c8e2 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c8a2:	2300      	movs	r3, #0
 800c8a4:	61fb      	str	r3, [r7, #28]
 800c8a6:	e012      	b.n	800c8ce <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800c8a8:	68ba      	ldr	r2, [r7, #8]
 800c8aa:	69fb      	ldr	r3, [r7, #28]
 800c8ac:	4413      	add	r3, r2
 800c8ae:	7819      	ldrb	r1, [r3, #0]
 800c8b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c8b2:	69fb      	ldr	r3, [r7, #28]
 800c8b4:	4413      	add	r3, r2
 800c8b6:	3334      	adds	r3, #52	; 0x34
 800c8b8:	460a      	mov	r2, r1
 800c8ba:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800c8bc:	68ba      	ldr	r2, [r7, #8]
 800c8be:	69fb      	ldr	r3, [r7, #28]
 800c8c0:	4413      	add	r3, r2
 800c8c2:	781b      	ldrb	r3, [r3, #0]
 800c8c4:	2b00      	cmp	r3, #0
 800c8c6:	d006      	beq.n	800c8d6 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c8c8:	69fb      	ldr	r3, [r7, #28]
 800c8ca:	3301      	adds	r3, #1
 800c8cc:	61fb      	str	r3, [r7, #28]
 800c8ce:	69fb      	ldr	r3, [r7, #28]
 800c8d0:	2b0f      	cmp	r3, #15
 800c8d2:	d9e9      	bls.n	800c8a8 <prvInitialiseNewTask+0x64>
 800c8d4:	e000      	b.n	800c8d8 <prvInitialiseNewTask+0x94>
			{
				break;
 800c8d6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800c8d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c8da:	2200      	movs	r2, #0
 800c8dc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800c8e0:	e003      	b.n	800c8ea <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800c8e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c8e4:	2200      	movs	r2, #0
 800c8e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800c8ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8ec:	2b37      	cmp	r3, #55	; 0x37
 800c8ee:	d901      	bls.n	800c8f4 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800c8f0:	2337      	movs	r3, #55	; 0x37
 800c8f2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800c8f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c8f6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c8f8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800c8fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c8fc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c8fe:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800c900:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c902:	2200      	movs	r2, #0
 800c904:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800c906:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c908:	3304      	adds	r3, #4
 800c90a:	4618      	mov	r0, r3
 800c90c:	f7ff f8f2 	bl	800baf4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c910:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c912:	3318      	adds	r3, #24
 800c914:	4618      	mov	r0, r3
 800c916:	f7ff f8ed 	bl	800baf4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c91a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c91c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c91e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c920:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c922:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c926:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c928:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c92a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c92c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c92e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800c930:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c932:	2200      	movs	r2, #0
 800c934:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c938:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c93a:	2200      	movs	r2, #0
 800c93c:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800c940:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c942:	3354      	adds	r3, #84	; 0x54
 800c944:	2260      	movs	r2, #96	; 0x60
 800c946:	2100      	movs	r1, #0
 800c948:	4618      	mov	r0, r3
 800c94a:	f001 ff7f 	bl	800e84c <memset>
 800c94e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c950:	4a0c      	ldr	r2, [pc, #48]	; (800c984 <prvInitialiseNewTask+0x140>)
 800c952:	659a      	str	r2, [r3, #88]	; 0x58
 800c954:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c956:	4a0c      	ldr	r2, [pc, #48]	; (800c988 <prvInitialiseNewTask+0x144>)
 800c958:	65da      	str	r2, [r3, #92]	; 0x5c
 800c95a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c95c:	4a0b      	ldr	r2, [pc, #44]	; (800c98c <prvInitialiseNewTask+0x148>)
 800c95e:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c960:	683a      	ldr	r2, [r7, #0]
 800c962:	68f9      	ldr	r1, [r7, #12]
 800c964:	69b8      	ldr	r0, [r7, #24]
 800c966:	f001 f9c3 	bl	800dcf0 <pxPortInitialiseStack>
 800c96a:	4602      	mov	r2, r0
 800c96c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c96e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800c970:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c972:	2b00      	cmp	r3, #0
 800c974:	d002      	beq.n	800c97c <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c976:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c978:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c97a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c97c:	bf00      	nop
 800c97e:	3720      	adds	r7, #32
 800c980:	46bd      	mov	sp, r7
 800c982:	bd80      	pop	{r7, pc}
 800c984:	08014794 	.word	0x08014794
 800c988:	080147b4 	.word	0x080147b4
 800c98c:	08014774 	.word	0x08014774

0800c990 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800c990:	b580      	push	{r7, lr}
 800c992:	b082      	sub	sp, #8
 800c994:	af00      	add	r7, sp, #0
 800c996:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800c998:	f001 fad4 	bl	800df44 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800c99c:	4b2d      	ldr	r3, [pc, #180]	; (800ca54 <prvAddNewTaskToReadyList+0xc4>)
 800c99e:	681b      	ldr	r3, [r3, #0]
 800c9a0:	3301      	adds	r3, #1
 800c9a2:	4a2c      	ldr	r2, [pc, #176]	; (800ca54 <prvAddNewTaskToReadyList+0xc4>)
 800c9a4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800c9a6:	4b2c      	ldr	r3, [pc, #176]	; (800ca58 <prvAddNewTaskToReadyList+0xc8>)
 800c9a8:	681b      	ldr	r3, [r3, #0]
 800c9aa:	2b00      	cmp	r3, #0
 800c9ac:	d109      	bne.n	800c9c2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800c9ae:	4a2a      	ldr	r2, [pc, #168]	; (800ca58 <prvAddNewTaskToReadyList+0xc8>)
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c9b4:	4b27      	ldr	r3, [pc, #156]	; (800ca54 <prvAddNewTaskToReadyList+0xc4>)
 800c9b6:	681b      	ldr	r3, [r3, #0]
 800c9b8:	2b01      	cmp	r3, #1
 800c9ba:	d110      	bne.n	800c9de <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800c9bc:	f000 fc98 	bl	800d2f0 <prvInitialiseTaskLists>
 800c9c0:	e00d      	b.n	800c9de <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800c9c2:	4b26      	ldr	r3, [pc, #152]	; (800ca5c <prvAddNewTaskToReadyList+0xcc>)
 800c9c4:	681b      	ldr	r3, [r3, #0]
 800c9c6:	2b00      	cmp	r3, #0
 800c9c8:	d109      	bne.n	800c9de <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c9ca:	4b23      	ldr	r3, [pc, #140]	; (800ca58 <prvAddNewTaskToReadyList+0xc8>)
 800c9cc:	681b      	ldr	r3, [r3, #0]
 800c9ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c9d4:	429a      	cmp	r2, r3
 800c9d6:	d802      	bhi.n	800c9de <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c9d8:	4a1f      	ldr	r2, [pc, #124]	; (800ca58 <prvAddNewTaskToReadyList+0xc8>)
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c9de:	4b20      	ldr	r3, [pc, #128]	; (800ca60 <prvAddNewTaskToReadyList+0xd0>)
 800c9e0:	681b      	ldr	r3, [r3, #0]
 800c9e2:	3301      	adds	r3, #1
 800c9e4:	4a1e      	ldr	r2, [pc, #120]	; (800ca60 <prvAddNewTaskToReadyList+0xd0>)
 800c9e6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800c9e8:	4b1d      	ldr	r3, [pc, #116]	; (800ca60 <prvAddNewTaskToReadyList+0xd0>)
 800c9ea:	681a      	ldr	r2, [r3, #0]
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c9f4:	4b1b      	ldr	r3, [pc, #108]	; (800ca64 <prvAddNewTaskToReadyList+0xd4>)
 800c9f6:	681b      	ldr	r3, [r3, #0]
 800c9f8:	429a      	cmp	r2, r3
 800c9fa:	d903      	bls.n	800ca04 <prvAddNewTaskToReadyList+0x74>
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca00:	4a18      	ldr	r2, [pc, #96]	; (800ca64 <prvAddNewTaskToReadyList+0xd4>)
 800ca02:	6013      	str	r3, [r2, #0]
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ca08:	4613      	mov	r3, r2
 800ca0a:	009b      	lsls	r3, r3, #2
 800ca0c:	4413      	add	r3, r2
 800ca0e:	009b      	lsls	r3, r3, #2
 800ca10:	4a15      	ldr	r2, [pc, #84]	; (800ca68 <prvAddNewTaskToReadyList+0xd8>)
 800ca12:	441a      	add	r2, r3
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	3304      	adds	r3, #4
 800ca18:	4619      	mov	r1, r3
 800ca1a:	4610      	mov	r0, r2
 800ca1c:	f7ff f877 	bl	800bb0e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800ca20:	f001 fac0 	bl	800dfa4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800ca24:	4b0d      	ldr	r3, [pc, #52]	; (800ca5c <prvAddNewTaskToReadyList+0xcc>)
 800ca26:	681b      	ldr	r3, [r3, #0]
 800ca28:	2b00      	cmp	r3, #0
 800ca2a:	d00e      	beq.n	800ca4a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800ca2c:	4b0a      	ldr	r3, [pc, #40]	; (800ca58 <prvAddNewTaskToReadyList+0xc8>)
 800ca2e:	681b      	ldr	r3, [r3, #0]
 800ca30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca36:	429a      	cmp	r2, r3
 800ca38:	d207      	bcs.n	800ca4a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800ca3a:	4b0c      	ldr	r3, [pc, #48]	; (800ca6c <prvAddNewTaskToReadyList+0xdc>)
 800ca3c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ca40:	601a      	str	r2, [r3, #0]
 800ca42:	f3bf 8f4f 	dsb	sy
 800ca46:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ca4a:	bf00      	nop
 800ca4c:	3708      	adds	r7, #8
 800ca4e:	46bd      	mov	sp, r7
 800ca50:	bd80      	pop	{r7, pc}
 800ca52:	bf00      	nop
 800ca54:	200011b8 	.word	0x200011b8
 800ca58:	20000ce4 	.word	0x20000ce4
 800ca5c:	200011c4 	.word	0x200011c4
 800ca60:	200011d4 	.word	0x200011d4
 800ca64:	200011c0 	.word	0x200011c0
 800ca68:	20000ce8 	.word	0x20000ce8
 800ca6c:	e000ed04 	.word	0xe000ed04

0800ca70 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800ca70:	b580      	push	{r7, lr}
 800ca72:	b084      	sub	sp, #16
 800ca74:	af00      	add	r7, sp, #0
 800ca76:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800ca78:	f001 fa64 	bl	800df44 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	2b00      	cmp	r3, #0
 800ca80:	d102      	bne.n	800ca88 <vTaskDelete+0x18>
 800ca82:	4b2c      	ldr	r3, [pc, #176]	; (800cb34 <vTaskDelete+0xc4>)
 800ca84:	681b      	ldr	r3, [r3, #0]
 800ca86:	e000      	b.n	800ca8a <vTaskDelete+0x1a>
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ca8c:	68fb      	ldr	r3, [r7, #12]
 800ca8e:	3304      	adds	r3, #4
 800ca90:	4618      	mov	r0, r3
 800ca92:	f7ff f899 	bl	800bbc8 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ca96:	68fb      	ldr	r3, [r7, #12]
 800ca98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ca9a:	2b00      	cmp	r3, #0
 800ca9c:	d004      	beq.n	800caa8 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ca9e:	68fb      	ldr	r3, [r7, #12]
 800caa0:	3318      	adds	r3, #24
 800caa2:	4618      	mov	r0, r3
 800caa4:	f7ff f890 	bl	800bbc8 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800caa8:	4b23      	ldr	r3, [pc, #140]	; (800cb38 <vTaskDelete+0xc8>)
 800caaa:	681b      	ldr	r3, [r3, #0]
 800caac:	3301      	adds	r3, #1
 800caae:	4a22      	ldr	r2, [pc, #136]	; (800cb38 <vTaskDelete+0xc8>)
 800cab0:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800cab2:	4b20      	ldr	r3, [pc, #128]	; (800cb34 <vTaskDelete+0xc4>)
 800cab4:	681b      	ldr	r3, [r3, #0]
 800cab6:	68fa      	ldr	r2, [r7, #12]
 800cab8:	429a      	cmp	r2, r3
 800caba:	d10b      	bne.n	800cad4 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800cabc:	68fb      	ldr	r3, [r7, #12]
 800cabe:	3304      	adds	r3, #4
 800cac0:	4619      	mov	r1, r3
 800cac2:	481e      	ldr	r0, [pc, #120]	; (800cb3c <vTaskDelete+0xcc>)
 800cac4:	f7ff f823 	bl	800bb0e <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800cac8:	4b1d      	ldr	r3, [pc, #116]	; (800cb40 <vTaskDelete+0xd0>)
 800caca:	681b      	ldr	r3, [r3, #0]
 800cacc:	3301      	adds	r3, #1
 800cace:	4a1c      	ldr	r2, [pc, #112]	; (800cb40 <vTaskDelete+0xd0>)
 800cad0:	6013      	str	r3, [r2, #0]
 800cad2:	e009      	b.n	800cae8 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800cad4:	4b1b      	ldr	r3, [pc, #108]	; (800cb44 <vTaskDelete+0xd4>)
 800cad6:	681b      	ldr	r3, [r3, #0]
 800cad8:	3b01      	subs	r3, #1
 800cada:	4a1a      	ldr	r2, [pc, #104]	; (800cb44 <vTaskDelete+0xd4>)
 800cadc:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 800cade:	68f8      	ldr	r0, [r7, #12]
 800cae0:	f000 fc74 	bl	800d3cc <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800cae4:	f000 fca6 	bl	800d434 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 800cae8:	f001 fa5c 	bl	800dfa4 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800caec:	4b16      	ldr	r3, [pc, #88]	; (800cb48 <vTaskDelete+0xd8>)
 800caee:	681b      	ldr	r3, [r3, #0]
 800caf0:	2b00      	cmp	r3, #0
 800caf2:	d01b      	beq.n	800cb2c <vTaskDelete+0xbc>
		{
			if( pxTCB == pxCurrentTCB )
 800caf4:	4b0f      	ldr	r3, [pc, #60]	; (800cb34 <vTaskDelete+0xc4>)
 800caf6:	681b      	ldr	r3, [r3, #0]
 800caf8:	68fa      	ldr	r2, [r7, #12]
 800cafa:	429a      	cmp	r2, r3
 800cafc:	d116      	bne.n	800cb2c <vTaskDelete+0xbc>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800cafe:	4b13      	ldr	r3, [pc, #76]	; (800cb4c <vTaskDelete+0xdc>)
 800cb00:	681b      	ldr	r3, [r3, #0]
 800cb02:	2b00      	cmp	r3, #0
 800cb04:	d00a      	beq.n	800cb1c <vTaskDelete+0xac>
	__asm volatile
 800cb06:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb0a:	f383 8811 	msr	BASEPRI, r3
 800cb0e:	f3bf 8f6f 	isb	sy
 800cb12:	f3bf 8f4f 	dsb	sy
 800cb16:	60bb      	str	r3, [r7, #8]
}
 800cb18:	bf00      	nop
 800cb1a:	e7fe      	b.n	800cb1a <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 800cb1c:	4b0c      	ldr	r3, [pc, #48]	; (800cb50 <vTaskDelete+0xe0>)
 800cb1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cb22:	601a      	str	r2, [r3, #0]
 800cb24:	f3bf 8f4f 	dsb	sy
 800cb28:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800cb2c:	bf00      	nop
 800cb2e:	3710      	adds	r7, #16
 800cb30:	46bd      	mov	sp, r7
 800cb32:	bd80      	pop	{r7, pc}
 800cb34:	20000ce4 	.word	0x20000ce4
 800cb38:	200011d4 	.word	0x200011d4
 800cb3c:	2000118c 	.word	0x2000118c
 800cb40:	200011a0 	.word	0x200011a0
 800cb44:	200011b8 	.word	0x200011b8
 800cb48:	200011c4 	.word	0x200011c4
 800cb4c:	200011e0 	.word	0x200011e0
 800cb50:	e000ed04 	.word	0xe000ed04

0800cb54 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800cb54:	b580      	push	{r7, lr}
 800cb56:	b084      	sub	sp, #16
 800cb58:	af00      	add	r7, sp, #0
 800cb5a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800cb5c:	2300      	movs	r3, #0
 800cb5e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	2b00      	cmp	r3, #0
 800cb64:	d017      	beq.n	800cb96 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800cb66:	4b13      	ldr	r3, [pc, #76]	; (800cbb4 <vTaskDelay+0x60>)
 800cb68:	681b      	ldr	r3, [r3, #0]
 800cb6a:	2b00      	cmp	r3, #0
 800cb6c:	d00a      	beq.n	800cb84 <vTaskDelay+0x30>
	__asm volatile
 800cb6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb72:	f383 8811 	msr	BASEPRI, r3
 800cb76:	f3bf 8f6f 	isb	sy
 800cb7a:	f3bf 8f4f 	dsb	sy
 800cb7e:	60bb      	str	r3, [r7, #8]
}
 800cb80:	bf00      	nop
 800cb82:	e7fe      	b.n	800cb82 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800cb84:	f000 f88a 	bl	800cc9c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800cb88:	2100      	movs	r1, #0
 800cb8a:	6878      	ldr	r0, [r7, #4]
 800cb8c:	f000 fd0e 	bl	800d5ac <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800cb90:	f000 f892 	bl	800ccb8 <xTaskResumeAll>
 800cb94:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800cb96:	68fb      	ldr	r3, [r7, #12]
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	d107      	bne.n	800cbac <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800cb9c:	4b06      	ldr	r3, [pc, #24]	; (800cbb8 <vTaskDelay+0x64>)
 800cb9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cba2:	601a      	str	r2, [r3, #0]
 800cba4:	f3bf 8f4f 	dsb	sy
 800cba8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800cbac:	bf00      	nop
 800cbae:	3710      	adds	r7, #16
 800cbb0:	46bd      	mov	sp, r7
 800cbb2:	bd80      	pop	{r7, pc}
 800cbb4:	200011e0 	.word	0x200011e0
 800cbb8:	e000ed04 	.word	0xe000ed04

0800cbbc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800cbbc:	b580      	push	{r7, lr}
 800cbbe:	b08a      	sub	sp, #40	; 0x28
 800cbc0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800cbc2:	2300      	movs	r3, #0
 800cbc4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800cbc6:	2300      	movs	r3, #0
 800cbc8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800cbca:	463a      	mov	r2, r7
 800cbcc:	1d39      	adds	r1, r7, #4
 800cbce:	f107 0308 	add.w	r3, r7, #8
 800cbd2:	4618      	mov	r0, r3
 800cbd4:	f7fe ff3a 	bl	800ba4c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800cbd8:	6839      	ldr	r1, [r7, #0]
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	68ba      	ldr	r2, [r7, #8]
 800cbde:	9202      	str	r2, [sp, #8]
 800cbe0:	9301      	str	r3, [sp, #4]
 800cbe2:	2300      	movs	r3, #0
 800cbe4:	9300      	str	r3, [sp, #0]
 800cbe6:	2300      	movs	r3, #0
 800cbe8:	460a      	mov	r2, r1
 800cbea:	4924      	ldr	r1, [pc, #144]	; (800cc7c <vTaskStartScheduler+0xc0>)
 800cbec:	4824      	ldr	r0, [pc, #144]	; (800cc80 <vTaskStartScheduler+0xc4>)
 800cbee:	f7ff fd87 	bl	800c700 <xTaskCreateStatic>
 800cbf2:	4603      	mov	r3, r0
 800cbf4:	4a23      	ldr	r2, [pc, #140]	; (800cc84 <vTaskStartScheduler+0xc8>)
 800cbf6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800cbf8:	4b22      	ldr	r3, [pc, #136]	; (800cc84 <vTaskStartScheduler+0xc8>)
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	2b00      	cmp	r3, #0
 800cbfe:	d002      	beq.n	800cc06 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800cc00:	2301      	movs	r3, #1
 800cc02:	617b      	str	r3, [r7, #20]
 800cc04:	e001      	b.n	800cc0a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800cc06:	2300      	movs	r3, #0
 800cc08:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800cc0a:	697b      	ldr	r3, [r7, #20]
 800cc0c:	2b01      	cmp	r3, #1
 800cc0e:	d102      	bne.n	800cc16 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800cc10:	f000 fd20 	bl	800d654 <xTimerCreateTimerTask>
 800cc14:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800cc16:	697b      	ldr	r3, [r7, #20]
 800cc18:	2b01      	cmp	r3, #1
 800cc1a:	d11b      	bne.n	800cc54 <vTaskStartScheduler+0x98>
	__asm volatile
 800cc1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc20:	f383 8811 	msr	BASEPRI, r3
 800cc24:	f3bf 8f6f 	isb	sy
 800cc28:	f3bf 8f4f 	dsb	sy
 800cc2c:	613b      	str	r3, [r7, #16]
}
 800cc2e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800cc30:	4b15      	ldr	r3, [pc, #84]	; (800cc88 <vTaskStartScheduler+0xcc>)
 800cc32:	681b      	ldr	r3, [r3, #0]
 800cc34:	3354      	adds	r3, #84	; 0x54
 800cc36:	4a15      	ldr	r2, [pc, #84]	; (800cc8c <vTaskStartScheduler+0xd0>)
 800cc38:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800cc3a:	4b15      	ldr	r3, [pc, #84]	; (800cc90 <vTaskStartScheduler+0xd4>)
 800cc3c:	f04f 32ff 	mov.w	r2, #4294967295
 800cc40:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800cc42:	4b14      	ldr	r3, [pc, #80]	; (800cc94 <vTaskStartScheduler+0xd8>)
 800cc44:	2201      	movs	r2, #1
 800cc46:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800cc48:	4b13      	ldr	r3, [pc, #76]	; (800cc98 <vTaskStartScheduler+0xdc>)
 800cc4a:	2200      	movs	r2, #0
 800cc4c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800cc4e:	f001 f8d7 	bl	800de00 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800cc52:	e00e      	b.n	800cc72 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800cc54:	697b      	ldr	r3, [r7, #20]
 800cc56:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cc5a:	d10a      	bne.n	800cc72 <vTaskStartScheduler+0xb6>
	__asm volatile
 800cc5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc60:	f383 8811 	msr	BASEPRI, r3
 800cc64:	f3bf 8f6f 	isb	sy
 800cc68:	f3bf 8f4f 	dsb	sy
 800cc6c:	60fb      	str	r3, [r7, #12]
}
 800cc6e:	bf00      	nop
 800cc70:	e7fe      	b.n	800cc70 <vTaskStartScheduler+0xb4>
}
 800cc72:	bf00      	nop
 800cc74:	3718      	adds	r7, #24
 800cc76:	46bd      	mov	sp, r7
 800cc78:	bd80      	pop	{r7, pc}
 800cc7a:	bf00      	nop
 800cc7c:	080145e0 	.word	0x080145e0
 800cc80:	0800d2c1 	.word	0x0800d2c1
 800cc84:	200011dc 	.word	0x200011dc
 800cc88:	20000ce4 	.word	0x20000ce4
 800cc8c:	2000003c 	.word	0x2000003c
 800cc90:	200011d8 	.word	0x200011d8
 800cc94:	200011c4 	.word	0x200011c4
 800cc98:	200011bc 	.word	0x200011bc

0800cc9c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800cc9c:	b480      	push	{r7}
 800cc9e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800cca0:	4b04      	ldr	r3, [pc, #16]	; (800ccb4 <vTaskSuspendAll+0x18>)
 800cca2:	681b      	ldr	r3, [r3, #0]
 800cca4:	3301      	adds	r3, #1
 800cca6:	4a03      	ldr	r2, [pc, #12]	; (800ccb4 <vTaskSuspendAll+0x18>)
 800cca8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800ccaa:	bf00      	nop
 800ccac:	46bd      	mov	sp, r7
 800ccae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccb2:	4770      	bx	lr
 800ccb4:	200011e0 	.word	0x200011e0

0800ccb8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800ccb8:	b580      	push	{r7, lr}
 800ccba:	b084      	sub	sp, #16
 800ccbc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800ccbe:	2300      	movs	r3, #0
 800ccc0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800ccc2:	2300      	movs	r3, #0
 800ccc4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800ccc6:	4b42      	ldr	r3, [pc, #264]	; (800cdd0 <xTaskResumeAll+0x118>)
 800ccc8:	681b      	ldr	r3, [r3, #0]
 800ccca:	2b00      	cmp	r3, #0
 800cccc:	d10a      	bne.n	800cce4 <xTaskResumeAll+0x2c>
	__asm volatile
 800ccce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ccd2:	f383 8811 	msr	BASEPRI, r3
 800ccd6:	f3bf 8f6f 	isb	sy
 800ccda:	f3bf 8f4f 	dsb	sy
 800ccde:	603b      	str	r3, [r7, #0]
}
 800cce0:	bf00      	nop
 800cce2:	e7fe      	b.n	800cce2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800cce4:	f001 f92e 	bl	800df44 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800cce8:	4b39      	ldr	r3, [pc, #228]	; (800cdd0 <xTaskResumeAll+0x118>)
 800ccea:	681b      	ldr	r3, [r3, #0]
 800ccec:	3b01      	subs	r3, #1
 800ccee:	4a38      	ldr	r2, [pc, #224]	; (800cdd0 <xTaskResumeAll+0x118>)
 800ccf0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ccf2:	4b37      	ldr	r3, [pc, #220]	; (800cdd0 <xTaskResumeAll+0x118>)
 800ccf4:	681b      	ldr	r3, [r3, #0]
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	d162      	bne.n	800cdc0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800ccfa:	4b36      	ldr	r3, [pc, #216]	; (800cdd4 <xTaskResumeAll+0x11c>)
 800ccfc:	681b      	ldr	r3, [r3, #0]
 800ccfe:	2b00      	cmp	r3, #0
 800cd00:	d05e      	beq.n	800cdc0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800cd02:	e02f      	b.n	800cd64 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cd04:	4b34      	ldr	r3, [pc, #208]	; (800cdd8 <xTaskResumeAll+0x120>)
 800cd06:	68db      	ldr	r3, [r3, #12]
 800cd08:	68db      	ldr	r3, [r3, #12]
 800cd0a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800cd0c:	68fb      	ldr	r3, [r7, #12]
 800cd0e:	3318      	adds	r3, #24
 800cd10:	4618      	mov	r0, r3
 800cd12:	f7fe ff59 	bl	800bbc8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cd16:	68fb      	ldr	r3, [r7, #12]
 800cd18:	3304      	adds	r3, #4
 800cd1a:	4618      	mov	r0, r3
 800cd1c:	f7fe ff54 	bl	800bbc8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800cd20:	68fb      	ldr	r3, [r7, #12]
 800cd22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cd24:	4b2d      	ldr	r3, [pc, #180]	; (800cddc <xTaskResumeAll+0x124>)
 800cd26:	681b      	ldr	r3, [r3, #0]
 800cd28:	429a      	cmp	r2, r3
 800cd2a:	d903      	bls.n	800cd34 <xTaskResumeAll+0x7c>
 800cd2c:	68fb      	ldr	r3, [r7, #12]
 800cd2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd30:	4a2a      	ldr	r2, [pc, #168]	; (800cddc <xTaskResumeAll+0x124>)
 800cd32:	6013      	str	r3, [r2, #0]
 800cd34:	68fb      	ldr	r3, [r7, #12]
 800cd36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cd38:	4613      	mov	r3, r2
 800cd3a:	009b      	lsls	r3, r3, #2
 800cd3c:	4413      	add	r3, r2
 800cd3e:	009b      	lsls	r3, r3, #2
 800cd40:	4a27      	ldr	r2, [pc, #156]	; (800cde0 <xTaskResumeAll+0x128>)
 800cd42:	441a      	add	r2, r3
 800cd44:	68fb      	ldr	r3, [r7, #12]
 800cd46:	3304      	adds	r3, #4
 800cd48:	4619      	mov	r1, r3
 800cd4a:	4610      	mov	r0, r2
 800cd4c:	f7fe fedf 	bl	800bb0e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800cd50:	68fb      	ldr	r3, [r7, #12]
 800cd52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cd54:	4b23      	ldr	r3, [pc, #140]	; (800cde4 <xTaskResumeAll+0x12c>)
 800cd56:	681b      	ldr	r3, [r3, #0]
 800cd58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd5a:	429a      	cmp	r2, r3
 800cd5c:	d302      	bcc.n	800cd64 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800cd5e:	4b22      	ldr	r3, [pc, #136]	; (800cde8 <xTaskResumeAll+0x130>)
 800cd60:	2201      	movs	r2, #1
 800cd62:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800cd64:	4b1c      	ldr	r3, [pc, #112]	; (800cdd8 <xTaskResumeAll+0x120>)
 800cd66:	681b      	ldr	r3, [r3, #0]
 800cd68:	2b00      	cmp	r3, #0
 800cd6a:	d1cb      	bne.n	800cd04 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800cd6c:	68fb      	ldr	r3, [r7, #12]
 800cd6e:	2b00      	cmp	r3, #0
 800cd70:	d001      	beq.n	800cd76 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800cd72:	f000 fb5f 	bl	800d434 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800cd76:	4b1d      	ldr	r3, [pc, #116]	; (800cdec <xTaskResumeAll+0x134>)
 800cd78:	681b      	ldr	r3, [r3, #0]
 800cd7a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800cd7c:	687b      	ldr	r3, [r7, #4]
 800cd7e:	2b00      	cmp	r3, #0
 800cd80:	d010      	beq.n	800cda4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800cd82:	f000 f847 	bl	800ce14 <xTaskIncrementTick>
 800cd86:	4603      	mov	r3, r0
 800cd88:	2b00      	cmp	r3, #0
 800cd8a:	d002      	beq.n	800cd92 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800cd8c:	4b16      	ldr	r3, [pc, #88]	; (800cde8 <xTaskResumeAll+0x130>)
 800cd8e:	2201      	movs	r2, #1
 800cd90:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	3b01      	subs	r3, #1
 800cd96:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	2b00      	cmp	r3, #0
 800cd9c:	d1f1      	bne.n	800cd82 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800cd9e:	4b13      	ldr	r3, [pc, #76]	; (800cdec <xTaskResumeAll+0x134>)
 800cda0:	2200      	movs	r2, #0
 800cda2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800cda4:	4b10      	ldr	r3, [pc, #64]	; (800cde8 <xTaskResumeAll+0x130>)
 800cda6:	681b      	ldr	r3, [r3, #0]
 800cda8:	2b00      	cmp	r3, #0
 800cdaa:	d009      	beq.n	800cdc0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800cdac:	2301      	movs	r3, #1
 800cdae:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800cdb0:	4b0f      	ldr	r3, [pc, #60]	; (800cdf0 <xTaskResumeAll+0x138>)
 800cdb2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cdb6:	601a      	str	r2, [r3, #0]
 800cdb8:	f3bf 8f4f 	dsb	sy
 800cdbc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800cdc0:	f001 f8f0 	bl	800dfa4 <vPortExitCritical>

	return xAlreadyYielded;
 800cdc4:	68bb      	ldr	r3, [r7, #8]
}
 800cdc6:	4618      	mov	r0, r3
 800cdc8:	3710      	adds	r7, #16
 800cdca:	46bd      	mov	sp, r7
 800cdcc:	bd80      	pop	{r7, pc}
 800cdce:	bf00      	nop
 800cdd0:	200011e0 	.word	0x200011e0
 800cdd4:	200011b8 	.word	0x200011b8
 800cdd8:	20001178 	.word	0x20001178
 800cddc:	200011c0 	.word	0x200011c0
 800cde0:	20000ce8 	.word	0x20000ce8
 800cde4:	20000ce4 	.word	0x20000ce4
 800cde8:	200011cc 	.word	0x200011cc
 800cdec:	200011c8 	.word	0x200011c8
 800cdf0:	e000ed04 	.word	0xe000ed04

0800cdf4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800cdf4:	b480      	push	{r7}
 800cdf6:	b083      	sub	sp, #12
 800cdf8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800cdfa:	4b05      	ldr	r3, [pc, #20]	; (800ce10 <xTaskGetTickCount+0x1c>)
 800cdfc:	681b      	ldr	r3, [r3, #0]
 800cdfe:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800ce00:	687b      	ldr	r3, [r7, #4]
}
 800ce02:	4618      	mov	r0, r3
 800ce04:	370c      	adds	r7, #12
 800ce06:	46bd      	mov	sp, r7
 800ce08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce0c:	4770      	bx	lr
 800ce0e:	bf00      	nop
 800ce10:	200011bc 	.word	0x200011bc

0800ce14 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800ce14:	b580      	push	{r7, lr}
 800ce16:	b086      	sub	sp, #24
 800ce18:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800ce1a:	2300      	movs	r3, #0
 800ce1c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ce1e:	4b4f      	ldr	r3, [pc, #316]	; (800cf5c <xTaskIncrementTick+0x148>)
 800ce20:	681b      	ldr	r3, [r3, #0]
 800ce22:	2b00      	cmp	r3, #0
 800ce24:	f040 808f 	bne.w	800cf46 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800ce28:	4b4d      	ldr	r3, [pc, #308]	; (800cf60 <xTaskIncrementTick+0x14c>)
 800ce2a:	681b      	ldr	r3, [r3, #0]
 800ce2c:	3301      	adds	r3, #1
 800ce2e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800ce30:	4a4b      	ldr	r2, [pc, #300]	; (800cf60 <xTaskIncrementTick+0x14c>)
 800ce32:	693b      	ldr	r3, [r7, #16]
 800ce34:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800ce36:	693b      	ldr	r3, [r7, #16]
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	d120      	bne.n	800ce7e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800ce3c:	4b49      	ldr	r3, [pc, #292]	; (800cf64 <xTaskIncrementTick+0x150>)
 800ce3e:	681b      	ldr	r3, [r3, #0]
 800ce40:	681b      	ldr	r3, [r3, #0]
 800ce42:	2b00      	cmp	r3, #0
 800ce44:	d00a      	beq.n	800ce5c <xTaskIncrementTick+0x48>
	__asm volatile
 800ce46:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce4a:	f383 8811 	msr	BASEPRI, r3
 800ce4e:	f3bf 8f6f 	isb	sy
 800ce52:	f3bf 8f4f 	dsb	sy
 800ce56:	603b      	str	r3, [r7, #0]
}
 800ce58:	bf00      	nop
 800ce5a:	e7fe      	b.n	800ce5a <xTaskIncrementTick+0x46>
 800ce5c:	4b41      	ldr	r3, [pc, #260]	; (800cf64 <xTaskIncrementTick+0x150>)
 800ce5e:	681b      	ldr	r3, [r3, #0]
 800ce60:	60fb      	str	r3, [r7, #12]
 800ce62:	4b41      	ldr	r3, [pc, #260]	; (800cf68 <xTaskIncrementTick+0x154>)
 800ce64:	681b      	ldr	r3, [r3, #0]
 800ce66:	4a3f      	ldr	r2, [pc, #252]	; (800cf64 <xTaskIncrementTick+0x150>)
 800ce68:	6013      	str	r3, [r2, #0]
 800ce6a:	4a3f      	ldr	r2, [pc, #252]	; (800cf68 <xTaskIncrementTick+0x154>)
 800ce6c:	68fb      	ldr	r3, [r7, #12]
 800ce6e:	6013      	str	r3, [r2, #0]
 800ce70:	4b3e      	ldr	r3, [pc, #248]	; (800cf6c <xTaskIncrementTick+0x158>)
 800ce72:	681b      	ldr	r3, [r3, #0]
 800ce74:	3301      	adds	r3, #1
 800ce76:	4a3d      	ldr	r2, [pc, #244]	; (800cf6c <xTaskIncrementTick+0x158>)
 800ce78:	6013      	str	r3, [r2, #0]
 800ce7a:	f000 fadb 	bl	800d434 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800ce7e:	4b3c      	ldr	r3, [pc, #240]	; (800cf70 <xTaskIncrementTick+0x15c>)
 800ce80:	681b      	ldr	r3, [r3, #0]
 800ce82:	693a      	ldr	r2, [r7, #16]
 800ce84:	429a      	cmp	r2, r3
 800ce86:	d349      	bcc.n	800cf1c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ce88:	4b36      	ldr	r3, [pc, #216]	; (800cf64 <xTaskIncrementTick+0x150>)
 800ce8a:	681b      	ldr	r3, [r3, #0]
 800ce8c:	681b      	ldr	r3, [r3, #0]
 800ce8e:	2b00      	cmp	r3, #0
 800ce90:	d104      	bne.n	800ce9c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ce92:	4b37      	ldr	r3, [pc, #220]	; (800cf70 <xTaskIncrementTick+0x15c>)
 800ce94:	f04f 32ff 	mov.w	r2, #4294967295
 800ce98:	601a      	str	r2, [r3, #0]
					break;
 800ce9a:	e03f      	b.n	800cf1c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ce9c:	4b31      	ldr	r3, [pc, #196]	; (800cf64 <xTaskIncrementTick+0x150>)
 800ce9e:	681b      	ldr	r3, [r3, #0]
 800cea0:	68db      	ldr	r3, [r3, #12]
 800cea2:	68db      	ldr	r3, [r3, #12]
 800cea4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800cea6:	68bb      	ldr	r3, [r7, #8]
 800cea8:	685b      	ldr	r3, [r3, #4]
 800ceaa:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800ceac:	693a      	ldr	r2, [r7, #16]
 800ceae:	687b      	ldr	r3, [r7, #4]
 800ceb0:	429a      	cmp	r2, r3
 800ceb2:	d203      	bcs.n	800cebc <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800ceb4:	4a2e      	ldr	r2, [pc, #184]	; (800cf70 <xTaskIncrementTick+0x15c>)
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ceba:	e02f      	b.n	800cf1c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cebc:	68bb      	ldr	r3, [r7, #8]
 800cebe:	3304      	adds	r3, #4
 800cec0:	4618      	mov	r0, r3
 800cec2:	f7fe fe81 	bl	800bbc8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800cec6:	68bb      	ldr	r3, [r7, #8]
 800cec8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ceca:	2b00      	cmp	r3, #0
 800cecc:	d004      	beq.n	800ced8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800cece:	68bb      	ldr	r3, [r7, #8]
 800ced0:	3318      	adds	r3, #24
 800ced2:	4618      	mov	r0, r3
 800ced4:	f7fe fe78 	bl	800bbc8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800ced8:	68bb      	ldr	r3, [r7, #8]
 800ceda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cedc:	4b25      	ldr	r3, [pc, #148]	; (800cf74 <xTaskIncrementTick+0x160>)
 800cede:	681b      	ldr	r3, [r3, #0]
 800cee0:	429a      	cmp	r2, r3
 800cee2:	d903      	bls.n	800ceec <xTaskIncrementTick+0xd8>
 800cee4:	68bb      	ldr	r3, [r7, #8]
 800cee6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cee8:	4a22      	ldr	r2, [pc, #136]	; (800cf74 <xTaskIncrementTick+0x160>)
 800ceea:	6013      	str	r3, [r2, #0]
 800ceec:	68bb      	ldr	r3, [r7, #8]
 800ceee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cef0:	4613      	mov	r3, r2
 800cef2:	009b      	lsls	r3, r3, #2
 800cef4:	4413      	add	r3, r2
 800cef6:	009b      	lsls	r3, r3, #2
 800cef8:	4a1f      	ldr	r2, [pc, #124]	; (800cf78 <xTaskIncrementTick+0x164>)
 800cefa:	441a      	add	r2, r3
 800cefc:	68bb      	ldr	r3, [r7, #8]
 800cefe:	3304      	adds	r3, #4
 800cf00:	4619      	mov	r1, r3
 800cf02:	4610      	mov	r0, r2
 800cf04:	f7fe fe03 	bl	800bb0e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800cf08:	68bb      	ldr	r3, [r7, #8]
 800cf0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cf0c:	4b1b      	ldr	r3, [pc, #108]	; (800cf7c <xTaskIncrementTick+0x168>)
 800cf0e:	681b      	ldr	r3, [r3, #0]
 800cf10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cf12:	429a      	cmp	r2, r3
 800cf14:	d3b8      	bcc.n	800ce88 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800cf16:	2301      	movs	r3, #1
 800cf18:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cf1a:	e7b5      	b.n	800ce88 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800cf1c:	4b17      	ldr	r3, [pc, #92]	; (800cf7c <xTaskIncrementTick+0x168>)
 800cf1e:	681b      	ldr	r3, [r3, #0]
 800cf20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cf22:	4915      	ldr	r1, [pc, #84]	; (800cf78 <xTaskIncrementTick+0x164>)
 800cf24:	4613      	mov	r3, r2
 800cf26:	009b      	lsls	r3, r3, #2
 800cf28:	4413      	add	r3, r2
 800cf2a:	009b      	lsls	r3, r3, #2
 800cf2c:	440b      	add	r3, r1
 800cf2e:	681b      	ldr	r3, [r3, #0]
 800cf30:	2b01      	cmp	r3, #1
 800cf32:	d901      	bls.n	800cf38 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800cf34:	2301      	movs	r3, #1
 800cf36:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800cf38:	4b11      	ldr	r3, [pc, #68]	; (800cf80 <xTaskIncrementTick+0x16c>)
 800cf3a:	681b      	ldr	r3, [r3, #0]
 800cf3c:	2b00      	cmp	r3, #0
 800cf3e:	d007      	beq.n	800cf50 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800cf40:	2301      	movs	r3, #1
 800cf42:	617b      	str	r3, [r7, #20]
 800cf44:	e004      	b.n	800cf50 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800cf46:	4b0f      	ldr	r3, [pc, #60]	; (800cf84 <xTaskIncrementTick+0x170>)
 800cf48:	681b      	ldr	r3, [r3, #0]
 800cf4a:	3301      	adds	r3, #1
 800cf4c:	4a0d      	ldr	r2, [pc, #52]	; (800cf84 <xTaskIncrementTick+0x170>)
 800cf4e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800cf50:	697b      	ldr	r3, [r7, #20]
}
 800cf52:	4618      	mov	r0, r3
 800cf54:	3718      	adds	r7, #24
 800cf56:	46bd      	mov	sp, r7
 800cf58:	bd80      	pop	{r7, pc}
 800cf5a:	bf00      	nop
 800cf5c:	200011e0 	.word	0x200011e0
 800cf60:	200011bc 	.word	0x200011bc
 800cf64:	20001170 	.word	0x20001170
 800cf68:	20001174 	.word	0x20001174
 800cf6c:	200011d0 	.word	0x200011d0
 800cf70:	200011d8 	.word	0x200011d8
 800cf74:	200011c0 	.word	0x200011c0
 800cf78:	20000ce8 	.word	0x20000ce8
 800cf7c:	20000ce4 	.word	0x20000ce4
 800cf80:	200011cc 	.word	0x200011cc
 800cf84:	200011c8 	.word	0x200011c8

0800cf88 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800cf88:	b480      	push	{r7}
 800cf8a:	b085      	sub	sp, #20
 800cf8c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800cf8e:	4b2a      	ldr	r3, [pc, #168]	; (800d038 <vTaskSwitchContext+0xb0>)
 800cf90:	681b      	ldr	r3, [r3, #0]
 800cf92:	2b00      	cmp	r3, #0
 800cf94:	d003      	beq.n	800cf9e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800cf96:	4b29      	ldr	r3, [pc, #164]	; (800d03c <vTaskSwitchContext+0xb4>)
 800cf98:	2201      	movs	r2, #1
 800cf9a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800cf9c:	e046      	b.n	800d02c <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800cf9e:	4b27      	ldr	r3, [pc, #156]	; (800d03c <vTaskSwitchContext+0xb4>)
 800cfa0:	2200      	movs	r2, #0
 800cfa2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cfa4:	4b26      	ldr	r3, [pc, #152]	; (800d040 <vTaskSwitchContext+0xb8>)
 800cfa6:	681b      	ldr	r3, [r3, #0]
 800cfa8:	60fb      	str	r3, [r7, #12]
 800cfaa:	e010      	b.n	800cfce <vTaskSwitchContext+0x46>
 800cfac:	68fb      	ldr	r3, [r7, #12]
 800cfae:	2b00      	cmp	r3, #0
 800cfb0:	d10a      	bne.n	800cfc8 <vTaskSwitchContext+0x40>
	__asm volatile
 800cfb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfb6:	f383 8811 	msr	BASEPRI, r3
 800cfba:	f3bf 8f6f 	isb	sy
 800cfbe:	f3bf 8f4f 	dsb	sy
 800cfc2:	607b      	str	r3, [r7, #4]
}
 800cfc4:	bf00      	nop
 800cfc6:	e7fe      	b.n	800cfc6 <vTaskSwitchContext+0x3e>
 800cfc8:	68fb      	ldr	r3, [r7, #12]
 800cfca:	3b01      	subs	r3, #1
 800cfcc:	60fb      	str	r3, [r7, #12]
 800cfce:	491d      	ldr	r1, [pc, #116]	; (800d044 <vTaskSwitchContext+0xbc>)
 800cfd0:	68fa      	ldr	r2, [r7, #12]
 800cfd2:	4613      	mov	r3, r2
 800cfd4:	009b      	lsls	r3, r3, #2
 800cfd6:	4413      	add	r3, r2
 800cfd8:	009b      	lsls	r3, r3, #2
 800cfda:	440b      	add	r3, r1
 800cfdc:	681b      	ldr	r3, [r3, #0]
 800cfde:	2b00      	cmp	r3, #0
 800cfe0:	d0e4      	beq.n	800cfac <vTaskSwitchContext+0x24>
 800cfe2:	68fa      	ldr	r2, [r7, #12]
 800cfe4:	4613      	mov	r3, r2
 800cfe6:	009b      	lsls	r3, r3, #2
 800cfe8:	4413      	add	r3, r2
 800cfea:	009b      	lsls	r3, r3, #2
 800cfec:	4a15      	ldr	r2, [pc, #84]	; (800d044 <vTaskSwitchContext+0xbc>)
 800cfee:	4413      	add	r3, r2
 800cff0:	60bb      	str	r3, [r7, #8]
 800cff2:	68bb      	ldr	r3, [r7, #8]
 800cff4:	685b      	ldr	r3, [r3, #4]
 800cff6:	685a      	ldr	r2, [r3, #4]
 800cff8:	68bb      	ldr	r3, [r7, #8]
 800cffa:	605a      	str	r2, [r3, #4]
 800cffc:	68bb      	ldr	r3, [r7, #8]
 800cffe:	685a      	ldr	r2, [r3, #4]
 800d000:	68bb      	ldr	r3, [r7, #8]
 800d002:	3308      	adds	r3, #8
 800d004:	429a      	cmp	r2, r3
 800d006:	d104      	bne.n	800d012 <vTaskSwitchContext+0x8a>
 800d008:	68bb      	ldr	r3, [r7, #8]
 800d00a:	685b      	ldr	r3, [r3, #4]
 800d00c:	685a      	ldr	r2, [r3, #4]
 800d00e:	68bb      	ldr	r3, [r7, #8]
 800d010:	605a      	str	r2, [r3, #4]
 800d012:	68bb      	ldr	r3, [r7, #8]
 800d014:	685b      	ldr	r3, [r3, #4]
 800d016:	68db      	ldr	r3, [r3, #12]
 800d018:	4a0b      	ldr	r2, [pc, #44]	; (800d048 <vTaskSwitchContext+0xc0>)
 800d01a:	6013      	str	r3, [r2, #0]
 800d01c:	4a08      	ldr	r2, [pc, #32]	; (800d040 <vTaskSwitchContext+0xb8>)
 800d01e:	68fb      	ldr	r3, [r7, #12]
 800d020:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800d022:	4b09      	ldr	r3, [pc, #36]	; (800d048 <vTaskSwitchContext+0xc0>)
 800d024:	681b      	ldr	r3, [r3, #0]
 800d026:	3354      	adds	r3, #84	; 0x54
 800d028:	4a08      	ldr	r2, [pc, #32]	; (800d04c <vTaskSwitchContext+0xc4>)
 800d02a:	6013      	str	r3, [r2, #0]
}
 800d02c:	bf00      	nop
 800d02e:	3714      	adds	r7, #20
 800d030:	46bd      	mov	sp, r7
 800d032:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d036:	4770      	bx	lr
 800d038:	200011e0 	.word	0x200011e0
 800d03c:	200011cc 	.word	0x200011cc
 800d040:	200011c0 	.word	0x200011c0
 800d044:	20000ce8 	.word	0x20000ce8
 800d048:	20000ce4 	.word	0x20000ce4
 800d04c:	2000003c 	.word	0x2000003c

0800d050 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800d050:	b580      	push	{r7, lr}
 800d052:	b084      	sub	sp, #16
 800d054:	af00      	add	r7, sp, #0
 800d056:	6078      	str	r0, [r7, #4]
 800d058:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	2b00      	cmp	r3, #0
 800d05e:	d10a      	bne.n	800d076 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800d060:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d064:	f383 8811 	msr	BASEPRI, r3
 800d068:	f3bf 8f6f 	isb	sy
 800d06c:	f3bf 8f4f 	dsb	sy
 800d070:	60fb      	str	r3, [r7, #12]
}
 800d072:	bf00      	nop
 800d074:	e7fe      	b.n	800d074 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d076:	4b07      	ldr	r3, [pc, #28]	; (800d094 <vTaskPlaceOnEventList+0x44>)
 800d078:	681b      	ldr	r3, [r3, #0]
 800d07a:	3318      	adds	r3, #24
 800d07c:	4619      	mov	r1, r3
 800d07e:	6878      	ldr	r0, [r7, #4]
 800d080:	f7fe fd69 	bl	800bb56 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800d084:	2101      	movs	r1, #1
 800d086:	6838      	ldr	r0, [r7, #0]
 800d088:	f000 fa90 	bl	800d5ac <prvAddCurrentTaskToDelayedList>
}
 800d08c:	bf00      	nop
 800d08e:	3710      	adds	r7, #16
 800d090:	46bd      	mov	sp, r7
 800d092:	bd80      	pop	{r7, pc}
 800d094:	20000ce4 	.word	0x20000ce4

0800d098 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800d098:	b580      	push	{r7, lr}
 800d09a:	b086      	sub	sp, #24
 800d09c:	af00      	add	r7, sp, #0
 800d09e:	60f8      	str	r0, [r7, #12]
 800d0a0:	60b9      	str	r1, [r7, #8]
 800d0a2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800d0a4:	68fb      	ldr	r3, [r7, #12]
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	d10a      	bne.n	800d0c0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800d0aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0ae:	f383 8811 	msr	BASEPRI, r3
 800d0b2:	f3bf 8f6f 	isb	sy
 800d0b6:	f3bf 8f4f 	dsb	sy
 800d0ba:	617b      	str	r3, [r7, #20]
}
 800d0bc:	bf00      	nop
 800d0be:	e7fe      	b.n	800d0be <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d0c0:	4b0a      	ldr	r3, [pc, #40]	; (800d0ec <vTaskPlaceOnEventListRestricted+0x54>)
 800d0c2:	681b      	ldr	r3, [r3, #0]
 800d0c4:	3318      	adds	r3, #24
 800d0c6:	4619      	mov	r1, r3
 800d0c8:	68f8      	ldr	r0, [r7, #12]
 800d0ca:	f7fe fd20 	bl	800bb0e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	2b00      	cmp	r3, #0
 800d0d2:	d002      	beq.n	800d0da <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800d0d4:	f04f 33ff 	mov.w	r3, #4294967295
 800d0d8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800d0da:	6879      	ldr	r1, [r7, #4]
 800d0dc:	68b8      	ldr	r0, [r7, #8]
 800d0de:	f000 fa65 	bl	800d5ac <prvAddCurrentTaskToDelayedList>
	}
 800d0e2:	bf00      	nop
 800d0e4:	3718      	adds	r7, #24
 800d0e6:	46bd      	mov	sp, r7
 800d0e8:	bd80      	pop	{r7, pc}
 800d0ea:	bf00      	nop
 800d0ec:	20000ce4 	.word	0x20000ce4

0800d0f0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800d0f0:	b580      	push	{r7, lr}
 800d0f2:	b086      	sub	sp, #24
 800d0f4:	af00      	add	r7, sp, #0
 800d0f6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	68db      	ldr	r3, [r3, #12]
 800d0fc:	68db      	ldr	r3, [r3, #12]
 800d0fe:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800d100:	693b      	ldr	r3, [r7, #16]
 800d102:	2b00      	cmp	r3, #0
 800d104:	d10a      	bne.n	800d11c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800d106:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d10a:	f383 8811 	msr	BASEPRI, r3
 800d10e:	f3bf 8f6f 	isb	sy
 800d112:	f3bf 8f4f 	dsb	sy
 800d116:	60fb      	str	r3, [r7, #12]
}
 800d118:	bf00      	nop
 800d11a:	e7fe      	b.n	800d11a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800d11c:	693b      	ldr	r3, [r7, #16]
 800d11e:	3318      	adds	r3, #24
 800d120:	4618      	mov	r0, r3
 800d122:	f7fe fd51 	bl	800bbc8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d126:	4b1e      	ldr	r3, [pc, #120]	; (800d1a0 <xTaskRemoveFromEventList+0xb0>)
 800d128:	681b      	ldr	r3, [r3, #0]
 800d12a:	2b00      	cmp	r3, #0
 800d12c:	d11d      	bne.n	800d16a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800d12e:	693b      	ldr	r3, [r7, #16]
 800d130:	3304      	adds	r3, #4
 800d132:	4618      	mov	r0, r3
 800d134:	f7fe fd48 	bl	800bbc8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800d138:	693b      	ldr	r3, [r7, #16]
 800d13a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d13c:	4b19      	ldr	r3, [pc, #100]	; (800d1a4 <xTaskRemoveFromEventList+0xb4>)
 800d13e:	681b      	ldr	r3, [r3, #0]
 800d140:	429a      	cmp	r2, r3
 800d142:	d903      	bls.n	800d14c <xTaskRemoveFromEventList+0x5c>
 800d144:	693b      	ldr	r3, [r7, #16]
 800d146:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d148:	4a16      	ldr	r2, [pc, #88]	; (800d1a4 <xTaskRemoveFromEventList+0xb4>)
 800d14a:	6013      	str	r3, [r2, #0]
 800d14c:	693b      	ldr	r3, [r7, #16]
 800d14e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d150:	4613      	mov	r3, r2
 800d152:	009b      	lsls	r3, r3, #2
 800d154:	4413      	add	r3, r2
 800d156:	009b      	lsls	r3, r3, #2
 800d158:	4a13      	ldr	r2, [pc, #76]	; (800d1a8 <xTaskRemoveFromEventList+0xb8>)
 800d15a:	441a      	add	r2, r3
 800d15c:	693b      	ldr	r3, [r7, #16]
 800d15e:	3304      	adds	r3, #4
 800d160:	4619      	mov	r1, r3
 800d162:	4610      	mov	r0, r2
 800d164:	f7fe fcd3 	bl	800bb0e <vListInsertEnd>
 800d168:	e005      	b.n	800d176 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800d16a:	693b      	ldr	r3, [r7, #16]
 800d16c:	3318      	adds	r3, #24
 800d16e:	4619      	mov	r1, r3
 800d170:	480e      	ldr	r0, [pc, #56]	; (800d1ac <xTaskRemoveFromEventList+0xbc>)
 800d172:	f7fe fccc 	bl	800bb0e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800d176:	693b      	ldr	r3, [r7, #16]
 800d178:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d17a:	4b0d      	ldr	r3, [pc, #52]	; (800d1b0 <xTaskRemoveFromEventList+0xc0>)
 800d17c:	681b      	ldr	r3, [r3, #0]
 800d17e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d180:	429a      	cmp	r2, r3
 800d182:	d905      	bls.n	800d190 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800d184:	2301      	movs	r3, #1
 800d186:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800d188:	4b0a      	ldr	r3, [pc, #40]	; (800d1b4 <xTaskRemoveFromEventList+0xc4>)
 800d18a:	2201      	movs	r2, #1
 800d18c:	601a      	str	r2, [r3, #0]
 800d18e:	e001      	b.n	800d194 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800d190:	2300      	movs	r3, #0
 800d192:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800d194:	697b      	ldr	r3, [r7, #20]
}
 800d196:	4618      	mov	r0, r3
 800d198:	3718      	adds	r7, #24
 800d19a:	46bd      	mov	sp, r7
 800d19c:	bd80      	pop	{r7, pc}
 800d19e:	bf00      	nop
 800d1a0:	200011e0 	.word	0x200011e0
 800d1a4:	200011c0 	.word	0x200011c0
 800d1a8:	20000ce8 	.word	0x20000ce8
 800d1ac:	20001178 	.word	0x20001178
 800d1b0:	20000ce4 	.word	0x20000ce4
 800d1b4:	200011cc 	.word	0x200011cc

0800d1b8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800d1b8:	b480      	push	{r7}
 800d1ba:	b083      	sub	sp, #12
 800d1bc:	af00      	add	r7, sp, #0
 800d1be:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800d1c0:	4b06      	ldr	r3, [pc, #24]	; (800d1dc <vTaskInternalSetTimeOutState+0x24>)
 800d1c2:	681a      	ldr	r2, [r3, #0]
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800d1c8:	4b05      	ldr	r3, [pc, #20]	; (800d1e0 <vTaskInternalSetTimeOutState+0x28>)
 800d1ca:	681a      	ldr	r2, [r3, #0]
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	605a      	str	r2, [r3, #4]
}
 800d1d0:	bf00      	nop
 800d1d2:	370c      	adds	r7, #12
 800d1d4:	46bd      	mov	sp, r7
 800d1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1da:	4770      	bx	lr
 800d1dc:	200011d0 	.word	0x200011d0
 800d1e0:	200011bc 	.word	0x200011bc

0800d1e4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800d1e4:	b580      	push	{r7, lr}
 800d1e6:	b088      	sub	sp, #32
 800d1e8:	af00      	add	r7, sp, #0
 800d1ea:	6078      	str	r0, [r7, #4]
 800d1ec:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	2b00      	cmp	r3, #0
 800d1f2:	d10a      	bne.n	800d20a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800d1f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1f8:	f383 8811 	msr	BASEPRI, r3
 800d1fc:	f3bf 8f6f 	isb	sy
 800d200:	f3bf 8f4f 	dsb	sy
 800d204:	613b      	str	r3, [r7, #16]
}
 800d206:	bf00      	nop
 800d208:	e7fe      	b.n	800d208 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800d20a:	683b      	ldr	r3, [r7, #0]
 800d20c:	2b00      	cmp	r3, #0
 800d20e:	d10a      	bne.n	800d226 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800d210:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d214:	f383 8811 	msr	BASEPRI, r3
 800d218:	f3bf 8f6f 	isb	sy
 800d21c:	f3bf 8f4f 	dsb	sy
 800d220:	60fb      	str	r3, [r7, #12]
}
 800d222:	bf00      	nop
 800d224:	e7fe      	b.n	800d224 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800d226:	f000 fe8d 	bl	800df44 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800d22a:	4b1d      	ldr	r3, [pc, #116]	; (800d2a0 <xTaskCheckForTimeOut+0xbc>)
 800d22c:	681b      	ldr	r3, [r3, #0]
 800d22e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	685b      	ldr	r3, [r3, #4]
 800d234:	69ba      	ldr	r2, [r7, #24]
 800d236:	1ad3      	subs	r3, r2, r3
 800d238:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800d23a:	683b      	ldr	r3, [r7, #0]
 800d23c:	681b      	ldr	r3, [r3, #0]
 800d23e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d242:	d102      	bne.n	800d24a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800d244:	2300      	movs	r3, #0
 800d246:	61fb      	str	r3, [r7, #28]
 800d248:	e023      	b.n	800d292 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	681a      	ldr	r2, [r3, #0]
 800d24e:	4b15      	ldr	r3, [pc, #84]	; (800d2a4 <xTaskCheckForTimeOut+0xc0>)
 800d250:	681b      	ldr	r3, [r3, #0]
 800d252:	429a      	cmp	r2, r3
 800d254:	d007      	beq.n	800d266 <xTaskCheckForTimeOut+0x82>
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	685b      	ldr	r3, [r3, #4]
 800d25a:	69ba      	ldr	r2, [r7, #24]
 800d25c:	429a      	cmp	r2, r3
 800d25e:	d302      	bcc.n	800d266 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800d260:	2301      	movs	r3, #1
 800d262:	61fb      	str	r3, [r7, #28]
 800d264:	e015      	b.n	800d292 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800d266:	683b      	ldr	r3, [r7, #0]
 800d268:	681b      	ldr	r3, [r3, #0]
 800d26a:	697a      	ldr	r2, [r7, #20]
 800d26c:	429a      	cmp	r2, r3
 800d26e:	d20b      	bcs.n	800d288 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800d270:	683b      	ldr	r3, [r7, #0]
 800d272:	681a      	ldr	r2, [r3, #0]
 800d274:	697b      	ldr	r3, [r7, #20]
 800d276:	1ad2      	subs	r2, r2, r3
 800d278:	683b      	ldr	r3, [r7, #0]
 800d27a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800d27c:	6878      	ldr	r0, [r7, #4]
 800d27e:	f7ff ff9b 	bl	800d1b8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800d282:	2300      	movs	r3, #0
 800d284:	61fb      	str	r3, [r7, #28]
 800d286:	e004      	b.n	800d292 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800d288:	683b      	ldr	r3, [r7, #0]
 800d28a:	2200      	movs	r2, #0
 800d28c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800d28e:	2301      	movs	r3, #1
 800d290:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800d292:	f000 fe87 	bl	800dfa4 <vPortExitCritical>

	return xReturn;
 800d296:	69fb      	ldr	r3, [r7, #28]
}
 800d298:	4618      	mov	r0, r3
 800d29a:	3720      	adds	r7, #32
 800d29c:	46bd      	mov	sp, r7
 800d29e:	bd80      	pop	{r7, pc}
 800d2a0:	200011bc 	.word	0x200011bc
 800d2a4:	200011d0 	.word	0x200011d0

0800d2a8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800d2a8:	b480      	push	{r7}
 800d2aa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800d2ac:	4b03      	ldr	r3, [pc, #12]	; (800d2bc <vTaskMissedYield+0x14>)
 800d2ae:	2201      	movs	r2, #1
 800d2b0:	601a      	str	r2, [r3, #0]
}
 800d2b2:	bf00      	nop
 800d2b4:	46bd      	mov	sp, r7
 800d2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2ba:	4770      	bx	lr
 800d2bc:	200011cc 	.word	0x200011cc

0800d2c0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800d2c0:	b580      	push	{r7, lr}
 800d2c2:	b082      	sub	sp, #8
 800d2c4:	af00      	add	r7, sp, #0
 800d2c6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800d2c8:	f000 f852 	bl	800d370 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800d2cc:	4b06      	ldr	r3, [pc, #24]	; (800d2e8 <prvIdleTask+0x28>)
 800d2ce:	681b      	ldr	r3, [r3, #0]
 800d2d0:	2b01      	cmp	r3, #1
 800d2d2:	d9f9      	bls.n	800d2c8 <prvIdleTask+0x8>
			{
				taskYIELD();
 800d2d4:	4b05      	ldr	r3, [pc, #20]	; (800d2ec <prvIdleTask+0x2c>)
 800d2d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d2da:	601a      	str	r2, [r3, #0]
 800d2dc:	f3bf 8f4f 	dsb	sy
 800d2e0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800d2e4:	e7f0      	b.n	800d2c8 <prvIdleTask+0x8>
 800d2e6:	bf00      	nop
 800d2e8:	20000ce8 	.word	0x20000ce8
 800d2ec:	e000ed04 	.word	0xe000ed04

0800d2f0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800d2f0:	b580      	push	{r7, lr}
 800d2f2:	b082      	sub	sp, #8
 800d2f4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d2f6:	2300      	movs	r3, #0
 800d2f8:	607b      	str	r3, [r7, #4]
 800d2fa:	e00c      	b.n	800d316 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800d2fc:	687a      	ldr	r2, [r7, #4]
 800d2fe:	4613      	mov	r3, r2
 800d300:	009b      	lsls	r3, r3, #2
 800d302:	4413      	add	r3, r2
 800d304:	009b      	lsls	r3, r3, #2
 800d306:	4a12      	ldr	r2, [pc, #72]	; (800d350 <prvInitialiseTaskLists+0x60>)
 800d308:	4413      	add	r3, r2
 800d30a:	4618      	mov	r0, r3
 800d30c:	f7fe fbd2 	bl	800bab4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d310:	687b      	ldr	r3, [r7, #4]
 800d312:	3301      	adds	r3, #1
 800d314:	607b      	str	r3, [r7, #4]
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	2b37      	cmp	r3, #55	; 0x37
 800d31a:	d9ef      	bls.n	800d2fc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800d31c:	480d      	ldr	r0, [pc, #52]	; (800d354 <prvInitialiseTaskLists+0x64>)
 800d31e:	f7fe fbc9 	bl	800bab4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800d322:	480d      	ldr	r0, [pc, #52]	; (800d358 <prvInitialiseTaskLists+0x68>)
 800d324:	f7fe fbc6 	bl	800bab4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800d328:	480c      	ldr	r0, [pc, #48]	; (800d35c <prvInitialiseTaskLists+0x6c>)
 800d32a:	f7fe fbc3 	bl	800bab4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800d32e:	480c      	ldr	r0, [pc, #48]	; (800d360 <prvInitialiseTaskLists+0x70>)
 800d330:	f7fe fbc0 	bl	800bab4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800d334:	480b      	ldr	r0, [pc, #44]	; (800d364 <prvInitialiseTaskLists+0x74>)
 800d336:	f7fe fbbd 	bl	800bab4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800d33a:	4b0b      	ldr	r3, [pc, #44]	; (800d368 <prvInitialiseTaskLists+0x78>)
 800d33c:	4a05      	ldr	r2, [pc, #20]	; (800d354 <prvInitialiseTaskLists+0x64>)
 800d33e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800d340:	4b0a      	ldr	r3, [pc, #40]	; (800d36c <prvInitialiseTaskLists+0x7c>)
 800d342:	4a05      	ldr	r2, [pc, #20]	; (800d358 <prvInitialiseTaskLists+0x68>)
 800d344:	601a      	str	r2, [r3, #0]
}
 800d346:	bf00      	nop
 800d348:	3708      	adds	r7, #8
 800d34a:	46bd      	mov	sp, r7
 800d34c:	bd80      	pop	{r7, pc}
 800d34e:	bf00      	nop
 800d350:	20000ce8 	.word	0x20000ce8
 800d354:	20001148 	.word	0x20001148
 800d358:	2000115c 	.word	0x2000115c
 800d35c:	20001178 	.word	0x20001178
 800d360:	2000118c 	.word	0x2000118c
 800d364:	200011a4 	.word	0x200011a4
 800d368:	20001170 	.word	0x20001170
 800d36c:	20001174 	.word	0x20001174

0800d370 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800d370:	b580      	push	{r7, lr}
 800d372:	b082      	sub	sp, #8
 800d374:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d376:	e019      	b.n	800d3ac <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800d378:	f000 fde4 	bl	800df44 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d37c:	4b10      	ldr	r3, [pc, #64]	; (800d3c0 <prvCheckTasksWaitingTermination+0x50>)
 800d37e:	68db      	ldr	r3, [r3, #12]
 800d380:	68db      	ldr	r3, [r3, #12]
 800d382:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	3304      	adds	r3, #4
 800d388:	4618      	mov	r0, r3
 800d38a:	f7fe fc1d 	bl	800bbc8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800d38e:	4b0d      	ldr	r3, [pc, #52]	; (800d3c4 <prvCheckTasksWaitingTermination+0x54>)
 800d390:	681b      	ldr	r3, [r3, #0]
 800d392:	3b01      	subs	r3, #1
 800d394:	4a0b      	ldr	r2, [pc, #44]	; (800d3c4 <prvCheckTasksWaitingTermination+0x54>)
 800d396:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800d398:	4b0b      	ldr	r3, [pc, #44]	; (800d3c8 <prvCheckTasksWaitingTermination+0x58>)
 800d39a:	681b      	ldr	r3, [r3, #0]
 800d39c:	3b01      	subs	r3, #1
 800d39e:	4a0a      	ldr	r2, [pc, #40]	; (800d3c8 <prvCheckTasksWaitingTermination+0x58>)
 800d3a0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800d3a2:	f000 fdff 	bl	800dfa4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800d3a6:	6878      	ldr	r0, [r7, #4]
 800d3a8:	f000 f810 	bl	800d3cc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d3ac:	4b06      	ldr	r3, [pc, #24]	; (800d3c8 <prvCheckTasksWaitingTermination+0x58>)
 800d3ae:	681b      	ldr	r3, [r3, #0]
 800d3b0:	2b00      	cmp	r3, #0
 800d3b2:	d1e1      	bne.n	800d378 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800d3b4:	bf00      	nop
 800d3b6:	bf00      	nop
 800d3b8:	3708      	adds	r7, #8
 800d3ba:	46bd      	mov	sp, r7
 800d3bc:	bd80      	pop	{r7, pc}
 800d3be:	bf00      	nop
 800d3c0:	2000118c 	.word	0x2000118c
 800d3c4:	200011b8 	.word	0x200011b8
 800d3c8:	200011a0 	.word	0x200011a0

0800d3cc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800d3cc:	b580      	push	{r7, lr}
 800d3ce:	b084      	sub	sp, #16
 800d3d0:	af00      	add	r7, sp, #0
 800d3d2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	3354      	adds	r3, #84	; 0x54
 800d3d8:	4618      	mov	r0, r3
 800d3da:	f002 f9ff 	bl	800f7dc <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800d3e4:	2b00      	cmp	r3, #0
 800d3e6:	d108      	bne.n	800d3fa <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d3ec:	4618      	mov	r0, r3
 800d3ee:	f000 ff97 	bl	800e320 <vPortFree>
				vPortFree( pxTCB );
 800d3f2:	6878      	ldr	r0, [r7, #4]
 800d3f4:	f000 ff94 	bl	800e320 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800d3f8:	e018      	b.n	800d42c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800d400:	2b01      	cmp	r3, #1
 800d402:	d103      	bne.n	800d40c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800d404:	6878      	ldr	r0, [r7, #4]
 800d406:	f000 ff8b 	bl	800e320 <vPortFree>
	}
 800d40a:	e00f      	b.n	800d42c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800d412:	2b02      	cmp	r3, #2
 800d414:	d00a      	beq.n	800d42c <prvDeleteTCB+0x60>
	__asm volatile
 800d416:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d41a:	f383 8811 	msr	BASEPRI, r3
 800d41e:	f3bf 8f6f 	isb	sy
 800d422:	f3bf 8f4f 	dsb	sy
 800d426:	60fb      	str	r3, [r7, #12]
}
 800d428:	bf00      	nop
 800d42a:	e7fe      	b.n	800d42a <prvDeleteTCB+0x5e>
	}
 800d42c:	bf00      	nop
 800d42e:	3710      	adds	r7, #16
 800d430:	46bd      	mov	sp, r7
 800d432:	bd80      	pop	{r7, pc}

0800d434 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800d434:	b480      	push	{r7}
 800d436:	b083      	sub	sp, #12
 800d438:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d43a:	4b0c      	ldr	r3, [pc, #48]	; (800d46c <prvResetNextTaskUnblockTime+0x38>)
 800d43c:	681b      	ldr	r3, [r3, #0]
 800d43e:	681b      	ldr	r3, [r3, #0]
 800d440:	2b00      	cmp	r3, #0
 800d442:	d104      	bne.n	800d44e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800d444:	4b0a      	ldr	r3, [pc, #40]	; (800d470 <prvResetNextTaskUnblockTime+0x3c>)
 800d446:	f04f 32ff 	mov.w	r2, #4294967295
 800d44a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800d44c:	e008      	b.n	800d460 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d44e:	4b07      	ldr	r3, [pc, #28]	; (800d46c <prvResetNextTaskUnblockTime+0x38>)
 800d450:	681b      	ldr	r3, [r3, #0]
 800d452:	68db      	ldr	r3, [r3, #12]
 800d454:	68db      	ldr	r3, [r3, #12]
 800d456:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	685b      	ldr	r3, [r3, #4]
 800d45c:	4a04      	ldr	r2, [pc, #16]	; (800d470 <prvResetNextTaskUnblockTime+0x3c>)
 800d45e:	6013      	str	r3, [r2, #0]
}
 800d460:	bf00      	nop
 800d462:	370c      	adds	r7, #12
 800d464:	46bd      	mov	sp, r7
 800d466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d46a:	4770      	bx	lr
 800d46c:	20001170 	.word	0x20001170
 800d470:	200011d8 	.word	0x200011d8

0800d474 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800d474:	b480      	push	{r7}
 800d476:	b083      	sub	sp, #12
 800d478:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800d47a:	4b05      	ldr	r3, [pc, #20]	; (800d490 <xTaskGetCurrentTaskHandle+0x1c>)
 800d47c:	681b      	ldr	r3, [r3, #0]
 800d47e:	607b      	str	r3, [r7, #4]

		return xReturn;
 800d480:	687b      	ldr	r3, [r7, #4]
	}
 800d482:	4618      	mov	r0, r3
 800d484:	370c      	adds	r7, #12
 800d486:	46bd      	mov	sp, r7
 800d488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d48c:	4770      	bx	lr
 800d48e:	bf00      	nop
 800d490:	20000ce4 	.word	0x20000ce4

0800d494 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800d494:	b480      	push	{r7}
 800d496:	b083      	sub	sp, #12
 800d498:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800d49a:	4b0b      	ldr	r3, [pc, #44]	; (800d4c8 <xTaskGetSchedulerState+0x34>)
 800d49c:	681b      	ldr	r3, [r3, #0]
 800d49e:	2b00      	cmp	r3, #0
 800d4a0:	d102      	bne.n	800d4a8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800d4a2:	2301      	movs	r3, #1
 800d4a4:	607b      	str	r3, [r7, #4]
 800d4a6:	e008      	b.n	800d4ba <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d4a8:	4b08      	ldr	r3, [pc, #32]	; (800d4cc <xTaskGetSchedulerState+0x38>)
 800d4aa:	681b      	ldr	r3, [r3, #0]
 800d4ac:	2b00      	cmp	r3, #0
 800d4ae:	d102      	bne.n	800d4b6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800d4b0:	2302      	movs	r3, #2
 800d4b2:	607b      	str	r3, [r7, #4]
 800d4b4:	e001      	b.n	800d4ba <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800d4b6:	2300      	movs	r3, #0
 800d4b8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800d4ba:	687b      	ldr	r3, [r7, #4]
	}
 800d4bc:	4618      	mov	r0, r3
 800d4be:	370c      	adds	r7, #12
 800d4c0:	46bd      	mov	sp, r7
 800d4c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4c6:	4770      	bx	lr
 800d4c8:	200011c4 	.word	0x200011c4
 800d4cc:	200011e0 	.word	0x200011e0

0800d4d0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800d4d0:	b580      	push	{r7, lr}
 800d4d2:	b086      	sub	sp, #24
 800d4d4:	af00      	add	r7, sp, #0
 800d4d6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800d4dc:	2300      	movs	r3, #0
 800d4de:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d4e0:	687b      	ldr	r3, [r7, #4]
 800d4e2:	2b00      	cmp	r3, #0
 800d4e4:	d056      	beq.n	800d594 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800d4e6:	4b2e      	ldr	r3, [pc, #184]	; (800d5a0 <xTaskPriorityDisinherit+0xd0>)
 800d4e8:	681b      	ldr	r3, [r3, #0]
 800d4ea:	693a      	ldr	r2, [r7, #16]
 800d4ec:	429a      	cmp	r2, r3
 800d4ee:	d00a      	beq.n	800d506 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800d4f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4f4:	f383 8811 	msr	BASEPRI, r3
 800d4f8:	f3bf 8f6f 	isb	sy
 800d4fc:	f3bf 8f4f 	dsb	sy
 800d500:	60fb      	str	r3, [r7, #12]
}
 800d502:	bf00      	nop
 800d504:	e7fe      	b.n	800d504 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800d506:	693b      	ldr	r3, [r7, #16]
 800d508:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d50a:	2b00      	cmp	r3, #0
 800d50c:	d10a      	bne.n	800d524 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800d50e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d512:	f383 8811 	msr	BASEPRI, r3
 800d516:	f3bf 8f6f 	isb	sy
 800d51a:	f3bf 8f4f 	dsb	sy
 800d51e:	60bb      	str	r3, [r7, #8]
}
 800d520:	bf00      	nop
 800d522:	e7fe      	b.n	800d522 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800d524:	693b      	ldr	r3, [r7, #16]
 800d526:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d528:	1e5a      	subs	r2, r3, #1
 800d52a:	693b      	ldr	r3, [r7, #16]
 800d52c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d52e:	693b      	ldr	r3, [r7, #16]
 800d530:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d532:	693b      	ldr	r3, [r7, #16]
 800d534:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d536:	429a      	cmp	r2, r3
 800d538:	d02c      	beq.n	800d594 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800d53a:	693b      	ldr	r3, [r7, #16]
 800d53c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d53e:	2b00      	cmp	r3, #0
 800d540:	d128      	bne.n	800d594 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d542:	693b      	ldr	r3, [r7, #16]
 800d544:	3304      	adds	r3, #4
 800d546:	4618      	mov	r0, r3
 800d548:	f7fe fb3e 	bl	800bbc8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800d54c:	693b      	ldr	r3, [r7, #16]
 800d54e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800d550:	693b      	ldr	r3, [r7, #16]
 800d552:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d554:	693b      	ldr	r3, [r7, #16]
 800d556:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d558:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800d55c:	693b      	ldr	r3, [r7, #16]
 800d55e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800d560:	693b      	ldr	r3, [r7, #16]
 800d562:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d564:	4b0f      	ldr	r3, [pc, #60]	; (800d5a4 <xTaskPriorityDisinherit+0xd4>)
 800d566:	681b      	ldr	r3, [r3, #0]
 800d568:	429a      	cmp	r2, r3
 800d56a:	d903      	bls.n	800d574 <xTaskPriorityDisinherit+0xa4>
 800d56c:	693b      	ldr	r3, [r7, #16]
 800d56e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d570:	4a0c      	ldr	r2, [pc, #48]	; (800d5a4 <xTaskPriorityDisinherit+0xd4>)
 800d572:	6013      	str	r3, [r2, #0]
 800d574:	693b      	ldr	r3, [r7, #16]
 800d576:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d578:	4613      	mov	r3, r2
 800d57a:	009b      	lsls	r3, r3, #2
 800d57c:	4413      	add	r3, r2
 800d57e:	009b      	lsls	r3, r3, #2
 800d580:	4a09      	ldr	r2, [pc, #36]	; (800d5a8 <xTaskPriorityDisinherit+0xd8>)
 800d582:	441a      	add	r2, r3
 800d584:	693b      	ldr	r3, [r7, #16]
 800d586:	3304      	adds	r3, #4
 800d588:	4619      	mov	r1, r3
 800d58a:	4610      	mov	r0, r2
 800d58c:	f7fe fabf 	bl	800bb0e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800d590:	2301      	movs	r3, #1
 800d592:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d594:	697b      	ldr	r3, [r7, #20]
	}
 800d596:	4618      	mov	r0, r3
 800d598:	3718      	adds	r7, #24
 800d59a:	46bd      	mov	sp, r7
 800d59c:	bd80      	pop	{r7, pc}
 800d59e:	bf00      	nop
 800d5a0:	20000ce4 	.word	0x20000ce4
 800d5a4:	200011c0 	.word	0x200011c0
 800d5a8:	20000ce8 	.word	0x20000ce8

0800d5ac <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800d5ac:	b580      	push	{r7, lr}
 800d5ae:	b084      	sub	sp, #16
 800d5b0:	af00      	add	r7, sp, #0
 800d5b2:	6078      	str	r0, [r7, #4]
 800d5b4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800d5b6:	4b21      	ldr	r3, [pc, #132]	; (800d63c <prvAddCurrentTaskToDelayedList+0x90>)
 800d5b8:	681b      	ldr	r3, [r3, #0]
 800d5ba:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d5bc:	4b20      	ldr	r3, [pc, #128]	; (800d640 <prvAddCurrentTaskToDelayedList+0x94>)
 800d5be:	681b      	ldr	r3, [r3, #0]
 800d5c0:	3304      	adds	r3, #4
 800d5c2:	4618      	mov	r0, r3
 800d5c4:	f7fe fb00 	bl	800bbc8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d5ce:	d10a      	bne.n	800d5e6 <prvAddCurrentTaskToDelayedList+0x3a>
 800d5d0:	683b      	ldr	r3, [r7, #0]
 800d5d2:	2b00      	cmp	r3, #0
 800d5d4:	d007      	beq.n	800d5e6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d5d6:	4b1a      	ldr	r3, [pc, #104]	; (800d640 <prvAddCurrentTaskToDelayedList+0x94>)
 800d5d8:	681b      	ldr	r3, [r3, #0]
 800d5da:	3304      	adds	r3, #4
 800d5dc:	4619      	mov	r1, r3
 800d5de:	4819      	ldr	r0, [pc, #100]	; (800d644 <prvAddCurrentTaskToDelayedList+0x98>)
 800d5e0:	f7fe fa95 	bl	800bb0e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800d5e4:	e026      	b.n	800d634 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800d5e6:	68fa      	ldr	r2, [r7, #12]
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	4413      	add	r3, r2
 800d5ec:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800d5ee:	4b14      	ldr	r3, [pc, #80]	; (800d640 <prvAddCurrentTaskToDelayedList+0x94>)
 800d5f0:	681b      	ldr	r3, [r3, #0]
 800d5f2:	68ba      	ldr	r2, [r7, #8]
 800d5f4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800d5f6:	68ba      	ldr	r2, [r7, #8]
 800d5f8:	68fb      	ldr	r3, [r7, #12]
 800d5fa:	429a      	cmp	r2, r3
 800d5fc:	d209      	bcs.n	800d612 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d5fe:	4b12      	ldr	r3, [pc, #72]	; (800d648 <prvAddCurrentTaskToDelayedList+0x9c>)
 800d600:	681a      	ldr	r2, [r3, #0]
 800d602:	4b0f      	ldr	r3, [pc, #60]	; (800d640 <prvAddCurrentTaskToDelayedList+0x94>)
 800d604:	681b      	ldr	r3, [r3, #0]
 800d606:	3304      	adds	r3, #4
 800d608:	4619      	mov	r1, r3
 800d60a:	4610      	mov	r0, r2
 800d60c:	f7fe faa3 	bl	800bb56 <vListInsert>
}
 800d610:	e010      	b.n	800d634 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d612:	4b0e      	ldr	r3, [pc, #56]	; (800d64c <prvAddCurrentTaskToDelayedList+0xa0>)
 800d614:	681a      	ldr	r2, [r3, #0]
 800d616:	4b0a      	ldr	r3, [pc, #40]	; (800d640 <prvAddCurrentTaskToDelayedList+0x94>)
 800d618:	681b      	ldr	r3, [r3, #0]
 800d61a:	3304      	adds	r3, #4
 800d61c:	4619      	mov	r1, r3
 800d61e:	4610      	mov	r0, r2
 800d620:	f7fe fa99 	bl	800bb56 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800d624:	4b0a      	ldr	r3, [pc, #40]	; (800d650 <prvAddCurrentTaskToDelayedList+0xa4>)
 800d626:	681b      	ldr	r3, [r3, #0]
 800d628:	68ba      	ldr	r2, [r7, #8]
 800d62a:	429a      	cmp	r2, r3
 800d62c:	d202      	bcs.n	800d634 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800d62e:	4a08      	ldr	r2, [pc, #32]	; (800d650 <prvAddCurrentTaskToDelayedList+0xa4>)
 800d630:	68bb      	ldr	r3, [r7, #8]
 800d632:	6013      	str	r3, [r2, #0]
}
 800d634:	bf00      	nop
 800d636:	3710      	adds	r7, #16
 800d638:	46bd      	mov	sp, r7
 800d63a:	bd80      	pop	{r7, pc}
 800d63c:	200011bc 	.word	0x200011bc
 800d640:	20000ce4 	.word	0x20000ce4
 800d644:	200011a4 	.word	0x200011a4
 800d648:	20001174 	.word	0x20001174
 800d64c:	20001170 	.word	0x20001170
 800d650:	200011d8 	.word	0x200011d8

0800d654 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800d654:	b580      	push	{r7, lr}
 800d656:	b08a      	sub	sp, #40	; 0x28
 800d658:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800d65a:	2300      	movs	r3, #0
 800d65c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800d65e:	f000 fb07 	bl	800dc70 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800d662:	4b1c      	ldr	r3, [pc, #112]	; (800d6d4 <xTimerCreateTimerTask+0x80>)
 800d664:	681b      	ldr	r3, [r3, #0]
 800d666:	2b00      	cmp	r3, #0
 800d668:	d021      	beq.n	800d6ae <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800d66a:	2300      	movs	r3, #0
 800d66c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800d66e:	2300      	movs	r3, #0
 800d670:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800d672:	1d3a      	adds	r2, r7, #4
 800d674:	f107 0108 	add.w	r1, r7, #8
 800d678:	f107 030c 	add.w	r3, r7, #12
 800d67c:	4618      	mov	r0, r3
 800d67e:	f7fe f9ff 	bl	800ba80 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800d682:	6879      	ldr	r1, [r7, #4]
 800d684:	68bb      	ldr	r3, [r7, #8]
 800d686:	68fa      	ldr	r2, [r7, #12]
 800d688:	9202      	str	r2, [sp, #8]
 800d68a:	9301      	str	r3, [sp, #4]
 800d68c:	2302      	movs	r3, #2
 800d68e:	9300      	str	r3, [sp, #0]
 800d690:	2300      	movs	r3, #0
 800d692:	460a      	mov	r2, r1
 800d694:	4910      	ldr	r1, [pc, #64]	; (800d6d8 <xTimerCreateTimerTask+0x84>)
 800d696:	4811      	ldr	r0, [pc, #68]	; (800d6dc <xTimerCreateTimerTask+0x88>)
 800d698:	f7ff f832 	bl	800c700 <xTaskCreateStatic>
 800d69c:	4603      	mov	r3, r0
 800d69e:	4a10      	ldr	r2, [pc, #64]	; (800d6e0 <xTimerCreateTimerTask+0x8c>)
 800d6a0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800d6a2:	4b0f      	ldr	r3, [pc, #60]	; (800d6e0 <xTimerCreateTimerTask+0x8c>)
 800d6a4:	681b      	ldr	r3, [r3, #0]
 800d6a6:	2b00      	cmp	r3, #0
 800d6a8:	d001      	beq.n	800d6ae <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800d6aa:	2301      	movs	r3, #1
 800d6ac:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800d6ae:	697b      	ldr	r3, [r7, #20]
 800d6b0:	2b00      	cmp	r3, #0
 800d6b2:	d10a      	bne.n	800d6ca <xTimerCreateTimerTask+0x76>
	__asm volatile
 800d6b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6b8:	f383 8811 	msr	BASEPRI, r3
 800d6bc:	f3bf 8f6f 	isb	sy
 800d6c0:	f3bf 8f4f 	dsb	sy
 800d6c4:	613b      	str	r3, [r7, #16]
}
 800d6c6:	bf00      	nop
 800d6c8:	e7fe      	b.n	800d6c8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800d6ca:	697b      	ldr	r3, [r7, #20]
}
 800d6cc:	4618      	mov	r0, r3
 800d6ce:	3718      	adds	r7, #24
 800d6d0:	46bd      	mov	sp, r7
 800d6d2:	bd80      	pop	{r7, pc}
 800d6d4:	20001214 	.word	0x20001214
 800d6d8:	080145e8 	.word	0x080145e8
 800d6dc:	0800d819 	.word	0x0800d819
 800d6e0:	20001218 	.word	0x20001218

0800d6e4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800d6e4:	b580      	push	{r7, lr}
 800d6e6:	b08a      	sub	sp, #40	; 0x28
 800d6e8:	af00      	add	r7, sp, #0
 800d6ea:	60f8      	str	r0, [r7, #12]
 800d6ec:	60b9      	str	r1, [r7, #8]
 800d6ee:	607a      	str	r2, [r7, #4]
 800d6f0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800d6f2:	2300      	movs	r3, #0
 800d6f4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800d6f6:	68fb      	ldr	r3, [r7, #12]
 800d6f8:	2b00      	cmp	r3, #0
 800d6fa:	d10a      	bne.n	800d712 <xTimerGenericCommand+0x2e>
	__asm volatile
 800d6fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d700:	f383 8811 	msr	BASEPRI, r3
 800d704:	f3bf 8f6f 	isb	sy
 800d708:	f3bf 8f4f 	dsb	sy
 800d70c:	623b      	str	r3, [r7, #32]
}
 800d70e:	bf00      	nop
 800d710:	e7fe      	b.n	800d710 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800d712:	4b1a      	ldr	r3, [pc, #104]	; (800d77c <xTimerGenericCommand+0x98>)
 800d714:	681b      	ldr	r3, [r3, #0]
 800d716:	2b00      	cmp	r3, #0
 800d718:	d02a      	beq.n	800d770 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800d71a:	68bb      	ldr	r3, [r7, #8]
 800d71c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800d722:	68fb      	ldr	r3, [r7, #12]
 800d724:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800d726:	68bb      	ldr	r3, [r7, #8]
 800d728:	2b05      	cmp	r3, #5
 800d72a:	dc18      	bgt.n	800d75e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800d72c:	f7ff feb2 	bl	800d494 <xTaskGetSchedulerState>
 800d730:	4603      	mov	r3, r0
 800d732:	2b02      	cmp	r3, #2
 800d734:	d109      	bne.n	800d74a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800d736:	4b11      	ldr	r3, [pc, #68]	; (800d77c <xTimerGenericCommand+0x98>)
 800d738:	6818      	ldr	r0, [r3, #0]
 800d73a:	f107 0110 	add.w	r1, r7, #16
 800d73e:	2300      	movs	r3, #0
 800d740:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d742:	f7fe fbf5 	bl	800bf30 <xQueueGenericSend>
 800d746:	6278      	str	r0, [r7, #36]	; 0x24
 800d748:	e012      	b.n	800d770 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800d74a:	4b0c      	ldr	r3, [pc, #48]	; (800d77c <xTimerGenericCommand+0x98>)
 800d74c:	6818      	ldr	r0, [r3, #0]
 800d74e:	f107 0110 	add.w	r1, r7, #16
 800d752:	2300      	movs	r3, #0
 800d754:	2200      	movs	r2, #0
 800d756:	f7fe fbeb 	bl	800bf30 <xQueueGenericSend>
 800d75a:	6278      	str	r0, [r7, #36]	; 0x24
 800d75c:	e008      	b.n	800d770 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800d75e:	4b07      	ldr	r3, [pc, #28]	; (800d77c <xTimerGenericCommand+0x98>)
 800d760:	6818      	ldr	r0, [r3, #0]
 800d762:	f107 0110 	add.w	r1, r7, #16
 800d766:	2300      	movs	r3, #0
 800d768:	683a      	ldr	r2, [r7, #0]
 800d76a:	f7fe fcdf 	bl	800c12c <xQueueGenericSendFromISR>
 800d76e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800d770:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800d772:	4618      	mov	r0, r3
 800d774:	3728      	adds	r7, #40	; 0x28
 800d776:	46bd      	mov	sp, r7
 800d778:	bd80      	pop	{r7, pc}
 800d77a:	bf00      	nop
 800d77c:	20001214 	.word	0x20001214

0800d780 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800d780:	b580      	push	{r7, lr}
 800d782:	b088      	sub	sp, #32
 800d784:	af02      	add	r7, sp, #8
 800d786:	6078      	str	r0, [r7, #4]
 800d788:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d78a:	4b22      	ldr	r3, [pc, #136]	; (800d814 <prvProcessExpiredTimer+0x94>)
 800d78c:	681b      	ldr	r3, [r3, #0]
 800d78e:	68db      	ldr	r3, [r3, #12]
 800d790:	68db      	ldr	r3, [r3, #12]
 800d792:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d794:	697b      	ldr	r3, [r7, #20]
 800d796:	3304      	adds	r3, #4
 800d798:	4618      	mov	r0, r3
 800d79a:	f7fe fa15 	bl	800bbc8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d79e:	697b      	ldr	r3, [r7, #20]
 800d7a0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d7a4:	f003 0304 	and.w	r3, r3, #4
 800d7a8:	2b00      	cmp	r3, #0
 800d7aa:	d022      	beq.n	800d7f2 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800d7ac:	697b      	ldr	r3, [r7, #20]
 800d7ae:	699a      	ldr	r2, [r3, #24]
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	18d1      	adds	r1, r2, r3
 800d7b4:	687b      	ldr	r3, [r7, #4]
 800d7b6:	683a      	ldr	r2, [r7, #0]
 800d7b8:	6978      	ldr	r0, [r7, #20]
 800d7ba:	f000 f8d1 	bl	800d960 <prvInsertTimerInActiveList>
 800d7be:	4603      	mov	r3, r0
 800d7c0:	2b00      	cmp	r3, #0
 800d7c2:	d01f      	beq.n	800d804 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d7c4:	2300      	movs	r3, #0
 800d7c6:	9300      	str	r3, [sp, #0]
 800d7c8:	2300      	movs	r3, #0
 800d7ca:	687a      	ldr	r2, [r7, #4]
 800d7cc:	2100      	movs	r1, #0
 800d7ce:	6978      	ldr	r0, [r7, #20]
 800d7d0:	f7ff ff88 	bl	800d6e4 <xTimerGenericCommand>
 800d7d4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800d7d6:	693b      	ldr	r3, [r7, #16]
 800d7d8:	2b00      	cmp	r3, #0
 800d7da:	d113      	bne.n	800d804 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800d7dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d7e0:	f383 8811 	msr	BASEPRI, r3
 800d7e4:	f3bf 8f6f 	isb	sy
 800d7e8:	f3bf 8f4f 	dsb	sy
 800d7ec:	60fb      	str	r3, [r7, #12]
}
 800d7ee:	bf00      	nop
 800d7f0:	e7fe      	b.n	800d7f0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d7f2:	697b      	ldr	r3, [r7, #20]
 800d7f4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d7f8:	f023 0301 	bic.w	r3, r3, #1
 800d7fc:	b2da      	uxtb	r2, r3
 800d7fe:	697b      	ldr	r3, [r7, #20]
 800d800:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d804:	697b      	ldr	r3, [r7, #20]
 800d806:	6a1b      	ldr	r3, [r3, #32]
 800d808:	6978      	ldr	r0, [r7, #20]
 800d80a:	4798      	blx	r3
}
 800d80c:	bf00      	nop
 800d80e:	3718      	adds	r7, #24
 800d810:	46bd      	mov	sp, r7
 800d812:	bd80      	pop	{r7, pc}
 800d814:	2000120c 	.word	0x2000120c

0800d818 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800d818:	b580      	push	{r7, lr}
 800d81a:	b084      	sub	sp, #16
 800d81c:	af00      	add	r7, sp, #0
 800d81e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d820:	f107 0308 	add.w	r3, r7, #8
 800d824:	4618      	mov	r0, r3
 800d826:	f000 f857 	bl	800d8d8 <prvGetNextExpireTime>
 800d82a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800d82c:	68bb      	ldr	r3, [r7, #8]
 800d82e:	4619      	mov	r1, r3
 800d830:	68f8      	ldr	r0, [r7, #12]
 800d832:	f000 f803 	bl	800d83c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800d836:	f000 f8d5 	bl	800d9e4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d83a:	e7f1      	b.n	800d820 <prvTimerTask+0x8>

0800d83c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800d83c:	b580      	push	{r7, lr}
 800d83e:	b084      	sub	sp, #16
 800d840:	af00      	add	r7, sp, #0
 800d842:	6078      	str	r0, [r7, #4]
 800d844:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800d846:	f7ff fa29 	bl	800cc9c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d84a:	f107 0308 	add.w	r3, r7, #8
 800d84e:	4618      	mov	r0, r3
 800d850:	f000 f866 	bl	800d920 <prvSampleTimeNow>
 800d854:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800d856:	68bb      	ldr	r3, [r7, #8]
 800d858:	2b00      	cmp	r3, #0
 800d85a:	d130      	bne.n	800d8be <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800d85c:	683b      	ldr	r3, [r7, #0]
 800d85e:	2b00      	cmp	r3, #0
 800d860:	d10a      	bne.n	800d878 <prvProcessTimerOrBlockTask+0x3c>
 800d862:	687a      	ldr	r2, [r7, #4]
 800d864:	68fb      	ldr	r3, [r7, #12]
 800d866:	429a      	cmp	r2, r3
 800d868:	d806      	bhi.n	800d878 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800d86a:	f7ff fa25 	bl	800ccb8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800d86e:	68f9      	ldr	r1, [r7, #12]
 800d870:	6878      	ldr	r0, [r7, #4]
 800d872:	f7ff ff85 	bl	800d780 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800d876:	e024      	b.n	800d8c2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800d878:	683b      	ldr	r3, [r7, #0]
 800d87a:	2b00      	cmp	r3, #0
 800d87c:	d008      	beq.n	800d890 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800d87e:	4b13      	ldr	r3, [pc, #76]	; (800d8cc <prvProcessTimerOrBlockTask+0x90>)
 800d880:	681b      	ldr	r3, [r3, #0]
 800d882:	681b      	ldr	r3, [r3, #0]
 800d884:	2b00      	cmp	r3, #0
 800d886:	d101      	bne.n	800d88c <prvProcessTimerOrBlockTask+0x50>
 800d888:	2301      	movs	r3, #1
 800d88a:	e000      	b.n	800d88e <prvProcessTimerOrBlockTask+0x52>
 800d88c:	2300      	movs	r3, #0
 800d88e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800d890:	4b0f      	ldr	r3, [pc, #60]	; (800d8d0 <prvProcessTimerOrBlockTask+0x94>)
 800d892:	6818      	ldr	r0, [r3, #0]
 800d894:	687a      	ldr	r2, [r7, #4]
 800d896:	68fb      	ldr	r3, [r7, #12]
 800d898:	1ad3      	subs	r3, r2, r3
 800d89a:	683a      	ldr	r2, [r7, #0]
 800d89c:	4619      	mov	r1, r3
 800d89e:	f7fe fefb 	bl	800c698 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800d8a2:	f7ff fa09 	bl	800ccb8 <xTaskResumeAll>
 800d8a6:	4603      	mov	r3, r0
 800d8a8:	2b00      	cmp	r3, #0
 800d8aa:	d10a      	bne.n	800d8c2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800d8ac:	4b09      	ldr	r3, [pc, #36]	; (800d8d4 <prvProcessTimerOrBlockTask+0x98>)
 800d8ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d8b2:	601a      	str	r2, [r3, #0]
 800d8b4:	f3bf 8f4f 	dsb	sy
 800d8b8:	f3bf 8f6f 	isb	sy
}
 800d8bc:	e001      	b.n	800d8c2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800d8be:	f7ff f9fb 	bl	800ccb8 <xTaskResumeAll>
}
 800d8c2:	bf00      	nop
 800d8c4:	3710      	adds	r7, #16
 800d8c6:	46bd      	mov	sp, r7
 800d8c8:	bd80      	pop	{r7, pc}
 800d8ca:	bf00      	nop
 800d8cc:	20001210 	.word	0x20001210
 800d8d0:	20001214 	.word	0x20001214
 800d8d4:	e000ed04 	.word	0xe000ed04

0800d8d8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800d8d8:	b480      	push	{r7}
 800d8da:	b085      	sub	sp, #20
 800d8dc:	af00      	add	r7, sp, #0
 800d8de:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800d8e0:	4b0e      	ldr	r3, [pc, #56]	; (800d91c <prvGetNextExpireTime+0x44>)
 800d8e2:	681b      	ldr	r3, [r3, #0]
 800d8e4:	681b      	ldr	r3, [r3, #0]
 800d8e6:	2b00      	cmp	r3, #0
 800d8e8:	d101      	bne.n	800d8ee <prvGetNextExpireTime+0x16>
 800d8ea:	2201      	movs	r2, #1
 800d8ec:	e000      	b.n	800d8f0 <prvGetNextExpireTime+0x18>
 800d8ee:	2200      	movs	r2, #0
 800d8f0:	687b      	ldr	r3, [r7, #4]
 800d8f2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	681b      	ldr	r3, [r3, #0]
 800d8f8:	2b00      	cmp	r3, #0
 800d8fa:	d105      	bne.n	800d908 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d8fc:	4b07      	ldr	r3, [pc, #28]	; (800d91c <prvGetNextExpireTime+0x44>)
 800d8fe:	681b      	ldr	r3, [r3, #0]
 800d900:	68db      	ldr	r3, [r3, #12]
 800d902:	681b      	ldr	r3, [r3, #0]
 800d904:	60fb      	str	r3, [r7, #12]
 800d906:	e001      	b.n	800d90c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800d908:	2300      	movs	r3, #0
 800d90a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800d90c:	68fb      	ldr	r3, [r7, #12]
}
 800d90e:	4618      	mov	r0, r3
 800d910:	3714      	adds	r7, #20
 800d912:	46bd      	mov	sp, r7
 800d914:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d918:	4770      	bx	lr
 800d91a:	bf00      	nop
 800d91c:	2000120c 	.word	0x2000120c

0800d920 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800d920:	b580      	push	{r7, lr}
 800d922:	b084      	sub	sp, #16
 800d924:	af00      	add	r7, sp, #0
 800d926:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800d928:	f7ff fa64 	bl	800cdf4 <xTaskGetTickCount>
 800d92c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800d92e:	4b0b      	ldr	r3, [pc, #44]	; (800d95c <prvSampleTimeNow+0x3c>)
 800d930:	681b      	ldr	r3, [r3, #0]
 800d932:	68fa      	ldr	r2, [r7, #12]
 800d934:	429a      	cmp	r2, r3
 800d936:	d205      	bcs.n	800d944 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800d938:	f000 f936 	bl	800dba8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	2201      	movs	r2, #1
 800d940:	601a      	str	r2, [r3, #0]
 800d942:	e002      	b.n	800d94a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	2200      	movs	r2, #0
 800d948:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800d94a:	4a04      	ldr	r2, [pc, #16]	; (800d95c <prvSampleTimeNow+0x3c>)
 800d94c:	68fb      	ldr	r3, [r7, #12]
 800d94e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800d950:	68fb      	ldr	r3, [r7, #12]
}
 800d952:	4618      	mov	r0, r3
 800d954:	3710      	adds	r7, #16
 800d956:	46bd      	mov	sp, r7
 800d958:	bd80      	pop	{r7, pc}
 800d95a:	bf00      	nop
 800d95c:	2000121c 	.word	0x2000121c

0800d960 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800d960:	b580      	push	{r7, lr}
 800d962:	b086      	sub	sp, #24
 800d964:	af00      	add	r7, sp, #0
 800d966:	60f8      	str	r0, [r7, #12]
 800d968:	60b9      	str	r1, [r7, #8]
 800d96a:	607a      	str	r2, [r7, #4]
 800d96c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800d96e:	2300      	movs	r3, #0
 800d970:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800d972:	68fb      	ldr	r3, [r7, #12]
 800d974:	68ba      	ldr	r2, [r7, #8]
 800d976:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d978:	68fb      	ldr	r3, [r7, #12]
 800d97a:	68fa      	ldr	r2, [r7, #12]
 800d97c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800d97e:	68ba      	ldr	r2, [r7, #8]
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	429a      	cmp	r2, r3
 800d984:	d812      	bhi.n	800d9ac <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d986:	687a      	ldr	r2, [r7, #4]
 800d988:	683b      	ldr	r3, [r7, #0]
 800d98a:	1ad2      	subs	r2, r2, r3
 800d98c:	68fb      	ldr	r3, [r7, #12]
 800d98e:	699b      	ldr	r3, [r3, #24]
 800d990:	429a      	cmp	r2, r3
 800d992:	d302      	bcc.n	800d99a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800d994:	2301      	movs	r3, #1
 800d996:	617b      	str	r3, [r7, #20]
 800d998:	e01b      	b.n	800d9d2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800d99a:	4b10      	ldr	r3, [pc, #64]	; (800d9dc <prvInsertTimerInActiveList+0x7c>)
 800d99c:	681a      	ldr	r2, [r3, #0]
 800d99e:	68fb      	ldr	r3, [r7, #12]
 800d9a0:	3304      	adds	r3, #4
 800d9a2:	4619      	mov	r1, r3
 800d9a4:	4610      	mov	r0, r2
 800d9a6:	f7fe f8d6 	bl	800bb56 <vListInsert>
 800d9aa:	e012      	b.n	800d9d2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800d9ac:	687a      	ldr	r2, [r7, #4]
 800d9ae:	683b      	ldr	r3, [r7, #0]
 800d9b0:	429a      	cmp	r2, r3
 800d9b2:	d206      	bcs.n	800d9c2 <prvInsertTimerInActiveList+0x62>
 800d9b4:	68ba      	ldr	r2, [r7, #8]
 800d9b6:	683b      	ldr	r3, [r7, #0]
 800d9b8:	429a      	cmp	r2, r3
 800d9ba:	d302      	bcc.n	800d9c2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800d9bc:	2301      	movs	r3, #1
 800d9be:	617b      	str	r3, [r7, #20]
 800d9c0:	e007      	b.n	800d9d2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d9c2:	4b07      	ldr	r3, [pc, #28]	; (800d9e0 <prvInsertTimerInActiveList+0x80>)
 800d9c4:	681a      	ldr	r2, [r3, #0]
 800d9c6:	68fb      	ldr	r3, [r7, #12]
 800d9c8:	3304      	adds	r3, #4
 800d9ca:	4619      	mov	r1, r3
 800d9cc:	4610      	mov	r0, r2
 800d9ce:	f7fe f8c2 	bl	800bb56 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800d9d2:	697b      	ldr	r3, [r7, #20]
}
 800d9d4:	4618      	mov	r0, r3
 800d9d6:	3718      	adds	r7, #24
 800d9d8:	46bd      	mov	sp, r7
 800d9da:	bd80      	pop	{r7, pc}
 800d9dc:	20001210 	.word	0x20001210
 800d9e0:	2000120c 	.word	0x2000120c

0800d9e4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800d9e4:	b580      	push	{r7, lr}
 800d9e6:	b08e      	sub	sp, #56	; 0x38
 800d9e8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d9ea:	e0ca      	b.n	800db82 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	2b00      	cmp	r3, #0
 800d9f0:	da18      	bge.n	800da24 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800d9f2:	1d3b      	adds	r3, r7, #4
 800d9f4:	3304      	adds	r3, #4
 800d9f6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800d9f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d9fa:	2b00      	cmp	r3, #0
 800d9fc:	d10a      	bne.n	800da14 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800d9fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da02:	f383 8811 	msr	BASEPRI, r3
 800da06:	f3bf 8f6f 	isb	sy
 800da0a:	f3bf 8f4f 	dsb	sy
 800da0e:	61fb      	str	r3, [r7, #28]
}
 800da10:	bf00      	nop
 800da12:	e7fe      	b.n	800da12 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800da14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800da16:	681b      	ldr	r3, [r3, #0]
 800da18:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800da1a:	6850      	ldr	r0, [r2, #4]
 800da1c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800da1e:	6892      	ldr	r2, [r2, #8]
 800da20:	4611      	mov	r1, r2
 800da22:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	2b00      	cmp	r3, #0
 800da28:	f2c0 80aa 	blt.w	800db80 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800da2c:	68fb      	ldr	r3, [r7, #12]
 800da2e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800da30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da32:	695b      	ldr	r3, [r3, #20]
 800da34:	2b00      	cmp	r3, #0
 800da36:	d004      	beq.n	800da42 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800da38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da3a:	3304      	adds	r3, #4
 800da3c:	4618      	mov	r0, r3
 800da3e:	f7fe f8c3 	bl	800bbc8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800da42:	463b      	mov	r3, r7
 800da44:	4618      	mov	r0, r3
 800da46:	f7ff ff6b 	bl	800d920 <prvSampleTimeNow>
 800da4a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	2b09      	cmp	r3, #9
 800da50:	f200 8097 	bhi.w	800db82 <prvProcessReceivedCommands+0x19e>
 800da54:	a201      	add	r2, pc, #4	; (adr r2, 800da5c <prvProcessReceivedCommands+0x78>)
 800da56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800da5a:	bf00      	nop
 800da5c:	0800da85 	.word	0x0800da85
 800da60:	0800da85 	.word	0x0800da85
 800da64:	0800da85 	.word	0x0800da85
 800da68:	0800daf9 	.word	0x0800daf9
 800da6c:	0800db0d 	.word	0x0800db0d
 800da70:	0800db57 	.word	0x0800db57
 800da74:	0800da85 	.word	0x0800da85
 800da78:	0800da85 	.word	0x0800da85
 800da7c:	0800daf9 	.word	0x0800daf9
 800da80:	0800db0d 	.word	0x0800db0d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800da84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da86:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800da8a:	f043 0301 	orr.w	r3, r3, #1
 800da8e:	b2da      	uxtb	r2, r3
 800da90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da92:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800da96:	68ba      	ldr	r2, [r7, #8]
 800da98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da9a:	699b      	ldr	r3, [r3, #24]
 800da9c:	18d1      	adds	r1, r2, r3
 800da9e:	68bb      	ldr	r3, [r7, #8]
 800daa0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800daa2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800daa4:	f7ff ff5c 	bl	800d960 <prvInsertTimerInActiveList>
 800daa8:	4603      	mov	r3, r0
 800daaa:	2b00      	cmp	r3, #0
 800daac:	d069      	beq.n	800db82 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800daae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dab0:	6a1b      	ldr	r3, [r3, #32]
 800dab2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800dab4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800dab6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dab8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800dabc:	f003 0304 	and.w	r3, r3, #4
 800dac0:	2b00      	cmp	r3, #0
 800dac2:	d05e      	beq.n	800db82 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800dac4:	68ba      	ldr	r2, [r7, #8]
 800dac6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dac8:	699b      	ldr	r3, [r3, #24]
 800daca:	441a      	add	r2, r3
 800dacc:	2300      	movs	r3, #0
 800dace:	9300      	str	r3, [sp, #0]
 800dad0:	2300      	movs	r3, #0
 800dad2:	2100      	movs	r1, #0
 800dad4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800dad6:	f7ff fe05 	bl	800d6e4 <xTimerGenericCommand>
 800dada:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800dadc:	6a3b      	ldr	r3, [r7, #32]
 800dade:	2b00      	cmp	r3, #0
 800dae0:	d14f      	bne.n	800db82 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800dae2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dae6:	f383 8811 	msr	BASEPRI, r3
 800daea:	f3bf 8f6f 	isb	sy
 800daee:	f3bf 8f4f 	dsb	sy
 800daf2:	61bb      	str	r3, [r7, #24]
}
 800daf4:	bf00      	nop
 800daf6:	e7fe      	b.n	800daf6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800daf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dafa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800dafe:	f023 0301 	bic.w	r3, r3, #1
 800db02:	b2da      	uxtb	r2, r3
 800db04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db06:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800db0a:	e03a      	b.n	800db82 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800db0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db0e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800db12:	f043 0301 	orr.w	r3, r3, #1
 800db16:	b2da      	uxtb	r2, r3
 800db18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db1a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800db1e:	68ba      	ldr	r2, [r7, #8]
 800db20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db22:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800db24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db26:	699b      	ldr	r3, [r3, #24]
 800db28:	2b00      	cmp	r3, #0
 800db2a:	d10a      	bne.n	800db42 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800db2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db30:	f383 8811 	msr	BASEPRI, r3
 800db34:	f3bf 8f6f 	isb	sy
 800db38:	f3bf 8f4f 	dsb	sy
 800db3c:	617b      	str	r3, [r7, #20]
}
 800db3e:	bf00      	nop
 800db40:	e7fe      	b.n	800db40 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800db42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db44:	699a      	ldr	r2, [r3, #24]
 800db46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db48:	18d1      	adds	r1, r2, r3
 800db4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800db4e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800db50:	f7ff ff06 	bl	800d960 <prvInsertTimerInActiveList>
					break;
 800db54:	e015      	b.n	800db82 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800db56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db58:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800db5c:	f003 0302 	and.w	r3, r3, #2
 800db60:	2b00      	cmp	r3, #0
 800db62:	d103      	bne.n	800db6c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800db64:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800db66:	f000 fbdb 	bl	800e320 <vPortFree>
 800db6a:	e00a      	b.n	800db82 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800db6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db6e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800db72:	f023 0301 	bic.w	r3, r3, #1
 800db76:	b2da      	uxtb	r2, r3
 800db78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db7a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800db7e:	e000      	b.n	800db82 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800db80:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800db82:	4b08      	ldr	r3, [pc, #32]	; (800dba4 <prvProcessReceivedCommands+0x1c0>)
 800db84:	681b      	ldr	r3, [r3, #0]
 800db86:	1d39      	adds	r1, r7, #4
 800db88:	2200      	movs	r2, #0
 800db8a:	4618      	mov	r0, r3
 800db8c:	f7fe fb6a 	bl	800c264 <xQueueReceive>
 800db90:	4603      	mov	r3, r0
 800db92:	2b00      	cmp	r3, #0
 800db94:	f47f af2a 	bne.w	800d9ec <prvProcessReceivedCommands+0x8>
	}
}
 800db98:	bf00      	nop
 800db9a:	bf00      	nop
 800db9c:	3730      	adds	r7, #48	; 0x30
 800db9e:	46bd      	mov	sp, r7
 800dba0:	bd80      	pop	{r7, pc}
 800dba2:	bf00      	nop
 800dba4:	20001214 	.word	0x20001214

0800dba8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800dba8:	b580      	push	{r7, lr}
 800dbaa:	b088      	sub	sp, #32
 800dbac:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800dbae:	e048      	b.n	800dc42 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800dbb0:	4b2d      	ldr	r3, [pc, #180]	; (800dc68 <prvSwitchTimerLists+0xc0>)
 800dbb2:	681b      	ldr	r3, [r3, #0]
 800dbb4:	68db      	ldr	r3, [r3, #12]
 800dbb6:	681b      	ldr	r3, [r3, #0]
 800dbb8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dbba:	4b2b      	ldr	r3, [pc, #172]	; (800dc68 <prvSwitchTimerLists+0xc0>)
 800dbbc:	681b      	ldr	r3, [r3, #0]
 800dbbe:	68db      	ldr	r3, [r3, #12]
 800dbc0:	68db      	ldr	r3, [r3, #12]
 800dbc2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800dbc4:	68fb      	ldr	r3, [r7, #12]
 800dbc6:	3304      	adds	r3, #4
 800dbc8:	4618      	mov	r0, r3
 800dbca:	f7fd fffd 	bl	800bbc8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800dbce:	68fb      	ldr	r3, [r7, #12]
 800dbd0:	6a1b      	ldr	r3, [r3, #32]
 800dbd2:	68f8      	ldr	r0, [r7, #12]
 800dbd4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800dbd6:	68fb      	ldr	r3, [r7, #12]
 800dbd8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800dbdc:	f003 0304 	and.w	r3, r3, #4
 800dbe0:	2b00      	cmp	r3, #0
 800dbe2:	d02e      	beq.n	800dc42 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800dbe4:	68fb      	ldr	r3, [r7, #12]
 800dbe6:	699b      	ldr	r3, [r3, #24]
 800dbe8:	693a      	ldr	r2, [r7, #16]
 800dbea:	4413      	add	r3, r2
 800dbec:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800dbee:	68ba      	ldr	r2, [r7, #8]
 800dbf0:	693b      	ldr	r3, [r7, #16]
 800dbf2:	429a      	cmp	r2, r3
 800dbf4:	d90e      	bls.n	800dc14 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800dbf6:	68fb      	ldr	r3, [r7, #12]
 800dbf8:	68ba      	ldr	r2, [r7, #8]
 800dbfa:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800dbfc:	68fb      	ldr	r3, [r7, #12]
 800dbfe:	68fa      	ldr	r2, [r7, #12]
 800dc00:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800dc02:	4b19      	ldr	r3, [pc, #100]	; (800dc68 <prvSwitchTimerLists+0xc0>)
 800dc04:	681a      	ldr	r2, [r3, #0]
 800dc06:	68fb      	ldr	r3, [r7, #12]
 800dc08:	3304      	adds	r3, #4
 800dc0a:	4619      	mov	r1, r3
 800dc0c:	4610      	mov	r0, r2
 800dc0e:	f7fd ffa2 	bl	800bb56 <vListInsert>
 800dc12:	e016      	b.n	800dc42 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800dc14:	2300      	movs	r3, #0
 800dc16:	9300      	str	r3, [sp, #0]
 800dc18:	2300      	movs	r3, #0
 800dc1a:	693a      	ldr	r2, [r7, #16]
 800dc1c:	2100      	movs	r1, #0
 800dc1e:	68f8      	ldr	r0, [r7, #12]
 800dc20:	f7ff fd60 	bl	800d6e4 <xTimerGenericCommand>
 800dc24:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	2b00      	cmp	r3, #0
 800dc2a:	d10a      	bne.n	800dc42 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800dc2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc30:	f383 8811 	msr	BASEPRI, r3
 800dc34:	f3bf 8f6f 	isb	sy
 800dc38:	f3bf 8f4f 	dsb	sy
 800dc3c:	603b      	str	r3, [r7, #0]
}
 800dc3e:	bf00      	nop
 800dc40:	e7fe      	b.n	800dc40 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800dc42:	4b09      	ldr	r3, [pc, #36]	; (800dc68 <prvSwitchTimerLists+0xc0>)
 800dc44:	681b      	ldr	r3, [r3, #0]
 800dc46:	681b      	ldr	r3, [r3, #0]
 800dc48:	2b00      	cmp	r3, #0
 800dc4a:	d1b1      	bne.n	800dbb0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800dc4c:	4b06      	ldr	r3, [pc, #24]	; (800dc68 <prvSwitchTimerLists+0xc0>)
 800dc4e:	681b      	ldr	r3, [r3, #0]
 800dc50:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800dc52:	4b06      	ldr	r3, [pc, #24]	; (800dc6c <prvSwitchTimerLists+0xc4>)
 800dc54:	681b      	ldr	r3, [r3, #0]
 800dc56:	4a04      	ldr	r2, [pc, #16]	; (800dc68 <prvSwitchTimerLists+0xc0>)
 800dc58:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800dc5a:	4a04      	ldr	r2, [pc, #16]	; (800dc6c <prvSwitchTimerLists+0xc4>)
 800dc5c:	697b      	ldr	r3, [r7, #20]
 800dc5e:	6013      	str	r3, [r2, #0]
}
 800dc60:	bf00      	nop
 800dc62:	3718      	adds	r7, #24
 800dc64:	46bd      	mov	sp, r7
 800dc66:	bd80      	pop	{r7, pc}
 800dc68:	2000120c 	.word	0x2000120c
 800dc6c:	20001210 	.word	0x20001210

0800dc70 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800dc70:	b580      	push	{r7, lr}
 800dc72:	b082      	sub	sp, #8
 800dc74:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800dc76:	f000 f965 	bl	800df44 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800dc7a:	4b15      	ldr	r3, [pc, #84]	; (800dcd0 <prvCheckForValidListAndQueue+0x60>)
 800dc7c:	681b      	ldr	r3, [r3, #0]
 800dc7e:	2b00      	cmp	r3, #0
 800dc80:	d120      	bne.n	800dcc4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800dc82:	4814      	ldr	r0, [pc, #80]	; (800dcd4 <prvCheckForValidListAndQueue+0x64>)
 800dc84:	f7fd ff16 	bl	800bab4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800dc88:	4813      	ldr	r0, [pc, #76]	; (800dcd8 <prvCheckForValidListAndQueue+0x68>)
 800dc8a:	f7fd ff13 	bl	800bab4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800dc8e:	4b13      	ldr	r3, [pc, #76]	; (800dcdc <prvCheckForValidListAndQueue+0x6c>)
 800dc90:	4a10      	ldr	r2, [pc, #64]	; (800dcd4 <prvCheckForValidListAndQueue+0x64>)
 800dc92:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800dc94:	4b12      	ldr	r3, [pc, #72]	; (800dce0 <prvCheckForValidListAndQueue+0x70>)
 800dc96:	4a10      	ldr	r2, [pc, #64]	; (800dcd8 <prvCheckForValidListAndQueue+0x68>)
 800dc98:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800dc9a:	2300      	movs	r3, #0
 800dc9c:	9300      	str	r3, [sp, #0]
 800dc9e:	4b11      	ldr	r3, [pc, #68]	; (800dce4 <prvCheckForValidListAndQueue+0x74>)
 800dca0:	4a11      	ldr	r2, [pc, #68]	; (800dce8 <prvCheckForValidListAndQueue+0x78>)
 800dca2:	2110      	movs	r1, #16
 800dca4:	200a      	movs	r0, #10
 800dca6:	f7fe f821 	bl	800bcec <xQueueGenericCreateStatic>
 800dcaa:	4603      	mov	r3, r0
 800dcac:	4a08      	ldr	r2, [pc, #32]	; (800dcd0 <prvCheckForValidListAndQueue+0x60>)
 800dcae:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800dcb0:	4b07      	ldr	r3, [pc, #28]	; (800dcd0 <prvCheckForValidListAndQueue+0x60>)
 800dcb2:	681b      	ldr	r3, [r3, #0]
 800dcb4:	2b00      	cmp	r3, #0
 800dcb6:	d005      	beq.n	800dcc4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800dcb8:	4b05      	ldr	r3, [pc, #20]	; (800dcd0 <prvCheckForValidListAndQueue+0x60>)
 800dcba:	681b      	ldr	r3, [r3, #0]
 800dcbc:	490b      	ldr	r1, [pc, #44]	; (800dcec <prvCheckForValidListAndQueue+0x7c>)
 800dcbe:	4618      	mov	r0, r3
 800dcc0:	f7fe fcc0 	bl	800c644 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800dcc4:	f000 f96e 	bl	800dfa4 <vPortExitCritical>
}
 800dcc8:	bf00      	nop
 800dcca:	46bd      	mov	sp, r7
 800dccc:	bd80      	pop	{r7, pc}
 800dcce:	bf00      	nop
 800dcd0:	20001214 	.word	0x20001214
 800dcd4:	200011e4 	.word	0x200011e4
 800dcd8:	200011f8 	.word	0x200011f8
 800dcdc:	2000120c 	.word	0x2000120c
 800dce0:	20001210 	.word	0x20001210
 800dce4:	200012c0 	.word	0x200012c0
 800dce8:	20001220 	.word	0x20001220
 800dcec:	080145f0 	.word	0x080145f0

0800dcf0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800dcf0:	b480      	push	{r7}
 800dcf2:	b085      	sub	sp, #20
 800dcf4:	af00      	add	r7, sp, #0
 800dcf6:	60f8      	str	r0, [r7, #12]
 800dcf8:	60b9      	str	r1, [r7, #8]
 800dcfa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800dcfc:	68fb      	ldr	r3, [r7, #12]
 800dcfe:	3b04      	subs	r3, #4
 800dd00:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800dd02:	68fb      	ldr	r3, [r7, #12]
 800dd04:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800dd08:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800dd0a:	68fb      	ldr	r3, [r7, #12]
 800dd0c:	3b04      	subs	r3, #4
 800dd0e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800dd10:	68bb      	ldr	r3, [r7, #8]
 800dd12:	f023 0201 	bic.w	r2, r3, #1
 800dd16:	68fb      	ldr	r3, [r7, #12]
 800dd18:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800dd1a:	68fb      	ldr	r3, [r7, #12]
 800dd1c:	3b04      	subs	r3, #4
 800dd1e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800dd20:	4a0c      	ldr	r2, [pc, #48]	; (800dd54 <pxPortInitialiseStack+0x64>)
 800dd22:	68fb      	ldr	r3, [r7, #12]
 800dd24:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800dd26:	68fb      	ldr	r3, [r7, #12]
 800dd28:	3b14      	subs	r3, #20
 800dd2a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800dd2c:	687a      	ldr	r2, [r7, #4]
 800dd2e:	68fb      	ldr	r3, [r7, #12]
 800dd30:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800dd32:	68fb      	ldr	r3, [r7, #12]
 800dd34:	3b04      	subs	r3, #4
 800dd36:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800dd38:	68fb      	ldr	r3, [r7, #12]
 800dd3a:	f06f 0202 	mvn.w	r2, #2
 800dd3e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800dd40:	68fb      	ldr	r3, [r7, #12]
 800dd42:	3b20      	subs	r3, #32
 800dd44:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800dd46:	68fb      	ldr	r3, [r7, #12]
}
 800dd48:	4618      	mov	r0, r3
 800dd4a:	3714      	adds	r7, #20
 800dd4c:	46bd      	mov	sp, r7
 800dd4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd52:	4770      	bx	lr
 800dd54:	0800dd59 	.word	0x0800dd59

0800dd58 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800dd58:	b480      	push	{r7}
 800dd5a:	b085      	sub	sp, #20
 800dd5c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800dd5e:	2300      	movs	r3, #0
 800dd60:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800dd62:	4b12      	ldr	r3, [pc, #72]	; (800ddac <prvTaskExitError+0x54>)
 800dd64:	681b      	ldr	r3, [r3, #0]
 800dd66:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dd6a:	d00a      	beq.n	800dd82 <prvTaskExitError+0x2a>
	__asm volatile
 800dd6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd70:	f383 8811 	msr	BASEPRI, r3
 800dd74:	f3bf 8f6f 	isb	sy
 800dd78:	f3bf 8f4f 	dsb	sy
 800dd7c:	60fb      	str	r3, [r7, #12]
}
 800dd7e:	bf00      	nop
 800dd80:	e7fe      	b.n	800dd80 <prvTaskExitError+0x28>
	__asm volatile
 800dd82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd86:	f383 8811 	msr	BASEPRI, r3
 800dd8a:	f3bf 8f6f 	isb	sy
 800dd8e:	f3bf 8f4f 	dsb	sy
 800dd92:	60bb      	str	r3, [r7, #8]
}
 800dd94:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800dd96:	bf00      	nop
 800dd98:	687b      	ldr	r3, [r7, #4]
 800dd9a:	2b00      	cmp	r3, #0
 800dd9c:	d0fc      	beq.n	800dd98 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800dd9e:	bf00      	nop
 800dda0:	bf00      	nop
 800dda2:	3714      	adds	r7, #20
 800dda4:	46bd      	mov	sp, r7
 800dda6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddaa:	4770      	bx	lr
 800ddac:	20000034 	.word	0x20000034

0800ddb0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ddb0:	4b07      	ldr	r3, [pc, #28]	; (800ddd0 <pxCurrentTCBConst2>)
 800ddb2:	6819      	ldr	r1, [r3, #0]
 800ddb4:	6808      	ldr	r0, [r1, #0]
 800ddb6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ddba:	f380 8809 	msr	PSP, r0
 800ddbe:	f3bf 8f6f 	isb	sy
 800ddc2:	f04f 0000 	mov.w	r0, #0
 800ddc6:	f380 8811 	msr	BASEPRI, r0
 800ddca:	4770      	bx	lr
 800ddcc:	f3af 8000 	nop.w

0800ddd0 <pxCurrentTCBConst2>:
 800ddd0:	20000ce4 	.word	0x20000ce4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ddd4:	bf00      	nop
 800ddd6:	bf00      	nop

0800ddd8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800ddd8:	4808      	ldr	r0, [pc, #32]	; (800ddfc <prvPortStartFirstTask+0x24>)
 800ddda:	6800      	ldr	r0, [r0, #0]
 800dddc:	6800      	ldr	r0, [r0, #0]
 800ddde:	f380 8808 	msr	MSP, r0
 800dde2:	f04f 0000 	mov.w	r0, #0
 800dde6:	f380 8814 	msr	CONTROL, r0
 800ddea:	b662      	cpsie	i
 800ddec:	b661      	cpsie	f
 800ddee:	f3bf 8f4f 	dsb	sy
 800ddf2:	f3bf 8f6f 	isb	sy
 800ddf6:	df00      	svc	0
 800ddf8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ddfa:	bf00      	nop
 800ddfc:	e000ed08 	.word	0xe000ed08

0800de00 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800de00:	b580      	push	{r7, lr}
 800de02:	b086      	sub	sp, #24
 800de04:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800de06:	4b46      	ldr	r3, [pc, #280]	; (800df20 <xPortStartScheduler+0x120>)
 800de08:	681b      	ldr	r3, [r3, #0]
 800de0a:	4a46      	ldr	r2, [pc, #280]	; (800df24 <xPortStartScheduler+0x124>)
 800de0c:	4293      	cmp	r3, r2
 800de0e:	d10a      	bne.n	800de26 <xPortStartScheduler+0x26>
	__asm volatile
 800de10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de14:	f383 8811 	msr	BASEPRI, r3
 800de18:	f3bf 8f6f 	isb	sy
 800de1c:	f3bf 8f4f 	dsb	sy
 800de20:	613b      	str	r3, [r7, #16]
}
 800de22:	bf00      	nop
 800de24:	e7fe      	b.n	800de24 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800de26:	4b3e      	ldr	r3, [pc, #248]	; (800df20 <xPortStartScheduler+0x120>)
 800de28:	681b      	ldr	r3, [r3, #0]
 800de2a:	4a3f      	ldr	r2, [pc, #252]	; (800df28 <xPortStartScheduler+0x128>)
 800de2c:	4293      	cmp	r3, r2
 800de2e:	d10a      	bne.n	800de46 <xPortStartScheduler+0x46>
	__asm volatile
 800de30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de34:	f383 8811 	msr	BASEPRI, r3
 800de38:	f3bf 8f6f 	isb	sy
 800de3c:	f3bf 8f4f 	dsb	sy
 800de40:	60fb      	str	r3, [r7, #12]
}
 800de42:	bf00      	nop
 800de44:	e7fe      	b.n	800de44 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800de46:	4b39      	ldr	r3, [pc, #228]	; (800df2c <xPortStartScheduler+0x12c>)
 800de48:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800de4a:	697b      	ldr	r3, [r7, #20]
 800de4c:	781b      	ldrb	r3, [r3, #0]
 800de4e:	b2db      	uxtb	r3, r3
 800de50:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800de52:	697b      	ldr	r3, [r7, #20]
 800de54:	22ff      	movs	r2, #255	; 0xff
 800de56:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800de58:	697b      	ldr	r3, [r7, #20]
 800de5a:	781b      	ldrb	r3, [r3, #0]
 800de5c:	b2db      	uxtb	r3, r3
 800de5e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800de60:	78fb      	ldrb	r3, [r7, #3]
 800de62:	b2db      	uxtb	r3, r3
 800de64:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800de68:	b2da      	uxtb	r2, r3
 800de6a:	4b31      	ldr	r3, [pc, #196]	; (800df30 <xPortStartScheduler+0x130>)
 800de6c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800de6e:	4b31      	ldr	r3, [pc, #196]	; (800df34 <xPortStartScheduler+0x134>)
 800de70:	2207      	movs	r2, #7
 800de72:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800de74:	e009      	b.n	800de8a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800de76:	4b2f      	ldr	r3, [pc, #188]	; (800df34 <xPortStartScheduler+0x134>)
 800de78:	681b      	ldr	r3, [r3, #0]
 800de7a:	3b01      	subs	r3, #1
 800de7c:	4a2d      	ldr	r2, [pc, #180]	; (800df34 <xPortStartScheduler+0x134>)
 800de7e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800de80:	78fb      	ldrb	r3, [r7, #3]
 800de82:	b2db      	uxtb	r3, r3
 800de84:	005b      	lsls	r3, r3, #1
 800de86:	b2db      	uxtb	r3, r3
 800de88:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800de8a:	78fb      	ldrb	r3, [r7, #3]
 800de8c:	b2db      	uxtb	r3, r3
 800de8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800de92:	2b80      	cmp	r3, #128	; 0x80
 800de94:	d0ef      	beq.n	800de76 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800de96:	4b27      	ldr	r3, [pc, #156]	; (800df34 <xPortStartScheduler+0x134>)
 800de98:	681b      	ldr	r3, [r3, #0]
 800de9a:	f1c3 0307 	rsb	r3, r3, #7
 800de9e:	2b04      	cmp	r3, #4
 800dea0:	d00a      	beq.n	800deb8 <xPortStartScheduler+0xb8>
	__asm volatile
 800dea2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dea6:	f383 8811 	msr	BASEPRI, r3
 800deaa:	f3bf 8f6f 	isb	sy
 800deae:	f3bf 8f4f 	dsb	sy
 800deb2:	60bb      	str	r3, [r7, #8]
}
 800deb4:	bf00      	nop
 800deb6:	e7fe      	b.n	800deb6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800deb8:	4b1e      	ldr	r3, [pc, #120]	; (800df34 <xPortStartScheduler+0x134>)
 800deba:	681b      	ldr	r3, [r3, #0]
 800debc:	021b      	lsls	r3, r3, #8
 800debe:	4a1d      	ldr	r2, [pc, #116]	; (800df34 <xPortStartScheduler+0x134>)
 800dec0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800dec2:	4b1c      	ldr	r3, [pc, #112]	; (800df34 <xPortStartScheduler+0x134>)
 800dec4:	681b      	ldr	r3, [r3, #0]
 800dec6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800deca:	4a1a      	ldr	r2, [pc, #104]	; (800df34 <xPortStartScheduler+0x134>)
 800decc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	b2da      	uxtb	r2, r3
 800ded2:	697b      	ldr	r3, [r7, #20]
 800ded4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ded6:	4b18      	ldr	r3, [pc, #96]	; (800df38 <xPortStartScheduler+0x138>)
 800ded8:	681b      	ldr	r3, [r3, #0]
 800deda:	4a17      	ldr	r2, [pc, #92]	; (800df38 <xPortStartScheduler+0x138>)
 800dedc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800dee0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800dee2:	4b15      	ldr	r3, [pc, #84]	; (800df38 <xPortStartScheduler+0x138>)
 800dee4:	681b      	ldr	r3, [r3, #0]
 800dee6:	4a14      	ldr	r2, [pc, #80]	; (800df38 <xPortStartScheduler+0x138>)
 800dee8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800deec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800deee:	f000 f8dd 	bl	800e0ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800def2:	4b12      	ldr	r3, [pc, #72]	; (800df3c <xPortStartScheduler+0x13c>)
 800def4:	2200      	movs	r2, #0
 800def6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800def8:	f000 f8fc 	bl	800e0f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800defc:	4b10      	ldr	r3, [pc, #64]	; (800df40 <xPortStartScheduler+0x140>)
 800defe:	681b      	ldr	r3, [r3, #0]
 800df00:	4a0f      	ldr	r2, [pc, #60]	; (800df40 <xPortStartScheduler+0x140>)
 800df02:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800df06:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800df08:	f7ff ff66 	bl	800ddd8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800df0c:	f7ff f83c 	bl	800cf88 <vTaskSwitchContext>
	prvTaskExitError();
 800df10:	f7ff ff22 	bl	800dd58 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800df14:	2300      	movs	r3, #0
}
 800df16:	4618      	mov	r0, r3
 800df18:	3718      	adds	r7, #24
 800df1a:	46bd      	mov	sp, r7
 800df1c:	bd80      	pop	{r7, pc}
 800df1e:	bf00      	nop
 800df20:	e000ed00 	.word	0xe000ed00
 800df24:	410fc271 	.word	0x410fc271
 800df28:	410fc270 	.word	0x410fc270
 800df2c:	e000e400 	.word	0xe000e400
 800df30:	20001310 	.word	0x20001310
 800df34:	20001314 	.word	0x20001314
 800df38:	e000ed20 	.word	0xe000ed20
 800df3c:	20000034 	.word	0x20000034
 800df40:	e000ef34 	.word	0xe000ef34

0800df44 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800df44:	b480      	push	{r7}
 800df46:	b083      	sub	sp, #12
 800df48:	af00      	add	r7, sp, #0
	__asm volatile
 800df4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df4e:	f383 8811 	msr	BASEPRI, r3
 800df52:	f3bf 8f6f 	isb	sy
 800df56:	f3bf 8f4f 	dsb	sy
 800df5a:	607b      	str	r3, [r7, #4]
}
 800df5c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800df5e:	4b0f      	ldr	r3, [pc, #60]	; (800df9c <vPortEnterCritical+0x58>)
 800df60:	681b      	ldr	r3, [r3, #0]
 800df62:	3301      	adds	r3, #1
 800df64:	4a0d      	ldr	r2, [pc, #52]	; (800df9c <vPortEnterCritical+0x58>)
 800df66:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800df68:	4b0c      	ldr	r3, [pc, #48]	; (800df9c <vPortEnterCritical+0x58>)
 800df6a:	681b      	ldr	r3, [r3, #0]
 800df6c:	2b01      	cmp	r3, #1
 800df6e:	d10f      	bne.n	800df90 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800df70:	4b0b      	ldr	r3, [pc, #44]	; (800dfa0 <vPortEnterCritical+0x5c>)
 800df72:	681b      	ldr	r3, [r3, #0]
 800df74:	b2db      	uxtb	r3, r3
 800df76:	2b00      	cmp	r3, #0
 800df78:	d00a      	beq.n	800df90 <vPortEnterCritical+0x4c>
	__asm volatile
 800df7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df7e:	f383 8811 	msr	BASEPRI, r3
 800df82:	f3bf 8f6f 	isb	sy
 800df86:	f3bf 8f4f 	dsb	sy
 800df8a:	603b      	str	r3, [r7, #0]
}
 800df8c:	bf00      	nop
 800df8e:	e7fe      	b.n	800df8e <vPortEnterCritical+0x4a>
	}
}
 800df90:	bf00      	nop
 800df92:	370c      	adds	r7, #12
 800df94:	46bd      	mov	sp, r7
 800df96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df9a:	4770      	bx	lr
 800df9c:	20000034 	.word	0x20000034
 800dfa0:	e000ed04 	.word	0xe000ed04

0800dfa4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800dfa4:	b480      	push	{r7}
 800dfa6:	b083      	sub	sp, #12
 800dfa8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800dfaa:	4b12      	ldr	r3, [pc, #72]	; (800dff4 <vPortExitCritical+0x50>)
 800dfac:	681b      	ldr	r3, [r3, #0]
 800dfae:	2b00      	cmp	r3, #0
 800dfb0:	d10a      	bne.n	800dfc8 <vPortExitCritical+0x24>
	__asm volatile
 800dfb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dfb6:	f383 8811 	msr	BASEPRI, r3
 800dfba:	f3bf 8f6f 	isb	sy
 800dfbe:	f3bf 8f4f 	dsb	sy
 800dfc2:	607b      	str	r3, [r7, #4]
}
 800dfc4:	bf00      	nop
 800dfc6:	e7fe      	b.n	800dfc6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800dfc8:	4b0a      	ldr	r3, [pc, #40]	; (800dff4 <vPortExitCritical+0x50>)
 800dfca:	681b      	ldr	r3, [r3, #0]
 800dfcc:	3b01      	subs	r3, #1
 800dfce:	4a09      	ldr	r2, [pc, #36]	; (800dff4 <vPortExitCritical+0x50>)
 800dfd0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800dfd2:	4b08      	ldr	r3, [pc, #32]	; (800dff4 <vPortExitCritical+0x50>)
 800dfd4:	681b      	ldr	r3, [r3, #0]
 800dfd6:	2b00      	cmp	r3, #0
 800dfd8:	d105      	bne.n	800dfe6 <vPortExitCritical+0x42>
 800dfda:	2300      	movs	r3, #0
 800dfdc:	603b      	str	r3, [r7, #0]
	__asm volatile
 800dfde:	683b      	ldr	r3, [r7, #0]
 800dfe0:	f383 8811 	msr	BASEPRI, r3
}
 800dfe4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800dfe6:	bf00      	nop
 800dfe8:	370c      	adds	r7, #12
 800dfea:	46bd      	mov	sp, r7
 800dfec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dff0:	4770      	bx	lr
 800dff2:	bf00      	nop
 800dff4:	20000034 	.word	0x20000034
	...

0800e000 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800e000:	f3ef 8009 	mrs	r0, PSP
 800e004:	f3bf 8f6f 	isb	sy
 800e008:	4b15      	ldr	r3, [pc, #84]	; (800e060 <pxCurrentTCBConst>)
 800e00a:	681a      	ldr	r2, [r3, #0]
 800e00c:	f01e 0f10 	tst.w	lr, #16
 800e010:	bf08      	it	eq
 800e012:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800e016:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e01a:	6010      	str	r0, [r2, #0]
 800e01c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800e020:	f04f 0050 	mov.w	r0, #80	; 0x50
 800e024:	f380 8811 	msr	BASEPRI, r0
 800e028:	f3bf 8f4f 	dsb	sy
 800e02c:	f3bf 8f6f 	isb	sy
 800e030:	f7fe ffaa 	bl	800cf88 <vTaskSwitchContext>
 800e034:	f04f 0000 	mov.w	r0, #0
 800e038:	f380 8811 	msr	BASEPRI, r0
 800e03c:	bc09      	pop	{r0, r3}
 800e03e:	6819      	ldr	r1, [r3, #0]
 800e040:	6808      	ldr	r0, [r1, #0]
 800e042:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e046:	f01e 0f10 	tst.w	lr, #16
 800e04a:	bf08      	it	eq
 800e04c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800e050:	f380 8809 	msr	PSP, r0
 800e054:	f3bf 8f6f 	isb	sy
 800e058:	4770      	bx	lr
 800e05a:	bf00      	nop
 800e05c:	f3af 8000 	nop.w

0800e060 <pxCurrentTCBConst>:
 800e060:	20000ce4 	.word	0x20000ce4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800e064:	bf00      	nop
 800e066:	bf00      	nop

0800e068 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800e068:	b580      	push	{r7, lr}
 800e06a:	b082      	sub	sp, #8
 800e06c:	af00      	add	r7, sp, #0
	__asm volatile
 800e06e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e072:	f383 8811 	msr	BASEPRI, r3
 800e076:	f3bf 8f6f 	isb	sy
 800e07a:	f3bf 8f4f 	dsb	sy
 800e07e:	607b      	str	r3, [r7, #4]
}
 800e080:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800e082:	f7fe fec7 	bl	800ce14 <xTaskIncrementTick>
 800e086:	4603      	mov	r3, r0
 800e088:	2b00      	cmp	r3, #0
 800e08a:	d003      	beq.n	800e094 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800e08c:	4b06      	ldr	r3, [pc, #24]	; (800e0a8 <xPortSysTickHandler+0x40>)
 800e08e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e092:	601a      	str	r2, [r3, #0]
 800e094:	2300      	movs	r3, #0
 800e096:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e098:	683b      	ldr	r3, [r7, #0]
 800e09a:	f383 8811 	msr	BASEPRI, r3
}
 800e09e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800e0a0:	bf00      	nop
 800e0a2:	3708      	adds	r7, #8
 800e0a4:	46bd      	mov	sp, r7
 800e0a6:	bd80      	pop	{r7, pc}
 800e0a8:	e000ed04 	.word	0xe000ed04

0800e0ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800e0ac:	b480      	push	{r7}
 800e0ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800e0b0:	4b0b      	ldr	r3, [pc, #44]	; (800e0e0 <vPortSetupTimerInterrupt+0x34>)
 800e0b2:	2200      	movs	r2, #0
 800e0b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800e0b6:	4b0b      	ldr	r3, [pc, #44]	; (800e0e4 <vPortSetupTimerInterrupt+0x38>)
 800e0b8:	2200      	movs	r2, #0
 800e0ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800e0bc:	4b0a      	ldr	r3, [pc, #40]	; (800e0e8 <vPortSetupTimerInterrupt+0x3c>)
 800e0be:	681b      	ldr	r3, [r3, #0]
 800e0c0:	4a0a      	ldr	r2, [pc, #40]	; (800e0ec <vPortSetupTimerInterrupt+0x40>)
 800e0c2:	fba2 2303 	umull	r2, r3, r2, r3
 800e0c6:	099b      	lsrs	r3, r3, #6
 800e0c8:	4a09      	ldr	r2, [pc, #36]	; (800e0f0 <vPortSetupTimerInterrupt+0x44>)
 800e0ca:	3b01      	subs	r3, #1
 800e0cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800e0ce:	4b04      	ldr	r3, [pc, #16]	; (800e0e0 <vPortSetupTimerInterrupt+0x34>)
 800e0d0:	2207      	movs	r2, #7
 800e0d2:	601a      	str	r2, [r3, #0]
}
 800e0d4:	bf00      	nop
 800e0d6:	46bd      	mov	sp, r7
 800e0d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0dc:	4770      	bx	lr
 800e0de:	bf00      	nop
 800e0e0:	e000e010 	.word	0xe000e010
 800e0e4:	e000e018 	.word	0xe000e018
 800e0e8:	20000000 	.word	0x20000000
 800e0ec:	10624dd3 	.word	0x10624dd3
 800e0f0:	e000e014 	.word	0xe000e014

0800e0f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800e0f4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800e104 <vPortEnableVFP+0x10>
 800e0f8:	6801      	ldr	r1, [r0, #0]
 800e0fa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800e0fe:	6001      	str	r1, [r0, #0]
 800e100:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800e102:	bf00      	nop
 800e104:	e000ed88 	.word	0xe000ed88

0800e108 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800e108:	b480      	push	{r7}
 800e10a:	b085      	sub	sp, #20
 800e10c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800e10e:	f3ef 8305 	mrs	r3, IPSR
 800e112:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800e114:	68fb      	ldr	r3, [r7, #12]
 800e116:	2b0f      	cmp	r3, #15
 800e118:	d914      	bls.n	800e144 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800e11a:	4a17      	ldr	r2, [pc, #92]	; (800e178 <vPortValidateInterruptPriority+0x70>)
 800e11c:	68fb      	ldr	r3, [r7, #12]
 800e11e:	4413      	add	r3, r2
 800e120:	781b      	ldrb	r3, [r3, #0]
 800e122:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800e124:	4b15      	ldr	r3, [pc, #84]	; (800e17c <vPortValidateInterruptPriority+0x74>)
 800e126:	781b      	ldrb	r3, [r3, #0]
 800e128:	7afa      	ldrb	r2, [r7, #11]
 800e12a:	429a      	cmp	r2, r3
 800e12c:	d20a      	bcs.n	800e144 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800e12e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e132:	f383 8811 	msr	BASEPRI, r3
 800e136:	f3bf 8f6f 	isb	sy
 800e13a:	f3bf 8f4f 	dsb	sy
 800e13e:	607b      	str	r3, [r7, #4]
}
 800e140:	bf00      	nop
 800e142:	e7fe      	b.n	800e142 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800e144:	4b0e      	ldr	r3, [pc, #56]	; (800e180 <vPortValidateInterruptPriority+0x78>)
 800e146:	681b      	ldr	r3, [r3, #0]
 800e148:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800e14c:	4b0d      	ldr	r3, [pc, #52]	; (800e184 <vPortValidateInterruptPriority+0x7c>)
 800e14e:	681b      	ldr	r3, [r3, #0]
 800e150:	429a      	cmp	r2, r3
 800e152:	d90a      	bls.n	800e16a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800e154:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e158:	f383 8811 	msr	BASEPRI, r3
 800e15c:	f3bf 8f6f 	isb	sy
 800e160:	f3bf 8f4f 	dsb	sy
 800e164:	603b      	str	r3, [r7, #0]
}
 800e166:	bf00      	nop
 800e168:	e7fe      	b.n	800e168 <vPortValidateInterruptPriority+0x60>
	}
 800e16a:	bf00      	nop
 800e16c:	3714      	adds	r7, #20
 800e16e:	46bd      	mov	sp, r7
 800e170:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e174:	4770      	bx	lr
 800e176:	bf00      	nop
 800e178:	e000e3f0 	.word	0xe000e3f0
 800e17c:	20001310 	.word	0x20001310
 800e180:	e000ed0c 	.word	0xe000ed0c
 800e184:	20001314 	.word	0x20001314

0800e188 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800e188:	b580      	push	{r7, lr}
 800e18a:	b08a      	sub	sp, #40	; 0x28
 800e18c:	af00      	add	r7, sp, #0
 800e18e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800e190:	2300      	movs	r3, #0
 800e192:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800e194:	f7fe fd82 	bl	800cc9c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800e198:	4b5b      	ldr	r3, [pc, #364]	; (800e308 <pvPortMalloc+0x180>)
 800e19a:	681b      	ldr	r3, [r3, #0]
 800e19c:	2b00      	cmp	r3, #0
 800e19e:	d101      	bne.n	800e1a4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800e1a0:	f000 f920 	bl	800e3e4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800e1a4:	4b59      	ldr	r3, [pc, #356]	; (800e30c <pvPortMalloc+0x184>)
 800e1a6:	681a      	ldr	r2, [r3, #0]
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	4013      	ands	r3, r2
 800e1ac:	2b00      	cmp	r3, #0
 800e1ae:	f040 8093 	bne.w	800e2d8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800e1b2:	687b      	ldr	r3, [r7, #4]
 800e1b4:	2b00      	cmp	r3, #0
 800e1b6:	d01d      	beq.n	800e1f4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800e1b8:	2208      	movs	r2, #8
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	4413      	add	r3, r2
 800e1be:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800e1c0:	687b      	ldr	r3, [r7, #4]
 800e1c2:	f003 0307 	and.w	r3, r3, #7
 800e1c6:	2b00      	cmp	r3, #0
 800e1c8:	d014      	beq.n	800e1f4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800e1ca:	687b      	ldr	r3, [r7, #4]
 800e1cc:	f023 0307 	bic.w	r3, r3, #7
 800e1d0:	3308      	adds	r3, #8
 800e1d2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e1d4:	687b      	ldr	r3, [r7, #4]
 800e1d6:	f003 0307 	and.w	r3, r3, #7
 800e1da:	2b00      	cmp	r3, #0
 800e1dc:	d00a      	beq.n	800e1f4 <pvPortMalloc+0x6c>
	__asm volatile
 800e1de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e1e2:	f383 8811 	msr	BASEPRI, r3
 800e1e6:	f3bf 8f6f 	isb	sy
 800e1ea:	f3bf 8f4f 	dsb	sy
 800e1ee:	617b      	str	r3, [r7, #20]
}
 800e1f0:	bf00      	nop
 800e1f2:	e7fe      	b.n	800e1f2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800e1f4:	687b      	ldr	r3, [r7, #4]
 800e1f6:	2b00      	cmp	r3, #0
 800e1f8:	d06e      	beq.n	800e2d8 <pvPortMalloc+0x150>
 800e1fa:	4b45      	ldr	r3, [pc, #276]	; (800e310 <pvPortMalloc+0x188>)
 800e1fc:	681b      	ldr	r3, [r3, #0]
 800e1fe:	687a      	ldr	r2, [r7, #4]
 800e200:	429a      	cmp	r2, r3
 800e202:	d869      	bhi.n	800e2d8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800e204:	4b43      	ldr	r3, [pc, #268]	; (800e314 <pvPortMalloc+0x18c>)
 800e206:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800e208:	4b42      	ldr	r3, [pc, #264]	; (800e314 <pvPortMalloc+0x18c>)
 800e20a:	681b      	ldr	r3, [r3, #0]
 800e20c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e20e:	e004      	b.n	800e21a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800e210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e212:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800e214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e216:	681b      	ldr	r3, [r3, #0]
 800e218:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e21a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e21c:	685b      	ldr	r3, [r3, #4]
 800e21e:	687a      	ldr	r2, [r7, #4]
 800e220:	429a      	cmp	r2, r3
 800e222:	d903      	bls.n	800e22c <pvPortMalloc+0xa4>
 800e224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e226:	681b      	ldr	r3, [r3, #0]
 800e228:	2b00      	cmp	r3, #0
 800e22a:	d1f1      	bne.n	800e210 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800e22c:	4b36      	ldr	r3, [pc, #216]	; (800e308 <pvPortMalloc+0x180>)
 800e22e:	681b      	ldr	r3, [r3, #0]
 800e230:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e232:	429a      	cmp	r2, r3
 800e234:	d050      	beq.n	800e2d8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800e236:	6a3b      	ldr	r3, [r7, #32]
 800e238:	681b      	ldr	r3, [r3, #0]
 800e23a:	2208      	movs	r2, #8
 800e23c:	4413      	add	r3, r2
 800e23e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800e240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e242:	681a      	ldr	r2, [r3, #0]
 800e244:	6a3b      	ldr	r3, [r7, #32]
 800e246:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800e248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e24a:	685a      	ldr	r2, [r3, #4]
 800e24c:	687b      	ldr	r3, [r7, #4]
 800e24e:	1ad2      	subs	r2, r2, r3
 800e250:	2308      	movs	r3, #8
 800e252:	005b      	lsls	r3, r3, #1
 800e254:	429a      	cmp	r2, r3
 800e256:	d91f      	bls.n	800e298 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800e258:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e25a:	687b      	ldr	r3, [r7, #4]
 800e25c:	4413      	add	r3, r2
 800e25e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e260:	69bb      	ldr	r3, [r7, #24]
 800e262:	f003 0307 	and.w	r3, r3, #7
 800e266:	2b00      	cmp	r3, #0
 800e268:	d00a      	beq.n	800e280 <pvPortMalloc+0xf8>
	__asm volatile
 800e26a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e26e:	f383 8811 	msr	BASEPRI, r3
 800e272:	f3bf 8f6f 	isb	sy
 800e276:	f3bf 8f4f 	dsb	sy
 800e27a:	613b      	str	r3, [r7, #16]
}
 800e27c:	bf00      	nop
 800e27e:	e7fe      	b.n	800e27e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800e280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e282:	685a      	ldr	r2, [r3, #4]
 800e284:	687b      	ldr	r3, [r7, #4]
 800e286:	1ad2      	subs	r2, r2, r3
 800e288:	69bb      	ldr	r3, [r7, #24]
 800e28a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800e28c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e28e:	687a      	ldr	r2, [r7, #4]
 800e290:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800e292:	69b8      	ldr	r0, [r7, #24]
 800e294:	f000 f908 	bl	800e4a8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800e298:	4b1d      	ldr	r3, [pc, #116]	; (800e310 <pvPortMalloc+0x188>)
 800e29a:	681a      	ldr	r2, [r3, #0]
 800e29c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e29e:	685b      	ldr	r3, [r3, #4]
 800e2a0:	1ad3      	subs	r3, r2, r3
 800e2a2:	4a1b      	ldr	r2, [pc, #108]	; (800e310 <pvPortMalloc+0x188>)
 800e2a4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800e2a6:	4b1a      	ldr	r3, [pc, #104]	; (800e310 <pvPortMalloc+0x188>)
 800e2a8:	681a      	ldr	r2, [r3, #0]
 800e2aa:	4b1b      	ldr	r3, [pc, #108]	; (800e318 <pvPortMalloc+0x190>)
 800e2ac:	681b      	ldr	r3, [r3, #0]
 800e2ae:	429a      	cmp	r2, r3
 800e2b0:	d203      	bcs.n	800e2ba <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800e2b2:	4b17      	ldr	r3, [pc, #92]	; (800e310 <pvPortMalloc+0x188>)
 800e2b4:	681b      	ldr	r3, [r3, #0]
 800e2b6:	4a18      	ldr	r2, [pc, #96]	; (800e318 <pvPortMalloc+0x190>)
 800e2b8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800e2ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2bc:	685a      	ldr	r2, [r3, #4]
 800e2be:	4b13      	ldr	r3, [pc, #76]	; (800e30c <pvPortMalloc+0x184>)
 800e2c0:	681b      	ldr	r3, [r3, #0]
 800e2c2:	431a      	orrs	r2, r3
 800e2c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2c6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800e2c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2ca:	2200      	movs	r2, #0
 800e2cc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800e2ce:	4b13      	ldr	r3, [pc, #76]	; (800e31c <pvPortMalloc+0x194>)
 800e2d0:	681b      	ldr	r3, [r3, #0]
 800e2d2:	3301      	adds	r3, #1
 800e2d4:	4a11      	ldr	r2, [pc, #68]	; (800e31c <pvPortMalloc+0x194>)
 800e2d6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800e2d8:	f7fe fcee 	bl	800ccb8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800e2dc:	69fb      	ldr	r3, [r7, #28]
 800e2de:	f003 0307 	and.w	r3, r3, #7
 800e2e2:	2b00      	cmp	r3, #0
 800e2e4:	d00a      	beq.n	800e2fc <pvPortMalloc+0x174>
	__asm volatile
 800e2e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e2ea:	f383 8811 	msr	BASEPRI, r3
 800e2ee:	f3bf 8f6f 	isb	sy
 800e2f2:	f3bf 8f4f 	dsb	sy
 800e2f6:	60fb      	str	r3, [r7, #12]
}
 800e2f8:	bf00      	nop
 800e2fa:	e7fe      	b.n	800e2fa <pvPortMalloc+0x172>
	return pvReturn;
 800e2fc:	69fb      	ldr	r3, [r7, #28]
}
 800e2fe:	4618      	mov	r0, r3
 800e300:	3728      	adds	r7, #40	; 0x28
 800e302:	46bd      	mov	sp, r7
 800e304:	bd80      	pop	{r7, pc}
 800e306:	bf00      	nop
 800e308:	20004f20 	.word	0x20004f20
 800e30c:	20004f34 	.word	0x20004f34
 800e310:	20004f24 	.word	0x20004f24
 800e314:	20004f18 	.word	0x20004f18
 800e318:	20004f28 	.word	0x20004f28
 800e31c:	20004f2c 	.word	0x20004f2c

0800e320 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800e320:	b580      	push	{r7, lr}
 800e322:	b086      	sub	sp, #24
 800e324:	af00      	add	r7, sp, #0
 800e326:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800e328:	687b      	ldr	r3, [r7, #4]
 800e32a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800e32c:	687b      	ldr	r3, [r7, #4]
 800e32e:	2b00      	cmp	r3, #0
 800e330:	d04d      	beq.n	800e3ce <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800e332:	2308      	movs	r3, #8
 800e334:	425b      	negs	r3, r3
 800e336:	697a      	ldr	r2, [r7, #20]
 800e338:	4413      	add	r3, r2
 800e33a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800e33c:	697b      	ldr	r3, [r7, #20]
 800e33e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800e340:	693b      	ldr	r3, [r7, #16]
 800e342:	685a      	ldr	r2, [r3, #4]
 800e344:	4b24      	ldr	r3, [pc, #144]	; (800e3d8 <vPortFree+0xb8>)
 800e346:	681b      	ldr	r3, [r3, #0]
 800e348:	4013      	ands	r3, r2
 800e34a:	2b00      	cmp	r3, #0
 800e34c:	d10a      	bne.n	800e364 <vPortFree+0x44>
	__asm volatile
 800e34e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e352:	f383 8811 	msr	BASEPRI, r3
 800e356:	f3bf 8f6f 	isb	sy
 800e35a:	f3bf 8f4f 	dsb	sy
 800e35e:	60fb      	str	r3, [r7, #12]
}
 800e360:	bf00      	nop
 800e362:	e7fe      	b.n	800e362 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800e364:	693b      	ldr	r3, [r7, #16]
 800e366:	681b      	ldr	r3, [r3, #0]
 800e368:	2b00      	cmp	r3, #0
 800e36a:	d00a      	beq.n	800e382 <vPortFree+0x62>
	__asm volatile
 800e36c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e370:	f383 8811 	msr	BASEPRI, r3
 800e374:	f3bf 8f6f 	isb	sy
 800e378:	f3bf 8f4f 	dsb	sy
 800e37c:	60bb      	str	r3, [r7, #8]
}
 800e37e:	bf00      	nop
 800e380:	e7fe      	b.n	800e380 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800e382:	693b      	ldr	r3, [r7, #16]
 800e384:	685a      	ldr	r2, [r3, #4]
 800e386:	4b14      	ldr	r3, [pc, #80]	; (800e3d8 <vPortFree+0xb8>)
 800e388:	681b      	ldr	r3, [r3, #0]
 800e38a:	4013      	ands	r3, r2
 800e38c:	2b00      	cmp	r3, #0
 800e38e:	d01e      	beq.n	800e3ce <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800e390:	693b      	ldr	r3, [r7, #16]
 800e392:	681b      	ldr	r3, [r3, #0]
 800e394:	2b00      	cmp	r3, #0
 800e396:	d11a      	bne.n	800e3ce <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800e398:	693b      	ldr	r3, [r7, #16]
 800e39a:	685a      	ldr	r2, [r3, #4]
 800e39c:	4b0e      	ldr	r3, [pc, #56]	; (800e3d8 <vPortFree+0xb8>)
 800e39e:	681b      	ldr	r3, [r3, #0]
 800e3a0:	43db      	mvns	r3, r3
 800e3a2:	401a      	ands	r2, r3
 800e3a4:	693b      	ldr	r3, [r7, #16]
 800e3a6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800e3a8:	f7fe fc78 	bl	800cc9c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800e3ac:	693b      	ldr	r3, [r7, #16]
 800e3ae:	685a      	ldr	r2, [r3, #4]
 800e3b0:	4b0a      	ldr	r3, [pc, #40]	; (800e3dc <vPortFree+0xbc>)
 800e3b2:	681b      	ldr	r3, [r3, #0]
 800e3b4:	4413      	add	r3, r2
 800e3b6:	4a09      	ldr	r2, [pc, #36]	; (800e3dc <vPortFree+0xbc>)
 800e3b8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800e3ba:	6938      	ldr	r0, [r7, #16]
 800e3bc:	f000 f874 	bl	800e4a8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800e3c0:	4b07      	ldr	r3, [pc, #28]	; (800e3e0 <vPortFree+0xc0>)
 800e3c2:	681b      	ldr	r3, [r3, #0]
 800e3c4:	3301      	adds	r3, #1
 800e3c6:	4a06      	ldr	r2, [pc, #24]	; (800e3e0 <vPortFree+0xc0>)
 800e3c8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800e3ca:	f7fe fc75 	bl	800ccb8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800e3ce:	bf00      	nop
 800e3d0:	3718      	adds	r7, #24
 800e3d2:	46bd      	mov	sp, r7
 800e3d4:	bd80      	pop	{r7, pc}
 800e3d6:	bf00      	nop
 800e3d8:	20004f34 	.word	0x20004f34
 800e3dc:	20004f24 	.word	0x20004f24
 800e3e0:	20004f30 	.word	0x20004f30

0800e3e4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800e3e4:	b480      	push	{r7}
 800e3e6:	b085      	sub	sp, #20
 800e3e8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800e3ea:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800e3ee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800e3f0:	4b27      	ldr	r3, [pc, #156]	; (800e490 <prvHeapInit+0xac>)
 800e3f2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800e3f4:	68fb      	ldr	r3, [r7, #12]
 800e3f6:	f003 0307 	and.w	r3, r3, #7
 800e3fa:	2b00      	cmp	r3, #0
 800e3fc:	d00c      	beq.n	800e418 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800e3fe:	68fb      	ldr	r3, [r7, #12]
 800e400:	3307      	adds	r3, #7
 800e402:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e404:	68fb      	ldr	r3, [r7, #12]
 800e406:	f023 0307 	bic.w	r3, r3, #7
 800e40a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800e40c:	68ba      	ldr	r2, [r7, #8]
 800e40e:	68fb      	ldr	r3, [r7, #12]
 800e410:	1ad3      	subs	r3, r2, r3
 800e412:	4a1f      	ldr	r2, [pc, #124]	; (800e490 <prvHeapInit+0xac>)
 800e414:	4413      	add	r3, r2
 800e416:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800e418:	68fb      	ldr	r3, [r7, #12]
 800e41a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800e41c:	4a1d      	ldr	r2, [pc, #116]	; (800e494 <prvHeapInit+0xb0>)
 800e41e:	687b      	ldr	r3, [r7, #4]
 800e420:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800e422:	4b1c      	ldr	r3, [pc, #112]	; (800e494 <prvHeapInit+0xb0>)
 800e424:	2200      	movs	r2, #0
 800e426:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800e428:	687b      	ldr	r3, [r7, #4]
 800e42a:	68ba      	ldr	r2, [r7, #8]
 800e42c:	4413      	add	r3, r2
 800e42e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800e430:	2208      	movs	r2, #8
 800e432:	68fb      	ldr	r3, [r7, #12]
 800e434:	1a9b      	subs	r3, r3, r2
 800e436:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e438:	68fb      	ldr	r3, [r7, #12]
 800e43a:	f023 0307 	bic.w	r3, r3, #7
 800e43e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800e440:	68fb      	ldr	r3, [r7, #12]
 800e442:	4a15      	ldr	r2, [pc, #84]	; (800e498 <prvHeapInit+0xb4>)
 800e444:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800e446:	4b14      	ldr	r3, [pc, #80]	; (800e498 <prvHeapInit+0xb4>)
 800e448:	681b      	ldr	r3, [r3, #0]
 800e44a:	2200      	movs	r2, #0
 800e44c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800e44e:	4b12      	ldr	r3, [pc, #72]	; (800e498 <prvHeapInit+0xb4>)
 800e450:	681b      	ldr	r3, [r3, #0]
 800e452:	2200      	movs	r2, #0
 800e454:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800e456:	687b      	ldr	r3, [r7, #4]
 800e458:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800e45a:	683b      	ldr	r3, [r7, #0]
 800e45c:	68fa      	ldr	r2, [r7, #12]
 800e45e:	1ad2      	subs	r2, r2, r3
 800e460:	683b      	ldr	r3, [r7, #0]
 800e462:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800e464:	4b0c      	ldr	r3, [pc, #48]	; (800e498 <prvHeapInit+0xb4>)
 800e466:	681a      	ldr	r2, [r3, #0]
 800e468:	683b      	ldr	r3, [r7, #0]
 800e46a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e46c:	683b      	ldr	r3, [r7, #0]
 800e46e:	685b      	ldr	r3, [r3, #4]
 800e470:	4a0a      	ldr	r2, [pc, #40]	; (800e49c <prvHeapInit+0xb8>)
 800e472:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e474:	683b      	ldr	r3, [r7, #0]
 800e476:	685b      	ldr	r3, [r3, #4]
 800e478:	4a09      	ldr	r2, [pc, #36]	; (800e4a0 <prvHeapInit+0xbc>)
 800e47a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800e47c:	4b09      	ldr	r3, [pc, #36]	; (800e4a4 <prvHeapInit+0xc0>)
 800e47e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800e482:	601a      	str	r2, [r3, #0]
}
 800e484:	bf00      	nop
 800e486:	3714      	adds	r7, #20
 800e488:	46bd      	mov	sp, r7
 800e48a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e48e:	4770      	bx	lr
 800e490:	20001318 	.word	0x20001318
 800e494:	20004f18 	.word	0x20004f18
 800e498:	20004f20 	.word	0x20004f20
 800e49c:	20004f28 	.word	0x20004f28
 800e4a0:	20004f24 	.word	0x20004f24
 800e4a4:	20004f34 	.word	0x20004f34

0800e4a8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800e4a8:	b480      	push	{r7}
 800e4aa:	b085      	sub	sp, #20
 800e4ac:	af00      	add	r7, sp, #0
 800e4ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800e4b0:	4b28      	ldr	r3, [pc, #160]	; (800e554 <prvInsertBlockIntoFreeList+0xac>)
 800e4b2:	60fb      	str	r3, [r7, #12]
 800e4b4:	e002      	b.n	800e4bc <prvInsertBlockIntoFreeList+0x14>
 800e4b6:	68fb      	ldr	r3, [r7, #12]
 800e4b8:	681b      	ldr	r3, [r3, #0]
 800e4ba:	60fb      	str	r3, [r7, #12]
 800e4bc:	68fb      	ldr	r3, [r7, #12]
 800e4be:	681b      	ldr	r3, [r3, #0]
 800e4c0:	687a      	ldr	r2, [r7, #4]
 800e4c2:	429a      	cmp	r2, r3
 800e4c4:	d8f7      	bhi.n	800e4b6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800e4c6:	68fb      	ldr	r3, [r7, #12]
 800e4c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800e4ca:	68fb      	ldr	r3, [r7, #12]
 800e4cc:	685b      	ldr	r3, [r3, #4]
 800e4ce:	68ba      	ldr	r2, [r7, #8]
 800e4d0:	4413      	add	r3, r2
 800e4d2:	687a      	ldr	r2, [r7, #4]
 800e4d4:	429a      	cmp	r2, r3
 800e4d6:	d108      	bne.n	800e4ea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800e4d8:	68fb      	ldr	r3, [r7, #12]
 800e4da:	685a      	ldr	r2, [r3, #4]
 800e4dc:	687b      	ldr	r3, [r7, #4]
 800e4de:	685b      	ldr	r3, [r3, #4]
 800e4e0:	441a      	add	r2, r3
 800e4e2:	68fb      	ldr	r3, [r7, #12]
 800e4e4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800e4e6:	68fb      	ldr	r3, [r7, #12]
 800e4e8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800e4ea:	687b      	ldr	r3, [r7, #4]
 800e4ec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800e4ee:	687b      	ldr	r3, [r7, #4]
 800e4f0:	685b      	ldr	r3, [r3, #4]
 800e4f2:	68ba      	ldr	r2, [r7, #8]
 800e4f4:	441a      	add	r2, r3
 800e4f6:	68fb      	ldr	r3, [r7, #12]
 800e4f8:	681b      	ldr	r3, [r3, #0]
 800e4fa:	429a      	cmp	r2, r3
 800e4fc:	d118      	bne.n	800e530 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800e4fe:	68fb      	ldr	r3, [r7, #12]
 800e500:	681a      	ldr	r2, [r3, #0]
 800e502:	4b15      	ldr	r3, [pc, #84]	; (800e558 <prvInsertBlockIntoFreeList+0xb0>)
 800e504:	681b      	ldr	r3, [r3, #0]
 800e506:	429a      	cmp	r2, r3
 800e508:	d00d      	beq.n	800e526 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800e50a:	687b      	ldr	r3, [r7, #4]
 800e50c:	685a      	ldr	r2, [r3, #4]
 800e50e:	68fb      	ldr	r3, [r7, #12]
 800e510:	681b      	ldr	r3, [r3, #0]
 800e512:	685b      	ldr	r3, [r3, #4]
 800e514:	441a      	add	r2, r3
 800e516:	687b      	ldr	r3, [r7, #4]
 800e518:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800e51a:	68fb      	ldr	r3, [r7, #12]
 800e51c:	681b      	ldr	r3, [r3, #0]
 800e51e:	681a      	ldr	r2, [r3, #0]
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	601a      	str	r2, [r3, #0]
 800e524:	e008      	b.n	800e538 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800e526:	4b0c      	ldr	r3, [pc, #48]	; (800e558 <prvInsertBlockIntoFreeList+0xb0>)
 800e528:	681a      	ldr	r2, [r3, #0]
 800e52a:	687b      	ldr	r3, [r7, #4]
 800e52c:	601a      	str	r2, [r3, #0]
 800e52e:	e003      	b.n	800e538 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800e530:	68fb      	ldr	r3, [r7, #12]
 800e532:	681a      	ldr	r2, [r3, #0]
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800e538:	68fa      	ldr	r2, [r7, #12]
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	429a      	cmp	r2, r3
 800e53e:	d002      	beq.n	800e546 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800e540:	68fb      	ldr	r3, [r7, #12]
 800e542:	687a      	ldr	r2, [r7, #4]
 800e544:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e546:	bf00      	nop
 800e548:	3714      	adds	r7, #20
 800e54a:	46bd      	mov	sp, r7
 800e54c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e550:	4770      	bx	lr
 800e552:	bf00      	nop
 800e554:	20004f18 	.word	0x20004f18
 800e558:	20004f20 	.word	0x20004f20

0800e55c <__cxa_pure_virtual>:
 800e55c:	b508      	push	{r3, lr}
 800e55e:	f000 f80d 	bl	800e57c <_ZSt9terminatev>

0800e562 <_ZN10__cxxabiv111__terminateEPFvvE>:
 800e562:	b508      	push	{r3, lr}
 800e564:	4780      	blx	r0
 800e566:	f000 f80e 	bl	800e586 <abort>
	...

0800e56c <_ZSt13get_terminatev>:
 800e56c:	4b02      	ldr	r3, [pc, #8]	; (800e578 <_ZSt13get_terminatev+0xc>)
 800e56e:	6818      	ldr	r0, [r3, #0]
 800e570:	f3bf 8f5b 	dmb	ish
 800e574:	4770      	bx	lr
 800e576:	bf00      	nop
 800e578:	20000038 	.word	0x20000038

0800e57c <_ZSt9terminatev>:
 800e57c:	b508      	push	{r3, lr}
 800e57e:	f7ff fff5 	bl	800e56c <_ZSt13get_terminatev>
 800e582:	f7ff ffee 	bl	800e562 <_ZN10__cxxabiv111__terminateEPFvvE>

0800e586 <abort>:
 800e586:	b508      	push	{r3, lr}
 800e588:	2006      	movs	r0, #6
 800e58a:	f001 f9c1 	bl	800f910 <raise>
 800e58e:	2001      	movs	r0, #1
 800e590:	f7f4 fcba 	bl	8002f08 <_exit>

0800e594 <__errno>:
 800e594:	4b01      	ldr	r3, [pc, #4]	; (800e59c <__errno+0x8>)
 800e596:	6818      	ldr	r0, [r3, #0]
 800e598:	4770      	bx	lr
 800e59a:	bf00      	nop
 800e59c:	2000003c 	.word	0x2000003c

0800e5a0 <std>:
 800e5a0:	2300      	movs	r3, #0
 800e5a2:	b510      	push	{r4, lr}
 800e5a4:	4604      	mov	r4, r0
 800e5a6:	e9c0 3300 	strd	r3, r3, [r0]
 800e5aa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e5ae:	6083      	str	r3, [r0, #8]
 800e5b0:	8181      	strh	r1, [r0, #12]
 800e5b2:	6643      	str	r3, [r0, #100]	; 0x64
 800e5b4:	81c2      	strh	r2, [r0, #14]
 800e5b6:	6183      	str	r3, [r0, #24]
 800e5b8:	4619      	mov	r1, r3
 800e5ba:	2208      	movs	r2, #8
 800e5bc:	305c      	adds	r0, #92	; 0x5c
 800e5be:	f000 f945 	bl	800e84c <memset>
 800e5c2:	4b05      	ldr	r3, [pc, #20]	; (800e5d8 <std+0x38>)
 800e5c4:	6263      	str	r3, [r4, #36]	; 0x24
 800e5c6:	4b05      	ldr	r3, [pc, #20]	; (800e5dc <std+0x3c>)
 800e5c8:	62a3      	str	r3, [r4, #40]	; 0x28
 800e5ca:	4b05      	ldr	r3, [pc, #20]	; (800e5e0 <std+0x40>)
 800e5cc:	62e3      	str	r3, [r4, #44]	; 0x2c
 800e5ce:	4b05      	ldr	r3, [pc, #20]	; (800e5e4 <std+0x44>)
 800e5d0:	6224      	str	r4, [r4, #32]
 800e5d2:	6323      	str	r3, [r4, #48]	; 0x30
 800e5d4:	bd10      	pop	{r4, pc}
 800e5d6:	bf00      	nop
 800e5d8:	0800f9e1 	.word	0x0800f9e1
 800e5dc:	0800fa07 	.word	0x0800fa07
 800e5e0:	0800fa3f 	.word	0x0800fa3f
 800e5e4:	0800fa63 	.word	0x0800fa63

0800e5e8 <_cleanup_r>:
 800e5e8:	4901      	ldr	r1, [pc, #4]	; (800e5f0 <_cleanup_r+0x8>)
 800e5ea:	f000 b8af 	b.w	800e74c <_fwalk_reent>
 800e5ee:	bf00      	nop
 800e5f0:	080118ed 	.word	0x080118ed

0800e5f4 <__sfmoreglue>:
 800e5f4:	b570      	push	{r4, r5, r6, lr}
 800e5f6:	1e4a      	subs	r2, r1, #1
 800e5f8:	2568      	movs	r5, #104	; 0x68
 800e5fa:	4355      	muls	r5, r2
 800e5fc:	460e      	mov	r6, r1
 800e5fe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800e602:	f000 f97b 	bl	800e8fc <_malloc_r>
 800e606:	4604      	mov	r4, r0
 800e608:	b140      	cbz	r0, 800e61c <__sfmoreglue+0x28>
 800e60a:	2100      	movs	r1, #0
 800e60c:	e9c0 1600 	strd	r1, r6, [r0]
 800e610:	300c      	adds	r0, #12
 800e612:	60a0      	str	r0, [r4, #8]
 800e614:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800e618:	f000 f918 	bl	800e84c <memset>
 800e61c:	4620      	mov	r0, r4
 800e61e:	bd70      	pop	{r4, r5, r6, pc}

0800e620 <__sfp_lock_acquire>:
 800e620:	4801      	ldr	r0, [pc, #4]	; (800e628 <__sfp_lock_acquire+0x8>)
 800e622:	f000 b8d8 	b.w	800e7d6 <__retarget_lock_acquire_recursive>
 800e626:	bf00      	nop
 800e628:	200057a8 	.word	0x200057a8

0800e62c <__sfp_lock_release>:
 800e62c:	4801      	ldr	r0, [pc, #4]	; (800e634 <__sfp_lock_release+0x8>)
 800e62e:	f000 b8d3 	b.w	800e7d8 <__retarget_lock_release_recursive>
 800e632:	bf00      	nop
 800e634:	200057a8 	.word	0x200057a8

0800e638 <__sinit_lock_acquire>:
 800e638:	4801      	ldr	r0, [pc, #4]	; (800e640 <__sinit_lock_acquire+0x8>)
 800e63a:	f000 b8cc 	b.w	800e7d6 <__retarget_lock_acquire_recursive>
 800e63e:	bf00      	nop
 800e640:	200057a3 	.word	0x200057a3

0800e644 <__sinit_lock_release>:
 800e644:	4801      	ldr	r0, [pc, #4]	; (800e64c <__sinit_lock_release+0x8>)
 800e646:	f000 b8c7 	b.w	800e7d8 <__retarget_lock_release_recursive>
 800e64a:	bf00      	nop
 800e64c:	200057a3 	.word	0x200057a3

0800e650 <__sinit>:
 800e650:	b510      	push	{r4, lr}
 800e652:	4604      	mov	r4, r0
 800e654:	f7ff fff0 	bl	800e638 <__sinit_lock_acquire>
 800e658:	69a3      	ldr	r3, [r4, #24]
 800e65a:	b11b      	cbz	r3, 800e664 <__sinit+0x14>
 800e65c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e660:	f7ff bff0 	b.w	800e644 <__sinit_lock_release>
 800e664:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800e668:	6523      	str	r3, [r4, #80]	; 0x50
 800e66a:	4b13      	ldr	r3, [pc, #76]	; (800e6b8 <__sinit+0x68>)
 800e66c:	4a13      	ldr	r2, [pc, #76]	; (800e6bc <__sinit+0x6c>)
 800e66e:	681b      	ldr	r3, [r3, #0]
 800e670:	62a2      	str	r2, [r4, #40]	; 0x28
 800e672:	42a3      	cmp	r3, r4
 800e674:	bf04      	itt	eq
 800e676:	2301      	moveq	r3, #1
 800e678:	61a3      	streq	r3, [r4, #24]
 800e67a:	4620      	mov	r0, r4
 800e67c:	f000 f820 	bl	800e6c0 <__sfp>
 800e680:	6060      	str	r0, [r4, #4]
 800e682:	4620      	mov	r0, r4
 800e684:	f000 f81c 	bl	800e6c0 <__sfp>
 800e688:	60a0      	str	r0, [r4, #8]
 800e68a:	4620      	mov	r0, r4
 800e68c:	f000 f818 	bl	800e6c0 <__sfp>
 800e690:	2200      	movs	r2, #0
 800e692:	60e0      	str	r0, [r4, #12]
 800e694:	2104      	movs	r1, #4
 800e696:	6860      	ldr	r0, [r4, #4]
 800e698:	f7ff ff82 	bl	800e5a0 <std>
 800e69c:	68a0      	ldr	r0, [r4, #8]
 800e69e:	2201      	movs	r2, #1
 800e6a0:	2109      	movs	r1, #9
 800e6a2:	f7ff ff7d 	bl	800e5a0 <std>
 800e6a6:	68e0      	ldr	r0, [r4, #12]
 800e6a8:	2202      	movs	r2, #2
 800e6aa:	2112      	movs	r1, #18
 800e6ac:	f7ff ff78 	bl	800e5a0 <std>
 800e6b0:	2301      	movs	r3, #1
 800e6b2:	61a3      	str	r3, [r4, #24]
 800e6b4:	e7d2      	b.n	800e65c <__sinit+0xc>
 800e6b6:	bf00      	nop
 800e6b8:	080147d4 	.word	0x080147d4
 800e6bc:	0800e5e9 	.word	0x0800e5e9

0800e6c0 <__sfp>:
 800e6c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e6c2:	4607      	mov	r7, r0
 800e6c4:	f7ff ffac 	bl	800e620 <__sfp_lock_acquire>
 800e6c8:	4b1e      	ldr	r3, [pc, #120]	; (800e744 <__sfp+0x84>)
 800e6ca:	681e      	ldr	r6, [r3, #0]
 800e6cc:	69b3      	ldr	r3, [r6, #24]
 800e6ce:	b913      	cbnz	r3, 800e6d6 <__sfp+0x16>
 800e6d0:	4630      	mov	r0, r6
 800e6d2:	f7ff ffbd 	bl	800e650 <__sinit>
 800e6d6:	3648      	adds	r6, #72	; 0x48
 800e6d8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800e6dc:	3b01      	subs	r3, #1
 800e6de:	d503      	bpl.n	800e6e8 <__sfp+0x28>
 800e6e0:	6833      	ldr	r3, [r6, #0]
 800e6e2:	b30b      	cbz	r3, 800e728 <__sfp+0x68>
 800e6e4:	6836      	ldr	r6, [r6, #0]
 800e6e6:	e7f7      	b.n	800e6d8 <__sfp+0x18>
 800e6e8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800e6ec:	b9d5      	cbnz	r5, 800e724 <__sfp+0x64>
 800e6ee:	4b16      	ldr	r3, [pc, #88]	; (800e748 <__sfp+0x88>)
 800e6f0:	60e3      	str	r3, [r4, #12]
 800e6f2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800e6f6:	6665      	str	r5, [r4, #100]	; 0x64
 800e6f8:	f000 f86c 	bl	800e7d4 <__retarget_lock_init_recursive>
 800e6fc:	f7ff ff96 	bl	800e62c <__sfp_lock_release>
 800e700:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800e704:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800e708:	6025      	str	r5, [r4, #0]
 800e70a:	61a5      	str	r5, [r4, #24]
 800e70c:	2208      	movs	r2, #8
 800e70e:	4629      	mov	r1, r5
 800e710:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800e714:	f000 f89a 	bl	800e84c <memset>
 800e718:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800e71c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800e720:	4620      	mov	r0, r4
 800e722:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e724:	3468      	adds	r4, #104	; 0x68
 800e726:	e7d9      	b.n	800e6dc <__sfp+0x1c>
 800e728:	2104      	movs	r1, #4
 800e72a:	4638      	mov	r0, r7
 800e72c:	f7ff ff62 	bl	800e5f4 <__sfmoreglue>
 800e730:	4604      	mov	r4, r0
 800e732:	6030      	str	r0, [r6, #0]
 800e734:	2800      	cmp	r0, #0
 800e736:	d1d5      	bne.n	800e6e4 <__sfp+0x24>
 800e738:	f7ff ff78 	bl	800e62c <__sfp_lock_release>
 800e73c:	230c      	movs	r3, #12
 800e73e:	603b      	str	r3, [r7, #0]
 800e740:	e7ee      	b.n	800e720 <__sfp+0x60>
 800e742:	bf00      	nop
 800e744:	080147d4 	.word	0x080147d4
 800e748:	ffff0001 	.word	0xffff0001

0800e74c <_fwalk_reent>:
 800e74c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e750:	4606      	mov	r6, r0
 800e752:	4688      	mov	r8, r1
 800e754:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800e758:	2700      	movs	r7, #0
 800e75a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e75e:	f1b9 0901 	subs.w	r9, r9, #1
 800e762:	d505      	bpl.n	800e770 <_fwalk_reent+0x24>
 800e764:	6824      	ldr	r4, [r4, #0]
 800e766:	2c00      	cmp	r4, #0
 800e768:	d1f7      	bne.n	800e75a <_fwalk_reent+0xe>
 800e76a:	4638      	mov	r0, r7
 800e76c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e770:	89ab      	ldrh	r3, [r5, #12]
 800e772:	2b01      	cmp	r3, #1
 800e774:	d907      	bls.n	800e786 <_fwalk_reent+0x3a>
 800e776:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e77a:	3301      	adds	r3, #1
 800e77c:	d003      	beq.n	800e786 <_fwalk_reent+0x3a>
 800e77e:	4629      	mov	r1, r5
 800e780:	4630      	mov	r0, r6
 800e782:	47c0      	blx	r8
 800e784:	4307      	orrs	r7, r0
 800e786:	3568      	adds	r5, #104	; 0x68
 800e788:	e7e9      	b.n	800e75e <_fwalk_reent+0x12>
	...

0800e78c <__libc_init_array>:
 800e78c:	b570      	push	{r4, r5, r6, lr}
 800e78e:	4d0d      	ldr	r5, [pc, #52]	; (800e7c4 <__libc_init_array+0x38>)
 800e790:	4c0d      	ldr	r4, [pc, #52]	; (800e7c8 <__libc_init_array+0x3c>)
 800e792:	1b64      	subs	r4, r4, r5
 800e794:	10a4      	asrs	r4, r4, #2
 800e796:	2600      	movs	r6, #0
 800e798:	42a6      	cmp	r6, r4
 800e79a:	d109      	bne.n	800e7b0 <__libc_init_array+0x24>
 800e79c:	4d0b      	ldr	r5, [pc, #44]	; (800e7cc <__libc_init_array+0x40>)
 800e79e:	4c0c      	ldr	r4, [pc, #48]	; (800e7d0 <__libc_init_array+0x44>)
 800e7a0:	f005 f886 	bl	80138b0 <_init>
 800e7a4:	1b64      	subs	r4, r4, r5
 800e7a6:	10a4      	asrs	r4, r4, #2
 800e7a8:	2600      	movs	r6, #0
 800e7aa:	42a6      	cmp	r6, r4
 800e7ac:	d105      	bne.n	800e7ba <__libc_init_array+0x2e>
 800e7ae:	bd70      	pop	{r4, r5, r6, pc}
 800e7b0:	f855 3b04 	ldr.w	r3, [r5], #4
 800e7b4:	4798      	blx	r3
 800e7b6:	3601      	adds	r6, #1
 800e7b8:	e7ee      	b.n	800e798 <__libc_init_array+0xc>
 800e7ba:	f855 3b04 	ldr.w	r3, [r5], #4
 800e7be:	4798      	blx	r3
 800e7c0:	3601      	adds	r6, #1
 800e7c2:	e7f2      	b.n	800e7aa <__libc_init_array+0x1e>
 800e7c4:	08014c40 	.word	0x08014c40
 800e7c8:	08014c40 	.word	0x08014c40
 800e7cc:	08014c40 	.word	0x08014c40
 800e7d0:	08014c48 	.word	0x08014c48

0800e7d4 <__retarget_lock_init_recursive>:
 800e7d4:	4770      	bx	lr

0800e7d6 <__retarget_lock_acquire_recursive>:
 800e7d6:	4770      	bx	lr

0800e7d8 <__retarget_lock_release_recursive>:
 800e7d8:	4770      	bx	lr
	...

0800e7dc <malloc>:
 800e7dc:	4b02      	ldr	r3, [pc, #8]	; (800e7e8 <malloc+0xc>)
 800e7de:	4601      	mov	r1, r0
 800e7e0:	6818      	ldr	r0, [r3, #0]
 800e7e2:	f000 b88b 	b.w	800e8fc <_malloc_r>
 800e7e6:	bf00      	nop
 800e7e8:	2000003c 	.word	0x2000003c

0800e7ec <free>:
 800e7ec:	4b02      	ldr	r3, [pc, #8]	; (800e7f8 <free+0xc>)
 800e7ee:	4601      	mov	r1, r0
 800e7f0:	6818      	ldr	r0, [r3, #0]
 800e7f2:	f000 b833 	b.w	800e85c <_free_r>
 800e7f6:	bf00      	nop
 800e7f8:	2000003c 	.word	0x2000003c

0800e7fc <memcpy>:
 800e7fc:	440a      	add	r2, r1
 800e7fe:	4291      	cmp	r1, r2
 800e800:	f100 33ff 	add.w	r3, r0, #4294967295
 800e804:	d100      	bne.n	800e808 <memcpy+0xc>
 800e806:	4770      	bx	lr
 800e808:	b510      	push	{r4, lr}
 800e80a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e80e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e812:	4291      	cmp	r1, r2
 800e814:	d1f9      	bne.n	800e80a <memcpy+0xe>
 800e816:	bd10      	pop	{r4, pc}

0800e818 <memmove>:
 800e818:	4288      	cmp	r0, r1
 800e81a:	b510      	push	{r4, lr}
 800e81c:	eb01 0402 	add.w	r4, r1, r2
 800e820:	d902      	bls.n	800e828 <memmove+0x10>
 800e822:	4284      	cmp	r4, r0
 800e824:	4623      	mov	r3, r4
 800e826:	d807      	bhi.n	800e838 <memmove+0x20>
 800e828:	1e43      	subs	r3, r0, #1
 800e82a:	42a1      	cmp	r1, r4
 800e82c:	d008      	beq.n	800e840 <memmove+0x28>
 800e82e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e832:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e836:	e7f8      	b.n	800e82a <memmove+0x12>
 800e838:	4402      	add	r2, r0
 800e83a:	4601      	mov	r1, r0
 800e83c:	428a      	cmp	r2, r1
 800e83e:	d100      	bne.n	800e842 <memmove+0x2a>
 800e840:	bd10      	pop	{r4, pc}
 800e842:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e846:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e84a:	e7f7      	b.n	800e83c <memmove+0x24>

0800e84c <memset>:
 800e84c:	4402      	add	r2, r0
 800e84e:	4603      	mov	r3, r0
 800e850:	4293      	cmp	r3, r2
 800e852:	d100      	bne.n	800e856 <memset+0xa>
 800e854:	4770      	bx	lr
 800e856:	f803 1b01 	strb.w	r1, [r3], #1
 800e85a:	e7f9      	b.n	800e850 <memset+0x4>

0800e85c <_free_r>:
 800e85c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e85e:	2900      	cmp	r1, #0
 800e860:	d048      	beq.n	800e8f4 <_free_r+0x98>
 800e862:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e866:	9001      	str	r0, [sp, #4]
 800e868:	2b00      	cmp	r3, #0
 800e86a:	f1a1 0404 	sub.w	r4, r1, #4
 800e86e:	bfb8      	it	lt
 800e870:	18e4      	addlt	r4, r4, r3
 800e872:	f003 fc85 	bl	8012180 <__malloc_lock>
 800e876:	4a20      	ldr	r2, [pc, #128]	; (800e8f8 <_free_r+0x9c>)
 800e878:	9801      	ldr	r0, [sp, #4]
 800e87a:	6813      	ldr	r3, [r2, #0]
 800e87c:	4615      	mov	r5, r2
 800e87e:	b933      	cbnz	r3, 800e88e <_free_r+0x32>
 800e880:	6063      	str	r3, [r4, #4]
 800e882:	6014      	str	r4, [r2, #0]
 800e884:	b003      	add	sp, #12
 800e886:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e88a:	f003 bc7f 	b.w	801218c <__malloc_unlock>
 800e88e:	42a3      	cmp	r3, r4
 800e890:	d90b      	bls.n	800e8aa <_free_r+0x4e>
 800e892:	6821      	ldr	r1, [r4, #0]
 800e894:	1862      	adds	r2, r4, r1
 800e896:	4293      	cmp	r3, r2
 800e898:	bf04      	itt	eq
 800e89a:	681a      	ldreq	r2, [r3, #0]
 800e89c:	685b      	ldreq	r3, [r3, #4]
 800e89e:	6063      	str	r3, [r4, #4]
 800e8a0:	bf04      	itt	eq
 800e8a2:	1852      	addeq	r2, r2, r1
 800e8a4:	6022      	streq	r2, [r4, #0]
 800e8a6:	602c      	str	r4, [r5, #0]
 800e8a8:	e7ec      	b.n	800e884 <_free_r+0x28>
 800e8aa:	461a      	mov	r2, r3
 800e8ac:	685b      	ldr	r3, [r3, #4]
 800e8ae:	b10b      	cbz	r3, 800e8b4 <_free_r+0x58>
 800e8b0:	42a3      	cmp	r3, r4
 800e8b2:	d9fa      	bls.n	800e8aa <_free_r+0x4e>
 800e8b4:	6811      	ldr	r1, [r2, #0]
 800e8b6:	1855      	adds	r5, r2, r1
 800e8b8:	42a5      	cmp	r5, r4
 800e8ba:	d10b      	bne.n	800e8d4 <_free_r+0x78>
 800e8bc:	6824      	ldr	r4, [r4, #0]
 800e8be:	4421      	add	r1, r4
 800e8c0:	1854      	adds	r4, r2, r1
 800e8c2:	42a3      	cmp	r3, r4
 800e8c4:	6011      	str	r1, [r2, #0]
 800e8c6:	d1dd      	bne.n	800e884 <_free_r+0x28>
 800e8c8:	681c      	ldr	r4, [r3, #0]
 800e8ca:	685b      	ldr	r3, [r3, #4]
 800e8cc:	6053      	str	r3, [r2, #4]
 800e8ce:	4421      	add	r1, r4
 800e8d0:	6011      	str	r1, [r2, #0]
 800e8d2:	e7d7      	b.n	800e884 <_free_r+0x28>
 800e8d4:	d902      	bls.n	800e8dc <_free_r+0x80>
 800e8d6:	230c      	movs	r3, #12
 800e8d8:	6003      	str	r3, [r0, #0]
 800e8da:	e7d3      	b.n	800e884 <_free_r+0x28>
 800e8dc:	6825      	ldr	r5, [r4, #0]
 800e8de:	1961      	adds	r1, r4, r5
 800e8e0:	428b      	cmp	r3, r1
 800e8e2:	bf04      	itt	eq
 800e8e4:	6819      	ldreq	r1, [r3, #0]
 800e8e6:	685b      	ldreq	r3, [r3, #4]
 800e8e8:	6063      	str	r3, [r4, #4]
 800e8ea:	bf04      	itt	eq
 800e8ec:	1949      	addeq	r1, r1, r5
 800e8ee:	6021      	streq	r1, [r4, #0]
 800e8f0:	6054      	str	r4, [r2, #4]
 800e8f2:	e7c7      	b.n	800e884 <_free_r+0x28>
 800e8f4:	b003      	add	sp, #12
 800e8f6:	bd30      	pop	{r4, r5, pc}
 800e8f8:	20004f38 	.word	0x20004f38

0800e8fc <_malloc_r>:
 800e8fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e8fe:	1ccd      	adds	r5, r1, #3
 800e900:	f025 0503 	bic.w	r5, r5, #3
 800e904:	3508      	adds	r5, #8
 800e906:	2d0c      	cmp	r5, #12
 800e908:	bf38      	it	cc
 800e90a:	250c      	movcc	r5, #12
 800e90c:	2d00      	cmp	r5, #0
 800e90e:	4606      	mov	r6, r0
 800e910:	db01      	blt.n	800e916 <_malloc_r+0x1a>
 800e912:	42a9      	cmp	r1, r5
 800e914:	d903      	bls.n	800e91e <_malloc_r+0x22>
 800e916:	230c      	movs	r3, #12
 800e918:	6033      	str	r3, [r6, #0]
 800e91a:	2000      	movs	r0, #0
 800e91c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e91e:	f003 fc2f 	bl	8012180 <__malloc_lock>
 800e922:	4921      	ldr	r1, [pc, #132]	; (800e9a8 <_malloc_r+0xac>)
 800e924:	680a      	ldr	r2, [r1, #0]
 800e926:	4614      	mov	r4, r2
 800e928:	b99c      	cbnz	r4, 800e952 <_malloc_r+0x56>
 800e92a:	4f20      	ldr	r7, [pc, #128]	; (800e9ac <_malloc_r+0xb0>)
 800e92c:	683b      	ldr	r3, [r7, #0]
 800e92e:	b923      	cbnz	r3, 800e93a <_malloc_r+0x3e>
 800e930:	4621      	mov	r1, r4
 800e932:	4630      	mov	r0, r6
 800e934:	f000 ffae 	bl	800f894 <_sbrk_r>
 800e938:	6038      	str	r0, [r7, #0]
 800e93a:	4629      	mov	r1, r5
 800e93c:	4630      	mov	r0, r6
 800e93e:	f000 ffa9 	bl	800f894 <_sbrk_r>
 800e942:	1c43      	adds	r3, r0, #1
 800e944:	d123      	bne.n	800e98e <_malloc_r+0x92>
 800e946:	230c      	movs	r3, #12
 800e948:	6033      	str	r3, [r6, #0]
 800e94a:	4630      	mov	r0, r6
 800e94c:	f003 fc1e 	bl	801218c <__malloc_unlock>
 800e950:	e7e3      	b.n	800e91a <_malloc_r+0x1e>
 800e952:	6823      	ldr	r3, [r4, #0]
 800e954:	1b5b      	subs	r3, r3, r5
 800e956:	d417      	bmi.n	800e988 <_malloc_r+0x8c>
 800e958:	2b0b      	cmp	r3, #11
 800e95a:	d903      	bls.n	800e964 <_malloc_r+0x68>
 800e95c:	6023      	str	r3, [r4, #0]
 800e95e:	441c      	add	r4, r3
 800e960:	6025      	str	r5, [r4, #0]
 800e962:	e004      	b.n	800e96e <_malloc_r+0x72>
 800e964:	6863      	ldr	r3, [r4, #4]
 800e966:	42a2      	cmp	r2, r4
 800e968:	bf0c      	ite	eq
 800e96a:	600b      	streq	r3, [r1, #0]
 800e96c:	6053      	strne	r3, [r2, #4]
 800e96e:	4630      	mov	r0, r6
 800e970:	f003 fc0c 	bl	801218c <__malloc_unlock>
 800e974:	f104 000b 	add.w	r0, r4, #11
 800e978:	1d23      	adds	r3, r4, #4
 800e97a:	f020 0007 	bic.w	r0, r0, #7
 800e97e:	1ac2      	subs	r2, r0, r3
 800e980:	d0cc      	beq.n	800e91c <_malloc_r+0x20>
 800e982:	1a1b      	subs	r3, r3, r0
 800e984:	50a3      	str	r3, [r4, r2]
 800e986:	e7c9      	b.n	800e91c <_malloc_r+0x20>
 800e988:	4622      	mov	r2, r4
 800e98a:	6864      	ldr	r4, [r4, #4]
 800e98c:	e7cc      	b.n	800e928 <_malloc_r+0x2c>
 800e98e:	1cc4      	adds	r4, r0, #3
 800e990:	f024 0403 	bic.w	r4, r4, #3
 800e994:	42a0      	cmp	r0, r4
 800e996:	d0e3      	beq.n	800e960 <_malloc_r+0x64>
 800e998:	1a21      	subs	r1, r4, r0
 800e99a:	4630      	mov	r0, r6
 800e99c:	f000 ff7a 	bl	800f894 <_sbrk_r>
 800e9a0:	3001      	adds	r0, #1
 800e9a2:	d1dd      	bne.n	800e960 <_malloc_r+0x64>
 800e9a4:	e7cf      	b.n	800e946 <_malloc_r+0x4a>
 800e9a6:	bf00      	nop
 800e9a8:	20004f38 	.word	0x20004f38
 800e9ac:	20004f3c 	.word	0x20004f3c

0800e9b0 <__cvt>:
 800e9b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e9b4:	ec55 4b10 	vmov	r4, r5, d0
 800e9b8:	2d00      	cmp	r5, #0
 800e9ba:	460e      	mov	r6, r1
 800e9bc:	4619      	mov	r1, r3
 800e9be:	462b      	mov	r3, r5
 800e9c0:	bfbb      	ittet	lt
 800e9c2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800e9c6:	461d      	movlt	r5, r3
 800e9c8:	2300      	movge	r3, #0
 800e9ca:	232d      	movlt	r3, #45	; 0x2d
 800e9cc:	700b      	strb	r3, [r1, #0]
 800e9ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e9d0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800e9d4:	4691      	mov	r9, r2
 800e9d6:	f023 0820 	bic.w	r8, r3, #32
 800e9da:	bfbc      	itt	lt
 800e9dc:	4622      	movlt	r2, r4
 800e9de:	4614      	movlt	r4, r2
 800e9e0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e9e4:	d005      	beq.n	800e9f2 <__cvt+0x42>
 800e9e6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800e9ea:	d100      	bne.n	800e9ee <__cvt+0x3e>
 800e9ec:	3601      	adds	r6, #1
 800e9ee:	2102      	movs	r1, #2
 800e9f0:	e000      	b.n	800e9f4 <__cvt+0x44>
 800e9f2:	2103      	movs	r1, #3
 800e9f4:	ab03      	add	r3, sp, #12
 800e9f6:	9301      	str	r3, [sp, #4]
 800e9f8:	ab02      	add	r3, sp, #8
 800e9fa:	9300      	str	r3, [sp, #0]
 800e9fc:	ec45 4b10 	vmov	d0, r4, r5
 800ea00:	4653      	mov	r3, sl
 800ea02:	4632      	mov	r2, r6
 800ea04:	f002 f900 	bl	8010c08 <_dtoa_r>
 800ea08:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800ea0c:	4607      	mov	r7, r0
 800ea0e:	d102      	bne.n	800ea16 <__cvt+0x66>
 800ea10:	f019 0f01 	tst.w	r9, #1
 800ea14:	d022      	beq.n	800ea5c <__cvt+0xac>
 800ea16:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ea1a:	eb07 0906 	add.w	r9, r7, r6
 800ea1e:	d110      	bne.n	800ea42 <__cvt+0x92>
 800ea20:	783b      	ldrb	r3, [r7, #0]
 800ea22:	2b30      	cmp	r3, #48	; 0x30
 800ea24:	d10a      	bne.n	800ea3c <__cvt+0x8c>
 800ea26:	2200      	movs	r2, #0
 800ea28:	2300      	movs	r3, #0
 800ea2a:	4620      	mov	r0, r4
 800ea2c:	4629      	mov	r1, r5
 800ea2e:	f7f2 f85b 	bl	8000ae8 <__aeabi_dcmpeq>
 800ea32:	b918      	cbnz	r0, 800ea3c <__cvt+0x8c>
 800ea34:	f1c6 0601 	rsb	r6, r6, #1
 800ea38:	f8ca 6000 	str.w	r6, [sl]
 800ea3c:	f8da 3000 	ldr.w	r3, [sl]
 800ea40:	4499      	add	r9, r3
 800ea42:	2200      	movs	r2, #0
 800ea44:	2300      	movs	r3, #0
 800ea46:	4620      	mov	r0, r4
 800ea48:	4629      	mov	r1, r5
 800ea4a:	f7f2 f84d 	bl	8000ae8 <__aeabi_dcmpeq>
 800ea4e:	b108      	cbz	r0, 800ea54 <__cvt+0xa4>
 800ea50:	f8cd 900c 	str.w	r9, [sp, #12]
 800ea54:	2230      	movs	r2, #48	; 0x30
 800ea56:	9b03      	ldr	r3, [sp, #12]
 800ea58:	454b      	cmp	r3, r9
 800ea5a:	d307      	bcc.n	800ea6c <__cvt+0xbc>
 800ea5c:	9b03      	ldr	r3, [sp, #12]
 800ea5e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ea60:	1bdb      	subs	r3, r3, r7
 800ea62:	4638      	mov	r0, r7
 800ea64:	6013      	str	r3, [r2, #0]
 800ea66:	b004      	add	sp, #16
 800ea68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ea6c:	1c59      	adds	r1, r3, #1
 800ea6e:	9103      	str	r1, [sp, #12]
 800ea70:	701a      	strb	r2, [r3, #0]
 800ea72:	e7f0      	b.n	800ea56 <__cvt+0xa6>

0800ea74 <__exponent>:
 800ea74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ea76:	4603      	mov	r3, r0
 800ea78:	2900      	cmp	r1, #0
 800ea7a:	bfb8      	it	lt
 800ea7c:	4249      	neglt	r1, r1
 800ea7e:	f803 2b02 	strb.w	r2, [r3], #2
 800ea82:	bfb4      	ite	lt
 800ea84:	222d      	movlt	r2, #45	; 0x2d
 800ea86:	222b      	movge	r2, #43	; 0x2b
 800ea88:	2909      	cmp	r1, #9
 800ea8a:	7042      	strb	r2, [r0, #1]
 800ea8c:	dd2a      	ble.n	800eae4 <__exponent+0x70>
 800ea8e:	f10d 0407 	add.w	r4, sp, #7
 800ea92:	46a4      	mov	ip, r4
 800ea94:	270a      	movs	r7, #10
 800ea96:	46a6      	mov	lr, r4
 800ea98:	460a      	mov	r2, r1
 800ea9a:	fb91 f6f7 	sdiv	r6, r1, r7
 800ea9e:	fb07 1516 	mls	r5, r7, r6, r1
 800eaa2:	3530      	adds	r5, #48	; 0x30
 800eaa4:	2a63      	cmp	r2, #99	; 0x63
 800eaa6:	f104 34ff 	add.w	r4, r4, #4294967295
 800eaaa:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800eaae:	4631      	mov	r1, r6
 800eab0:	dcf1      	bgt.n	800ea96 <__exponent+0x22>
 800eab2:	3130      	adds	r1, #48	; 0x30
 800eab4:	f1ae 0502 	sub.w	r5, lr, #2
 800eab8:	f804 1c01 	strb.w	r1, [r4, #-1]
 800eabc:	1c44      	adds	r4, r0, #1
 800eabe:	4629      	mov	r1, r5
 800eac0:	4561      	cmp	r1, ip
 800eac2:	d30a      	bcc.n	800eada <__exponent+0x66>
 800eac4:	f10d 0209 	add.w	r2, sp, #9
 800eac8:	eba2 020e 	sub.w	r2, r2, lr
 800eacc:	4565      	cmp	r5, ip
 800eace:	bf88      	it	hi
 800ead0:	2200      	movhi	r2, #0
 800ead2:	4413      	add	r3, r2
 800ead4:	1a18      	subs	r0, r3, r0
 800ead6:	b003      	add	sp, #12
 800ead8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eada:	f811 2b01 	ldrb.w	r2, [r1], #1
 800eade:	f804 2f01 	strb.w	r2, [r4, #1]!
 800eae2:	e7ed      	b.n	800eac0 <__exponent+0x4c>
 800eae4:	2330      	movs	r3, #48	; 0x30
 800eae6:	3130      	adds	r1, #48	; 0x30
 800eae8:	7083      	strb	r3, [r0, #2]
 800eaea:	70c1      	strb	r1, [r0, #3]
 800eaec:	1d03      	adds	r3, r0, #4
 800eaee:	e7f1      	b.n	800ead4 <__exponent+0x60>

0800eaf0 <_printf_float>:
 800eaf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eaf4:	ed2d 8b02 	vpush	{d8}
 800eaf8:	b08d      	sub	sp, #52	; 0x34
 800eafa:	460c      	mov	r4, r1
 800eafc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800eb00:	4616      	mov	r6, r2
 800eb02:	461f      	mov	r7, r3
 800eb04:	4605      	mov	r5, r0
 800eb06:	f003 faaf 	bl	8012068 <_localeconv_r>
 800eb0a:	f8d0 a000 	ldr.w	sl, [r0]
 800eb0e:	4650      	mov	r0, sl
 800eb10:	f7f1 fb6e 	bl	80001f0 <strlen>
 800eb14:	2300      	movs	r3, #0
 800eb16:	930a      	str	r3, [sp, #40]	; 0x28
 800eb18:	6823      	ldr	r3, [r4, #0]
 800eb1a:	9305      	str	r3, [sp, #20]
 800eb1c:	f8d8 3000 	ldr.w	r3, [r8]
 800eb20:	f894 b018 	ldrb.w	fp, [r4, #24]
 800eb24:	3307      	adds	r3, #7
 800eb26:	f023 0307 	bic.w	r3, r3, #7
 800eb2a:	f103 0208 	add.w	r2, r3, #8
 800eb2e:	f8c8 2000 	str.w	r2, [r8]
 800eb32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb36:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800eb3a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800eb3e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800eb42:	9307      	str	r3, [sp, #28]
 800eb44:	f8cd 8018 	str.w	r8, [sp, #24]
 800eb48:	ee08 0a10 	vmov	s16, r0
 800eb4c:	4b9f      	ldr	r3, [pc, #636]	; (800edcc <_printf_float+0x2dc>)
 800eb4e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800eb52:	f04f 32ff 	mov.w	r2, #4294967295
 800eb56:	f7f1 fff9 	bl	8000b4c <__aeabi_dcmpun>
 800eb5a:	bb88      	cbnz	r0, 800ebc0 <_printf_float+0xd0>
 800eb5c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800eb60:	4b9a      	ldr	r3, [pc, #616]	; (800edcc <_printf_float+0x2dc>)
 800eb62:	f04f 32ff 	mov.w	r2, #4294967295
 800eb66:	f7f1 ffd3 	bl	8000b10 <__aeabi_dcmple>
 800eb6a:	bb48      	cbnz	r0, 800ebc0 <_printf_float+0xd0>
 800eb6c:	2200      	movs	r2, #0
 800eb6e:	2300      	movs	r3, #0
 800eb70:	4640      	mov	r0, r8
 800eb72:	4649      	mov	r1, r9
 800eb74:	f7f1 ffc2 	bl	8000afc <__aeabi_dcmplt>
 800eb78:	b110      	cbz	r0, 800eb80 <_printf_float+0x90>
 800eb7a:	232d      	movs	r3, #45	; 0x2d
 800eb7c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800eb80:	4b93      	ldr	r3, [pc, #588]	; (800edd0 <_printf_float+0x2e0>)
 800eb82:	4894      	ldr	r0, [pc, #592]	; (800edd4 <_printf_float+0x2e4>)
 800eb84:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800eb88:	bf94      	ite	ls
 800eb8a:	4698      	movls	r8, r3
 800eb8c:	4680      	movhi	r8, r0
 800eb8e:	2303      	movs	r3, #3
 800eb90:	6123      	str	r3, [r4, #16]
 800eb92:	9b05      	ldr	r3, [sp, #20]
 800eb94:	f023 0204 	bic.w	r2, r3, #4
 800eb98:	6022      	str	r2, [r4, #0]
 800eb9a:	f04f 0900 	mov.w	r9, #0
 800eb9e:	9700      	str	r7, [sp, #0]
 800eba0:	4633      	mov	r3, r6
 800eba2:	aa0b      	add	r2, sp, #44	; 0x2c
 800eba4:	4621      	mov	r1, r4
 800eba6:	4628      	mov	r0, r5
 800eba8:	f000 f9d8 	bl	800ef5c <_printf_common>
 800ebac:	3001      	adds	r0, #1
 800ebae:	f040 8090 	bne.w	800ecd2 <_printf_float+0x1e2>
 800ebb2:	f04f 30ff 	mov.w	r0, #4294967295
 800ebb6:	b00d      	add	sp, #52	; 0x34
 800ebb8:	ecbd 8b02 	vpop	{d8}
 800ebbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ebc0:	4642      	mov	r2, r8
 800ebc2:	464b      	mov	r3, r9
 800ebc4:	4640      	mov	r0, r8
 800ebc6:	4649      	mov	r1, r9
 800ebc8:	f7f1 ffc0 	bl	8000b4c <__aeabi_dcmpun>
 800ebcc:	b140      	cbz	r0, 800ebe0 <_printf_float+0xf0>
 800ebce:	464b      	mov	r3, r9
 800ebd0:	2b00      	cmp	r3, #0
 800ebd2:	bfbc      	itt	lt
 800ebd4:	232d      	movlt	r3, #45	; 0x2d
 800ebd6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800ebda:	487f      	ldr	r0, [pc, #508]	; (800edd8 <_printf_float+0x2e8>)
 800ebdc:	4b7f      	ldr	r3, [pc, #508]	; (800eddc <_printf_float+0x2ec>)
 800ebde:	e7d1      	b.n	800eb84 <_printf_float+0x94>
 800ebe0:	6863      	ldr	r3, [r4, #4]
 800ebe2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800ebe6:	9206      	str	r2, [sp, #24]
 800ebe8:	1c5a      	adds	r2, r3, #1
 800ebea:	d13f      	bne.n	800ec6c <_printf_float+0x17c>
 800ebec:	2306      	movs	r3, #6
 800ebee:	6063      	str	r3, [r4, #4]
 800ebf0:	9b05      	ldr	r3, [sp, #20]
 800ebf2:	6861      	ldr	r1, [r4, #4]
 800ebf4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800ebf8:	2300      	movs	r3, #0
 800ebfa:	9303      	str	r3, [sp, #12]
 800ebfc:	ab0a      	add	r3, sp, #40	; 0x28
 800ebfe:	e9cd b301 	strd	fp, r3, [sp, #4]
 800ec02:	ab09      	add	r3, sp, #36	; 0x24
 800ec04:	ec49 8b10 	vmov	d0, r8, r9
 800ec08:	9300      	str	r3, [sp, #0]
 800ec0a:	6022      	str	r2, [r4, #0]
 800ec0c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800ec10:	4628      	mov	r0, r5
 800ec12:	f7ff fecd 	bl	800e9b0 <__cvt>
 800ec16:	9b06      	ldr	r3, [sp, #24]
 800ec18:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ec1a:	2b47      	cmp	r3, #71	; 0x47
 800ec1c:	4680      	mov	r8, r0
 800ec1e:	d108      	bne.n	800ec32 <_printf_float+0x142>
 800ec20:	1cc8      	adds	r0, r1, #3
 800ec22:	db02      	blt.n	800ec2a <_printf_float+0x13a>
 800ec24:	6863      	ldr	r3, [r4, #4]
 800ec26:	4299      	cmp	r1, r3
 800ec28:	dd41      	ble.n	800ecae <_printf_float+0x1be>
 800ec2a:	f1ab 0b02 	sub.w	fp, fp, #2
 800ec2e:	fa5f fb8b 	uxtb.w	fp, fp
 800ec32:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ec36:	d820      	bhi.n	800ec7a <_printf_float+0x18a>
 800ec38:	3901      	subs	r1, #1
 800ec3a:	465a      	mov	r2, fp
 800ec3c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800ec40:	9109      	str	r1, [sp, #36]	; 0x24
 800ec42:	f7ff ff17 	bl	800ea74 <__exponent>
 800ec46:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ec48:	1813      	adds	r3, r2, r0
 800ec4a:	2a01      	cmp	r2, #1
 800ec4c:	4681      	mov	r9, r0
 800ec4e:	6123      	str	r3, [r4, #16]
 800ec50:	dc02      	bgt.n	800ec58 <_printf_float+0x168>
 800ec52:	6822      	ldr	r2, [r4, #0]
 800ec54:	07d2      	lsls	r2, r2, #31
 800ec56:	d501      	bpl.n	800ec5c <_printf_float+0x16c>
 800ec58:	3301      	adds	r3, #1
 800ec5a:	6123      	str	r3, [r4, #16]
 800ec5c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800ec60:	2b00      	cmp	r3, #0
 800ec62:	d09c      	beq.n	800eb9e <_printf_float+0xae>
 800ec64:	232d      	movs	r3, #45	; 0x2d
 800ec66:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ec6a:	e798      	b.n	800eb9e <_printf_float+0xae>
 800ec6c:	9a06      	ldr	r2, [sp, #24]
 800ec6e:	2a47      	cmp	r2, #71	; 0x47
 800ec70:	d1be      	bne.n	800ebf0 <_printf_float+0x100>
 800ec72:	2b00      	cmp	r3, #0
 800ec74:	d1bc      	bne.n	800ebf0 <_printf_float+0x100>
 800ec76:	2301      	movs	r3, #1
 800ec78:	e7b9      	b.n	800ebee <_printf_float+0xfe>
 800ec7a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800ec7e:	d118      	bne.n	800ecb2 <_printf_float+0x1c2>
 800ec80:	2900      	cmp	r1, #0
 800ec82:	6863      	ldr	r3, [r4, #4]
 800ec84:	dd0b      	ble.n	800ec9e <_printf_float+0x1ae>
 800ec86:	6121      	str	r1, [r4, #16]
 800ec88:	b913      	cbnz	r3, 800ec90 <_printf_float+0x1a0>
 800ec8a:	6822      	ldr	r2, [r4, #0]
 800ec8c:	07d0      	lsls	r0, r2, #31
 800ec8e:	d502      	bpl.n	800ec96 <_printf_float+0x1a6>
 800ec90:	3301      	adds	r3, #1
 800ec92:	440b      	add	r3, r1
 800ec94:	6123      	str	r3, [r4, #16]
 800ec96:	65a1      	str	r1, [r4, #88]	; 0x58
 800ec98:	f04f 0900 	mov.w	r9, #0
 800ec9c:	e7de      	b.n	800ec5c <_printf_float+0x16c>
 800ec9e:	b913      	cbnz	r3, 800eca6 <_printf_float+0x1b6>
 800eca0:	6822      	ldr	r2, [r4, #0]
 800eca2:	07d2      	lsls	r2, r2, #31
 800eca4:	d501      	bpl.n	800ecaa <_printf_float+0x1ba>
 800eca6:	3302      	adds	r3, #2
 800eca8:	e7f4      	b.n	800ec94 <_printf_float+0x1a4>
 800ecaa:	2301      	movs	r3, #1
 800ecac:	e7f2      	b.n	800ec94 <_printf_float+0x1a4>
 800ecae:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800ecb2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ecb4:	4299      	cmp	r1, r3
 800ecb6:	db05      	blt.n	800ecc4 <_printf_float+0x1d4>
 800ecb8:	6823      	ldr	r3, [r4, #0]
 800ecba:	6121      	str	r1, [r4, #16]
 800ecbc:	07d8      	lsls	r0, r3, #31
 800ecbe:	d5ea      	bpl.n	800ec96 <_printf_float+0x1a6>
 800ecc0:	1c4b      	adds	r3, r1, #1
 800ecc2:	e7e7      	b.n	800ec94 <_printf_float+0x1a4>
 800ecc4:	2900      	cmp	r1, #0
 800ecc6:	bfd4      	ite	le
 800ecc8:	f1c1 0202 	rsble	r2, r1, #2
 800eccc:	2201      	movgt	r2, #1
 800ecce:	4413      	add	r3, r2
 800ecd0:	e7e0      	b.n	800ec94 <_printf_float+0x1a4>
 800ecd2:	6823      	ldr	r3, [r4, #0]
 800ecd4:	055a      	lsls	r2, r3, #21
 800ecd6:	d407      	bmi.n	800ece8 <_printf_float+0x1f8>
 800ecd8:	6923      	ldr	r3, [r4, #16]
 800ecda:	4642      	mov	r2, r8
 800ecdc:	4631      	mov	r1, r6
 800ecde:	4628      	mov	r0, r5
 800ece0:	47b8      	blx	r7
 800ece2:	3001      	adds	r0, #1
 800ece4:	d12c      	bne.n	800ed40 <_printf_float+0x250>
 800ece6:	e764      	b.n	800ebb2 <_printf_float+0xc2>
 800ece8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ecec:	f240 80e0 	bls.w	800eeb0 <_printf_float+0x3c0>
 800ecf0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ecf4:	2200      	movs	r2, #0
 800ecf6:	2300      	movs	r3, #0
 800ecf8:	f7f1 fef6 	bl	8000ae8 <__aeabi_dcmpeq>
 800ecfc:	2800      	cmp	r0, #0
 800ecfe:	d034      	beq.n	800ed6a <_printf_float+0x27a>
 800ed00:	4a37      	ldr	r2, [pc, #220]	; (800ede0 <_printf_float+0x2f0>)
 800ed02:	2301      	movs	r3, #1
 800ed04:	4631      	mov	r1, r6
 800ed06:	4628      	mov	r0, r5
 800ed08:	47b8      	blx	r7
 800ed0a:	3001      	adds	r0, #1
 800ed0c:	f43f af51 	beq.w	800ebb2 <_printf_float+0xc2>
 800ed10:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ed14:	429a      	cmp	r2, r3
 800ed16:	db02      	blt.n	800ed1e <_printf_float+0x22e>
 800ed18:	6823      	ldr	r3, [r4, #0]
 800ed1a:	07d8      	lsls	r0, r3, #31
 800ed1c:	d510      	bpl.n	800ed40 <_printf_float+0x250>
 800ed1e:	ee18 3a10 	vmov	r3, s16
 800ed22:	4652      	mov	r2, sl
 800ed24:	4631      	mov	r1, r6
 800ed26:	4628      	mov	r0, r5
 800ed28:	47b8      	blx	r7
 800ed2a:	3001      	adds	r0, #1
 800ed2c:	f43f af41 	beq.w	800ebb2 <_printf_float+0xc2>
 800ed30:	f04f 0800 	mov.w	r8, #0
 800ed34:	f104 091a 	add.w	r9, r4, #26
 800ed38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ed3a:	3b01      	subs	r3, #1
 800ed3c:	4543      	cmp	r3, r8
 800ed3e:	dc09      	bgt.n	800ed54 <_printf_float+0x264>
 800ed40:	6823      	ldr	r3, [r4, #0]
 800ed42:	079b      	lsls	r3, r3, #30
 800ed44:	f100 8105 	bmi.w	800ef52 <_printf_float+0x462>
 800ed48:	68e0      	ldr	r0, [r4, #12]
 800ed4a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ed4c:	4298      	cmp	r0, r3
 800ed4e:	bfb8      	it	lt
 800ed50:	4618      	movlt	r0, r3
 800ed52:	e730      	b.n	800ebb6 <_printf_float+0xc6>
 800ed54:	2301      	movs	r3, #1
 800ed56:	464a      	mov	r2, r9
 800ed58:	4631      	mov	r1, r6
 800ed5a:	4628      	mov	r0, r5
 800ed5c:	47b8      	blx	r7
 800ed5e:	3001      	adds	r0, #1
 800ed60:	f43f af27 	beq.w	800ebb2 <_printf_float+0xc2>
 800ed64:	f108 0801 	add.w	r8, r8, #1
 800ed68:	e7e6      	b.n	800ed38 <_printf_float+0x248>
 800ed6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ed6c:	2b00      	cmp	r3, #0
 800ed6e:	dc39      	bgt.n	800ede4 <_printf_float+0x2f4>
 800ed70:	4a1b      	ldr	r2, [pc, #108]	; (800ede0 <_printf_float+0x2f0>)
 800ed72:	2301      	movs	r3, #1
 800ed74:	4631      	mov	r1, r6
 800ed76:	4628      	mov	r0, r5
 800ed78:	47b8      	blx	r7
 800ed7a:	3001      	adds	r0, #1
 800ed7c:	f43f af19 	beq.w	800ebb2 <_printf_float+0xc2>
 800ed80:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ed84:	4313      	orrs	r3, r2
 800ed86:	d102      	bne.n	800ed8e <_printf_float+0x29e>
 800ed88:	6823      	ldr	r3, [r4, #0]
 800ed8a:	07d9      	lsls	r1, r3, #31
 800ed8c:	d5d8      	bpl.n	800ed40 <_printf_float+0x250>
 800ed8e:	ee18 3a10 	vmov	r3, s16
 800ed92:	4652      	mov	r2, sl
 800ed94:	4631      	mov	r1, r6
 800ed96:	4628      	mov	r0, r5
 800ed98:	47b8      	blx	r7
 800ed9a:	3001      	adds	r0, #1
 800ed9c:	f43f af09 	beq.w	800ebb2 <_printf_float+0xc2>
 800eda0:	f04f 0900 	mov.w	r9, #0
 800eda4:	f104 0a1a 	add.w	sl, r4, #26
 800eda8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800edaa:	425b      	negs	r3, r3
 800edac:	454b      	cmp	r3, r9
 800edae:	dc01      	bgt.n	800edb4 <_printf_float+0x2c4>
 800edb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800edb2:	e792      	b.n	800ecda <_printf_float+0x1ea>
 800edb4:	2301      	movs	r3, #1
 800edb6:	4652      	mov	r2, sl
 800edb8:	4631      	mov	r1, r6
 800edba:	4628      	mov	r0, r5
 800edbc:	47b8      	blx	r7
 800edbe:	3001      	adds	r0, #1
 800edc0:	f43f aef7 	beq.w	800ebb2 <_printf_float+0xc2>
 800edc4:	f109 0901 	add.w	r9, r9, #1
 800edc8:	e7ee      	b.n	800eda8 <_printf_float+0x2b8>
 800edca:	bf00      	nop
 800edcc:	7fefffff 	.word	0x7fefffff
 800edd0:	080147d8 	.word	0x080147d8
 800edd4:	080147dc 	.word	0x080147dc
 800edd8:	080147e4 	.word	0x080147e4
 800eddc:	080147e0 	.word	0x080147e0
 800ede0:	08014c21 	.word	0x08014c21
 800ede4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ede6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800ede8:	429a      	cmp	r2, r3
 800edea:	bfa8      	it	ge
 800edec:	461a      	movge	r2, r3
 800edee:	2a00      	cmp	r2, #0
 800edf0:	4691      	mov	r9, r2
 800edf2:	dc37      	bgt.n	800ee64 <_printf_float+0x374>
 800edf4:	f04f 0b00 	mov.w	fp, #0
 800edf8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800edfc:	f104 021a 	add.w	r2, r4, #26
 800ee00:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800ee02:	9305      	str	r3, [sp, #20]
 800ee04:	eba3 0309 	sub.w	r3, r3, r9
 800ee08:	455b      	cmp	r3, fp
 800ee0a:	dc33      	bgt.n	800ee74 <_printf_float+0x384>
 800ee0c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ee10:	429a      	cmp	r2, r3
 800ee12:	db3b      	blt.n	800ee8c <_printf_float+0x39c>
 800ee14:	6823      	ldr	r3, [r4, #0]
 800ee16:	07da      	lsls	r2, r3, #31
 800ee18:	d438      	bmi.n	800ee8c <_printf_float+0x39c>
 800ee1a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ee1c:	9b05      	ldr	r3, [sp, #20]
 800ee1e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ee20:	1ad3      	subs	r3, r2, r3
 800ee22:	eba2 0901 	sub.w	r9, r2, r1
 800ee26:	4599      	cmp	r9, r3
 800ee28:	bfa8      	it	ge
 800ee2a:	4699      	movge	r9, r3
 800ee2c:	f1b9 0f00 	cmp.w	r9, #0
 800ee30:	dc35      	bgt.n	800ee9e <_printf_float+0x3ae>
 800ee32:	f04f 0800 	mov.w	r8, #0
 800ee36:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ee3a:	f104 0a1a 	add.w	sl, r4, #26
 800ee3e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ee42:	1a9b      	subs	r3, r3, r2
 800ee44:	eba3 0309 	sub.w	r3, r3, r9
 800ee48:	4543      	cmp	r3, r8
 800ee4a:	f77f af79 	ble.w	800ed40 <_printf_float+0x250>
 800ee4e:	2301      	movs	r3, #1
 800ee50:	4652      	mov	r2, sl
 800ee52:	4631      	mov	r1, r6
 800ee54:	4628      	mov	r0, r5
 800ee56:	47b8      	blx	r7
 800ee58:	3001      	adds	r0, #1
 800ee5a:	f43f aeaa 	beq.w	800ebb2 <_printf_float+0xc2>
 800ee5e:	f108 0801 	add.w	r8, r8, #1
 800ee62:	e7ec      	b.n	800ee3e <_printf_float+0x34e>
 800ee64:	4613      	mov	r3, r2
 800ee66:	4631      	mov	r1, r6
 800ee68:	4642      	mov	r2, r8
 800ee6a:	4628      	mov	r0, r5
 800ee6c:	47b8      	blx	r7
 800ee6e:	3001      	adds	r0, #1
 800ee70:	d1c0      	bne.n	800edf4 <_printf_float+0x304>
 800ee72:	e69e      	b.n	800ebb2 <_printf_float+0xc2>
 800ee74:	2301      	movs	r3, #1
 800ee76:	4631      	mov	r1, r6
 800ee78:	4628      	mov	r0, r5
 800ee7a:	9205      	str	r2, [sp, #20]
 800ee7c:	47b8      	blx	r7
 800ee7e:	3001      	adds	r0, #1
 800ee80:	f43f ae97 	beq.w	800ebb2 <_printf_float+0xc2>
 800ee84:	9a05      	ldr	r2, [sp, #20]
 800ee86:	f10b 0b01 	add.w	fp, fp, #1
 800ee8a:	e7b9      	b.n	800ee00 <_printf_float+0x310>
 800ee8c:	ee18 3a10 	vmov	r3, s16
 800ee90:	4652      	mov	r2, sl
 800ee92:	4631      	mov	r1, r6
 800ee94:	4628      	mov	r0, r5
 800ee96:	47b8      	blx	r7
 800ee98:	3001      	adds	r0, #1
 800ee9a:	d1be      	bne.n	800ee1a <_printf_float+0x32a>
 800ee9c:	e689      	b.n	800ebb2 <_printf_float+0xc2>
 800ee9e:	9a05      	ldr	r2, [sp, #20]
 800eea0:	464b      	mov	r3, r9
 800eea2:	4442      	add	r2, r8
 800eea4:	4631      	mov	r1, r6
 800eea6:	4628      	mov	r0, r5
 800eea8:	47b8      	blx	r7
 800eeaa:	3001      	adds	r0, #1
 800eeac:	d1c1      	bne.n	800ee32 <_printf_float+0x342>
 800eeae:	e680      	b.n	800ebb2 <_printf_float+0xc2>
 800eeb0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800eeb2:	2a01      	cmp	r2, #1
 800eeb4:	dc01      	bgt.n	800eeba <_printf_float+0x3ca>
 800eeb6:	07db      	lsls	r3, r3, #31
 800eeb8:	d538      	bpl.n	800ef2c <_printf_float+0x43c>
 800eeba:	2301      	movs	r3, #1
 800eebc:	4642      	mov	r2, r8
 800eebe:	4631      	mov	r1, r6
 800eec0:	4628      	mov	r0, r5
 800eec2:	47b8      	blx	r7
 800eec4:	3001      	adds	r0, #1
 800eec6:	f43f ae74 	beq.w	800ebb2 <_printf_float+0xc2>
 800eeca:	ee18 3a10 	vmov	r3, s16
 800eece:	4652      	mov	r2, sl
 800eed0:	4631      	mov	r1, r6
 800eed2:	4628      	mov	r0, r5
 800eed4:	47b8      	blx	r7
 800eed6:	3001      	adds	r0, #1
 800eed8:	f43f ae6b 	beq.w	800ebb2 <_printf_float+0xc2>
 800eedc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800eee0:	2200      	movs	r2, #0
 800eee2:	2300      	movs	r3, #0
 800eee4:	f7f1 fe00 	bl	8000ae8 <__aeabi_dcmpeq>
 800eee8:	b9d8      	cbnz	r0, 800ef22 <_printf_float+0x432>
 800eeea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800eeec:	f108 0201 	add.w	r2, r8, #1
 800eef0:	3b01      	subs	r3, #1
 800eef2:	4631      	mov	r1, r6
 800eef4:	4628      	mov	r0, r5
 800eef6:	47b8      	blx	r7
 800eef8:	3001      	adds	r0, #1
 800eefa:	d10e      	bne.n	800ef1a <_printf_float+0x42a>
 800eefc:	e659      	b.n	800ebb2 <_printf_float+0xc2>
 800eefe:	2301      	movs	r3, #1
 800ef00:	4652      	mov	r2, sl
 800ef02:	4631      	mov	r1, r6
 800ef04:	4628      	mov	r0, r5
 800ef06:	47b8      	blx	r7
 800ef08:	3001      	adds	r0, #1
 800ef0a:	f43f ae52 	beq.w	800ebb2 <_printf_float+0xc2>
 800ef0e:	f108 0801 	add.w	r8, r8, #1
 800ef12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ef14:	3b01      	subs	r3, #1
 800ef16:	4543      	cmp	r3, r8
 800ef18:	dcf1      	bgt.n	800eefe <_printf_float+0x40e>
 800ef1a:	464b      	mov	r3, r9
 800ef1c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800ef20:	e6dc      	b.n	800ecdc <_printf_float+0x1ec>
 800ef22:	f04f 0800 	mov.w	r8, #0
 800ef26:	f104 0a1a 	add.w	sl, r4, #26
 800ef2a:	e7f2      	b.n	800ef12 <_printf_float+0x422>
 800ef2c:	2301      	movs	r3, #1
 800ef2e:	4642      	mov	r2, r8
 800ef30:	e7df      	b.n	800eef2 <_printf_float+0x402>
 800ef32:	2301      	movs	r3, #1
 800ef34:	464a      	mov	r2, r9
 800ef36:	4631      	mov	r1, r6
 800ef38:	4628      	mov	r0, r5
 800ef3a:	47b8      	blx	r7
 800ef3c:	3001      	adds	r0, #1
 800ef3e:	f43f ae38 	beq.w	800ebb2 <_printf_float+0xc2>
 800ef42:	f108 0801 	add.w	r8, r8, #1
 800ef46:	68e3      	ldr	r3, [r4, #12]
 800ef48:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ef4a:	1a5b      	subs	r3, r3, r1
 800ef4c:	4543      	cmp	r3, r8
 800ef4e:	dcf0      	bgt.n	800ef32 <_printf_float+0x442>
 800ef50:	e6fa      	b.n	800ed48 <_printf_float+0x258>
 800ef52:	f04f 0800 	mov.w	r8, #0
 800ef56:	f104 0919 	add.w	r9, r4, #25
 800ef5a:	e7f4      	b.n	800ef46 <_printf_float+0x456>

0800ef5c <_printf_common>:
 800ef5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ef60:	4616      	mov	r6, r2
 800ef62:	4699      	mov	r9, r3
 800ef64:	688a      	ldr	r2, [r1, #8]
 800ef66:	690b      	ldr	r3, [r1, #16]
 800ef68:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ef6c:	4293      	cmp	r3, r2
 800ef6e:	bfb8      	it	lt
 800ef70:	4613      	movlt	r3, r2
 800ef72:	6033      	str	r3, [r6, #0]
 800ef74:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ef78:	4607      	mov	r7, r0
 800ef7a:	460c      	mov	r4, r1
 800ef7c:	b10a      	cbz	r2, 800ef82 <_printf_common+0x26>
 800ef7e:	3301      	adds	r3, #1
 800ef80:	6033      	str	r3, [r6, #0]
 800ef82:	6823      	ldr	r3, [r4, #0]
 800ef84:	0699      	lsls	r1, r3, #26
 800ef86:	bf42      	ittt	mi
 800ef88:	6833      	ldrmi	r3, [r6, #0]
 800ef8a:	3302      	addmi	r3, #2
 800ef8c:	6033      	strmi	r3, [r6, #0]
 800ef8e:	6825      	ldr	r5, [r4, #0]
 800ef90:	f015 0506 	ands.w	r5, r5, #6
 800ef94:	d106      	bne.n	800efa4 <_printf_common+0x48>
 800ef96:	f104 0a19 	add.w	sl, r4, #25
 800ef9a:	68e3      	ldr	r3, [r4, #12]
 800ef9c:	6832      	ldr	r2, [r6, #0]
 800ef9e:	1a9b      	subs	r3, r3, r2
 800efa0:	42ab      	cmp	r3, r5
 800efa2:	dc26      	bgt.n	800eff2 <_printf_common+0x96>
 800efa4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800efa8:	1e13      	subs	r3, r2, #0
 800efaa:	6822      	ldr	r2, [r4, #0]
 800efac:	bf18      	it	ne
 800efae:	2301      	movne	r3, #1
 800efb0:	0692      	lsls	r2, r2, #26
 800efb2:	d42b      	bmi.n	800f00c <_printf_common+0xb0>
 800efb4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800efb8:	4649      	mov	r1, r9
 800efba:	4638      	mov	r0, r7
 800efbc:	47c0      	blx	r8
 800efbe:	3001      	adds	r0, #1
 800efc0:	d01e      	beq.n	800f000 <_printf_common+0xa4>
 800efc2:	6823      	ldr	r3, [r4, #0]
 800efc4:	68e5      	ldr	r5, [r4, #12]
 800efc6:	6832      	ldr	r2, [r6, #0]
 800efc8:	f003 0306 	and.w	r3, r3, #6
 800efcc:	2b04      	cmp	r3, #4
 800efce:	bf08      	it	eq
 800efd0:	1aad      	subeq	r5, r5, r2
 800efd2:	68a3      	ldr	r3, [r4, #8]
 800efd4:	6922      	ldr	r2, [r4, #16]
 800efd6:	bf0c      	ite	eq
 800efd8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800efdc:	2500      	movne	r5, #0
 800efde:	4293      	cmp	r3, r2
 800efe0:	bfc4      	itt	gt
 800efe2:	1a9b      	subgt	r3, r3, r2
 800efe4:	18ed      	addgt	r5, r5, r3
 800efe6:	2600      	movs	r6, #0
 800efe8:	341a      	adds	r4, #26
 800efea:	42b5      	cmp	r5, r6
 800efec:	d11a      	bne.n	800f024 <_printf_common+0xc8>
 800efee:	2000      	movs	r0, #0
 800eff0:	e008      	b.n	800f004 <_printf_common+0xa8>
 800eff2:	2301      	movs	r3, #1
 800eff4:	4652      	mov	r2, sl
 800eff6:	4649      	mov	r1, r9
 800eff8:	4638      	mov	r0, r7
 800effa:	47c0      	blx	r8
 800effc:	3001      	adds	r0, #1
 800effe:	d103      	bne.n	800f008 <_printf_common+0xac>
 800f000:	f04f 30ff 	mov.w	r0, #4294967295
 800f004:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f008:	3501      	adds	r5, #1
 800f00a:	e7c6      	b.n	800ef9a <_printf_common+0x3e>
 800f00c:	18e1      	adds	r1, r4, r3
 800f00e:	1c5a      	adds	r2, r3, #1
 800f010:	2030      	movs	r0, #48	; 0x30
 800f012:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f016:	4422      	add	r2, r4
 800f018:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f01c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f020:	3302      	adds	r3, #2
 800f022:	e7c7      	b.n	800efb4 <_printf_common+0x58>
 800f024:	2301      	movs	r3, #1
 800f026:	4622      	mov	r2, r4
 800f028:	4649      	mov	r1, r9
 800f02a:	4638      	mov	r0, r7
 800f02c:	47c0      	blx	r8
 800f02e:	3001      	adds	r0, #1
 800f030:	d0e6      	beq.n	800f000 <_printf_common+0xa4>
 800f032:	3601      	adds	r6, #1
 800f034:	e7d9      	b.n	800efea <_printf_common+0x8e>
	...

0800f038 <_printf_i>:
 800f038:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f03c:	460c      	mov	r4, r1
 800f03e:	4691      	mov	r9, r2
 800f040:	7e27      	ldrb	r7, [r4, #24]
 800f042:	990c      	ldr	r1, [sp, #48]	; 0x30
 800f044:	2f78      	cmp	r7, #120	; 0x78
 800f046:	4680      	mov	r8, r0
 800f048:	469a      	mov	sl, r3
 800f04a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f04e:	d807      	bhi.n	800f060 <_printf_i+0x28>
 800f050:	2f62      	cmp	r7, #98	; 0x62
 800f052:	d80a      	bhi.n	800f06a <_printf_i+0x32>
 800f054:	2f00      	cmp	r7, #0
 800f056:	f000 80d8 	beq.w	800f20a <_printf_i+0x1d2>
 800f05a:	2f58      	cmp	r7, #88	; 0x58
 800f05c:	f000 80a3 	beq.w	800f1a6 <_printf_i+0x16e>
 800f060:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800f064:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800f068:	e03a      	b.n	800f0e0 <_printf_i+0xa8>
 800f06a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800f06e:	2b15      	cmp	r3, #21
 800f070:	d8f6      	bhi.n	800f060 <_printf_i+0x28>
 800f072:	a001      	add	r0, pc, #4	; (adr r0, 800f078 <_printf_i+0x40>)
 800f074:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800f078:	0800f0d1 	.word	0x0800f0d1
 800f07c:	0800f0e5 	.word	0x0800f0e5
 800f080:	0800f061 	.word	0x0800f061
 800f084:	0800f061 	.word	0x0800f061
 800f088:	0800f061 	.word	0x0800f061
 800f08c:	0800f061 	.word	0x0800f061
 800f090:	0800f0e5 	.word	0x0800f0e5
 800f094:	0800f061 	.word	0x0800f061
 800f098:	0800f061 	.word	0x0800f061
 800f09c:	0800f061 	.word	0x0800f061
 800f0a0:	0800f061 	.word	0x0800f061
 800f0a4:	0800f1f1 	.word	0x0800f1f1
 800f0a8:	0800f115 	.word	0x0800f115
 800f0ac:	0800f1d3 	.word	0x0800f1d3
 800f0b0:	0800f061 	.word	0x0800f061
 800f0b4:	0800f061 	.word	0x0800f061
 800f0b8:	0800f213 	.word	0x0800f213
 800f0bc:	0800f061 	.word	0x0800f061
 800f0c0:	0800f115 	.word	0x0800f115
 800f0c4:	0800f061 	.word	0x0800f061
 800f0c8:	0800f061 	.word	0x0800f061
 800f0cc:	0800f1db 	.word	0x0800f1db
 800f0d0:	680b      	ldr	r3, [r1, #0]
 800f0d2:	1d1a      	adds	r2, r3, #4
 800f0d4:	681b      	ldr	r3, [r3, #0]
 800f0d6:	600a      	str	r2, [r1, #0]
 800f0d8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800f0dc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f0e0:	2301      	movs	r3, #1
 800f0e2:	e0a3      	b.n	800f22c <_printf_i+0x1f4>
 800f0e4:	6825      	ldr	r5, [r4, #0]
 800f0e6:	6808      	ldr	r0, [r1, #0]
 800f0e8:	062e      	lsls	r6, r5, #24
 800f0ea:	f100 0304 	add.w	r3, r0, #4
 800f0ee:	d50a      	bpl.n	800f106 <_printf_i+0xce>
 800f0f0:	6805      	ldr	r5, [r0, #0]
 800f0f2:	600b      	str	r3, [r1, #0]
 800f0f4:	2d00      	cmp	r5, #0
 800f0f6:	da03      	bge.n	800f100 <_printf_i+0xc8>
 800f0f8:	232d      	movs	r3, #45	; 0x2d
 800f0fa:	426d      	negs	r5, r5
 800f0fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f100:	485e      	ldr	r0, [pc, #376]	; (800f27c <_printf_i+0x244>)
 800f102:	230a      	movs	r3, #10
 800f104:	e019      	b.n	800f13a <_printf_i+0x102>
 800f106:	f015 0f40 	tst.w	r5, #64	; 0x40
 800f10a:	6805      	ldr	r5, [r0, #0]
 800f10c:	600b      	str	r3, [r1, #0]
 800f10e:	bf18      	it	ne
 800f110:	b22d      	sxthne	r5, r5
 800f112:	e7ef      	b.n	800f0f4 <_printf_i+0xbc>
 800f114:	680b      	ldr	r3, [r1, #0]
 800f116:	6825      	ldr	r5, [r4, #0]
 800f118:	1d18      	adds	r0, r3, #4
 800f11a:	6008      	str	r0, [r1, #0]
 800f11c:	0628      	lsls	r0, r5, #24
 800f11e:	d501      	bpl.n	800f124 <_printf_i+0xec>
 800f120:	681d      	ldr	r5, [r3, #0]
 800f122:	e002      	b.n	800f12a <_printf_i+0xf2>
 800f124:	0669      	lsls	r1, r5, #25
 800f126:	d5fb      	bpl.n	800f120 <_printf_i+0xe8>
 800f128:	881d      	ldrh	r5, [r3, #0]
 800f12a:	4854      	ldr	r0, [pc, #336]	; (800f27c <_printf_i+0x244>)
 800f12c:	2f6f      	cmp	r7, #111	; 0x6f
 800f12e:	bf0c      	ite	eq
 800f130:	2308      	moveq	r3, #8
 800f132:	230a      	movne	r3, #10
 800f134:	2100      	movs	r1, #0
 800f136:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800f13a:	6866      	ldr	r6, [r4, #4]
 800f13c:	60a6      	str	r6, [r4, #8]
 800f13e:	2e00      	cmp	r6, #0
 800f140:	bfa2      	ittt	ge
 800f142:	6821      	ldrge	r1, [r4, #0]
 800f144:	f021 0104 	bicge.w	r1, r1, #4
 800f148:	6021      	strge	r1, [r4, #0]
 800f14a:	b90d      	cbnz	r5, 800f150 <_printf_i+0x118>
 800f14c:	2e00      	cmp	r6, #0
 800f14e:	d04d      	beq.n	800f1ec <_printf_i+0x1b4>
 800f150:	4616      	mov	r6, r2
 800f152:	fbb5 f1f3 	udiv	r1, r5, r3
 800f156:	fb03 5711 	mls	r7, r3, r1, r5
 800f15a:	5dc7      	ldrb	r7, [r0, r7]
 800f15c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f160:	462f      	mov	r7, r5
 800f162:	42bb      	cmp	r3, r7
 800f164:	460d      	mov	r5, r1
 800f166:	d9f4      	bls.n	800f152 <_printf_i+0x11a>
 800f168:	2b08      	cmp	r3, #8
 800f16a:	d10b      	bne.n	800f184 <_printf_i+0x14c>
 800f16c:	6823      	ldr	r3, [r4, #0]
 800f16e:	07df      	lsls	r7, r3, #31
 800f170:	d508      	bpl.n	800f184 <_printf_i+0x14c>
 800f172:	6923      	ldr	r3, [r4, #16]
 800f174:	6861      	ldr	r1, [r4, #4]
 800f176:	4299      	cmp	r1, r3
 800f178:	bfde      	ittt	le
 800f17a:	2330      	movle	r3, #48	; 0x30
 800f17c:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f180:	f106 36ff 	addle.w	r6, r6, #4294967295
 800f184:	1b92      	subs	r2, r2, r6
 800f186:	6122      	str	r2, [r4, #16]
 800f188:	f8cd a000 	str.w	sl, [sp]
 800f18c:	464b      	mov	r3, r9
 800f18e:	aa03      	add	r2, sp, #12
 800f190:	4621      	mov	r1, r4
 800f192:	4640      	mov	r0, r8
 800f194:	f7ff fee2 	bl	800ef5c <_printf_common>
 800f198:	3001      	adds	r0, #1
 800f19a:	d14c      	bne.n	800f236 <_printf_i+0x1fe>
 800f19c:	f04f 30ff 	mov.w	r0, #4294967295
 800f1a0:	b004      	add	sp, #16
 800f1a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f1a6:	4835      	ldr	r0, [pc, #212]	; (800f27c <_printf_i+0x244>)
 800f1a8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800f1ac:	6823      	ldr	r3, [r4, #0]
 800f1ae:	680e      	ldr	r6, [r1, #0]
 800f1b0:	061f      	lsls	r7, r3, #24
 800f1b2:	f856 5b04 	ldr.w	r5, [r6], #4
 800f1b6:	600e      	str	r6, [r1, #0]
 800f1b8:	d514      	bpl.n	800f1e4 <_printf_i+0x1ac>
 800f1ba:	07d9      	lsls	r1, r3, #31
 800f1bc:	bf44      	itt	mi
 800f1be:	f043 0320 	orrmi.w	r3, r3, #32
 800f1c2:	6023      	strmi	r3, [r4, #0]
 800f1c4:	b91d      	cbnz	r5, 800f1ce <_printf_i+0x196>
 800f1c6:	6823      	ldr	r3, [r4, #0]
 800f1c8:	f023 0320 	bic.w	r3, r3, #32
 800f1cc:	6023      	str	r3, [r4, #0]
 800f1ce:	2310      	movs	r3, #16
 800f1d0:	e7b0      	b.n	800f134 <_printf_i+0xfc>
 800f1d2:	6823      	ldr	r3, [r4, #0]
 800f1d4:	f043 0320 	orr.w	r3, r3, #32
 800f1d8:	6023      	str	r3, [r4, #0]
 800f1da:	2378      	movs	r3, #120	; 0x78
 800f1dc:	4828      	ldr	r0, [pc, #160]	; (800f280 <_printf_i+0x248>)
 800f1de:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800f1e2:	e7e3      	b.n	800f1ac <_printf_i+0x174>
 800f1e4:	065e      	lsls	r6, r3, #25
 800f1e6:	bf48      	it	mi
 800f1e8:	b2ad      	uxthmi	r5, r5
 800f1ea:	e7e6      	b.n	800f1ba <_printf_i+0x182>
 800f1ec:	4616      	mov	r6, r2
 800f1ee:	e7bb      	b.n	800f168 <_printf_i+0x130>
 800f1f0:	680b      	ldr	r3, [r1, #0]
 800f1f2:	6826      	ldr	r6, [r4, #0]
 800f1f4:	6960      	ldr	r0, [r4, #20]
 800f1f6:	1d1d      	adds	r5, r3, #4
 800f1f8:	600d      	str	r5, [r1, #0]
 800f1fa:	0635      	lsls	r5, r6, #24
 800f1fc:	681b      	ldr	r3, [r3, #0]
 800f1fe:	d501      	bpl.n	800f204 <_printf_i+0x1cc>
 800f200:	6018      	str	r0, [r3, #0]
 800f202:	e002      	b.n	800f20a <_printf_i+0x1d2>
 800f204:	0671      	lsls	r1, r6, #25
 800f206:	d5fb      	bpl.n	800f200 <_printf_i+0x1c8>
 800f208:	8018      	strh	r0, [r3, #0]
 800f20a:	2300      	movs	r3, #0
 800f20c:	6123      	str	r3, [r4, #16]
 800f20e:	4616      	mov	r6, r2
 800f210:	e7ba      	b.n	800f188 <_printf_i+0x150>
 800f212:	680b      	ldr	r3, [r1, #0]
 800f214:	1d1a      	adds	r2, r3, #4
 800f216:	600a      	str	r2, [r1, #0]
 800f218:	681e      	ldr	r6, [r3, #0]
 800f21a:	6862      	ldr	r2, [r4, #4]
 800f21c:	2100      	movs	r1, #0
 800f21e:	4630      	mov	r0, r6
 800f220:	f7f0 ffee 	bl	8000200 <memchr>
 800f224:	b108      	cbz	r0, 800f22a <_printf_i+0x1f2>
 800f226:	1b80      	subs	r0, r0, r6
 800f228:	6060      	str	r0, [r4, #4]
 800f22a:	6863      	ldr	r3, [r4, #4]
 800f22c:	6123      	str	r3, [r4, #16]
 800f22e:	2300      	movs	r3, #0
 800f230:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f234:	e7a8      	b.n	800f188 <_printf_i+0x150>
 800f236:	6923      	ldr	r3, [r4, #16]
 800f238:	4632      	mov	r2, r6
 800f23a:	4649      	mov	r1, r9
 800f23c:	4640      	mov	r0, r8
 800f23e:	47d0      	blx	sl
 800f240:	3001      	adds	r0, #1
 800f242:	d0ab      	beq.n	800f19c <_printf_i+0x164>
 800f244:	6823      	ldr	r3, [r4, #0]
 800f246:	079b      	lsls	r3, r3, #30
 800f248:	d413      	bmi.n	800f272 <_printf_i+0x23a>
 800f24a:	68e0      	ldr	r0, [r4, #12]
 800f24c:	9b03      	ldr	r3, [sp, #12]
 800f24e:	4298      	cmp	r0, r3
 800f250:	bfb8      	it	lt
 800f252:	4618      	movlt	r0, r3
 800f254:	e7a4      	b.n	800f1a0 <_printf_i+0x168>
 800f256:	2301      	movs	r3, #1
 800f258:	4632      	mov	r2, r6
 800f25a:	4649      	mov	r1, r9
 800f25c:	4640      	mov	r0, r8
 800f25e:	47d0      	blx	sl
 800f260:	3001      	adds	r0, #1
 800f262:	d09b      	beq.n	800f19c <_printf_i+0x164>
 800f264:	3501      	adds	r5, #1
 800f266:	68e3      	ldr	r3, [r4, #12]
 800f268:	9903      	ldr	r1, [sp, #12]
 800f26a:	1a5b      	subs	r3, r3, r1
 800f26c:	42ab      	cmp	r3, r5
 800f26e:	dcf2      	bgt.n	800f256 <_printf_i+0x21e>
 800f270:	e7eb      	b.n	800f24a <_printf_i+0x212>
 800f272:	2500      	movs	r5, #0
 800f274:	f104 0619 	add.w	r6, r4, #25
 800f278:	e7f5      	b.n	800f266 <_printf_i+0x22e>
 800f27a:	bf00      	nop
 800f27c:	080147e8 	.word	0x080147e8
 800f280:	080147f9 	.word	0x080147f9

0800f284 <_scanf_float>:
 800f284:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f288:	b087      	sub	sp, #28
 800f28a:	4617      	mov	r7, r2
 800f28c:	9303      	str	r3, [sp, #12]
 800f28e:	688b      	ldr	r3, [r1, #8]
 800f290:	1e5a      	subs	r2, r3, #1
 800f292:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800f296:	bf83      	ittte	hi
 800f298:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800f29c:	195b      	addhi	r3, r3, r5
 800f29e:	9302      	strhi	r3, [sp, #8]
 800f2a0:	2300      	movls	r3, #0
 800f2a2:	bf86      	itte	hi
 800f2a4:	f240 135d 	movwhi	r3, #349	; 0x15d
 800f2a8:	608b      	strhi	r3, [r1, #8]
 800f2aa:	9302      	strls	r3, [sp, #8]
 800f2ac:	680b      	ldr	r3, [r1, #0]
 800f2ae:	468b      	mov	fp, r1
 800f2b0:	2500      	movs	r5, #0
 800f2b2:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800f2b6:	f84b 3b1c 	str.w	r3, [fp], #28
 800f2ba:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800f2be:	4680      	mov	r8, r0
 800f2c0:	460c      	mov	r4, r1
 800f2c2:	465e      	mov	r6, fp
 800f2c4:	46aa      	mov	sl, r5
 800f2c6:	46a9      	mov	r9, r5
 800f2c8:	9501      	str	r5, [sp, #4]
 800f2ca:	68a2      	ldr	r2, [r4, #8]
 800f2cc:	b152      	cbz	r2, 800f2e4 <_scanf_float+0x60>
 800f2ce:	683b      	ldr	r3, [r7, #0]
 800f2d0:	781b      	ldrb	r3, [r3, #0]
 800f2d2:	2b4e      	cmp	r3, #78	; 0x4e
 800f2d4:	d864      	bhi.n	800f3a0 <_scanf_float+0x11c>
 800f2d6:	2b40      	cmp	r3, #64	; 0x40
 800f2d8:	d83c      	bhi.n	800f354 <_scanf_float+0xd0>
 800f2da:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800f2de:	b2c8      	uxtb	r0, r1
 800f2e0:	280e      	cmp	r0, #14
 800f2e2:	d93a      	bls.n	800f35a <_scanf_float+0xd6>
 800f2e4:	f1b9 0f00 	cmp.w	r9, #0
 800f2e8:	d003      	beq.n	800f2f2 <_scanf_float+0x6e>
 800f2ea:	6823      	ldr	r3, [r4, #0]
 800f2ec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800f2f0:	6023      	str	r3, [r4, #0]
 800f2f2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f2f6:	f1ba 0f01 	cmp.w	sl, #1
 800f2fa:	f200 8113 	bhi.w	800f524 <_scanf_float+0x2a0>
 800f2fe:	455e      	cmp	r6, fp
 800f300:	f200 8105 	bhi.w	800f50e <_scanf_float+0x28a>
 800f304:	2501      	movs	r5, #1
 800f306:	4628      	mov	r0, r5
 800f308:	b007      	add	sp, #28
 800f30a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f30e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800f312:	2a0d      	cmp	r2, #13
 800f314:	d8e6      	bhi.n	800f2e4 <_scanf_float+0x60>
 800f316:	a101      	add	r1, pc, #4	; (adr r1, 800f31c <_scanf_float+0x98>)
 800f318:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800f31c:	0800f45b 	.word	0x0800f45b
 800f320:	0800f2e5 	.word	0x0800f2e5
 800f324:	0800f2e5 	.word	0x0800f2e5
 800f328:	0800f2e5 	.word	0x0800f2e5
 800f32c:	0800f4bb 	.word	0x0800f4bb
 800f330:	0800f493 	.word	0x0800f493
 800f334:	0800f2e5 	.word	0x0800f2e5
 800f338:	0800f2e5 	.word	0x0800f2e5
 800f33c:	0800f469 	.word	0x0800f469
 800f340:	0800f2e5 	.word	0x0800f2e5
 800f344:	0800f2e5 	.word	0x0800f2e5
 800f348:	0800f2e5 	.word	0x0800f2e5
 800f34c:	0800f2e5 	.word	0x0800f2e5
 800f350:	0800f421 	.word	0x0800f421
 800f354:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800f358:	e7db      	b.n	800f312 <_scanf_float+0x8e>
 800f35a:	290e      	cmp	r1, #14
 800f35c:	d8c2      	bhi.n	800f2e4 <_scanf_float+0x60>
 800f35e:	a001      	add	r0, pc, #4	; (adr r0, 800f364 <_scanf_float+0xe0>)
 800f360:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800f364:	0800f413 	.word	0x0800f413
 800f368:	0800f2e5 	.word	0x0800f2e5
 800f36c:	0800f413 	.word	0x0800f413
 800f370:	0800f4a7 	.word	0x0800f4a7
 800f374:	0800f2e5 	.word	0x0800f2e5
 800f378:	0800f3c1 	.word	0x0800f3c1
 800f37c:	0800f3fd 	.word	0x0800f3fd
 800f380:	0800f3fd 	.word	0x0800f3fd
 800f384:	0800f3fd 	.word	0x0800f3fd
 800f388:	0800f3fd 	.word	0x0800f3fd
 800f38c:	0800f3fd 	.word	0x0800f3fd
 800f390:	0800f3fd 	.word	0x0800f3fd
 800f394:	0800f3fd 	.word	0x0800f3fd
 800f398:	0800f3fd 	.word	0x0800f3fd
 800f39c:	0800f3fd 	.word	0x0800f3fd
 800f3a0:	2b6e      	cmp	r3, #110	; 0x6e
 800f3a2:	d809      	bhi.n	800f3b8 <_scanf_float+0x134>
 800f3a4:	2b60      	cmp	r3, #96	; 0x60
 800f3a6:	d8b2      	bhi.n	800f30e <_scanf_float+0x8a>
 800f3a8:	2b54      	cmp	r3, #84	; 0x54
 800f3aa:	d077      	beq.n	800f49c <_scanf_float+0x218>
 800f3ac:	2b59      	cmp	r3, #89	; 0x59
 800f3ae:	d199      	bne.n	800f2e4 <_scanf_float+0x60>
 800f3b0:	2d07      	cmp	r5, #7
 800f3b2:	d197      	bne.n	800f2e4 <_scanf_float+0x60>
 800f3b4:	2508      	movs	r5, #8
 800f3b6:	e029      	b.n	800f40c <_scanf_float+0x188>
 800f3b8:	2b74      	cmp	r3, #116	; 0x74
 800f3ba:	d06f      	beq.n	800f49c <_scanf_float+0x218>
 800f3bc:	2b79      	cmp	r3, #121	; 0x79
 800f3be:	e7f6      	b.n	800f3ae <_scanf_float+0x12a>
 800f3c0:	6821      	ldr	r1, [r4, #0]
 800f3c2:	05c8      	lsls	r0, r1, #23
 800f3c4:	d51a      	bpl.n	800f3fc <_scanf_float+0x178>
 800f3c6:	9b02      	ldr	r3, [sp, #8]
 800f3c8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800f3cc:	6021      	str	r1, [r4, #0]
 800f3ce:	f109 0901 	add.w	r9, r9, #1
 800f3d2:	b11b      	cbz	r3, 800f3dc <_scanf_float+0x158>
 800f3d4:	3b01      	subs	r3, #1
 800f3d6:	3201      	adds	r2, #1
 800f3d8:	9302      	str	r3, [sp, #8]
 800f3da:	60a2      	str	r2, [r4, #8]
 800f3dc:	68a3      	ldr	r3, [r4, #8]
 800f3de:	3b01      	subs	r3, #1
 800f3e0:	60a3      	str	r3, [r4, #8]
 800f3e2:	6923      	ldr	r3, [r4, #16]
 800f3e4:	3301      	adds	r3, #1
 800f3e6:	6123      	str	r3, [r4, #16]
 800f3e8:	687b      	ldr	r3, [r7, #4]
 800f3ea:	3b01      	subs	r3, #1
 800f3ec:	2b00      	cmp	r3, #0
 800f3ee:	607b      	str	r3, [r7, #4]
 800f3f0:	f340 8084 	ble.w	800f4fc <_scanf_float+0x278>
 800f3f4:	683b      	ldr	r3, [r7, #0]
 800f3f6:	3301      	adds	r3, #1
 800f3f8:	603b      	str	r3, [r7, #0]
 800f3fa:	e766      	b.n	800f2ca <_scanf_float+0x46>
 800f3fc:	eb1a 0f05 	cmn.w	sl, r5
 800f400:	f47f af70 	bne.w	800f2e4 <_scanf_float+0x60>
 800f404:	6822      	ldr	r2, [r4, #0]
 800f406:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800f40a:	6022      	str	r2, [r4, #0]
 800f40c:	f806 3b01 	strb.w	r3, [r6], #1
 800f410:	e7e4      	b.n	800f3dc <_scanf_float+0x158>
 800f412:	6822      	ldr	r2, [r4, #0]
 800f414:	0610      	lsls	r0, r2, #24
 800f416:	f57f af65 	bpl.w	800f2e4 <_scanf_float+0x60>
 800f41a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800f41e:	e7f4      	b.n	800f40a <_scanf_float+0x186>
 800f420:	f1ba 0f00 	cmp.w	sl, #0
 800f424:	d10e      	bne.n	800f444 <_scanf_float+0x1c0>
 800f426:	f1b9 0f00 	cmp.w	r9, #0
 800f42a:	d10e      	bne.n	800f44a <_scanf_float+0x1c6>
 800f42c:	6822      	ldr	r2, [r4, #0]
 800f42e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800f432:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800f436:	d108      	bne.n	800f44a <_scanf_float+0x1c6>
 800f438:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800f43c:	6022      	str	r2, [r4, #0]
 800f43e:	f04f 0a01 	mov.w	sl, #1
 800f442:	e7e3      	b.n	800f40c <_scanf_float+0x188>
 800f444:	f1ba 0f02 	cmp.w	sl, #2
 800f448:	d055      	beq.n	800f4f6 <_scanf_float+0x272>
 800f44a:	2d01      	cmp	r5, #1
 800f44c:	d002      	beq.n	800f454 <_scanf_float+0x1d0>
 800f44e:	2d04      	cmp	r5, #4
 800f450:	f47f af48 	bne.w	800f2e4 <_scanf_float+0x60>
 800f454:	3501      	adds	r5, #1
 800f456:	b2ed      	uxtb	r5, r5
 800f458:	e7d8      	b.n	800f40c <_scanf_float+0x188>
 800f45a:	f1ba 0f01 	cmp.w	sl, #1
 800f45e:	f47f af41 	bne.w	800f2e4 <_scanf_float+0x60>
 800f462:	f04f 0a02 	mov.w	sl, #2
 800f466:	e7d1      	b.n	800f40c <_scanf_float+0x188>
 800f468:	b97d      	cbnz	r5, 800f48a <_scanf_float+0x206>
 800f46a:	f1b9 0f00 	cmp.w	r9, #0
 800f46e:	f47f af3c 	bne.w	800f2ea <_scanf_float+0x66>
 800f472:	6822      	ldr	r2, [r4, #0]
 800f474:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800f478:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800f47c:	f47f af39 	bne.w	800f2f2 <_scanf_float+0x6e>
 800f480:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800f484:	6022      	str	r2, [r4, #0]
 800f486:	2501      	movs	r5, #1
 800f488:	e7c0      	b.n	800f40c <_scanf_float+0x188>
 800f48a:	2d03      	cmp	r5, #3
 800f48c:	d0e2      	beq.n	800f454 <_scanf_float+0x1d0>
 800f48e:	2d05      	cmp	r5, #5
 800f490:	e7de      	b.n	800f450 <_scanf_float+0x1cc>
 800f492:	2d02      	cmp	r5, #2
 800f494:	f47f af26 	bne.w	800f2e4 <_scanf_float+0x60>
 800f498:	2503      	movs	r5, #3
 800f49a:	e7b7      	b.n	800f40c <_scanf_float+0x188>
 800f49c:	2d06      	cmp	r5, #6
 800f49e:	f47f af21 	bne.w	800f2e4 <_scanf_float+0x60>
 800f4a2:	2507      	movs	r5, #7
 800f4a4:	e7b2      	b.n	800f40c <_scanf_float+0x188>
 800f4a6:	6822      	ldr	r2, [r4, #0]
 800f4a8:	0591      	lsls	r1, r2, #22
 800f4aa:	f57f af1b 	bpl.w	800f2e4 <_scanf_float+0x60>
 800f4ae:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800f4b2:	6022      	str	r2, [r4, #0]
 800f4b4:	f8cd 9004 	str.w	r9, [sp, #4]
 800f4b8:	e7a8      	b.n	800f40c <_scanf_float+0x188>
 800f4ba:	6822      	ldr	r2, [r4, #0]
 800f4bc:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800f4c0:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800f4c4:	d006      	beq.n	800f4d4 <_scanf_float+0x250>
 800f4c6:	0550      	lsls	r0, r2, #21
 800f4c8:	f57f af0c 	bpl.w	800f2e4 <_scanf_float+0x60>
 800f4cc:	f1b9 0f00 	cmp.w	r9, #0
 800f4d0:	f43f af0f 	beq.w	800f2f2 <_scanf_float+0x6e>
 800f4d4:	0591      	lsls	r1, r2, #22
 800f4d6:	bf58      	it	pl
 800f4d8:	9901      	ldrpl	r1, [sp, #4]
 800f4da:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800f4de:	bf58      	it	pl
 800f4e0:	eba9 0101 	subpl.w	r1, r9, r1
 800f4e4:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800f4e8:	bf58      	it	pl
 800f4ea:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800f4ee:	6022      	str	r2, [r4, #0]
 800f4f0:	f04f 0900 	mov.w	r9, #0
 800f4f4:	e78a      	b.n	800f40c <_scanf_float+0x188>
 800f4f6:	f04f 0a03 	mov.w	sl, #3
 800f4fa:	e787      	b.n	800f40c <_scanf_float+0x188>
 800f4fc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800f500:	4639      	mov	r1, r7
 800f502:	4640      	mov	r0, r8
 800f504:	4798      	blx	r3
 800f506:	2800      	cmp	r0, #0
 800f508:	f43f aedf 	beq.w	800f2ca <_scanf_float+0x46>
 800f50c:	e6ea      	b.n	800f2e4 <_scanf_float+0x60>
 800f50e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f512:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f516:	463a      	mov	r2, r7
 800f518:	4640      	mov	r0, r8
 800f51a:	4798      	blx	r3
 800f51c:	6923      	ldr	r3, [r4, #16]
 800f51e:	3b01      	subs	r3, #1
 800f520:	6123      	str	r3, [r4, #16]
 800f522:	e6ec      	b.n	800f2fe <_scanf_float+0x7a>
 800f524:	1e6b      	subs	r3, r5, #1
 800f526:	2b06      	cmp	r3, #6
 800f528:	d825      	bhi.n	800f576 <_scanf_float+0x2f2>
 800f52a:	2d02      	cmp	r5, #2
 800f52c:	d836      	bhi.n	800f59c <_scanf_float+0x318>
 800f52e:	455e      	cmp	r6, fp
 800f530:	f67f aee8 	bls.w	800f304 <_scanf_float+0x80>
 800f534:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f538:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f53c:	463a      	mov	r2, r7
 800f53e:	4640      	mov	r0, r8
 800f540:	4798      	blx	r3
 800f542:	6923      	ldr	r3, [r4, #16]
 800f544:	3b01      	subs	r3, #1
 800f546:	6123      	str	r3, [r4, #16]
 800f548:	e7f1      	b.n	800f52e <_scanf_float+0x2aa>
 800f54a:	9802      	ldr	r0, [sp, #8]
 800f54c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f550:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800f554:	9002      	str	r0, [sp, #8]
 800f556:	463a      	mov	r2, r7
 800f558:	4640      	mov	r0, r8
 800f55a:	4798      	blx	r3
 800f55c:	6923      	ldr	r3, [r4, #16]
 800f55e:	3b01      	subs	r3, #1
 800f560:	6123      	str	r3, [r4, #16]
 800f562:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f566:	fa5f fa8a 	uxtb.w	sl, sl
 800f56a:	f1ba 0f02 	cmp.w	sl, #2
 800f56e:	d1ec      	bne.n	800f54a <_scanf_float+0x2c6>
 800f570:	3d03      	subs	r5, #3
 800f572:	b2ed      	uxtb	r5, r5
 800f574:	1b76      	subs	r6, r6, r5
 800f576:	6823      	ldr	r3, [r4, #0]
 800f578:	05da      	lsls	r2, r3, #23
 800f57a:	d52f      	bpl.n	800f5dc <_scanf_float+0x358>
 800f57c:	055b      	lsls	r3, r3, #21
 800f57e:	d510      	bpl.n	800f5a2 <_scanf_float+0x31e>
 800f580:	455e      	cmp	r6, fp
 800f582:	f67f aebf 	bls.w	800f304 <_scanf_float+0x80>
 800f586:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f58a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f58e:	463a      	mov	r2, r7
 800f590:	4640      	mov	r0, r8
 800f592:	4798      	blx	r3
 800f594:	6923      	ldr	r3, [r4, #16]
 800f596:	3b01      	subs	r3, #1
 800f598:	6123      	str	r3, [r4, #16]
 800f59a:	e7f1      	b.n	800f580 <_scanf_float+0x2fc>
 800f59c:	46aa      	mov	sl, r5
 800f59e:	9602      	str	r6, [sp, #8]
 800f5a0:	e7df      	b.n	800f562 <_scanf_float+0x2de>
 800f5a2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800f5a6:	6923      	ldr	r3, [r4, #16]
 800f5a8:	2965      	cmp	r1, #101	; 0x65
 800f5aa:	f103 33ff 	add.w	r3, r3, #4294967295
 800f5ae:	f106 35ff 	add.w	r5, r6, #4294967295
 800f5b2:	6123      	str	r3, [r4, #16]
 800f5b4:	d00c      	beq.n	800f5d0 <_scanf_float+0x34c>
 800f5b6:	2945      	cmp	r1, #69	; 0x45
 800f5b8:	d00a      	beq.n	800f5d0 <_scanf_float+0x34c>
 800f5ba:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f5be:	463a      	mov	r2, r7
 800f5c0:	4640      	mov	r0, r8
 800f5c2:	4798      	blx	r3
 800f5c4:	6923      	ldr	r3, [r4, #16]
 800f5c6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800f5ca:	3b01      	subs	r3, #1
 800f5cc:	1eb5      	subs	r5, r6, #2
 800f5ce:	6123      	str	r3, [r4, #16]
 800f5d0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f5d4:	463a      	mov	r2, r7
 800f5d6:	4640      	mov	r0, r8
 800f5d8:	4798      	blx	r3
 800f5da:	462e      	mov	r6, r5
 800f5dc:	6825      	ldr	r5, [r4, #0]
 800f5de:	f015 0510 	ands.w	r5, r5, #16
 800f5e2:	d158      	bne.n	800f696 <_scanf_float+0x412>
 800f5e4:	7035      	strb	r5, [r6, #0]
 800f5e6:	6823      	ldr	r3, [r4, #0]
 800f5e8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800f5ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800f5f0:	d11c      	bne.n	800f62c <_scanf_float+0x3a8>
 800f5f2:	9b01      	ldr	r3, [sp, #4]
 800f5f4:	454b      	cmp	r3, r9
 800f5f6:	eba3 0209 	sub.w	r2, r3, r9
 800f5fa:	d124      	bne.n	800f646 <_scanf_float+0x3c2>
 800f5fc:	2200      	movs	r2, #0
 800f5fe:	4659      	mov	r1, fp
 800f600:	4640      	mov	r0, r8
 800f602:	f001 f86b 	bl	80106dc <_strtod_r>
 800f606:	9b03      	ldr	r3, [sp, #12]
 800f608:	6821      	ldr	r1, [r4, #0]
 800f60a:	681b      	ldr	r3, [r3, #0]
 800f60c:	f011 0f02 	tst.w	r1, #2
 800f610:	ec57 6b10 	vmov	r6, r7, d0
 800f614:	f103 0204 	add.w	r2, r3, #4
 800f618:	d020      	beq.n	800f65c <_scanf_float+0x3d8>
 800f61a:	9903      	ldr	r1, [sp, #12]
 800f61c:	600a      	str	r2, [r1, #0]
 800f61e:	681b      	ldr	r3, [r3, #0]
 800f620:	e9c3 6700 	strd	r6, r7, [r3]
 800f624:	68e3      	ldr	r3, [r4, #12]
 800f626:	3301      	adds	r3, #1
 800f628:	60e3      	str	r3, [r4, #12]
 800f62a:	e66c      	b.n	800f306 <_scanf_float+0x82>
 800f62c:	9b04      	ldr	r3, [sp, #16]
 800f62e:	2b00      	cmp	r3, #0
 800f630:	d0e4      	beq.n	800f5fc <_scanf_float+0x378>
 800f632:	9905      	ldr	r1, [sp, #20]
 800f634:	230a      	movs	r3, #10
 800f636:	462a      	mov	r2, r5
 800f638:	3101      	adds	r1, #1
 800f63a:	4640      	mov	r0, r8
 800f63c:	f001 f8d8 	bl	80107f0 <_strtol_r>
 800f640:	9b04      	ldr	r3, [sp, #16]
 800f642:	9e05      	ldr	r6, [sp, #20]
 800f644:	1ac2      	subs	r2, r0, r3
 800f646:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800f64a:	429e      	cmp	r6, r3
 800f64c:	bf28      	it	cs
 800f64e:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800f652:	4912      	ldr	r1, [pc, #72]	; (800f69c <_scanf_float+0x418>)
 800f654:	4630      	mov	r0, r6
 800f656:	f000 f977 	bl	800f948 <siprintf>
 800f65a:	e7cf      	b.n	800f5fc <_scanf_float+0x378>
 800f65c:	f011 0f04 	tst.w	r1, #4
 800f660:	9903      	ldr	r1, [sp, #12]
 800f662:	600a      	str	r2, [r1, #0]
 800f664:	d1db      	bne.n	800f61e <_scanf_float+0x39a>
 800f666:	f8d3 8000 	ldr.w	r8, [r3]
 800f66a:	ee10 2a10 	vmov	r2, s0
 800f66e:	ee10 0a10 	vmov	r0, s0
 800f672:	463b      	mov	r3, r7
 800f674:	4639      	mov	r1, r7
 800f676:	f7f1 fa69 	bl	8000b4c <__aeabi_dcmpun>
 800f67a:	b128      	cbz	r0, 800f688 <_scanf_float+0x404>
 800f67c:	4808      	ldr	r0, [pc, #32]	; (800f6a0 <_scanf_float+0x41c>)
 800f67e:	f000 f919 	bl	800f8b4 <nanf>
 800f682:	ed88 0a00 	vstr	s0, [r8]
 800f686:	e7cd      	b.n	800f624 <_scanf_float+0x3a0>
 800f688:	4630      	mov	r0, r6
 800f68a:	4639      	mov	r1, r7
 800f68c:	f7f1 fabc 	bl	8000c08 <__aeabi_d2f>
 800f690:	f8c8 0000 	str.w	r0, [r8]
 800f694:	e7c6      	b.n	800f624 <_scanf_float+0x3a0>
 800f696:	2500      	movs	r5, #0
 800f698:	e635      	b.n	800f306 <_scanf_float+0x82>
 800f69a:	bf00      	nop
 800f69c:	0801480a 	.word	0x0801480a
 800f6a0:	0801489b 	.word	0x0801489b

0800f6a4 <iprintf>:
 800f6a4:	b40f      	push	{r0, r1, r2, r3}
 800f6a6:	4b0a      	ldr	r3, [pc, #40]	; (800f6d0 <iprintf+0x2c>)
 800f6a8:	b513      	push	{r0, r1, r4, lr}
 800f6aa:	681c      	ldr	r4, [r3, #0]
 800f6ac:	b124      	cbz	r4, 800f6b8 <iprintf+0x14>
 800f6ae:	69a3      	ldr	r3, [r4, #24]
 800f6b0:	b913      	cbnz	r3, 800f6b8 <iprintf+0x14>
 800f6b2:	4620      	mov	r0, r4
 800f6b4:	f7fe ffcc 	bl	800e650 <__sinit>
 800f6b8:	ab05      	add	r3, sp, #20
 800f6ba:	9a04      	ldr	r2, [sp, #16]
 800f6bc:	68a1      	ldr	r1, [r4, #8]
 800f6be:	9301      	str	r3, [sp, #4]
 800f6c0:	4620      	mov	r0, r4
 800f6c2:	f003 fdb1 	bl	8013228 <_vfiprintf_r>
 800f6c6:	b002      	add	sp, #8
 800f6c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f6cc:	b004      	add	sp, #16
 800f6ce:	4770      	bx	lr
 800f6d0:	2000003c 	.word	0x2000003c

0800f6d4 <_puts_r>:
 800f6d4:	b570      	push	{r4, r5, r6, lr}
 800f6d6:	460e      	mov	r6, r1
 800f6d8:	4605      	mov	r5, r0
 800f6da:	b118      	cbz	r0, 800f6e4 <_puts_r+0x10>
 800f6dc:	6983      	ldr	r3, [r0, #24]
 800f6de:	b90b      	cbnz	r3, 800f6e4 <_puts_r+0x10>
 800f6e0:	f7fe ffb6 	bl	800e650 <__sinit>
 800f6e4:	69ab      	ldr	r3, [r5, #24]
 800f6e6:	68ac      	ldr	r4, [r5, #8]
 800f6e8:	b913      	cbnz	r3, 800f6f0 <_puts_r+0x1c>
 800f6ea:	4628      	mov	r0, r5
 800f6ec:	f7fe ffb0 	bl	800e650 <__sinit>
 800f6f0:	4b2c      	ldr	r3, [pc, #176]	; (800f7a4 <_puts_r+0xd0>)
 800f6f2:	429c      	cmp	r4, r3
 800f6f4:	d120      	bne.n	800f738 <_puts_r+0x64>
 800f6f6:	686c      	ldr	r4, [r5, #4]
 800f6f8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f6fa:	07db      	lsls	r3, r3, #31
 800f6fc:	d405      	bmi.n	800f70a <_puts_r+0x36>
 800f6fe:	89a3      	ldrh	r3, [r4, #12]
 800f700:	0598      	lsls	r0, r3, #22
 800f702:	d402      	bmi.n	800f70a <_puts_r+0x36>
 800f704:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f706:	f7ff f866 	bl	800e7d6 <__retarget_lock_acquire_recursive>
 800f70a:	89a3      	ldrh	r3, [r4, #12]
 800f70c:	0719      	lsls	r1, r3, #28
 800f70e:	d51d      	bpl.n	800f74c <_puts_r+0x78>
 800f710:	6923      	ldr	r3, [r4, #16]
 800f712:	b1db      	cbz	r3, 800f74c <_puts_r+0x78>
 800f714:	3e01      	subs	r6, #1
 800f716:	68a3      	ldr	r3, [r4, #8]
 800f718:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800f71c:	3b01      	subs	r3, #1
 800f71e:	60a3      	str	r3, [r4, #8]
 800f720:	bb39      	cbnz	r1, 800f772 <_puts_r+0x9e>
 800f722:	2b00      	cmp	r3, #0
 800f724:	da38      	bge.n	800f798 <_puts_r+0xc4>
 800f726:	4622      	mov	r2, r4
 800f728:	210a      	movs	r1, #10
 800f72a:	4628      	mov	r0, r5
 800f72c:	f001 f8e0 	bl	80108f0 <__swbuf_r>
 800f730:	3001      	adds	r0, #1
 800f732:	d011      	beq.n	800f758 <_puts_r+0x84>
 800f734:	250a      	movs	r5, #10
 800f736:	e011      	b.n	800f75c <_puts_r+0x88>
 800f738:	4b1b      	ldr	r3, [pc, #108]	; (800f7a8 <_puts_r+0xd4>)
 800f73a:	429c      	cmp	r4, r3
 800f73c:	d101      	bne.n	800f742 <_puts_r+0x6e>
 800f73e:	68ac      	ldr	r4, [r5, #8]
 800f740:	e7da      	b.n	800f6f8 <_puts_r+0x24>
 800f742:	4b1a      	ldr	r3, [pc, #104]	; (800f7ac <_puts_r+0xd8>)
 800f744:	429c      	cmp	r4, r3
 800f746:	bf08      	it	eq
 800f748:	68ec      	ldreq	r4, [r5, #12]
 800f74a:	e7d5      	b.n	800f6f8 <_puts_r+0x24>
 800f74c:	4621      	mov	r1, r4
 800f74e:	4628      	mov	r0, r5
 800f750:	f001 f932 	bl	80109b8 <__swsetup_r>
 800f754:	2800      	cmp	r0, #0
 800f756:	d0dd      	beq.n	800f714 <_puts_r+0x40>
 800f758:	f04f 35ff 	mov.w	r5, #4294967295
 800f75c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f75e:	07da      	lsls	r2, r3, #31
 800f760:	d405      	bmi.n	800f76e <_puts_r+0x9a>
 800f762:	89a3      	ldrh	r3, [r4, #12]
 800f764:	059b      	lsls	r3, r3, #22
 800f766:	d402      	bmi.n	800f76e <_puts_r+0x9a>
 800f768:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f76a:	f7ff f835 	bl	800e7d8 <__retarget_lock_release_recursive>
 800f76e:	4628      	mov	r0, r5
 800f770:	bd70      	pop	{r4, r5, r6, pc}
 800f772:	2b00      	cmp	r3, #0
 800f774:	da04      	bge.n	800f780 <_puts_r+0xac>
 800f776:	69a2      	ldr	r2, [r4, #24]
 800f778:	429a      	cmp	r2, r3
 800f77a:	dc06      	bgt.n	800f78a <_puts_r+0xb6>
 800f77c:	290a      	cmp	r1, #10
 800f77e:	d004      	beq.n	800f78a <_puts_r+0xb6>
 800f780:	6823      	ldr	r3, [r4, #0]
 800f782:	1c5a      	adds	r2, r3, #1
 800f784:	6022      	str	r2, [r4, #0]
 800f786:	7019      	strb	r1, [r3, #0]
 800f788:	e7c5      	b.n	800f716 <_puts_r+0x42>
 800f78a:	4622      	mov	r2, r4
 800f78c:	4628      	mov	r0, r5
 800f78e:	f001 f8af 	bl	80108f0 <__swbuf_r>
 800f792:	3001      	adds	r0, #1
 800f794:	d1bf      	bne.n	800f716 <_puts_r+0x42>
 800f796:	e7df      	b.n	800f758 <_puts_r+0x84>
 800f798:	6823      	ldr	r3, [r4, #0]
 800f79a:	250a      	movs	r5, #10
 800f79c:	1c5a      	adds	r2, r3, #1
 800f79e:	6022      	str	r2, [r4, #0]
 800f7a0:	701d      	strb	r5, [r3, #0]
 800f7a2:	e7db      	b.n	800f75c <_puts_r+0x88>
 800f7a4:	08014794 	.word	0x08014794
 800f7a8:	080147b4 	.word	0x080147b4
 800f7ac:	08014774 	.word	0x08014774

0800f7b0 <puts>:
 800f7b0:	4b02      	ldr	r3, [pc, #8]	; (800f7bc <puts+0xc>)
 800f7b2:	4601      	mov	r1, r0
 800f7b4:	6818      	ldr	r0, [r3, #0]
 800f7b6:	f7ff bf8d 	b.w	800f6d4 <_puts_r>
 800f7ba:	bf00      	nop
 800f7bc:	2000003c 	.word	0x2000003c

0800f7c0 <cleanup_glue>:
 800f7c0:	b538      	push	{r3, r4, r5, lr}
 800f7c2:	460c      	mov	r4, r1
 800f7c4:	6809      	ldr	r1, [r1, #0]
 800f7c6:	4605      	mov	r5, r0
 800f7c8:	b109      	cbz	r1, 800f7ce <cleanup_glue+0xe>
 800f7ca:	f7ff fff9 	bl	800f7c0 <cleanup_glue>
 800f7ce:	4621      	mov	r1, r4
 800f7d0:	4628      	mov	r0, r5
 800f7d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f7d6:	f7ff b841 	b.w	800e85c <_free_r>
	...

0800f7dc <_reclaim_reent>:
 800f7dc:	4b2c      	ldr	r3, [pc, #176]	; (800f890 <_reclaim_reent+0xb4>)
 800f7de:	681b      	ldr	r3, [r3, #0]
 800f7e0:	4283      	cmp	r3, r0
 800f7e2:	b570      	push	{r4, r5, r6, lr}
 800f7e4:	4604      	mov	r4, r0
 800f7e6:	d051      	beq.n	800f88c <_reclaim_reent+0xb0>
 800f7e8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800f7ea:	b143      	cbz	r3, 800f7fe <_reclaim_reent+0x22>
 800f7ec:	68db      	ldr	r3, [r3, #12]
 800f7ee:	2b00      	cmp	r3, #0
 800f7f0:	d14a      	bne.n	800f888 <_reclaim_reent+0xac>
 800f7f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f7f4:	6819      	ldr	r1, [r3, #0]
 800f7f6:	b111      	cbz	r1, 800f7fe <_reclaim_reent+0x22>
 800f7f8:	4620      	mov	r0, r4
 800f7fa:	f7ff f82f 	bl	800e85c <_free_r>
 800f7fe:	6961      	ldr	r1, [r4, #20]
 800f800:	b111      	cbz	r1, 800f808 <_reclaim_reent+0x2c>
 800f802:	4620      	mov	r0, r4
 800f804:	f7ff f82a 	bl	800e85c <_free_r>
 800f808:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800f80a:	b111      	cbz	r1, 800f812 <_reclaim_reent+0x36>
 800f80c:	4620      	mov	r0, r4
 800f80e:	f7ff f825 	bl	800e85c <_free_r>
 800f812:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800f814:	b111      	cbz	r1, 800f81c <_reclaim_reent+0x40>
 800f816:	4620      	mov	r0, r4
 800f818:	f7ff f820 	bl	800e85c <_free_r>
 800f81c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800f81e:	b111      	cbz	r1, 800f826 <_reclaim_reent+0x4a>
 800f820:	4620      	mov	r0, r4
 800f822:	f7ff f81b 	bl	800e85c <_free_r>
 800f826:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800f828:	b111      	cbz	r1, 800f830 <_reclaim_reent+0x54>
 800f82a:	4620      	mov	r0, r4
 800f82c:	f7ff f816 	bl	800e85c <_free_r>
 800f830:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800f832:	b111      	cbz	r1, 800f83a <_reclaim_reent+0x5e>
 800f834:	4620      	mov	r0, r4
 800f836:	f7ff f811 	bl	800e85c <_free_r>
 800f83a:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800f83c:	b111      	cbz	r1, 800f844 <_reclaim_reent+0x68>
 800f83e:	4620      	mov	r0, r4
 800f840:	f7ff f80c 	bl	800e85c <_free_r>
 800f844:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f846:	b111      	cbz	r1, 800f84e <_reclaim_reent+0x72>
 800f848:	4620      	mov	r0, r4
 800f84a:	f7ff f807 	bl	800e85c <_free_r>
 800f84e:	69a3      	ldr	r3, [r4, #24]
 800f850:	b1e3      	cbz	r3, 800f88c <_reclaim_reent+0xb0>
 800f852:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800f854:	4620      	mov	r0, r4
 800f856:	4798      	blx	r3
 800f858:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800f85a:	b1b9      	cbz	r1, 800f88c <_reclaim_reent+0xb0>
 800f85c:	4620      	mov	r0, r4
 800f85e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800f862:	f7ff bfad 	b.w	800f7c0 <cleanup_glue>
 800f866:	5949      	ldr	r1, [r1, r5]
 800f868:	b941      	cbnz	r1, 800f87c <_reclaim_reent+0xa0>
 800f86a:	3504      	adds	r5, #4
 800f86c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f86e:	2d80      	cmp	r5, #128	; 0x80
 800f870:	68d9      	ldr	r1, [r3, #12]
 800f872:	d1f8      	bne.n	800f866 <_reclaim_reent+0x8a>
 800f874:	4620      	mov	r0, r4
 800f876:	f7fe fff1 	bl	800e85c <_free_r>
 800f87a:	e7ba      	b.n	800f7f2 <_reclaim_reent+0x16>
 800f87c:	680e      	ldr	r6, [r1, #0]
 800f87e:	4620      	mov	r0, r4
 800f880:	f7fe ffec 	bl	800e85c <_free_r>
 800f884:	4631      	mov	r1, r6
 800f886:	e7ef      	b.n	800f868 <_reclaim_reent+0x8c>
 800f888:	2500      	movs	r5, #0
 800f88a:	e7ef      	b.n	800f86c <_reclaim_reent+0x90>
 800f88c:	bd70      	pop	{r4, r5, r6, pc}
 800f88e:	bf00      	nop
 800f890:	2000003c 	.word	0x2000003c

0800f894 <_sbrk_r>:
 800f894:	b538      	push	{r3, r4, r5, lr}
 800f896:	4d06      	ldr	r5, [pc, #24]	; (800f8b0 <_sbrk_r+0x1c>)
 800f898:	2300      	movs	r3, #0
 800f89a:	4604      	mov	r4, r0
 800f89c:	4608      	mov	r0, r1
 800f89e:	602b      	str	r3, [r5, #0]
 800f8a0:	f7f3 fbaa 	bl	8002ff8 <_sbrk>
 800f8a4:	1c43      	adds	r3, r0, #1
 800f8a6:	d102      	bne.n	800f8ae <_sbrk_r+0x1a>
 800f8a8:	682b      	ldr	r3, [r5, #0]
 800f8aa:	b103      	cbz	r3, 800f8ae <_sbrk_r+0x1a>
 800f8ac:	6023      	str	r3, [r4, #0]
 800f8ae:	bd38      	pop	{r3, r4, r5, pc}
 800f8b0:	200057ac 	.word	0x200057ac

0800f8b4 <nanf>:
 800f8b4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800f8bc <nanf+0x8>
 800f8b8:	4770      	bx	lr
 800f8ba:	bf00      	nop
 800f8bc:	7fc00000 	.word	0x7fc00000

0800f8c0 <_raise_r>:
 800f8c0:	291f      	cmp	r1, #31
 800f8c2:	b538      	push	{r3, r4, r5, lr}
 800f8c4:	4604      	mov	r4, r0
 800f8c6:	460d      	mov	r5, r1
 800f8c8:	d904      	bls.n	800f8d4 <_raise_r+0x14>
 800f8ca:	2316      	movs	r3, #22
 800f8cc:	6003      	str	r3, [r0, #0]
 800f8ce:	f04f 30ff 	mov.w	r0, #4294967295
 800f8d2:	bd38      	pop	{r3, r4, r5, pc}
 800f8d4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800f8d6:	b112      	cbz	r2, 800f8de <_raise_r+0x1e>
 800f8d8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f8dc:	b94b      	cbnz	r3, 800f8f2 <_raise_r+0x32>
 800f8de:	4620      	mov	r0, r4
 800f8e0:	f000 f830 	bl	800f944 <_getpid_r>
 800f8e4:	462a      	mov	r2, r5
 800f8e6:	4601      	mov	r1, r0
 800f8e8:	4620      	mov	r0, r4
 800f8ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f8ee:	f000 b817 	b.w	800f920 <_kill_r>
 800f8f2:	2b01      	cmp	r3, #1
 800f8f4:	d00a      	beq.n	800f90c <_raise_r+0x4c>
 800f8f6:	1c59      	adds	r1, r3, #1
 800f8f8:	d103      	bne.n	800f902 <_raise_r+0x42>
 800f8fa:	2316      	movs	r3, #22
 800f8fc:	6003      	str	r3, [r0, #0]
 800f8fe:	2001      	movs	r0, #1
 800f900:	e7e7      	b.n	800f8d2 <_raise_r+0x12>
 800f902:	2400      	movs	r4, #0
 800f904:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f908:	4628      	mov	r0, r5
 800f90a:	4798      	blx	r3
 800f90c:	2000      	movs	r0, #0
 800f90e:	e7e0      	b.n	800f8d2 <_raise_r+0x12>

0800f910 <raise>:
 800f910:	4b02      	ldr	r3, [pc, #8]	; (800f91c <raise+0xc>)
 800f912:	4601      	mov	r1, r0
 800f914:	6818      	ldr	r0, [r3, #0]
 800f916:	f7ff bfd3 	b.w	800f8c0 <_raise_r>
 800f91a:	bf00      	nop
 800f91c:	2000003c 	.word	0x2000003c

0800f920 <_kill_r>:
 800f920:	b538      	push	{r3, r4, r5, lr}
 800f922:	4d07      	ldr	r5, [pc, #28]	; (800f940 <_kill_r+0x20>)
 800f924:	2300      	movs	r3, #0
 800f926:	4604      	mov	r4, r0
 800f928:	4608      	mov	r0, r1
 800f92a:	4611      	mov	r1, r2
 800f92c:	602b      	str	r3, [r5, #0]
 800f92e:	f7f3 fadb 	bl	8002ee8 <_kill>
 800f932:	1c43      	adds	r3, r0, #1
 800f934:	d102      	bne.n	800f93c <_kill_r+0x1c>
 800f936:	682b      	ldr	r3, [r5, #0]
 800f938:	b103      	cbz	r3, 800f93c <_kill_r+0x1c>
 800f93a:	6023      	str	r3, [r4, #0]
 800f93c:	bd38      	pop	{r3, r4, r5, pc}
 800f93e:	bf00      	nop
 800f940:	200057ac 	.word	0x200057ac

0800f944 <_getpid_r>:
 800f944:	f7f3 bac8 	b.w	8002ed8 <_getpid>

0800f948 <siprintf>:
 800f948:	b40e      	push	{r1, r2, r3}
 800f94a:	b500      	push	{lr}
 800f94c:	b09c      	sub	sp, #112	; 0x70
 800f94e:	ab1d      	add	r3, sp, #116	; 0x74
 800f950:	9002      	str	r0, [sp, #8]
 800f952:	9006      	str	r0, [sp, #24]
 800f954:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800f958:	4809      	ldr	r0, [pc, #36]	; (800f980 <siprintf+0x38>)
 800f95a:	9107      	str	r1, [sp, #28]
 800f95c:	9104      	str	r1, [sp, #16]
 800f95e:	4909      	ldr	r1, [pc, #36]	; (800f984 <siprintf+0x3c>)
 800f960:	f853 2b04 	ldr.w	r2, [r3], #4
 800f964:	9105      	str	r1, [sp, #20]
 800f966:	6800      	ldr	r0, [r0, #0]
 800f968:	9301      	str	r3, [sp, #4]
 800f96a:	a902      	add	r1, sp, #8
 800f96c:	f003 f960 	bl	8012c30 <_svfiprintf_r>
 800f970:	9b02      	ldr	r3, [sp, #8]
 800f972:	2200      	movs	r2, #0
 800f974:	701a      	strb	r2, [r3, #0]
 800f976:	b01c      	add	sp, #112	; 0x70
 800f978:	f85d eb04 	ldr.w	lr, [sp], #4
 800f97c:	b003      	add	sp, #12
 800f97e:	4770      	bx	lr
 800f980:	2000003c 	.word	0x2000003c
 800f984:	ffff0208 	.word	0xffff0208

0800f988 <siscanf>:
 800f988:	b40e      	push	{r1, r2, r3}
 800f98a:	b510      	push	{r4, lr}
 800f98c:	b09f      	sub	sp, #124	; 0x7c
 800f98e:	ac21      	add	r4, sp, #132	; 0x84
 800f990:	f44f 7101 	mov.w	r1, #516	; 0x204
 800f994:	f854 2b04 	ldr.w	r2, [r4], #4
 800f998:	9201      	str	r2, [sp, #4]
 800f99a:	f8ad 101c 	strh.w	r1, [sp, #28]
 800f99e:	9004      	str	r0, [sp, #16]
 800f9a0:	9008      	str	r0, [sp, #32]
 800f9a2:	f7f0 fc25 	bl	80001f0 <strlen>
 800f9a6:	4b0c      	ldr	r3, [pc, #48]	; (800f9d8 <siscanf+0x50>)
 800f9a8:	9005      	str	r0, [sp, #20]
 800f9aa:	9009      	str	r0, [sp, #36]	; 0x24
 800f9ac:	930d      	str	r3, [sp, #52]	; 0x34
 800f9ae:	480b      	ldr	r0, [pc, #44]	; (800f9dc <siscanf+0x54>)
 800f9b0:	9a01      	ldr	r2, [sp, #4]
 800f9b2:	6800      	ldr	r0, [r0, #0]
 800f9b4:	9403      	str	r4, [sp, #12]
 800f9b6:	2300      	movs	r3, #0
 800f9b8:	9311      	str	r3, [sp, #68]	; 0x44
 800f9ba:	9316      	str	r3, [sp, #88]	; 0x58
 800f9bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800f9c0:	f8ad 301e 	strh.w	r3, [sp, #30]
 800f9c4:	a904      	add	r1, sp, #16
 800f9c6:	4623      	mov	r3, r4
 800f9c8:	f003 fa8c 	bl	8012ee4 <__ssvfiscanf_r>
 800f9cc:	b01f      	add	sp, #124	; 0x7c
 800f9ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f9d2:	b003      	add	sp, #12
 800f9d4:	4770      	bx	lr
 800f9d6:	bf00      	nop
 800f9d8:	0800fa03 	.word	0x0800fa03
 800f9dc:	2000003c 	.word	0x2000003c

0800f9e0 <__sread>:
 800f9e0:	b510      	push	{r4, lr}
 800f9e2:	460c      	mov	r4, r1
 800f9e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f9e8:	f003 fe9a 	bl	8013720 <_read_r>
 800f9ec:	2800      	cmp	r0, #0
 800f9ee:	bfab      	itete	ge
 800f9f0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f9f2:	89a3      	ldrhlt	r3, [r4, #12]
 800f9f4:	181b      	addge	r3, r3, r0
 800f9f6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f9fa:	bfac      	ite	ge
 800f9fc:	6563      	strge	r3, [r4, #84]	; 0x54
 800f9fe:	81a3      	strhlt	r3, [r4, #12]
 800fa00:	bd10      	pop	{r4, pc}

0800fa02 <__seofread>:
 800fa02:	2000      	movs	r0, #0
 800fa04:	4770      	bx	lr

0800fa06 <__swrite>:
 800fa06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fa0a:	461f      	mov	r7, r3
 800fa0c:	898b      	ldrh	r3, [r1, #12]
 800fa0e:	05db      	lsls	r3, r3, #23
 800fa10:	4605      	mov	r5, r0
 800fa12:	460c      	mov	r4, r1
 800fa14:	4616      	mov	r6, r2
 800fa16:	d505      	bpl.n	800fa24 <__swrite+0x1e>
 800fa18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fa1c:	2302      	movs	r3, #2
 800fa1e:	2200      	movs	r2, #0
 800fa20:	f002 fb26 	bl	8012070 <_lseek_r>
 800fa24:	89a3      	ldrh	r3, [r4, #12]
 800fa26:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fa2a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800fa2e:	81a3      	strh	r3, [r4, #12]
 800fa30:	4632      	mov	r2, r6
 800fa32:	463b      	mov	r3, r7
 800fa34:	4628      	mov	r0, r5
 800fa36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fa3a:	f000 bfab 	b.w	8010994 <_write_r>

0800fa3e <__sseek>:
 800fa3e:	b510      	push	{r4, lr}
 800fa40:	460c      	mov	r4, r1
 800fa42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fa46:	f002 fb13 	bl	8012070 <_lseek_r>
 800fa4a:	1c43      	adds	r3, r0, #1
 800fa4c:	89a3      	ldrh	r3, [r4, #12]
 800fa4e:	bf15      	itete	ne
 800fa50:	6560      	strne	r0, [r4, #84]	; 0x54
 800fa52:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800fa56:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800fa5a:	81a3      	strheq	r3, [r4, #12]
 800fa5c:	bf18      	it	ne
 800fa5e:	81a3      	strhne	r3, [r4, #12]
 800fa60:	bd10      	pop	{r4, pc}

0800fa62 <__sclose>:
 800fa62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fa66:	f001 b833 	b.w	8010ad0 <_close_r>

0800fa6a <strncmp>:
 800fa6a:	b510      	push	{r4, lr}
 800fa6c:	b16a      	cbz	r2, 800fa8a <strncmp+0x20>
 800fa6e:	3901      	subs	r1, #1
 800fa70:	1884      	adds	r4, r0, r2
 800fa72:	f810 3b01 	ldrb.w	r3, [r0], #1
 800fa76:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800fa7a:	4293      	cmp	r3, r2
 800fa7c:	d103      	bne.n	800fa86 <strncmp+0x1c>
 800fa7e:	42a0      	cmp	r0, r4
 800fa80:	d001      	beq.n	800fa86 <strncmp+0x1c>
 800fa82:	2b00      	cmp	r3, #0
 800fa84:	d1f5      	bne.n	800fa72 <strncmp+0x8>
 800fa86:	1a98      	subs	r0, r3, r2
 800fa88:	bd10      	pop	{r4, pc}
 800fa8a:	4610      	mov	r0, r2
 800fa8c:	e7fc      	b.n	800fa88 <strncmp+0x1e>

0800fa8e <sulp>:
 800fa8e:	b570      	push	{r4, r5, r6, lr}
 800fa90:	4604      	mov	r4, r0
 800fa92:	460d      	mov	r5, r1
 800fa94:	ec45 4b10 	vmov	d0, r4, r5
 800fa98:	4616      	mov	r6, r2
 800fa9a:	f002 fee9 	bl	8012870 <__ulp>
 800fa9e:	ec51 0b10 	vmov	r0, r1, d0
 800faa2:	b17e      	cbz	r6, 800fac4 <sulp+0x36>
 800faa4:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800faa8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800faac:	2b00      	cmp	r3, #0
 800faae:	dd09      	ble.n	800fac4 <sulp+0x36>
 800fab0:	051b      	lsls	r3, r3, #20
 800fab2:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800fab6:	2400      	movs	r4, #0
 800fab8:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800fabc:	4622      	mov	r2, r4
 800fabe:	462b      	mov	r3, r5
 800fac0:	f7f0 fdaa 	bl	8000618 <__aeabi_dmul>
 800fac4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800fac8 <_strtod_l>:
 800fac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800facc:	b0a3      	sub	sp, #140	; 0x8c
 800face:	461f      	mov	r7, r3
 800fad0:	2300      	movs	r3, #0
 800fad2:	931e      	str	r3, [sp, #120]	; 0x78
 800fad4:	4ba4      	ldr	r3, [pc, #656]	; (800fd68 <_strtod_l+0x2a0>)
 800fad6:	9219      	str	r2, [sp, #100]	; 0x64
 800fad8:	681b      	ldr	r3, [r3, #0]
 800fada:	9307      	str	r3, [sp, #28]
 800fadc:	4604      	mov	r4, r0
 800fade:	4618      	mov	r0, r3
 800fae0:	4688      	mov	r8, r1
 800fae2:	f7f0 fb85 	bl	80001f0 <strlen>
 800fae6:	f04f 0a00 	mov.w	sl, #0
 800faea:	4605      	mov	r5, r0
 800faec:	f04f 0b00 	mov.w	fp, #0
 800faf0:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800faf4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800faf6:	781a      	ldrb	r2, [r3, #0]
 800faf8:	2a2b      	cmp	r2, #43	; 0x2b
 800fafa:	d04c      	beq.n	800fb96 <_strtod_l+0xce>
 800fafc:	d839      	bhi.n	800fb72 <_strtod_l+0xaa>
 800fafe:	2a0d      	cmp	r2, #13
 800fb00:	d832      	bhi.n	800fb68 <_strtod_l+0xa0>
 800fb02:	2a08      	cmp	r2, #8
 800fb04:	d832      	bhi.n	800fb6c <_strtod_l+0xa4>
 800fb06:	2a00      	cmp	r2, #0
 800fb08:	d03c      	beq.n	800fb84 <_strtod_l+0xbc>
 800fb0a:	2300      	movs	r3, #0
 800fb0c:	930e      	str	r3, [sp, #56]	; 0x38
 800fb0e:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800fb10:	7833      	ldrb	r3, [r6, #0]
 800fb12:	2b30      	cmp	r3, #48	; 0x30
 800fb14:	f040 80b4 	bne.w	800fc80 <_strtod_l+0x1b8>
 800fb18:	7873      	ldrb	r3, [r6, #1]
 800fb1a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800fb1e:	2b58      	cmp	r3, #88	; 0x58
 800fb20:	d16c      	bne.n	800fbfc <_strtod_l+0x134>
 800fb22:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800fb24:	9301      	str	r3, [sp, #4]
 800fb26:	ab1e      	add	r3, sp, #120	; 0x78
 800fb28:	9702      	str	r7, [sp, #8]
 800fb2a:	9300      	str	r3, [sp, #0]
 800fb2c:	4a8f      	ldr	r2, [pc, #572]	; (800fd6c <_strtod_l+0x2a4>)
 800fb2e:	ab1f      	add	r3, sp, #124	; 0x7c
 800fb30:	a91d      	add	r1, sp, #116	; 0x74
 800fb32:	4620      	mov	r0, r4
 800fb34:	f001 ff90 	bl	8011a58 <__gethex>
 800fb38:	f010 0707 	ands.w	r7, r0, #7
 800fb3c:	4605      	mov	r5, r0
 800fb3e:	d005      	beq.n	800fb4c <_strtod_l+0x84>
 800fb40:	2f06      	cmp	r7, #6
 800fb42:	d12a      	bne.n	800fb9a <_strtod_l+0xd2>
 800fb44:	3601      	adds	r6, #1
 800fb46:	2300      	movs	r3, #0
 800fb48:	961d      	str	r6, [sp, #116]	; 0x74
 800fb4a:	930e      	str	r3, [sp, #56]	; 0x38
 800fb4c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800fb4e:	2b00      	cmp	r3, #0
 800fb50:	f040 8596 	bne.w	8010680 <_strtod_l+0xbb8>
 800fb54:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800fb56:	b1db      	cbz	r3, 800fb90 <_strtod_l+0xc8>
 800fb58:	4652      	mov	r2, sl
 800fb5a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800fb5e:	ec43 2b10 	vmov	d0, r2, r3
 800fb62:	b023      	add	sp, #140	; 0x8c
 800fb64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb68:	2a20      	cmp	r2, #32
 800fb6a:	d1ce      	bne.n	800fb0a <_strtod_l+0x42>
 800fb6c:	3301      	adds	r3, #1
 800fb6e:	931d      	str	r3, [sp, #116]	; 0x74
 800fb70:	e7c0      	b.n	800faf4 <_strtod_l+0x2c>
 800fb72:	2a2d      	cmp	r2, #45	; 0x2d
 800fb74:	d1c9      	bne.n	800fb0a <_strtod_l+0x42>
 800fb76:	2201      	movs	r2, #1
 800fb78:	920e      	str	r2, [sp, #56]	; 0x38
 800fb7a:	1c5a      	adds	r2, r3, #1
 800fb7c:	921d      	str	r2, [sp, #116]	; 0x74
 800fb7e:	785b      	ldrb	r3, [r3, #1]
 800fb80:	2b00      	cmp	r3, #0
 800fb82:	d1c4      	bne.n	800fb0e <_strtod_l+0x46>
 800fb84:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800fb86:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800fb8a:	2b00      	cmp	r3, #0
 800fb8c:	f040 8576 	bne.w	801067c <_strtod_l+0xbb4>
 800fb90:	4652      	mov	r2, sl
 800fb92:	465b      	mov	r3, fp
 800fb94:	e7e3      	b.n	800fb5e <_strtod_l+0x96>
 800fb96:	2200      	movs	r2, #0
 800fb98:	e7ee      	b.n	800fb78 <_strtod_l+0xb0>
 800fb9a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800fb9c:	b13a      	cbz	r2, 800fbae <_strtod_l+0xe6>
 800fb9e:	2135      	movs	r1, #53	; 0x35
 800fba0:	a820      	add	r0, sp, #128	; 0x80
 800fba2:	f002 ff70 	bl	8012a86 <__copybits>
 800fba6:	991e      	ldr	r1, [sp, #120]	; 0x78
 800fba8:	4620      	mov	r0, r4
 800fbaa:	f002 fb35 	bl	8012218 <_Bfree>
 800fbae:	3f01      	subs	r7, #1
 800fbb0:	2f05      	cmp	r7, #5
 800fbb2:	d807      	bhi.n	800fbc4 <_strtod_l+0xfc>
 800fbb4:	e8df f007 	tbb	[pc, r7]
 800fbb8:	1d180b0e 	.word	0x1d180b0e
 800fbbc:	030e      	.short	0x030e
 800fbbe:	f04f 0b00 	mov.w	fp, #0
 800fbc2:	46da      	mov	sl, fp
 800fbc4:	0728      	lsls	r0, r5, #28
 800fbc6:	d5c1      	bpl.n	800fb4c <_strtod_l+0x84>
 800fbc8:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800fbcc:	e7be      	b.n	800fb4c <_strtod_l+0x84>
 800fbce:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 800fbd2:	e7f7      	b.n	800fbc4 <_strtod_l+0xfc>
 800fbd4:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 800fbd8:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800fbda:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800fbde:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800fbe2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800fbe6:	e7ed      	b.n	800fbc4 <_strtod_l+0xfc>
 800fbe8:	f8df b184 	ldr.w	fp, [pc, #388]	; 800fd70 <_strtod_l+0x2a8>
 800fbec:	f04f 0a00 	mov.w	sl, #0
 800fbf0:	e7e8      	b.n	800fbc4 <_strtod_l+0xfc>
 800fbf2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800fbf6:	f04f 3aff 	mov.w	sl, #4294967295
 800fbfa:	e7e3      	b.n	800fbc4 <_strtod_l+0xfc>
 800fbfc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800fbfe:	1c5a      	adds	r2, r3, #1
 800fc00:	921d      	str	r2, [sp, #116]	; 0x74
 800fc02:	785b      	ldrb	r3, [r3, #1]
 800fc04:	2b30      	cmp	r3, #48	; 0x30
 800fc06:	d0f9      	beq.n	800fbfc <_strtod_l+0x134>
 800fc08:	2b00      	cmp	r3, #0
 800fc0a:	d09f      	beq.n	800fb4c <_strtod_l+0x84>
 800fc0c:	2301      	movs	r3, #1
 800fc0e:	f04f 0900 	mov.w	r9, #0
 800fc12:	9304      	str	r3, [sp, #16]
 800fc14:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800fc16:	930a      	str	r3, [sp, #40]	; 0x28
 800fc18:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800fc1c:	464f      	mov	r7, r9
 800fc1e:	220a      	movs	r2, #10
 800fc20:	981d      	ldr	r0, [sp, #116]	; 0x74
 800fc22:	7806      	ldrb	r6, [r0, #0]
 800fc24:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800fc28:	b2d9      	uxtb	r1, r3
 800fc2a:	2909      	cmp	r1, #9
 800fc2c:	d92a      	bls.n	800fc84 <_strtod_l+0x1bc>
 800fc2e:	9907      	ldr	r1, [sp, #28]
 800fc30:	462a      	mov	r2, r5
 800fc32:	f7ff ff1a 	bl	800fa6a <strncmp>
 800fc36:	b398      	cbz	r0, 800fca0 <_strtod_l+0x1d8>
 800fc38:	2000      	movs	r0, #0
 800fc3a:	4633      	mov	r3, r6
 800fc3c:	463d      	mov	r5, r7
 800fc3e:	9007      	str	r0, [sp, #28]
 800fc40:	4602      	mov	r2, r0
 800fc42:	2b65      	cmp	r3, #101	; 0x65
 800fc44:	d001      	beq.n	800fc4a <_strtod_l+0x182>
 800fc46:	2b45      	cmp	r3, #69	; 0x45
 800fc48:	d118      	bne.n	800fc7c <_strtod_l+0x1b4>
 800fc4a:	b91d      	cbnz	r5, 800fc54 <_strtod_l+0x18c>
 800fc4c:	9b04      	ldr	r3, [sp, #16]
 800fc4e:	4303      	orrs	r3, r0
 800fc50:	d098      	beq.n	800fb84 <_strtod_l+0xbc>
 800fc52:	2500      	movs	r5, #0
 800fc54:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 800fc58:	f108 0301 	add.w	r3, r8, #1
 800fc5c:	931d      	str	r3, [sp, #116]	; 0x74
 800fc5e:	f898 3001 	ldrb.w	r3, [r8, #1]
 800fc62:	2b2b      	cmp	r3, #43	; 0x2b
 800fc64:	d075      	beq.n	800fd52 <_strtod_l+0x28a>
 800fc66:	2b2d      	cmp	r3, #45	; 0x2d
 800fc68:	d07b      	beq.n	800fd62 <_strtod_l+0x29a>
 800fc6a:	f04f 0c00 	mov.w	ip, #0
 800fc6e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800fc72:	2909      	cmp	r1, #9
 800fc74:	f240 8082 	bls.w	800fd7c <_strtod_l+0x2b4>
 800fc78:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800fc7c:	2600      	movs	r6, #0
 800fc7e:	e09d      	b.n	800fdbc <_strtod_l+0x2f4>
 800fc80:	2300      	movs	r3, #0
 800fc82:	e7c4      	b.n	800fc0e <_strtod_l+0x146>
 800fc84:	2f08      	cmp	r7, #8
 800fc86:	bfd8      	it	le
 800fc88:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800fc8a:	f100 0001 	add.w	r0, r0, #1
 800fc8e:	bfda      	itte	le
 800fc90:	fb02 3301 	mlale	r3, r2, r1, r3
 800fc94:	9309      	strle	r3, [sp, #36]	; 0x24
 800fc96:	fb02 3909 	mlagt	r9, r2, r9, r3
 800fc9a:	3701      	adds	r7, #1
 800fc9c:	901d      	str	r0, [sp, #116]	; 0x74
 800fc9e:	e7bf      	b.n	800fc20 <_strtod_l+0x158>
 800fca0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800fca2:	195a      	adds	r2, r3, r5
 800fca4:	921d      	str	r2, [sp, #116]	; 0x74
 800fca6:	5d5b      	ldrb	r3, [r3, r5]
 800fca8:	2f00      	cmp	r7, #0
 800fcaa:	d037      	beq.n	800fd1c <_strtod_l+0x254>
 800fcac:	9007      	str	r0, [sp, #28]
 800fcae:	463d      	mov	r5, r7
 800fcb0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800fcb4:	2a09      	cmp	r2, #9
 800fcb6:	d912      	bls.n	800fcde <_strtod_l+0x216>
 800fcb8:	2201      	movs	r2, #1
 800fcba:	e7c2      	b.n	800fc42 <_strtod_l+0x17a>
 800fcbc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800fcbe:	1c5a      	adds	r2, r3, #1
 800fcc0:	921d      	str	r2, [sp, #116]	; 0x74
 800fcc2:	785b      	ldrb	r3, [r3, #1]
 800fcc4:	3001      	adds	r0, #1
 800fcc6:	2b30      	cmp	r3, #48	; 0x30
 800fcc8:	d0f8      	beq.n	800fcbc <_strtod_l+0x1f4>
 800fcca:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800fcce:	2a08      	cmp	r2, #8
 800fcd0:	f200 84db 	bhi.w	801068a <_strtod_l+0xbc2>
 800fcd4:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800fcd6:	9007      	str	r0, [sp, #28]
 800fcd8:	2000      	movs	r0, #0
 800fcda:	920a      	str	r2, [sp, #40]	; 0x28
 800fcdc:	4605      	mov	r5, r0
 800fcde:	3b30      	subs	r3, #48	; 0x30
 800fce0:	f100 0201 	add.w	r2, r0, #1
 800fce4:	d014      	beq.n	800fd10 <_strtod_l+0x248>
 800fce6:	9907      	ldr	r1, [sp, #28]
 800fce8:	4411      	add	r1, r2
 800fcea:	9107      	str	r1, [sp, #28]
 800fcec:	462a      	mov	r2, r5
 800fcee:	eb00 0e05 	add.w	lr, r0, r5
 800fcf2:	210a      	movs	r1, #10
 800fcf4:	4572      	cmp	r2, lr
 800fcf6:	d113      	bne.n	800fd20 <_strtod_l+0x258>
 800fcf8:	182a      	adds	r2, r5, r0
 800fcfa:	2a08      	cmp	r2, #8
 800fcfc:	f105 0501 	add.w	r5, r5, #1
 800fd00:	4405      	add	r5, r0
 800fd02:	dc1c      	bgt.n	800fd3e <_strtod_l+0x276>
 800fd04:	9909      	ldr	r1, [sp, #36]	; 0x24
 800fd06:	220a      	movs	r2, #10
 800fd08:	fb02 3301 	mla	r3, r2, r1, r3
 800fd0c:	9309      	str	r3, [sp, #36]	; 0x24
 800fd0e:	2200      	movs	r2, #0
 800fd10:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800fd12:	1c59      	adds	r1, r3, #1
 800fd14:	911d      	str	r1, [sp, #116]	; 0x74
 800fd16:	785b      	ldrb	r3, [r3, #1]
 800fd18:	4610      	mov	r0, r2
 800fd1a:	e7c9      	b.n	800fcb0 <_strtod_l+0x1e8>
 800fd1c:	4638      	mov	r0, r7
 800fd1e:	e7d2      	b.n	800fcc6 <_strtod_l+0x1fe>
 800fd20:	2a08      	cmp	r2, #8
 800fd22:	dc04      	bgt.n	800fd2e <_strtod_l+0x266>
 800fd24:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800fd26:	434e      	muls	r6, r1
 800fd28:	9609      	str	r6, [sp, #36]	; 0x24
 800fd2a:	3201      	adds	r2, #1
 800fd2c:	e7e2      	b.n	800fcf4 <_strtod_l+0x22c>
 800fd2e:	f102 0c01 	add.w	ip, r2, #1
 800fd32:	f1bc 0f10 	cmp.w	ip, #16
 800fd36:	bfd8      	it	le
 800fd38:	fb01 f909 	mulle.w	r9, r1, r9
 800fd3c:	e7f5      	b.n	800fd2a <_strtod_l+0x262>
 800fd3e:	2d10      	cmp	r5, #16
 800fd40:	bfdc      	itt	le
 800fd42:	220a      	movle	r2, #10
 800fd44:	fb02 3909 	mlale	r9, r2, r9, r3
 800fd48:	e7e1      	b.n	800fd0e <_strtod_l+0x246>
 800fd4a:	2300      	movs	r3, #0
 800fd4c:	9307      	str	r3, [sp, #28]
 800fd4e:	2201      	movs	r2, #1
 800fd50:	e77c      	b.n	800fc4c <_strtod_l+0x184>
 800fd52:	f04f 0c00 	mov.w	ip, #0
 800fd56:	f108 0302 	add.w	r3, r8, #2
 800fd5a:	931d      	str	r3, [sp, #116]	; 0x74
 800fd5c:	f898 3002 	ldrb.w	r3, [r8, #2]
 800fd60:	e785      	b.n	800fc6e <_strtod_l+0x1a6>
 800fd62:	f04f 0c01 	mov.w	ip, #1
 800fd66:	e7f6      	b.n	800fd56 <_strtod_l+0x28e>
 800fd68:	08014a9c 	.word	0x08014a9c
 800fd6c:	08014810 	.word	0x08014810
 800fd70:	7ff00000 	.word	0x7ff00000
 800fd74:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800fd76:	1c59      	adds	r1, r3, #1
 800fd78:	911d      	str	r1, [sp, #116]	; 0x74
 800fd7a:	785b      	ldrb	r3, [r3, #1]
 800fd7c:	2b30      	cmp	r3, #48	; 0x30
 800fd7e:	d0f9      	beq.n	800fd74 <_strtod_l+0x2ac>
 800fd80:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 800fd84:	2908      	cmp	r1, #8
 800fd86:	f63f af79 	bhi.w	800fc7c <_strtod_l+0x1b4>
 800fd8a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800fd8e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800fd90:	9308      	str	r3, [sp, #32]
 800fd92:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800fd94:	1c59      	adds	r1, r3, #1
 800fd96:	911d      	str	r1, [sp, #116]	; 0x74
 800fd98:	785b      	ldrb	r3, [r3, #1]
 800fd9a:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800fd9e:	2e09      	cmp	r6, #9
 800fda0:	d937      	bls.n	800fe12 <_strtod_l+0x34a>
 800fda2:	9e08      	ldr	r6, [sp, #32]
 800fda4:	1b89      	subs	r1, r1, r6
 800fda6:	2908      	cmp	r1, #8
 800fda8:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800fdac:	dc02      	bgt.n	800fdb4 <_strtod_l+0x2ec>
 800fdae:	4576      	cmp	r6, lr
 800fdb0:	bfa8      	it	ge
 800fdb2:	4676      	movge	r6, lr
 800fdb4:	f1bc 0f00 	cmp.w	ip, #0
 800fdb8:	d000      	beq.n	800fdbc <_strtod_l+0x2f4>
 800fdba:	4276      	negs	r6, r6
 800fdbc:	2d00      	cmp	r5, #0
 800fdbe:	d14f      	bne.n	800fe60 <_strtod_l+0x398>
 800fdc0:	9904      	ldr	r1, [sp, #16]
 800fdc2:	4301      	orrs	r1, r0
 800fdc4:	f47f aec2 	bne.w	800fb4c <_strtod_l+0x84>
 800fdc8:	2a00      	cmp	r2, #0
 800fdca:	f47f aedb 	bne.w	800fb84 <_strtod_l+0xbc>
 800fdce:	2b69      	cmp	r3, #105	; 0x69
 800fdd0:	d027      	beq.n	800fe22 <_strtod_l+0x35a>
 800fdd2:	dc24      	bgt.n	800fe1e <_strtod_l+0x356>
 800fdd4:	2b49      	cmp	r3, #73	; 0x49
 800fdd6:	d024      	beq.n	800fe22 <_strtod_l+0x35a>
 800fdd8:	2b4e      	cmp	r3, #78	; 0x4e
 800fdda:	f47f aed3 	bne.w	800fb84 <_strtod_l+0xbc>
 800fdde:	499e      	ldr	r1, [pc, #632]	; (8010058 <_strtod_l+0x590>)
 800fde0:	a81d      	add	r0, sp, #116	; 0x74
 800fde2:	f002 f891 	bl	8011f08 <__match>
 800fde6:	2800      	cmp	r0, #0
 800fde8:	f43f aecc 	beq.w	800fb84 <_strtod_l+0xbc>
 800fdec:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800fdee:	781b      	ldrb	r3, [r3, #0]
 800fdf0:	2b28      	cmp	r3, #40	; 0x28
 800fdf2:	d12d      	bne.n	800fe50 <_strtod_l+0x388>
 800fdf4:	4999      	ldr	r1, [pc, #612]	; (801005c <_strtod_l+0x594>)
 800fdf6:	aa20      	add	r2, sp, #128	; 0x80
 800fdf8:	a81d      	add	r0, sp, #116	; 0x74
 800fdfa:	f002 f899 	bl	8011f30 <__hexnan>
 800fdfe:	2805      	cmp	r0, #5
 800fe00:	d126      	bne.n	800fe50 <_strtod_l+0x388>
 800fe02:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fe04:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 800fe08:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800fe0c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800fe10:	e69c      	b.n	800fb4c <_strtod_l+0x84>
 800fe12:	210a      	movs	r1, #10
 800fe14:	fb01 3e0e 	mla	lr, r1, lr, r3
 800fe18:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800fe1c:	e7b9      	b.n	800fd92 <_strtod_l+0x2ca>
 800fe1e:	2b6e      	cmp	r3, #110	; 0x6e
 800fe20:	e7db      	b.n	800fdda <_strtod_l+0x312>
 800fe22:	498f      	ldr	r1, [pc, #572]	; (8010060 <_strtod_l+0x598>)
 800fe24:	a81d      	add	r0, sp, #116	; 0x74
 800fe26:	f002 f86f 	bl	8011f08 <__match>
 800fe2a:	2800      	cmp	r0, #0
 800fe2c:	f43f aeaa 	beq.w	800fb84 <_strtod_l+0xbc>
 800fe30:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800fe32:	498c      	ldr	r1, [pc, #560]	; (8010064 <_strtod_l+0x59c>)
 800fe34:	3b01      	subs	r3, #1
 800fe36:	a81d      	add	r0, sp, #116	; 0x74
 800fe38:	931d      	str	r3, [sp, #116]	; 0x74
 800fe3a:	f002 f865 	bl	8011f08 <__match>
 800fe3e:	b910      	cbnz	r0, 800fe46 <_strtod_l+0x37e>
 800fe40:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800fe42:	3301      	adds	r3, #1
 800fe44:	931d      	str	r3, [sp, #116]	; 0x74
 800fe46:	f8df b22c 	ldr.w	fp, [pc, #556]	; 8010074 <_strtod_l+0x5ac>
 800fe4a:	f04f 0a00 	mov.w	sl, #0
 800fe4e:	e67d      	b.n	800fb4c <_strtod_l+0x84>
 800fe50:	4885      	ldr	r0, [pc, #532]	; (8010068 <_strtod_l+0x5a0>)
 800fe52:	f003 fc79 	bl	8013748 <nan>
 800fe56:	ed8d 0b04 	vstr	d0, [sp, #16]
 800fe5a:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800fe5e:	e675      	b.n	800fb4c <_strtod_l+0x84>
 800fe60:	9b07      	ldr	r3, [sp, #28]
 800fe62:	9809      	ldr	r0, [sp, #36]	; 0x24
 800fe64:	1af3      	subs	r3, r6, r3
 800fe66:	2f00      	cmp	r7, #0
 800fe68:	bf08      	it	eq
 800fe6a:	462f      	moveq	r7, r5
 800fe6c:	2d10      	cmp	r5, #16
 800fe6e:	9308      	str	r3, [sp, #32]
 800fe70:	46a8      	mov	r8, r5
 800fe72:	bfa8      	it	ge
 800fe74:	f04f 0810 	movge.w	r8, #16
 800fe78:	f7f0 fb54 	bl	8000524 <__aeabi_ui2d>
 800fe7c:	2d09      	cmp	r5, #9
 800fe7e:	4682      	mov	sl, r0
 800fe80:	468b      	mov	fp, r1
 800fe82:	dd13      	ble.n	800feac <_strtod_l+0x3e4>
 800fe84:	4b79      	ldr	r3, [pc, #484]	; (801006c <_strtod_l+0x5a4>)
 800fe86:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800fe8a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800fe8e:	f7f0 fbc3 	bl	8000618 <__aeabi_dmul>
 800fe92:	4682      	mov	sl, r0
 800fe94:	4648      	mov	r0, r9
 800fe96:	468b      	mov	fp, r1
 800fe98:	f7f0 fb44 	bl	8000524 <__aeabi_ui2d>
 800fe9c:	4602      	mov	r2, r0
 800fe9e:	460b      	mov	r3, r1
 800fea0:	4650      	mov	r0, sl
 800fea2:	4659      	mov	r1, fp
 800fea4:	f7f0 fa02 	bl	80002ac <__adddf3>
 800fea8:	4682      	mov	sl, r0
 800feaa:	468b      	mov	fp, r1
 800feac:	2d0f      	cmp	r5, #15
 800feae:	dc38      	bgt.n	800ff22 <_strtod_l+0x45a>
 800feb0:	9b08      	ldr	r3, [sp, #32]
 800feb2:	2b00      	cmp	r3, #0
 800feb4:	f43f ae4a 	beq.w	800fb4c <_strtod_l+0x84>
 800feb8:	dd24      	ble.n	800ff04 <_strtod_l+0x43c>
 800feba:	2b16      	cmp	r3, #22
 800febc:	dc0b      	bgt.n	800fed6 <_strtod_l+0x40e>
 800febe:	4d6b      	ldr	r5, [pc, #428]	; (801006c <_strtod_l+0x5a4>)
 800fec0:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 800fec4:	e9d5 0100 	ldrd	r0, r1, [r5]
 800fec8:	4652      	mov	r2, sl
 800feca:	465b      	mov	r3, fp
 800fecc:	f7f0 fba4 	bl	8000618 <__aeabi_dmul>
 800fed0:	4682      	mov	sl, r0
 800fed2:	468b      	mov	fp, r1
 800fed4:	e63a      	b.n	800fb4c <_strtod_l+0x84>
 800fed6:	9a08      	ldr	r2, [sp, #32]
 800fed8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800fedc:	4293      	cmp	r3, r2
 800fede:	db20      	blt.n	800ff22 <_strtod_l+0x45a>
 800fee0:	4c62      	ldr	r4, [pc, #392]	; (801006c <_strtod_l+0x5a4>)
 800fee2:	f1c5 050f 	rsb	r5, r5, #15
 800fee6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800feea:	4652      	mov	r2, sl
 800feec:	465b      	mov	r3, fp
 800feee:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fef2:	f7f0 fb91 	bl	8000618 <__aeabi_dmul>
 800fef6:	9b08      	ldr	r3, [sp, #32]
 800fef8:	1b5d      	subs	r5, r3, r5
 800fefa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800fefe:	e9d4 2300 	ldrd	r2, r3, [r4]
 800ff02:	e7e3      	b.n	800fecc <_strtod_l+0x404>
 800ff04:	9b08      	ldr	r3, [sp, #32]
 800ff06:	3316      	adds	r3, #22
 800ff08:	db0b      	blt.n	800ff22 <_strtod_l+0x45a>
 800ff0a:	9b07      	ldr	r3, [sp, #28]
 800ff0c:	4a57      	ldr	r2, [pc, #348]	; (801006c <_strtod_l+0x5a4>)
 800ff0e:	1b9e      	subs	r6, r3, r6
 800ff10:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800ff14:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ff18:	4650      	mov	r0, sl
 800ff1a:	4659      	mov	r1, fp
 800ff1c:	f7f0 fca6 	bl	800086c <__aeabi_ddiv>
 800ff20:	e7d6      	b.n	800fed0 <_strtod_l+0x408>
 800ff22:	9b08      	ldr	r3, [sp, #32]
 800ff24:	eba5 0808 	sub.w	r8, r5, r8
 800ff28:	4498      	add	r8, r3
 800ff2a:	f1b8 0f00 	cmp.w	r8, #0
 800ff2e:	dd71      	ble.n	8010014 <_strtod_l+0x54c>
 800ff30:	f018 030f 	ands.w	r3, r8, #15
 800ff34:	d00a      	beq.n	800ff4c <_strtod_l+0x484>
 800ff36:	494d      	ldr	r1, [pc, #308]	; (801006c <_strtod_l+0x5a4>)
 800ff38:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ff3c:	4652      	mov	r2, sl
 800ff3e:	465b      	mov	r3, fp
 800ff40:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ff44:	f7f0 fb68 	bl	8000618 <__aeabi_dmul>
 800ff48:	4682      	mov	sl, r0
 800ff4a:	468b      	mov	fp, r1
 800ff4c:	f038 080f 	bics.w	r8, r8, #15
 800ff50:	d04d      	beq.n	800ffee <_strtod_l+0x526>
 800ff52:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800ff56:	dd22      	ble.n	800ff9e <_strtod_l+0x4d6>
 800ff58:	2500      	movs	r5, #0
 800ff5a:	462e      	mov	r6, r5
 800ff5c:	9509      	str	r5, [sp, #36]	; 0x24
 800ff5e:	9507      	str	r5, [sp, #28]
 800ff60:	2322      	movs	r3, #34	; 0x22
 800ff62:	f8df b110 	ldr.w	fp, [pc, #272]	; 8010074 <_strtod_l+0x5ac>
 800ff66:	6023      	str	r3, [r4, #0]
 800ff68:	f04f 0a00 	mov.w	sl, #0
 800ff6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ff6e:	2b00      	cmp	r3, #0
 800ff70:	f43f adec 	beq.w	800fb4c <_strtod_l+0x84>
 800ff74:	991e      	ldr	r1, [sp, #120]	; 0x78
 800ff76:	4620      	mov	r0, r4
 800ff78:	f002 f94e 	bl	8012218 <_Bfree>
 800ff7c:	9907      	ldr	r1, [sp, #28]
 800ff7e:	4620      	mov	r0, r4
 800ff80:	f002 f94a 	bl	8012218 <_Bfree>
 800ff84:	4631      	mov	r1, r6
 800ff86:	4620      	mov	r0, r4
 800ff88:	f002 f946 	bl	8012218 <_Bfree>
 800ff8c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ff8e:	4620      	mov	r0, r4
 800ff90:	f002 f942 	bl	8012218 <_Bfree>
 800ff94:	4629      	mov	r1, r5
 800ff96:	4620      	mov	r0, r4
 800ff98:	f002 f93e 	bl	8012218 <_Bfree>
 800ff9c:	e5d6      	b.n	800fb4c <_strtod_l+0x84>
 800ff9e:	2300      	movs	r3, #0
 800ffa0:	ea4f 1828 	mov.w	r8, r8, asr #4
 800ffa4:	4650      	mov	r0, sl
 800ffa6:	4659      	mov	r1, fp
 800ffa8:	4699      	mov	r9, r3
 800ffaa:	f1b8 0f01 	cmp.w	r8, #1
 800ffae:	dc21      	bgt.n	800fff4 <_strtod_l+0x52c>
 800ffb0:	b10b      	cbz	r3, 800ffb6 <_strtod_l+0x4ee>
 800ffb2:	4682      	mov	sl, r0
 800ffb4:	468b      	mov	fp, r1
 800ffb6:	4b2e      	ldr	r3, [pc, #184]	; (8010070 <_strtod_l+0x5a8>)
 800ffb8:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800ffbc:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800ffc0:	4652      	mov	r2, sl
 800ffc2:	465b      	mov	r3, fp
 800ffc4:	e9d9 0100 	ldrd	r0, r1, [r9]
 800ffc8:	f7f0 fb26 	bl	8000618 <__aeabi_dmul>
 800ffcc:	4b29      	ldr	r3, [pc, #164]	; (8010074 <_strtod_l+0x5ac>)
 800ffce:	460a      	mov	r2, r1
 800ffd0:	400b      	ands	r3, r1
 800ffd2:	4929      	ldr	r1, [pc, #164]	; (8010078 <_strtod_l+0x5b0>)
 800ffd4:	428b      	cmp	r3, r1
 800ffd6:	4682      	mov	sl, r0
 800ffd8:	d8be      	bhi.n	800ff58 <_strtod_l+0x490>
 800ffda:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800ffde:	428b      	cmp	r3, r1
 800ffe0:	bf86      	itte	hi
 800ffe2:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 801007c <_strtod_l+0x5b4>
 800ffe6:	f04f 3aff 	movhi.w	sl, #4294967295
 800ffea:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800ffee:	2300      	movs	r3, #0
 800fff0:	9304      	str	r3, [sp, #16]
 800fff2:	e081      	b.n	80100f8 <_strtod_l+0x630>
 800fff4:	f018 0f01 	tst.w	r8, #1
 800fff8:	d007      	beq.n	801000a <_strtod_l+0x542>
 800fffa:	4b1d      	ldr	r3, [pc, #116]	; (8010070 <_strtod_l+0x5a8>)
 800fffc:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8010000:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010004:	f7f0 fb08 	bl	8000618 <__aeabi_dmul>
 8010008:	2301      	movs	r3, #1
 801000a:	f109 0901 	add.w	r9, r9, #1
 801000e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8010012:	e7ca      	b.n	800ffaa <_strtod_l+0x4e2>
 8010014:	d0eb      	beq.n	800ffee <_strtod_l+0x526>
 8010016:	f1c8 0800 	rsb	r8, r8, #0
 801001a:	f018 020f 	ands.w	r2, r8, #15
 801001e:	d00a      	beq.n	8010036 <_strtod_l+0x56e>
 8010020:	4b12      	ldr	r3, [pc, #72]	; (801006c <_strtod_l+0x5a4>)
 8010022:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010026:	4650      	mov	r0, sl
 8010028:	4659      	mov	r1, fp
 801002a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801002e:	f7f0 fc1d 	bl	800086c <__aeabi_ddiv>
 8010032:	4682      	mov	sl, r0
 8010034:	468b      	mov	fp, r1
 8010036:	ea5f 1828 	movs.w	r8, r8, asr #4
 801003a:	d0d8      	beq.n	800ffee <_strtod_l+0x526>
 801003c:	f1b8 0f1f 	cmp.w	r8, #31
 8010040:	dd1e      	ble.n	8010080 <_strtod_l+0x5b8>
 8010042:	2500      	movs	r5, #0
 8010044:	462e      	mov	r6, r5
 8010046:	9509      	str	r5, [sp, #36]	; 0x24
 8010048:	9507      	str	r5, [sp, #28]
 801004a:	2322      	movs	r3, #34	; 0x22
 801004c:	f04f 0a00 	mov.w	sl, #0
 8010050:	f04f 0b00 	mov.w	fp, #0
 8010054:	6023      	str	r3, [r4, #0]
 8010056:	e789      	b.n	800ff6c <_strtod_l+0x4a4>
 8010058:	080147e5 	.word	0x080147e5
 801005c:	08014824 	.word	0x08014824
 8010060:	080147dd 	.word	0x080147dd
 8010064:	080149a0 	.word	0x080149a0
 8010068:	0801489b 	.word	0x0801489b
 801006c:	08014b38 	.word	0x08014b38
 8010070:	08014b10 	.word	0x08014b10
 8010074:	7ff00000 	.word	0x7ff00000
 8010078:	7ca00000 	.word	0x7ca00000
 801007c:	7fefffff 	.word	0x7fefffff
 8010080:	f018 0310 	ands.w	r3, r8, #16
 8010084:	bf18      	it	ne
 8010086:	236a      	movne	r3, #106	; 0x6a
 8010088:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8010440 <_strtod_l+0x978>
 801008c:	9304      	str	r3, [sp, #16]
 801008e:	4650      	mov	r0, sl
 8010090:	4659      	mov	r1, fp
 8010092:	2300      	movs	r3, #0
 8010094:	f018 0f01 	tst.w	r8, #1
 8010098:	d004      	beq.n	80100a4 <_strtod_l+0x5dc>
 801009a:	e9d9 2300 	ldrd	r2, r3, [r9]
 801009e:	f7f0 fabb 	bl	8000618 <__aeabi_dmul>
 80100a2:	2301      	movs	r3, #1
 80100a4:	ea5f 0868 	movs.w	r8, r8, asr #1
 80100a8:	f109 0908 	add.w	r9, r9, #8
 80100ac:	d1f2      	bne.n	8010094 <_strtod_l+0x5cc>
 80100ae:	b10b      	cbz	r3, 80100b4 <_strtod_l+0x5ec>
 80100b0:	4682      	mov	sl, r0
 80100b2:	468b      	mov	fp, r1
 80100b4:	9b04      	ldr	r3, [sp, #16]
 80100b6:	b1bb      	cbz	r3, 80100e8 <_strtod_l+0x620>
 80100b8:	f3cb 530a 	ubfx	r3, fp, #20, #11
 80100bc:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80100c0:	2b00      	cmp	r3, #0
 80100c2:	4659      	mov	r1, fp
 80100c4:	dd10      	ble.n	80100e8 <_strtod_l+0x620>
 80100c6:	2b1f      	cmp	r3, #31
 80100c8:	f340 8128 	ble.w	801031c <_strtod_l+0x854>
 80100cc:	2b34      	cmp	r3, #52	; 0x34
 80100ce:	bfde      	ittt	le
 80100d0:	3b20      	suble	r3, #32
 80100d2:	f04f 32ff 	movle.w	r2, #4294967295
 80100d6:	fa02 f303 	lslle.w	r3, r2, r3
 80100da:	f04f 0a00 	mov.w	sl, #0
 80100de:	bfcc      	ite	gt
 80100e0:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80100e4:	ea03 0b01 	andle.w	fp, r3, r1
 80100e8:	2200      	movs	r2, #0
 80100ea:	2300      	movs	r3, #0
 80100ec:	4650      	mov	r0, sl
 80100ee:	4659      	mov	r1, fp
 80100f0:	f7f0 fcfa 	bl	8000ae8 <__aeabi_dcmpeq>
 80100f4:	2800      	cmp	r0, #0
 80100f6:	d1a4      	bne.n	8010042 <_strtod_l+0x57a>
 80100f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80100fa:	9300      	str	r3, [sp, #0]
 80100fc:	990a      	ldr	r1, [sp, #40]	; 0x28
 80100fe:	462b      	mov	r3, r5
 8010100:	463a      	mov	r2, r7
 8010102:	4620      	mov	r0, r4
 8010104:	f002 f8f4 	bl	80122f0 <__s2b>
 8010108:	9009      	str	r0, [sp, #36]	; 0x24
 801010a:	2800      	cmp	r0, #0
 801010c:	f43f af24 	beq.w	800ff58 <_strtod_l+0x490>
 8010110:	9b07      	ldr	r3, [sp, #28]
 8010112:	1b9e      	subs	r6, r3, r6
 8010114:	9b08      	ldr	r3, [sp, #32]
 8010116:	2b00      	cmp	r3, #0
 8010118:	bfb4      	ite	lt
 801011a:	4633      	movlt	r3, r6
 801011c:	2300      	movge	r3, #0
 801011e:	9310      	str	r3, [sp, #64]	; 0x40
 8010120:	9b08      	ldr	r3, [sp, #32]
 8010122:	2500      	movs	r5, #0
 8010124:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8010128:	9318      	str	r3, [sp, #96]	; 0x60
 801012a:	462e      	mov	r6, r5
 801012c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801012e:	4620      	mov	r0, r4
 8010130:	6859      	ldr	r1, [r3, #4]
 8010132:	f002 f831 	bl	8012198 <_Balloc>
 8010136:	9007      	str	r0, [sp, #28]
 8010138:	2800      	cmp	r0, #0
 801013a:	f43f af11 	beq.w	800ff60 <_strtod_l+0x498>
 801013e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010140:	691a      	ldr	r2, [r3, #16]
 8010142:	3202      	adds	r2, #2
 8010144:	f103 010c 	add.w	r1, r3, #12
 8010148:	0092      	lsls	r2, r2, #2
 801014a:	300c      	adds	r0, #12
 801014c:	f7fe fb56 	bl	800e7fc <memcpy>
 8010150:	ec4b ab10 	vmov	d0, sl, fp
 8010154:	aa20      	add	r2, sp, #128	; 0x80
 8010156:	a91f      	add	r1, sp, #124	; 0x7c
 8010158:	4620      	mov	r0, r4
 801015a:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 801015e:	f002 fc03 	bl	8012968 <__d2b>
 8010162:	901e      	str	r0, [sp, #120]	; 0x78
 8010164:	2800      	cmp	r0, #0
 8010166:	f43f aefb 	beq.w	800ff60 <_strtod_l+0x498>
 801016a:	2101      	movs	r1, #1
 801016c:	4620      	mov	r0, r4
 801016e:	f002 f959 	bl	8012424 <__i2b>
 8010172:	4606      	mov	r6, r0
 8010174:	2800      	cmp	r0, #0
 8010176:	f43f aef3 	beq.w	800ff60 <_strtod_l+0x498>
 801017a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801017c:	9904      	ldr	r1, [sp, #16]
 801017e:	2b00      	cmp	r3, #0
 8010180:	bfab      	itete	ge
 8010182:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 8010184:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 8010186:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8010188:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 801018c:	bfac      	ite	ge
 801018e:	eb03 0902 	addge.w	r9, r3, r2
 8010192:	1ad7      	sublt	r7, r2, r3
 8010194:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8010196:	eba3 0801 	sub.w	r8, r3, r1
 801019a:	4490      	add	r8, r2
 801019c:	4ba3      	ldr	r3, [pc, #652]	; (801042c <_strtod_l+0x964>)
 801019e:	f108 38ff 	add.w	r8, r8, #4294967295
 80101a2:	4598      	cmp	r8, r3
 80101a4:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80101a8:	f280 80cc 	bge.w	8010344 <_strtod_l+0x87c>
 80101ac:	eba3 0308 	sub.w	r3, r3, r8
 80101b0:	2b1f      	cmp	r3, #31
 80101b2:	eba2 0203 	sub.w	r2, r2, r3
 80101b6:	f04f 0101 	mov.w	r1, #1
 80101ba:	f300 80b6 	bgt.w	801032a <_strtod_l+0x862>
 80101be:	fa01 f303 	lsl.w	r3, r1, r3
 80101c2:	9311      	str	r3, [sp, #68]	; 0x44
 80101c4:	2300      	movs	r3, #0
 80101c6:	930c      	str	r3, [sp, #48]	; 0x30
 80101c8:	eb09 0802 	add.w	r8, r9, r2
 80101cc:	9b04      	ldr	r3, [sp, #16]
 80101ce:	45c1      	cmp	r9, r8
 80101d0:	4417      	add	r7, r2
 80101d2:	441f      	add	r7, r3
 80101d4:	464b      	mov	r3, r9
 80101d6:	bfa8      	it	ge
 80101d8:	4643      	movge	r3, r8
 80101da:	42bb      	cmp	r3, r7
 80101dc:	bfa8      	it	ge
 80101de:	463b      	movge	r3, r7
 80101e0:	2b00      	cmp	r3, #0
 80101e2:	bfc2      	ittt	gt
 80101e4:	eba8 0803 	subgt.w	r8, r8, r3
 80101e8:	1aff      	subgt	r7, r7, r3
 80101ea:	eba9 0903 	subgt.w	r9, r9, r3
 80101ee:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80101f0:	2b00      	cmp	r3, #0
 80101f2:	dd17      	ble.n	8010224 <_strtod_l+0x75c>
 80101f4:	4631      	mov	r1, r6
 80101f6:	461a      	mov	r2, r3
 80101f8:	4620      	mov	r0, r4
 80101fa:	f002 f9cf 	bl	801259c <__pow5mult>
 80101fe:	4606      	mov	r6, r0
 8010200:	2800      	cmp	r0, #0
 8010202:	f43f aead 	beq.w	800ff60 <_strtod_l+0x498>
 8010206:	4601      	mov	r1, r0
 8010208:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 801020a:	4620      	mov	r0, r4
 801020c:	f002 f920 	bl	8012450 <__multiply>
 8010210:	900f      	str	r0, [sp, #60]	; 0x3c
 8010212:	2800      	cmp	r0, #0
 8010214:	f43f aea4 	beq.w	800ff60 <_strtod_l+0x498>
 8010218:	991e      	ldr	r1, [sp, #120]	; 0x78
 801021a:	4620      	mov	r0, r4
 801021c:	f001 fffc 	bl	8012218 <_Bfree>
 8010220:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010222:	931e      	str	r3, [sp, #120]	; 0x78
 8010224:	f1b8 0f00 	cmp.w	r8, #0
 8010228:	f300 8091 	bgt.w	801034e <_strtod_l+0x886>
 801022c:	9b08      	ldr	r3, [sp, #32]
 801022e:	2b00      	cmp	r3, #0
 8010230:	dd08      	ble.n	8010244 <_strtod_l+0x77c>
 8010232:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8010234:	9907      	ldr	r1, [sp, #28]
 8010236:	4620      	mov	r0, r4
 8010238:	f002 f9b0 	bl	801259c <__pow5mult>
 801023c:	9007      	str	r0, [sp, #28]
 801023e:	2800      	cmp	r0, #0
 8010240:	f43f ae8e 	beq.w	800ff60 <_strtod_l+0x498>
 8010244:	2f00      	cmp	r7, #0
 8010246:	dd08      	ble.n	801025a <_strtod_l+0x792>
 8010248:	9907      	ldr	r1, [sp, #28]
 801024a:	463a      	mov	r2, r7
 801024c:	4620      	mov	r0, r4
 801024e:	f002 f9ff 	bl	8012650 <__lshift>
 8010252:	9007      	str	r0, [sp, #28]
 8010254:	2800      	cmp	r0, #0
 8010256:	f43f ae83 	beq.w	800ff60 <_strtod_l+0x498>
 801025a:	f1b9 0f00 	cmp.w	r9, #0
 801025e:	dd08      	ble.n	8010272 <_strtod_l+0x7aa>
 8010260:	4631      	mov	r1, r6
 8010262:	464a      	mov	r2, r9
 8010264:	4620      	mov	r0, r4
 8010266:	f002 f9f3 	bl	8012650 <__lshift>
 801026a:	4606      	mov	r6, r0
 801026c:	2800      	cmp	r0, #0
 801026e:	f43f ae77 	beq.w	800ff60 <_strtod_l+0x498>
 8010272:	9a07      	ldr	r2, [sp, #28]
 8010274:	991e      	ldr	r1, [sp, #120]	; 0x78
 8010276:	4620      	mov	r0, r4
 8010278:	f002 fa72 	bl	8012760 <__mdiff>
 801027c:	4605      	mov	r5, r0
 801027e:	2800      	cmp	r0, #0
 8010280:	f43f ae6e 	beq.w	800ff60 <_strtod_l+0x498>
 8010284:	68c3      	ldr	r3, [r0, #12]
 8010286:	930f      	str	r3, [sp, #60]	; 0x3c
 8010288:	2300      	movs	r3, #0
 801028a:	60c3      	str	r3, [r0, #12]
 801028c:	4631      	mov	r1, r6
 801028e:	f002 fa4b 	bl	8012728 <__mcmp>
 8010292:	2800      	cmp	r0, #0
 8010294:	da65      	bge.n	8010362 <_strtod_l+0x89a>
 8010296:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010298:	ea53 030a 	orrs.w	r3, r3, sl
 801029c:	f040 8087 	bne.w	80103ae <_strtod_l+0x8e6>
 80102a0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80102a4:	2b00      	cmp	r3, #0
 80102a6:	f040 8082 	bne.w	80103ae <_strtod_l+0x8e6>
 80102aa:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80102ae:	0d1b      	lsrs	r3, r3, #20
 80102b0:	051b      	lsls	r3, r3, #20
 80102b2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80102b6:	d97a      	bls.n	80103ae <_strtod_l+0x8e6>
 80102b8:	696b      	ldr	r3, [r5, #20]
 80102ba:	b913      	cbnz	r3, 80102c2 <_strtod_l+0x7fa>
 80102bc:	692b      	ldr	r3, [r5, #16]
 80102be:	2b01      	cmp	r3, #1
 80102c0:	dd75      	ble.n	80103ae <_strtod_l+0x8e6>
 80102c2:	4629      	mov	r1, r5
 80102c4:	2201      	movs	r2, #1
 80102c6:	4620      	mov	r0, r4
 80102c8:	f002 f9c2 	bl	8012650 <__lshift>
 80102cc:	4631      	mov	r1, r6
 80102ce:	4605      	mov	r5, r0
 80102d0:	f002 fa2a 	bl	8012728 <__mcmp>
 80102d4:	2800      	cmp	r0, #0
 80102d6:	dd6a      	ble.n	80103ae <_strtod_l+0x8e6>
 80102d8:	9904      	ldr	r1, [sp, #16]
 80102da:	4a55      	ldr	r2, [pc, #340]	; (8010430 <_strtod_l+0x968>)
 80102dc:	465b      	mov	r3, fp
 80102de:	2900      	cmp	r1, #0
 80102e0:	f000 8085 	beq.w	80103ee <_strtod_l+0x926>
 80102e4:	ea02 010b 	and.w	r1, r2, fp
 80102e8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80102ec:	dc7f      	bgt.n	80103ee <_strtod_l+0x926>
 80102ee:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80102f2:	f77f aeaa 	ble.w	801004a <_strtod_l+0x582>
 80102f6:	4a4f      	ldr	r2, [pc, #316]	; (8010434 <_strtod_l+0x96c>)
 80102f8:	2300      	movs	r3, #0
 80102fa:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 80102fe:	4650      	mov	r0, sl
 8010300:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8010304:	4659      	mov	r1, fp
 8010306:	f7f0 f987 	bl	8000618 <__aeabi_dmul>
 801030a:	460b      	mov	r3, r1
 801030c:	4303      	orrs	r3, r0
 801030e:	bf08      	it	eq
 8010310:	2322      	moveq	r3, #34	; 0x22
 8010312:	4682      	mov	sl, r0
 8010314:	468b      	mov	fp, r1
 8010316:	bf08      	it	eq
 8010318:	6023      	streq	r3, [r4, #0]
 801031a:	e62b      	b.n	800ff74 <_strtod_l+0x4ac>
 801031c:	f04f 32ff 	mov.w	r2, #4294967295
 8010320:	fa02 f303 	lsl.w	r3, r2, r3
 8010324:	ea03 0a0a 	and.w	sl, r3, sl
 8010328:	e6de      	b.n	80100e8 <_strtod_l+0x620>
 801032a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 801032e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8010332:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8010336:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 801033a:	fa01 f308 	lsl.w	r3, r1, r8
 801033e:	930c      	str	r3, [sp, #48]	; 0x30
 8010340:	9111      	str	r1, [sp, #68]	; 0x44
 8010342:	e741      	b.n	80101c8 <_strtod_l+0x700>
 8010344:	2300      	movs	r3, #0
 8010346:	930c      	str	r3, [sp, #48]	; 0x30
 8010348:	2301      	movs	r3, #1
 801034a:	9311      	str	r3, [sp, #68]	; 0x44
 801034c:	e73c      	b.n	80101c8 <_strtod_l+0x700>
 801034e:	991e      	ldr	r1, [sp, #120]	; 0x78
 8010350:	4642      	mov	r2, r8
 8010352:	4620      	mov	r0, r4
 8010354:	f002 f97c 	bl	8012650 <__lshift>
 8010358:	901e      	str	r0, [sp, #120]	; 0x78
 801035a:	2800      	cmp	r0, #0
 801035c:	f47f af66 	bne.w	801022c <_strtod_l+0x764>
 8010360:	e5fe      	b.n	800ff60 <_strtod_l+0x498>
 8010362:	465f      	mov	r7, fp
 8010364:	d16e      	bne.n	8010444 <_strtod_l+0x97c>
 8010366:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8010368:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801036c:	b342      	cbz	r2, 80103c0 <_strtod_l+0x8f8>
 801036e:	4a32      	ldr	r2, [pc, #200]	; (8010438 <_strtod_l+0x970>)
 8010370:	4293      	cmp	r3, r2
 8010372:	d128      	bne.n	80103c6 <_strtod_l+0x8fe>
 8010374:	9b04      	ldr	r3, [sp, #16]
 8010376:	4650      	mov	r0, sl
 8010378:	b1eb      	cbz	r3, 80103b6 <_strtod_l+0x8ee>
 801037a:	4a2d      	ldr	r2, [pc, #180]	; (8010430 <_strtod_l+0x968>)
 801037c:	403a      	ands	r2, r7
 801037e:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8010382:	f04f 31ff 	mov.w	r1, #4294967295
 8010386:	d819      	bhi.n	80103bc <_strtod_l+0x8f4>
 8010388:	0d12      	lsrs	r2, r2, #20
 801038a:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 801038e:	fa01 f303 	lsl.w	r3, r1, r3
 8010392:	4298      	cmp	r0, r3
 8010394:	d117      	bne.n	80103c6 <_strtod_l+0x8fe>
 8010396:	4b29      	ldr	r3, [pc, #164]	; (801043c <_strtod_l+0x974>)
 8010398:	429f      	cmp	r7, r3
 801039a:	d102      	bne.n	80103a2 <_strtod_l+0x8da>
 801039c:	3001      	adds	r0, #1
 801039e:	f43f addf 	beq.w	800ff60 <_strtod_l+0x498>
 80103a2:	4b23      	ldr	r3, [pc, #140]	; (8010430 <_strtod_l+0x968>)
 80103a4:	403b      	ands	r3, r7
 80103a6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80103aa:	f04f 0a00 	mov.w	sl, #0
 80103ae:	9b04      	ldr	r3, [sp, #16]
 80103b0:	2b00      	cmp	r3, #0
 80103b2:	d1a0      	bne.n	80102f6 <_strtod_l+0x82e>
 80103b4:	e5de      	b.n	800ff74 <_strtod_l+0x4ac>
 80103b6:	f04f 33ff 	mov.w	r3, #4294967295
 80103ba:	e7ea      	b.n	8010392 <_strtod_l+0x8ca>
 80103bc:	460b      	mov	r3, r1
 80103be:	e7e8      	b.n	8010392 <_strtod_l+0x8ca>
 80103c0:	ea53 030a 	orrs.w	r3, r3, sl
 80103c4:	d088      	beq.n	80102d8 <_strtod_l+0x810>
 80103c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80103c8:	b1db      	cbz	r3, 8010402 <_strtod_l+0x93a>
 80103ca:	423b      	tst	r3, r7
 80103cc:	d0ef      	beq.n	80103ae <_strtod_l+0x8e6>
 80103ce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80103d0:	9a04      	ldr	r2, [sp, #16]
 80103d2:	4650      	mov	r0, sl
 80103d4:	4659      	mov	r1, fp
 80103d6:	b1c3      	cbz	r3, 801040a <_strtod_l+0x942>
 80103d8:	f7ff fb59 	bl	800fa8e <sulp>
 80103dc:	4602      	mov	r2, r0
 80103de:	460b      	mov	r3, r1
 80103e0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80103e4:	f7ef ff62 	bl	80002ac <__adddf3>
 80103e8:	4682      	mov	sl, r0
 80103ea:	468b      	mov	fp, r1
 80103ec:	e7df      	b.n	80103ae <_strtod_l+0x8e6>
 80103ee:	4013      	ands	r3, r2
 80103f0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80103f4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80103f8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80103fc:	f04f 3aff 	mov.w	sl, #4294967295
 8010400:	e7d5      	b.n	80103ae <_strtod_l+0x8e6>
 8010402:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8010404:	ea13 0f0a 	tst.w	r3, sl
 8010408:	e7e0      	b.n	80103cc <_strtod_l+0x904>
 801040a:	f7ff fb40 	bl	800fa8e <sulp>
 801040e:	4602      	mov	r2, r0
 8010410:	460b      	mov	r3, r1
 8010412:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8010416:	f7ef ff47 	bl	80002a8 <__aeabi_dsub>
 801041a:	2200      	movs	r2, #0
 801041c:	2300      	movs	r3, #0
 801041e:	4682      	mov	sl, r0
 8010420:	468b      	mov	fp, r1
 8010422:	f7f0 fb61 	bl	8000ae8 <__aeabi_dcmpeq>
 8010426:	2800      	cmp	r0, #0
 8010428:	d0c1      	beq.n	80103ae <_strtod_l+0x8e6>
 801042a:	e60e      	b.n	801004a <_strtod_l+0x582>
 801042c:	fffffc02 	.word	0xfffffc02
 8010430:	7ff00000 	.word	0x7ff00000
 8010434:	39500000 	.word	0x39500000
 8010438:	000fffff 	.word	0x000fffff
 801043c:	7fefffff 	.word	0x7fefffff
 8010440:	08014838 	.word	0x08014838
 8010444:	4631      	mov	r1, r6
 8010446:	4628      	mov	r0, r5
 8010448:	f002 faea 	bl	8012a20 <__ratio>
 801044c:	ec59 8b10 	vmov	r8, r9, d0
 8010450:	ee10 0a10 	vmov	r0, s0
 8010454:	2200      	movs	r2, #0
 8010456:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801045a:	4649      	mov	r1, r9
 801045c:	f7f0 fb58 	bl	8000b10 <__aeabi_dcmple>
 8010460:	2800      	cmp	r0, #0
 8010462:	d07c      	beq.n	801055e <_strtod_l+0xa96>
 8010464:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010466:	2b00      	cmp	r3, #0
 8010468:	d04c      	beq.n	8010504 <_strtod_l+0xa3c>
 801046a:	4b95      	ldr	r3, [pc, #596]	; (80106c0 <_strtod_l+0xbf8>)
 801046c:	2200      	movs	r2, #0
 801046e:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8010472:	f8df 924c 	ldr.w	r9, [pc, #588]	; 80106c0 <_strtod_l+0xbf8>
 8010476:	f04f 0800 	mov.w	r8, #0
 801047a:	4b92      	ldr	r3, [pc, #584]	; (80106c4 <_strtod_l+0xbfc>)
 801047c:	403b      	ands	r3, r7
 801047e:	9311      	str	r3, [sp, #68]	; 0x44
 8010480:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8010482:	4b91      	ldr	r3, [pc, #580]	; (80106c8 <_strtod_l+0xc00>)
 8010484:	429a      	cmp	r2, r3
 8010486:	f040 80b2 	bne.w	80105ee <_strtod_l+0xb26>
 801048a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801048e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8010492:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8010496:	ec4b ab10 	vmov	d0, sl, fp
 801049a:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 801049e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80104a2:	f002 f9e5 	bl	8012870 <__ulp>
 80104a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80104aa:	ec53 2b10 	vmov	r2, r3, d0
 80104ae:	f7f0 f8b3 	bl	8000618 <__aeabi_dmul>
 80104b2:	4652      	mov	r2, sl
 80104b4:	465b      	mov	r3, fp
 80104b6:	f7ef fef9 	bl	80002ac <__adddf3>
 80104ba:	460b      	mov	r3, r1
 80104bc:	4981      	ldr	r1, [pc, #516]	; (80106c4 <_strtod_l+0xbfc>)
 80104be:	4a83      	ldr	r2, [pc, #524]	; (80106cc <_strtod_l+0xc04>)
 80104c0:	4019      	ands	r1, r3
 80104c2:	4291      	cmp	r1, r2
 80104c4:	4682      	mov	sl, r0
 80104c6:	d95e      	bls.n	8010586 <_strtod_l+0xabe>
 80104c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80104ca:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80104ce:	4293      	cmp	r3, r2
 80104d0:	d103      	bne.n	80104da <_strtod_l+0xa12>
 80104d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80104d4:	3301      	adds	r3, #1
 80104d6:	f43f ad43 	beq.w	800ff60 <_strtod_l+0x498>
 80104da:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 80106d8 <_strtod_l+0xc10>
 80104de:	f04f 3aff 	mov.w	sl, #4294967295
 80104e2:	991e      	ldr	r1, [sp, #120]	; 0x78
 80104e4:	4620      	mov	r0, r4
 80104e6:	f001 fe97 	bl	8012218 <_Bfree>
 80104ea:	9907      	ldr	r1, [sp, #28]
 80104ec:	4620      	mov	r0, r4
 80104ee:	f001 fe93 	bl	8012218 <_Bfree>
 80104f2:	4631      	mov	r1, r6
 80104f4:	4620      	mov	r0, r4
 80104f6:	f001 fe8f 	bl	8012218 <_Bfree>
 80104fa:	4629      	mov	r1, r5
 80104fc:	4620      	mov	r0, r4
 80104fe:	f001 fe8b 	bl	8012218 <_Bfree>
 8010502:	e613      	b.n	801012c <_strtod_l+0x664>
 8010504:	f1ba 0f00 	cmp.w	sl, #0
 8010508:	d11b      	bne.n	8010542 <_strtod_l+0xa7a>
 801050a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801050e:	b9f3      	cbnz	r3, 801054e <_strtod_l+0xa86>
 8010510:	4b6b      	ldr	r3, [pc, #428]	; (80106c0 <_strtod_l+0xbf8>)
 8010512:	2200      	movs	r2, #0
 8010514:	4640      	mov	r0, r8
 8010516:	4649      	mov	r1, r9
 8010518:	f7f0 faf0 	bl	8000afc <__aeabi_dcmplt>
 801051c:	b9d0      	cbnz	r0, 8010554 <_strtod_l+0xa8c>
 801051e:	4640      	mov	r0, r8
 8010520:	4649      	mov	r1, r9
 8010522:	4b6b      	ldr	r3, [pc, #428]	; (80106d0 <_strtod_l+0xc08>)
 8010524:	2200      	movs	r2, #0
 8010526:	f7f0 f877 	bl	8000618 <__aeabi_dmul>
 801052a:	4680      	mov	r8, r0
 801052c:	4689      	mov	r9, r1
 801052e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8010532:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 8010536:	931b      	str	r3, [sp, #108]	; 0x6c
 8010538:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 801053c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8010540:	e79b      	b.n	801047a <_strtod_l+0x9b2>
 8010542:	f1ba 0f01 	cmp.w	sl, #1
 8010546:	d102      	bne.n	801054e <_strtod_l+0xa86>
 8010548:	2f00      	cmp	r7, #0
 801054a:	f43f ad7e 	beq.w	801004a <_strtod_l+0x582>
 801054e:	4b61      	ldr	r3, [pc, #388]	; (80106d4 <_strtod_l+0xc0c>)
 8010550:	2200      	movs	r2, #0
 8010552:	e78c      	b.n	801046e <_strtod_l+0x9a6>
 8010554:	f8df 9178 	ldr.w	r9, [pc, #376]	; 80106d0 <_strtod_l+0xc08>
 8010558:	f04f 0800 	mov.w	r8, #0
 801055c:	e7e7      	b.n	801052e <_strtod_l+0xa66>
 801055e:	4b5c      	ldr	r3, [pc, #368]	; (80106d0 <_strtod_l+0xc08>)
 8010560:	4640      	mov	r0, r8
 8010562:	4649      	mov	r1, r9
 8010564:	2200      	movs	r2, #0
 8010566:	f7f0 f857 	bl	8000618 <__aeabi_dmul>
 801056a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801056c:	4680      	mov	r8, r0
 801056e:	4689      	mov	r9, r1
 8010570:	b933      	cbnz	r3, 8010580 <_strtod_l+0xab8>
 8010572:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010576:	9012      	str	r0, [sp, #72]	; 0x48
 8010578:	9313      	str	r3, [sp, #76]	; 0x4c
 801057a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 801057e:	e7dd      	b.n	801053c <_strtod_l+0xa74>
 8010580:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 8010584:	e7f9      	b.n	801057a <_strtod_l+0xab2>
 8010586:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 801058a:	9b04      	ldr	r3, [sp, #16]
 801058c:	2b00      	cmp	r3, #0
 801058e:	d1a8      	bne.n	80104e2 <_strtod_l+0xa1a>
 8010590:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8010594:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8010596:	0d1b      	lsrs	r3, r3, #20
 8010598:	051b      	lsls	r3, r3, #20
 801059a:	429a      	cmp	r2, r3
 801059c:	d1a1      	bne.n	80104e2 <_strtod_l+0xa1a>
 801059e:	4640      	mov	r0, r8
 80105a0:	4649      	mov	r1, r9
 80105a2:	f7f0 fb99 	bl	8000cd8 <__aeabi_d2lz>
 80105a6:	f7f0 f809 	bl	80005bc <__aeabi_l2d>
 80105aa:	4602      	mov	r2, r0
 80105ac:	460b      	mov	r3, r1
 80105ae:	4640      	mov	r0, r8
 80105b0:	4649      	mov	r1, r9
 80105b2:	f7ef fe79 	bl	80002a8 <__aeabi_dsub>
 80105b6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80105b8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80105bc:	ea43 030a 	orr.w	r3, r3, sl
 80105c0:	4313      	orrs	r3, r2
 80105c2:	4680      	mov	r8, r0
 80105c4:	4689      	mov	r9, r1
 80105c6:	d053      	beq.n	8010670 <_strtod_l+0xba8>
 80105c8:	a335      	add	r3, pc, #212	; (adr r3, 80106a0 <_strtod_l+0xbd8>)
 80105ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105ce:	f7f0 fa95 	bl	8000afc <__aeabi_dcmplt>
 80105d2:	2800      	cmp	r0, #0
 80105d4:	f47f acce 	bne.w	800ff74 <_strtod_l+0x4ac>
 80105d8:	a333      	add	r3, pc, #204	; (adr r3, 80106a8 <_strtod_l+0xbe0>)
 80105da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105de:	4640      	mov	r0, r8
 80105e0:	4649      	mov	r1, r9
 80105e2:	f7f0 faa9 	bl	8000b38 <__aeabi_dcmpgt>
 80105e6:	2800      	cmp	r0, #0
 80105e8:	f43f af7b 	beq.w	80104e2 <_strtod_l+0xa1a>
 80105ec:	e4c2      	b.n	800ff74 <_strtod_l+0x4ac>
 80105ee:	9b04      	ldr	r3, [sp, #16]
 80105f0:	b333      	cbz	r3, 8010640 <_strtod_l+0xb78>
 80105f2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80105f4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80105f8:	d822      	bhi.n	8010640 <_strtod_l+0xb78>
 80105fa:	a32d      	add	r3, pc, #180	; (adr r3, 80106b0 <_strtod_l+0xbe8>)
 80105fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010600:	4640      	mov	r0, r8
 8010602:	4649      	mov	r1, r9
 8010604:	f7f0 fa84 	bl	8000b10 <__aeabi_dcmple>
 8010608:	b1a0      	cbz	r0, 8010634 <_strtod_l+0xb6c>
 801060a:	4649      	mov	r1, r9
 801060c:	4640      	mov	r0, r8
 801060e:	f7f0 fadb 	bl	8000bc8 <__aeabi_d2uiz>
 8010612:	2801      	cmp	r0, #1
 8010614:	bf38      	it	cc
 8010616:	2001      	movcc	r0, #1
 8010618:	f7ef ff84 	bl	8000524 <__aeabi_ui2d>
 801061c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801061e:	4680      	mov	r8, r0
 8010620:	4689      	mov	r9, r1
 8010622:	bb13      	cbnz	r3, 801066a <_strtod_l+0xba2>
 8010624:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010628:	9014      	str	r0, [sp, #80]	; 0x50
 801062a:	9315      	str	r3, [sp, #84]	; 0x54
 801062c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8010630:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8010634:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010636:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8010638:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 801063c:	1a9b      	subs	r3, r3, r2
 801063e:	930d      	str	r3, [sp, #52]	; 0x34
 8010640:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8010644:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8010648:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801064c:	f002 f910 	bl	8012870 <__ulp>
 8010650:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8010654:	ec53 2b10 	vmov	r2, r3, d0
 8010658:	f7ef ffde 	bl	8000618 <__aeabi_dmul>
 801065c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8010660:	f7ef fe24 	bl	80002ac <__adddf3>
 8010664:	4682      	mov	sl, r0
 8010666:	468b      	mov	fp, r1
 8010668:	e78f      	b.n	801058a <_strtod_l+0xac2>
 801066a:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 801066e:	e7dd      	b.n	801062c <_strtod_l+0xb64>
 8010670:	a311      	add	r3, pc, #68	; (adr r3, 80106b8 <_strtod_l+0xbf0>)
 8010672:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010676:	f7f0 fa41 	bl	8000afc <__aeabi_dcmplt>
 801067a:	e7b4      	b.n	80105e6 <_strtod_l+0xb1e>
 801067c:	2300      	movs	r3, #0
 801067e:	930e      	str	r3, [sp, #56]	; 0x38
 8010680:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8010682:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8010684:	6013      	str	r3, [r2, #0]
 8010686:	f7ff ba65 	b.w	800fb54 <_strtod_l+0x8c>
 801068a:	2b65      	cmp	r3, #101	; 0x65
 801068c:	f43f ab5d 	beq.w	800fd4a <_strtod_l+0x282>
 8010690:	2b45      	cmp	r3, #69	; 0x45
 8010692:	f43f ab5a 	beq.w	800fd4a <_strtod_l+0x282>
 8010696:	2201      	movs	r2, #1
 8010698:	f7ff bb92 	b.w	800fdc0 <_strtod_l+0x2f8>
 801069c:	f3af 8000 	nop.w
 80106a0:	94a03595 	.word	0x94a03595
 80106a4:	3fdfffff 	.word	0x3fdfffff
 80106a8:	35afe535 	.word	0x35afe535
 80106ac:	3fe00000 	.word	0x3fe00000
 80106b0:	ffc00000 	.word	0xffc00000
 80106b4:	41dfffff 	.word	0x41dfffff
 80106b8:	94a03595 	.word	0x94a03595
 80106bc:	3fcfffff 	.word	0x3fcfffff
 80106c0:	3ff00000 	.word	0x3ff00000
 80106c4:	7ff00000 	.word	0x7ff00000
 80106c8:	7fe00000 	.word	0x7fe00000
 80106cc:	7c9fffff 	.word	0x7c9fffff
 80106d0:	3fe00000 	.word	0x3fe00000
 80106d4:	bff00000 	.word	0xbff00000
 80106d8:	7fefffff 	.word	0x7fefffff

080106dc <_strtod_r>:
 80106dc:	4b01      	ldr	r3, [pc, #4]	; (80106e4 <_strtod_r+0x8>)
 80106de:	f7ff b9f3 	b.w	800fac8 <_strtod_l>
 80106e2:	bf00      	nop
 80106e4:	200000a4 	.word	0x200000a4

080106e8 <_strtol_l.isra.0>:
 80106e8:	2b01      	cmp	r3, #1
 80106ea:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80106ee:	d001      	beq.n	80106f4 <_strtol_l.isra.0+0xc>
 80106f0:	2b24      	cmp	r3, #36	; 0x24
 80106f2:	d906      	bls.n	8010702 <_strtol_l.isra.0+0x1a>
 80106f4:	f7fd ff4e 	bl	800e594 <__errno>
 80106f8:	2316      	movs	r3, #22
 80106fa:	6003      	str	r3, [r0, #0]
 80106fc:	2000      	movs	r0, #0
 80106fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010702:	4f3a      	ldr	r7, [pc, #232]	; (80107ec <_strtol_l.isra.0+0x104>)
 8010704:	468e      	mov	lr, r1
 8010706:	4676      	mov	r6, lr
 8010708:	f81e 4b01 	ldrb.w	r4, [lr], #1
 801070c:	5de5      	ldrb	r5, [r4, r7]
 801070e:	f015 0508 	ands.w	r5, r5, #8
 8010712:	d1f8      	bne.n	8010706 <_strtol_l.isra.0+0x1e>
 8010714:	2c2d      	cmp	r4, #45	; 0x2d
 8010716:	d134      	bne.n	8010782 <_strtol_l.isra.0+0x9a>
 8010718:	f89e 4000 	ldrb.w	r4, [lr]
 801071c:	f04f 0801 	mov.w	r8, #1
 8010720:	f106 0e02 	add.w	lr, r6, #2
 8010724:	2b00      	cmp	r3, #0
 8010726:	d05c      	beq.n	80107e2 <_strtol_l.isra.0+0xfa>
 8010728:	2b10      	cmp	r3, #16
 801072a:	d10c      	bne.n	8010746 <_strtol_l.isra.0+0x5e>
 801072c:	2c30      	cmp	r4, #48	; 0x30
 801072e:	d10a      	bne.n	8010746 <_strtol_l.isra.0+0x5e>
 8010730:	f89e 4000 	ldrb.w	r4, [lr]
 8010734:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8010738:	2c58      	cmp	r4, #88	; 0x58
 801073a:	d14d      	bne.n	80107d8 <_strtol_l.isra.0+0xf0>
 801073c:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8010740:	2310      	movs	r3, #16
 8010742:	f10e 0e02 	add.w	lr, lr, #2
 8010746:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 801074a:	f10c 3cff 	add.w	ip, ip, #4294967295
 801074e:	2600      	movs	r6, #0
 8010750:	fbbc f9f3 	udiv	r9, ip, r3
 8010754:	4635      	mov	r5, r6
 8010756:	fb03 ca19 	mls	sl, r3, r9, ip
 801075a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 801075e:	2f09      	cmp	r7, #9
 8010760:	d818      	bhi.n	8010794 <_strtol_l.isra.0+0xac>
 8010762:	463c      	mov	r4, r7
 8010764:	42a3      	cmp	r3, r4
 8010766:	dd24      	ble.n	80107b2 <_strtol_l.isra.0+0xca>
 8010768:	2e00      	cmp	r6, #0
 801076a:	db1f      	blt.n	80107ac <_strtol_l.isra.0+0xc4>
 801076c:	45a9      	cmp	r9, r5
 801076e:	d31d      	bcc.n	80107ac <_strtol_l.isra.0+0xc4>
 8010770:	d101      	bne.n	8010776 <_strtol_l.isra.0+0x8e>
 8010772:	45a2      	cmp	sl, r4
 8010774:	db1a      	blt.n	80107ac <_strtol_l.isra.0+0xc4>
 8010776:	fb05 4503 	mla	r5, r5, r3, r4
 801077a:	2601      	movs	r6, #1
 801077c:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8010780:	e7eb      	b.n	801075a <_strtol_l.isra.0+0x72>
 8010782:	2c2b      	cmp	r4, #43	; 0x2b
 8010784:	bf08      	it	eq
 8010786:	f89e 4000 	ldrbeq.w	r4, [lr]
 801078a:	46a8      	mov	r8, r5
 801078c:	bf08      	it	eq
 801078e:	f106 0e02 	addeq.w	lr, r6, #2
 8010792:	e7c7      	b.n	8010724 <_strtol_l.isra.0+0x3c>
 8010794:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8010798:	2f19      	cmp	r7, #25
 801079a:	d801      	bhi.n	80107a0 <_strtol_l.isra.0+0xb8>
 801079c:	3c37      	subs	r4, #55	; 0x37
 801079e:	e7e1      	b.n	8010764 <_strtol_l.isra.0+0x7c>
 80107a0:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 80107a4:	2f19      	cmp	r7, #25
 80107a6:	d804      	bhi.n	80107b2 <_strtol_l.isra.0+0xca>
 80107a8:	3c57      	subs	r4, #87	; 0x57
 80107aa:	e7db      	b.n	8010764 <_strtol_l.isra.0+0x7c>
 80107ac:	f04f 36ff 	mov.w	r6, #4294967295
 80107b0:	e7e4      	b.n	801077c <_strtol_l.isra.0+0x94>
 80107b2:	2e00      	cmp	r6, #0
 80107b4:	da05      	bge.n	80107c2 <_strtol_l.isra.0+0xda>
 80107b6:	2322      	movs	r3, #34	; 0x22
 80107b8:	6003      	str	r3, [r0, #0]
 80107ba:	4665      	mov	r5, ip
 80107bc:	b942      	cbnz	r2, 80107d0 <_strtol_l.isra.0+0xe8>
 80107be:	4628      	mov	r0, r5
 80107c0:	e79d      	b.n	80106fe <_strtol_l.isra.0+0x16>
 80107c2:	f1b8 0f00 	cmp.w	r8, #0
 80107c6:	d000      	beq.n	80107ca <_strtol_l.isra.0+0xe2>
 80107c8:	426d      	negs	r5, r5
 80107ca:	2a00      	cmp	r2, #0
 80107cc:	d0f7      	beq.n	80107be <_strtol_l.isra.0+0xd6>
 80107ce:	b10e      	cbz	r6, 80107d4 <_strtol_l.isra.0+0xec>
 80107d0:	f10e 31ff 	add.w	r1, lr, #4294967295
 80107d4:	6011      	str	r1, [r2, #0]
 80107d6:	e7f2      	b.n	80107be <_strtol_l.isra.0+0xd6>
 80107d8:	2430      	movs	r4, #48	; 0x30
 80107da:	2b00      	cmp	r3, #0
 80107dc:	d1b3      	bne.n	8010746 <_strtol_l.isra.0+0x5e>
 80107de:	2308      	movs	r3, #8
 80107e0:	e7b1      	b.n	8010746 <_strtol_l.isra.0+0x5e>
 80107e2:	2c30      	cmp	r4, #48	; 0x30
 80107e4:	d0a4      	beq.n	8010730 <_strtol_l.isra.0+0x48>
 80107e6:	230a      	movs	r3, #10
 80107e8:	e7ad      	b.n	8010746 <_strtol_l.isra.0+0x5e>
 80107ea:	bf00      	nop
 80107ec:	0801489d 	.word	0x0801489d

080107f0 <_strtol_r>:
 80107f0:	f7ff bf7a 	b.w	80106e8 <_strtol_l.isra.0>

080107f4 <_strtoul_l.isra.0>:
 80107f4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80107f8:	4e3b      	ldr	r6, [pc, #236]	; (80108e8 <_strtoul_l.isra.0+0xf4>)
 80107fa:	4686      	mov	lr, r0
 80107fc:	468c      	mov	ip, r1
 80107fe:	4660      	mov	r0, ip
 8010800:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8010804:	5da5      	ldrb	r5, [r4, r6]
 8010806:	f015 0508 	ands.w	r5, r5, #8
 801080a:	d1f8      	bne.n	80107fe <_strtoul_l.isra.0+0xa>
 801080c:	2c2d      	cmp	r4, #45	; 0x2d
 801080e:	d134      	bne.n	801087a <_strtoul_l.isra.0+0x86>
 8010810:	f89c 4000 	ldrb.w	r4, [ip]
 8010814:	f04f 0801 	mov.w	r8, #1
 8010818:	f100 0c02 	add.w	ip, r0, #2
 801081c:	2b00      	cmp	r3, #0
 801081e:	d05e      	beq.n	80108de <_strtoul_l.isra.0+0xea>
 8010820:	2b10      	cmp	r3, #16
 8010822:	d10c      	bne.n	801083e <_strtoul_l.isra.0+0x4a>
 8010824:	2c30      	cmp	r4, #48	; 0x30
 8010826:	d10a      	bne.n	801083e <_strtoul_l.isra.0+0x4a>
 8010828:	f89c 0000 	ldrb.w	r0, [ip]
 801082c:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8010830:	2858      	cmp	r0, #88	; 0x58
 8010832:	d14f      	bne.n	80108d4 <_strtoul_l.isra.0+0xe0>
 8010834:	f89c 4001 	ldrb.w	r4, [ip, #1]
 8010838:	2310      	movs	r3, #16
 801083a:	f10c 0c02 	add.w	ip, ip, #2
 801083e:	f04f 37ff 	mov.w	r7, #4294967295
 8010842:	2500      	movs	r5, #0
 8010844:	fbb7 f7f3 	udiv	r7, r7, r3
 8010848:	fb03 f907 	mul.w	r9, r3, r7
 801084c:	ea6f 0909 	mvn.w	r9, r9
 8010850:	4628      	mov	r0, r5
 8010852:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 8010856:	2e09      	cmp	r6, #9
 8010858:	d818      	bhi.n	801088c <_strtoul_l.isra.0+0x98>
 801085a:	4634      	mov	r4, r6
 801085c:	42a3      	cmp	r3, r4
 801085e:	dd24      	ble.n	80108aa <_strtoul_l.isra.0+0xb6>
 8010860:	2d00      	cmp	r5, #0
 8010862:	db1f      	blt.n	80108a4 <_strtoul_l.isra.0+0xb0>
 8010864:	4287      	cmp	r7, r0
 8010866:	d31d      	bcc.n	80108a4 <_strtoul_l.isra.0+0xb0>
 8010868:	d101      	bne.n	801086e <_strtoul_l.isra.0+0x7a>
 801086a:	45a1      	cmp	r9, r4
 801086c:	db1a      	blt.n	80108a4 <_strtoul_l.isra.0+0xb0>
 801086e:	fb00 4003 	mla	r0, r0, r3, r4
 8010872:	2501      	movs	r5, #1
 8010874:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8010878:	e7eb      	b.n	8010852 <_strtoul_l.isra.0+0x5e>
 801087a:	2c2b      	cmp	r4, #43	; 0x2b
 801087c:	bf08      	it	eq
 801087e:	f89c 4000 	ldrbeq.w	r4, [ip]
 8010882:	46a8      	mov	r8, r5
 8010884:	bf08      	it	eq
 8010886:	f100 0c02 	addeq.w	ip, r0, #2
 801088a:	e7c7      	b.n	801081c <_strtoul_l.isra.0+0x28>
 801088c:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 8010890:	2e19      	cmp	r6, #25
 8010892:	d801      	bhi.n	8010898 <_strtoul_l.isra.0+0xa4>
 8010894:	3c37      	subs	r4, #55	; 0x37
 8010896:	e7e1      	b.n	801085c <_strtoul_l.isra.0+0x68>
 8010898:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 801089c:	2e19      	cmp	r6, #25
 801089e:	d804      	bhi.n	80108aa <_strtoul_l.isra.0+0xb6>
 80108a0:	3c57      	subs	r4, #87	; 0x57
 80108a2:	e7db      	b.n	801085c <_strtoul_l.isra.0+0x68>
 80108a4:	f04f 35ff 	mov.w	r5, #4294967295
 80108a8:	e7e4      	b.n	8010874 <_strtoul_l.isra.0+0x80>
 80108aa:	2d00      	cmp	r5, #0
 80108ac:	da07      	bge.n	80108be <_strtoul_l.isra.0+0xca>
 80108ae:	2322      	movs	r3, #34	; 0x22
 80108b0:	f8ce 3000 	str.w	r3, [lr]
 80108b4:	f04f 30ff 	mov.w	r0, #4294967295
 80108b8:	b942      	cbnz	r2, 80108cc <_strtoul_l.isra.0+0xd8>
 80108ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80108be:	f1b8 0f00 	cmp.w	r8, #0
 80108c2:	d000      	beq.n	80108c6 <_strtoul_l.isra.0+0xd2>
 80108c4:	4240      	negs	r0, r0
 80108c6:	2a00      	cmp	r2, #0
 80108c8:	d0f7      	beq.n	80108ba <_strtoul_l.isra.0+0xc6>
 80108ca:	b10d      	cbz	r5, 80108d0 <_strtoul_l.isra.0+0xdc>
 80108cc:	f10c 31ff 	add.w	r1, ip, #4294967295
 80108d0:	6011      	str	r1, [r2, #0]
 80108d2:	e7f2      	b.n	80108ba <_strtoul_l.isra.0+0xc6>
 80108d4:	2430      	movs	r4, #48	; 0x30
 80108d6:	2b00      	cmp	r3, #0
 80108d8:	d1b1      	bne.n	801083e <_strtoul_l.isra.0+0x4a>
 80108da:	2308      	movs	r3, #8
 80108dc:	e7af      	b.n	801083e <_strtoul_l.isra.0+0x4a>
 80108de:	2c30      	cmp	r4, #48	; 0x30
 80108e0:	d0a2      	beq.n	8010828 <_strtoul_l.isra.0+0x34>
 80108e2:	230a      	movs	r3, #10
 80108e4:	e7ab      	b.n	801083e <_strtoul_l.isra.0+0x4a>
 80108e6:	bf00      	nop
 80108e8:	0801489d 	.word	0x0801489d

080108ec <_strtoul_r>:
 80108ec:	f7ff bf82 	b.w	80107f4 <_strtoul_l.isra.0>

080108f0 <__swbuf_r>:
 80108f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80108f2:	460e      	mov	r6, r1
 80108f4:	4614      	mov	r4, r2
 80108f6:	4605      	mov	r5, r0
 80108f8:	b118      	cbz	r0, 8010902 <__swbuf_r+0x12>
 80108fa:	6983      	ldr	r3, [r0, #24]
 80108fc:	b90b      	cbnz	r3, 8010902 <__swbuf_r+0x12>
 80108fe:	f7fd fea7 	bl	800e650 <__sinit>
 8010902:	4b21      	ldr	r3, [pc, #132]	; (8010988 <__swbuf_r+0x98>)
 8010904:	429c      	cmp	r4, r3
 8010906:	d12b      	bne.n	8010960 <__swbuf_r+0x70>
 8010908:	686c      	ldr	r4, [r5, #4]
 801090a:	69a3      	ldr	r3, [r4, #24]
 801090c:	60a3      	str	r3, [r4, #8]
 801090e:	89a3      	ldrh	r3, [r4, #12]
 8010910:	071a      	lsls	r2, r3, #28
 8010912:	d52f      	bpl.n	8010974 <__swbuf_r+0x84>
 8010914:	6923      	ldr	r3, [r4, #16]
 8010916:	b36b      	cbz	r3, 8010974 <__swbuf_r+0x84>
 8010918:	6923      	ldr	r3, [r4, #16]
 801091a:	6820      	ldr	r0, [r4, #0]
 801091c:	1ac0      	subs	r0, r0, r3
 801091e:	6963      	ldr	r3, [r4, #20]
 8010920:	b2f6      	uxtb	r6, r6
 8010922:	4283      	cmp	r3, r0
 8010924:	4637      	mov	r7, r6
 8010926:	dc04      	bgt.n	8010932 <__swbuf_r+0x42>
 8010928:	4621      	mov	r1, r4
 801092a:	4628      	mov	r0, r5
 801092c:	f000 ffde 	bl	80118ec <_fflush_r>
 8010930:	bb30      	cbnz	r0, 8010980 <__swbuf_r+0x90>
 8010932:	68a3      	ldr	r3, [r4, #8]
 8010934:	3b01      	subs	r3, #1
 8010936:	60a3      	str	r3, [r4, #8]
 8010938:	6823      	ldr	r3, [r4, #0]
 801093a:	1c5a      	adds	r2, r3, #1
 801093c:	6022      	str	r2, [r4, #0]
 801093e:	701e      	strb	r6, [r3, #0]
 8010940:	6963      	ldr	r3, [r4, #20]
 8010942:	3001      	adds	r0, #1
 8010944:	4283      	cmp	r3, r0
 8010946:	d004      	beq.n	8010952 <__swbuf_r+0x62>
 8010948:	89a3      	ldrh	r3, [r4, #12]
 801094a:	07db      	lsls	r3, r3, #31
 801094c:	d506      	bpl.n	801095c <__swbuf_r+0x6c>
 801094e:	2e0a      	cmp	r6, #10
 8010950:	d104      	bne.n	801095c <__swbuf_r+0x6c>
 8010952:	4621      	mov	r1, r4
 8010954:	4628      	mov	r0, r5
 8010956:	f000 ffc9 	bl	80118ec <_fflush_r>
 801095a:	b988      	cbnz	r0, 8010980 <__swbuf_r+0x90>
 801095c:	4638      	mov	r0, r7
 801095e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010960:	4b0a      	ldr	r3, [pc, #40]	; (801098c <__swbuf_r+0x9c>)
 8010962:	429c      	cmp	r4, r3
 8010964:	d101      	bne.n	801096a <__swbuf_r+0x7a>
 8010966:	68ac      	ldr	r4, [r5, #8]
 8010968:	e7cf      	b.n	801090a <__swbuf_r+0x1a>
 801096a:	4b09      	ldr	r3, [pc, #36]	; (8010990 <__swbuf_r+0xa0>)
 801096c:	429c      	cmp	r4, r3
 801096e:	bf08      	it	eq
 8010970:	68ec      	ldreq	r4, [r5, #12]
 8010972:	e7ca      	b.n	801090a <__swbuf_r+0x1a>
 8010974:	4621      	mov	r1, r4
 8010976:	4628      	mov	r0, r5
 8010978:	f000 f81e 	bl	80109b8 <__swsetup_r>
 801097c:	2800      	cmp	r0, #0
 801097e:	d0cb      	beq.n	8010918 <__swbuf_r+0x28>
 8010980:	f04f 37ff 	mov.w	r7, #4294967295
 8010984:	e7ea      	b.n	801095c <__swbuf_r+0x6c>
 8010986:	bf00      	nop
 8010988:	08014794 	.word	0x08014794
 801098c:	080147b4 	.word	0x080147b4
 8010990:	08014774 	.word	0x08014774

08010994 <_write_r>:
 8010994:	b538      	push	{r3, r4, r5, lr}
 8010996:	4d07      	ldr	r5, [pc, #28]	; (80109b4 <_write_r+0x20>)
 8010998:	4604      	mov	r4, r0
 801099a:	4608      	mov	r0, r1
 801099c:	4611      	mov	r1, r2
 801099e:	2200      	movs	r2, #0
 80109a0:	602a      	str	r2, [r5, #0]
 80109a2:	461a      	mov	r2, r3
 80109a4:	f7f2 fad7 	bl	8002f56 <_write>
 80109a8:	1c43      	adds	r3, r0, #1
 80109aa:	d102      	bne.n	80109b2 <_write_r+0x1e>
 80109ac:	682b      	ldr	r3, [r5, #0]
 80109ae:	b103      	cbz	r3, 80109b2 <_write_r+0x1e>
 80109b0:	6023      	str	r3, [r4, #0]
 80109b2:	bd38      	pop	{r3, r4, r5, pc}
 80109b4:	200057ac 	.word	0x200057ac

080109b8 <__swsetup_r>:
 80109b8:	4b32      	ldr	r3, [pc, #200]	; (8010a84 <__swsetup_r+0xcc>)
 80109ba:	b570      	push	{r4, r5, r6, lr}
 80109bc:	681d      	ldr	r5, [r3, #0]
 80109be:	4606      	mov	r6, r0
 80109c0:	460c      	mov	r4, r1
 80109c2:	b125      	cbz	r5, 80109ce <__swsetup_r+0x16>
 80109c4:	69ab      	ldr	r3, [r5, #24]
 80109c6:	b913      	cbnz	r3, 80109ce <__swsetup_r+0x16>
 80109c8:	4628      	mov	r0, r5
 80109ca:	f7fd fe41 	bl	800e650 <__sinit>
 80109ce:	4b2e      	ldr	r3, [pc, #184]	; (8010a88 <__swsetup_r+0xd0>)
 80109d0:	429c      	cmp	r4, r3
 80109d2:	d10f      	bne.n	80109f4 <__swsetup_r+0x3c>
 80109d4:	686c      	ldr	r4, [r5, #4]
 80109d6:	89a3      	ldrh	r3, [r4, #12]
 80109d8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80109dc:	0719      	lsls	r1, r3, #28
 80109de:	d42c      	bmi.n	8010a3a <__swsetup_r+0x82>
 80109e0:	06dd      	lsls	r5, r3, #27
 80109e2:	d411      	bmi.n	8010a08 <__swsetup_r+0x50>
 80109e4:	2309      	movs	r3, #9
 80109e6:	6033      	str	r3, [r6, #0]
 80109e8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80109ec:	81a3      	strh	r3, [r4, #12]
 80109ee:	f04f 30ff 	mov.w	r0, #4294967295
 80109f2:	e03e      	b.n	8010a72 <__swsetup_r+0xba>
 80109f4:	4b25      	ldr	r3, [pc, #148]	; (8010a8c <__swsetup_r+0xd4>)
 80109f6:	429c      	cmp	r4, r3
 80109f8:	d101      	bne.n	80109fe <__swsetup_r+0x46>
 80109fa:	68ac      	ldr	r4, [r5, #8]
 80109fc:	e7eb      	b.n	80109d6 <__swsetup_r+0x1e>
 80109fe:	4b24      	ldr	r3, [pc, #144]	; (8010a90 <__swsetup_r+0xd8>)
 8010a00:	429c      	cmp	r4, r3
 8010a02:	bf08      	it	eq
 8010a04:	68ec      	ldreq	r4, [r5, #12]
 8010a06:	e7e6      	b.n	80109d6 <__swsetup_r+0x1e>
 8010a08:	0758      	lsls	r0, r3, #29
 8010a0a:	d512      	bpl.n	8010a32 <__swsetup_r+0x7a>
 8010a0c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010a0e:	b141      	cbz	r1, 8010a22 <__swsetup_r+0x6a>
 8010a10:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010a14:	4299      	cmp	r1, r3
 8010a16:	d002      	beq.n	8010a1e <__swsetup_r+0x66>
 8010a18:	4630      	mov	r0, r6
 8010a1a:	f7fd ff1f 	bl	800e85c <_free_r>
 8010a1e:	2300      	movs	r3, #0
 8010a20:	6363      	str	r3, [r4, #52]	; 0x34
 8010a22:	89a3      	ldrh	r3, [r4, #12]
 8010a24:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8010a28:	81a3      	strh	r3, [r4, #12]
 8010a2a:	2300      	movs	r3, #0
 8010a2c:	6063      	str	r3, [r4, #4]
 8010a2e:	6923      	ldr	r3, [r4, #16]
 8010a30:	6023      	str	r3, [r4, #0]
 8010a32:	89a3      	ldrh	r3, [r4, #12]
 8010a34:	f043 0308 	orr.w	r3, r3, #8
 8010a38:	81a3      	strh	r3, [r4, #12]
 8010a3a:	6923      	ldr	r3, [r4, #16]
 8010a3c:	b94b      	cbnz	r3, 8010a52 <__swsetup_r+0x9a>
 8010a3e:	89a3      	ldrh	r3, [r4, #12]
 8010a40:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8010a44:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010a48:	d003      	beq.n	8010a52 <__swsetup_r+0x9a>
 8010a4a:	4621      	mov	r1, r4
 8010a4c:	4630      	mov	r0, r6
 8010a4e:	f001 fb45 	bl	80120dc <__smakebuf_r>
 8010a52:	89a0      	ldrh	r0, [r4, #12]
 8010a54:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010a58:	f010 0301 	ands.w	r3, r0, #1
 8010a5c:	d00a      	beq.n	8010a74 <__swsetup_r+0xbc>
 8010a5e:	2300      	movs	r3, #0
 8010a60:	60a3      	str	r3, [r4, #8]
 8010a62:	6963      	ldr	r3, [r4, #20]
 8010a64:	425b      	negs	r3, r3
 8010a66:	61a3      	str	r3, [r4, #24]
 8010a68:	6923      	ldr	r3, [r4, #16]
 8010a6a:	b943      	cbnz	r3, 8010a7e <__swsetup_r+0xc6>
 8010a6c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8010a70:	d1ba      	bne.n	80109e8 <__swsetup_r+0x30>
 8010a72:	bd70      	pop	{r4, r5, r6, pc}
 8010a74:	0781      	lsls	r1, r0, #30
 8010a76:	bf58      	it	pl
 8010a78:	6963      	ldrpl	r3, [r4, #20]
 8010a7a:	60a3      	str	r3, [r4, #8]
 8010a7c:	e7f4      	b.n	8010a68 <__swsetup_r+0xb0>
 8010a7e:	2000      	movs	r0, #0
 8010a80:	e7f7      	b.n	8010a72 <__swsetup_r+0xba>
 8010a82:	bf00      	nop
 8010a84:	2000003c 	.word	0x2000003c
 8010a88:	08014794 	.word	0x08014794
 8010a8c:	080147b4 	.word	0x080147b4
 8010a90:	08014774 	.word	0x08014774

08010a94 <__assert_func>:
 8010a94:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010a96:	4614      	mov	r4, r2
 8010a98:	461a      	mov	r2, r3
 8010a9a:	4b09      	ldr	r3, [pc, #36]	; (8010ac0 <__assert_func+0x2c>)
 8010a9c:	681b      	ldr	r3, [r3, #0]
 8010a9e:	4605      	mov	r5, r0
 8010aa0:	68d8      	ldr	r0, [r3, #12]
 8010aa2:	b14c      	cbz	r4, 8010ab8 <__assert_func+0x24>
 8010aa4:	4b07      	ldr	r3, [pc, #28]	; (8010ac4 <__assert_func+0x30>)
 8010aa6:	9100      	str	r1, [sp, #0]
 8010aa8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010aac:	4906      	ldr	r1, [pc, #24]	; (8010ac8 <__assert_func+0x34>)
 8010aae:	462b      	mov	r3, r5
 8010ab0:	f000 ff58 	bl	8011964 <fiprintf>
 8010ab4:	f7fd fd67 	bl	800e586 <abort>
 8010ab8:	4b04      	ldr	r3, [pc, #16]	; (8010acc <__assert_func+0x38>)
 8010aba:	461c      	mov	r4, r3
 8010abc:	e7f3      	b.n	8010aa6 <__assert_func+0x12>
 8010abe:	bf00      	nop
 8010ac0:	2000003c 	.word	0x2000003c
 8010ac4:	08014860 	.word	0x08014860
 8010ac8:	0801486d 	.word	0x0801486d
 8010acc:	0801489b 	.word	0x0801489b

08010ad0 <_close_r>:
 8010ad0:	b538      	push	{r3, r4, r5, lr}
 8010ad2:	4d06      	ldr	r5, [pc, #24]	; (8010aec <_close_r+0x1c>)
 8010ad4:	2300      	movs	r3, #0
 8010ad6:	4604      	mov	r4, r0
 8010ad8:	4608      	mov	r0, r1
 8010ada:	602b      	str	r3, [r5, #0]
 8010adc:	f7f2 fa57 	bl	8002f8e <_close>
 8010ae0:	1c43      	adds	r3, r0, #1
 8010ae2:	d102      	bne.n	8010aea <_close_r+0x1a>
 8010ae4:	682b      	ldr	r3, [r5, #0]
 8010ae6:	b103      	cbz	r3, 8010aea <_close_r+0x1a>
 8010ae8:	6023      	str	r3, [r4, #0]
 8010aea:	bd38      	pop	{r3, r4, r5, pc}
 8010aec:	200057ac 	.word	0x200057ac

08010af0 <quorem>:
 8010af0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010af4:	6903      	ldr	r3, [r0, #16]
 8010af6:	690c      	ldr	r4, [r1, #16]
 8010af8:	42a3      	cmp	r3, r4
 8010afa:	4607      	mov	r7, r0
 8010afc:	f2c0 8081 	blt.w	8010c02 <quorem+0x112>
 8010b00:	3c01      	subs	r4, #1
 8010b02:	f101 0814 	add.w	r8, r1, #20
 8010b06:	f100 0514 	add.w	r5, r0, #20
 8010b0a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010b0e:	9301      	str	r3, [sp, #4]
 8010b10:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8010b14:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010b18:	3301      	adds	r3, #1
 8010b1a:	429a      	cmp	r2, r3
 8010b1c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8010b20:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8010b24:	fbb2 f6f3 	udiv	r6, r2, r3
 8010b28:	d331      	bcc.n	8010b8e <quorem+0x9e>
 8010b2a:	f04f 0e00 	mov.w	lr, #0
 8010b2e:	4640      	mov	r0, r8
 8010b30:	46ac      	mov	ip, r5
 8010b32:	46f2      	mov	sl, lr
 8010b34:	f850 2b04 	ldr.w	r2, [r0], #4
 8010b38:	b293      	uxth	r3, r2
 8010b3a:	fb06 e303 	mla	r3, r6, r3, lr
 8010b3e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8010b42:	b29b      	uxth	r3, r3
 8010b44:	ebaa 0303 	sub.w	r3, sl, r3
 8010b48:	0c12      	lsrs	r2, r2, #16
 8010b4a:	f8dc a000 	ldr.w	sl, [ip]
 8010b4e:	fb06 e202 	mla	r2, r6, r2, lr
 8010b52:	fa13 f38a 	uxtah	r3, r3, sl
 8010b56:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8010b5a:	fa1f fa82 	uxth.w	sl, r2
 8010b5e:	f8dc 2000 	ldr.w	r2, [ip]
 8010b62:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8010b66:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8010b6a:	b29b      	uxth	r3, r3
 8010b6c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010b70:	4581      	cmp	r9, r0
 8010b72:	f84c 3b04 	str.w	r3, [ip], #4
 8010b76:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8010b7a:	d2db      	bcs.n	8010b34 <quorem+0x44>
 8010b7c:	f855 300b 	ldr.w	r3, [r5, fp]
 8010b80:	b92b      	cbnz	r3, 8010b8e <quorem+0x9e>
 8010b82:	9b01      	ldr	r3, [sp, #4]
 8010b84:	3b04      	subs	r3, #4
 8010b86:	429d      	cmp	r5, r3
 8010b88:	461a      	mov	r2, r3
 8010b8a:	d32e      	bcc.n	8010bea <quorem+0xfa>
 8010b8c:	613c      	str	r4, [r7, #16]
 8010b8e:	4638      	mov	r0, r7
 8010b90:	f001 fdca 	bl	8012728 <__mcmp>
 8010b94:	2800      	cmp	r0, #0
 8010b96:	db24      	blt.n	8010be2 <quorem+0xf2>
 8010b98:	3601      	adds	r6, #1
 8010b9a:	4628      	mov	r0, r5
 8010b9c:	f04f 0c00 	mov.w	ip, #0
 8010ba0:	f858 2b04 	ldr.w	r2, [r8], #4
 8010ba4:	f8d0 e000 	ldr.w	lr, [r0]
 8010ba8:	b293      	uxth	r3, r2
 8010baa:	ebac 0303 	sub.w	r3, ip, r3
 8010bae:	0c12      	lsrs	r2, r2, #16
 8010bb0:	fa13 f38e 	uxtah	r3, r3, lr
 8010bb4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8010bb8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8010bbc:	b29b      	uxth	r3, r3
 8010bbe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010bc2:	45c1      	cmp	r9, r8
 8010bc4:	f840 3b04 	str.w	r3, [r0], #4
 8010bc8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8010bcc:	d2e8      	bcs.n	8010ba0 <quorem+0xb0>
 8010bce:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010bd2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010bd6:	b922      	cbnz	r2, 8010be2 <quorem+0xf2>
 8010bd8:	3b04      	subs	r3, #4
 8010bda:	429d      	cmp	r5, r3
 8010bdc:	461a      	mov	r2, r3
 8010bde:	d30a      	bcc.n	8010bf6 <quorem+0x106>
 8010be0:	613c      	str	r4, [r7, #16]
 8010be2:	4630      	mov	r0, r6
 8010be4:	b003      	add	sp, #12
 8010be6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010bea:	6812      	ldr	r2, [r2, #0]
 8010bec:	3b04      	subs	r3, #4
 8010bee:	2a00      	cmp	r2, #0
 8010bf0:	d1cc      	bne.n	8010b8c <quorem+0x9c>
 8010bf2:	3c01      	subs	r4, #1
 8010bf4:	e7c7      	b.n	8010b86 <quorem+0x96>
 8010bf6:	6812      	ldr	r2, [r2, #0]
 8010bf8:	3b04      	subs	r3, #4
 8010bfa:	2a00      	cmp	r2, #0
 8010bfc:	d1f0      	bne.n	8010be0 <quorem+0xf0>
 8010bfe:	3c01      	subs	r4, #1
 8010c00:	e7eb      	b.n	8010bda <quorem+0xea>
 8010c02:	2000      	movs	r0, #0
 8010c04:	e7ee      	b.n	8010be4 <quorem+0xf4>
	...

08010c08 <_dtoa_r>:
 8010c08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c0c:	ed2d 8b02 	vpush	{d8}
 8010c10:	ec57 6b10 	vmov	r6, r7, d0
 8010c14:	b095      	sub	sp, #84	; 0x54
 8010c16:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8010c18:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8010c1c:	9105      	str	r1, [sp, #20]
 8010c1e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8010c22:	4604      	mov	r4, r0
 8010c24:	9209      	str	r2, [sp, #36]	; 0x24
 8010c26:	930f      	str	r3, [sp, #60]	; 0x3c
 8010c28:	b975      	cbnz	r5, 8010c48 <_dtoa_r+0x40>
 8010c2a:	2010      	movs	r0, #16
 8010c2c:	f7fd fdd6 	bl	800e7dc <malloc>
 8010c30:	4602      	mov	r2, r0
 8010c32:	6260      	str	r0, [r4, #36]	; 0x24
 8010c34:	b920      	cbnz	r0, 8010c40 <_dtoa_r+0x38>
 8010c36:	4bb2      	ldr	r3, [pc, #712]	; (8010f00 <_dtoa_r+0x2f8>)
 8010c38:	21ea      	movs	r1, #234	; 0xea
 8010c3a:	48b2      	ldr	r0, [pc, #712]	; (8010f04 <_dtoa_r+0x2fc>)
 8010c3c:	f7ff ff2a 	bl	8010a94 <__assert_func>
 8010c40:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8010c44:	6005      	str	r5, [r0, #0]
 8010c46:	60c5      	str	r5, [r0, #12]
 8010c48:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010c4a:	6819      	ldr	r1, [r3, #0]
 8010c4c:	b151      	cbz	r1, 8010c64 <_dtoa_r+0x5c>
 8010c4e:	685a      	ldr	r2, [r3, #4]
 8010c50:	604a      	str	r2, [r1, #4]
 8010c52:	2301      	movs	r3, #1
 8010c54:	4093      	lsls	r3, r2
 8010c56:	608b      	str	r3, [r1, #8]
 8010c58:	4620      	mov	r0, r4
 8010c5a:	f001 fadd 	bl	8012218 <_Bfree>
 8010c5e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010c60:	2200      	movs	r2, #0
 8010c62:	601a      	str	r2, [r3, #0]
 8010c64:	1e3b      	subs	r3, r7, #0
 8010c66:	bfb9      	ittee	lt
 8010c68:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8010c6c:	9303      	strlt	r3, [sp, #12]
 8010c6e:	2300      	movge	r3, #0
 8010c70:	f8c8 3000 	strge.w	r3, [r8]
 8010c74:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8010c78:	4ba3      	ldr	r3, [pc, #652]	; (8010f08 <_dtoa_r+0x300>)
 8010c7a:	bfbc      	itt	lt
 8010c7c:	2201      	movlt	r2, #1
 8010c7e:	f8c8 2000 	strlt.w	r2, [r8]
 8010c82:	ea33 0309 	bics.w	r3, r3, r9
 8010c86:	d11b      	bne.n	8010cc0 <_dtoa_r+0xb8>
 8010c88:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8010c8a:	f242 730f 	movw	r3, #9999	; 0x270f
 8010c8e:	6013      	str	r3, [r2, #0]
 8010c90:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8010c94:	4333      	orrs	r3, r6
 8010c96:	f000 857a 	beq.w	801178e <_dtoa_r+0xb86>
 8010c9a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010c9c:	b963      	cbnz	r3, 8010cb8 <_dtoa_r+0xb0>
 8010c9e:	4b9b      	ldr	r3, [pc, #620]	; (8010f0c <_dtoa_r+0x304>)
 8010ca0:	e024      	b.n	8010cec <_dtoa_r+0xe4>
 8010ca2:	4b9b      	ldr	r3, [pc, #620]	; (8010f10 <_dtoa_r+0x308>)
 8010ca4:	9300      	str	r3, [sp, #0]
 8010ca6:	3308      	adds	r3, #8
 8010ca8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8010caa:	6013      	str	r3, [r2, #0]
 8010cac:	9800      	ldr	r0, [sp, #0]
 8010cae:	b015      	add	sp, #84	; 0x54
 8010cb0:	ecbd 8b02 	vpop	{d8}
 8010cb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010cb8:	4b94      	ldr	r3, [pc, #592]	; (8010f0c <_dtoa_r+0x304>)
 8010cba:	9300      	str	r3, [sp, #0]
 8010cbc:	3303      	adds	r3, #3
 8010cbe:	e7f3      	b.n	8010ca8 <_dtoa_r+0xa0>
 8010cc0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8010cc4:	2200      	movs	r2, #0
 8010cc6:	ec51 0b17 	vmov	r0, r1, d7
 8010cca:	2300      	movs	r3, #0
 8010ccc:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8010cd0:	f7ef ff0a 	bl	8000ae8 <__aeabi_dcmpeq>
 8010cd4:	4680      	mov	r8, r0
 8010cd6:	b158      	cbz	r0, 8010cf0 <_dtoa_r+0xe8>
 8010cd8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8010cda:	2301      	movs	r3, #1
 8010cdc:	6013      	str	r3, [r2, #0]
 8010cde:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010ce0:	2b00      	cmp	r3, #0
 8010ce2:	f000 8551 	beq.w	8011788 <_dtoa_r+0xb80>
 8010ce6:	488b      	ldr	r0, [pc, #556]	; (8010f14 <_dtoa_r+0x30c>)
 8010ce8:	6018      	str	r0, [r3, #0]
 8010cea:	1e43      	subs	r3, r0, #1
 8010cec:	9300      	str	r3, [sp, #0]
 8010cee:	e7dd      	b.n	8010cac <_dtoa_r+0xa4>
 8010cf0:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8010cf4:	aa12      	add	r2, sp, #72	; 0x48
 8010cf6:	a913      	add	r1, sp, #76	; 0x4c
 8010cf8:	4620      	mov	r0, r4
 8010cfa:	f001 fe35 	bl	8012968 <__d2b>
 8010cfe:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8010d02:	4683      	mov	fp, r0
 8010d04:	2d00      	cmp	r5, #0
 8010d06:	d07c      	beq.n	8010e02 <_dtoa_r+0x1fa>
 8010d08:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010d0a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8010d0e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010d12:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8010d16:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8010d1a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8010d1e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8010d22:	4b7d      	ldr	r3, [pc, #500]	; (8010f18 <_dtoa_r+0x310>)
 8010d24:	2200      	movs	r2, #0
 8010d26:	4630      	mov	r0, r6
 8010d28:	4639      	mov	r1, r7
 8010d2a:	f7ef fabd 	bl	80002a8 <__aeabi_dsub>
 8010d2e:	a36e      	add	r3, pc, #440	; (adr r3, 8010ee8 <_dtoa_r+0x2e0>)
 8010d30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d34:	f7ef fc70 	bl	8000618 <__aeabi_dmul>
 8010d38:	a36d      	add	r3, pc, #436	; (adr r3, 8010ef0 <_dtoa_r+0x2e8>)
 8010d3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d3e:	f7ef fab5 	bl	80002ac <__adddf3>
 8010d42:	4606      	mov	r6, r0
 8010d44:	4628      	mov	r0, r5
 8010d46:	460f      	mov	r7, r1
 8010d48:	f7ef fbfc 	bl	8000544 <__aeabi_i2d>
 8010d4c:	a36a      	add	r3, pc, #424	; (adr r3, 8010ef8 <_dtoa_r+0x2f0>)
 8010d4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d52:	f7ef fc61 	bl	8000618 <__aeabi_dmul>
 8010d56:	4602      	mov	r2, r0
 8010d58:	460b      	mov	r3, r1
 8010d5a:	4630      	mov	r0, r6
 8010d5c:	4639      	mov	r1, r7
 8010d5e:	f7ef faa5 	bl	80002ac <__adddf3>
 8010d62:	4606      	mov	r6, r0
 8010d64:	460f      	mov	r7, r1
 8010d66:	f7ef ff07 	bl	8000b78 <__aeabi_d2iz>
 8010d6a:	2200      	movs	r2, #0
 8010d6c:	4682      	mov	sl, r0
 8010d6e:	2300      	movs	r3, #0
 8010d70:	4630      	mov	r0, r6
 8010d72:	4639      	mov	r1, r7
 8010d74:	f7ef fec2 	bl	8000afc <__aeabi_dcmplt>
 8010d78:	b148      	cbz	r0, 8010d8e <_dtoa_r+0x186>
 8010d7a:	4650      	mov	r0, sl
 8010d7c:	f7ef fbe2 	bl	8000544 <__aeabi_i2d>
 8010d80:	4632      	mov	r2, r6
 8010d82:	463b      	mov	r3, r7
 8010d84:	f7ef feb0 	bl	8000ae8 <__aeabi_dcmpeq>
 8010d88:	b908      	cbnz	r0, 8010d8e <_dtoa_r+0x186>
 8010d8a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010d8e:	f1ba 0f16 	cmp.w	sl, #22
 8010d92:	d854      	bhi.n	8010e3e <_dtoa_r+0x236>
 8010d94:	4b61      	ldr	r3, [pc, #388]	; (8010f1c <_dtoa_r+0x314>)
 8010d96:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8010d9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d9e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8010da2:	f7ef feab 	bl	8000afc <__aeabi_dcmplt>
 8010da6:	2800      	cmp	r0, #0
 8010da8:	d04b      	beq.n	8010e42 <_dtoa_r+0x23a>
 8010daa:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010dae:	2300      	movs	r3, #0
 8010db0:	930e      	str	r3, [sp, #56]	; 0x38
 8010db2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8010db4:	1b5d      	subs	r5, r3, r5
 8010db6:	1e6b      	subs	r3, r5, #1
 8010db8:	9304      	str	r3, [sp, #16]
 8010dba:	bf43      	ittte	mi
 8010dbc:	2300      	movmi	r3, #0
 8010dbe:	f1c5 0801 	rsbmi	r8, r5, #1
 8010dc2:	9304      	strmi	r3, [sp, #16]
 8010dc4:	f04f 0800 	movpl.w	r8, #0
 8010dc8:	f1ba 0f00 	cmp.w	sl, #0
 8010dcc:	db3b      	blt.n	8010e46 <_dtoa_r+0x23e>
 8010dce:	9b04      	ldr	r3, [sp, #16]
 8010dd0:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8010dd4:	4453      	add	r3, sl
 8010dd6:	9304      	str	r3, [sp, #16]
 8010dd8:	2300      	movs	r3, #0
 8010dda:	9306      	str	r3, [sp, #24]
 8010ddc:	9b05      	ldr	r3, [sp, #20]
 8010dde:	2b09      	cmp	r3, #9
 8010de0:	d869      	bhi.n	8010eb6 <_dtoa_r+0x2ae>
 8010de2:	2b05      	cmp	r3, #5
 8010de4:	bfc4      	itt	gt
 8010de6:	3b04      	subgt	r3, #4
 8010de8:	9305      	strgt	r3, [sp, #20]
 8010dea:	9b05      	ldr	r3, [sp, #20]
 8010dec:	f1a3 0302 	sub.w	r3, r3, #2
 8010df0:	bfcc      	ite	gt
 8010df2:	2500      	movgt	r5, #0
 8010df4:	2501      	movle	r5, #1
 8010df6:	2b03      	cmp	r3, #3
 8010df8:	d869      	bhi.n	8010ece <_dtoa_r+0x2c6>
 8010dfa:	e8df f003 	tbb	[pc, r3]
 8010dfe:	4e2c      	.short	0x4e2c
 8010e00:	5a4c      	.short	0x5a4c
 8010e02:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8010e06:	441d      	add	r5, r3
 8010e08:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8010e0c:	2b20      	cmp	r3, #32
 8010e0e:	bfc1      	itttt	gt
 8010e10:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8010e14:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8010e18:	fa09 f303 	lslgt.w	r3, r9, r3
 8010e1c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8010e20:	bfda      	itte	le
 8010e22:	f1c3 0320 	rsble	r3, r3, #32
 8010e26:	fa06 f003 	lslle.w	r0, r6, r3
 8010e2a:	4318      	orrgt	r0, r3
 8010e2c:	f7ef fb7a 	bl	8000524 <__aeabi_ui2d>
 8010e30:	2301      	movs	r3, #1
 8010e32:	4606      	mov	r6, r0
 8010e34:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8010e38:	3d01      	subs	r5, #1
 8010e3a:	9310      	str	r3, [sp, #64]	; 0x40
 8010e3c:	e771      	b.n	8010d22 <_dtoa_r+0x11a>
 8010e3e:	2301      	movs	r3, #1
 8010e40:	e7b6      	b.n	8010db0 <_dtoa_r+0x1a8>
 8010e42:	900e      	str	r0, [sp, #56]	; 0x38
 8010e44:	e7b5      	b.n	8010db2 <_dtoa_r+0x1aa>
 8010e46:	f1ca 0300 	rsb	r3, sl, #0
 8010e4a:	9306      	str	r3, [sp, #24]
 8010e4c:	2300      	movs	r3, #0
 8010e4e:	eba8 080a 	sub.w	r8, r8, sl
 8010e52:	930d      	str	r3, [sp, #52]	; 0x34
 8010e54:	e7c2      	b.n	8010ddc <_dtoa_r+0x1d4>
 8010e56:	2300      	movs	r3, #0
 8010e58:	9308      	str	r3, [sp, #32]
 8010e5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010e5c:	2b00      	cmp	r3, #0
 8010e5e:	dc39      	bgt.n	8010ed4 <_dtoa_r+0x2cc>
 8010e60:	f04f 0901 	mov.w	r9, #1
 8010e64:	f8cd 9004 	str.w	r9, [sp, #4]
 8010e68:	464b      	mov	r3, r9
 8010e6a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8010e6e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8010e70:	2200      	movs	r2, #0
 8010e72:	6042      	str	r2, [r0, #4]
 8010e74:	2204      	movs	r2, #4
 8010e76:	f102 0614 	add.w	r6, r2, #20
 8010e7a:	429e      	cmp	r6, r3
 8010e7c:	6841      	ldr	r1, [r0, #4]
 8010e7e:	d92f      	bls.n	8010ee0 <_dtoa_r+0x2d8>
 8010e80:	4620      	mov	r0, r4
 8010e82:	f001 f989 	bl	8012198 <_Balloc>
 8010e86:	9000      	str	r0, [sp, #0]
 8010e88:	2800      	cmp	r0, #0
 8010e8a:	d14b      	bne.n	8010f24 <_dtoa_r+0x31c>
 8010e8c:	4b24      	ldr	r3, [pc, #144]	; (8010f20 <_dtoa_r+0x318>)
 8010e8e:	4602      	mov	r2, r0
 8010e90:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8010e94:	e6d1      	b.n	8010c3a <_dtoa_r+0x32>
 8010e96:	2301      	movs	r3, #1
 8010e98:	e7de      	b.n	8010e58 <_dtoa_r+0x250>
 8010e9a:	2300      	movs	r3, #0
 8010e9c:	9308      	str	r3, [sp, #32]
 8010e9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010ea0:	eb0a 0903 	add.w	r9, sl, r3
 8010ea4:	f109 0301 	add.w	r3, r9, #1
 8010ea8:	2b01      	cmp	r3, #1
 8010eaa:	9301      	str	r3, [sp, #4]
 8010eac:	bfb8      	it	lt
 8010eae:	2301      	movlt	r3, #1
 8010eb0:	e7dd      	b.n	8010e6e <_dtoa_r+0x266>
 8010eb2:	2301      	movs	r3, #1
 8010eb4:	e7f2      	b.n	8010e9c <_dtoa_r+0x294>
 8010eb6:	2501      	movs	r5, #1
 8010eb8:	2300      	movs	r3, #0
 8010eba:	9305      	str	r3, [sp, #20]
 8010ebc:	9508      	str	r5, [sp, #32]
 8010ebe:	f04f 39ff 	mov.w	r9, #4294967295
 8010ec2:	2200      	movs	r2, #0
 8010ec4:	f8cd 9004 	str.w	r9, [sp, #4]
 8010ec8:	2312      	movs	r3, #18
 8010eca:	9209      	str	r2, [sp, #36]	; 0x24
 8010ecc:	e7cf      	b.n	8010e6e <_dtoa_r+0x266>
 8010ece:	2301      	movs	r3, #1
 8010ed0:	9308      	str	r3, [sp, #32]
 8010ed2:	e7f4      	b.n	8010ebe <_dtoa_r+0x2b6>
 8010ed4:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8010ed8:	f8cd 9004 	str.w	r9, [sp, #4]
 8010edc:	464b      	mov	r3, r9
 8010ede:	e7c6      	b.n	8010e6e <_dtoa_r+0x266>
 8010ee0:	3101      	adds	r1, #1
 8010ee2:	6041      	str	r1, [r0, #4]
 8010ee4:	0052      	lsls	r2, r2, #1
 8010ee6:	e7c6      	b.n	8010e76 <_dtoa_r+0x26e>
 8010ee8:	636f4361 	.word	0x636f4361
 8010eec:	3fd287a7 	.word	0x3fd287a7
 8010ef0:	8b60c8b3 	.word	0x8b60c8b3
 8010ef4:	3fc68a28 	.word	0x3fc68a28
 8010ef8:	509f79fb 	.word	0x509f79fb
 8010efc:	3fd34413 	.word	0x3fd34413
 8010f00:	080149aa 	.word	0x080149aa
 8010f04:	080149c1 	.word	0x080149c1
 8010f08:	7ff00000 	.word	0x7ff00000
 8010f0c:	080149a6 	.word	0x080149a6
 8010f10:	0801499d 	.word	0x0801499d
 8010f14:	08014c22 	.word	0x08014c22
 8010f18:	3ff80000 	.word	0x3ff80000
 8010f1c:	08014b38 	.word	0x08014b38
 8010f20:	08014a20 	.word	0x08014a20
 8010f24:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010f26:	9a00      	ldr	r2, [sp, #0]
 8010f28:	601a      	str	r2, [r3, #0]
 8010f2a:	9b01      	ldr	r3, [sp, #4]
 8010f2c:	2b0e      	cmp	r3, #14
 8010f2e:	f200 80ad 	bhi.w	801108c <_dtoa_r+0x484>
 8010f32:	2d00      	cmp	r5, #0
 8010f34:	f000 80aa 	beq.w	801108c <_dtoa_r+0x484>
 8010f38:	f1ba 0f00 	cmp.w	sl, #0
 8010f3c:	dd36      	ble.n	8010fac <_dtoa_r+0x3a4>
 8010f3e:	4ac3      	ldr	r2, [pc, #780]	; (801124c <_dtoa_r+0x644>)
 8010f40:	f00a 030f 	and.w	r3, sl, #15
 8010f44:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8010f48:	ed93 7b00 	vldr	d7, [r3]
 8010f4c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8010f50:	ea4f 172a 	mov.w	r7, sl, asr #4
 8010f54:	eeb0 8a47 	vmov.f32	s16, s14
 8010f58:	eef0 8a67 	vmov.f32	s17, s15
 8010f5c:	d016      	beq.n	8010f8c <_dtoa_r+0x384>
 8010f5e:	4bbc      	ldr	r3, [pc, #752]	; (8011250 <_dtoa_r+0x648>)
 8010f60:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8010f64:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8010f68:	f7ef fc80 	bl	800086c <__aeabi_ddiv>
 8010f6c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010f70:	f007 070f 	and.w	r7, r7, #15
 8010f74:	2503      	movs	r5, #3
 8010f76:	4eb6      	ldr	r6, [pc, #728]	; (8011250 <_dtoa_r+0x648>)
 8010f78:	b957      	cbnz	r7, 8010f90 <_dtoa_r+0x388>
 8010f7a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010f7e:	ec53 2b18 	vmov	r2, r3, d8
 8010f82:	f7ef fc73 	bl	800086c <__aeabi_ddiv>
 8010f86:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010f8a:	e029      	b.n	8010fe0 <_dtoa_r+0x3d8>
 8010f8c:	2502      	movs	r5, #2
 8010f8e:	e7f2      	b.n	8010f76 <_dtoa_r+0x36e>
 8010f90:	07f9      	lsls	r1, r7, #31
 8010f92:	d508      	bpl.n	8010fa6 <_dtoa_r+0x39e>
 8010f94:	ec51 0b18 	vmov	r0, r1, d8
 8010f98:	e9d6 2300 	ldrd	r2, r3, [r6]
 8010f9c:	f7ef fb3c 	bl	8000618 <__aeabi_dmul>
 8010fa0:	ec41 0b18 	vmov	d8, r0, r1
 8010fa4:	3501      	adds	r5, #1
 8010fa6:	107f      	asrs	r7, r7, #1
 8010fa8:	3608      	adds	r6, #8
 8010faa:	e7e5      	b.n	8010f78 <_dtoa_r+0x370>
 8010fac:	f000 80a6 	beq.w	80110fc <_dtoa_r+0x4f4>
 8010fb0:	f1ca 0600 	rsb	r6, sl, #0
 8010fb4:	4ba5      	ldr	r3, [pc, #660]	; (801124c <_dtoa_r+0x644>)
 8010fb6:	4fa6      	ldr	r7, [pc, #664]	; (8011250 <_dtoa_r+0x648>)
 8010fb8:	f006 020f 	and.w	r2, r6, #15
 8010fbc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010fc4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8010fc8:	f7ef fb26 	bl	8000618 <__aeabi_dmul>
 8010fcc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010fd0:	1136      	asrs	r6, r6, #4
 8010fd2:	2300      	movs	r3, #0
 8010fd4:	2502      	movs	r5, #2
 8010fd6:	2e00      	cmp	r6, #0
 8010fd8:	f040 8085 	bne.w	80110e6 <_dtoa_r+0x4de>
 8010fdc:	2b00      	cmp	r3, #0
 8010fde:	d1d2      	bne.n	8010f86 <_dtoa_r+0x37e>
 8010fe0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010fe2:	2b00      	cmp	r3, #0
 8010fe4:	f000 808c 	beq.w	8011100 <_dtoa_r+0x4f8>
 8010fe8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8010fec:	4b99      	ldr	r3, [pc, #612]	; (8011254 <_dtoa_r+0x64c>)
 8010fee:	2200      	movs	r2, #0
 8010ff0:	4630      	mov	r0, r6
 8010ff2:	4639      	mov	r1, r7
 8010ff4:	f7ef fd82 	bl	8000afc <__aeabi_dcmplt>
 8010ff8:	2800      	cmp	r0, #0
 8010ffa:	f000 8081 	beq.w	8011100 <_dtoa_r+0x4f8>
 8010ffe:	9b01      	ldr	r3, [sp, #4]
 8011000:	2b00      	cmp	r3, #0
 8011002:	d07d      	beq.n	8011100 <_dtoa_r+0x4f8>
 8011004:	f1b9 0f00 	cmp.w	r9, #0
 8011008:	dd3c      	ble.n	8011084 <_dtoa_r+0x47c>
 801100a:	f10a 33ff 	add.w	r3, sl, #4294967295
 801100e:	9307      	str	r3, [sp, #28]
 8011010:	2200      	movs	r2, #0
 8011012:	4b91      	ldr	r3, [pc, #580]	; (8011258 <_dtoa_r+0x650>)
 8011014:	4630      	mov	r0, r6
 8011016:	4639      	mov	r1, r7
 8011018:	f7ef fafe 	bl	8000618 <__aeabi_dmul>
 801101c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011020:	3501      	adds	r5, #1
 8011022:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8011026:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801102a:	4628      	mov	r0, r5
 801102c:	f7ef fa8a 	bl	8000544 <__aeabi_i2d>
 8011030:	4632      	mov	r2, r6
 8011032:	463b      	mov	r3, r7
 8011034:	f7ef faf0 	bl	8000618 <__aeabi_dmul>
 8011038:	4b88      	ldr	r3, [pc, #544]	; (801125c <_dtoa_r+0x654>)
 801103a:	2200      	movs	r2, #0
 801103c:	f7ef f936 	bl	80002ac <__adddf3>
 8011040:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8011044:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011048:	9303      	str	r3, [sp, #12]
 801104a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801104c:	2b00      	cmp	r3, #0
 801104e:	d15c      	bne.n	801110a <_dtoa_r+0x502>
 8011050:	4b83      	ldr	r3, [pc, #524]	; (8011260 <_dtoa_r+0x658>)
 8011052:	2200      	movs	r2, #0
 8011054:	4630      	mov	r0, r6
 8011056:	4639      	mov	r1, r7
 8011058:	f7ef f926 	bl	80002a8 <__aeabi_dsub>
 801105c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011060:	4606      	mov	r6, r0
 8011062:	460f      	mov	r7, r1
 8011064:	f7ef fd68 	bl	8000b38 <__aeabi_dcmpgt>
 8011068:	2800      	cmp	r0, #0
 801106a:	f040 8296 	bne.w	801159a <_dtoa_r+0x992>
 801106e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8011072:	4630      	mov	r0, r6
 8011074:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8011078:	4639      	mov	r1, r7
 801107a:	f7ef fd3f 	bl	8000afc <__aeabi_dcmplt>
 801107e:	2800      	cmp	r0, #0
 8011080:	f040 8288 	bne.w	8011594 <_dtoa_r+0x98c>
 8011084:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8011088:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801108c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801108e:	2b00      	cmp	r3, #0
 8011090:	f2c0 8158 	blt.w	8011344 <_dtoa_r+0x73c>
 8011094:	f1ba 0f0e 	cmp.w	sl, #14
 8011098:	f300 8154 	bgt.w	8011344 <_dtoa_r+0x73c>
 801109c:	4b6b      	ldr	r3, [pc, #428]	; (801124c <_dtoa_r+0x644>)
 801109e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80110a2:	e9d3 8900 	ldrd	r8, r9, [r3]
 80110a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80110a8:	2b00      	cmp	r3, #0
 80110aa:	f280 80e3 	bge.w	8011274 <_dtoa_r+0x66c>
 80110ae:	9b01      	ldr	r3, [sp, #4]
 80110b0:	2b00      	cmp	r3, #0
 80110b2:	f300 80df 	bgt.w	8011274 <_dtoa_r+0x66c>
 80110b6:	f040 826d 	bne.w	8011594 <_dtoa_r+0x98c>
 80110ba:	4b69      	ldr	r3, [pc, #420]	; (8011260 <_dtoa_r+0x658>)
 80110bc:	2200      	movs	r2, #0
 80110be:	4640      	mov	r0, r8
 80110c0:	4649      	mov	r1, r9
 80110c2:	f7ef faa9 	bl	8000618 <__aeabi_dmul>
 80110c6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80110ca:	f7ef fd2b 	bl	8000b24 <__aeabi_dcmpge>
 80110ce:	9e01      	ldr	r6, [sp, #4]
 80110d0:	4637      	mov	r7, r6
 80110d2:	2800      	cmp	r0, #0
 80110d4:	f040 8243 	bne.w	801155e <_dtoa_r+0x956>
 80110d8:	9d00      	ldr	r5, [sp, #0]
 80110da:	2331      	movs	r3, #49	; 0x31
 80110dc:	f805 3b01 	strb.w	r3, [r5], #1
 80110e0:	f10a 0a01 	add.w	sl, sl, #1
 80110e4:	e23f      	b.n	8011566 <_dtoa_r+0x95e>
 80110e6:	07f2      	lsls	r2, r6, #31
 80110e8:	d505      	bpl.n	80110f6 <_dtoa_r+0x4ee>
 80110ea:	e9d7 2300 	ldrd	r2, r3, [r7]
 80110ee:	f7ef fa93 	bl	8000618 <__aeabi_dmul>
 80110f2:	3501      	adds	r5, #1
 80110f4:	2301      	movs	r3, #1
 80110f6:	1076      	asrs	r6, r6, #1
 80110f8:	3708      	adds	r7, #8
 80110fa:	e76c      	b.n	8010fd6 <_dtoa_r+0x3ce>
 80110fc:	2502      	movs	r5, #2
 80110fe:	e76f      	b.n	8010fe0 <_dtoa_r+0x3d8>
 8011100:	9b01      	ldr	r3, [sp, #4]
 8011102:	f8cd a01c 	str.w	sl, [sp, #28]
 8011106:	930c      	str	r3, [sp, #48]	; 0x30
 8011108:	e78d      	b.n	8011026 <_dtoa_r+0x41e>
 801110a:	9900      	ldr	r1, [sp, #0]
 801110c:	980c      	ldr	r0, [sp, #48]	; 0x30
 801110e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011110:	4b4e      	ldr	r3, [pc, #312]	; (801124c <_dtoa_r+0x644>)
 8011112:	ed9d 7b02 	vldr	d7, [sp, #8]
 8011116:	4401      	add	r1, r0
 8011118:	9102      	str	r1, [sp, #8]
 801111a:	9908      	ldr	r1, [sp, #32]
 801111c:	eeb0 8a47 	vmov.f32	s16, s14
 8011120:	eef0 8a67 	vmov.f32	s17, s15
 8011124:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011128:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801112c:	2900      	cmp	r1, #0
 801112e:	d045      	beq.n	80111bc <_dtoa_r+0x5b4>
 8011130:	494c      	ldr	r1, [pc, #304]	; (8011264 <_dtoa_r+0x65c>)
 8011132:	2000      	movs	r0, #0
 8011134:	f7ef fb9a 	bl	800086c <__aeabi_ddiv>
 8011138:	ec53 2b18 	vmov	r2, r3, d8
 801113c:	f7ef f8b4 	bl	80002a8 <__aeabi_dsub>
 8011140:	9d00      	ldr	r5, [sp, #0]
 8011142:	ec41 0b18 	vmov	d8, r0, r1
 8011146:	4639      	mov	r1, r7
 8011148:	4630      	mov	r0, r6
 801114a:	f7ef fd15 	bl	8000b78 <__aeabi_d2iz>
 801114e:	900c      	str	r0, [sp, #48]	; 0x30
 8011150:	f7ef f9f8 	bl	8000544 <__aeabi_i2d>
 8011154:	4602      	mov	r2, r0
 8011156:	460b      	mov	r3, r1
 8011158:	4630      	mov	r0, r6
 801115a:	4639      	mov	r1, r7
 801115c:	f7ef f8a4 	bl	80002a8 <__aeabi_dsub>
 8011160:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011162:	3330      	adds	r3, #48	; 0x30
 8011164:	f805 3b01 	strb.w	r3, [r5], #1
 8011168:	ec53 2b18 	vmov	r2, r3, d8
 801116c:	4606      	mov	r6, r0
 801116e:	460f      	mov	r7, r1
 8011170:	f7ef fcc4 	bl	8000afc <__aeabi_dcmplt>
 8011174:	2800      	cmp	r0, #0
 8011176:	d165      	bne.n	8011244 <_dtoa_r+0x63c>
 8011178:	4632      	mov	r2, r6
 801117a:	463b      	mov	r3, r7
 801117c:	4935      	ldr	r1, [pc, #212]	; (8011254 <_dtoa_r+0x64c>)
 801117e:	2000      	movs	r0, #0
 8011180:	f7ef f892 	bl	80002a8 <__aeabi_dsub>
 8011184:	ec53 2b18 	vmov	r2, r3, d8
 8011188:	f7ef fcb8 	bl	8000afc <__aeabi_dcmplt>
 801118c:	2800      	cmp	r0, #0
 801118e:	f040 80b9 	bne.w	8011304 <_dtoa_r+0x6fc>
 8011192:	9b02      	ldr	r3, [sp, #8]
 8011194:	429d      	cmp	r5, r3
 8011196:	f43f af75 	beq.w	8011084 <_dtoa_r+0x47c>
 801119a:	4b2f      	ldr	r3, [pc, #188]	; (8011258 <_dtoa_r+0x650>)
 801119c:	ec51 0b18 	vmov	r0, r1, d8
 80111a0:	2200      	movs	r2, #0
 80111a2:	f7ef fa39 	bl	8000618 <__aeabi_dmul>
 80111a6:	4b2c      	ldr	r3, [pc, #176]	; (8011258 <_dtoa_r+0x650>)
 80111a8:	ec41 0b18 	vmov	d8, r0, r1
 80111ac:	2200      	movs	r2, #0
 80111ae:	4630      	mov	r0, r6
 80111b0:	4639      	mov	r1, r7
 80111b2:	f7ef fa31 	bl	8000618 <__aeabi_dmul>
 80111b6:	4606      	mov	r6, r0
 80111b8:	460f      	mov	r7, r1
 80111ba:	e7c4      	b.n	8011146 <_dtoa_r+0x53e>
 80111bc:	ec51 0b17 	vmov	r0, r1, d7
 80111c0:	f7ef fa2a 	bl	8000618 <__aeabi_dmul>
 80111c4:	9b02      	ldr	r3, [sp, #8]
 80111c6:	9d00      	ldr	r5, [sp, #0]
 80111c8:	930c      	str	r3, [sp, #48]	; 0x30
 80111ca:	ec41 0b18 	vmov	d8, r0, r1
 80111ce:	4639      	mov	r1, r7
 80111d0:	4630      	mov	r0, r6
 80111d2:	f7ef fcd1 	bl	8000b78 <__aeabi_d2iz>
 80111d6:	9011      	str	r0, [sp, #68]	; 0x44
 80111d8:	f7ef f9b4 	bl	8000544 <__aeabi_i2d>
 80111dc:	4602      	mov	r2, r0
 80111de:	460b      	mov	r3, r1
 80111e0:	4630      	mov	r0, r6
 80111e2:	4639      	mov	r1, r7
 80111e4:	f7ef f860 	bl	80002a8 <__aeabi_dsub>
 80111e8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80111ea:	3330      	adds	r3, #48	; 0x30
 80111ec:	f805 3b01 	strb.w	r3, [r5], #1
 80111f0:	9b02      	ldr	r3, [sp, #8]
 80111f2:	429d      	cmp	r5, r3
 80111f4:	4606      	mov	r6, r0
 80111f6:	460f      	mov	r7, r1
 80111f8:	f04f 0200 	mov.w	r2, #0
 80111fc:	d134      	bne.n	8011268 <_dtoa_r+0x660>
 80111fe:	4b19      	ldr	r3, [pc, #100]	; (8011264 <_dtoa_r+0x65c>)
 8011200:	ec51 0b18 	vmov	r0, r1, d8
 8011204:	f7ef f852 	bl	80002ac <__adddf3>
 8011208:	4602      	mov	r2, r0
 801120a:	460b      	mov	r3, r1
 801120c:	4630      	mov	r0, r6
 801120e:	4639      	mov	r1, r7
 8011210:	f7ef fc92 	bl	8000b38 <__aeabi_dcmpgt>
 8011214:	2800      	cmp	r0, #0
 8011216:	d175      	bne.n	8011304 <_dtoa_r+0x6fc>
 8011218:	ec53 2b18 	vmov	r2, r3, d8
 801121c:	4911      	ldr	r1, [pc, #68]	; (8011264 <_dtoa_r+0x65c>)
 801121e:	2000      	movs	r0, #0
 8011220:	f7ef f842 	bl	80002a8 <__aeabi_dsub>
 8011224:	4602      	mov	r2, r0
 8011226:	460b      	mov	r3, r1
 8011228:	4630      	mov	r0, r6
 801122a:	4639      	mov	r1, r7
 801122c:	f7ef fc66 	bl	8000afc <__aeabi_dcmplt>
 8011230:	2800      	cmp	r0, #0
 8011232:	f43f af27 	beq.w	8011084 <_dtoa_r+0x47c>
 8011236:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8011238:	1e6b      	subs	r3, r5, #1
 801123a:	930c      	str	r3, [sp, #48]	; 0x30
 801123c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8011240:	2b30      	cmp	r3, #48	; 0x30
 8011242:	d0f8      	beq.n	8011236 <_dtoa_r+0x62e>
 8011244:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8011248:	e04a      	b.n	80112e0 <_dtoa_r+0x6d8>
 801124a:	bf00      	nop
 801124c:	08014b38 	.word	0x08014b38
 8011250:	08014b10 	.word	0x08014b10
 8011254:	3ff00000 	.word	0x3ff00000
 8011258:	40240000 	.word	0x40240000
 801125c:	401c0000 	.word	0x401c0000
 8011260:	40140000 	.word	0x40140000
 8011264:	3fe00000 	.word	0x3fe00000
 8011268:	4baf      	ldr	r3, [pc, #700]	; (8011528 <_dtoa_r+0x920>)
 801126a:	f7ef f9d5 	bl	8000618 <__aeabi_dmul>
 801126e:	4606      	mov	r6, r0
 8011270:	460f      	mov	r7, r1
 8011272:	e7ac      	b.n	80111ce <_dtoa_r+0x5c6>
 8011274:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8011278:	9d00      	ldr	r5, [sp, #0]
 801127a:	4642      	mov	r2, r8
 801127c:	464b      	mov	r3, r9
 801127e:	4630      	mov	r0, r6
 8011280:	4639      	mov	r1, r7
 8011282:	f7ef faf3 	bl	800086c <__aeabi_ddiv>
 8011286:	f7ef fc77 	bl	8000b78 <__aeabi_d2iz>
 801128a:	9002      	str	r0, [sp, #8]
 801128c:	f7ef f95a 	bl	8000544 <__aeabi_i2d>
 8011290:	4642      	mov	r2, r8
 8011292:	464b      	mov	r3, r9
 8011294:	f7ef f9c0 	bl	8000618 <__aeabi_dmul>
 8011298:	4602      	mov	r2, r0
 801129a:	460b      	mov	r3, r1
 801129c:	4630      	mov	r0, r6
 801129e:	4639      	mov	r1, r7
 80112a0:	f7ef f802 	bl	80002a8 <__aeabi_dsub>
 80112a4:	9e02      	ldr	r6, [sp, #8]
 80112a6:	9f01      	ldr	r7, [sp, #4]
 80112a8:	3630      	adds	r6, #48	; 0x30
 80112aa:	f805 6b01 	strb.w	r6, [r5], #1
 80112ae:	9e00      	ldr	r6, [sp, #0]
 80112b0:	1bae      	subs	r6, r5, r6
 80112b2:	42b7      	cmp	r7, r6
 80112b4:	4602      	mov	r2, r0
 80112b6:	460b      	mov	r3, r1
 80112b8:	d137      	bne.n	801132a <_dtoa_r+0x722>
 80112ba:	f7ee fff7 	bl	80002ac <__adddf3>
 80112be:	4642      	mov	r2, r8
 80112c0:	464b      	mov	r3, r9
 80112c2:	4606      	mov	r6, r0
 80112c4:	460f      	mov	r7, r1
 80112c6:	f7ef fc37 	bl	8000b38 <__aeabi_dcmpgt>
 80112ca:	b9c8      	cbnz	r0, 8011300 <_dtoa_r+0x6f8>
 80112cc:	4642      	mov	r2, r8
 80112ce:	464b      	mov	r3, r9
 80112d0:	4630      	mov	r0, r6
 80112d2:	4639      	mov	r1, r7
 80112d4:	f7ef fc08 	bl	8000ae8 <__aeabi_dcmpeq>
 80112d8:	b110      	cbz	r0, 80112e0 <_dtoa_r+0x6d8>
 80112da:	9b02      	ldr	r3, [sp, #8]
 80112dc:	07d9      	lsls	r1, r3, #31
 80112de:	d40f      	bmi.n	8011300 <_dtoa_r+0x6f8>
 80112e0:	4620      	mov	r0, r4
 80112e2:	4659      	mov	r1, fp
 80112e4:	f000 ff98 	bl	8012218 <_Bfree>
 80112e8:	2300      	movs	r3, #0
 80112ea:	702b      	strb	r3, [r5, #0]
 80112ec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80112ee:	f10a 0001 	add.w	r0, sl, #1
 80112f2:	6018      	str	r0, [r3, #0]
 80112f4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80112f6:	2b00      	cmp	r3, #0
 80112f8:	f43f acd8 	beq.w	8010cac <_dtoa_r+0xa4>
 80112fc:	601d      	str	r5, [r3, #0]
 80112fe:	e4d5      	b.n	8010cac <_dtoa_r+0xa4>
 8011300:	f8cd a01c 	str.w	sl, [sp, #28]
 8011304:	462b      	mov	r3, r5
 8011306:	461d      	mov	r5, r3
 8011308:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801130c:	2a39      	cmp	r2, #57	; 0x39
 801130e:	d108      	bne.n	8011322 <_dtoa_r+0x71a>
 8011310:	9a00      	ldr	r2, [sp, #0]
 8011312:	429a      	cmp	r2, r3
 8011314:	d1f7      	bne.n	8011306 <_dtoa_r+0x6fe>
 8011316:	9a07      	ldr	r2, [sp, #28]
 8011318:	9900      	ldr	r1, [sp, #0]
 801131a:	3201      	adds	r2, #1
 801131c:	9207      	str	r2, [sp, #28]
 801131e:	2230      	movs	r2, #48	; 0x30
 8011320:	700a      	strb	r2, [r1, #0]
 8011322:	781a      	ldrb	r2, [r3, #0]
 8011324:	3201      	adds	r2, #1
 8011326:	701a      	strb	r2, [r3, #0]
 8011328:	e78c      	b.n	8011244 <_dtoa_r+0x63c>
 801132a:	4b7f      	ldr	r3, [pc, #508]	; (8011528 <_dtoa_r+0x920>)
 801132c:	2200      	movs	r2, #0
 801132e:	f7ef f973 	bl	8000618 <__aeabi_dmul>
 8011332:	2200      	movs	r2, #0
 8011334:	2300      	movs	r3, #0
 8011336:	4606      	mov	r6, r0
 8011338:	460f      	mov	r7, r1
 801133a:	f7ef fbd5 	bl	8000ae8 <__aeabi_dcmpeq>
 801133e:	2800      	cmp	r0, #0
 8011340:	d09b      	beq.n	801127a <_dtoa_r+0x672>
 8011342:	e7cd      	b.n	80112e0 <_dtoa_r+0x6d8>
 8011344:	9a08      	ldr	r2, [sp, #32]
 8011346:	2a00      	cmp	r2, #0
 8011348:	f000 80c4 	beq.w	80114d4 <_dtoa_r+0x8cc>
 801134c:	9a05      	ldr	r2, [sp, #20]
 801134e:	2a01      	cmp	r2, #1
 8011350:	f300 80a8 	bgt.w	80114a4 <_dtoa_r+0x89c>
 8011354:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8011356:	2a00      	cmp	r2, #0
 8011358:	f000 80a0 	beq.w	801149c <_dtoa_r+0x894>
 801135c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8011360:	9e06      	ldr	r6, [sp, #24]
 8011362:	4645      	mov	r5, r8
 8011364:	9a04      	ldr	r2, [sp, #16]
 8011366:	2101      	movs	r1, #1
 8011368:	441a      	add	r2, r3
 801136a:	4620      	mov	r0, r4
 801136c:	4498      	add	r8, r3
 801136e:	9204      	str	r2, [sp, #16]
 8011370:	f001 f858 	bl	8012424 <__i2b>
 8011374:	4607      	mov	r7, r0
 8011376:	2d00      	cmp	r5, #0
 8011378:	dd0b      	ble.n	8011392 <_dtoa_r+0x78a>
 801137a:	9b04      	ldr	r3, [sp, #16]
 801137c:	2b00      	cmp	r3, #0
 801137e:	dd08      	ble.n	8011392 <_dtoa_r+0x78a>
 8011380:	42ab      	cmp	r3, r5
 8011382:	9a04      	ldr	r2, [sp, #16]
 8011384:	bfa8      	it	ge
 8011386:	462b      	movge	r3, r5
 8011388:	eba8 0803 	sub.w	r8, r8, r3
 801138c:	1aed      	subs	r5, r5, r3
 801138e:	1ad3      	subs	r3, r2, r3
 8011390:	9304      	str	r3, [sp, #16]
 8011392:	9b06      	ldr	r3, [sp, #24]
 8011394:	b1fb      	cbz	r3, 80113d6 <_dtoa_r+0x7ce>
 8011396:	9b08      	ldr	r3, [sp, #32]
 8011398:	2b00      	cmp	r3, #0
 801139a:	f000 809f 	beq.w	80114dc <_dtoa_r+0x8d4>
 801139e:	2e00      	cmp	r6, #0
 80113a0:	dd11      	ble.n	80113c6 <_dtoa_r+0x7be>
 80113a2:	4639      	mov	r1, r7
 80113a4:	4632      	mov	r2, r6
 80113a6:	4620      	mov	r0, r4
 80113a8:	f001 f8f8 	bl	801259c <__pow5mult>
 80113ac:	465a      	mov	r2, fp
 80113ae:	4601      	mov	r1, r0
 80113b0:	4607      	mov	r7, r0
 80113b2:	4620      	mov	r0, r4
 80113b4:	f001 f84c 	bl	8012450 <__multiply>
 80113b8:	4659      	mov	r1, fp
 80113ba:	9007      	str	r0, [sp, #28]
 80113bc:	4620      	mov	r0, r4
 80113be:	f000 ff2b 	bl	8012218 <_Bfree>
 80113c2:	9b07      	ldr	r3, [sp, #28]
 80113c4:	469b      	mov	fp, r3
 80113c6:	9b06      	ldr	r3, [sp, #24]
 80113c8:	1b9a      	subs	r2, r3, r6
 80113ca:	d004      	beq.n	80113d6 <_dtoa_r+0x7ce>
 80113cc:	4659      	mov	r1, fp
 80113ce:	4620      	mov	r0, r4
 80113d0:	f001 f8e4 	bl	801259c <__pow5mult>
 80113d4:	4683      	mov	fp, r0
 80113d6:	2101      	movs	r1, #1
 80113d8:	4620      	mov	r0, r4
 80113da:	f001 f823 	bl	8012424 <__i2b>
 80113de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80113e0:	2b00      	cmp	r3, #0
 80113e2:	4606      	mov	r6, r0
 80113e4:	dd7c      	ble.n	80114e0 <_dtoa_r+0x8d8>
 80113e6:	461a      	mov	r2, r3
 80113e8:	4601      	mov	r1, r0
 80113ea:	4620      	mov	r0, r4
 80113ec:	f001 f8d6 	bl	801259c <__pow5mult>
 80113f0:	9b05      	ldr	r3, [sp, #20]
 80113f2:	2b01      	cmp	r3, #1
 80113f4:	4606      	mov	r6, r0
 80113f6:	dd76      	ble.n	80114e6 <_dtoa_r+0x8de>
 80113f8:	2300      	movs	r3, #0
 80113fa:	9306      	str	r3, [sp, #24]
 80113fc:	6933      	ldr	r3, [r6, #16]
 80113fe:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8011402:	6918      	ldr	r0, [r3, #16]
 8011404:	f000 ffbe 	bl	8012384 <__hi0bits>
 8011408:	f1c0 0020 	rsb	r0, r0, #32
 801140c:	9b04      	ldr	r3, [sp, #16]
 801140e:	4418      	add	r0, r3
 8011410:	f010 001f 	ands.w	r0, r0, #31
 8011414:	f000 8086 	beq.w	8011524 <_dtoa_r+0x91c>
 8011418:	f1c0 0320 	rsb	r3, r0, #32
 801141c:	2b04      	cmp	r3, #4
 801141e:	dd7f      	ble.n	8011520 <_dtoa_r+0x918>
 8011420:	f1c0 001c 	rsb	r0, r0, #28
 8011424:	9b04      	ldr	r3, [sp, #16]
 8011426:	4403      	add	r3, r0
 8011428:	4480      	add	r8, r0
 801142a:	4405      	add	r5, r0
 801142c:	9304      	str	r3, [sp, #16]
 801142e:	f1b8 0f00 	cmp.w	r8, #0
 8011432:	dd05      	ble.n	8011440 <_dtoa_r+0x838>
 8011434:	4659      	mov	r1, fp
 8011436:	4642      	mov	r2, r8
 8011438:	4620      	mov	r0, r4
 801143a:	f001 f909 	bl	8012650 <__lshift>
 801143e:	4683      	mov	fp, r0
 8011440:	9b04      	ldr	r3, [sp, #16]
 8011442:	2b00      	cmp	r3, #0
 8011444:	dd05      	ble.n	8011452 <_dtoa_r+0x84a>
 8011446:	4631      	mov	r1, r6
 8011448:	461a      	mov	r2, r3
 801144a:	4620      	mov	r0, r4
 801144c:	f001 f900 	bl	8012650 <__lshift>
 8011450:	4606      	mov	r6, r0
 8011452:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011454:	2b00      	cmp	r3, #0
 8011456:	d069      	beq.n	801152c <_dtoa_r+0x924>
 8011458:	4631      	mov	r1, r6
 801145a:	4658      	mov	r0, fp
 801145c:	f001 f964 	bl	8012728 <__mcmp>
 8011460:	2800      	cmp	r0, #0
 8011462:	da63      	bge.n	801152c <_dtoa_r+0x924>
 8011464:	2300      	movs	r3, #0
 8011466:	4659      	mov	r1, fp
 8011468:	220a      	movs	r2, #10
 801146a:	4620      	mov	r0, r4
 801146c:	f000 fef6 	bl	801225c <__multadd>
 8011470:	9b08      	ldr	r3, [sp, #32]
 8011472:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011476:	4683      	mov	fp, r0
 8011478:	2b00      	cmp	r3, #0
 801147a:	f000 818f 	beq.w	801179c <_dtoa_r+0xb94>
 801147e:	4639      	mov	r1, r7
 8011480:	2300      	movs	r3, #0
 8011482:	220a      	movs	r2, #10
 8011484:	4620      	mov	r0, r4
 8011486:	f000 fee9 	bl	801225c <__multadd>
 801148a:	f1b9 0f00 	cmp.w	r9, #0
 801148e:	4607      	mov	r7, r0
 8011490:	f300 808e 	bgt.w	80115b0 <_dtoa_r+0x9a8>
 8011494:	9b05      	ldr	r3, [sp, #20]
 8011496:	2b02      	cmp	r3, #2
 8011498:	dc50      	bgt.n	801153c <_dtoa_r+0x934>
 801149a:	e089      	b.n	80115b0 <_dtoa_r+0x9a8>
 801149c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801149e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80114a2:	e75d      	b.n	8011360 <_dtoa_r+0x758>
 80114a4:	9b01      	ldr	r3, [sp, #4]
 80114a6:	1e5e      	subs	r6, r3, #1
 80114a8:	9b06      	ldr	r3, [sp, #24]
 80114aa:	42b3      	cmp	r3, r6
 80114ac:	bfbf      	itttt	lt
 80114ae:	9b06      	ldrlt	r3, [sp, #24]
 80114b0:	9606      	strlt	r6, [sp, #24]
 80114b2:	1af2      	sublt	r2, r6, r3
 80114b4:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 80114b6:	bfb6      	itet	lt
 80114b8:	189b      	addlt	r3, r3, r2
 80114ba:	1b9e      	subge	r6, r3, r6
 80114bc:	930d      	strlt	r3, [sp, #52]	; 0x34
 80114be:	9b01      	ldr	r3, [sp, #4]
 80114c0:	bfb8      	it	lt
 80114c2:	2600      	movlt	r6, #0
 80114c4:	2b00      	cmp	r3, #0
 80114c6:	bfb5      	itete	lt
 80114c8:	eba8 0503 	sublt.w	r5, r8, r3
 80114cc:	9b01      	ldrge	r3, [sp, #4]
 80114ce:	2300      	movlt	r3, #0
 80114d0:	4645      	movge	r5, r8
 80114d2:	e747      	b.n	8011364 <_dtoa_r+0x75c>
 80114d4:	9e06      	ldr	r6, [sp, #24]
 80114d6:	9f08      	ldr	r7, [sp, #32]
 80114d8:	4645      	mov	r5, r8
 80114da:	e74c      	b.n	8011376 <_dtoa_r+0x76e>
 80114dc:	9a06      	ldr	r2, [sp, #24]
 80114de:	e775      	b.n	80113cc <_dtoa_r+0x7c4>
 80114e0:	9b05      	ldr	r3, [sp, #20]
 80114e2:	2b01      	cmp	r3, #1
 80114e4:	dc18      	bgt.n	8011518 <_dtoa_r+0x910>
 80114e6:	9b02      	ldr	r3, [sp, #8]
 80114e8:	b9b3      	cbnz	r3, 8011518 <_dtoa_r+0x910>
 80114ea:	9b03      	ldr	r3, [sp, #12]
 80114ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80114f0:	b9a3      	cbnz	r3, 801151c <_dtoa_r+0x914>
 80114f2:	9b03      	ldr	r3, [sp, #12]
 80114f4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80114f8:	0d1b      	lsrs	r3, r3, #20
 80114fa:	051b      	lsls	r3, r3, #20
 80114fc:	b12b      	cbz	r3, 801150a <_dtoa_r+0x902>
 80114fe:	9b04      	ldr	r3, [sp, #16]
 8011500:	3301      	adds	r3, #1
 8011502:	9304      	str	r3, [sp, #16]
 8011504:	f108 0801 	add.w	r8, r8, #1
 8011508:	2301      	movs	r3, #1
 801150a:	9306      	str	r3, [sp, #24]
 801150c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801150e:	2b00      	cmp	r3, #0
 8011510:	f47f af74 	bne.w	80113fc <_dtoa_r+0x7f4>
 8011514:	2001      	movs	r0, #1
 8011516:	e779      	b.n	801140c <_dtoa_r+0x804>
 8011518:	2300      	movs	r3, #0
 801151a:	e7f6      	b.n	801150a <_dtoa_r+0x902>
 801151c:	9b02      	ldr	r3, [sp, #8]
 801151e:	e7f4      	b.n	801150a <_dtoa_r+0x902>
 8011520:	d085      	beq.n	801142e <_dtoa_r+0x826>
 8011522:	4618      	mov	r0, r3
 8011524:	301c      	adds	r0, #28
 8011526:	e77d      	b.n	8011424 <_dtoa_r+0x81c>
 8011528:	40240000 	.word	0x40240000
 801152c:	9b01      	ldr	r3, [sp, #4]
 801152e:	2b00      	cmp	r3, #0
 8011530:	dc38      	bgt.n	80115a4 <_dtoa_r+0x99c>
 8011532:	9b05      	ldr	r3, [sp, #20]
 8011534:	2b02      	cmp	r3, #2
 8011536:	dd35      	ble.n	80115a4 <_dtoa_r+0x99c>
 8011538:	f8dd 9004 	ldr.w	r9, [sp, #4]
 801153c:	f1b9 0f00 	cmp.w	r9, #0
 8011540:	d10d      	bne.n	801155e <_dtoa_r+0x956>
 8011542:	4631      	mov	r1, r6
 8011544:	464b      	mov	r3, r9
 8011546:	2205      	movs	r2, #5
 8011548:	4620      	mov	r0, r4
 801154a:	f000 fe87 	bl	801225c <__multadd>
 801154e:	4601      	mov	r1, r0
 8011550:	4606      	mov	r6, r0
 8011552:	4658      	mov	r0, fp
 8011554:	f001 f8e8 	bl	8012728 <__mcmp>
 8011558:	2800      	cmp	r0, #0
 801155a:	f73f adbd 	bgt.w	80110d8 <_dtoa_r+0x4d0>
 801155e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011560:	9d00      	ldr	r5, [sp, #0]
 8011562:	ea6f 0a03 	mvn.w	sl, r3
 8011566:	f04f 0800 	mov.w	r8, #0
 801156a:	4631      	mov	r1, r6
 801156c:	4620      	mov	r0, r4
 801156e:	f000 fe53 	bl	8012218 <_Bfree>
 8011572:	2f00      	cmp	r7, #0
 8011574:	f43f aeb4 	beq.w	80112e0 <_dtoa_r+0x6d8>
 8011578:	f1b8 0f00 	cmp.w	r8, #0
 801157c:	d005      	beq.n	801158a <_dtoa_r+0x982>
 801157e:	45b8      	cmp	r8, r7
 8011580:	d003      	beq.n	801158a <_dtoa_r+0x982>
 8011582:	4641      	mov	r1, r8
 8011584:	4620      	mov	r0, r4
 8011586:	f000 fe47 	bl	8012218 <_Bfree>
 801158a:	4639      	mov	r1, r7
 801158c:	4620      	mov	r0, r4
 801158e:	f000 fe43 	bl	8012218 <_Bfree>
 8011592:	e6a5      	b.n	80112e0 <_dtoa_r+0x6d8>
 8011594:	2600      	movs	r6, #0
 8011596:	4637      	mov	r7, r6
 8011598:	e7e1      	b.n	801155e <_dtoa_r+0x956>
 801159a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 801159c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80115a0:	4637      	mov	r7, r6
 80115a2:	e599      	b.n	80110d8 <_dtoa_r+0x4d0>
 80115a4:	9b08      	ldr	r3, [sp, #32]
 80115a6:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80115aa:	2b00      	cmp	r3, #0
 80115ac:	f000 80fd 	beq.w	80117aa <_dtoa_r+0xba2>
 80115b0:	2d00      	cmp	r5, #0
 80115b2:	dd05      	ble.n	80115c0 <_dtoa_r+0x9b8>
 80115b4:	4639      	mov	r1, r7
 80115b6:	462a      	mov	r2, r5
 80115b8:	4620      	mov	r0, r4
 80115ba:	f001 f849 	bl	8012650 <__lshift>
 80115be:	4607      	mov	r7, r0
 80115c0:	9b06      	ldr	r3, [sp, #24]
 80115c2:	2b00      	cmp	r3, #0
 80115c4:	d05c      	beq.n	8011680 <_dtoa_r+0xa78>
 80115c6:	6879      	ldr	r1, [r7, #4]
 80115c8:	4620      	mov	r0, r4
 80115ca:	f000 fde5 	bl	8012198 <_Balloc>
 80115ce:	4605      	mov	r5, r0
 80115d0:	b928      	cbnz	r0, 80115de <_dtoa_r+0x9d6>
 80115d2:	4b80      	ldr	r3, [pc, #512]	; (80117d4 <_dtoa_r+0xbcc>)
 80115d4:	4602      	mov	r2, r0
 80115d6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80115da:	f7ff bb2e 	b.w	8010c3a <_dtoa_r+0x32>
 80115de:	693a      	ldr	r2, [r7, #16]
 80115e0:	3202      	adds	r2, #2
 80115e2:	0092      	lsls	r2, r2, #2
 80115e4:	f107 010c 	add.w	r1, r7, #12
 80115e8:	300c      	adds	r0, #12
 80115ea:	f7fd f907 	bl	800e7fc <memcpy>
 80115ee:	2201      	movs	r2, #1
 80115f0:	4629      	mov	r1, r5
 80115f2:	4620      	mov	r0, r4
 80115f4:	f001 f82c 	bl	8012650 <__lshift>
 80115f8:	9b00      	ldr	r3, [sp, #0]
 80115fa:	3301      	adds	r3, #1
 80115fc:	9301      	str	r3, [sp, #4]
 80115fe:	9b00      	ldr	r3, [sp, #0]
 8011600:	444b      	add	r3, r9
 8011602:	9307      	str	r3, [sp, #28]
 8011604:	9b02      	ldr	r3, [sp, #8]
 8011606:	f003 0301 	and.w	r3, r3, #1
 801160a:	46b8      	mov	r8, r7
 801160c:	9306      	str	r3, [sp, #24]
 801160e:	4607      	mov	r7, r0
 8011610:	9b01      	ldr	r3, [sp, #4]
 8011612:	4631      	mov	r1, r6
 8011614:	3b01      	subs	r3, #1
 8011616:	4658      	mov	r0, fp
 8011618:	9302      	str	r3, [sp, #8]
 801161a:	f7ff fa69 	bl	8010af0 <quorem>
 801161e:	4603      	mov	r3, r0
 8011620:	3330      	adds	r3, #48	; 0x30
 8011622:	9004      	str	r0, [sp, #16]
 8011624:	4641      	mov	r1, r8
 8011626:	4658      	mov	r0, fp
 8011628:	9308      	str	r3, [sp, #32]
 801162a:	f001 f87d 	bl	8012728 <__mcmp>
 801162e:	463a      	mov	r2, r7
 8011630:	4681      	mov	r9, r0
 8011632:	4631      	mov	r1, r6
 8011634:	4620      	mov	r0, r4
 8011636:	f001 f893 	bl	8012760 <__mdiff>
 801163a:	68c2      	ldr	r2, [r0, #12]
 801163c:	9b08      	ldr	r3, [sp, #32]
 801163e:	4605      	mov	r5, r0
 8011640:	bb02      	cbnz	r2, 8011684 <_dtoa_r+0xa7c>
 8011642:	4601      	mov	r1, r0
 8011644:	4658      	mov	r0, fp
 8011646:	f001 f86f 	bl	8012728 <__mcmp>
 801164a:	9b08      	ldr	r3, [sp, #32]
 801164c:	4602      	mov	r2, r0
 801164e:	4629      	mov	r1, r5
 8011650:	4620      	mov	r0, r4
 8011652:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8011656:	f000 fddf 	bl	8012218 <_Bfree>
 801165a:	9b05      	ldr	r3, [sp, #20]
 801165c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801165e:	9d01      	ldr	r5, [sp, #4]
 8011660:	ea43 0102 	orr.w	r1, r3, r2
 8011664:	9b06      	ldr	r3, [sp, #24]
 8011666:	430b      	orrs	r3, r1
 8011668:	9b08      	ldr	r3, [sp, #32]
 801166a:	d10d      	bne.n	8011688 <_dtoa_r+0xa80>
 801166c:	2b39      	cmp	r3, #57	; 0x39
 801166e:	d029      	beq.n	80116c4 <_dtoa_r+0xabc>
 8011670:	f1b9 0f00 	cmp.w	r9, #0
 8011674:	dd01      	ble.n	801167a <_dtoa_r+0xa72>
 8011676:	9b04      	ldr	r3, [sp, #16]
 8011678:	3331      	adds	r3, #49	; 0x31
 801167a:	9a02      	ldr	r2, [sp, #8]
 801167c:	7013      	strb	r3, [r2, #0]
 801167e:	e774      	b.n	801156a <_dtoa_r+0x962>
 8011680:	4638      	mov	r0, r7
 8011682:	e7b9      	b.n	80115f8 <_dtoa_r+0x9f0>
 8011684:	2201      	movs	r2, #1
 8011686:	e7e2      	b.n	801164e <_dtoa_r+0xa46>
 8011688:	f1b9 0f00 	cmp.w	r9, #0
 801168c:	db06      	blt.n	801169c <_dtoa_r+0xa94>
 801168e:	9905      	ldr	r1, [sp, #20]
 8011690:	ea41 0909 	orr.w	r9, r1, r9
 8011694:	9906      	ldr	r1, [sp, #24]
 8011696:	ea59 0101 	orrs.w	r1, r9, r1
 801169a:	d120      	bne.n	80116de <_dtoa_r+0xad6>
 801169c:	2a00      	cmp	r2, #0
 801169e:	ddec      	ble.n	801167a <_dtoa_r+0xa72>
 80116a0:	4659      	mov	r1, fp
 80116a2:	2201      	movs	r2, #1
 80116a4:	4620      	mov	r0, r4
 80116a6:	9301      	str	r3, [sp, #4]
 80116a8:	f000 ffd2 	bl	8012650 <__lshift>
 80116ac:	4631      	mov	r1, r6
 80116ae:	4683      	mov	fp, r0
 80116b0:	f001 f83a 	bl	8012728 <__mcmp>
 80116b4:	2800      	cmp	r0, #0
 80116b6:	9b01      	ldr	r3, [sp, #4]
 80116b8:	dc02      	bgt.n	80116c0 <_dtoa_r+0xab8>
 80116ba:	d1de      	bne.n	801167a <_dtoa_r+0xa72>
 80116bc:	07da      	lsls	r2, r3, #31
 80116be:	d5dc      	bpl.n	801167a <_dtoa_r+0xa72>
 80116c0:	2b39      	cmp	r3, #57	; 0x39
 80116c2:	d1d8      	bne.n	8011676 <_dtoa_r+0xa6e>
 80116c4:	9a02      	ldr	r2, [sp, #8]
 80116c6:	2339      	movs	r3, #57	; 0x39
 80116c8:	7013      	strb	r3, [r2, #0]
 80116ca:	462b      	mov	r3, r5
 80116cc:	461d      	mov	r5, r3
 80116ce:	3b01      	subs	r3, #1
 80116d0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80116d4:	2a39      	cmp	r2, #57	; 0x39
 80116d6:	d050      	beq.n	801177a <_dtoa_r+0xb72>
 80116d8:	3201      	adds	r2, #1
 80116da:	701a      	strb	r2, [r3, #0]
 80116dc:	e745      	b.n	801156a <_dtoa_r+0x962>
 80116de:	2a00      	cmp	r2, #0
 80116e0:	dd03      	ble.n	80116ea <_dtoa_r+0xae2>
 80116e2:	2b39      	cmp	r3, #57	; 0x39
 80116e4:	d0ee      	beq.n	80116c4 <_dtoa_r+0xabc>
 80116e6:	3301      	adds	r3, #1
 80116e8:	e7c7      	b.n	801167a <_dtoa_r+0xa72>
 80116ea:	9a01      	ldr	r2, [sp, #4]
 80116ec:	9907      	ldr	r1, [sp, #28]
 80116ee:	f802 3c01 	strb.w	r3, [r2, #-1]
 80116f2:	428a      	cmp	r2, r1
 80116f4:	d02a      	beq.n	801174c <_dtoa_r+0xb44>
 80116f6:	4659      	mov	r1, fp
 80116f8:	2300      	movs	r3, #0
 80116fa:	220a      	movs	r2, #10
 80116fc:	4620      	mov	r0, r4
 80116fe:	f000 fdad 	bl	801225c <__multadd>
 8011702:	45b8      	cmp	r8, r7
 8011704:	4683      	mov	fp, r0
 8011706:	f04f 0300 	mov.w	r3, #0
 801170a:	f04f 020a 	mov.w	r2, #10
 801170e:	4641      	mov	r1, r8
 8011710:	4620      	mov	r0, r4
 8011712:	d107      	bne.n	8011724 <_dtoa_r+0xb1c>
 8011714:	f000 fda2 	bl	801225c <__multadd>
 8011718:	4680      	mov	r8, r0
 801171a:	4607      	mov	r7, r0
 801171c:	9b01      	ldr	r3, [sp, #4]
 801171e:	3301      	adds	r3, #1
 8011720:	9301      	str	r3, [sp, #4]
 8011722:	e775      	b.n	8011610 <_dtoa_r+0xa08>
 8011724:	f000 fd9a 	bl	801225c <__multadd>
 8011728:	4639      	mov	r1, r7
 801172a:	4680      	mov	r8, r0
 801172c:	2300      	movs	r3, #0
 801172e:	220a      	movs	r2, #10
 8011730:	4620      	mov	r0, r4
 8011732:	f000 fd93 	bl	801225c <__multadd>
 8011736:	4607      	mov	r7, r0
 8011738:	e7f0      	b.n	801171c <_dtoa_r+0xb14>
 801173a:	f1b9 0f00 	cmp.w	r9, #0
 801173e:	9a00      	ldr	r2, [sp, #0]
 8011740:	bfcc      	ite	gt
 8011742:	464d      	movgt	r5, r9
 8011744:	2501      	movle	r5, #1
 8011746:	4415      	add	r5, r2
 8011748:	f04f 0800 	mov.w	r8, #0
 801174c:	4659      	mov	r1, fp
 801174e:	2201      	movs	r2, #1
 8011750:	4620      	mov	r0, r4
 8011752:	9301      	str	r3, [sp, #4]
 8011754:	f000 ff7c 	bl	8012650 <__lshift>
 8011758:	4631      	mov	r1, r6
 801175a:	4683      	mov	fp, r0
 801175c:	f000 ffe4 	bl	8012728 <__mcmp>
 8011760:	2800      	cmp	r0, #0
 8011762:	dcb2      	bgt.n	80116ca <_dtoa_r+0xac2>
 8011764:	d102      	bne.n	801176c <_dtoa_r+0xb64>
 8011766:	9b01      	ldr	r3, [sp, #4]
 8011768:	07db      	lsls	r3, r3, #31
 801176a:	d4ae      	bmi.n	80116ca <_dtoa_r+0xac2>
 801176c:	462b      	mov	r3, r5
 801176e:	461d      	mov	r5, r3
 8011770:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011774:	2a30      	cmp	r2, #48	; 0x30
 8011776:	d0fa      	beq.n	801176e <_dtoa_r+0xb66>
 8011778:	e6f7      	b.n	801156a <_dtoa_r+0x962>
 801177a:	9a00      	ldr	r2, [sp, #0]
 801177c:	429a      	cmp	r2, r3
 801177e:	d1a5      	bne.n	80116cc <_dtoa_r+0xac4>
 8011780:	f10a 0a01 	add.w	sl, sl, #1
 8011784:	2331      	movs	r3, #49	; 0x31
 8011786:	e779      	b.n	801167c <_dtoa_r+0xa74>
 8011788:	4b13      	ldr	r3, [pc, #76]	; (80117d8 <_dtoa_r+0xbd0>)
 801178a:	f7ff baaf 	b.w	8010cec <_dtoa_r+0xe4>
 801178e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011790:	2b00      	cmp	r3, #0
 8011792:	f47f aa86 	bne.w	8010ca2 <_dtoa_r+0x9a>
 8011796:	4b11      	ldr	r3, [pc, #68]	; (80117dc <_dtoa_r+0xbd4>)
 8011798:	f7ff baa8 	b.w	8010cec <_dtoa_r+0xe4>
 801179c:	f1b9 0f00 	cmp.w	r9, #0
 80117a0:	dc03      	bgt.n	80117aa <_dtoa_r+0xba2>
 80117a2:	9b05      	ldr	r3, [sp, #20]
 80117a4:	2b02      	cmp	r3, #2
 80117a6:	f73f aec9 	bgt.w	801153c <_dtoa_r+0x934>
 80117aa:	9d00      	ldr	r5, [sp, #0]
 80117ac:	4631      	mov	r1, r6
 80117ae:	4658      	mov	r0, fp
 80117b0:	f7ff f99e 	bl	8010af0 <quorem>
 80117b4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80117b8:	f805 3b01 	strb.w	r3, [r5], #1
 80117bc:	9a00      	ldr	r2, [sp, #0]
 80117be:	1aaa      	subs	r2, r5, r2
 80117c0:	4591      	cmp	r9, r2
 80117c2:	ddba      	ble.n	801173a <_dtoa_r+0xb32>
 80117c4:	4659      	mov	r1, fp
 80117c6:	2300      	movs	r3, #0
 80117c8:	220a      	movs	r2, #10
 80117ca:	4620      	mov	r0, r4
 80117cc:	f000 fd46 	bl	801225c <__multadd>
 80117d0:	4683      	mov	fp, r0
 80117d2:	e7eb      	b.n	80117ac <_dtoa_r+0xba4>
 80117d4:	08014a20 	.word	0x08014a20
 80117d8:	08014c21 	.word	0x08014c21
 80117dc:	0801499d 	.word	0x0801499d

080117e0 <__sflush_r>:
 80117e0:	898a      	ldrh	r2, [r1, #12]
 80117e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80117e6:	4605      	mov	r5, r0
 80117e8:	0710      	lsls	r0, r2, #28
 80117ea:	460c      	mov	r4, r1
 80117ec:	d458      	bmi.n	80118a0 <__sflush_r+0xc0>
 80117ee:	684b      	ldr	r3, [r1, #4]
 80117f0:	2b00      	cmp	r3, #0
 80117f2:	dc05      	bgt.n	8011800 <__sflush_r+0x20>
 80117f4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80117f6:	2b00      	cmp	r3, #0
 80117f8:	dc02      	bgt.n	8011800 <__sflush_r+0x20>
 80117fa:	2000      	movs	r0, #0
 80117fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011800:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011802:	2e00      	cmp	r6, #0
 8011804:	d0f9      	beq.n	80117fa <__sflush_r+0x1a>
 8011806:	2300      	movs	r3, #0
 8011808:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801180c:	682f      	ldr	r7, [r5, #0]
 801180e:	602b      	str	r3, [r5, #0]
 8011810:	d032      	beq.n	8011878 <__sflush_r+0x98>
 8011812:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8011814:	89a3      	ldrh	r3, [r4, #12]
 8011816:	075a      	lsls	r2, r3, #29
 8011818:	d505      	bpl.n	8011826 <__sflush_r+0x46>
 801181a:	6863      	ldr	r3, [r4, #4]
 801181c:	1ac0      	subs	r0, r0, r3
 801181e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8011820:	b10b      	cbz	r3, 8011826 <__sflush_r+0x46>
 8011822:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8011824:	1ac0      	subs	r0, r0, r3
 8011826:	2300      	movs	r3, #0
 8011828:	4602      	mov	r2, r0
 801182a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801182c:	6a21      	ldr	r1, [r4, #32]
 801182e:	4628      	mov	r0, r5
 8011830:	47b0      	blx	r6
 8011832:	1c43      	adds	r3, r0, #1
 8011834:	89a3      	ldrh	r3, [r4, #12]
 8011836:	d106      	bne.n	8011846 <__sflush_r+0x66>
 8011838:	6829      	ldr	r1, [r5, #0]
 801183a:	291d      	cmp	r1, #29
 801183c:	d82c      	bhi.n	8011898 <__sflush_r+0xb8>
 801183e:	4a2a      	ldr	r2, [pc, #168]	; (80118e8 <__sflush_r+0x108>)
 8011840:	40ca      	lsrs	r2, r1
 8011842:	07d6      	lsls	r6, r2, #31
 8011844:	d528      	bpl.n	8011898 <__sflush_r+0xb8>
 8011846:	2200      	movs	r2, #0
 8011848:	6062      	str	r2, [r4, #4]
 801184a:	04d9      	lsls	r1, r3, #19
 801184c:	6922      	ldr	r2, [r4, #16]
 801184e:	6022      	str	r2, [r4, #0]
 8011850:	d504      	bpl.n	801185c <__sflush_r+0x7c>
 8011852:	1c42      	adds	r2, r0, #1
 8011854:	d101      	bne.n	801185a <__sflush_r+0x7a>
 8011856:	682b      	ldr	r3, [r5, #0]
 8011858:	b903      	cbnz	r3, 801185c <__sflush_r+0x7c>
 801185a:	6560      	str	r0, [r4, #84]	; 0x54
 801185c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801185e:	602f      	str	r7, [r5, #0]
 8011860:	2900      	cmp	r1, #0
 8011862:	d0ca      	beq.n	80117fa <__sflush_r+0x1a>
 8011864:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011868:	4299      	cmp	r1, r3
 801186a:	d002      	beq.n	8011872 <__sflush_r+0x92>
 801186c:	4628      	mov	r0, r5
 801186e:	f7fc fff5 	bl	800e85c <_free_r>
 8011872:	2000      	movs	r0, #0
 8011874:	6360      	str	r0, [r4, #52]	; 0x34
 8011876:	e7c1      	b.n	80117fc <__sflush_r+0x1c>
 8011878:	6a21      	ldr	r1, [r4, #32]
 801187a:	2301      	movs	r3, #1
 801187c:	4628      	mov	r0, r5
 801187e:	47b0      	blx	r6
 8011880:	1c41      	adds	r1, r0, #1
 8011882:	d1c7      	bne.n	8011814 <__sflush_r+0x34>
 8011884:	682b      	ldr	r3, [r5, #0]
 8011886:	2b00      	cmp	r3, #0
 8011888:	d0c4      	beq.n	8011814 <__sflush_r+0x34>
 801188a:	2b1d      	cmp	r3, #29
 801188c:	d001      	beq.n	8011892 <__sflush_r+0xb2>
 801188e:	2b16      	cmp	r3, #22
 8011890:	d101      	bne.n	8011896 <__sflush_r+0xb6>
 8011892:	602f      	str	r7, [r5, #0]
 8011894:	e7b1      	b.n	80117fa <__sflush_r+0x1a>
 8011896:	89a3      	ldrh	r3, [r4, #12]
 8011898:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801189c:	81a3      	strh	r3, [r4, #12]
 801189e:	e7ad      	b.n	80117fc <__sflush_r+0x1c>
 80118a0:	690f      	ldr	r7, [r1, #16]
 80118a2:	2f00      	cmp	r7, #0
 80118a4:	d0a9      	beq.n	80117fa <__sflush_r+0x1a>
 80118a6:	0793      	lsls	r3, r2, #30
 80118a8:	680e      	ldr	r6, [r1, #0]
 80118aa:	bf08      	it	eq
 80118ac:	694b      	ldreq	r3, [r1, #20]
 80118ae:	600f      	str	r7, [r1, #0]
 80118b0:	bf18      	it	ne
 80118b2:	2300      	movne	r3, #0
 80118b4:	eba6 0807 	sub.w	r8, r6, r7
 80118b8:	608b      	str	r3, [r1, #8]
 80118ba:	f1b8 0f00 	cmp.w	r8, #0
 80118be:	dd9c      	ble.n	80117fa <__sflush_r+0x1a>
 80118c0:	6a21      	ldr	r1, [r4, #32]
 80118c2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80118c4:	4643      	mov	r3, r8
 80118c6:	463a      	mov	r2, r7
 80118c8:	4628      	mov	r0, r5
 80118ca:	47b0      	blx	r6
 80118cc:	2800      	cmp	r0, #0
 80118ce:	dc06      	bgt.n	80118de <__sflush_r+0xfe>
 80118d0:	89a3      	ldrh	r3, [r4, #12]
 80118d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80118d6:	81a3      	strh	r3, [r4, #12]
 80118d8:	f04f 30ff 	mov.w	r0, #4294967295
 80118dc:	e78e      	b.n	80117fc <__sflush_r+0x1c>
 80118de:	4407      	add	r7, r0
 80118e0:	eba8 0800 	sub.w	r8, r8, r0
 80118e4:	e7e9      	b.n	80118ba <__sflush_r+0xda>
 80118e6:	bf00      	nop
 80118e8:	20400001 	.word	0x20400001

080118ec <_fflush_r>:
 80118ec:	b538      	push	{r3, r4, r5, lr}
 80118ee:	690b      	ldr	r3, [r1, #16]
 80118f0:	4605      	mov	r5, r0
 80118f2:	460c      	mov	r4, r1
 80118f4:	b913      	cbnz	r3, 80118fc <_fflush_r+0x10>
 80118f6:	2500      	movs	r5, #0
 80118f8:	4628      	mov	r0, r5
 80118fa:	bd38      	pop	{r3, r4, r5, pc}
 80118fc:	b118      	cbz	r0, 8011906 <_fflush_r+0x1a>
 80118fe:	6983      	ldr	r3, [r0, #24]
 8011900:	b90b      	cbnz	r3, 8011906 <_fflush_r+0x1a>
 8011902:	f7fc fea5 	bl	800e650 <__sinit>
 8011906:	4b14      	ldr	r3, [pc, #80]	; (8011958 <_fflush_r+0x6c>)
 8011908:	429c      	cmp	r4, r3
 801190a:	d11b      	bne.n	8011944 <_fflush_r+0x58>
 801190c:	686c      	ldr	r4, [r5, #4]
 801190e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011912:	2b00      	cmp	r3, #0
 8011914:	d0ef      	beq.n	80118f6 <_fflush_r+0xa>
 8011916:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8011918:	07d0      	lsls	r0, r2, #31
 801191a:	d404      	bmi.n	8011926 <_fflush_r+0x3a>
 801191c:	0599      	lsls	r1, r3, #22
 801191e:	d402      	bmi.n	8011926 <_fflush_r+0x3a>
 8011920:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011922:	f7fc ff58 	bl	800e7d6 <__retarget_lock_acquire_recursive>
 8011926:	4628      	mov	r0, r5
 8011928:	4621      	mov	r1, r4
 801192a:	f7ff ff59 	bl	80117e0 <__sflush_r>
 801192e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011930:	07da      	lsls	r2, r3, #31
 8011932:	4605      	mov	r5, r0
 8011934:	d4e0      	bmi.n	80118f8 <_fflush_r+0xc>
 8011936:	89a3      	ldrh	r3, [r4, #12]
 8011938:	059b      	lsls	r3, r3, #22
 801193a:	d4dd      	bmi.n	80118f8 <_fflush_r+0xc>
 801193c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801193e:	f7fc ff4b 	bl	800e7d8 <__retarget_lock_release_recursive>
 8011942:	e7d9      	b.n	80118f8 <_fflush_r+0xc>
 8011944:	4b05      	ldr	r3, [pc, #20]	; (801195c <_fflush_r+0x70>)
 8011946:	429c      	cmp	r4, r3
 8011948:	d101      	bne.n	801194e <_fflush_r+0x62>
 801194a:	68ac      	ldr	r4, [r5, #8]
 801194c:	e7df      	b.n	801190e <_fflush_r+0x22>
 801194e:	4b04      	ldr	r3, [pc, #16]	; (8011960 <_fflush_r+0x74>)
 8011950:	429c      	cmp	r4, r3
 8011952:	bf08      	it	eq
 8011954:	68ec      	ldreq	r4, [r5, #12]
 8011956:	e7da      	b.n	801190e <_fflush_r+0x22>
 8011958:	08014794 	.word	0x08014794
 801195c:	080147b4 	.word	0x080147b4
 8011960:	08014774 	.word	0x08014774

08011964 <fiprintf>:
 8011964:	b40e      	push	{r1, r2, r3}
 8011966:	b503      	push	{r0, r1, lr}
 8011968:	4601      	mov	r1, r0
 801196a:	ab03      	add	r3, sp, #12
 801196c:	4805      	ldr	r0, [pc, #20]	; (8011984 <fiprintf+0x20>)
 801196e:	f853 2b04 	ldr.w	r2, [r3], #4
 8011972:	6800      	ldr	r0, [r0, #0]
 8011974:	9301      	str	r3, [sp, #4]
 8011976:	f001 fc57 	bl	8013228 <_vfiprintf_r>
 801197a:	b002      	add	sp, #8
 801197c:	f85d eb04 	ldr.w	lr, [sp], #4
 8011980:	b003      	add	sp, #12
 8011982:	4770      	bx	lr
 8011984:	2000003c 	.word	0x2000003c

08011988 <rshift>:
 8011988:	6903      	ldr	r3, [r0, #16]
 801198a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801198e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011992:	ea4f 1261 	mov.w	r2, r1, asr #5
 8011996:	f100 0414 	add.w	r4, r0, #20
 801199a:	dd45      	ble.n	8011a28 <rshift+0xa0>
 801199c:	f011 011f 	ands.w	r1, r1, #31
 80119a0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80119a4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80119a8:	d10c      	bne.n	80119c4 <rshift+0x3c>
 80119aa:	f100 0710 	add.w	r7, r0, #16
 80119ae:	4629      	mov	r1, r5
 80119b0:	42b1      	cmp	r1, r6
 80119b2:	d334      	bcc.n	8011a1e <rshift+0x96>
 80119b4:	1a9b      	subs	r3, r3, r2
 80119b6:	009b      	lsls	r3, r3, #2
 80119b8:	1eea      	subs	r2, r5, #3
 80119ba:	4296      	cmp	r6, r2
 80119bc:	bf38      	it	cc
 80119be:	2300      	movcc	r3, #0
 80119c0:	4423      	add	r3, r4
 80119c2:	e015      	b.n	80119f0 <rshift+0x68>
 80119c4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80119c8:	f1c1 0820 	rsb	r8, r1, #32
 80119cc:	40cf      	lsrs	r7, r1
 80119ce:	f105 0e04 	add.w	lr, r5, #4
 80119d2:	46a1      	mov	r9, r4
 80119d4:	4576      	cmp	r6, lr
 80119d6:	46f4      	mov	ip, lr
 80119d8:	d815      	bhi.n	8011a06 <rshift+0x7e>
 80119da:	1a9b      	subs	r3, r3, r2
 80119dc:	009a      	lsls	r2, r3, #2
 80119de:	3a04      	subs	r2, #4
 80119e0:	3501      	adds	r5, #1
 80119e2:	42ae      	cmp	r6, r5
 80119e4:	bf38      	it	cc
 80119e6:	2200      	movcc	r2, #0
 80119e8:	18a3      	adds	r3, r4, r2
 80119ea:	50a7      	str	r7, [r4, r2]
 80119ec:	b107      	cbz	r7, 80119f0 <rshift+0x68>
 80119ee:	3304      	adds	r3, #4
 80119f0:	1b1a      	subs	r2, r3, r4
 80119f2:	42a3      	cmp	r3, r4
 80119f4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80119f8:	bf08      	it	eq
 80119fa:	2300      	moveq	r3, #0
 80119fc:	6102      	str	r2, [r0, #16]
 80119fe:	bf08      	it	eq
 8011a00:	6143      	streq	r3, [r0, #20]
 8011a02:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011a06:	f8dc c000 	ldr.w	ip, [ip]
 8011a0a:	fa0c fc08 	lsl.w	ip, ip, r8
 8011a0e:	ea4c 0707 	orr.w	r7, ip, r7
 8011a12:	f849 7b04 	str.w	r7, [r9], #4
 8011a16:	f85e 7b04 	ldr.w	r7, [lr], #4
 8011a1a:	40cf      	lsrs	r7, r1
 8011a1c:	e7da      	b.n	80119d4 <rshift+0x4c>
 8011a1e:	f851 cb04 	ldr.w	ip, [r1], #4
 8011a22:	f847 cf04 	str.w	ip, [r7, #4]!
 8011a26:	e7c3      	b.n	80119b0 <rshift+0x28>
 8011a28:	4623      	mov	r3, r4
 8011a2a:	e7e1      	b.n	80119f0 <rshift+0x68>

08011a2c <__hexdig_fun>:
 8011a2c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8011a30:	2b09      	cmp	r3, #9
 8011a32:	d802      	bhi.n	8011a3a <__hexdig_fun+0xe>
 8011a34:	3820      	subs	r0, #32
 8011a36:	b2c0      	uxtb	r0, r0
 8011a38:	4770      	bx	lr
 8011a3a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8011a3e:	2b05      	cmp	r3, #5
 8011a40:	d801      	bhi.n	8011a46 <__hexdig_fun+0x1a>
 8011a42:	3847      	subs	r0, #71	; 0x47
 8011a44:	e7f7      	b.n	8011a36 <__hexdig_fun+0xa>
 8011a46:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8011a4a:	2b05      	cmp	r3, #5
 8011a4c:	d801      	bhi.n	8011a52 <__hexdig_fun+0x26>
 8011a4e:	3827      	subs	r0, #39	; 0x27
 8011a50:	e7f1      	b.n	8011a36 <__hexdig_fun+0xa>
 8011a52:	2000      	movs	r0, #0
 8011a54:	4770      	bx	lr
	...

08011a58 <__gethex>:
 8011a58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011a5c:	ed2d 8b02 	vpush	{d8}
 8011a60:	b089      	sub	sp, #36	; 0x24
 8011a62:	ee08 0a10 	vmov	s16, r0
 8011a66:	9304      	str	r3, [sp, #16]
 8011a68:	4bbc      	ldr	r3, [pc, #752]	; (8011d5c <__gethex+0x304>)
 8011a6a:	681b      	ldr	r3, [r3, #0]
 8011a6c:	9301      	str	r3, [sp, #4]
 8011a6e:	4618      	mov	r0, r3
 8011a70:	468b      	mov	fp, r1
 8011a72:	4690      	mov	r8, r2
 8011a74:	f7ee fbbc 	bl	80001f0 <strlen>
 8011a78:	9b01      	ldr	r3, [sp, #4]
 8011a7a:	f8db 2000 	ldr.w	r2, [fp]
 8011a7e:	4403      	add	r3, r0
 8011a80:	4682      	mov	sl, r0
 8011a82:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8011a86:	9305      	str	r3, [sp, #20]
 8011a88:	1c93      	adds	r3, r2, #2
 8011a8a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8011a8e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8011a92:	32fe      	adds	r2, #254	; 0xfe
 8011a94:	18d1      	adds	r1, r2, r3
 8011a96:	461f      	mov	r7, r3
 8011a98:	f813 0b01 	ldrb.w	r0, [r3], #1
 8011a9c:	9100      	str	r1, [sp, #0]
 8011a9e:	2830      	cmp	r0, #48	; 0x30
 8011aa0:	d0f8      	beq.n	8011a94 <__gethex+0x3c>
 8011aa2:	f7ff ffc3 	bl	8011a2c <__hexdig_fun>
 8011aa6:	4604      	mov	r4, r0
 8011aa8:	2800      	cmp	r0, #0
 8011aaa:	d13a      	bne.n	8011b22 <__gethex+0xca>
 8011aac:	9901      	ldr	r1, [sp, #4]
 8011aae:	4652      	mov	r2, sl
 8011ab0:	4638      	mov	r0, r7
 8011ab2:	f7fd ffda 	bl	800fa6a <strncmp>
 8011ab6:	4605      	mov	r5, r0
 8011ab8:	2800      	cmp	r0, #0
 8011aba:	d168      	bne.n	8011b8e <__gethex+0x136>
 8011abc:	f817 000a 	ldrb.w	r0, [r7, sl]
 8011ac0:	eb07 060a 	add.w	r6, r7, sl
 8011ac4:	f7ff ffb2 	bl	8011a2c <__hexdig_fun>
 8011ac8:	2800      	cmp	r0, #0
 8011aca:	d062      	beq.n	8011b92 <__gethex+0x13a>
 8011acc:	4633      	mov	r3, r6
 8011ace:	7818      	ldrb	r0, [r3, #0]
 8011ad0:	2830      	cmp	r0, #48	; 0x30
 8011ad2:	461f      	mov	r7, r3
 8011ad4:	f103 0301 	add.w	r3, r3, #1
 8011ad8:	d0f9      	beq.n	8011ace <__gethex+0x76>
 8011ada:	f7ff ffa7 	bl	8011a2c <__hexdig_fun>
 8011ade:	2301      	movs	r3, #1
 8011ae0:	fab0 f480 	clz	r4, r0
 8011ae4:	0964      	lsrs	r4, r4, #5
 8011ae6:	4635      	mov	r5, r6
 8011ae8:	9300      	str	r3, [sp, #0]
 8011aea:	463a      	mov	r2, r7
 8011aec:	4616      	mov	r6, r2
 8011aee:	3201      	adds	r2, #1
 8011af0:	7830      	ldrb	r0, [r6, #0]
 8011af2:	f7ff ff9b 	bl	8011a2c <__hexdig_fun>
 8011af6:	2800      	cmp	r0, #0
 8011af8:	d1f8      	bne.n	8011aec <__gethex+0x94>
 8011afa:	9901      	ldr	r1, [sp, #4]
 8011afc:	4652      	mov	r2, sl
 8011afe:	4630      	mov	r0, r6
 8011b00:	f7fd ffb3 	bl	800fa6a <strncmp>
 8011b04:	b980      	cbnz	r0, 8011b28 <__gethex+0xd0>
 8011b06:	b94d      	cbnz	r5, 8011b1c <__gethex+0xc4>
 8011b08:	eb06 050a 	add.w	r5, r6, sl
 8011b0c:	462a      	mov	r2, r5
 8011b0e:	4616      	mov	r6, r2
 8011b10:	3201      	adds	r2, #1
 8011b12:	7830      	ldrb	r0, [r6, #0]
 8011b14:	f7ff ff8a 	bl	8011a2c <__hexdig_fun>
 8011b18:	2800      	cmp	r0, #0
 8011b1a:	d1f8      	bne.n	8011b0e <__gethex+0xb6>
 8011b1c:	1bad      	subs	r5, r5, r6
 8011b1e:	00ad      	lsls	r5, r5, #2
 8011b20:	e004      	b.n	8011b2c <__gethex+0xd4>
 8011b22:	2400      	movs	r4, #0
 8011b24:	4625      	mov	r5, r4
 8011b26:	e7e0      	b.n	8011aea <__gethex+0x92>
 8011b28:	2d00      	cmp	r5, #0
 8011b2a:	d1f7      	bne.n	8011b1c <__gethex+0xc4>
 8011b2c:	7833      	ldrb	r3, [r6, #0]
 8011b2e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8011b32:	2b50      	cmp	r3, #80	; 0x50
 8011b34:	d13b      	bne.n	8011bae <__gethex+0x156>
 8011b36:	7873      	ldrb	r3, [r6, #1]
 8011b38:	2b2b      	cmp	r3, #43	; 0x2b
 8011b3a:	d02c      	beq.n	8011b96 <__gethex+0x13e>
 8011b3c:	2b2d      	cmp	r3, #45	; 0x2d
 8011b3e:	d02e      	beq.n	8011b9e <__gethex+0x146>
 8011b40:	1c71      	adds	r1, r6, #1
 8011b42:	f04f 0900 	mov.w	r9, #0
 8011b46:	7808      	ldrb	r0, [r1, #0]
 8011b48:	f7ff ff70 	bl	8011a2c <__hexdig_fun>
 8011b4c:	1e43      	subs	r3, r0, #1
 8011b4e:	b2db      	uxtb	r3, r3
 8011b50:	2b18      	cmp	r3, #24
 8011b52:	d82c      	bhi.n	8011bae <__gethex+0x156>
 8011b54:	f1a0 0210 	sub.w	r2, r0, #16
 8011b58:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8011b5c:	f7ff ff66 	bl	8011a2c <__hexdig_fun>
 8011b60:	1e43      	subs	r3, r0, #1
 8011b62:	b2db      	uxtb	r3, r3
 8011b64:	2b18      	cmp	r3, #24
 8011b66:	d91d      	bls.n	8011ba4 <__gethex+0x14c>
 8011b68:	f1b9 0f00 	cmp.w	r9, #0
 8011b6c:	d000      	beq.n	8011b70 <__gethex+0x118>
 8011b6e:	4252      	negs	r2, r2
 8011b70:	4415      	add	r5, r2
 8011b72:	f8cb 1000 	str.w	r1, [fp]
 8011b76:	b1e4      	cbz	r4, 8011bb2 <__gethex+0x15a>
 8011b78:	9b00      	ldr	r3, [sp, #0]
 8011b7a:	2b00      	cmp	r3, #0
 8011b7c:	bf14      	ite	ne
 8011b7e:	2700      	movne	r7, #0
 8011b80:	2706      	moveq	r7, #6
 8011b82:	4638      	mov	r0, r7
 8011b84:	b009      	add	sp, #36	; 0x24
 8011b86:	ecbd 8b02 	vpop	{d8}
 8011b8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011b8e:	463e      	mov	r6, r7
 8011b90:	4625      	mov	r5, r4
 8011b92:	2401      	movs	r4, #1
 8011b94:	e7ca      	b.n	8011b2c <__gethex+0xd4>
 8011b96:	f04f 0900 	mov.w	r9, #0
 8011b9a:	1cb1      	adds	r1, r6, #2
 8011b9c:	e7d3      	b.n	8011b46 <__gethex+0xee>
 8011b9e:	f04f 0901 	mov.w	r9, #1
 8011ba2:	e7fa      	b.n	8011b9a <__gethex+0x142>
 8011ba4:	230a      	movs	r3, #10
 8011ba6:	fb03 0202 	mla	r2, r3, r2, r0
 8011baa:	3a10      	subs	r2, #16
 8011bac:	e7d4      	b.n	8011b58 <__gethex+0x100>
 8011bae:	4631      	mov	r1, r6
 8011bb0:	e7df      	b.n	8011b72 <__gethex+0x11a>
 8011bb2:	1bf3      	subs	r3, r6, r7
 8011bb4:	3b01      	subs	r3, #1
 8011bb6:	4621      	mov	r1, r4
 8011bb8:	2b07      	cmp	r3, #7
 8011bba:	dc0b      	bgt.n	8011bd4 <__gethex+0x17c>
 8011bbc:	ee18 0a10 	vmov	r0, s16
 8011bc0:	f000 faea 	bl	8012198 <_Balloc>
 8011bc4:	4604      	mov	r4, r0
 8011bc6:	b940      	cbnz	r0, 8011bda <__gethex+0x182>
 8011bc8:	4b65      	ldr	r3, [pc, #404]	; (8011d60 <__gethex+0x308>)
 8011bca:	4602      	mov	r2, r0
 8011bcc:	21de      	movs	r1, #222	; 0xde
 8011bce:	4865      	ldr	r0, [pc, #404]	; (8011d64 <__gethex+0x30c>)
 8011bd0:	f7fe ff60 	bl	8010a94 <__assert_func>
 8011bd4:	3101      	adds	r1, #1
 8011bd6:	105b      	asrs	r3, r3, #1
 8011bd8:	e7ee      	b.n	8011bb8 <__gethex+0x160>
 8011bda:	f100 0914 	add.w	r9, r0, #20
 8011bde:	f04f 0b00 	mov.w	fp, #0
 8011be2:	f1ca 0301 	rsb	r3, sl, #1
 8011be6:	f8cd 9008 	str.w	r9, [sp, #8]
 8011bea:	f8cd b000 	str.w	fp, [sp]
 8011bee:	9306      	str	r3, [sp, #24]
 8011bf0:	42b7      	cmp	r7, r6
 8011bf2:	d340      	bcc.n	8011c76 <__gethex+0x21e>
 8011bf4:	9802      	ldr	r0, [sp, #8]
 8011bf6:	9b00      	ldr	r3, [sp, #0]
 8011bf8:	f840 3b04 	str.w	r3, [r0], #4
 8011bfc:	eba0 0009 	sub.w	r0, r0, r9
 8011c00:	1080      	asrs	r0, r0, #2
 8011c02:	0146      	lsls	r6, r0, #5
 8011c04:	6120      	str	r0, [r4, #16]
 8011c06:	4618      	mov	r0, r3
 8011c08:	f000 fbbc 	bl	8012384 <__hi0bits>
 8011c0c:	1a30      	subs	r0, r6, r0
 8011c0e:	f8d8 6000 	ldr.w	r6, [r8]
 8011c12:	42b0      	cmp	r0, r6
 8011c14:	dd63      	ble.n	8011cde <__gethex+0x286>
 8011c16:	1b87      	subs	r7, r0, r6
 8011c18:	4639      	mov	r1, r7
 8011c1a:	4620      	mov	r0, r4
 8011c1c:	f000 ff56 	bl	8012acc <__any_on>
 8011c20:	4682      	mov	sl, r0
 8011c22:	b1a8      	cbz	r0, 8011c50 <__gethex+0x1f8>
 8011c24:	1e7b      	subs	r3, r7, #1
 8011c26:	1159      	asrs	r1, r3, #5
 8011c28:	f003 021f 	and.w	r2, r3, #31
 8011c2c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8011c30:	f04f 0a01 	mov.w	sl, #1
 8011c34:	fa0a f202 	lsl.w	r2, sl, r2
 8011c38:	420a      	tst	r2, r1
 8011c3a:	d009      	beq.n	8011c50 <__gethex+0x1f8>
 8011c3c:	4553      	cmp	r3, sl
 8011c3e:	dd05      	ble.n	8011c4c <__gethex+0x1f4>
 8011c40:	1eb9      	subs	r1, r7, #2
 8011c42:	4620      	mov	r0, r4
 8011c44:	f000 ff42 	bl	8012acc <__any_on>
 8011c48:	2800      	cmp	r0, #0
 8011c4a:	d145      	bne.n	8011cd8 <__gethex+0x280>
 8011c4c:	f04f 0a02 	mov.w	sl, #2
 8011c50:	4639      	mov	r1, r7
 8011c52:	4620      	mov	r0, r4
 8011c54:	f7ff fe98 	bl	8011988 <rshift>
 8011c58:	443d      	add	r5, r7
 8011c5a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011c5e:	42ab      	cmp	r3, r5
 8011c60:	da4c      	bge.n	8011cfc <__gethex+0x2a4>
 8011c62:	ee18 0a10 	vmov	r0, s16
 8011c66:	4621      	mov	r1, r4
 8011c68:	f000 fad6 	bl	8012218 <_Bfree>
 8011c6c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8011c6e:	2300      	movs	r3, #0
 8011c70:	6013      	str	r3, [r2, #0]
 8011c72:	27a3      	movs	r7, #163	; 0xa3
 8011c74:	e785      	b.n	8011b82 <__gethex+0x12a>
 8011c76:	1e73      	subs	r3, r6, #1
 8011c78:	9a05      	ldr	r2, [sp, #20]
 8011c7a:	9303      	str	r3, [sp, #12]
 8011c7c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8011c80:	4293      	cmp	r3, r2
 8011c82:	d019      	beq.n	8011cb8 <__gethex+0x260>
 8011c84:	f1bb 0f20 	cmp.w	fp, #32
 8011c88:	d107      	bne.n	8011c9a <__gethex+0x242>
 8011c8a:	9b02      	ldr	r3, [sp, #8]
 8011c8c:	9a00      	ldr	r2, [sp, #0]
 8011c8e:	f843 2b04 	str.w	r2, [r3], #4
 8011c92:	9302      	str	r3, [sp, #8]
 8011c94:	2300      	movs	r3, #0
 8011c96:	9300      	str	r3, [sp, #0]
 8011c98:	469b      	mov	fp, r3
 8011c9a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8011c9e:	f7ff fec5 	bl	8011a2c <__hexdig_fun>
 8011ca2:	9b00      	ldr	r3, [sp, #0]
 8011ca4:	f000 000f 	and.w	r0, r0, #15
 8011ca8:	fa00 f00b 	lsl.w	r0, r0, fp
 8011cac:	4303      	orrs	r3, r0
 8011cae:	9300      	str	r3, [sp, #0]
 8011cb0:	f10b 0b04 	add.w	fp, fp, #4
 8011cb4:	9b03      	ldr	r3, [sp, #12]
 8011cb6:	e00d      	b.n	8011cd4 <__gethex+0x27c>
 8011cb8:	9b03      	ldr	r3, [sp, #12]
 8011cba:	9a06      	ldr	r2, [sp, #24]
 8011cbc:	4413      	add	r3, r2
 8011cbe:	42bb      	cmp	r3, r7
 8011cc0:	d3e0      	bcc.n	8011c84 <__gethex+0x22c>
 8011cc2:	4618      	mov	r0, r3
 8011cc4:	9901      	ldr	r1, [sp, #4]
 8011cc6:	9307      	str	r3, [sp, #28]
 8011cc8:	4652      	mov	r2, sl
 8011cca:	f7fd fece 	bl	800fa6a <strncmp>
 8011cce:	9b07      	ldr	r3, [sp, #28]
 8011cd0:	2800      	cmp	r0, #0
 8011cd2:	d1d7      	bne.n	8011c84 <__gethex+0x22c>
 8011cd4:	461e      	mov	r6, r3
 8011cd6:	e78b      	b.n	8011bf0 <__gethex+0x198>
 8011cd8:	f04f 0a03 	mov.w	sl, #3
 8011cdc:	e7b8      	b.n	8011c50 <__gethex+0x1f8>
 8011cde:	da0a      	bge.n	8011cf6 <__gethex+0x29e>
 8011ce0:	1a37      	subs	r7, r6, r0
 8011ce2:	4621      	mov	r1, r4
 8011ce4:	ee18 0a10 	vmov	r0, s16
 8011ce8:	463a      	mov	r2, r7
 8011cea:	f000 fcb1 	bl	8012650 <__lshift>
 8011cee:	1bed      	subs	r5, r5, r7
 8011cf0:	4604      	mov	r4, r0
 8011cf2:	f100 0914 	add.w	r9, r0, #20
 8011cf6:	f04f 0a00 	mov.w	sl, #0
 8011cfa:	e7ae      	b.n	8011c5a <__gethex+0x202>
 8011cfc:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8011d00:	42a8      	cmp	r0, r5
 8011d02:	dd72      	ble.n	8011dea <__gethex+0x392>
 8011d04:	1b45      	subs	r5, r0, r5
 8011d06:	42ae      	cmp	r6, r5
 8011d08:	dc36      	bgt.n	8011d78 <__gethex+0x320>
 8011d0a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011d0e:	2b02      	cmp	r3, #2
 8011d10:	d02a      	beq.n	8011d68 <__gethex+0x310>
 8011d12:	2b03      	cmp	r3, #3
 8011d14:	d02c      	beq.n	8011d70 <__gethex+0x318>
 8011d16:	2b01      	cmp	r3, #1
 8011d18:	d115      	bne.n	8011d46 <__gethex+0x2ee>
 8011d1a:	42ae      	cmp	r6, r5
 8011d1c:	d113      	bne.n	8011d46 <__gethex+0x2ee>
 8011d1e:	2e01      	cmp	r6, #1
 8011d20:	d10b      	bne.n	8011d3a <__gethex+0x2e2>
 8011d22:	9a04      	ldr	r2, [sp, #16]
 8011d24:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8011d28:	6013      	str	r3, [r2, #0]
 8011d2a:	2301      	movs	r3, #1
 8011d2c:	6123      	str	r3, [r4, #16]
 8011d2e:	f8c9 3000 	str.w	r3, [r9]
 8011d32:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011d34:	2762      	movs	r7, #98	; 0x62
 8011d36:	601c      	str	r4, [r3, #0]
 8011d38:	e723      	b.n	8011b82 <__gethex+0x12a>
 8011d3a:	1e71      	subs	r1, r6, #1
 8011d3c:	4620      	mov	r0, r4
 8011d3e:	f000 fec5 	bl	8012acc <__any_on>
 8011d42:	2800      	cmp	r0, #0
 8011d44:	d1ed      	bne.n	8011d22 <__gethex+0x2ca>
 8011d46:	ee18 0a10 	vmov	r0, s16
 8011d4a:	4621      	mov	r1, r4
 8011d4c:	f000 fa64 	bl	8012218 <_Bfree>
 8011d50:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8011d52:	2300      	movs	r3, #0
 8011d54:	6013      	str	r3, [r2, #0]
 8011d56:	2750      	movs	r7, #80	; 0x50
 8011d58:	e713      	b.n	8011b82 <__gethex+0x12a>
 8011d5a:	bf00      	nop
 8011d5c:	08014a9c 	.word	0x08014a9c
 8011d60:	08014a20 	.word	0x08014a20
 8011d64:	08014a31 	.word	0x08014a31
 8011d68:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011d6a:	2b00      	cmp	r3, #0
 8011d6c:	d1eb      	bne.n	8011d46 <__gethex+0x2ee>
 8011d6e:	e7d8      	b.n	8011d22 <__gethex+0x2ca>
 8011d70:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011d72:	2b00      	cmp	r3, #0
 8011d74:	d1d5      	bne.n	8011d22 <__gethex+0x2ca>
 8011d76:	e7e6      	b.n	8011d46 <__gethex+0x2ee>
 8011d78:	1e6f      	subs	r7, r5, #1
 8011d7a:	f1ba 0f00 	cmp.w	sl, #0
 8011d7e:	d131      	bne.n	8011de4 <__gethex+0x38c>
 8011d80:	b127      	cbz	r7, 8011d8c <__gethex+0x334>
 8011d82:	4639      	mov	r1, r7
 8011d84:	4620      	mov	r0, r4
 8011d86:	f000 fea1 	bl	8012acc <__any_on>
 8011d8a:	4682      	mov	sl, r0
 8011d8c:	117b      	asrs	r3, r7, #5
 8011d8e:	2101      	movs	r1, #1
 8011d90:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8011d94:	f007 071f 	and.w	r7, r7, #31
 8011d98:	fa01 f707 	lsl.w	r7, r1, r7
 8011d9c:	421f      	tst	r7, r3
 8011d9e:	4629      	mov	r1, r5
 8011da0:	4620      	mov	r0, r4
 8011da2:	bf18      	it	ne
 8011da4:	f04a 0a02 	orrne.w	sl, sl, #2
 8011da8:	1b76      	subs	r6, r6, r5
 8011daa:	f7ff fded 	bl	8011988 <rshift>
 8011dae:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8011db2:	2702      	movs	r7, #2
 8011db4:	f1ba 0f00 	cmp.w	sl, #0
 8011db8:	d048      	beq.n	8011e4c <__gethex+0x3f4>
 8011dba:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011dbe:	2b02      	cmp	r3, #2
 8011dc0:	d015      	beq.n	8011dee <__gethex+0x396>
 8011dc2:	2b03      	cmp	r3, #3
 8011dc4:	d017      	beq.n	8011df6 <__gethex+0x39e>
 8011dc6:	2b01      	cmp	r3, #1
 8011dc8:	d109      	bne.n	8011dde <__gethex+0x386>
 8011dca:	f01a 0f02 	tst.w	sl, #2
 8011dce:	d006      	beq.n	8011dde <__gethex+0x386>
 8011dd0:	f8d9 0000 	ldr.w	r0, [r9]
 8011dd4:	ea4a 0a00 	orr.w	sl, sl, r0
 8011dd8:	f01a 0f01 	tst.w	sl, #1
 8011ddc:	d10e      	bne.n	8011dfc <__gethex+0x3a4>
 8011dde:	f047 0710 	orr.w	r7, r7, #16
 8011de2:	e033      	b.n	8011e4c <__gethex+0x3f4>
 8011de4:	f04f 0a01 	mov.w	sl, #1
 8011de8:	e7d0      	b.n	8011d8c <__gethex+0x334>
 8011dea:	2701      	movs	r7, #1
 8011dec:	e7e2      	b.n	8011db4 <__gethex+0x35c>
 8011dee:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011df0:	f1c3 0301 	rsb	r3, r3, #1
 8011df4:	9315      	str	r3, [sp, #84]	; 0x54
 8011df6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011df8:	2b00      	cmp	r3, #0
 8011dfa:	d0f0      	beq.n	8011dde <__gethex+0x386>
 8011dfc:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8011e00:	f104 0314 	add.w	r3, r4, #20
 8011e04:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8011e08:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8011e0c:	f04f 0c00 	mov.w	ip, #0
 8011e10:	4618      	mov	r0, r3
 8011e12:	f853 2b04 	ldr.w	r2, [r3], #4
 8011e16:	f1b2 3fff 	cmp.w	r2, #4294967295
 8011e1a:	d01c      	beq.n	8011e56 <__gethex+0x3fe>
 8011e1c:	3201      	adds	r2, #1
 8011e1e:	6002      	str	r2, [r0, #0]
 8011e20:	2f02      	cmp	r7, #2
 8011e22:	f104 0314 	add.w	r3, r4, #20
 8011e26:	d13f      	bne.n	8011ea8 <__gethex+0x450>
 8011e28:	f8d8 2000 	ldr.w	r2, [r8]
 8011e2c:	3a01      	subs	r2, #1
 8011e2e:	42b2      	cmp	r2, r6
 8011e30:	d10a      	bne.n	8011e48 <__gethex+0x3f0>
 8011e32:	1171      	asrs	r1, r6, #5
 8011e34:	2201      	movs	r2, #1
 8011e36:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011e3a:	f006 061f 	and.w	r6, r6, #31
 8011e3e:	fa02 f606 	lsl.w	r6, r2, r6
 8011e42:	421e      	tst	r6, r3
 8011e44:	bf18      	it	ne
 8011e46:	4617      	movne	r7, r2
 8011e48:	f047 0720 	orr.w	r7, r7, #32
 8011e4c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011e4e:	601c      	str	r4, [r3, #0]
 8011e50:	9b04      	ldr	r3, [sp, #16]
 8011e52:	601d      	str	r5, [r3, #0]
 8011e54:	e695      	b.n	8011b82 <__gethex+0x12a>
 8011e56:	4299      	cmp	r1, r3
 8011e58:	f843 cc04 	str.w	ip, [r3, #-4]
 8011e5c:	d8d8      	bhi.n	8011e10 <__gethex+0x3b8>
 8011e5e:	68a3      	ldr	r3, [r4, #8]
 8011e60:	459b      	cmp	fp, r3
 8011e62:	db19      	blt.n	8011e98 <__gethex+0x440>
 8011e64:	6861      	ldr	r1, [r4, #4]
 8011e66:	ee18 0a10 	vmov	r0, s16
 8011e6a:	3101      	adds	r1, #1
 8011e6c:	f000 f994 	bl	8012198 <_Balloc>
 8011e70:	4681      	mov	r9, r0
 8011e72:	b918      	cbnz	r0, 8011e7c <__gethex+0x424>
 8011e74:	4b1a      	ldr	r3, [pc, #104]	; (8011ee0 <__gethex+0x488>)
 8011e76:	4602      	mov	r2, r0
 8011e78:	2184      	movs	r1, #132	; 0x84
 8011e7a:	e6a8      	b.n	8011bce <__gethex+0x176>
 8011e7c:	6922      	ldr	r2, [r4, #16]
 8011e7e:	3202      	adds	r2, #2
 8011e80:	f104 010c 	add.w	r1, r4, #12
 8011e84:	0092      	lsls	r2, r2, #2
 8011e86:	300c      	adds	r0, #12
 8011e88:	f7fc fcb8 	bl	800e7fc <memcpy>
 8011e8c:	4621      	mov	r1, r4
 8011e8e:	ee18 0a10 	vmov	r0, s16
 8011e92:	f000 f9c1 	bl	8012218 <_Bfree>
 8011e96:	464c      	mov	r4, r9
 8011e98:	6923      	ldr	r3, [r4, #16]
 8011e9a:	1c5a      	adds	r2, r3, #1
 8011e9c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011ea0:	6122      	str	r2, [r4, #16]
 8011ea2:	2201      	movs	r2, #1
 8011ea4:	615a      	str	r2, [r3, #20]
 8011ea6:	e7bb      	b.n	8011e20 <__gethex+0x3c8>
 8011ea8:	6922      	ldr	r2, [r4, #16]
 8011eaa:	455a      	cmp	r2, fp
 8011eac:	dd0b      	ble.n	8011ec6 <__gethex+0x46e>
 8011eae:	2101      	movs	r1, #1
 8011eb0:	4620      	mov	r0, r4
 8011eb2:	f7ff fd69 	bl	8011988 <rshift>
 8011eb6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011eba:	3501      	adds	r5, #1
 8011ebc:	42ab      	cmp	r3, r5
 8011ebe:	f6ff aed0 	blt.w	8011c62 <__gethex+0x20a>
 8011ec2:	2701      	movs	r7, #1
 8011ec4:	e7c0      	b.n	8011e48 <__gethex+0x3f0>
 8011ec6:	f016 061f 	ands.w	r6, r6, #31
 8011eca:	d0fa      	beq.n	8011ec2 <__gethex+0x46a>
 8011ecc:	449a      	add	sl, r3
 8011ece:	f1c6 0620 	rsb	r6, r6, #32
 8011ed2:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8011ed6:	f000 fa55 	bl	8012384 <__hi0bits>
 8011eda:	42b0      	cmp	r0, r6
 8011edc:	dbe7      	blt.n	8011eae <__gethex+0x456>
 8011ede:	e7f0      	b.n	8011ec2 <__gethex+0x46a>
 8011ee0:	08014a20 	.word	0x08014a20

08011ee4 <L_shift>:
 8011ee4:	f1c2 0208 	rsb	r2, r2, #8
 8011ee8:	0092      	lsls	r2, r2, #2
 8011eea:	b570      	push	{r4, r5, r6, lr}
 8011eec:	f1c2 0620 	rsb	r6, r2, #32
 8011ef0:	6843      	ldr	r3, [r0, #4]
 8011ef2:	6804      	ldr	r4, [r0, #0]
 8011ef4:	fa03 f506 	lsl.w	r5, r3, r6
 8011ef8:	432c      	orrs	r4, r5
 8011efa:	40d3      	lsrs	r3, r2
 8011efc:	6004      	str	r4, [r0, #0]
 8011efe:	f840 3f04 	str.w	r3, [r0, #4]!
 8011f02:	4288      	cmp	r0, r1
 8011f04:	d3f4      	bcc.n	8011ef0 <L_shift+0xc>
 8011f06:	bd70      	pop	{r4, r5, r6, pc}

08011f08 <__match>:
 8011f08:	b530      	push	{r4, r5, lr}
 8011f0a:	6803      	ldr	r3, [r0, #0]
 8011f0c:	3301      	adds	r3, #1
 8011f0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011f12:	b914      	cbnz	r4, 8011f1a <__match+0x12>
 8011f14:	6003      	str	r3, [r0, #0]
 8011f16:	2001      	movs	r0, #1
 8011f18:	bd30      	pop	{r4, r5, pc}
 8011f1a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011f1e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8011f22:	2d19      	cmp	r5, #25
 8011f24:	bf98      	it	ls
 8011f26:	3220      	addls	r2, #32
 8011f28:	42a2      	cmp	r2, r4
 8011f2a:	d0f0      	beq.n	8011f0e <__match+0x6>
 8011f2c:	2000      	movs	r0, #0
 8011f2e:	e7f3      	b.n	8011f18 <__match+0x10>

08011f30 <__hexnan>:
 8011f30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011f34:	680b      	ldr	r3, [r1, #0]
 8011f36:	6801      	ldr	r1, [r0, #0]
 8011f38:	115e      	asrs	r6, r3, #5
 8011f3a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8011f3e:	f013 031f 	ands.w	r3, r3, #31
 8011f42:	b087      	sub	sp, #28
 8011f44:	bf18      	it	ne
 8011f46:	3604      	addne	r6, #4
 8011f48:	2500      	movs	r5, #0
 8011f4a:	1f37      	subs	r7, r6, #4
 8011f4c:	4682      	mov	sl, r0
 8011f4e:	4690      	mov	r8, r2
 8011f50:	9301      	str	r3, [sp, #4]
 8011f52:	f846 5c04 	str.w	r5, [r6, #-4]
 8011f56:	46b9      	mov	r9, r7
 8011f58:	463c      	mov	r4, r7
 8011f5a:	9502      	str	r5, [sp, #8]
 8011f5c:	46ab      	mov	fp, r5
 8011f5e:	784a      	ldrb	r2, [r1, #1]
 8011f60:	1c4b      	adds	r3, r1, #1
 8011f62:	9303      	str	r3, [sp, #12]
 8011f64:	b342      	cbz	r2, 8011fb8 <__hexnan+0x88>
 8011f66:	4610      	mov	r0, r2
 8011f68:	9105      	str	r1, [sp, #20]
 8011f6a:	9204      	str	r2, [sp, #16]
 8011f6c:	f7ff fd5e 	bl	8011a2c <__hexdig_fun>
 8011f70:	2800      	cmp	r0, #0
 8011f72:	d14f      	bne.n	8012014 <__hexnan+0xe4>
 8011f74:	9a04      	ldr	r2, [sp, #16]
 8011f76:	9905      	ldr	r1, [sp, #20]
 8011f78:	2a20      	cmp	r2, #32
 8011f7a:	d818      	bhi.n	8011fae <__hexnan+0x7e>
 8011f7c:	9b02      	ldr	r3, [sp, #8]
 8011f7e:	459b      	cmp	fp, r3
 8011f80:	dd13      	ble.n	8011faa <__hexnan+0x7a>
 8011f82:	454c      	cmp	r4, r9
 8011f84:	d206      	bcs.n	8011f94 <__hexnan+0x64>
 8011f86:	2d07      	cmp	r5, #7
 8011f88:	dc04      	bgt.n	8011f94 <__hexnan+0x64>
 8011f8a:	462a      	mov	r2, r5
 8011f8c:	4649      	mov	r1, r9
 8011f8e:	4620      	mov	r0, r4
 8011f90:	f7ff ffa8 	bl	8011ee4 <L_shift>
 8011f94:	4544      	cmp	r4, r8
 8011f96:	d950      	bls.n	801203a <__hexnan+0x10a>
 8011f98:	2300      	movs	r3, #0
 8011f9a:	f1a4 0904 	sub.w	r9, r4, #4
 8011f9e:	f844 3c04 	str.w	r3, [r4, #-4]
 8011fa2:	f8cd b008 	str.w	fp, [sp, #8]
 8011fa6:	464c      	mov	r4, r9
 8011fa8:	461d      	mov	r5, r3
 8011faa:	9903      	ldr	r1, [sp, #12]
 8011fac:	e7d7      	b.n	8011f5e <__hexnan+0x2e>
 8011fae:	2a29      	cmp	r2, #41	; 0x29
 8011fb0:	d156      	bne.n	8012060 <__hexnan+0x130>
 8011fb2:	3102      	adds	r1, #2
 8011fb4:	f8ca 1000 	str.w	r1, [sl]
 8011fb8:	f1bb 0f00 	cmp.w	fp, #0
 8011fbc:	d050      	beq.n	8012060 <__hexnan+0x130>
 8011fbe:	454c      	cmp	r4, r9
 8011fc0:	d206      	bcs.n	8011fd0 <__hexnan+0xa0>
 8011fc2:	2d07      	cmp	r5, #7
 8011fc4:	dc04      	bgt.n	8011fd0 <__hexnan+0xa0>
 8011fc6:	462a      	mov	r2, r5
 8011fc8:	4649      	mov	r1, r9
 8011fca:	4620      	mov	r0, r4
 8011fcc:	f7ff ff8a 	bl	8011ee4 <L_shift>
 8011fd0:	4544      	cmp	r4, r8
 8011fd2:	d934      	bls.n	801203e <__hexnan+0x10e>
 8011fd4:	f1a8 0204 	sub.w	r2, r8, #4
 8011fd8:	4623      	mov	r3, r4
 8011fda:	f853 1b04 	ldr.w	r1, [r3], #4
 8011fde:	f842 1f04 	str.w	r1, [r2, #4]!
 8011fe2:	429f      	cmp	r7, r3
 8011fe4:	d2f9      	bcs.n	8011fda <__hexnan+0xaa>
 8011fe6:	1b3b      	subs	r3, r7, r4
 8011fe8:	f023 0303 	bic.w	r3, r3, #3
 8011fec:	3304      	adds	r3, #4
 8011fee:	3401      	adds	r4, #1
 8011ff0:	3e03      	subs	r6, #3
 8011ff2:	42b4      	cmp	r4, r6
 8011ff4:	bf88      	it	hi
 8011ff6:	2304      	movhi	r3, #4
 8011ff8:	4443      	add	r3, r8
 8011ffa:	2200      	movs	r2, #0
 8011ffc:	f843 2b04 	str.w	r2, [r3], #4
 8012000:	429f      	cmp	r7, r3
 8012002:	d2fb      	bcs.n	8011ffc <__hexnan+0xcc>
 8012004:	683b      	ldr	r3, [r7, #0]
 8012006:	b91b      	cbnz	r3, 8012010 <__hexnan+0xe0>
 8012008:	4547      	cmp	r7, r8
 801200a:	d127      	bne.n	801205c <__hexnan+0x12c>
 801200c:	2301      	movs	r3, #1
 801200e:	603b      	str	r3, [r7, #0]
 8012010:	2005      	movs	r0, #5
 8012012:	e026      	b.n	8012062 <__hexnan+0x132>
 8012014:	3501      	adds	r5, #1
 8012016:	2d08      	cmp	r5, #8
 8012018:	f10b 0b01 	add.w	fp, fp, #1
 801201c:	dd06      	ble.n	801202c <__hexnan+0xfc>
 801201e:	4544      	cmp	r4, r8
 8012020:	d9c3      	bls.n	8011faa <__hexnan+0x7a>
 8012022:	2300      	movs	r3, #0
 8012024:	f844 3c04 	str.w	r3, [r4, #-4]
 8012028:	2501      	movs	r5, #1
 801202a:	3c04      	subs	r4, #4
 801202c:	6822      	ldr	r2, [r4, #0]
 801202e:	f000 000f 	and.w	r0, r0, #15
 8012032:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8012036:	6022      	str	r2, [r4, #0]
 8012038:	e7b7      	b.n	8011faa <__hexnan+0x7a>
 801203a:	2508      	movs	r5, #8
 801203c:	e7b5      	b.n	8011faa <__hexnan+0x7a>
 801203e:	9b01      	ldr	r3, [sp, #4]
 8012040:	2b00      	cmp	r3, #0
 8012042:	d0df      	beq.n	8012004 <__hexnan+0xd4>
 8012044:	f04f 32ff 	mov.w	r2, #4294967295
 8012048:	f1c3 0320 	rsb	r3, r3, #32
 801204c:	fa22 f303 	lsr.w	r3, r2, r3
 8012050:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8012054:	401a      	ands	r2, r3
 8012056:	f846 2c04 	str.w	r2, [r6, #-4]
 801205a:	e7d3      	b.n	8012004 <__hexnan+0xd4>
 801205c:	3f04      	subs	r7, #4
 801205e:	e7d1      	b.n	8012004 <__hexnan+0xd4>
 8012060:	2004      	movs	r0, #4
 8012062:	b007      	add	sp, #28
 8012064:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08012068 <_localeconv_r>:
 8012068:	4800      	ldr	r0, [pc, #0]	; (801206c <_localeconv_r+0x4>)
 801206a:	4770      	bx	lr
 801206c:	20000194 	.word	0x20000194

08012070 <_lseek_r>:
 8012070:	b538      	push	{r3, r4, r5, lr}
 8012072:	4d07      	ldr	r5, [pc, #28]	; (8012090 <_lseek_r+0x20>)
 8012074:	4604      	mov	r4, r0
 8012076:	4608      	mov	r0, r1
 8012078:	4611      	mov	r1, r2
 801207a:	2200      	movs	r2, #0
 801207c:	602a      	str	r2, [r5, #0]
 801207e:	461a      	mov	r2, r3
 8012080:	f7f0 ffac 	bl	8002fdc <_lseek>
 8012084:	1c43      	adds	r3, r0, #1
 8012086:	d102      	bne.n	801208e <_lseek_r+0x1e>
 8012088:	682b      	ldr	r3, [r5, #0]
 801208a:	b103      	cbz	r3, 801208e <_lseek_r+0x1e>
 801208c:	6023      	str	r3, [r4, #0]
 801208e:	bd38      	pop	{r3, r4, r5, pc}
 8012090:	200057ac 	.word	0x200057ac

08012094 <__swhatbuf_r>:
 8012094:	b570      	push	{r4, r5, r6, lr}
 8012096:	460e      	mov	r6, r1
 8012098:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801209c:	2900      	cmp	r1, #0
 801209e:	b096      	sub	sp, #88	; 0x58
 80120a0:	4614      	mov	r4, r2
 80120a2:	461d      	mov	r5, r3
 80120a4:	da07      	bge.n	80120b6 <__swhatbuf_r+0x22>
 80120a6:	2300      	movs	r3, #0
 80120a8:	602b      	str	r3, [r5, #0]
 80120aa:	89b3      	ldrh	r3, [r6, #12]
 80120ac:	061a      	lsls	r2, r3, #24
 80120ae:	d410      	bmi.n	80120d2 <__swhatbuf_r+0x3e>
 80120b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80120b4:	e00e      	b.n	80120d4 <__swhatbuf_r+0x40>
 80120b6:	466a      	mov	r2, sp
 80120b8:	f001 fbd0 	bl	801385c <_fstat_r>
 80120bc:	2800      	cmp	r0, #0
 80120be:	dbf2      	blt.n	80120a6 <__swhatbuf_r+0x12>
 80120c0:	9a01      	ldr	r2, [sp, #4]
 80120c2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80120c6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80120ca:	425a      	negs	r2, r3
 80120cc:	415a      	adcs	r2, r3
 80120ce:	602a      	str	r2, [r5, #0]
 80120d0:	e7ee      	b.n	80120b0 <__swhatbuf_r+0x1c>
 80120d2:	2340      	movs	r3, #64	; 0x40
 80120d4:	2000      	movs	r0, #0
 80120d6:	6023      	str	r3, [r4, #0]
 80120d8:	b016      	add	sp, #88	; 0x58
 80120da:	bd70      	pop	{r4, r5, r6, pc}

080120dc <__smakebuf_r>:
 80120dc:	898b      	ldrh	r3, [r1, #12]
 80120de:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80120e0:	079d      	lsls	r5, r3, #30
 80120e2:	4606      	mov	r6, r0
 80120e4:	460c      	mov	r4, r1
 80120e6:	d507      	bpl.n	80120f8 <__smakebuf_r+0x1c>
 80120e8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80120ec:	6023      	str	r3, [r4, #0]
 80120ee:	6123      	str	r3, [r4, #16]
 80120f0:	2301      	movs	r3, #1
 80120f2:	6163      	str	r3, [r4, #20]
 80120f4:	b002      	add	sp, #8
 80120f6:	bd70      	pop	{r4, r5, r6, pc}
 80120f8:	ab01      	add	r3, sp, #4
 80120fa:	466a      	mov	r2, sp
 80120fc:	f7ff ffca 	bl	8012094 <__swhatbuf_r>
 8012100:	9900      	ldr	r1, [sp, #0]
 8012102:	4605      	mov	r5, r0
 8012104:	4630      	mov	r0, r6
 8012106:	f7fc fbf9 	bl	800e8fc <_malloc_r>
 801210a:	b948      	cbnz	r0, 8012120 <__smakebuf_r+0x44>
 801210c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012110:	059a      	lsls	r2, r3, #22
 8012112:	d4ef      	bmi.n	80120f4 <__smakebuf_r+0x18>
 8012114:	f023 0303 	bic.w	r3, r3, #3
 8012118:	f043 0302 	orr.w	r3, r3, #2
 801211c:	81a3      	strh	r3, [r4, #12]
 801211e:	e7e3      	b.n	80120e8 <__smakebuf_r+0xc>
 8012120:	4b0d      	ldr	r3, [pc, #52]	; (8012158 <__smakebuf_r+0x7c>)
 8012122:	62b3      	str	r3, [r6, #40]	; 0x28
 8012124:	89a3      	ldrh	r3, [r4, #12]
 8012126:	6020      	str	r0, [r4, #0]
 8012128:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801212c:	81a3      	strh	r3, [r4, #12]
 801212e:	9b00      	ldr	r3, [sp, #0]
 8012130:	6163      	str	r3, [r4, #20]
 8012132:	9b01      	ldr	r3, [sp, #4]
 8012134:	6120      	str	r0, [r4, #16]
 8012136:	b15b      	cbz	r3, 8012150 <__smakebuf_r+0x74>
 8012138:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801213c:	4630      	mov	r0, r6
 801213e:	f001 fb9f 	bl	8013880 <_isatty_r>
 8012142:	b128      	cbz	r0, 8012150 <__smakebuf_r+0x74>
 8012144:	89a3      	ldrh	r3, [r4, #12]
 8012146:	f023 0303 	bic.w	r3, r3, #3
 801214a:	f043 0301 	orr.w	r3, r3, #1
 801214e:	81a3      	strh	r3, [r4, #12]
 8012150:	89a0      	ldrh	r0, [r4, #12]
 8012152:	4305      	orrs	r5, r0
 8012154:	81a5      	strh	r5, [r4, #12]
 8012156:	e7cd      	b.n	80120f4 <__smakebuf_r+0x18>
 8012158:	0800e5e9 	.word	0x0800e5e9

0801215c <__ascii_mbtowc>:
 801215c:	b082      	sub	sp, #8
 801215e:	b901      	cbnz	r1, 8012162 <__ascii_mbtowc+0x6>
 8012160:	a901      	add	r1, sp, #4
 8012162:	b142      	cbz	r2, 8012176 <__ascii_mbtowc+0x1a>
 8012164:	b14b      	cbz	r3, 801217a <__ascii_mbtowc+0x1e>
 8012166:	7813      	ldrb	r3, [r2, #0]
 8012168:	600b      	str	r3, [r1, #0]
 801216a:	7812      	ldrb	r2, [r2, #0]
 801216c:	1e10      	subs	r0, r2, #0
 801216e:	bf18      	it	ne
 8012170:	2001      	movne	r0, #1
 8012172:	b002      	add	sp, #8
 8012174:	4770      	bx	lr
 8012176:	4610      	mov	r0, r2
 8012178:	e7fb      	b.n	8012172 <__ascii_mbtowc+0x16>
 801217a:	f06f 0001 	mvn.w	r0, #1
 801217e:	e7f8      	b.n	8012172 <__ascii_mbtowc+0x16>

08012180 <__malloc_lock>:
 8012180:	4801      	ldr	r0, [pc, #4]	; (8012188 <__malloc_lock+0x8>)
 8012182:	f7fc bb28 	b.w	800e7d6 <__retarget_lock_acquire_recursive>
 8012186:	bf00      	nop
 8012188:	200057a4 	.word	0x200057a4

0801218c <__malloc_unlock>:
 801218c:	4801      	ldr	r0, [pc, #4]	; (8012194 <__malloc_unlock+0x8>)
 801218e:	f7fc bb23 	b.w	800e7d8 <__retarget_lock_release_recursive>
 8012192:	bf00      	nop
 8012194:	200057a4 	.word	0x200057a4

08012198 <_Balloc>:
 8012198:	b570      	push	{r4, r5, r6, lr}
 801219a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801219c:	4604      	mov	r4, r0
 801219e:	460d      	mov	r5, r1
 80121a0:	b976      	cbnz	r6, 80121c0 <_Balloc+0x28>
 80121a2:	2010      	movs	r0, #16
 80121a4:	f7fc fb1a 	bl	800e7dc <malloc>
 80121a8:	4602      	mov	r2, r0
 80121aa:	6260      	str	r0, [r4, #36]	; 0x24
 80121ac:	b920      	cbnz	r0, 80121b8 <_Balloc+0x20>
 80121ae:	4b18      	ldr	r3, [pc, #96]	; (8012210 <_Balloc+0x78>)
 80121b0:	4818      	ldr	r0, [pc, #96]	; (8012214 <_Balloc+0x7c>)
 80121b2:	2166      	movs	r1, #102	; 0x66
 80121b4:	f7fe fc6e 	bl	8010a94 <__assert_func>
 80121b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80121bc:	6006      	str	r6, [r0, #0]
 80121be:	60c6      	str	r6, [r0, #12]
 80121c0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80121c2:	68f3      	ldr	r3, [r6, #12]
 80121c4:	b183      	cbz	r3, 80121e8 <_Balloc+0x50>
 80121c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80121c8:	68db      	ldr	r3, [r3, #12]
 80121ca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80121ce:	b9b8      	cbnz	r0, 8012200 <_Balloc+0x68>
 80121d0:	2101      	movs	r1, #1
 80121d2:	fa01 f605 	lsl.w	r6, r1, r5
 80121d6:	1d72      	adds	r2, r6, #5
 80121d8:	0092      	lsls	r2, r2, #2
 80121da:	4620      	mov	r0, r4
 80121dc:	f000 fc97 	bl	8012b0e <_calloc_r>
 80121e0:	b160      	cbz	r0, 80121fc <_Balloc+0x64>
 80121e2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80121e6:	e00e      	b.n	8012206 <_Balloc+0x6e>
 80121e8:	2221      	movs	r2, #33	; 0x21
 80121ea:	2104      	movs	r1, #4
 80121ec:	4620      	mov	r0, r4
 80121ee:	f000 fc8e 	bl	8012b0e <_calloc_r>
 80121f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80121f4:	60f0      	str	r0, [r6, #12]
 80121f6:	68db      	ldr	r3, [r3, #12]
 80121f8:	2b00      	cmp	r3, #0
 80121fa:	d1e4      	bne.n	80121c6 <_Balloc+0x2e>
 80121fc:	2000      	movs	r0, #0
 80121fe:	bd70      	pop	{r4, r5, r6, pc}
 8012200:	6802      	ldr	r2, [r0, #0]
 8012202:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8012206:	2300      	movs	r3, #0
 8012208:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801220c:	e7f7      	b.n	80121fe <_Balloc+0x66>
 801220e:	bf00      	nop
 8012210:	080149aa 	.word	0x080149aa
 8012214:	08014ab0 	.word	0x08014ab0

08012218 <_Bfree>:
 8012218:	b570      	push	{r4, r5, r6, lr}
 801221a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801221c:	4605      	mov	r5, r0
 801221e:	460c      	mov	r4, r1
 8012220:	b976      	cbnz	r6, 8012240 <_Bfree+0x28>
 8012222:	2010      	movs	r0, #16
 8012224:	f7fc fada 	bl	800e7dc <malloc>
 8012228:	4602      	mov	r2, r0
 801222a:	6268      	str	r0, [r5, #36]	; 0x24
 801222c:	b920      	cbnz	r0, 8012238 <_Bfree+0x20>
 801222e:	4b09      	ldr	r3, [pc, #36]	; (8012254 <_Bfree+0x3c>)
 8012230:	4809      	ldr	r0, [pc, #36]	; (8012258 <_Bfree+0x40>)
 8012232:	218a      	movs	r1, #138	; 0x8a
 8012234:	f7fe fc2e 	bl	8010a94 <__assert_func>
 8012238:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801223c:	6006      	str	r6, [r0, #0]
 801223e:	60c6      	str	r6, [r0, #12]
 8012240:	b13c      	cbz	r4, 8012252 <_Bfree+0x3a>
 8012242:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8012244:	6862      	ldr	r2, [r4, #4]
 8012246:	68db      	ldr	r3, [r3, #12]
 8012248:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801224c:	6021      	str	r1, [r4, #0]
 801224e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8012252:	bd70      	pop	{r4, r5, r6, pc}
 8012254:	080149aa 	.word	0x080149aa
 8012258:	08014ab0 	.word	0x08014ab0

0801225c <__multadd>:
 801225c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012260:	690e      	ldr	r6, [r1, #16]
 8012262:	4607      	mov	r7, r0
 8012264:	4698      	mov	r8, r3
 8012266:	460c      	mov	r4, r1
 8012268:	f101 0014 	add.w	r0, r1, #20
 801226c:	2300      	movs	r3, #0
 801226e:	6805      	ldr	r5, [r0, #0]
 8012270:	b2a9      	uxth	r1, r5
 8012272:	fb02 8101 	mla	r1, r2, r1, r8
 8012276:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 801227a:	0c2d      	lsrs	r5, r5, #16
 801227c:	fb02 c505 	mla	r5, r2, r5, ip
 8012280:	b289      	uxth	r1, r1
 8012282:	3301      	adds	r3, #1
 8012284:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8012288:	429e      	cmp	r6, r3
 801228a:	f840 1b04 	str.w	r1, [r0], #4
 801228e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8012292:	dcec      	bgt.n	801226e <__multadd+0x12>
 8012294:	f1b8 0f00 	cmp.w	r8, #0
 8012298:	d022      	beq.n	80122e0 <__multadd+0x84>
 801229a:	68a3      	ldr	r3, [r4, #8]
 801229c:	42b3      	cmp	r3, r6
 801229e:	dc19      	bgt.n	80122d4 <__multadd+0x78>
 80122a0:	6861      	ldr	r1, [r4, #4]
 80122a2:	4638      	mov	r0, r7
 80122a4:	3101      	adds	r1, #1
 80122a6:	f7ff ff77 	bl	8012198 <_Balloc>
 80122aa:	4605      	mov	r5, r0
 80122ac:	b928      	cbnz	r0, 80122ba <__multadd+0x5e>
 80122ae:	4602      	mov	r2, r0
 80122b0:	4b0d      	ldr	r3, [pc, #52]	; (80122e8 <__multadd+0x8c>)
 80122b2:	480e      	ldr	r0, [pc, #56]	; (80122ec <__multadd+0x90>)
 80122b4:	21b5      	movs	r1, #181	; 0xb5
 80122b6:	f7fe fbed 	bl	8010a94 <__assert_func>
 80122ba:	6922      	ldr	r2, [r4, #16]
 80122bc:	3202      	adds	r2, #2
 80122be:	f104 010c 	add.w	r1, r4, #12
 80122c2:	0092      	lsls	r2, r2, #2
 80122c4:	300c      	adds	r0, #12
 80122c6:	f7fc fa99 	bl	800e7fc <memcpy>
 80122ca:	4621      	mov	r1, r4
 80122cc:	4638      	mov	r0, r7
 80122ce:	f7ff ffa3 	bl	8012218 <_Bfree>
 80122d2:	462c      	mov	r4, r5
 80122d4:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80122d8:	3601      	adds	r6, #1
 80122da:	f8c3 8014 	str.w	r8, [r3, #20]
 80122de:	6126      	str	r6, [r4, #16]
 80122e0:	4620      	mov	r0, r4
 80122e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80122e6:	bf00      	nop
 80122e8:	08014a20 	.word	0x08014a20
 80122ec:	08014ab0 	.word	0x08014ab0

080122f0 <__s2b>:
 80122f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80122f4:	460c      	mov	r4, r1
 80122f6:	4615      	mov	r5, r2
 80122f8:	461f      	mov	r7, r3
 80122fa:	2209      	movs	r2, #9
 80122fc:	3308      	adds	r3, #8
 80122fe:	4606      	mov	r6, r0
 8012300:	fb93 f3f2 	sdiv	r3, r3, r2
 8012304:	2100      	movs	r1, #0
 8012306:	2201      	movs	r2, #1
 8012308:	429a      	cmp	r2, r3
 801230a:	db09      	blt.n	8012320 <__s2b+0x30>
 801230c:	4630      	mov	r0, r6
 801230e:	f7ff ff43 	bl	8012198 <_Balloc>
 8012312:	b940      	cbnz	r0, 8012326 <__s2b+0x36>
 8012314:	4602      	mov	r2, r0
 8012316:	4b19      	ldr	r3, [pc, #100]	; (801237c <__s2b+0x8c>)
 8012318:	4819      	ldr	r0, [pc, #100]	; (8012380 <__s2b+0x90>)
 801231a:	21ce      	movs	r1, #206	; 0xce
 801231c:	f7fe fbba 	bl	8010a94 <__assert_func>
 8012320:	0052      	lsls	r2, r2, #1
 8012322:	3101      	adds	r1, #1
 8012324:	e7f0      	b.n	8012308 <__s2b+0x18>
 8012326:	9b08      	ldr	r3, [sp, #32]
 8012328:	6143      	str	r3, [r0, #20]
 801232a:	2d09      	cmp	r5, #9
 801232c:	f04f 0301 	mov.w	r3, #1
 8012330:	6103      	str	r3, [r0, #16]
 8012332:	dd16      	ble.n	8012362 <__s2b+0x72>
 8012334:	f104 0909 	add.w	r9, r4, #9
 8012338:	46c8      	mov	r8, r9
 801233a:	442c      	add	r4, r5
 801233c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8012340:	4601      	mov	r1, r0
 8012342:	3b30      	subs	r3, #48	; 0x30
 8012344:	220a      	movs	r2, #10
 8012346:	4630      	mov	r0, r6
 8012348:	f7ff ff88 	bl	801225c <__multadd>
 801234c:	45a0      	cmp	r8, r4
 801234e:	d1f5      	bne.n	801233c <__s2b+0x4c>
 8012350:	f1a5 0408 	sub.w	r4, r5, #8
 8012354:	444c      	add	r4, r9
 8012356:	1b2d      	subs	r5, r5, r4
 8012358:	1963      	adds	r3, r4, r5
 801235a:	42bb      	cmp	r3, r7
 801235c:	db04      	blt.n	8012368 <__s2b+0x78>
 801235e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012362:	340a      	adds	r4, #10
 8012364:	2509      	movs	r5, #9
 8012366:	e7f6      	b.n	8012356 <__s2b+0x66>
 8012368:	f814 3b01 	ldrb.w	r3, [r4], #1
 801236c:	4601      	mov	r1, r0
 801236e:	3b30      	subs	r3, #48	; 0x30
 8012370:	220a      	movs	r2, #10
 8012372:	4630      	mov	r0, r6
 8012374:	f7ff ff72 	bl	801225c <__multadd>
 8012378:	e7ee      	b.n	8012358 <__s2b+0x68>
 801237a:	bf00      	nop
 801237c:	08014a20 	.word	0x08014a20
 8012380:	08014ab0 	.word	0x08014ab0

08012384 <__hi0bits>:
 8012384:	0c03      	lsrs	r3, r0, #16
 8012386:	041b      	lsls	r3, r3, #16
 8012388:	b9d3      	cbnz	r3, 80123c0 <__hi0bits+0x3c>
 801238a:	0400      	lsls	r0, r0, #16
 801238c:	2310      	movs	r3, #16
 801238e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8012392:	bf04      	itt	eq
 8012394:	0200      	lsleq	r0, r0, #8
 8012396:	3308      	addeq	r3, #8
 8012398:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 801239c:	bf04      	itt	eq
 801239e:	0100      	lsleq	r0, r0, #4
 80123a0:	3304      	addeq	r3, #4
 80123a2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80123a6:	bf04      	itt	eq
 80123a8:	0080      	lsleq	r0, r0, #2
 80123aa:	3302      	addeq	r3, #2
 80123ac:	2800      	cmp	r0, #0
 80123ae:	db05      	blt.n	80123bc <__hi0bits+0x38>
 80123b0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80123b4:	f103 0301 	add.w	r3, r3, #1
 80123b8:	bf08      	it	eq
 80123ba:	2320      	moveq	r3, #32
 80123bc:	4618      	mov	r0, r3
 80123be:	4770      	bx	lr
 80123c0:	2300      	movs	r3, #0
 80123c2:	e7e4      	b.n	801238e <__hi0bits+0xa>

080123c4 <__lo0bits>:
 80123c4:	6803      	ldr	r3, [r0, #0]
 80123c6:	f013 0207 	ands.w	r2, r3, #7
 80123ca:	4601      	mov	r1, r0
 80123cc:	d00b      	beq.n	80123e6 <__lo0bits+0x22>
 80123ce:	07da      	lsls	r2, r3, #31
 80123d0:	d424      	bmi.n	801241c <__lo0bits+0x58>
 80123d2:	0798      	lsls	r0, r3, #30
 80123d4:	bf49      	itett	mi
 80123d6:	085b      	lsrmi	r3, r3, #1
 80123d8:	089b      	lsrpl	r3, r3, #2
 80123da:	2001      	movmi	r0, #1
 80123dc:	600b      	strmi	r3, [r1, #0]
 80123de:	bf5c      	itt	pl
 80123e0:	600b      	strpl	r3, [r1, #0]
 80123e2:	2002      	movpl	r0, #2
 80123e4:	4770      	bx	lr
 80123e6:	b298      	uxth	r0, r3
 80123e8:	b9b0      	cbnz	r0, 8012418 <__lo0bits+0x54>
 80123ea:	0c1b      	lsrs	r3, r3, #16
 80123ec:	2010      	movs	r0, #16
 80123ee:	f013 0fff 	tst.w	r3, #255	; 0xff
 80123f2:	bf04      	itt	eq
 80123f4:	0a1b      	lsreq	r3, r3, #8
 80123f6:	3008      	addeq	r0, #8
 80123f8:	071a      	lsls	r2, r3, #28
 80123fa:	bf04      	itt	eq
 80123fc:	091b      	lsreq	r3, r3, #4
 80123fe:	3004      	addeq	r0, #4
 8012400:	079a      	lsls	r2, r3, #30
 8012402:	bf04      	itt	eq
 8012404:	089b      	lsreq	r3, r3, #2
 8012406:	3002      	addeq	r0, #2
 8012408:	07da      	lsls	r2, r3, #31
 801240a:	d403      	bmi.n	8012414 <__lo0bits+0x50>
 801240c:	085b      	lsrs	r3, r3, #1
 801240e:	f100 0001 	add.w	r0, r0, #1
 8012412:	d005      	beq.n	8012420 <__lo0bits+0x5c>
 8012414:	600b      	str	r3, [r1, #0]
 8012416:	4770      	bx	lr
 8012418:	4610      	mov	r0, r2
 801241a:	e7e8      	b.n	80123ee <__lo0bits+0x2a>
 801241c:	2000      	movs	r0, #0
 801241e:	4770      	bx	lr
 8012420:	2020      	movs	r0, #32
 8012422:	4770      	bx	lr

08012424 <__i2b>:
 8012424:	b510      	push	{r4, lr}
 8012426:	460c      	mov	r4, r1
 8012428:	2101      	movs	r1, #1
 801242a:	f7ff feb5 	bl	8012198 <_Balloc>
 801242e:	4602      	mov	r2, r0
 8012430:	b928      	cbnz	r0, 801243e <__i2b+0x1a>
 8012432:	4b05      	ldr	r3, [pc, #20]	; (8012448 <__i2b+0x24>)
 8012434:	4805      	ldr	r0, [pc, #20]	; (801244c <__i2b+0x28>)
 8012436:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801243a:	f7fe fb2b 	bl	8010a94 <__assert_func>
 801243e:	2301      	movs	r3, #1
 8012440:	6144      	str	r4, [r0, #20]
 8012442:	6103      	str	r3, [r0, #16]
 8012444:	bd10      	pop	{r4, pc}
 8012446:	bf00      	nop
 8012448:	08014a20 	.word	0x08014a20
 801244c:	08014ab0 	.word	0x08014ab0

08012450 <__multiply>:
 8012450:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012454:	4614      	mov	r4, r2
 8012456:	690a      	ldr	r2, [r1, #16]
 8012458:	6923      	ldr	r3, [r4, #16]
 801245a:	429a      	cmp	r2, r3
 801245c:	bfb8      	it	lt
 801245e:	460b      	movlt	r3, r1
 8012460:	460d      	mov	r5, r1
 8012462:	bfbc      	itt	lt
 8012464:	4625      	movlt	r5, r4
 8012466:	461c      	movlt	r4, r3
 8012468:	f8d5 a010 	ldr.w	sl, [r5, #16]
 801246c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8012470:	68ab      	ldr	r3, [r5, #8]
 8012472:	6869      	ldr	r1, [r5, #4]
 8012474:	eb0a 0709 	add.w	r7, sl, r9
 8012478:	42bb      	cmp	r3, r7
 801247a:	b085      	sub	sp, #20
 801247c:	bfb8      	it	lt
 801247e:	3101      	addlt	r1, #1
 8012480:	f7ff fe8a 	bl	8012198 <_Balloc>
 8012484:	b930      	cbnz	r0, 8012494 <__multiply+0x44>
 8012486:	4602      	mov	r2, r0
 8012488:	4b42      	ldr	r3, [pc, #264]	; (8012594 <__multiply+0x144>)
 801248a:	4843      	ldr	r0, [pc, #268]	; (8012598 <__multiply+0x148>)
 801248c:	f240 115d 	movw	r1, #349	; 0x15d
 8012490:	f7fe fb00 	bl	8010a94 <__assert_func>
 8012494:	f100 0614 	add.w	r6, r0, #20
 8012498:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 801249c:	4633      	mov	r3, r6
 801249e:	2200      	movs	r2, #0
 80124a0:	4543      	cmp	r3, r8
 80124a2:	d31e      	bcc.n	80124e2 <__multiply+0x92>
 80124a4:	f105 0c14 	add.w	ip, r5, #20
 80124a8:	f104 0314 	add.w	r3, r4, #20
 80124ac:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80124b0:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80124b4:	9202      	str	r2, [sp, #8]
 80124b6:	ebac 0205 	sub.w	r2, ip, r5
 80124ba:	3a15      	subs	r2, #21
 80124bc:	f022 0203 	bic.w	r2, r2, #3
 80124c0:	3204      	adds	r2, #4
 80124c2:	f105 0115 	add.w	r1, r5, #21
 80124c6:	458c      	cmp	ip, r1
 80124c8:	bf38      	it	cc
 80124ca:	2204      	movcc	r2, #4
 80124cc:	9201      	str	r2, [sp, #4]
 80124ce:	9a02      	ldr	r2, [sp, #8]
 80124d0:	9303      	str	r3, [sp, #12]
 80124d2:	429a      	cmp	r2, r3
 80124d4:	d808      	bhi.n	80124e8 <__multiply+0x98>
 80124d6:	2f00      	cmp	r7, #0
 80124d8:	dc55      	bgt.n	8012586 <__multiply+0x136>
 80124da:	6107      	str	r7, [r0, #16]
 80124dc:	b005      	add	sp, #20
 80124de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80124e2:	f843 2b04 	str.w	r2, [r3], #4
 80124e6:	e7db      	b.n	80124a0 <__multiply+0x50>
 80124e8:	f8b3 a000 	ldrh.w	sl, [r3]
 80124ec:	f1ba 0f00 	cmp.w	sl, #0
 80124f0:	d020      	beq.n	8012534 <__multiply+0xe4>
 80124f2:	f105 0e14 	add.w	lr, r5, #20
 80124f6:	46b1      	mov	r9, r6
 80124f8:	2200      	movs	r2, #0
 80124fa:	f85e 4b04 	ldr.w	r4, [lr], #4
 80124fe:	f8d9 b000 	ldr.w	fp, [r9]
 8012502:	b2a1      	uxth	r1, r4
 8012504:	fa1f fb8b 	uxth.w	fp, fp
 8012508:	fb0a b101 	mla	r1, sl, r1, fp
 801250c:	4411      	add	r1, r2
 801250e:	f8d9 2000 	ldr.w	r2, [r9]
 8012512:	0c24      	lsrs	r4, r4, #16
 8012514:	0c12      	lsrs	r2, r2, #16
 8012516:	fb0a 2404 	mla	r4, sl, r4, r2
 801251a:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 801251e:	b289      	uxth	r1, r1
 8012520:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8012524:	45f4      	cmp	ip, lr
 8012526:	f849 1b04 	str.w	r1, [r9], #4
 801252a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 801252e:	d8e4      	bhi.n	80124fa <__multiply+0xaa>
 8012530:	9901      	ldr	r1, [sp, #4]
 8012532:	5072      	str	r2, [r6, r1]
 8012534:	9a03      	ldr	r2, [sp, #12]
 8012536:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801253a:	3304      	adds	r3, #4
 801253c:	f1b9 0f00 	cmp.w	r9, #0
 8012540:	d01f      	beq.n	8012582 <__multiply+0x132>
 8012542:	6834      	ldr	r4, [r6, #0]
 8012544:	f105 0114 	add.w	r1, r5, #20
 8012548:	46b6      	mov	lr, r6
 801254a:	f04f 0a00 	mov.w	sl, #0
 801254e:	880a      	ldrh	r2, [r1, #0]
 8012550:	f8be b002 	ldrh.w	fp, [lr, #2]
 8012554:	fb09 b202 	mla	r2, r9, r2, fp
 8012558:	4492      	add	sl, r2
 801255a:	b2a4      	uxth	r4, r4
 801255c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8012560:	f84e 4b04 	str.w	r4, [lr], #4
 8012564:	f851 4b04 	ldr.w	r4, [r1], #4
 8012568:	f8be 2000 	ldrh.w	r2, [lr]
 801256c:	0c24      	lsrs	r4, r4, #16
 801256e:	fb09 2404 	mla	r4, r9, r4, r2
 8012572:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8012576:	458c      	cmp	ip, r1
 8012578:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 801257c:	d8e7      	bhi.n	801254e <__multiply+0xfe>
 801257e:	9a01      	ldr	r2, [sp, #4]
 8012580:	50b4      	str	r4, [r6, r2]
 8012582:	3604      	adds	r6, #4
 8012584:	e7a3      	b.n	80124ce <__multiply+0x7e>
 8012586:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801258a:	2b00      	cmp	r3, #0
 801258c:	d1a5      	bne.n	80124da <__multiply+0x8a>
 801258e:	3f01      	subs	r7, #1
 8012590:	e7a1      	b.n	80124d6 <__multiply+0x86>
 8012592:	bf00      	nop
 8012594:	08014a20 	.word	0x08014a20
 8012598:	08014ab0 	.word	0x08014ab0

0801259c <__pow5mult>:
 801259c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80125a0:	4615      	mov	r5, r2
 80125a2:	f012 0203 	ands.w	r2, r2, #3
 80125a6:	4606      	mov	r6, r0
 80125a8:	460f      	mov	r7, r1
 80125aa:	d007      	beq.n	80125bc <__pow5mult+0x20>
 80125ac:	4c25      	ldr	r4, [pc, #148]	; (8012644 <__pow5mult+0xa8>)
 80125ae:	3a01      	subs	r2, #1
 80125b0:	2300      	movs	r3, #0
 80125b2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80125b6:	f7ff fe51 	bl	801225c <__multadd>
 80125ba:	4607      	mov	r7, r0
 80125bc:	10ad      	asrs	r5, r5, #2
 80125be:	d03d      	beq.n	801263c <__pow5mult+0xa0>
 80125c0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80125c2:	b97c      	cbnz	r4, 80125e4 <__pow5mult+0x48>
 80125c4:	2010      	movs	r0, #16
 80125c6:	f7fc f909 	bl	800e7dc <malloc>
 80125ca:	4602      	mov	r2, r0
 80125cc:	6270      	str	r0, [r6, #36]	; 0x24
 80125ce:	b928      	cbnz	r0, 80125dc <__pow5mult+0x40>
 80125d0:	4b1d      	ldr	r3, [pc, #116]	; (8012648 <__pow5mult+0xac>)
 80125d2:	481e      	ldr	r0, [pc, #120]	; (801264c <__pow5mult+0xb0>)
 80125d4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80125d8:	f7fe fa5c 	bl	8010a94 <__assert_func>
 80125dc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80125e0:	6004      	str	r4, [r0, #0]
 80125e2:	60c4      	str	r4, [r0, #12]
 80125e4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80125e8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80125ec:	b94c      	cbnz	r4, 8012602 <__pow5mult+0x66>
 80125ee:	f240 2171 	movw	r1, #625	; 0x271
 80125f2:	4630      	mov	r0, r6
 80125f4:	f7ff ff16 	bl	8012424 <__i2b>
 80125f8:	2300      	movs	r3, #0
 80125fa:	f8c8 0008 	str.w	r0, [r8, #8]
 80125fe:	4604      	mov	r4, r0
 8012600:	6003      	str	r3, [r0, #0]
 8012602:	f04f 0900 	mov.w	r9, #0
 8012606:	07eb      	lsls	r3, r5, #31
 8012608:	d50a      	bpl.n	8012620 <__pow5mult+0x84>
 801260a:	4639      	mov	r1, r7
 801260c:	4622      	mov	r2, r4
 801260e:	4630      	mov	r0, r6
 8012610:	f7ff ff1e 	bl	8012450 <__multiply>
 8012614:	4639      	mov	r1, r7
 8012616:	4680      	mov	r8, r0
 8012618:	4630      	mov	r0, r6
 801261a:	f7ff fdfd 	bl	8012218 <_Bfree>
 801261e:	4647      	mov	r7, r8
 8012620:	106d      	asrs	r5, r5, #1
 8012622:	d00b      	beq.n	801263c <__pow5mult+0xa0>
 8012624:	6820      	ldr	r0, [r4, #0]
 8012626:	b938      	cbnz	r0, 8012638 <__pow5mult+0x9c>
 8012628:	4622      	mov	r2, r4
 801262a:	4621      	mov	r1, r4
 801262c:	4630      	mov	r0, r6
 801262e:	f7ff ff0f 	bl	8012450 <__multiply>
 8012632:	6020      	str	r0, [r4, #0]
 8012634:	f8c0 9000 	str.w	r9, [r0]
 8012638:	4604      	mov	r4, r0
 801263a:	e7e4      	b.n	8012606 <__pow5mult+0x6a>
 801263c:	4638      	mov	r0, r7
 801263e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012642:	bf00      	nop
 8012644:	08014c00 	.word	0x08014c00
 8012648:	080149aa 	.word	0x080149aa
 801264c:	08014ab0 	.word	0x08014ab0

08012650 <__lshift>:
 8012650:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012654:	460c      	mov	r4, r1
 8012656:	6849      	ldr	r1, [r1, #4]
 8012658:	6923      	ldr	r3, [r4, #16]
 801265a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801265e:	68a3      	ldr	r3, [r4, #8]
 8012660:	4607      	mov	r7, r0
 8012662:	4691      	mov	r9, r2
 8012664:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8012668:	f108 0601 	add.w	r6, r8, #1
 801266c:	42b3      	cmp	r3, r6
 801266e:	db0b      	blt.n	8012688 <__lshift+0x38>
 8012670:	4638      	mov	r0, r7
 8012672:	f7ff fd91 	bl	8012198 <_Balloc>
 8012676:	4605      	mov	r5, r0
 8012678:	b948      	cbnz	r0, 801268e <__lshift+0x3e>
 801267a:	4602      	mov	r2, r0
 801267c:	4b28      	ldr	r3, [pc, #160]	; (8012720 <__lshift+0xd0>)
 801267e:	4829      	ldr	r0, [pc, #164]	; (8012724 <__lshift+0xd4>)
 8012680:	f240 11d9 	movw	r1, #473	; 0x1d9
 8012684:	f7fe fa06 	bl	8010a94 <__assert_func>
 8012688:	3101      	adds	r1, #1
 801268a:	005b      	lsls	r3, r3, #1
 801268c:	e7ee      	b.n	801266c <__lshift+0x1c>
 801268e:	2300      	movs	r3, #0
 8012690:	f100 0114 	add.w	r1, r0, #20
 8012694:	f100 0210 	add.w	r2, r0, #16
 8012698:	4618      	mov	r0, r3
 801269a:	4553      	cmp	r3, sl
 801269c:	db33      	blt.n	8012706 <__lshift+0xb6>
 801269e:	6920      	ldr	r0, [r4, #16]
 80126a0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80126a4:	f104 0314 	add.w	r3, r4, #20
 80126a8:	f019 091f 	ands.w	r9, r9, #31
 80126ac:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80126b0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80126b4:	d02b      	beq.n	801270e <__lshift+0xbe>
 80126b6:	f1c9 0e20 	rsb	lr, r9, #32
 80126ba:	468a      	mov	sl, r1
 80126bc:	2200      	movs	r2, #0
 80126be:	6818      	ldr	r0, [r3, #0]
 80126c0:	fa00 f009 	lsl.w	r0, r0, r9
 80126c4:	4302      	orrs	r2, r0
 80126c6:	f84a 2b04 	str.w	r2, [sl], #4
 80126ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80126ce:	459c      	cmp	ip, r3
 80126d0:	fa22 f20e 	lsr.w	r2, r2, lr
 80126d4:	d8f3      	bhi.n	80126be <__lshift+0x6e>
 80126d6:	ebac 0304 	sub.w	r3, ip, r4
 80126da:	3b15      	subs	r3, #21
 80126dc:	f023 0303 	bic.w	r3, r3, #3
 80126e0:	3304      	adds	r3, #4
 80126e2:	f104 0015 	add.w	r0, r4, #21
 80126e6:	4584      	cmp	ip, r0
 80126e8:	bf38      	it	cc
 80126ea:	2304      	movcc	r3, #4
 80126ec:	50ca      	str	r2, [r1, r3]
 80126ee:	b10a      	cbz	r2, 80126f4 <__lshift+0xa4>
 80126f0:	f108 0602 	add.w	r6, r8, #2
 80126f4:	3e01      	subs	r6, #1
 80126f6:	4638      	mov	r0, r7
 80126f8:	612e      	str	r6, [r5, #16]
 80126fa:	4621      	mov	r1, r4
 80126fc:	f7ff fd8c 	bl	8012218 <_Bfree>
 8012700:	4628      	mov	r0, r5
 8012702:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012706:	f842 0f04 	str.w	r0, [r2, #4]!
 801270a:	3301      	adds	r3, #1
 801270c:	e7c5      	b.n	801269a <__lshift+0x4a>
 801270e:	3904      	subs	r1, #4
 8012710:	f853 2b04 	ldr.w	r2, [r3], #4
 8012714:	f841 2f04 	str.w	r2, [r1, #4]!
 8012718:	459c      	cmp	ip, r3
 801271a:	d8f9      	bhi.n	8012710 <__lshift+0xc0>
 801271c:	e7ea      	b.n	80126f4 <__lshift+0xa4>
 801271e:	bf00      	nop
 8012720:	08014a20 	.word	0x08014a20
 8012724:	08014ab0 	.word	0x08014ab0

08012728 <__mcmp>:
 8012728:	b530      	push	{r4, r5, lr}
 801272a:	6902      	ldr	r2, [r0, #16]
 801272c:	690c      	ldr	r4, [r1, #16]
 801272e:	1b12      	subs	r2, r2, r4
 8012730:	d10e      	bne.n	8012750 <__mcmp+0x28>
 8012732:	f100 0314 	add.w	r3, r0, #20
 8012736:	3114      	adds	r1, #20
 8012738:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 801273c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8012740:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8012744:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8012748:	42a5      	cmp	r5, r4
 801274a:	d003      	beq.n	8012754 <__mcmp+0x2c>
 801274c:	d305      	bcc.n	801275a <__mcmp+0x32>
 801274e:	2201      	movs	r2, #1
 8012750:	4610      	mov	r0, r2
 8012752:	bd30      	pop	{r4, r5, pc}
 8012754:	4283      	cmp	r3, r0
 8012756:	d3f3      	bcc.n	8012740 <__mcmp+0x18>
 8012758:	e7fa      	b.n	8012750 <__mcmp+0x28>
 801275a:	f04f 32ff 	mov.w	r2, #4294967295
 801275e:	e7f7      	b.n	8012750 <__mcmp+0x28>

08012760 <__mdiff>:
 8012760:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012764:	460c      	mov	r4, r1
 8012766:	4606      	mov	r6, r0
 8012768:	4611      	mov	r1, r2
 801276a:	4620      	mov	r0, r4
 801276c:	4617      	mov	r7, r2
 801276e:	f7ff ffdb 	bl	8012728 <__mcmp>
 8012772:	1e05      	subs	r5, r0, #0
 8012774:	d110      	bne.n	8012798 <__mdiff+0x38>
 8012776:	4629      	mov	r1, r5
 8012778:	4630      	mov	r0, r6
 801277a:	f7ff fd0d 	bl	8012198 <_Balloc>
 801277e:	b930      	cbnz	r0, 801278e <__mdiff+0x2e>
 8012780:	4b39      	ldr	r3, [pc, #228]	; (8012868 <__mdiff+0x108>)
 8012782:	4602      	mov	r2, r0
 8012784:	f240 2132 	movw	r1, #562	; 0x232
 8012788:	4838      	ldr	r0, [pc, #224]	; (801286c <__mdiff+0x10c>)
 801278a:	f7fe f983 	bl	8010a94 <__assert_func>
 801278e:	2301      	movs	r3, #1
 8012790:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8012794:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012798:	bfa4      	itt	ge
 801279a:	463b      	movge	r3, r7
 801279c:	4627      	movge	r7, r4
 801279e:	4630      	mov	r0, r6
 80127a0:	6879      	ldr	r1, [r7, #4]
 80127a2:	bfa6      	itte	ge
 80127a4:	461c      	movge	r4, r3
 80127a6:	2500      	movge	r5, #0
 80127a8:	2501      	movlt	r5, #1
 80127aa:	f7ff fcf5 	bl	8012198 <_Balloc>
 80127ae:	b920      	cbnz	r0, 80127ba <__mdiff+0x5a>
 80127b0:	4b2d      	ldr	r3, [pc, #180]	; (8012868 <__mdiff+0x108>)
 80127b2:	4602      	mov	r2, r0
 80127b4:	f44f 7110 	mov.w	r1, #576	; 0x240
 80127b8:	e7e6      	b.n	8012788 <__mdiff+0x28>
 80127ba:	693e      	ldr	r6, [r7, #16]
 80127bc:	60c5      	str	r5, [r0, #12]
 80127be:	6925      	ldr	r5, [r4, #16]
 80127c0:	f107 0114 	add.w	r1, r7, #20
 80127c4:	f104 0914 	add.w	r9, r4, #20
 80127c8:	f100 0e14 	add.w	lr, r0, #20
 80127cc:	f107 0210 	add.w	r2, r7, #16
 80127d0:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 80127d4:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 80127d8:	46f2      	mov	sl, lr
 80127da:	2700      	movs	r7, #0
 80127dc:	f859 3b04 	ldr.w	r3, [r9], #4
 80127e0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80127e4:	fa1f f883 	uxth.w	r8, r3
 80127e8:	fa17 f78b 	uxtah	r7, r7, fp
 80127ec:	0c1b      	lsrs	r3, r3, #16
 80127ee:	eba7 0808 	sub.w	r8, r7, r8
 80127f2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80127f6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80127fa:	fa1f f888 	uxth.w	r8, r8
 80127fe:	141f      	asrs	r7, r3, #16
 8012800:	454d      	cmp	r5, r9
 8012802:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8012806:	f84a 3b04 	str.w	r3, [sl], #4
 801280a:	d8e7      	bhi.n	80127dc <__mdiff+0x7c>
 801280c:	1b2b      	subs	r3, r5, r4
 801280e:	3b15      	subs	r3, #21
 8012810:	f023 0303 	bic.w	r3, r3, #3
 8012814:	3304      	adds	r3, #4
 8012816:	3415      	adds	r4, #21
 8012818:	42a5      	cmp	r5, r4
 801281a:	bf38      	it	cc
 801281c:	2304      	movcc	r3, #4
 801281e:	4419      	add	r1, r3
 8012820:	4473      	add	r3, lr
 8012822:	469e      	mov	lr, r3
 8012824:	460d      	mov	r5, r1
 8012826:	4565      	cmp	r5, ip
 8012828:	d30e      	bcc.n	8012848 <__mdiff+0xe8>
 801282a:	f10c 0203 	add.w	r2, ip, #3
 801282e:	1a52      	subs	r2, r2, r1
 8012830:	f022 0203 	bic.w	r2, r2, #3
 8012834:	3903      	subs	r1, #3
 8012836:	458c      	cmp	ip, r1
 8012838:	bf38      	it	cc
 801283a:	2200      	movcc	r2, #0
 801283c:	441a      	add	r2, r3
 801283e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8012842:	b17b      	cbz	r3, 8012864 <__mdiff+0x104>
 8012844:	6106      	str	r6, [r0, #16]
 8012846:	e7a5      	b.n	8012794 <__mdiff+0x34>
 8012848:	f855 8b04 	ldr.w	r8, [r5], #4
 801284c:	fa17 f488 	uxtah	r4, r7, r8
 8012850:	1422      	asrs	r2, r4, #16
 8012852:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8012856:	b2a4      	uxth	r4, r4
 8012858:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 801285c:	f84e 4b04 	str.w	r4, [lr], #4
 8012860:	1417      	asrs	r7, r2, #16
 8012862:	e7e0      	b.n	8012826 <__mdiff+0xc6>
 8012864:	3e01      	subs	r6, #1
 8012866:	e7ea      	b.n	801283e <__mdiff+0xde>
 8012868:	08014a20 	.word	0x08014a20
 801286c:	08014ab0 	.word	0x08014ab0

08012870 <__ulp>:
 8012870:	b082      	sub	sp, #8
 8012872:	ed8d 0b00 	vstr	d0, [sp]
 8012876:	9b01      	ldr	r3, [sp, #4]
 8012878:	4912      	ldr	r1, [pc, #72]	; (80128c4 <__ulp+0x54>)
 801287a:	4019      	ands	r1, r3
 801287c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8012880:	2900      	cmp	r1, #0
 8012882:	dd05      	ble.n	8012890 <__ulp+0x20>
 8012884:	2200      	movs	r2, #0
 8012886:	460b      	mov	r3, r1
 8012888:	ec43 2b10 	vmov	d0, r2, r3
 801288c:	b002      	add	sp, #8
 801288e:	4770      	bx	lr
 8012890:	4249      	negs	r1, r1
 8012892:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8012896:	ea4f 5021 	mov.w	r0, r1, asr #20
 801289a:	f04f 0200 	mov.w	r2, #0
 801289e:	f04f 0300 	mov.w	r3, #0
 80128a2:	da04      	bge.n	80128ae <__ulp+0x3e>
 80128a4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 80128a8:	fa41 f300 	asr.w	r3, r1, r0
 80128ac:	e7ec      	b.n	8012888 <__ulp+0x18>
 80128ae:	f1a0 0114 	sub.w	r1, r0, #20
 80128b2:	291e      	cmp	r1, #30
 80128b4:	bfda      	itte	le
 80128b6:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 80128ba:	fa20 f101 	lsrle.w	r1, r0, r1
 80128be:	2101      	movgt	r1, #1
 80128c0:	460a      	mov	r2, r1
 80128c2:	e7e1      	b.n	8012888 <__ulp+0x18>
 80128c4:	7ff00000 	.word	0x7ff00000

080128c8 <__b2d>:
 80128c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80128ca:	6905      	ldr	r5, [r0, #16]
 80128cc:	f100 0714 	add.w	r7, r0, #20
 80128d0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80128d4:	1f2e      	subs	r6, r5, #4
 80128d6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80128da:	4620      	mov	r0, r4
 80128dc:	f7ff fd52 	bl	8012384 <__hi0bits>
 80128e0:	f1c0 0320 	rsb	r3, r0, #32
 80128e4:	280a      	cmp	r0, #10
 80128e6:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8012964 <__b2d+0x9c>
 80128ea:	600b      	str	r3, [r1, #0]
 80128ec:	dc14      	bgt.n	8012918 <__b2d+0x50>
 80128ee:	f1c0 0e0b 	rsb	lr, r0, #11
 80128f2:	fa24 f10e 	lsr.w	r1, r4, lr
 80128f6:	42b7      	cmp	r7, r6
 80128f8:	ea41 030c 	orr.w	r3, r1, ip
 80128fc:	bf34      	ite	cc
 80128fe:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8012902:	2100      	movcs	r1, #0
 8012904:	3015      	adds	r0, #21
 8012906:	fa04 f000 	lsl.w	r0, r4, r0
 801290a:	fa21 f10e 	lsr.w	r1, r1, lr
 801290e:	ea40 0201 	orr.w	r2, r0, r1
 8012912:	ec43 2b10 	vmov	d0, r2, r3
 8012916:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012918:	42b7      	cmp	r7, r6
 801291a:	bf3a      	itte	cc
 801291c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8012920:	f1a5 0608 	subcc.w	r6, r5, #8
 8012924:	2100      	movcs	r1, #0
 8012926:	380b      	subs	r0, #11
 8012928:	d017      	beq.n	801295a <__b2d+0x92>
 801292a:	f1c0 0c20 	rsb	ip, r0, #32
 801292e:	fa04 f500 	lsl.w	r5, r4, r0
 8012932:	42be      	cmp	r6, r7
 8012934:	fa21 f40c 	lsr.w	r4, r1, ip
 8012938:	ea45 0504 	orr.w	r5, r5, r4
 801293c:	bf8c      	ite	hi
 801293e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8012942:	2400      	movls	r4, #0
 8012944:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8012948:	fa01 f000 	lsl.w	r0, r1, r0
 801294c:	fa24 f40c 	lsr.w	r4, r4, ip
 8012950:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8012954:	ea40 0204 	orr.w	r2, r0, r4
 8012958:	e7db      	b.n	8012912 <__b2d+0x4a>
 801295a:	ea44 030c 	orr.w	r3, r4, ip
 801295e:	460a      	mov	r2, r1
 8012960:	e7d7      	b.n	8012912 <__b2d+0x4a>
 8012962:	bf00      	nop
 8012964:	3ff00000 	.word	0x3ff00000

08012968 <__d2b>:
 8012968:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801296c:	4689      	mov	r9, r1
 801296e:	2101      	movs	r1, #1
 8012970:	ec57 6b10 	vmov	r6, r7, d0
 8012974:	4690      	mov	r8, r2
 8012976:	f7ff fc0f 	bl	8012198 <_Balloc>
 801297a:	4604      	mov	r4, r0
 801297c:	b930      	cbnz	r0, 801298c <__d2b+0x24>
 801297e:	4602      	mov	r2, r0
 8012980:	4b25      	ldr	r3, [pc, #148]	; (8012a18 <__d2b+0xb0>)
 8012982:	4826      	ldr	r0, [pc, #152]	; (8012a1c <__d2b+0xb4>)
 8012984:	f240 310a 	movw	r1, #778	; 0x30a
 8012988:	f7fe f884 	bl	8010a94 <__assert_func>
 801298c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8012990:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8012994:	bb35      	cbnz	r5, 80129e4 <__d2b+0x7c>
 8012996:	2e00      	cmp	r6, #0
 8012998:	9301      	str	r3, [sp, #4]
 801299a:	d028      	beq.n	80129ee <__d2b+0x86>
 801299c:	4668      	mov	r0, sp
 801299e:	9600      	str	r6, [sp, #0]
 80129a0:	f7ff fd10 	bl	80123c4 <__lo0bits>
 80129a4:	9900      	ldr	r1, [sp, #0]
 80129a6:	b300      	cbz	r0, 80129ea <__d2b+0x82>
 80129a8:	9a01      	ldr	r2, [sp, #4]
 80129aa:	f1c0 0320 	rsb	r3, r0, #32
 80129ae:	fa02 f303 	lsl.w	r3, r2, r3
 80129b2:	430b      	orrs	r3, r1
 80129b4:	40c2      	lsrs	r2, r0
 80129b6:	6163      	str	r3, [r4, #20]
 80129b8:	9201      	str	r2, [sp, #4]
 80129ba:	9b01      	ldr	r3, [sp, #4]
 80129bc:	61a3      	str	r3, [r4, #24]
 80129be:	2b00      	cmp	r3, #0
 80129c0:	bf14      	ite	ne
 80129c2:	2202      	movne	r2, #2
 80129c4:	2201      	moveq	r2, #1
 80129c6:	6122      	str	r2, [r4, #16]
 80129c8:	b1d5      	cbz	r5, 8012a00 <__d2b+0x98>
 80129ca:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80129ce:	4405      	add	r5, r0
 80129d0:	f8c9 5000 	str.w	r5, [r9]
 80129d4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80129d8:	f8c8 0000 	str.w	r0, [r8]
 80129dc:	4620      	mov	r0, r4
 80129de:	b003      	add	sp, #12
 80129e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80129e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80129e8:	e7d5      	b.n	8012996 <__d2b+0x2e>
 80129ea:	6161      	str	r1, [r4, #20]
 80129ec:	e7e5      	b.n	80129ba <__d2b+0x52>
 80129ee:	a801      	add	r0, sp, #4
 80129f0:	f7ff fce8 	bl	80123c4 <__lo0bits>
 80129f4:	9b01      	ldr	r3, [sp, #4]
 80129f6:	6163      	str	r3, [r4, #20]
 80129f8:	2201      	movs	r2, #1
 80129fa:	6122      	str	r2, [r4, #16]
 80129fc:	3020      	adds	r0, #32
 80129fe:	e7e3      	b.n	80129c8 <__d2b+0x60>
 8012a00:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8012a04:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8012a08:	f8c9 0000 	str.w	r0, [r9]
 8012a0c:	6918      	ldr	r0, [r3, #16]
 8012a0e:	f7ff fcb9 	bl	8012384 <__hi0bits>
 8012a12:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8012a16:	e7df      	b.n	80129d8 <__d2b+0x70>
 8012a18:	08014a20 	.word	0x08014a20
 8012a1c:	08014ab0 	.word	0x08014ab0

08012a20 <__ratio>:
 8012a20:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012a24:	4688      	mov	r8, r1
 8012a26:	4669      	mov	r1, sp
 8012a28:	4681      	mov	r9, r0
 8012a2a:	f7ff ff4d 	bl	80128c8 <__b2d>
 8012a2e:	a901      	add	r1, sp, #4
 8012a30:	4640      	mov	r0, r8
 8012a32:	ec55 4b10 	vmov	r4, r5, d0
 8012a36:	f7ff ff47 	bl	80128c8 <__b2d>
 8012a3a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8012a3e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8012a42:	eba3 0c02 	sub.w	ip, r3, r2
 8012a46:	e9dd 3200 	ldrd	r3, r2, [sp]
 8012a4a:	1a9b      	subs	r3, r3, r2
 8012a4c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8012a50:	ec51 0b10 	vmov	r0, r1, d0
 8012a54:	2b00      	cmp	r3, #0
 8012a56:	bfd6      	itet	le
 8012a58:	460a      	movle	r2, r1
 8012a5a:	462a      	movgt	r2, r5
 8012a5c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8012a60:	468b      	mov	fp, r1
 8012a62:	462f      	mov	r7, r5
 8012a64:	bfd4      	ite	le
 8012a66:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8012a6a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8012a6e:	4620      	mov	r0, r4
 8012a70:	ee10 2a10 	vmov	r2, s0
 8012a74:	465b      	mov	r3, fp
 8012a76:	4639      	mov	r1, r7
 8012a78:	f7ed fef8 	bl	800086c <__aeabi_ddiv>
 8012a7c:	ec41 0b10 	vmov	d0, r0, r1
 8012a80:	b003      	add	sp, #12
 8012a82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08012a86 <__copybits>:
 8012a86:	3901      	subs	r1, #1
 8012a88:	b570      	push	{r4, r5, r6, lr}
 8012a8a:	1149      	asrs	r1, r1, #5
 8012a8c:	6914      	ldr	r4, [r2, #16]
 8012a8e:	3101      	adds	r1, #1
 8012a90:	f102 0314 	add.w	r3, r2, #20
 8012a94:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8012a98:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8012a9c:	1f05      	subs	r5, r0, #4
 8012a9e:	42a3      	cmp	r3, r4
 8012aa0:	d30c      	bcc.n	8012abc <__copybits+0x36>
 8012aa2:	1aa3      	subs	r3, r4, r2
 8012aa4:	3b11      	subs	r3, #17
 8012aa6:	f023 0303 	bic.w	r3, r3, #3
 8012aaa:	3211      	adds	r2, #17
 8012aac:	42a2      	cmp	r2, r4
 8012aae:	bf88      	it	hi
 8012ab0:	2300      	movhi	r3, #0
 8012ab2:	4418      	add	r0, r3
 8012ab4:	2300      	movs	r3, #0
 8012ab6:	4288      	cmp	r0, r1
 8012ab8:	d305      	bcc.n	8012ac6 <__copybits+0x40>
 8012aba:	bd70      	pop	{r4, r5, r6, pc}
 8012abc:	f853 6b04 	ldr.w	r6, [r3], #4
 8012ac0:	f845 6f04 	str.w	r6, [r5, #4]!
 8012ac4:	e7eb      	b.n	8012a9e <__copybits+0x18>
 8012ac6:	f840 3b04 	str.w	r3, [r0], #4
 8012aca:	e7f4      	b.n	8012ab6 <__copybits+0x30>

08012acc <__any_on>:
 8012acc:	f100 0214 	add.w	r2, r0, #20
 8012ad0:	6900      	ldr	r0, [r0, #16]
 8012ad2:	114b      	asrs	r3, r1, #5
 8012ad4:	4298      	cmp	r0, r3
 8012ad6:	b510      	push	{r4, lr}
 8012ad8:	db11      	blt.n	8012afe <__any_on+0x32>
 8012ada:	dd0a      	ble.n	8012af2 <__any_on+0x26>
 8012adc:	f011 011f 	ands.w	r1, r1, #31
 8012ae0:	d007      	beq.n	8012af2 <__any_on+0x26>
 8012ae2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8012ae6:	fa24 f001 	lsr.w	r0, r4, r1
 8012aea:	fa00 f101 	lsl.w	r1, r0, r1
 8012aee:	428c      	cmp	r4, r1
 8012af0:	d10b      	bne.n	8012b0a <__any_on+0x3e>
 8012af2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8012af6:	4293      	cmp	r3, r2
 8012af8:	d803      	bhi.n	8012b02 <__any_on+0x36>
 8012afa:	2000      	movs	r0, #0
 8012afc:	bd10      	pop	{r4, pc}
 8012afe:	4603      	mov	r3, r0
 8012b00:	e7f7      	b.n	8012af2 <__any_on+0x26>
 8012b02:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8012b06:	2900      	cmp	r1, #0
 8012b08:	d0f5      	beq.n	8012af6 <__any_on+0x2a>
 8012b0a:	2001      	movs	r0, #1
 8012b0c:	e7f6      	b.n	8012afc <__any_on+0x30>

08012b0e <_calloc_r>:
 8012b0e:	b513      	push	{r0, r1, r4, lr}
 8012b10:	434a      	muls	r2, r1
 8012b12:	4611      	mov	r1, r2
 8012b14:	9201      	str	r2, [sp, #4]
 8012b16:	f7fb fef1 	bl	800e8fc <_malloc_r>
 8012b1a:	4604      	mov	r4, r0
 8012b1c:	b118      	cbz	r0, 8012b26 <_calloc_r+0x18>
 8012b1e:	9a01      	ldr	r2, [sp, #4]
 8012b20:	2100      	movs	r1, #0
 8012b22:	f7fb fe93 	bl	800e84c <memset>
 8012b26:	4620      	mov	r0, r4
 8012b28:	b002      	add	sp, #8
 8012b2a:	bd10      	pop	{r4, pc}

08012b2c <_realloc_r>:
 8012b2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012b2e:	4607      	mov	r7, r0
 8012b30:	4614      	mov	r4, r2
 8012b32:	460e      	mov	r6, r1
 8012b34:	b921      	cbnz	r1, 8012b40 <_realloc_r+0x14>
 8012b36:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8012b3a:	4611      	mov	r1, r2
 8012b3c:	f7fb bede 	b.w	800e8fc <_malloc_r>
 8012b40:	b922      	cbnz	r2, 8012b4c <_realloc_r+0x20>
 8012b42:	f7fb fe8b 	bl	800e85c <_free_r>
 8012b46:	4625      	mov	r5, r4
 8012b48:	4628      	mov	r0, r5
 8012b4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012b4c:	f000 fea8 	bl	80138a0 <_malloc_usable_size_r>
 8012b50:	42a0      	cmp	r0, r4
 8012b52:	d20f      	bcs.n	8012b74 <_realloc_r+0x48>
 8012b54:	4621      	mov	r1, r4
 8012b56:	4638      	mov	r0, r7
 8012b58:	f7fb fed0 	bl	800e8fc <_malloc_r>
 8012b5c:	4605      	mov	r5, r0
 8012b5e:	2800      	cmp	r0, #0
 8012b60:	d0f2      	beq.n	8012b48 <_realloc_r+0x1c>
 8012b62:	4631      	mov	r1, r6
 8012b64:	4622      	mov	r2, r4
 8012b66:	f7fb fe49 	bl	800e7fc <memcpy>
 8012b6a:	4631      	mov	r1, r6
 8012b6c:	4638      	mov	r0, r7
 8012b6e:	f7fb fe75 	bl	800e85c <_free_r>
 8012b72:	e7e9      	b.n	8012b48 <_realloc_r+0x1c>
 8012b74:	4635      	mov	r5, r6
 8012b76:	e7e7      	b.n	8012b48 <_realloc_r+0x1c>

08012b78 <__ssputs_r>:
 8012b78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012b7c:	688e      	ldr	r6, [r1, #8]
 8012b7e:	429e      	cmp	r6, r3
 8012b80:	4682      	mov	sl, r0
 8012b82:	460c      	mov	r4, r1
 8012b84:	4690      	mov	r8, r2
 8012b86:	461f      	mov	r7, r3
 8012b88:	d838      	bhi.n	8012bfc <__ssputs_r+0x84>
 8012b8a:	898a      	ldrh	r2, [r1, #12]
 8012b8c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8012b90:	d032      	beq.n	8012bf8 <__ssputs_r+0x80>
 8012b92:	6825      	ldr	r5, [r4, #0]
 8012b94:	6909      	ldr	r1, [r1, #16]
 8012b96:	eba5 0901 	sub.w	r9, r5, r1
 8012b9a:	6965      	ldr	r5, [r4, #20]
 8012b9c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012ba0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8012ba4:	3301      	adds	r3, #1
 8012ba6:	444b      	add	r3, r9
 8012ba8:	106d      	asrs	r5, r5, #1
 8012baa:	429d      	cmp	r5, r3
 8012bac:	bf38      	it	cc
 8012bae:	461d      	movcc	r5, r3
 8012bb0:	0553      	lsls	r3, r2, #21
 8012bb2:	d531      	bpl.n	8012c18 <__ssputs_r+0xa0>
 8012bb4:	4629      	mov	r1, r5
 8012bb6:	f7fb fea1 	bl	800e8fc <_malloc_r>
 8012bba:	4606      	mov	r6, r0
 8012bbc:	b950      	cbnz	r0, 8012bd4 <__ssputs_r+0x5c>
 8012bbe:	230c      	movs	r3, #12
 8012bc0:	f8ca 3000 	str.w	r3, [sl]
 8012bc4:	89a3      	ldrh	r3, [r4, #12]
 8012bc6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012bca:	81a3      	strh	r3, [r4, #12]
 8012bcc:	f04f 30ff 	mov.w	r0, #4294967295
 8012bd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012bd4:	6921      	ldr	r1, [r4, #16]
 8012bd6:	464a      	mov	r2, r9
 8012bd8:	f7fb fe10 	bl	800e7fc <memcpy>
 8012bdc:	89a3      	ldrh	r3, [r4, #12]
 8012bde:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8012be2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012be6:	81a3      	strh	r3, [r4, #12]
 8012be8:	6126      	str	r6, [r4, #16]
 8012bea:	6165      	str	r5, [r4, #20]
 8012bec:	444e      	add	r6, r9
 8012bee:	eba5 0509 	sub.w	r5, r5, r9
 8012bf2:	6026      	str	r6, [r4, #0]
 8012bf4:	60a5      	str	r5, [r4, #8]
 8012bf6:	463e      	mov	r6, r7
 8012bf8:	42be      	cmp	r6, r7
 8012bfa:	d900      	bls.n	8012bfe <__ssputs_r+0x86>
 8012bfc:	463e      	mov	r6, r7
 8012bfe:	4632      	mov	r2, r6
 8012c00:	6820      	ldr	r0, [r4, #0]
 8012c02:	4641      	mov	r1, r8
 8012c04:	f7fb fe08 	bl	800e818 <memmove>
 8012c08:	68a3      	ldr	r3, [r4, #8]
 8012c0a:	6822      	ldr	r2, [r4, #0]
 8012c0c:	1b9b      	subs	r3, r3, r6
 8012c0e:	4432      	add	r2, r6
 8012c10:	60a3      	str	r3, [r4, #8]
 8012c12:	6022      	str	r2, [r4, #0]
 8012c14:	2000      	movs	r0, #0
 8012c16:	e7db      	b.n	8012bd0 <__ssputs_r+0x58>
 8012c18:	462a      	mov	r2, r5
 8012c1a:	f7ff ff87 	bl	8012b2c <_realloc_r>
 8012c1e:	4606      	mov	r6, r0
 8012c20:	2800      	cmp	r0, #0
 8012c22:	d1e1      	bne.n	8012be8 <__ssputs_r+0x70>
 8012c24:	6921      	ldr	r1, [r4, #16]
 8012c26:	4650      	mov	r0, sl
 8012c28:	f7fb fe18 	bl	800e85c <_free_r>
 8012c2c:	e7c7      	b.n	8012bbe <__ssputs_r+0x46>
	...

08012c30 <_svfiprintf_r>:
 8012c30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012c34:	4698      	mov	r8, r3
 8012c36:	898b      	ldrh	r3, [r1, #12]
 8012c38:	061b      	lsls	r3, r3, #24
 8012c3a:	b09d      	sub	sp, #116	; 0x74
 8012c3c:	4607      	mov	r7, r0
 8012c3e:	460d      	mov	r5, r1
 8012c40:	4614      	mov	r4, r2
 8012c42:	d50e      	bpl.n	8012c62 <_svfiprintf_r+0x32>
 8012c44:	690b      	ldr	r3, [r1, #16]
 8012c46:	b963      	cbnz	r3, 8012c62 <_svfiprintf_r+0x32>
 8012c48:	2140      	movs	r1, #64	; 0x40
 8012c4a:	f7fb fe57 	bl	800e8fc <_malloc_r>
 8012c4e:	6028      	str	r0, [r5, #0]
 8012c50:	6128      	str	r0, [r5, #16]
 8012c52:	b920      	cbnz	r0, 8012c5e <_svfiprintf_r+0x2e>
 8012c54:	230c      	movs	r3, #12
 8012c56:	603b      	str	r3, [r7, #0]
 8012c58:	f04f 30ff 	mov.w	r0, #4294967295
 8012c5c:	e0d1      	b.n	8012e02 <_svfiprintf_r+0x1d2>
 8012c5e:	2340      	movs	r3, #64	; 0x40
 8012c60:	616b      	str	r3, [r5, #20]
 8012c62:	2300      	movs	r3, #0
 8012c64:	9309      	str	r3, [sp, #36]	; 0x24
 8012c66:	2320      	movs	r3, #32
 8012c68:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8012c6c:	f8cd 800c 	str.w	r8, [sp, #12]
 8012c70:	2330      	movs	r3, #48	; 0x30
 8012c72:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8012e1c <_svfiprintf_r+0x1ec>
 8012c76:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012c7a:	f04f 0901 	mov.w	r9, #1
 8012c7e:	4623      	mov	r3, r4
 8012c80:	469a      	mov	sl, r3
 8012c82:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012c86:	b10a      	cbz	r2, 8012c8c <_svfiprintf_r+0x5c>
 8012c88:	2a25      	cmp	r2, #37	; 0x25
 8012c8a:	d1f9      	bne.n	8012c80 <_svfiprintf_r+0x50>
 8012c8c:	ebba 0b04 	subs.w	fp, sl, r4
 8012c90:	d00b      	beq.n	8012caa <_svfiprintf_r+0x7a>
 8012c92:	465b      	mov	r3, fp
 8012c94:	4622      	mov	r2, r4
 8012c96:	4629      	mov	r1, r5
 8012c98:	4638      	mov	r0, r7
 8012c9a:	f7ff ff6d 	bl	8012b78 <__ssputs_r>
 8012c9e:	3001      	adds	r0, #1
 8012ca0:	f000 80aa 	beq.w	8012df8 <_svfiprintf_r+0x1c8>
 8012ca4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012ca6:	445a      	add	r2, fp
 8012ca8:	9209      	str	r2, [sp, #36]	; 0x24
 8012caa:	f89a 3000 	ldrb.w	r3, [sl]
 8012cae:	2b00      	cmp	r3, #0
 8012cb0:	f000 80a2 	beq.w	8012df8 <_svfiprintf_r+0x1c8>
 8012cb4:	2300      	movs	r3, #0
 8012cb6:	f04f 32ff 	mov.w	r2, #4294967295
 8012cba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012cbe:	f10a 0a01 	add.w	sl, sl, #1
 8012cc2:	9304      	str	r3, [sp, #16]
 8012cc4:	9307      	str	r3, [sp, #28]
 8012cc6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8012cca:	931a      	str	r3, [sp, #104]	; 0x68
 8012ccc:	4654      	mov	r4, sl
 8012cce:	2205      	movs	r2, #5
 8012cd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012cd4:	4851      	ldr	r0, [pc, #324]	; (8012e1c <_svfiprintf_r+0x1ec>)
 8012cd6:	f7ed fa93 	bl	8000200 <memchr>
 8012cda:	9a04      	ldr	r2, [sp, #16]
 8012cdc:	b9d8      	cbnz	r0, 8012d16 <_svfiprintf_r+0xe6>
 8012cde:	06d0      	lsls	r0, r2, #27
 8012ce0:	bf44      	itt	mi
 8012ce2:	2320      	movmi	r3, #32
 8012ce4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012ce8:	0711      	lsls	r1, r2, #28
 8012cea:	bf44      	itt	mi
 8012cec:	232b      	movmi	r3, #43	; 0x2b
 8012cee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012cf2:	f89a 3000 	ldrb.w	r3, [sl]
 8012cf6:	2b2a      	cmp	r3, #42	; 0x2a
 8012cf8:	d015      	beq.n	8012d26 <_svfiprintf_r+0xf6>
 8012cfa:	9a07      	ldr	r2, [sp, #28]
 8012cfc:	4654      	mov	r4, sl
 8012cfe:	2000      	movs	r0, #0
 8012d00:	f04f 0c0a 	mov.w	ip, #10
 8012d04:	4621      	mov	r1, r4
 8012d06:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012d0a:	3b30      	subs	r3, #48	; 0x30
 8012d0c:	2b09      	cmp	r3, #9
 8012d0e:	d94e      	bls.n	8012dae <_svfiprintf_r+0x17e>
 8012d10:	b1b0      	cbz	r0, 8012d40 <_svfiprintf_r+0x110>
 8012d12:	9207      	str	r2, [sp, #28]
 8012d14:	e014      	b.n	8012d40 <_svfiprintf_r+0x110>
 8012d16:	eba0 0308 	sub.w	r3, r0, r8
 8012d1a:	fa09 f303 	lsl.w	r3, r9, r3
 8012d1e:	4313      	orrs	r3, r2
 8012d20:	9304      	str	r3, [sp, #16]
 8012d22:	46a2      	mov	sl, r4
 8012d24:	e7d2      	b.n	8012ccc <_svfiprintf_r+0x9c>
 8012d26:	9b03      	ldr	r3, [sp, #12]
 8012d28:	1d19      	adds	r1, r3, #4
 8012d2a:	681b      	ldr	r3, [r3, #0]
 8012d2c:	9103      	str	r1, [sp, #12]
 8012d2e:	2b00      	cmp	r3, #0
 8012d30:	bfbb      	ittet	lt
 8012d32:	425b      	neglt	r3, r3
 8012d34:	f042 0202 	orrlt.w	r2, r2, #2
 8012d38:	9307      	strge	r3, [sp, #28]
 8012d3a:	9307      	strlt	r3, [sp, #28]
 8012d3c:	bfb8      	it	lt
 8012d3e:	9204      	strlt	r2, [sp, #16]
 8012d40:	7823      	ldrb	r3, [r4, #0]
 8012d42:	2b2e      	cmp	r3, #46	; 0x2e
 8012d44:	d10c      	bne.n	8012d60 <_svfiprintf_r+0x130>
 8012d46:	7863      	ldrb	r3, [r4, #1]
 8012d48:	2b2a      	cmp	r3, #42	; 0x2a
 8012d4a:	d135      	bne.n	8012db8 <_svfiprintf_r+0x188>
 8012d4c:	9b03      	ldr	r3, [sp, #12]
 8012d4e:	1d1a      	adds	r2, r3, #4
 8012d50:	681b      	ldr	r3, [r3, #0]
 8012d52:	9203      	str	r2, [sp, #12]
 8012d54:	2b00      	cmp	r3, #0
 8012d56:	bfb8      	it	lt
 8012d58:	f04f 33ff 	movlt.w	r3, #4294967295
 8012d5c:	3402      	adds	r4, #2
 8012d5e:	9305      	str	r3, [sp, #20]
 8012d60:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8012e2c <_svfiprintf_r+0x1fc>
 8012d64:	7821      	ldrb	r1, [r4, #0]
 8012d66:	2203      	movs	r2, #3
 8012d68:	4650      	mov	r0, sl
 8012d6a:	f7ed fa49 	bl	8000200 <memchr>
 8012d6e:	b140      	cbz	r0, 8012d82 <_svfiprintf_r+0x152>
 8012d70:	2340      	movs	r3, #64	; 0x40
 8012d72:	eba0 000a 	sub.w	r0, r0, sl
 8012d76:	fa03 f000 	lsl.w	r0, r3, r0
 8012d7a:	9b04      	ldr	r3, [sp, #16]
 8012d7c:	4303      	orrs	r3, r0
 8012d7e:	3401      	adds	r4, #1
 8012d80:	9304      	str	r3, [sp, #16]
 8012d82:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012d86:	4826      	ldr	r0, [pc, #152]	; (8012e20 <_svfiprintf_r+0x1f0>)
 8012d88:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8012d8c:	2206      	movs	r2, #6
 8012d8e:	f7ed fa37 	bl	8000200 <memchr>
 8012d92:	2800      	cmp	r0, #0
 8012d94:	d038      	beq.n	8012e08 <_svfiprintf_r+0x1d8>
 8012d96:	4b23      	ldr	r3, [pc, #140]	; (8012e24 <_svfiprintf_r+0x1f4>)
 8012d98:	bb1b      	cbnz	r3, 8012de2 <_svfiprintf_r+0x1b2>
 8012d9a:	9b03      	ldr	r3, [sp, #12]
 8012d9c:	3307      	adds	r3, #7
 8012d9e:	f023 0307 	bic.w	r3, r3, #7
 8012da2:	3308      	adds	r3, #8
 8012da4:	9303      	str	r3, [sp, #12]
 8012da6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012da8:	4433      	add	r3, r6
 8012daa:	9309      	str	r3, [sp, #36]	; 0x24
 8012dac:	e767      	b.n	8012c7e <_svfiprintf_r+0x4e>
 8012dae:	fb0c 3202 	mla	r2, ip, r2, r3
 8012db2:	460c      	mov	r4, r1
 8012db4:	2001      	movs	r0, #1
 8012db6:	e7a5      	b.n	8012d04 <_svfiprintf_r+0xd4>
 8012db8:	2300      	movs	r3, #0
 8012dba:	3401      	adds	r4, #1
 8012dbc:	9305      	str	r3, [sp, #20]
 8012dbe:	4619      	mov	r1, r3
 8012dc0:	f04f 0c0a 	mov.w	ip, #10
 8012dc4:	4620      	mov	r0, r4
 8012dc6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012dca:	3a30      	subs	r2, #48	; 0x30
 8012dcc:	2a09      	cmp	r2, #9
 8012dce:	d903      	bls.n	8012dd8 <_svfiprintf_r+0x1a8>
 8012dd0:	2b00      	cmp	r3, #0
 8012dd2:	d0c5      	beq.n	8012d60 <_svfiprintf_r+0x130>
 8012dd4:	9105      	str	r1, [sp, #20]
 8012dd6:	e7c3      	b.n	8012d60 <_svfiprintf_r+0x130>
 8012dd8:	fb0c 2101 	mla	r1, ip, r1, r2
 8012ddc:	4604      	mov	r4, r0
 8012dde:	2301      	movs	r3, #1
 8012de0:	e7f0      	b.n	8012dc4 <_svfiprintf_r+0x194>
 8012de2:	ab03      	add	r3, sp, #12
 8012de4:	9300      	str	r3, [sp, #0]
 8012de6:	462a      	mov	r2, r5
 8012de8:	4b0f      	ldr	r3, [pc, #60]	; (8012e28 <_svfiprintf_r+0x1f8>)
 8012dea:	a904      	add	r1, sp, #16
 8012dec:	4638      	mov	r0, r7
 8012dee:	f7fb fe7f 	bl	800eaf0 <_printf_float>
 8012df2:	1c42      	adds	r2, r0, #1
 8012df4:	4606      	mov	r6, r0
 8012df6:	d1d6      	bne.n	8012da6 <_svfiprintf_r+0x176>
 8012df8:	89ab      	ldrh	r3, [r5, #12]
 8012dfa:	065b      	lsls	r3, r3, #25
 8012dfc:	f53f af2c 	bmi.w	8012c58 <_svfiprintf_r+0x28>
 8012e00:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012e02:	b01d      	add	sp, #116	; 0x74
 8012e04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012e08:	ab03      	add	r3, sp, #12
 8012e0a:	9300      	str	r3, [sp, #0]
 8012e0c:	462a      	mov	r2, r5
 8012e0e:	4b06      	ldr	r3, [pc, #24]	; (8012e28 <_svfiprintf_r+0x1f8>)
 8012e10:	a904      	add	r1, sp, #16
 8012e12:	4638      	mov	r0, r7
 8012e14:	f7fc f910 	bl	800f038 <_printf_i>
 8012e18:	e7eb      	b.n	8012df2 <_svfiprintf_r+0x1c2>
 8012e1a:	bf00      	nop
 8012e1c:	08014c0c 	.word	0x08014c0c
 8012e20:	08014c16 	.word	0x08014c16
 8012e24:	0800eaf1 	.word	0x0800eaf1
 8012e28:	08012b79 	.word	0x08012b79
 8012e2c:	08014c12 	.word	0x08014c12

08012e30 <_sungetc_r>:
 8012e30:	b538      	push	{r3, r4, r5, lr}
 8012e32:	1c4b      	adds	r3, r1, #1
 8012e34:	4614      	mov	r4, r2
 8012e36:	d103      	bne.n	8012e40 <_sungetc_r+0x10>
 8012e38:	f04f 35ff 	mov.w	r5, #4294967295
 8012e3c:	4628      	mov	r0, r5
 8012e3e:	bd38      	pop	{r3, r4, r5, pc}
 8012e40:	8993      	ldrh	r3, [r2, #12]
 8012e42:	f023 0320 	bic.w	r3, r3, #32
 8012e46:	8193      	strh	r3, [r2, #12]
 8012e48:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8012e4a:	6852      	ldr	r2, [r2, #4]
 8012e4c:	b2cd      	uxtb	r5, r1
 8012e4e:	b18b      	cbz	r3, 8012e74 <_sungetc_r+0x44>
 8012e50:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8012e52:	4293      	cmp	r3, r2
 8012e54:	dd08      	ble.n	8012e68 <_sungetc_r+0x38>
 8012e56:	6823      	ldr	r3, [r4, #0]
 8012e58:	1e5a      	subs	r2, r3, #1
 8012e5a:	6022      	str	r2, [r4, #0]
 8012e5c:	f803 5c01 	strb.w	r5, [r3, #-1]
 8012e60:	6863      	ldr	r3, [r4, #4]
 8012e62:	3301      	adds	r3, #1
 8012e64:	6063      	str	r3, [r4, #4]
 8012e66:	e7e9      	b.n	8012e3c <_sungetc_r+0xc>
 8012e68:	4621      	mov	r1, r4
 8012e6a:	f000 fcaf 	bl	80137cc <__submore>
 8012e6e:	2800      	cmp	r0, #0
 8012e70:	d0f1      	beq.n	8012e56 <_sungetc_r+0x26>
 8012e72:	e7e1      	b.n	8012e38 <_sungetc_r+0x8>
 8012e74:	6921      	ldr	r1, [r4, #16]
 8012e76:	6823      	ldr	r3, [r4, #0]
 8012e78:	b151      	cbz	r1, 8012e90 <_sungetc_r+0x60>
 8012e7a:	4299      	cmp	r1, r3
 8012e7c:	d208      	bcs.n	8012e90 <_sungetc_r+0x60>
 8012e7e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8012e82:	42a9      	cmp	r1, r5
 8012e84:	d104      	bne.n	8012e90 <_sungetc_r+0x60>
 8012e86:	3b01      	subs	r3, #1
 8012e88:	3201      	adds	r2, #1
 8012e8a:	6023      	str	r3, [r4, #0]
 8012e8c:	6062      	str	r2, [r4, #4]
 8012e8e:	e7d5      	b.n	8012e3c <_sungetc_r+0xc>
 8012e90:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8012e94:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012e98:	6363      	str	r3, [r4, #52]	; 0x34
 8012e9a:	2303      	movs	r3, #3
 8012e9c:	63a3      	str	r3, [r4, #56]	; 0x38
 8012e9e:	4623      	mov	r3, r4
 8012ea0:	f803 5f46 	strb.w	r5, [r3, #70]!
 8012ea4:	6023      	str	r3, [r4, #0]
 8012ea6:	2301      	movs	r3, #1
 8012ea8:	e7dc      	b.n	8012e64 <_sungetc_r+0x34>

08012eaa <__ssrefill_r>:
 8012eaa:	b510      	push	{r4, lr}
 8012eac:	460c      	mov	r4, r1
 8012eae:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8012eb0:	b169      	cbz	r1, 8012ece <__ssrefill_r+0x24>
 8012eb2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012eb6:	4299      	cmp	r1, r3
 8012eb8:	d001      	beq.n	8012ebe <__ssrefill_r+0x14>
 8012eba:	f7fb fccf 	bl	800e85c <_free_r>
 8012ebe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8012ec0:	6063      	str	r3, [r4, #4]
 8012ec2:	2000      	movs	r0, #0
 8012ec4:	6360      	str	r0, [r4, #52]	; 0x34
 8012ec6:	b113      	cbz	r3, 8012ece <__ssrefill_r+0x24>
 8012ec8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8012eca:	6023      	str	r3, [r4, #0]
 8012ecc:	bd10      	pop	{r4, pc}
 8012ece:	6923      	ldr	r3, [r4, #16]
 8012ed0:	6023      	str	r3, [r4, #0]
 8012ed2:	2300      	movs	r3, #0
 8012ed4:	6063      	str	r3, [r4, #4]
 8012ed6:	89a3      	ldrh	r3, [r4, #12]
 8012ed8:	f043 0320 	orr.w	r3, r3, #32
 8012edc:	81a3      	strh	r3, [r4, #12]
 8012ede:	f04f 30ff 	mov.w	r0, #4294967295
 8012ee2:	e7f3      	b.n	8012ecc <__ssrefill_r+0x22>

08012ee4 <__ssvfiscanf_r>:
 8012ee4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012ee8:	460c      	mov	r4, r1
 8012eea:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8012eee:	2100      	movs	r1, #0
 8012ef0:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8012ef4:	49b2      	ldr	r1, [pc, #712]	; (80131c0 <__ssvfiscanf_r+0x2dc>)
 8012ef6:	91a0      	str	r1, [sp, #640]	; 0x280
 8012ef8:	f10d 0804 	add.w	r8, sp, #4
 8012efc:	49b1      	ldr	r1, [pc, #708]	; (80131c4 <__ssvfiscanf_r+0x2e0>)
 8012efe:	4fb2      	ldr	r7, [pc, #712]	; (80131c8 <__ssvfiscanf_r+0x2e4>)
 8012f00:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 80131cc <__ssvfiscanf_r+0x2e8>
 8012f04:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8012f08:	4606      	mov	r6, r0
 8012f0a:	91a1      	str	r1, [sp, #644]	; 0x284
 8012f0c:	9300      	str	r3, [sp, #0]
 8012f0e:	f892 a000 	ldrb.w	sl, [r2]
 8012f12:	f1ba 0f00 	cmp.w	sl, #0
 8012f16:	f000 8151 	beq.w	80131bc <__ssvfiscanf_r+0x2d8>
 8012f1a:	f81a 3007 	ldrb.w	r3, [sl, r7]
 8012f1e:	f013 0308 	ands.w	r3, r3, #8
 8012f22:	f102 0501 	add.w	r5, r2, #1
 8012f26:	d019      	beq.n	8012f5c <__ssvfiscanf_r+0x78>
 8012f28:	6863      	ldr	r3, [r4, #4]
 8012f2a:	2b00      	cmp	r3, #0
 8012f2c:	dd0f      	ble.n	8012f4e <__ssvfiscanf_r+0x6a>
 8012f2e:	6823      	ldr	r3, [r4, #0]
 8012f30:	781a      	ldrb	r2, [r3, #0]
 8012f32:	5cba      	ldrb	r2, [r7, r2]
 8012f34:	0712      	lsls	r2, r2, #28
 8012f36:	d401      	bmi.n	8012f3c <__ssvfiscanf_r+0x58>
 8012f38:	462a      	mov	r2, r5
 8012f3a:	e7e8      	b.n	8012f0e <__ssvfiscanf_r+0x2a>
 8012f3c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8012f3e:	3201      	adds	r2, #1
 8012f40:	9245      	str	r2, [sp, #276]	; 0x114
 8012f42:	6862      	ldr	r2, [r4, #4]
 8012f44:	3301      	adds	r3, #1
 8012f46:	3a01      	subs	r2, #1
 8012f48:	6062      	str	r2, [r4, #4]
 8012f4a:	6023      	str	r3, [r4, #0]
 8012f4c:	e7ec      	b.n	8012f28 <__ssvfiscanf_r+0x44>
 8012f4e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8012f50:	4621      	mov	r1, r4
 8012f52:	4630      	mov	r0, r6
 8012f54:	4798      	blx	r3
 8012f56:	2800      	cmp	r0, #0
 8012f58:	d0e9      	beq.n	8012f2e <__ssvfiscanf_r+0x4a>
 8012f5a:	e7ed      	b.n	8012f38 <__ssvfiscanf_r+0x54>
 8012f5c:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 8012f60:	f040 8083 	bne.w	801306a <__ssvfiscanf_r+0x186>
 8012f64:	9341      	str	r3, [sp, #260]	; 0x104
 8012f66:	9343      	str	r3, [sp, #268]	; 0x10c
 8012f68:	7853      	ldrb	r3, [r2, #1]
 8012f6a:	2b2a      	cmp	r3, #42	; 0x2a
 8012f6c:	bf02      	ittt	eq
 8012f6e:	2310      	moveq	r3, #16
 8012f70:	1c95      	addeq	r5, r2, #2
 8012f72:	9341      	streq	r3, [sp, #260]	; 0x104
 8012f74:	220a      	movs	r2, #10
 8012f76:	46ab      	mov	fp, r5
 8012f78:	f81b 1b01 	ldrb.w	r1, [fp], #1
 8012f7c:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8012f80:	2b09      	cmp	r3, #9
 8012f82:	d91d      	bls.n	8012fc0 <__ssvfiscanf_r+0xdc>
 8012f84:	4891      	ldr	r0, [pc, #580]	; (80131cc <__ssvfiscanf_r+0x2e8>)
 8012f86:	2203      	movs	r2, #3
 8012f88:	f7ed f93a 	bl	8000200 <memchr>
 8012f8c:	b140      	cbz	r0, 8012fa0 <__ssvfiscanf_r+0xbc>
 8012f8e:	2301      	movs	r3, #1
 8012f90:	eba0 0009 	sub.w	r0, r0, r9
 8012f94:	fa03 f000 	lsl.w	r0, r3, r0
 8012f98:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8012f9a:	4318      	orrs	r0, r3
 8012f9c:	9041      	str	r0, [sp, #260]	; 0x104
 8012f9e:	465d      	mov	r5, fp
 8012fa0:	f815 3b01 	ldrb.w	r3, [r5], #1
 8012fa4:	2b78      	cmp	r3, #120	; 0x78
 8012fa6:	d806      	bhi.n	8012fb6 <__ssvfiscanf_r+0xd2>
 8012fa8:	2b57      	cmp	r3, #87	; 0x57
 8012faa:	d810      	bhi.n	8012fce <__ssvfiscanf_r+0xea>
 8012fac:	2b25      	cmp	r3, #37	; 0x25
 8012fae:	d05c      	beq.n	801306a <__ssvfiscanf_r+0x186>
 8012fb0:	d856      	bhi.n	8013060 <__ssvfiscanf_r+0x17c>
 8012fb2:	2b00      	cmp	r3, #0
 8012fb4:	d074      	beq.n	80130a0 <__ssvfiscanf_r+0x1bc>
 8012fb6:	2303      	movs	r3, #3
 8012fb8:	9347      	str	r3, [sp, #284]	; 0x11c
 8012fba:	230a      	movs	r3, #10
 8012fbc:	9342      	str	r3, [sp, #264]	; 0x108
 8012fbe:	e081      	b.n	80130c4 <__ssvfiscanf_r+0x1e0>
 8012fc0:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8012fc2:	fb02 1303 	mla	r3, r2, r3, r1
 8012fc6:	3b30      	subs	r3, #48	; 0x30
 8012fc8:	9343      	str	r3, [sp, #268]	; 0x10c
 8012fca:	465d      	mov	r5, fp
 8012fcc:	e7d3      	b.n	8012f76 <__ssvfiscanf_r+0x92>
 8012fce:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8012fd2:	2a20      	cmp	r2, #32
 8012fd4:	d8ef      	bhi.n	8012fb6 <__ssvfiscanf_r+0xd2>
 8012fd6:	a101      	add	r1, pc, #4	; (adr r1, 8012fdc <__ssvfiscanf_r+0xf8>)
 8012fd8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8012fdc:	080130af 	.word	0x080130af
 8012fe0:	08012fb7 	.word	0x08012fb7
 8012fe4:	08012fb7 	.word	0x08012fb7
 8012fe8:	0801310d 	.word	0x0801310d
 8012fec:	08012fb7 	.word	0x08012fb7
 8012ff0:	08012fb7 	.word	0x08012fb7
 8012ff4:	08012fb7 	.word	0x08012fb7
 8012ff8:	08012fb7 	.word	0x08012fb7
 8012ffc:	08012fb7 	.word	0x08012fb7
 8013000:	08012fb7 	.word	0x08012fb7
 8013004:	08012fb7 	.word	0x08012fb7
 8013008:	08013123 	.word	0x08013123
 801300c:	080130f9 	.word	0x080130f9
 8013010:	08013067 	.word	0x08013067
 8013014:	08013067 	.word	0x08013067
 8013018:	08013067 	.word	0x08013067
 801301c:	08012fb7 	.word	0x08012fb7
 8013020:	080130fd 	.word	0x080130fd
 8013024:	08012fb7 	.word	0x08012fb7
 8013028:	08012fb7 	.word	0x08012fb7
 801302c:	08012fb7 	.word	0x08012fb7
 8013030:	08012fb7 	.word	0x08012fb7
 8013034:	08013133 	.word	0x08013133
 8013038:	08013105 	.word	0x08013105
 801303c:	080130a7 	.word	0x080130a7
 8013040:	08012fb7 	.word	0x08012fb7
 8013044:	08012fb7 	.word	0x08012fb7
 8013048:	0801312f 	.word	0x0801312f
 801304c:	08012fb7 	.word	0x08012fb7
 8013050:	080130f9 	.word	0x080130f9
 8013054:	08012fb7 	.word	0x08012fb7
 8013058:	08012fb7 	.word	0x08012fb7
 801305c:	080130af 	.word	0x080130af
 8013060:	3b45      	subs	r3, #69	; 0x45
 8013062:	2b02      	cmp	r3, #2
 8013064:	d8a7      	bhi.n	8012fb6 <__ssvfiscanf_r+0xd2>
 8013066:	2305      	movs	r3, #5
 8013068:	e02b      	b.n	80130c2 <__ssvfiscanf_r+0x1de>
 801306a:	6863      	ldr	r3, [r4, #4]
 801306c:	2b00      	cmp	r3, #0
 801306e:	dd0d      	ble.n	801308c <__ssvfiscanf_r+0x1a8>
 8013070:	6823      	ldr	r3, [r4, #0]
 8013072:	781a      	ldrb	r2, [r3, #0]
 8013074:	4552      	cmp	r2, sl
 8013076:	f040 80a1 	bne.w	80131bc <__ssvfiscanf_r+0x2d8>
 801307a:	3301      	adds	r3, #1
 801307c:	6862      	ldr	r2, [r4, #4]
 801307e:	6023      	str	r3, [r4, #0]
 8013080:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8013082:	3a01      	subs	r2, #1
 8013084:	3301      	adds	r3, #1
 8013086:	6062      	str	r2, [r4, #4]
 8013088:	9345      	str	r3, [sp, #276]	; 0x114
 801308a:	e755      	b.n	8012f38 <__ssvfiscanf_r+0x54>
 801308c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801308e:	4621      	mov	r1, r4
 8013090:	4630      	mov	r0, r6
 8013092:	4798      	blx	r3
 8013094:	2800      	cmp	r0, #0
 8013096:	d0eb      	beq.n	8013070 <__ssvfiscanf_r+0x18c>
 8013098:	9844      	ldr	r0, [sp, #272]	; 0x110
 801309a:	2800      	cmp	r0, #0
 801309c:	f040 8084 	bne.w	80131a8 <__ssvfiscanf_r+0x2c4>
 80130a0:	f04f 30ff 	mov.w	r0, #4294967295
 80130a4:	e086      	b.n	80131b4 <__ssvfiscanf_r+0x2d0>
 80130a6:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80130a8:	f042 0220 	orr.w	r2, r2, #32
 80130ac:	9241      	str	r2, [sp, #260]	; 0x104
 80130ae:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80130b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80130b4:	9241      	str	r2, [sp, #260]	; 0x104
 80130b6:	2210      	movs	r2, #16
 80130b8:	2b6f      	cmp	r3, #111	; 0x6f
 80130ba:	9242      	str	r2, [sp, #264]	; 0x108
 80130bc:	bf34      	ite	cc
 80130be:	2303      	movcc	r3, #3
 80130c0:	2304      	movcs	r3, #4
 80130c2:	9347      	str	r3, [sp, #284]	; 0x11c
 80130c4:	6863      	ldr	r3, [r4, #4]
 80130c6:	2b00      	cmp	r3, #0
 80130c8:	dd41      	ble.n	801314e <__ssvfiscanf_r+0x26a>
 80130ca:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80130cc:	0659      	lsls	r1, r3, #25
 80130ce:	d404      	bmi.n	80130da <__ssvfiscanf_r+0x1f6>
 80130d0:	6823      	ldr	r3, [r4, #0]
 80130d2:	781a      	ldrb	r2, [r3, #0]
 80130d4:	5cba      	ldrb	r2, [r7, r2]
 80130d6:	0712      	lsls	r2, r2, #28
 80130d8:	d440      	bmi.n	801315c <__ssvfiscanf_r+0x278>
 80130da:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 80130dc:	2b02      	cmp	r3, #2
 80130de:	dc4f      	bgt.n	8013180 <__ssvfiscanf_r+0x29c>
 80130e0:	466b      	mov	r3, sp
 80130e2:	4622      	mov	r2, r4
 80130e4:	a941      	add	r1, sp, #260	; 0x104
 80130e6:	4630      	mov	r0, r6
 80130e8:	f000 f9ce 	bl	8013488 <_scanf_chars>
 80130ec:	2801      	cmp	r0, #1
 80130ee:	d065      	beq.n	80131bc <__ssvfiscanf_r+0x2d8>
 80130f0:	2802      	cmp	r0, #2
 80130f2:	f47f af21 	bne.w	8012f38 <__ssvfiscanf_r+0x54>
 80130f6:	e7cf      	b.n	8013098 <__ssvfiscanf_r+0x1b4>
 80130f8:	220a      	movs	r2, #10
 80130fa:	e7dd      	b.n	80130b8 <__ssvfiscanf_r+0x1d4>
 80130fc:	2300      	movs	r3, #0
 80130fe:	9342      	str	r3, [sp, #264]	; 0x108
 8013100:	2303      	movs	r3, #3
 8013102:	e7de      	b.n	80130c2 <__ssvfiscanf_r+0x1de>
 8013104:	2308      	movs	r3, #8
 8013106:	9342      	str	r3, [sp, #264]	; 0x108
 8013108:	2304      	movs	r3, #4
 801310a:	e7da      	b.n	80130c2 <__ssvfiscanf_r+0x1de>
 801310c:	4629      	mov	r1, r5
 801310e:	4640      	mov	r0, r8
 8013110:	f000 fb22 	bl	8013758 <__sccl>
 8013114:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8013116:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801311a:	9341      	str	r3, [sp, #260]	; 0x104
 801311c:	4605      	mov	r5, r0
 801311e:	2301      	movs	r3, #1
 8013120:	e7cf      	b.n	80130c2 <__ssvfiscanf_r+0x1de>
 8013122:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8013124:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013128:	9341      	str	r3, [sp, #260]	; 0x104
 801312a:	2300      	movs	r3, #0
 801312c:	e7c9      	b.n	80130c2 <__ssvfiscanf_r+0x1de>
 801312e:	2302      	movs	r3, #2
 8013130:	e7c7      	b.n	80130c2 <__ssvfiscanf_r+0x1de>
 8013132:	9841      	ldr	r0, [sp, #260]	; 0x104
 8013134:	06c3      	lsls	r3, r0, #27
 8013136:	f53f aeff 	bmi.w	8012f38 <__ssvfiscanf_r+0x54>
 801313a:	9b00      	ldr	r3, [sp, #0]
 801313c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801313e:	1d19      	adds	r1, r3, #4
 8013140:	9100      	str	r1, [sp, #0]
 8013142:	681b      	ldr	r3, [r3, #0]
 8013144:	07c0      	lsls	r0, r0, #31
 8013146:	bf4c      	ite	mi
 8013148:	801a      	strhmi	r2, [r3, #0]
 801314a:	601a      	strpl	r2, [r3, #0]
 801314c:	e6f4      	b.n	8012f38 <__ssvfiscanf_r+0x54>
 801314e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8013150:	4621      	mov	r1, r4
 8013152:	4630      	mov	r0, r6
 8013154:	4798      	blx	r3
 8013156:	2800      	cmp	r0, #0
 8013158:	d0b7      	beq.n	80130ca <__ssvfiscanf_r+0x1e6>
 801315a:	e79d      	b.n	8013098 <__ssvfiscanf_r+0x1b4>
 801315c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801315e:	3201      	adds	r2, #1
 8013160:	9245      	str	r2, [sp, #276]	; 0x114
 8013162:	6862      	ldr	r2, [r4, #4]
 8013164:	3a01      	subs	r2, #1
 8013166:	2a00      	cmp	r2, #0
 8013168:	6062      	str	r2, [r4, #4]
 801316a:	dd02      	ble.n	8013172 <__ssvfiscanf_r+0x28e>
 801316c:	3301      	adds	r3, #1
 801316e:	6023      	str	r3, [r4, #0]
 8013170:	e7ae      	b.n	80130d0 <__ssvfiscanf_r+0x1ec>
 8013172:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8013174:	4621      	mov	r1, r4
 8013176:	4630      	mov	r0, r6
 8013178:	4798      	blx	r3
 801317a:	2800      	cmp	r0, #0
 801317c:	d0a8      	beq.n	80130d0 <__ssvfiscanf_r+0x1ec>
 801317e:	e78b      	b.n	8013098 <__ssvfiscanf_r+0x1b4>
 8013180:	2b04      	cmp	r3, #4
 8013182:	dc06      	bgt.n	8013192 <__ssvfiscanf_r+0x2ae>
 8013184:	466b      	mov	r3, sp
 8013186:	4622      	mov	r2, r4
 8013188:	a941      	add	r1, sp, #260	; 0x104
 801318a:	4630      	mov	r0, r6
 801318c:	f000 f9d4 	bl	8013538 <_scanf_i>
 8013190:	e7ac      	b.n	80130ec <__ssvfiscanf_r+0x208>
 8013192:	4b0f      	ldr	r3, [pc, #60]	; (80131d0 <__ssvfiscanf_r+0x2ec>)
 8013194:	2b00      	cmp	r3, #0
 8013196:	f43f aecf 	beq.w	8012f38 <__ssvfiscanf_r+0x54>
 801319a:	466b      	mov	r3, sp
 801319c:	4622      	mov	r2, r4
 801319e:	a941      	add	r1, sp, #260	; 0x104
 80131a0:	4630      	mov	r0, r6
 80131a2:	f7fc f86f 	bl	800f284 <_scanf_float>
 80131a6:	e7a1      	b.n	80130ec <__ssvfiscanf_r+0x208>
 80131a8:	89a3      	ldrh	r3, [r4, #12]
 80131aa:	f013 0f40 	tst.w	r3, #64	; 0x40
 80131ae:	bf18      	it	ne
 80131b0:	f04f 30ff 	movne.w	r0, #4294967295
 80131b4:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 80131b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80131bc:	9844      	ldr	r0, [sp, #272]	; 0x110
 80131be:	e7f9      	b.n	80131b4 <__ssvfiscanf_r+0x2d0>
 80131c0:	08012e31 	.word	0x08012e31
 80131c4:	08012eab 	.word	0x08012eab
 80131c8:	0801489d 	.word	0x0801489d
 80131cc:	08014c12 	.word	0x08014c12
 80131d0:	0800f285 	.word	0x0800f285

080131d4 <__sfputc_r>:
 80131d4:	6893      	ldr	r3, [r2, #8]
 80131d6:	3b01      	subs	r3, #1
 80131d8:	2b00      	cmp	r3, #0
 80131da:	b410      	push	{r4}
 80131dc:	6093      	str	r3, [r2, #8]
 80131de:	da08      	bge.n	80131f2 <__sfputc_r+0x1e>
 80131e0:	6994      	ldr	r4, [r2, #24]
 80131e2:	42a3      	cmp	r3, r4
 80131e4:	db01      	blt.n	80131ea <__sfputc_r+0x16>
 80131e6:	290a      	cmp	r1, #10
 80131e8:	d103      	bne.n	80131f2 <__sfputc_r+0x1e>
 80131ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 80131ee:	f7fd bb7f 	b.w	80108f0 <__swbuf_r>
 80131f2:	6813      	ldr	r3, [r2, #0]
 80131f4:	1c58      	adds	r0, r3, #1
 80131f6:	6010      	str	r0, [r2, #0]
 80131f8:	7019      	strb	r1, [r3, #0]
 80131fa:	4608      	mov	r0, r1
 80131fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013200:	4770      	bx	lr

08013202 <__sfputs_r>:
 8013202:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013204:	4606      	mov	r6, r0
 8013206:	460f      	mov	r7, r1
 8013208:	4614      	mov	r4, r2
 801320a:	18d5      	adds	r5, r2, r3
 801320c:	42ac      	cmp	r4, r5
 801320e:	d101      	bne.n	8013214 <__sfputs_r+0x12>
 8013210:	2000      	movs	r0, #0
 8013212:	e007      	b.n	8013224 <__sfputs_r+0x22>
 8013214:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013218:	463a      	mov	r2, r7
 801321a:	4630      	mov	r0, r6
 801321c:	f7ff ffda 	bl	80131d4 <__sfputc_r>
 8013220:	1c43      	adds	r3, r0, #1
 8013222:	d1f3      	bne.n	801320c <__sfputs_r+0xa>
 8013224:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08013228 <_vfiprintf_r>:
 8013228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801322c:	460d      	mov	r5, r1
 801322e:	b09d      	sub	sp, #116	; 0x74
 8013230:	4614      	mov	r4, r2
 8013232:	4698      	mov	r8, r3
 8013234:	4606      	mov	r6, r0
 8013236:	b118      	cbz	r0, 8013240 <_vfiprintf_r+0x18>
 8013238:	6983      	ldr	r3, [r0, #24]
 801323a:	b90b      	cbnz	r3, 8013240 <_vfiprintf_r+0x18>
 801323c:	f7fb fa08 	bl	800e650 <__sinit>
 8013240:	4b89      	ldr	r3, [pc, #548]	; (8013468 <_vfiprintf_r+0x240>)
 8013242:	429d      	cmp	r5, r3
 8013244:	d11b      	bne.n	801327e <_vfiprintf_r+0x56>
 8013246:	6875      	ldr	r5, [r6, #4]
 8013248:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801324a:	07d9      	lsls	r1, r3, #31
 801324c:	d405      	bmi.n	801325a <_vfiprintf_r+0x32>
 801324e:	89ab      	ldrh	r3, [r5, #12]
 8013250:	059a      	lsls	r2, r3, #22
 8013252:	d402      	bmi.n	801325a <_vfiprintf_r+0x32>
 8013254:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013256:	f7fb fabe 	bl	800e7d6 <__retarget_lock_acquire_recursive>
 801325a:	89ab      	ldrh	r3, [r5, #12]
 801325c:	071b      	lsls	r3, r3, #28
 801325e:	d501      	bpl.n	8013264 <_vfiprintf_r+0x3c>
 8013260:	692b      	ldr	r3, [r5, #16]
 8013262:	b9eb      	cbnz	r3, 80132a0 <_vfiprintf_r+0x78>
 8013264:	4629      	mov	r1, r5
 8013266:	4630      	mov	r0, r6
 8013268:	f7fd fba6 	bl	80109b8 <__swsetup_r>
 801326c:	b1c0      	cbz	r0, 80132a0 <_vfiprintf_r+0x78>
 801326e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013270:	07dc      	lsls	r4, r3, #31
 8013272:	d50e      	bpl.n	8013292 <_vfiprintf_r+0x6a>
 8013274:	f04f 30ff 	mov.w	r0, #4294967295
 8013278:	b01d      	add	sp, #116	; 0x74
 801327a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801327e:	4b7b      	ldr	r3, [pc, #492]	; (801346c <_vfiprintf_r+0x244>)
 8013280:	429d      	cmp	r5, r3
 8013282:	d101      	bne.n	8013288 <_vfiprintf_r+0x60>
 8013284:	68b5      	ldr	r5, [r6, #8]
 8013286:	e7df      	b.n	8013248 <_vfiprintf_r+0x20>
 8013288:	4b79      	ldr	r3, [pc, #484]	; (8013470 <_vfiprintf_r+0x248>)
 801328a:	429d      	cmp	r5, r3
 801328c:	bf08      	it	eq
 801328e:	68f5      	ldreq	r5, [r6, #12]
 8013290:	e7da      	b.n	8013248 <_vfiprintf_r+0x20>
 8013292:	89ab      	ldrh	r3, [r5, #12]
 8013294:	0598      	lsls	r0, r3, #22
 8013296:	d4ed      	bmi.n	8013274 <_vfiprintf_r+0x4c>
 8013298:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801329a:	f7fb fa9d 	bl	800e7d8 <__retarget_lock_release_recursive>
 801329e:	e7e9      	b.n	8013274 <_vfiprintf_r+0x4c>
 80132a0:	2300      	movs	r3, #0
 80132a2:	9309      	str	r3, [sp, #36]	; 0x24
 80132a4:	2320      	movs	r3, #32
 80132a6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80132aa:	f8cd 800c 	str.w	r8, [sp, #12]
 80132ae:	2330      	movs	r3, #48	; 0x30
 80132b0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8013474 <_vfiprintf_r+0x24c>
 80132b4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80132b8:	f04f 0901 	mov.w	r9, #1
 80132bc:	4623      	mov	r3, r4
 80132be:	469a      	mov	sl, r3
 80132c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80132c4:	b10a      	cbz	r2, 80132ca <_vfiprintf_r+0xa2>
 80132c6:	2a25      	cmp	r2, #37	; 0x25
 80132c8:	d1f9      	bne.n	80132be <_vfiprintf_r+0x96>
 80132ca:	ebba 0b04 	subs.w	fp, sl, r4
 80132ce:	d00b      	beq.n	80132e8 <_vfiprintf_r+0xc0>
 80132d0:	465b      	mov	r3, fp
 80132d2:	4622      	mov	r2, r4
 80132d4:	4629      	mov	r1, r5
 80132d6:	4630      	mov	r0, r6
 80132d8:	f7ff ff93 	bl	8013202 <__sfputs_r>
 80132dc:	3001      	adds	r0, #1
 80132de:	f000 80aa 	beq.w	8013436 <_vfiprintf_r+0x20e>
 80132e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80132e4:	445a      	add	r2, fp
 80132e6:	9209      	str	r2, [sp, #36]	; 0x24
 80132e8:	f89a 3000 	ldrb.w	r3, [sl]
 80132ec:	2b00      	cmp	r3, #0
 80132ee:	f000 80a2 	beq.w	8013436 <_vfiprintf_r+0x20e>
 80132f2:	2300      	movs	r3, #0
 80132f4:	f04f 32ff 	mov.w	r2, #4294967295
 80132f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80132fc:	f10a 0a01 	add.w	sl, sl, #1
 8013300:	9304      	str	r3, [sp, #16]
 8013302:	9307      	str	r3, [sp, #28]
 8013304:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013308:	931a      	str	r3, [sp, #104]	; 0x68
 801330a:	4654      	mov	r4, sl
 801330c:	2205      	movs	r2, #5
 801330e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013312:	4858      	ldr	r0, [pc, #352]	; (8013474 <_vfiprintf_r+0x24c>)
 8013314:	f7ec ff74 	bl	8000200 <memchr>
 8013318:	9a04      	ldr	r2, [sp, #16]
 801331a:	b9d8      	cbnz	r0, 8013354 <_vfiprintf_r+0x12c>
 801331c:	06d1      	lsls	r1, r2, #27
 801331e:	bf44      	itt	mi
 8013320:	2320      	movmi	r3, #32
 8013322:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013326:	0713      	lsls	r3, r2, #28
 8013328:	bf44      	itt	mi
 801332a:	232b      	movmi	r3, #43	; 0x2b
 801332c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013330:	f89a 3000 	ldrb.w	r3, [sl]
 8013334:	2b2a      	cmp	r3, #42	; 0x2a
 8013336:	d015      	beq.n	8013364 <_vfiprintf_r+0x13c>
 8013338:	9a07      	ldr	r2, [sp, #28]
 801333a:	4654      	mov	r4, sl
 801333c:	2000      	movs	r0, #0
 801333e:	f04f 0c0a 	mov.w	ip, #10
 8013342:	4621      	mov	r1, r4
 8013344:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013348:	3b30      	subs	r3, #48	; 0x30
 801334a:	2b09      	cmp	r3, #9
 801334c:	d94e      	bls.n	80133ec <_vfiprintf_r+0x1c4>
 801334e:	b1b0      	cbz	r0, 801337e <_vfiprintf_r+0x156>
 8013350:	9207      	str	r2, [sp, #28]
 8013352:	e014      	b.n	801337e <_vfiprintf_r+0x156>
 8013354:	eba0 0308 	sub.w	r3, r0, r8
 8013358:	fa09 f303 	lsl.w	r3, r9, r3
 801335c:	4313      	orrs	r3, r2
 801335e:	9304      	str	r3, [sp, #16]
 8013360:	46a2      	mov	sl, r4
 8013362:	e7d2      	b.n	801330a <_vfiprintf_r+0xe2>
 8013364:	9b03      	ldr	r3, [sp, #12]
 8013366:	1d19      	adds	r1, r3, #4
 8013368:	681b      	ldr	r3, [r3, #0]
 801336a:	9103      	str	r1, [sp, #12]
 801336c:	2b00      	cmp	r3, #0
 801336e:	bfbb      	ittet	lt
 8013370:	425b      	neglt	r3, r3
 8013372:	f042 0202 	orrlt.w	r2, r2, #2
 8013376:	9307      	strge	r3, [sp, #28]
 8013378:	9307      	strlt	r3, [sp, #28]
 801337a:	bfb8      	it	lt
 801337c:	9204      	strlt	r2, [sp, #16]
 801337e:	7823      	ldrb	r3, [r4, #0]
 8013380:	2b2e      	cmp	r3, #46	; 0x2e
 8013382:	d10c      	bne.n	801339e <_vfiprintf_r+0x176>
 8013384:	7863      	ldrb	r3, [r4, #1]
 8013386:	2b2a      	cmp	r3, #42	; 0x2a
 8013388:	d135      	bne.n	80133f6 <_vfiprintf_r+0x1ce>
 801338a:	9b03      	ldr	r3, [sp, #12]
 801338c:	1d1a      	adds	r2, r3, #4
 801338e:	681b      	ldr	r3, [r3, #0]
 8013390:	9203      	str	r2, [sp, #12]
 8013392:	2b00      	cmp	r3, #0
 8013394:	bfb8      	it	lt
 8013396:	f04f 33ff 	movlt.w	r3, #4294967295
 801339a:	3402      	adds	r4, #2
 801339c:	9305      	str	r3, [sp, #20]
 801339e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8013484 <_vfiprintf_r+0x25c>
 80133a2:	7821      	ldrb	r1, [r4, #0]
 80133a4:	2203      	movs	r2, #3
 80133a6:	4650      	mov	r0, sl
 80133a8:	f7ec ff2a 	bl	8000200 <memchr>
 80133ac:	b140      	cbz	r0, 80133c0 <_vfiprintf_r+0x198>
 80133ae:	2340      	movs	r3, #64	; 0x40
 80133b0:	eba0 000a 	sub.w	r0, r0, sl
 80133b4:	fa03 f000 	lsl.w	r0, r3, r0
 80133b8:	9b04      	ldr	r3, [sp, #16]
 80133ba:	4303      	orrs	r3, r0
 80133bc:	3401      	adds	r4, #1
 80133be:	9304      	str	r3, [sp, #16]
 80133c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80133c4:	482c      	ldr	r0, [pc, #176]	; (8013478 <_vfiprintf_r+0x250>)
 80133c6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80133ca:	2206      	movs	r2, #6
 80133cc:	f7ec ff18 	bl	8000200 <memchr>
 80133d0:	2800      	cmp	r0, #0
 80133d2:	d03f      	beq.n	8013454 <_vfiprintf_r+0x22c>
 80133d4:	4b29      	ldr	r3, [pc, #164]	; (801347c <_vfiprintf_r+0x254>)
 80133d6:	bb1b      	cbnz	r3, 8013420 <_vfiprintf_r+0x1f8>
 80133d8:	9b03      	ldr	r3, [sp, #12]
 80133da:	3307      	adds	r3, #7
 80133dc:	f023 0307 	bic.w	r3, r3, #7
 80133e0:	3308      	adds	r3, #8
 80133e2:	9303      	str	r3, [sp, #12]
 80133e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80133e6:	443b      	add	r3, r7
 80133e8:	9309      	str	r3, [sp, #36]	; 0x24
 80133ea:	e767      	b.n	80132bc <_vfiprintf_r+0x94>
 80133ec:	fb0c 3202 	mla	r2, ip, r2, r3
 80133f0:	460c      	mov	r4, r1
 80133f2:	2001      	movs	r0, #1
 80133f4:	e7a5      	b.n	8013342 <_vfiprintf_r+0x11a>
 80133f6:	2300      	movs	r3, #0
 80133f8:	3401      	adds	r4, #1
 80133fa:	9305      	str	r3, [sp, #20]
 80133fc:	4619      	mov	r1, r3
 80133fe:	f04f 0c0a 	mov.w	ip, #10
 8013402:	4620      	mov	r0, r4
 8013404:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013408:	3a30      	subs	r2, #48	; 0x30
 801340a:	2a09      	cmp	r2, #9
 801340c:	d903      	bls.n	8013416 <_vfiprintf_r+0x1ee>
 801340e:	2b00      	cmp	r3, #0
 8013410:	d0c5      	beq.n	801339e <_vfiprintf_r+0x176>
 8013412:	9105      	str	r1, [sp, #20]
 8013414:	e7c3      	b.n	801339e <_vfiprintf_r+0x176>
 8013416:	fb0c 2101 	mla	r1, ip, r1, r2
 801341a:	4604      	mov	r4, r0
 801341c:	2301      	movs	r3, #1
 801341e:	e7f0      	b.n	8013402 <_vfiprintf_r+0x1da>
 8013420:	ab03      	add	r3, sp, #12
 8013422:	9300      	str	r3, [sp, #0]
 8013424:	462a      	mov	r2, r5
 8013426:	4b16      	ldr	r3, [pc, #88]	; (8013480 <_vfiprintf_r+0x258>)
 8013428:	a904      	add	r1, sp, #16
 801342a:	4630      	mov	r0, r6
 801342c:	f7fb fb60 	bl	800eaf0 <_printf_float>
 8013430:	4607      	mov	r7, r0
 8013432:	1c78      	adds	r0, r7, #1
 8013434:	d1d6      	bne.n	80133e4 <_vfiprintf_r+0x1bc>
 8013436:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013438:	07d9      	lsls	r1, r3, #31
 801343a:	d405      	bmi.n	8013448 <_vfiprintf_r+0x220>
 801343c:	89ab      	ldrh	r3, [r5, #12]
 801343e:	059a      	lsls	r2, r3, #22
 8013440:	d402      	bmi.n	8013448 <_vfiprintf_r+0x220>
 8013442:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013444:	f7fb f9c8 	bl	800e7d8 <__retarget_lock_release_recursive>
 8013448:	89ab      	ldrh	r3, [r5, #12]
 801344a:	065b      	lsls	r3, r3, #25
 801344c:	f53f af12 	bmi.w	8013274 <_vfiprintf_r+0x4c>
 8013450:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013452:	e711      	b.n	8013278 <_vfiprintf_r+0x50>
 8013454:	ab03      	add	r3, sp, #12
 8013456:	9300      	str	r3, [sp, #0]
 8013458:	462a      	mov	r2, r5
 801345a:	4b09      	ldr	r3, [pc, #36]	; (8013480 <_vfiprintf_r+0x258>)
 801345c:	a904      	add	r1, sp, #16
 801345e:	4630      	mov	r0, r6
 8013460:	f7fb fdea 	bl	800f038 <_printf_i>
 8013464:	e7e4      	b.n	8013430 <_vfiprintf_r+0x208>
 8013466:	bf00      	nop
 8013468:	08014794 	.word	0x08014794
 801346c:	080147b4 	.word	0x080147b4
 8013470:	08014774 	.word	0x08014774
 8013474:	08014c0c 	.word	0x08014c0c
 8013478:	08014c16 	.word	0x08014c16
 801347c:	0800eaf1 	.word	0x0800eaf1
 8013480:	08013203 	.word	0x08013203
 8013484:	08014c12 	.word	0x08014c12

08013488 <_scanf_chars>:
 8013488:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801348c:	4615      	mov	r5, r2
 801348e:	688a      	ldr	r2, [r1, #8]
 8013490:	4680      	mov	r8, r0
 8013492:	460c      	mov	r4, r1
 8013494:	b932      	cbnz	r2, 80134a4 <_scanf_chars+0x1c>
 8013496:	698a      	ldr	r2, [r1, #24]
 8013498:	2a00      	cmp	r2, #0
 801349a:	bf0c      	ite	eq
 801349c:	2201      	moveq	r2, #1
 801349e:	f04f 32ff 	movne.w	r2, #4294967295
 80134a2:	608a      	str	r2, [r1, #8]
 80134a4:	6822      	ldr	r2, [r4, #0]
 80134a6:	f8df 908c 	ldr.w	r9, [pc, #140]	; 8013534 <_scanf_chars+0xac>
 80134aa:	06d1      	lsls	r1, r2, #27
 80134ac:	bf5f      	itttt	pl
 80134ae:	681a      	ldrpl	r2, [r3, #0]
 80134b0:	1d11      	addpl	r1, r2, #4
 80134b2:	6019      	strpl	r1, [r3, #0]
 80134b4:	6816      	ldrpl	r6, [r2, #0]
 80134b6:	2700      	movs	r7, #0
 80134b8:	69a0      	ldr	r0, [r4, #24]
 80134ba:	b188      	cbz	r0, 80134e0 <_scanf_chars+0x58>
 80134bc:	2801      	cmp	r0, #1
 80134be:	d107      	bne.n	80134d0 <_scanf_chars+0x48>
 80134c0:	682b      	ldr	r3, [r5, #0]
 80134c2:	781a      	ldrb	r2, [r3, #0]
 80134c4:	6963      	ldr	r3, [r4, #20]
 80134c6:	5c9b      	ldrb	r3, [r3, r2]
 80134c8:	b953      	cbnz	r3, 80134e0 <_scanf_chars+0x58>
 80134ca:	bb27      	cbnz	r7, 8013516 <_scanf_chars+0x8e>
 80134cc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80134d0:	2802      	cmp	r0, #2
 80134d2:	d120      	bne.n	8013516 <_scanf_chars+0x8e>
 80134d4:	682b      	ldr	r3, [r5, #0]
 80134d6:	781b      	ldrb	r3, [r3, #0]
 80134d8:	f813 3009 	ldrb.w	r3, [r3, r9]
 80134dc:	071b      	lsls	r3, r3, #28
 80134de:	d41a      	bmi.n	8013516 <_scanf_chars+0x8e>
 80134e0:	6823      	ldr	r3, [r4, #0]
 80134e2:	06da      	lsls	r2, r3, #27
 80134e4:	bf5e      	ittt	pl
 80134e6:	682b      	ldrpl	r3, [r5, #0]
 80134e8:	781b      	ldrbpl	r3, [r3, #0]
 80134ea:	f806 3b01 	strbpl.w	r3, [r6], #1
 80134ee:	682a      	ldr	r2, [r5, #0]
 80134f0:	686b      	ldr	r3, [r5, #4]
 80134f2:	3201      	adds	r2, #1
 80134f4:	602a      	str	r2, [r5, #0]
 80134f6:	68a2      	ldr	r2, [r4, #8]
 80134f8:	3b01      	subs	r3, #1
 80134fa:	3a01      	subs	r2, #1
 80134fc:	606b      	str	r3, [r5, #4]
 80134fe:	3701      	adds	r7, #1
 8013500:	60a2      	str	r2, [r4, #8]
 8013502:	b142      	cbz	r2, 8013516 <_scanf_chars+0x8e>
 8013504:	2b00      	cmp	r3, #0
 8013506:	dcd7      	bgt.n	80134b8 <_scanf_chars+0x30>
 8013508:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801350c:	4629      	mov	r1, r5
 801350e:	4640      	mov	r0, r8
 8013510:	4798      	blx	r3
 8013512:	2800      	cmp	r0, #0
 8013514:	d0d0      	beq.n	80134b8 <_scanf_chars+0x30>
 8013516:	6823      	ldr	r3, [r4, #0]
 8013518:	f013 0310 	ands.w	r3, r3, #16
 801351c:	d105      	bne.n	801352a <_scanf_chars+0xa2>
 801351e:	68e2      	ldr	r2, [r4, #12]
 8013520:	3201      	adds	r2, #1
 8013522:	60e2      	str	r2, [r4, #12]
 8013524:	69a2      	ldr	r2, [r4, #24]
 8013526:	b102      	cbz	r2, 801352a <_scanf_chars+0xa2>
 8013528:	7033      	strb	r3, [r6, #0]
 801352a:	6923      	ldr	r3, [r4, #16]
 801352c:	441f      	add	r7, r3
 801352e:	6127      	str	r7, [r4, #16]
 8013530:	2000      	movs	r0, #0
 8013532:	e7cb      	b.n	80134cc <_scanf_chars+0x44>
 8013534:	0801489d 	.word	0x0801489d

08013538 <_scanf_i>:
 8013538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801353c:	4698      	mov	r8, r3
 801353e:	4b74      	ldr	r3, [pc, #464]	; (8013710 <_scanf_i+0x1d8>)
 8013540:	460c      	mov	r4, r1
 8013542:	4682      	mov	sl, r0
 8013544:	4616      	mov	r6, r2
 8013546:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801354a:	b087      	sub	sp, #28
 801354c:	ab03      	add	r3, sp, #12
 801354e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8013552:	4b70      	ldr	r3, [pc, #448]	; (8013714 <_scanf_i+0x1dc>)
 8013554:	69a1      	ldr	r1, [r4, #24]
 8013556:	4a70      	ldr	r2, [pc, #448]	; (8013718 <_scanf_i+0x1e0>)
 8013558:	2903      	cmp	r1, #3
 801355a:	bf18      	it	ne
 801355c:	461a      	movne	r2, r3
 801355e:	68a3      	ldr	r3, [r4, #8]
 8013560:	9201      	str	r2, [sp, #4]
 8013562:	1e5a      	subs	r2, r3, #1
 8013564:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8013568:	bf88      	it	hi
 801356a:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 801356e:	4627      	mov	r7, r4
 8013570:	bf82      	ittt	hi
 8013572:	eb03 0905 	addhi.w	r9, r3, r5
 8013576:	f240 135d 	movwhi	r3, #349	; 0x15d
 801357a:	60a3      	strhi	r3, [r4, #8]
 801357c:	f857 3b1c 	ldr.w	r3, [r7], #28
 8013580:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8013584:	bf98      	it	ls
 8013586:	f04f 0900 	movls.w	r9, #0
 801358a:	6023      	str	r3, [r4, #0]
 801358c:	463d      	mov	r5, r7
 801358e:	f04f 0b00 	mov.w	fp, #0
 8013592:	6831      	ldr	r1, [r6, #0]
 8013594:	ab03      	add	r3, sp, #12
 8013596:	7809      	ldrb	r1, [r1, #0]
 8013598:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 801359c:	2202      	movs	r2, #2
 801359e:	f7ec fe2f 	bl	8000200 <memchr>
 80135a2:	b328      	cbz	r0, 80135f0 <_scanf_i+0xb8>
 80135a4:	f1bb 0f01 	cmp.w	fp, #1
 80135a8:	d159      	bne.n	801365e <_scanf_i+0x126>
 80135aa:	6862      	ldr	r2, [r4, #4]
 80135ac:	b92a      	cbnz	r2, 80135ba <_scanf_i+0x82>
 80135ae:	6822      	ldr	r2, [r4, #0]
 80135b0:	2308      	movs	r3, #8
 80135b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80135b6:	6063      	str	r3, [r4, #4]
 80135b8:	6022      	str	r2, [r4, #0]
 80135ba:	6822      	ldr	r2, [r4, #0]
 80135bc:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 80135c0:	6022      	str	r2, [r4, #0]
 80135c2:	68a2      	ldr	r2, [r4, #8]
 80135c4:	1e51      	subs	r1, r2, #1
 80135c6:	60a1      	str	r1, [r4, #8]
 80135c8:	b192      	cbz	r2, 80135f0 <_scanf_i+0xb8>
 80135ca:	6832      	ldr	r2, [r6, #0]
 80135cc:	1c51      	adds	r1, r2, #1
 80135ce:	6031      	str	r1, [r6, #0]
 80135d0:	7812      	ldrb	r2, [r2, #0]
 80135d2:	f805 2b01 	strb.w	r2, [r5], #1
 80135d6:	6872      	ldr	r2, [r6, #4]
 80135d8:	3a01      	subs	r2, #1
 80135da:	2a00      	cmp	r2, #0
 80135dc:	6072      	str	r2, [r6, #4]
 80135de:	dc07      	bgt.n	80135f0 <_scanf_i+0xb8>
 80135e0:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 80135e4:	4631      	mov	r1, r6
 80135e6:	4650      	mov	r0, sl
 80135e8:	4790      	blx	r2
 80135ea:	2800      	cmp	r0, #0
 80135ec:	f040 8085 	bne.w	80136fa <_scanf_i+0x1c2>
 80135f0:	f10b 0b01 	add.w	fp, fp, #1
 80135f4:	f1bb 0f03 	cmp.w	fp, #3
 80135f8:	d1cb      	bne.n	8013592 <_scanf_i+0x5a>
 80135fa:	6863      	ldr	r3, [r4, #4]
 80135fc:	b90b      	cbnz	r3, 8013602 <_scanf_i+0xca>
 80135fe:	230a      	movs	r3, #10
 8013600:	6063      	str	r3, [r4, #4]
 8013602:	6863      	ldr	r3, [r4, #4]
 8013604:	4945      	ldr	r1, [pc, #276]	; (801371c <_scanf_i+0x1e4>)
 8013606:	6960      	ldr	r0, [r4, #20]
 8013608:	1ac9      	subs	r1, r1, r3
 801360a:	f000 f8a5 	bl	8013758 <__sccl>
 801360e:	f04f 0b00 	mov.w	fp, #0
 8013612:	68a3      	ldr	r3, [r4, #8]
 8013614:	6822      	ldr	r2, [r4, #0]
 8013616:	2b00      	cmp	r3, #0
 8013618:	d03d      	beq.n	8013696 <_scanf_i+0x15e>
 801361a:	6831      	ldr	r1, [r6, #0]
 801361c:	6960      	ldr	r0, [r4, #20]
 801361e:	f891 c000 	ldrb.w	ip, [r1]
 8013622:	f810 000c 	ldrb.w	r0, [r0, ip]
 8013626:	2800      	cmp	r0, #0
 8013628:	d035      	beq.n	8013696 <_scanf_i+0x15e>
 801362a:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 801362e:	d124      	bne.n	801367a <_scanf_i+0x142>
 8013630:	0510      	lsls	r0, r2, #20
 8013632:	d522      	bpl.n	801367a <_scanf_i+0x142>
 8013634:	f10b 0b01 	add.w	fp, fp, #1
 8013638:	f1b9 0f00 	cmp.w	r9, #0
 801363c:	d003      	beq.n	8013646 <_scanf_i+0x10e>
 801363e:	3301      	adds	r3, #1
 8013640:	f109 39ff 	add.w	r9, r9, #4294967295
 8013644:	60a3      	str	r3, [r4, #8]
 8013646:	6873      	ldr	r3, [r6, #4]
 8013648:	3b01      	subs	r3, #1
 801364a:	2b00      	cmp	r3, #0
 801364c:	6073      	str	r3, [r6, #4]
 801364e:	dd1b      	ble.n	8013688 <_scanf_i+0x150>
 8013650:	6833      	ldr	r3, [r6, #0]
 8013652:	3301      	adds	r3, #1
 8013654:	6033      	str	r3, [r6, #0]
 8013656:	68a3      	ldr	r3, [r4, #8]
 8013658:	3b01      	subs	r3, #1
 801365a:	60a3      	str	r3, [r4, #8]
 801365c:	e7d9      	b.n	8013612 <_scanf_i+0xda>
 801365e:	f1bb 0f02 	cmp.w	fp, #2
 8013662:	d1ae      	bne.n	80135c2 <_scanf_i+0x8a>
 8013664:	6822      	ldr	r2, [r4, #0]
 8013666:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 801366a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 801366e:	d1bf      	bne.n	80135f0 <_scanf_i+0xb8>
 8013670:	2310      	movs	r3, #16
 8013672:	6063      	str	r3, [r4, #4]
 8013674:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8013678:	e7a2      	b.n	80135c0 <_scanf_i+0x88>
 801367a:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 801367e:	6022      	str	r2, [r4, #0]
 8013680:	780b      	ldrb	r3, [r1, #0]
 8013682:	f805 3b01 	strb.w	r3, [r5], #1
 8013686:	e7de      	b.n	8013646 <_scanf_i+0x10e>
 8013688:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801368c:	4631      	mov	r1, r6
 801368e:	4650      	mov	r0, sl
 8013690:	4798      	blx	r3
 8013692:	2800      	cmp	r0, #0
 8013694:	d0df      	beq.n	8013656 <_scanf_i+0x11e>
 8013696:	6823      	ldr	r3, [r4, #0]
 8013698:	05d9      	lsls	r1, r3, #23
 801369a:	d50d      	bpl.n	80136b8 <_scanf_i+0x180>
 801369c:	42bd      	cmp	r5, r7
 801369e:	d909      	bls.n	80136b4 <_scanf_i+0x17c>
 80136a0:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80136a4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80136a8:	4632      	mov	r2, r6
 80136aa:	4650      	mov	r0, sl
 80136ac:	4798      	blx	r3
 80136ae:	f105 39ff 	add.w	r9, r5, #4294967295
 80136b2:	464d      	mov	r5, r9
 80136b4:	42bd      	cmp	r5, r7
 80136b6:	d028      	beq.n	801370a <_scanf_i+0x1d2>
 80136b8:	6822      	ldr	r2, [r4, #0]
 80136ba:	f012 0210 	ands.w	r2, r2, #16
 80136be:	d113      	bne.n	80136e8 <_scanf_i+0x1b0>
 80136c0:	702a      	strb	r2, [r5, #0]
 80136c2:	6863      	ldr	r3, [r4, #4]
 80136c4:	9e01      	ldr	r6, [sp, #4]
 80136c6:	4639      	mov	r1, r7
 80136c8:	4650      	mov	r0, sl
 80136ca:	47b0      	blx	r6
 80136cc:	f8d8 3000 	ldr.w	r3, [r8]
 80136d0:	6821      	ldr	r1, [r4, #0]
 80136d2:	1d1a      	adds	r2, r3, #4
 80136d4:	f8c8 2000 	str.w	r2, [r8]
 80136d8:	f011 0f20 	tst.w	r1, #32
 80136dc:	681b      	ldr	r3, [r3, #0]
 80136de:	d00f      	beq.n	8013700 <_scanf_i+0x1c8>
 80136e0:	6018      	str	r0, [r3, #0]
 80136e2:	68e3      	ldr	r3, [r4, #12]
 80136e4:	3301      	adds	r3, #1
 80136e6:	60e3      	str	r3, [r4, #12]
 80136e8:	1bed      	subs	r5, r5, r7
 80136ea:	44ab      	add	fp, r5
 80136ec:	6925      	ldr	r5, [r4, #16]
 80136ee:	445d      	add	r5, fp
 80136f0:	6125      	str	r5, [r4, #16]
 80136f2:	2000      	movs	r0, #0
 80136f4:	b007      	add	sp, #28
 80136f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80136fa:	f04f 0b00 	mov.w	fp, #0
 80136fe:	e7ca      	b.n	8013696 <_scanf_i+0x15e>
 8013700:	07ca      	lsls	r2, r1, #31
 8013702:	bf4c      	ite	mi
 8013704:	8018      	strhmi	r0, [r3, #0]
 8013706:	6018      	strpl	r0, [r3, #0]
 8013708:	e7eb      	b.n	80136e2 <_scanf_i+0x1aa>
 801370a:	2001      	movs	r0, #1
 801370c:	e7f2      	b.n	80136f4 <_scanf_i+0x1bc>
 801370e:	bf00      	nop
 8013710:	080145f8 	.word	0x080145f8
 8013714:	080108ed 	.word	0x080108ed
 8013718:	080107f1 	.word	0x080107f1
 801371c:	08014c36 	.word	0x08014c36

08013720 <_read_r>:
 8013720:	b538      	push	{r3, r4, r5, lr}
 8013722:	4d07      	ldr	r5, [pc, #28]	; (8013740 <_read_r+0x20>)
 8013724:	4604      	mov	r4, r0
 8013726:	4608      	mov	r0, r1
 8013728:	4611      	mov	r1, r2
 801372a:	2200      	movs	r2, #0
 801372c:	602a      	str	r2, [r5, #0]
 801372e:	461a      	mov	r2, r3
 8013730:	f7ef fbf4 	bl	8002f1c <_read>
 8013734:	1c43      	adds	r3, r0, #1
 8013736:	d102      	bne.n	801373e <_read_r+0x1e>
 8013738:	682b      	ldr	r3, [r5, #0]
 801373a:	b103      	cbz	r3, 801373e <_read_r+0x1e>
 801373c:	6023      	str	r3, [r4, #0]
 801373e:	bd38      	pop	{r3, r4, r5, pc}
 8013740:	200057ac 	.word	0x200057ac
 8013744:	00000000 	.word	0x00000000

08013748 <nan>:
 8013748:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8013750 <nan+0x8>
 801374c:	4770      	bx	lr
 801374e:	bf00      	nop
 8013750:	00000000 	.word	0x00000000
 8013754:	7ff80000 	.word	0x7ff80000

08013758 <__sccl>:
 8013758:	b570      	push	{r4, r5, r6, lr}
 801375a:	780b      	ldrb	r3, [r1, #0]
 801375c:	4604      	mov	r4, r0
 801375e:	2b5e      	cmp	r3, #94	; 0x5e
 8013760:	bf0b      	itete	eq
 8013762:	784b      	ldrbeq	r3, [r1, #1]
 8013764:	1c48      	addne	r0, r1, #1
 8013766:	1c88      	addeq	r0, r1, #2
 8013768:	2200      	movne	r2, #0
 801376a:	bf08      	it	eq
 801376c:	2201      	moveq	r2, #1
 801376e:	1e61      	subs	r1, r4, #1
 8013770:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8013774:	f801 2f01 	strb.w	r2, [r1, #1]!
 8013778:	42a9      	cmp	r1, r5
 801377a:	d1fb      	bne.n	8013774 <__sccl+0x1c>
 801377c:	b90b      	cbnz	r3, 8013782 <__sccl+0x2a>
 801377e:	3801      	subs	r0, #1
 8013780:	bd70      	pop	{r4, r5, r6, pc}
 8013782:	f082 0101 	eor.w	r1, r2, #1
 8013786:	54e1      	strb	r1, [r4, r3]
 8013788:	1c42      	adds	r2, r0, #1
 801378a:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 801378e:	2d2d      	cmp	r5, #45	; 0x2d
 8013790:	f102 36ff 	add.w	r6, r2, #4294967295
 8013794:	4610      	mov	r0, r2
 8013796:	d006      	beq.n	80137a6 <__sccl+0x4e>
 8013798:	2d5d      	cmp	r5, #93	; 0x5d
 801379a:	d0f1      	beq.n	8013780 <__sccl+0x28>
 801379c:	b90d      	cbnz	r5, 80137a2 <__sccl+0x4a>
 801379e:	4630      	mov	r0, r6
 80137a0:	e7ee      	b.n	8013780 <__sccl+0x28>
 80137a2:	462b      	mov	r3, r5
 80137a4:	e7ef      	b.n	8013786 <__sccl+0x2e>
 80137a6:	7816      	ldrb	r6, [r2, #0]
 80137a8:	2e5d      	cmp	r6, #93	; 0x5d
 80137aa:	d0fa      	beq.n	80137a2 <__sccl+0x4a>
 80137ac:	42b3      	cmp	r3, r6
 80137ae:	dcf8      	bgt.n	80137a2 <__sccl+0x4a>
 80137b0:	4618      	mov	r0, r3
 80137b2:	3001      	adds	r0, #1
 80137b4:	4286      	cmp	r6, r0
 80137b6:	5421      	strb	r1, [r4, r0]
 80137b8:	dcfb      	bgt.n	80137b2 <__sccl+0x5a>
 80137ba:	43d8      	mvns	r0, r3
 80137bc:	4430      	add	r0, r6
 80137be:	1c5d      	adds	r5, r3, #1
 80137c0:	42b3      	cmp	r3, r6
 80137c2:	bfa8      	it	ge
 80137c4:	2000      	movge	r0, #0
 80137c6:	182b      	adds	r3, r5, r0
 80137c8:	3202      	adds	r2, #2
 80137ca:	e7de      	b.n	801378a <__sccl+0x32>

080137cc <__submore>:
 80137cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80137d0:	460c      	mov	r4, r1
 80137d2:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80137d4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80137d8:	4299      	cmp	r1, r3
 80137da:	d11d      	bne.n	8013818 <__submore+0x4c>
 80137dc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80137e0:	f7fb f88c 	bl	800e8fc <_malloc_r>
 80137e4:	b918      	cbnz	r0, 80137ee <__submore+0x22>
 80137e6:	f04f 30ff 	mov.w	r0, #4294967295
 80137ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80137ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80137f2:	63a3      	str	r3, [r4, #56]	; 0x38
 80137f4:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 80137f8:	6360      	str	r0, [r4, #52]	; 0x34
 80137fa:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 80137fe:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8013802:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8013806:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 801380a:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 801380e:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8013812:	6020      	str	r0, [r4, #0]
 8013814:	2000      	movs	r0, #0
 8013816:	e7e8      	b.n	80137ea <__submore+0x1e>
 8013818:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 801381a:	0077      	lsls	r7, r6, #1
 801381c:	463a      	mov	r2, r7
 801381e:	f7ff f985 	bl	8012b2c <_realloc_r>
 8013822:	4605      	mov	r5, r0
 8013824:	2800      	cmp	r0, #0
 8013826:	d0de      	beq.n	80137e6 <__submore+0x1a>
 8013828:	eb00 0806 	add.w	r8, r0, r6
 801382c:	4601      	mov	r1, r0
 801382e:	4632      	mov	r2, r6
 8013830:	4640      	mov	r0, r8
 8013832:	f7fa ffe3 	bl	800e7fc <memcpy>
 8013836:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 801383a:	f8c4 8000 	str.w	r8, [r4]
 801383e:	e7e9      	b.n	8013814 <__submore+0x48>

08013840 <__ascii_wctomb>:
 8013840:	b149      	cbz	r1, 8013856 <__ascii_wctomb+0x16>
 8013842:	2aff      	cmp	r2, #255	; 0xff
 8013844:	bf85      	ittet	hi
 8013846:	238a      	movhi	r3, #138	; 0x8a
 8013848:	6003      	strhi	r3, [r0, #0]
 801384a:	700a      	strbls	r2, [r1, #0]
 801384c:	f04f 30ff 	movhi.w	r0, #4294967295
 8013850:	bf98      	it	ls
 8013852:	2001      	movls	r0, #1
 8013854:	4770      	bx	lr
 8013856:	4608      	mov	r0, r1
 8013858:	4770      	bx	lr
	...

0801385c <_fstat_r>:
 801385c:	b538      	push	{r3, r4, r5, lr}
 801385e:	4d07      	ldr	r5, [pc, #28]	; (801387c <_fstat_r+0x20>)
 8013860:	2300      	movs	r3, #0
 8013862:	4604      	mov	r4, r0
 8013864:	4608      	mov	r0, r1
 8013866:	4611      	mov	r1, r2
 8013868:	602b      	str	r3, [r5, #0]
 801386a:	f7ef fb9c 	bl	8002fa6 <_fstat>
 801386e:	1c43      	adds	r3, r0, #1
 8013870:	d102      	bne.n	8013878 <_fstat_r+0x1c>
 8013872:	682b      	ldr	r3, [r5, #0]
 8013874:	b103      	cbz	r3, 8013878 <_fstat_r+0x1c>
 8013876:	6023      	str	r3, [r4, #0]
 8013878:	bd38      	pop	{r3, r4, r5, pc}
 801387a:	bf00      	nop
 801387c:	200057ac 	.word	0x200057ac

08013880 <_isatty_r>:
 8013880:	b538      	push	{r3, r4, r5, lr}
 8013882:	4d06      	ldr	r5, [pc, #24]	; (801389c <_isatty_r+0x1c>)
 8013884:	2300      	movs	r3, #0
 8013886:	4604      	mov	r4, r0
 8013888:	4608      	mov	r0, r1
 801388a:	602b      	str	r3, [r5, #0]
 801388c:	f7ef fb9b 	bl	8002fc6 <_isatty>
 8013890:	1c43      	adds	r3, r0, #1
 8013892:	d102      	bne.n	801389a <_isatty_r+0x1a>
 8013894:	682b      	ldr	r3, [r5, #0]
 8013896:	b103      	cbz	r3, 801389a <_isatty_r+0x1a>
 8013898:	6023      	str	r3, [r4, #0]
 801389a:	bd38      	pop	{r3, r4, r5, pc}
 801389c:	200057ac 	.word	0x200057ac

080138a0 <_malloc_usable_size_r>:
 80138a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80138a4:	1f18      	subs	r0, r3, #4
 80138a6:	2b00      	cmp	r3, #0
 80138a8:	bfbc      	itt	lt
 80138aa:	580b      	ldrlt	r3, [r1, r0]
 80138ac:	18c0      	addlt	r0, r0, r3
 80138ae:	4770      	bx	lr

080138b0 <_init>:
 80138b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80138b2:	bf00      	nop
 80138b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80138b6:	bc08      	pop	{r3}
 80138b8:	469e      	mov	lr, r3
 80138ba:	4770      	bx	lr

080138bc <_fini>:
 80138bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80138be:	bf00      	nop
 80138c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80138c2:	bc08      	pop	{r3}
 80138c4:	469e      	mov	lr, r3
 80138c6:	4770      	bx	lr
