# FISC
FISC - Flexible Instruction Set Computer - Is the new Instruction Set Architecture inspired by ARMv8 and x86-64

# Instruction Set Architecture
![Complete ISA Specs](http://i.imgur.com/nqctFMi.jpg)

# Microarchitecture

The pipelined Microarchitecture can be described by the following diagram:
![High Level Microarchitecture](http://i.imgur.com/1XNjMSC.png)
5 main components are present:
> 1- Stage 1: **Fetch**  
> 2- Stage 2: **Decode**  
> 3- Stage 3: **Execute**  
> 4- Stage 4: **Memory Access**  
> 5- Stage 5: **Write Back**  


Stage 1: Fetch
--------------
![Stage 1 Fetch](http://i.imgur.com/rQ2PIP2.png)

Stage 2: Decode
--------------
![Stage 2 Decode](http://i.imgur.com/j9GLU1Y.png)

Stage 3: Execute
--------------
![Stage 3 Execute](http://i.imgur.com/A0u5QPA.png)

Stage 4: Memory Access
--------------
![Stage 4 Memory Access](http://i.imgur.com/s5U3T6v.png)

Stage 5: Write Back
--------------
![Stage 5 Write Back](http://i.imgur.com/IzolzTa.png)
