
---------- Begin Simulation Statistics ----------
final_tick                               28203100946649248                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    371                       # Simulator instruction rate (inst/s)
host_mem_usage                                 759064                       # Number of bytes of host memory used
host_op_rate                                      679                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9231.37                       # Real time elapsed on the host
host_tick_rate                           740215233272                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3425966                       # Number of instructions simulated
sim_ops                                       6265904                       # Number of ops (including micro ops) simulated
sim_seconds                               6833.199358                       # Number of seconds simulated
sim_ticks                                6833199358230000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            1                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        0                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted            0                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups             0                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS             0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branches                0                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events            0                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.committedInsts            0                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps            0                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts               0                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads                   0                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total            0                       # Class of committed instruction
system.switch_cpus_1.commit.refs                    0                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts                 0                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps                   0                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                          nan                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total                    nan                       # CPI: Total CPI of All Threads
system.switch_cpus_1.dtb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses                 0                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses                   0                       # TLB misses on write requests
system.switch_cpus_1.fetch.branchRate             nan                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.idleRate               nan                       # Percent of cycles fetch was idle
system.switch_cpus_1.fetch.rate                   nan                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean          nan                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev          nan                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0              0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1              0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2              0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3              0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4              0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5              0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6              0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7              0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8              0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches              0                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate                nan                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs                  0                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores                0                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles             0                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts            0                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts            0                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts            0                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts            0                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts            0                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts            0                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents            0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles            0                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles            0                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads            0                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers               0                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count                   0                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout                nan                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers               0                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate                  nan                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent                    0                       # cumulative count of insts sent to commit
system.switch_cpus_1.ipc                          nan                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total                    nan                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0                       # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total            0                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt                 0                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate              nan                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu             0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads            0                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes            0                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean          nan                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev          nan                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                      nan                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses                 0                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                   0                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores            0                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                      0                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts               0                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads                  0                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes                 0                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                 0                       # Request fanout histogram
system.membus.snoop_fanout::mean                  nan                       # Request fanout histogram
system.membus.snoop_fanout::stdev                 nan                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0                       # Request fanout histogram
system.membus.snoop_fanout::0                       0                       # Request fanout histogram
system.membus.snoop_fanout::1                       0                       # Request fanout histogram
system.membus.snoop_fanout::overflows               0                       # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                   0                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 28203100946649248                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28203100946649248                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28203100946649248                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 28203100946649248                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28203100946649248                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28203100946649248                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 28203100946649248                       # Cumulative time (in ticks) in various power states
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples                0                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                 nan                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                nan                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0                       # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0                       # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0                       # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0                       # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0                       # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0                       # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                  0                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 28203100946649248                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.replacements                              0                       # number of replacements
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 28203100946649248                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                        7381                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4096                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.802002                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks            292                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst              299                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data             3505                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.071289                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.072998                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.855713                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4096                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                         0                       # Number of tag accesses
system.l2.tags.data_accesses                        0                       # Number of data accesses
system.l2.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l2.tags.cache_averse                         0                       # Number of cache averse accesses
system.l2.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l2.tags.cache_averse_victims                 0                       # Number of cache averse victims
system.l2.tags.OPT_hits                             0                       # Number of OPT hits
system.l2.tags.OPT_misses                           0                       # Number of OPT misses
system.l2.tags.OPT_nan                              0                       # Number of OPT nan
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 28203100946649248                       # Cumulative time (in ticks) in various power states
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.replacements                              0                       # number of replacements
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 28203100946649248                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        29914                       # Cycle average of tags in use
system.l3.tags.total_refs                       56416                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     29914                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.885940                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.cpu.inst             1621                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data     28293.000000                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.cpu.inst        0.049469                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.863434                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.912903                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         29914                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        29914                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.912903                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                         0                       # Number of tag accesses
system.l3.tags.data_accesses                        0                       # Number of data accesses
system.l3.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l3.tags.cache_averse                         0                       # Number of cache averse accesses
system.l3.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l3.tags.cache_averse_victims                 0                       # Number of cache averse victims
system.l3.tags.OPT_hits                             0                       # Number of OPT hits
system.l3.tags.OPT_misses                           0                       # Number of OPT misses
system.l3.tags.OPT_nan                              0                       # Number of OPT nan
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 28203100946649248                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.snoops                               0                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples                0                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean                 nan                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev                nan                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0                       # Request fanout histogram
system.tol3bus.snoop_fanout::0                      0                       # Request fanout histogram
system.tol3bus.snoop_fanout::1                      0                       # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::total                  0                       # Request fanout histogram
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 28203100946649248                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState          1755196494                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     539406987150720.062500                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     98545507267920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     2540962863324000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       3178915357742640                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.216247                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 6605023814010000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 228175544220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     539406987150720.062500                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     98545507267920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     2540962863324000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       3178915357742640                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        465.216247                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 6605023814010000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 228175544220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 28203100946649248                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      4642796                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4642796                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      4642796                       # number of overall hits
system.cpu.icache.overall_hits::total         4642796                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2069                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2069                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2069                       # number of overall misses
system.cpu.icache.overall_misses::total          2069                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst      4644865                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4644865                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      4644865                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4644865                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000445                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000445                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000445                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000445                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1557                       # number of writebacks
system.cpu.icache.writebacks::total              1557                       # number of writebacks
system.cpu.icache.replacements                   1557                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      4642796                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4642796                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2069                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2069                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst      4644865                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4644865                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000445                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000445                       # miss rate for ReadReq accesses
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 28203100946649248                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           512.000000                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4644865                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2069                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2244.980667                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   512.000000                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          18581529                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         18581529                       # Number of data accesses
system.cpu.icache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.icache.tags.cache_averse           4644865                       # Number of cache averse accesses
system.cpu.icache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.icache.tags.cache_averse_victims         2069                       # Number of cache averse victims
system.cpu.icache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.icache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.icache.tags.OPT_nan                4644865                       # Number of OPT nan
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 28203100946649248                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28203100946649248                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 28203100946649248                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.itb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.itb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.itb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.itb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.itb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.itb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 28203100946649248                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 28203100946649248                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 28203100946649248                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.dtb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.dtb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dtb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.dtb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.dtb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.dtb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 28203100946649248                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1181629                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1181629                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1181724                       # number of overall hits
system.cpu.dcache.overall_hits::total         1181724                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        31150                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          31150                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        31243                       # number of overall misses
system.cpu.dcache.overall_misses::total         31243                       # number of overall misses
system.cpu.dcache.demand_accesses::.cpu.data      1212779                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1212779                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1212967                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1212967                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.025685                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.025685                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.025758                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.025758                       # miss rate for overall accesses
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        27508                       # number of writebacks
system.cpu.dcache.writebacks::total             27508                       # number of writebacks
system.cpu.dcache.replacements                  30731                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       629990                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          629990                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4401                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4401                       # number of ReadReq misses
system.cpu.dcache.ReadReq_accesses::.cpu.data       634391                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       634391                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006937                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006937                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_hits::.cpu.data       551639                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         551639                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        26749                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        26749                       # number of WriteReq misses
system.cpu.dcache.WriteReq_accesses::.cpu.data       578388                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       578388                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.046248                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.046248                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_hits::.cpu.data           95                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            95                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           93                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           93                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          188                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          188                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.494681                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.494681                       # miss rate for SoftPFReq accesses
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 28203100946649248                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           512.000000                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1212967                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             31243                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             38.823640                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   512.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     1.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4883111                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4883111                       # Number of data accesses
system.cpu.dcache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.dcache.tags.cache_averse           1212967                       # Number of cache averse accesses
system.cpu.dcache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dcache.tags.cache_averse_victims        31243                       # Number of cache averse victims
system.cpu.dcache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.dcache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.dcache.tags.OPT_nan                1212967                       # Number of OPT nan
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 28203100946649248                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON   3742440500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 28203097204208752                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
