#ifndef BCM56990_B0_ENUM_H
#define BCM56990_B0_ENUM_H
/*******************************************************************************
 *
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 * Tool: INTERNAL/regs/xgs/generate-chip.pl
 *
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 *
 * Enum definitions for the BCM56990_B0.
 */

#define ADAPT_RAM_CONTROLr 0
#define ADAPT_SER_CONTROLr 1
#define ALLOWED_PORT_BITMAP_PROFILEm 2
#define ALPM_FLEX_CTR_CONTROLr 3
#define ALT_TTL_FNm 4
#define AM_TABLEm 5
#define AVS_CEN_ROSC_ALL_IDL_HI_LOW_ROSCSr 6
#define AVS_CEN_ROSC_STATUSr 7
#define AVS_CLEAR_PMB_ERROR_STATUSr 8
#define AVS_HW_MNTR_AC_DCN_CEN_ROSC_0r 9
#define AVS_HW_MNTR_AC_PATGEN_HI_LO_DURr 10
#define AVS_HW_MNTR_ADC_SETTLING_TIMEr 11
#define AVS_HW_MNTR_AVS_INTR_FLAGSr 12
#define AVS_HW_MNTR_AVS_INTR_FLAGS_CLEARr 13
#define AVS_HW_MNTR_AVS_REGISTERS_LOCKSr 14
#define AVS_HW_MNTR_AVS_SPAREr 15
#define AVS_HW_MNTR_AVS_SPARE_0r 16
#define AVS_HW_MNTR_AVS_SPARE_1r 17
#define AVS_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_0r 18
#define AVS_HW_MNTR_ENABLE_DEFAULT_PVT_MNTRr 19
#define AVS_HW_MNTR_IDLE_STATE_0_CEN_ROSC_0r 20
#define AVS_HW_MNTR_INTR_POW_WDOG_ENr 21
#define AVS_HW_MNTR_INTR_POW_WDOG_EN_1r 22
#define AVS_HW_MNTR_INTR_POW_WDOG_EN_2r 23
#define AVS_HW_MNTR_INTR_POW_WDOG_EN_3r 24
#define AVS_HW_MNTR_INTR_SW_MEASUREMENT_DONE_ENr 25
#define AVS_HW_MNTR_LAST_MEASURED_SENSORr 26
#define AVS_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_0r 27
#define AVS_HW_MNTR_MEASUREMENTS_INIT_POW_WDOGr 28
#define AVS_HW_MNTR_MEASUREMENTS_INIT_PVT_MNTRr 29
#define AVS_HW_MNTR_ROSC_COUNTING_MODEr 30
#define AVS_HW_MNTR_ROSC_MEASUREMENT_TIME_CONTROLr 31
#define AVS_HW_MNTR_SEQUENCER_INITr 32
#define AVS_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_0r 33
#define AVS_HW_MNTR_SEQUENCER_MASK_PVT_MNTRr 34
#define AVS_HW_MNTR_SW_CONTROLSr 35
#define AVS_HW_MNTR_SW_MEASUREMENT_UNIT_BUSYr 36
#define AVS_HW_MNTR_TEMPERATURE_RESET_ENABLEr 37
#define AVS_HW_MNTR_TEMPERATURE_THRESHOLDr 38
#define AVS_MISC_CONTROL_0r 39
#define AVS_MISC_CONTROL_1r 40
#define AVS_MISC_CONTROL_2r 41
#define AVS_MISC_CONTROL_3r 42
#define AVS_MISC_STATUSr 43
#define AVS_MISC_STATUS_0r 44
#define AVS_MISC_STATUS_1r 45
#define AVS_PMB_ERROR_STATUSr 46
#define AVS_PMB_SLAVE_AVS_PWD_ACC_CONTROLr 47
#define AVS_PMB_SLAVE_AVS_PWD_CONTROLr 48
#define AVS_PMB_SLAVE_AVS_ROSC_LVT11_THRESHOLDr 49
#define AVS_PMB_SLAVE_AVS_ROSC_LVT8_LVT11_CONTROLr 50
#define AVS_PMB_SLAVE_AVS_ROSC_LVT8_LVT11_COUNTr 51
#define AVS_PMB_SLAVE_AVS_ROSC_LVT8_THRESHOLDr 52
#define AVS_PMB_SLAVE_AVS_ROSC_MISC_CONTROLr 53
#define AVS_PMB_SLAVE_AVS_ROSC_SVT11_THRESHOLDr 54
#define AVS_PMB_SLAVE_AVS_ROSC_SVT8_SVT11_CONTROLr 55
#define AVS_PMB_SLAVE_AVS_ROSC_SVT8_SVT11_COUNTr 56
#define AVS_PMB_SLAVE_AVS_ROSC_SVT8_THRESHOLDr 57
#define AVS_PMB_SLAVE_AVS_ROSC_ULVT11_THRESHOLDr 58
#define AVS_PMB_SLAVE_AVS_ROSC_ULVT8_THRESHOLDr 59
#define AVS_PMB_SLAVE_AVS_ROSC_ULVT8_ULVT11_CONTROLr 60
#define AVS_PMB_SLAVE_AVS_ROSC_ULVT8_ULVT11_COUNTr 61
#define AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROLr 62
#define AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_0r 63
#define AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_1r 64
#define AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_2r 65
#define AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_3r 66
#define AVS_PMB_TIMEOUTr 67
#define AVS_PVT_LOCAL_DIODE_SENSOR_STATUSr 68
#define AVS_PVT_MAIN_THERMAL_SENSOR_STATUSr 69
#define AVS_PVT_MNTR_CONFIG_DAC_CODEr 70
#define AVS_PVT_MNTR_CONFIG_DAC_CODE_PROGRAMMING_ENABLEr 71
#define AVS_PVT_MNTR_CONFIG_MAX_DAC_CODEr 72
#define AVS_PVT_MNTR_CONFIG_MIN_DAC_CODEr 73
#define AVS_PVT_MNTR_CONFIG_PVT_MNTR_CTRLr 74
#define AVS_PVT_MNTR_CONFIG_PVT_MNTR_SW_RESETBr 75
#define AVS_PVT_MNTR_CONFIG_PVT_MNTR_TP_MODE_ENABLEr 76
#define AVS_PVT_PAD_ADC_STATUSr 77
#define AVS_PVT_PAD_DAC_STATUSr 78
#define AVS_PVT_REMOTE_0_SENSOR_STATUSr 79
#define AVS_PVT_REMOTE_1_SENSOR_STATUSr 80
#define AVS_PVT_REMOTE_2_SENSOR_STATUSr 81
#define AVS_PVT_REMOTE_3_SENSOR_STATUSr 82
#define AVS_PVT_REMOTE_4_SENSOR_STATUSr 83
#define AVS_PVT_REMOTE_5_SENSOR_STATUSr 84
#define AVS_PVT_REMOTE_6_SENSOR_STATUSr 85
#define AVS_PVT_REMOTE_7_SENSOR_STATUSr 86
#define AVS_PVT_REMOTE_SENSOR_STATUSr 87
#define AVS_PVT_VMON_1P8V_STATUSr 88
#define AVS_PVT_VMON_1V_0_STATUSr 89
#define AVS_PVT_VMON_1V_1_STATUSr 90
#define AVS_PVT_VMON_1V_2_STATUSr 91
#define AVS_PVT_VMON_1V_3_STATUSr 92
#define AVS_PVT_VMON_1V_4_STATUSr 93
#define AVS_PVT_VMON_1V_5_STATUSr 94
#define AVS_PVT_VMON_1V_STATUSr 95
#define AVS_PVT_VMON_3P3V_STATUSr 96
#define AVS_ROSC_CEN_ROSC_THRESHOLD1_EN_0r 97
#define AVS_ROSC_CEN_ROSC_THRESHOLD2_EN_0r 98
#define AVS_ROSC_INTR_STATUS_THRESHOLD1_FAULTY_SENSORr 99
#define AVS_ROSC_INTR_STATUS_THRESHOLD2_FAULTY_SENSORr 100
#define AVS_ROSC_THRESHOLD1_CEN_ROSCr 101
#define AVS_ROSC_THRESHOLD1_DIRECTIONr 102
#define AVS_ROSC_THRESHOLD2_CEN_ROSCr 103
#define AVS_ROSC_THRESHOLD2_DIRECTIONr 104
#define AVS_TMON_ENABLE_OVER_TEMPERATURE_RESETr 105
#define AVS_TMON_ENABLE_TEMPERATURE_INTR_SOURCESr 106
#define AVS_TMON_SPARE_0r 107
#define AVS_TMON_TEMPERATURE_INTR_IDLE_TIMEr 108
#define AVS_TMON_TEMPERATURE_INTR_TEMPERATUREr 109
#define AVS_TMON_TEMPERATURE_INTR_THRESHOLDSr 110
#define AVS_TMON_TEMPERATURE_MEASUREMENT_STATUSr 111
#define AVS_TMON_TEMPERATURE_RESET_THRESHOLDr 112
#define AVS_TMON_TP_TMON_TEST_ENABLEr 113
#define AVS_TOP_CTRL_AVS_CONVERGENCE_STATUSr 114
#define AVS_TOP_CTRL_AVS_STATUS_INr 115
#define AVS_TOP_CTRL_AVS_STATUS_OUTr 116
#define AVS_TOP_CTRL_MEMORY_ASSISTr 117
#define AVS_TOP_CTRL_MEMORY_ASSIST_STATUSr 118
#define AVS_TOP_CTRL_MEMORY_STANDBY_DIAG_DECr 119
#define AVS_TOP_CTRL_OTP_AVS_INFOr 120
#define AVS_TOP_CTRL_OTP_STATUSr 121
#define AVS_TOP_CTRL_PVT_MNTR1_DAC_CODEr 122
#define AVS_TOP_CTRL_PVT_MNTR2_DAC_CODEr 123
#define AVS_TOP_CTRL_PVT_MNTR3_DAC_CODEr 124
#define AVS_TOP_CTRL_PVT_MNTR4_DAC_CODEr 125
#define AVS_TOP_CTRL_PVT_MNTR5_DAC_CODEr 126
#define AVS_TOP_CTRL_PVT_MNTR_DAC_CODEr 127
#define AVS_TOP_CTRL_REVIDr 128
#define AVS_TOP_CTRL_RMON_HZr 129
#define AVS_TOP_CTRL_RMON_RAWR_EXTr 130
#define AVS_TOP_CTRL_RMON_RAWR_INT_HZr 131
#define AVS_TOP_CTRL_RMON_RAWR_INT_VTr 132
#define AVS_TOP_CTRL_RMON_VTr 133
#define AVS_TOP_CTRL_S2_STANDBY_STATUSr 134
#define AVS_TOP_CTRL_SPARE_HIGHr 135
#define AVS_TOP_CTRL_SPARE_LOWr 136
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_DIAG_DECr 137
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_DIAG_DECr 138
#define AVS_TOP_CTRL_START_AVS_CPUr 139
#define AVS_TOP_CTRL_VOLTAGE_REGULATOR_PWRDNr 140
#define AVS_TOP_CTRL_VOLTAGE_REGULATOR_STATUSr 141
#define AVS_TOP_CTRL_VTRAP_STATUSr 142
#define AVS_TOP_CTRL_VTRAP_STATUS_CLEARr 143
#define BCAST_BLOCK_MASKm 144
#define BFD_RX_ACH_TYPE_CONTROL0r 145
#define BFD_RX_ACH_TYPE_CONTROL1r 146
#define BFD_RX_ACH_TYPE_MPLSTP1_32r 147
#define BFD_RX_ACH_TYPE_MPLSTPr 148
#define BFD_RX_UDP_CONTROLr 149
#define BFD_RX_UDP_CONTROL_1r 150
#define CDMAC_CLOCK_CTRLr 151
#define CDMAC_CTRLr 152
#define CDMAC_ECC_CTRLr 153
#define CDMAC_ECC_STATUSr 154
#define CDMAC_FIFO_STATUSr 155
#define CDMAC_INTR_ENABLEr 156
#define CDMAC_INTR_STATUSr 157
#define CDMAC_LAG_FAILOVER_STATUSr 158
#define CDMAC_LINK_INTR_CTRLr 159
#define CDMAC_LINK_INTR_STATUSr 160
#define CDMAC_MEM_CTRLr 161
#define CDMAC_MIB_COUNTER_CTRLr 162
#define CDMAC_MIB_COUNTER_MODEr 163
#define CDMAC_MIB_COUNTER_PROG_RANGE_CNTR0r 164
#define CDMAC_MIB_COUNTER_PROG_RANGE_CNTR1r 165
#define CDMAC_MIB_COUNTER_PROG_RANGE_CNTR2r 166
#define CDMAC_MIB_COUNTER_PROG_RANGE_CNTR3r 167
#define CDMAC_MODEr 168
#define CDMAC_PAUSE_CTRLr 169
#define CDMAC_PFC_CTRLr 170
#define CDMAC_PFC_DAr 171
#define CDMAC_PFC_OPCODEr 172
#define CDMAC_PFC_TYPEr 173
#define CDMAC_RSV_MASKr 174
#define CDMAC_RX_CTRLr 175
#define CDMAC_RX_LSS_CTRLr 176
#define CDMAC_RX_LSS_STATUSr 177
#define CDMAC_RX_MAC_SAr 178
#define CDMAC_RX_MAX_SIZEr 179
#define CDMAC_RX_VLAN_TAGr 180
#define CDMAC_SPAREr 181
#define CDMAC_TXFIFO_STATUSr 182
#define CDMAC_TX_CTRLr 183
#define CDMAC_TX_MAC_SAr 184
#define CDMAC_VERSION_IDr 185
#define CDMIB_MEMm 186
#define CDPORT_FAULT_LINK_STATUSr 187
#define CDPORT_FLOW_CONTROL_CONFIGr 188
#define CDPORT_GENERAL_SPARE0_REGr 189
#define CDPORT_GENERAL_SPARE1_REGr 190
#define CDPORT_GENERAL_SPARE2_REGr 191
#define CDPORT_GENERAL_SPARE3_REGr 192
#define CDPORT_INTR_MASKr 193
#define CDPORT_INTR_STATUSr 194
#define CDPORT_LAG_FAILOVER_CONFIGr 195
#define CDPORT_LED_CONTROLr 196
#define CDPORT_MAC_CONTROLr 197
#define CDPORT_MODE_REGr 198
#define CDPORT_PM_VERSION_IDr 199
#define CDPORT_PORT_INTR_ENABLEr 200
#define CDPORT_PORT_INTR_STATUSr 201
#define CDPORT_PORT_STATUSr 202
#define CDPORT_SBUS_CONTROLr 203
#define CDPORT_SPARE0_REGr 204
#define CDPORT_SPARE1_REGr 205
#define CDPORT_SPARE2_REGr 206
#define CDPORT_SPARE3_REGr 207
#define CDPORT_SW_FLOW_CONTROLr 208
#define CDPORT_TSC_CLOCK_CONTROLr 209
#define CDPORT_TSC_MEM_CTRLr 210
#define CDPORT_TSC_PLL_LOCK_STATUSr 211
#define CDPORT_TSC_UCMEM_DATAm 212
#define CDPORT_XGXS0_CTRL_REGr 213
#define CDPORT_XGXS0_LN0_STATUS_REGr 214
#define CDPORT_XGXS0_LN1_STATUS_REGr 215
#define CDPORT_XGXS0_LN2_STATUS_REGr 216
#define CDPORT_XGXS0_LN3_STATUS_REGr 217
#define CDPORT_XGXS0_STATUS_REGr 218
#define CENTRAL_CTR_EVICTION_CONTROLr 219
#define CENTRAL_CTR_EVICTION_COUNTER_FLAGr 220
#define CENTRAL_CTR_EVICTION_FIFOm 221
#define CENTRAL_CTR_EVICTION_FIFO_PARITY_CONTROLr 222
#define CENTRAL_CTR_EVICTION_FIFO_PARITY_ERRORr 223
#define CENTRAL_CTR_EVICTION_FIFO_RAM_CONTROLr 224
#define CENTRAL_CTR_EVICTION_FIFO_STATUSr 225
#define CENTRAL_CTR_EVICTION_INTR_ENABLEr 226
#define CENTRAL_CTR_EVICTION_INTR_STATUSr 227
#define COS_MAP_SELm 228
#define CPU_CONTROL_0r 229
#define CPU_CONTROL_1r 230
#define CPU_CONTROL_Mr 231
#define CPU_COS_MAPm 232
#define CPU_COS_MAP_CAM_BIST_CONFIG_1_64r 233
#define CPU_COS_MAP_CAM_BIST_CONFIG_64r 234
#define CPU_COS_MAP_CAM_BIST_STATUSr 235
#define CPU_COS_MAP_CAM_CONTROLr 236
#define CPU_COS_MAP_DATA_ONLYm 237
#define CPU_COS_MAP_ONLYm 238
#define CPU_HI_RQE_Q_NUMr 239
#define CPU_LO_RQE_Q_NUMr 240
#define CPU_MASQUERADE_COUNTER_DEST_TYPEr 241
#define CPU_PBMm 242
#define CPU_PKT_PROFILE_1r 243
#define CPU_PKT_PROFILE_2r 244
#define CPU_PKT_PROFILE_3r 245
#define CPU_TS_MAPm 246
#define DCN_ELIGIBILITY_IP_PROTOm 247
#define DCN_ELIGIBILITY_IP_TOSm 248
#define DCN_PROFILEm 249
#define DLB_ECMP_CURRENT_TIMEr 250
#define DLB_ECMP_EEM_CONFIGURATIONm 251
#define DLB_ECMP_ETHERTYPE_ELIGIBILITY_MAPm 252
#define DLB_ECMP_FINAL_MEMBERS_QUALITY_MEASUREm 253
#define DLB_ECMP_FLOWSET_INST0m 254
#define DLB_ECMP_FLOWSET_INST1m 255
#define DLB_ECMP_FLOWSET_MEMBER_INST0m 256
#define DLB_ECMP_FLOWSET_MEMBER_INST1m 257
#define DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_INST0m 258
#define DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_INST1m 259
#define DLB_ECMP_GLB_QUANTIZE_THRESHOLDm 260
#define DLB_ECMP_GROUP_ALT_NHI_MEMBERS_0_TO_12m 261
#define DLB_ECMP_GROUP_ALT_NHI_MEMBERS_13_TO_25m 262
#define DLB_ECMP_GROUP_ALT_NHI_MEMBERS_26_TO_38m 263
#define DLB_ECMP_GROUP_ALT_NHI_MEMBERS_39_TO_51m 264
#define DLB_ECMP_GROUP_ALT_NHI_MEMBERS_52_TO_63m 265
#define DLB_ECMP_GROUP_ALT_PORT_MEMBERS_0_TO_15m 266
#define DLB_ECMP_GROUP_ALT_PORT_MEMBERS_16_TO_31m 267
#define DLB_ECMP_GROUP_ALT_PORT_MEMBERS_32_TO_47m 268
#define DLB_ECMP_GROUP_ALT_PORT_MEMBERS_48_TO_63m 269
#define DLB_ECMP_GROUP_CONTROLm 270
#define DLB_ECMP_GROUP_MEMBERSHIPm 271
#define DLB_ECMP_GROUP_MONITOR_CONTROLm 272
#define DLB_ECMP_GROUP_NHI_MEMBERS_0_TO_12m 273
#define DLB_ECMP_GROUP_NHI_MEMBERS_13_TO_25m 274
#define DLB_ECMP_GROUP_NHI_MEMBERS_26_TO_38m 275
#define DLB_ECMP_GROUP_NHI_MEMBERS_39_TO_51m 276
#define DLB_ECMP_GROUP_NHI_MEMBERS_52_TO_63m 277
#define DLB_ECMP_GROUP_PORT_MEMBERS_0_TO_15m 278
#define DLB_ECMP_GROUP_PORT_MEMBERS_16_TO_31m 279
#define DLB_ECMP_GROUP_PORT_MEMBERS_32_TO_47m 280
#define DLB_ECMP_GROUP_PORT_MEMBERS_48_TO_63m 281
#define DLB_ECMP_GROUP_STATS_INST0m 282
#define DLB_ECMP_GROUP_STATS_INST1m 283
#define DLB_ECMP_HW_RESET_CONTROLr 284
#define DLB_ECMP_INTR_ENABLEr 285
#define DLB_ECMP_INTR_STATUSr 286
#define DLB_ECMP_LINK_CONTROLm 287
#define DLB_ECMP_MONITOR_CONTROL_INST0r 288
#define DLB_ECMP_MONITOR_CONTROL_INST1r 289
#define DLB_ECMP_MONITOR_IFP_CONTROL_INST0r 290
#define DLB_ECMP_MONITOR_IFP_CONTROL_INST1r 291
#define DLB_ECMP_MONITOR_MIRROR_CONFIGr 292
#define DLB_ECMP_OPTIMAL_CANDIDATE_INST0m 293
#define DLB_ECMP_OPTIMAL_CANDIDATE_INST1m 294
#define DLB_ECMP_PORT_AVG_QUALITY_MEASUREm 295
#define DLB_ECMP_PORT_INST_QUALITY_MEASUREm 296
#define DLB_ECMP_PORT_QUALITY_MAPPINGm 297
#define DLB_ECMP_PORT_QUALITY_UPDATE_MEASURE_CONTROLm 298
#define DLB_ECMP_PORT_STATEm 299
#define DLB_ECMP_QUALITY_MEASURE_CONTROLr 300
#define DLB_ECMP_QUANTIZED_AVG_QUALITY_MEASUREm 301
#define DLB_ECMP_QUANTIZE_CONTROLm 302
#define DLB_ECMP_RAM_CONTROL_0r 303
#define DLB_ECMP_RAM_CONTROL_1r 304
#define DLB_ECMP_RANDOM_SELECTION_CONTROL_INST0r 305
#define DLB_ECMP_RANDOM_SELECTION_CONTROL_INST1r 306
#define DLB_ECMP_REFRESH_DISABLEr 307
#define DLB_ECMP_REFRESH_INDEXr 308
#define DLB_ECMP_SER_CONTROLr 309
#define DLB_ECMP_SER_CONTROL_2r 310
#define DLB_ECMP_SER_FIFOm 311
#define DLB_ECMP_SER_FIFO_CTRLr 312
#define DLB_ECMP_SER_FIFO_STATUSr 313
#define DLB_ID_0_TO_63_ENABLEr 314
#define DLB_ID_64_TO_127_ENABLEr 315
#define DLB_IETR_CLK_CTRLr 316
#define DOS_CONTROLr 317
#define DOS_CONTROL_2r 318
#define DOS_CONTROL_3r 319
#define DROP_CONTROL_0r 320
#define DSCP_TABLEm 321
#define EBTOQ_DEBUGr 322
#define EBTOQ_ENQ_DEQ_EOP_PREFETCH_COLLISION_DEBUGr 323
#define EBTOQ_STATUSr 324
#define ECMP_GROUP_DLB_ID_OFFSETr 325
#define ECMP_RANDOM_LB_CONFIG_INST0r 326
#define ECMP_RANDOM_LB_CONFIG_INST1r 327
#define ECN_CONTROLr 328
#define EDB_AUX_RESERVED_CREDIT_COUNTr 329
#define EDB_BUF_CFG_OVERRIDEr 330
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLEr 331
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_127_96r 332
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_159_128r 333
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_191_160r 334
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_223_192r 335
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_255_224r 336
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_287_256r 337
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_31_0r 338
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_63_32r 339
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_95_64r 340
#define EDB_CONTROL_BUFFER_ECC_ENr 341
#define EDB_CONTROL_BUFFER_EN_COR_ERR_RPTr 342
#define EDB_DATA_BUFFER_ECC_ENr 343
#define EDB_DATA_BUFFER_EN_COR_ERR_RPTr 344
#define EDB_DBG_Ar 345
#define EDB_DBG_Br 346
#define EDB_DBG_Cr 347
#define EDB_DEVICE_TO_PHYSICAL_PORT_NUMBER_MAPPINGm 348
#define EDB_INTR_ENABLEr 349
#define EDB_INTR_STATUSr 350
#define EDB_INT_ENr 351
#define EDB_INT_STATUSr 352
#define EDB_IP_CUT_THRU_CLASSm 353
#define EDB_MISC_CTRLr 354
#define EDB_PM0_BUF_START_END_ADDRr 355
#define EDB_PM0_BUF_START_END_ADDR_0_1r 356
#define EDB_PM0_BUF_START_END_ADDR_2_3r 357
#define EDB_PM1_BUF_START_END_ADDRr 358
#define EDB_PM1_BUF_START_END_ADDR_0_1r 359
#define EDB_PM1_BUF_START_END_ADDR_2_3r 360
#define EDB_PM2_BUF_START_END_ADDRr 361
#define EDB_PM2_BUF_START_END_ADDR_0_1r 362
#define EDB_PM2_BUF_START_END_ADDR_2_3r 363
#define EDB_PM3_BUF_START_END_ADDRr 364
#define EDB_PM3_BUF_START_END_ADDR_0_1r 365
#define EDB_PM3_BUF_START_END_ADDR_2_3r 366
#define EDB_PORT_MODE_OVERRIDEr 367
#define EDB_PUSH_CNT_FIFO_MAX_USED_ENTRIESr 368
#define EDB_RAM_TM_CONTROLr 369
#define EDB_RAM_TM_CONTROL_0r 370
#define EDB_RAM_TM_CONTROL_1r 371
#define EDB_SER_FIFOm 372
#define EDB_SER_FIFO_CTRLr 373
#define EDB_SER_FIFO_STATUSr 374
#define EDB_SPECIAL_DROP_DEBUGr 375
#define EDB_XMIT_START_COUNTm 376
#define EFP_CAM_BIST_CONFIG_1_64r 377
#define EFP_CAM_BIST_CONFIG_64r 378
#define EFP_CAM_BIST_STATUSr 379
#define EFP_CAM_CONTROLr 380
#define EFP_CLASSID_SELECTORr 381
#define EFP_CLASSID_SELECTOR_2r 382
#define EFP_EN_COR_ERR_RPTr 383
#define EFP_KEY4_L3_CLASSID_SELECTORr 384
#define EFP_KEY4_MDL_SELECTORr 385
#define EFP_KEY8_L3_CLASSID_SELECTORr 386
#define EFP_POLICY_TABLEm 387
#define EFP_RAM_CONTROL_64r 388
#define EFP_SER_CONTROLr 389
#define EFP_SLICE_CONTROLr 390
#define EFP_SLICE_MAPr 391
#define EFP_TCAMm 392
#define EGR_1588_EGRESS_CTRLr 393
#define EGR_1588_INGRESS_CTRLr 394
#define EGR_1588_LINK_DELAY_64r 395
#define EGR_1588_PARSING_CONTROLr 396
#define EGR_1588_SAm 397
#define EGR_ADAPT_ACTION_TABLE_Am 398
#define EGR_ADAPT_ACTION_TABLE_Bm 399
#define EGR_ADAPT_ECCm 400
#define EGR_ADAPT_HASH_CONTROLm 401
#define EGR_ADAPT_HT_DEBUG_CMDm 402
#define EGR_ADAPT_HT_DEBUG_KEYm 403
#define EGR_ADAPT_HT_DEBUG_RESULTm 404
#define EGR_ADAPT_KEY_ATTRIBUTESm 405
#define EGR_ADAPT_REMAP_TABLE_Am 406
#define EGR_ADAPT_REMAP_TABLE_Bm 407
#define EGR_ADAPT_SINGLEm 408
#define EGR_CONFIGr 409
#define EGR_CONFIG_1r 410
#define EGR_COUNTER_CONTROLr 411
#define EGR_DBGr 412
#define EGR_DBG_2r 413
#define EGR_DCN_PROFILEm 414
#define EGR_DII_AUX_ARB_CONTROLr 415
#define EGR_DII_DEBUG_CONFIGr 416
#define EGR_DII_DPP_CTRLr 417
#define EGR_DII_ECC_CONTROLr 418
#define EGR_DII_EVENT_FIFO_STATUSr 419
#define EGR_DII_EVENT_FIFO_STATUS_1r 420
#define EGR_DII_HW_RESET_CONTROL_0r 421
#define EGR_DII_HW_STATUSr 422
#define EGR_DII_INTR_ENABLEr 423
#define EGR_DII_INTR_STATUSr 424
#define EGR_DII_NULL_SLOT_CFGr 425
#define EGR_DII_Q_BEGINr 426
#define EGR_DII_RAM_CONTROLr 427
#define EGR_DII_SER_CONTROL_0r 428
#define EGR_DII_SER_CONTROL_1r 429
#define EGR_DII_SER_SCAN_CONFIGr 430
#define EGR_DII_SER_SCAN_STATUSr 431
#define EGR_DOI_EVENT_FIFO_STATUSr 432
#define EGR_DOI_HW_STATUSr 433
#define EGR_DOI_INTR_ENABLEr 434
#define EGR_DOI_INTR_STATUSr 435
#define EGR_DOI_RAM_CONTROLr 436
#define EGR_DOI_SER_CONTROLr 437
#define EGR_DOI_SER_FIFOm 438
#define EGR_DOI_SER_FIFO_CTRLr 439
#define EGR_DOI_SER_FIFO_STATUSr 440
#define EGR_DOI_SER_STATUSr 441
#define EGR_DROP_VECTORr 442
#define EGR_DSCP_TABLEm 443
#define EGR_DVPm 444
#define EGR_DVP_2m 445
#define EGR_ECN_CONTROLr 446
#define EGR_ECN_COUNTER_64r 447
#define EGR_EFPMOD_HW_CONFIGr 448
#define EGR_EFPMOD_RAM_CONTROLr 449
#define EGR_EFPMOD_SER_CONTROLr 450
#define EGR_EFPPARS_HW_CONFIGr 451
#define EGR_EFPPARS_OPAQUE_TAG_CONFIGr 452
#define EGR_EFPPARS_OPAQUE_TAG_CONFIG_0r 453
#define EGR_EFPPARS_OPAQUE_TAG_CONFIG_1r 454
#define EGR_EFPPARS_RAM_CONTROLr 455
#define EGR_EFPPARS_SER_CONTROLr 456
#define EGR_EFP_HW_CONFIGr 457
#define EGR_ENABLEm 458
#define EGR_EPARS_EN_COR_ERR_RPTr 459
#define EGR_EPARS_HW_CONFIGr 460
#define EGR_EPARS_INNER_L2_OPAQUE_TAG_CONFIGr 461
#define EGR_EPARS_OPAQUE_TAG_CONFIGr 462
#define EGR_EPARS_OPAQUE_TAG_CONFIG_0r 463
#define EGR_EPARS_OPAQUE_TAG_CONFIG_1r 464
#define EGR_EPARS_RAM_CONTROLr 465
#define EGR_EPARS_RAM_MSP_ECC_CTRLr 466
#define EGR_EPARS_SER_CONTROLr 467
#define EGR_EPARS_XOR_CONTROLr 468
#define EGR_EPMOD_EN_COR_ERR_RPTr 469
#define EGR_EPMOD_HW_CONFIGr 470
#define EGR_EPMOD_L2_OPAQUE_TAG_CONFIGr 471
#define EGR_EPMOD_RAM_CONTROLr 472
#define EGR_EPMOD_SER_CONTROLr 473
#define EGR_ESW_HW_CONFIGr 474
#define EGR_EVENT_MASKr 475
#define EGR_EVENT_MASK_0r 476
#define EGR_EVENT_MASK_1r 477
#define EGR_EVENT_MASK_2r 478
#define EGR_EVENT_MASK_3r 479
#define EGR_EVENT_MASK_4r 480
#define EGR_EVENT_MASK_5r 481
#define EGR_EVENT_MASK_6r 482
#define EGR_EVENT_MASK_7r 483
#define EGR_FLEXIBLE_IPV6_EXT_HDRr 484
#define EGR_FLEX_CTR_OFFSET_TABLE_0_INST0m 485
#define EGR_FLEX_CTR_OFFSET_TABLE_0_INST1m 486
#define EGR_FLEX_CTR_OFFSET_TABLE_1_INST0m 487
#define EGR_FLEX_CTR_OFFSET_TABLE_1_INST1m 488
#define EGR_FLEX_CTR_OFFSET_TABLE_2_INST0m 489
#define EGR_FLEX_CTR_OFFSET_TABLE_2_INST1m 490
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_INST0r 491
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_INST1r 492
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_1_INST0r 493
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_1_INST1r 494
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_2_INST0r 495
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_2_INST1r 496
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_INST0r 497
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_INST1r 498
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1_INST0r 499
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1_INST1r 500
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2_INST0r 501
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2_INST1r 502
#define EGR_FRAGMENT_ID_TABLE_INST0m 503
#define EGR_FRAGMENT_ID_TABLE_INST1m 504
#define EGR_GPP_ATTRIBUTESm 505
#define EGR_GSH_ETHERTYPE_1r 506
#define EGR_GSH_ETHERTYPE_2r 507
#define EGR_HG_HDR_PROT_STATUS_TX_CONTROLr 508
#define EGR_HISTO_DST_PORT_MAPr 509
#define EGR_HISTO_MON_0_CONFIGr 510
#define EGR_HISTO_MON_1_CONFIGr 511
#define EGR_HISTO_MON_2_CONFIGr 512
#define EGR_HISTO_MON_3_CONFIGr 513
#define EGR_HISTO_SRC_PORT_MAPr 514
#define EGR_IFA_HDR_CONFIG_0r 515
#define EGR_IFA_HDR_CONFIG_1r 516
#define EGR_INGRESS_PORT_TPID_SELECTr 517
#define EGR_ING_PORTm 518
#define EGR_ING_PORT_2m 519
#define EGR_ING_VFIm 520
#define EGR_INTR_ENABLE_2r 521
#define EGR_INTR_STATUS_2r 522
#define EGR_INT_ACTION_PROFILEm 523
#define EGR_INT_CN_TO_EXP_MAPPING_TABLEm 524
#define EGR_INT_CN_TO_IP_MAPPINGm 525
#define EGR_INT_CN_UPDATEm 526
#define EGR_INT_EGRESS_TIME_DELTAr 527
#define EGR_INT_METADATA_FIFO_CTRL_INST0r 528
#define EGR_INT_METADATA_FIFO_CTRL_INST1r 529
#define EGR_INT_METADATA_FIFO_INST0m 530
#define EGR_INT_METADATA_FIFO_INST1m 531
#define EGR_INT_METADATA_FIFO_STATUS_INST0r 532
#define EGR_INT_METADATA_FIFO_STATUS_INST1r 533
#define EGR_INT_PORT_META_DATAr 534
#define EGR_INT_SWITCH_IDr 535
#define EGR_IOAM_HDR_CONFIG_0r 536
#define EGR_IOAM_HDR_CONFIG_0_V4r 537
#define EGR_IOAM_HDR_CONFIG_0_V6_LWRr 538
#define EGR_IOAM_HDR_CONFIG_0_V6_UPRr 539
#define EGR_IOAM_HDR_CONFIG_1r 540
#define EGR_IPMCm 541
#define EGR_IPMC_CFG2r 542
#define EGR_IPV6_PREFIX_LISTm 543
#define EGR_IP_ECN_TO_EXP_MAPPING_TABLEm 544
#define EGR_IP_TO_INT_CN_MAPPINGm 545
#define EGR_IP_TUNNELm 546
#define EGR_IP_TUNNEL_IPV6m 547
#define EGR_IP_TUNNEL_MPLSm 548
#define EGR_L3_INTFm 549
#define EGR_L3_INTF_BANK_CONFIGr 550
#define EGR_L3_NEXT_HOPm 551
#define EGR_L3_NEXT_HOP_BANK_CONFIGr 552
#define EGR_L3_NEXT_HOP_OBJECT_MAPm 553
#define EGR_LATENCY_ECN_INT_CN_UPDATEm 554
#define EGR_LATENCY_ECN_PROFILEm 555
#define EGR_LOOPBACK_CONTROLr 556
#define EGR_LOOPBACK_PROFILEm 557
#define EGR_MAC_DA_PROFILEm 558
#define EGR_MASKm 559
#define EGR_MAX_USED_ENTRIESm 560
#define EGR_MC_CONTROL_1r 561
#define EGR_MC_CONTROL_2r 562
#define EGR_MD_HDR_ATTRSm 563
#define EGR_MD_HDR_CONST_PROFILEm 564
#define EGR_MD_HDR_FS_PROFILEm 565
#define EGR_METADATA_PROFILEm 566
#define EGR_MIRROR_ENCAP_CONTROLm 567
#define EGR_MIRROR_ENCAP_DATA_1m 568
#define EGR_MIRROR_ENCAP_DATA_2m 569
#define EGR_MIRROR_ENCAP_DESTINATIONm 570
#define EGR_MIRROR_ENCAP_PSAMPr 571
#define EGR_MIRROR_PSAMP_FORMAT_2_MONITORr 572
#define EGR_MIRROR_SEQ_INST0m 573
#define EGR_MIRROR_SEQ_INST1m 574
#define EGR_MIRROR_SESSIONm 575
#define EGR_MIRROR_USER_META_DATAm 576
#define EGR_MIRROR_ZERO_OFFSET_PROFILEm 577
#define EGR_MIRROR_ZERO_PAYLOAD_OFFSET_CFG_0r 578
#define EGR_MIRROR_ZERO_PAYLOAD_OFFSET_CFG_1r 579
#define EGR_MIRROR_ZERO_PAYLOAD_OFFSET_CFG_2r 580
#define EGR_MIRROR_ZERO_PAYLOAD_OFFSET_CFG_3r 581
#define EGR_MIRROR_ZERO_PAYLOAD_PARSE_CFG_0r 582
#define EGR_MIRROR_ZERO_PAYLOAD_PARSE_CFG_1r 583
#define EGR_MIRROR_ZERO_PAYLOAD_PARSE_CFG_2r 584
#define EGR_MMU_CELL_CREDITm 585
#define EGR_MMU_REQUESTSm 586
#define EGR_MPLS_EXP_MAPPING_1m 587
#define EGR_MPLS_EXP_MAPPING_2m 588
#define EGR_MPLS_EXP_PRI_MAPPINGm 589
#define EGR_MPLS_PRI_MAPPINGm 590
#define EGR_MTUr 591
#define EGR_MTU_CHECK_PROFILEm 592
#define EGR_NETWORK_PRUNE_CONTROLm 593
#define EGR_NHOP_FLEX_CTR_CONTROLr 594
#define EGR_NTP_CONFIGr 595
#define EGR_OUTER_TPIDr 596
#define EGR_OUTER_TPID_0r 597
#define EGR_OUTER_TPID_1r 598
#define EGR_OUTER_TPID_2r 599
#define EGR_OUTER_TPID_3r 600
#define EGR_O_NHOP_FLEX_CTR_CONTROLr 601
#define EGR_PER_PORT_BUFFER_SFT_RESETm 602
#define EGR_PKT_MODS_CONTROLr 603
#define EGR_PKT_MODS_CONTROL_2r 604
#define EGR_PORTm 605
#define EGR_PORT_1r 606
#define EGR_PORT_CREDIT_RESETm 607
#define EGR_PORT_REQUESTSm 608
#define EGR_PRI_CNG_MAPm 609
#define EGR_PVLAN_EPORT_CONTROLr 610
#define EGR_Q_ENDr 611
#define EGR_SBS_CONTROLr 612
#define EGR_SER_FIFO_2m 613
#define EGR_SER_FIFO_CTRL_2r 614
#define EGR_SER_FIFO_STATUS_2r 615
#define EGR_SFLOW_CONFIGr 616
#define EGR_SFLOW_CPU_COS_CONFIGr 617
#define EGR_SHAPING_CONTROLr 618
#define EGR_SRV6_CONTROL_1r 619
#define EGR_SRV6_CONTROL_2r 620
#define EGR_TS_CONTROLr 621
#define EGR_TS_CONTROL_2r 622
#define EGR_TS_ING_PORT_MAPm 623
#define EGR_TS_UTC_CONVERSIONm 624
#define EGR_TS_UTC_CONVERSION_2m 625
#define EGR_TUNNEL_ECN_ENCAPm 626
#define EGR_TUNNEL_ECN_ENCAP_2m 627
#define EGR_TUNNEL_ID_MASKr 628
#define EGR_TUNNEL_PIMDR1_CFG0r 629
#define EGR_TUNNEL_PIMDR1_CFG1r 630
#define EGR_TUNNEL_PIMDR2_CFG0r 631
#define EGR_TUNNEL_PIMDR2_CFG1r 632
#define EGR_VFIm 633
#define EGR_VFI_MEMBERSHIPm 634
#define EGR_VFI_MEMBERSHIP_2m 635
#define EGR_VFI_STG_Am 636
#define EGR_VFI_STG_Bm 637
#define EGR_VLAN_CONTROL_1r 638
#define EGR_VLAN_CONTROL_2r 639
#define EGR_VLAN_CONTROL_3r 640
#define EGR_VLAN_TAG_ACTION_PROFILEm 641
#define EGR_VXLAN_CONTROLr 642
#define EGR_VXLAN_CONTROL_2r 643
#define EGR_VXLAN_CONTROL_3r 644
#define EGR_WESP_PROTO_CONTROLr 645
#define EMIRROR_CONTROL_0m 646
#define EMIRROR_CONTROL_1m 647
#define EMIRROR_CONTROL_2m 648
#define EMIRROR_CONTROL_3m 649
#define EPC_LINK_BMAPm 650
#define EP_DPR_LATENCY_CONFIGr 651
#define EP_DPR_LATENCY_CONFIG_WR_ENr 652
#define EP_TO_CMIC_INTR_ENABLEr 653
#define EP_TO_CMIC_INTR_STATUSr 654
#define ETHERTYPE_MAPr 655
#define ETRAP_COLOR_EN_EGR_PORT_BMPm 656
#define ETRAP_COLOR_EN_INT_PRIr 657
#define ETRAP_COLOR_EN_PKT_TYPEr 658
#define ETRAP_DEBUG_CTRL_INST0r 659
#define ETRAP_DEBUG_CTRL_INST1r 660
#define ETRAP_EN_COR_ERR_RPTr 661
#define ETRAP_EVENT_FIFO_CTRL_INST0r 662
#define ETRAP_EVENT_FIFO_CTRL_INST1r 663
#define ETRAP_EVENT_FIFO_INST0m 664
#define ETRAP_EVENT_FIFO_INST1m 665
#define ETRAP_EVENT_FIFO_STATUS_INST0r 666
#define ETRAP_EVENT_FIFO_STATUS_INST1r 667
#define ETRAP_FILTER_0_TABLE_INST0m 668
#define ETRAP_FILTER_0_TABLE_INST1m 669
#define ETRAP_FILTER_1_TABLE_INST0m 670
#define ETRAP_FILTER_1_TABLE_INST1m 671
#define ETRAP_FILTER_2_TABLE_INST0m 672
#define ETRAP_FILTER_2_TABLE_INST1m 673
#define ETRAP_FILTER_3_TABLE_INST0m 674
#define ETRAP_FILTER_3_TABLE_INST1m 675
#define ETRAP_FILT_CFGr 676
#define ETRAP_FILT_EXCEED_CTR_INST0r 677
#define ETRAP_FILT_EXCEED_CTR_INST1r 678
#define ETRAP_FILT_THRESHr 679
#define ETRAP_FLOW_CFGr 680
#define ETRAP_FLOW_COUNT_LEFT_TABLE_INST0m 681
#define ETRAP_FLOW_COUNT_LEFT_TABLE_INST1m 682
#define ETRAP_FLOW_COUNT_RIGHT_TABLE_INST0m 683
#define ETRAP_FLOW_COUNT_RIGHT_TABLE_INST1m 684
#define ETRAP_FLOW_CTRL_LEFT_TABLE_INST0m 685
#define ETRAP_FLOW_CTRL_LEFT_TABLE_INST1m 686
#define ETRAP_FLOW_CTRL_RIGHT_TABLE_INST0m 687
#define ETRAP_FLOW_CTRL_RIGHT_TABLE_INST1m 688
#define ETRAP_FLOW_DETECT_CTR_INST0r 689
#define ETRAP_FLOW_DETECT_CTR_INST1r 690
#define ETRAP_FLOW_ELEPH_THRESHOLDr 691
#define ETRAP_FLOW_ELEPH_THR_REDr 692
#define ETRAP_FLOW_ELEPH_THR_YELr 693
#define ETRAP_FLOW_HASH_L0_TABLE_INST0m 694
#define ETRAP_FLOW_HASH_L0_TABLE_INST1m 695
#define ETRAP_FLOW_HASH_L1_TABLE_INST0m 696
#define ETRAP_FLOW_HASH_L1_TABLE_INST1m 697
#define ETRAP_FLOW_HASH_L2_TABLE_INST0m 698
#define ETRAP_FLOW_HASH_L2_TABLE_INST1m 699
#define ETRAP_FLOW_HASH_L3_TABLE_INST0m 700
#define ETRAP_FLOW_HASH_L3_TABLE_INST1m 701
#define ETRAP_FLOW_HASH_L4_TABLE_INST0m 702
#define ETRAP_FLOW_HASH_L4_TABLE_INST1m 703
#define ETRAP_FLOW_HASH_R0_TABLE_INST0m 704
#define ETRAP_FLOW_HASH_R0_TABLE_INST1m 705
#define ETRAP_FLOW_HASH_R1_TABLE_INST0m 706
#define ETRAP_FLOW_HASH_R1_TABLE_INST1m 707
#define ETRAP_FLOW_HASH_R2_TABLE_INST0m 708
#define ETRAP_FLOW_HASH_R2_TABLE_INST1m 709
#define ETRAP_FLOW_HASH_R3_TABLE_INST0m 710
#define ETRAP_FLOW_HASH_R3_TABLE_INST1m 711
#define ETRAP_FLOW_HASH_R4_TABLE_INST0m 712
#define ETRAP_FLOW_HASH_R4_TABLE_INST1m 713
#define ETRAP_FLOW_INS_FAIL_CTR_INST0r 714
#define ETRAP_FLOW_INS_FAIL_CTR_INST1r 715
#define ETRAP_FLOW_INS_SUCCESS_CTR_INST0r 716
#define ETRAP_FLOW_INS_SUCCESS_CTR_INST1r 717
#define ETRAP_FLOW_RESET_THRESHOLDr 718
#define ETRAP_HW_CONFIG_INST0r 719
#define ETRAP_HW_CONFIG_INST1r 720
#define ETRAP_HW_CONFIG_INSTr 721
#define ETRAP_INT_PRI_REMAP_TABLEm 722
#define ETRAP_LKUP_EN_ING_PORTm 723
#define ETRAP_LKUP_EN_INT_PRIr 724
#define ETRAP_LKUP_EN_PKT_TYPEr 725
#define ETRAP_MONITOR_CONFIG_INST0r 726
#define ETRAP_MONITOR_CONFIG_INST1r 727
#define ETRAP_MONITOR_MIRROR_CONFIGr 728
#define ETRAP_MSEC_INST0r 729
#define ETRAP_MSEC_INST1r 730
#define ETRAP_PROC_ENr 731
#define ETRAP_PROC_EN_2r 732
#define ETRAP_QUEUE_EN_EGR_PORT_BMPm 733
#define ETRAP_QUEUE_EN_INT_PRIr 734
#define ETRAP_QUEUE_EN_PKT_TYPEr 735
#define ETRAP_SAMPLE_ADDRr 736
#define ETRAP_SAMPLE_FLOW_COUNT_LEFT_INST0m 737
#define ETRAP_SAMPLE_FLOW_COUNT_LEFT_INST1m 738
#define ETRAP_SAMPLE_FLOW_COUNT_RIGHT_INST0m 739
#define ETRAP_SAMPLE_FLOW_COUNT_RIGHT_INST1m 740
#define ETRAP_SAMPLE_FLOW_CTRL_LEFT_INST0m 741
#define ETRAP_SAMPLE_FLOW_CTRL_LEFT_INST1m 742
#define ETRAP_SAMPLE_FLOW_CTRL_RIGHT_INST0m 743
#define ETRAP_SAMPLE_FLOW_CTRL_RIGHT_INST1m 744
#define ETRAP_SAMPLE_FLOW_HASH_L0_INST0m 745
#define ETRAP_SAMPLE_FLOW_HASH_L0_INST1m 746
#define ETRAP_SAMPLE_FLOW_HASH_L1_INST0m 747
#define ETRAP_SAMPLE_FLOW_HASH_L1_INST1m 748
#define ETRAP_SAMPLE_FLOW_HASH_L2_INST0m 749
#define ETRAP_SAMPLE_FLOW_HASH_L2_INST1m 750
#define ETRAP_SAMPLE_FLOW_HASH_L3_INST0m 751
#define ETRAP_SAMPLE_FLOW_HASH_L3_INST1m 752
#define ETRAP_SAMPLE_FLOW_HASH_L4_INST0m 753
#define ETRAP_SAMPLE_FLOW_HASH_L4_INST1m 754
#define ETRAP_SAMPLE_FLOW_HASH_R0_INST0m 755
#define ETRAP_SAMPLE_FLOW_HASH_R0_INST1m 756
#define ETRAP_SAMPLE_FLOW_HASH_R1_INST0m 757
#define ETRAP_SAMPLE_FLOW_HASH_R1_INST1m 758
#define ETRAP_SAMPLE_FLOW_HASH_R2_INST0m 759
#define ETRAP_SAMPLE_FLOW_HASH_R2_INST1m 760
#define ETRAP_SAMPLE_FLOW_HASH_R3_INST0m 761
#define ETRAP_SAMPLE_FLOW_HASH_R3_INST1m 762
#define ETRAP_SAMPLE_FLOW_HASH_R4_INST0m 763
#define ETRAP_SAMPLE_FLOW_HASH_R4_INST1m 764
#define ETRAP_SER_CONTROLr 765
#define ETRAP_TIMEBASEr 766
#define ETRAP_USEC_INST0r 767
#define ETRAP_USEC_INST1r 768
#define EXACT_MATCH_2m 769
#define EXACT_MATCH_4m 770
#define EXACT_MATCH_ACTION_PROFILEm 771
#define EXACT_MATCH_ACTION_TABLE_Am 772
#define EXACT_MATCH_ACTION_TABLE_Bm 773
#define EXACT_MATCH_DEFAULT_POLICYm 774
#define EXACT_MATCH_ECCm 775
#define EXACT_MATCH_HASH_CONTROLm 776
#define EXACT_MATCH_HIT_ONLYm 777
#define EXACT_MATCH_HT_DEBUG_CMDm 778
#define EXACT_MATCH_HT_DEBUG_KEYm 779
#define EXACT_MATCH_HT_DEBUG_RESULTm 780
#define EXACT_MATCH_KEY_ATTRIBUTESm 781
#define EXACT_MATCH_KEY_BUFFERm 782
#define EXACT_MATCH_KEY_GEN_MASKm 783
#define EXACT_MATCH_KEY_GEN_PROGRAM_PROFILEm 784
#define EXACT_MATCH_LOGICAL_TABLE_SELECTm 785
#define EXACT_MATCH_LOGICAL_TABLE_SELECT_CAM_BIST_CONFIG_1_64r 786
#define EXACT_MATCH_LOGICAL_TABLE_SELECT_CAM_BIST_CONFIG_64r 787
#define EXACT_MATCH_LOGICAL_TABLE_SELECT_CAM_BIST_STATUSr 788
#define EXACT_MATCH_LOGICAL_TABLE_SELECT_CAM_DBGCTRLr 789
#define EXACT_MATCH_LOGICAL_TABLE_SELECT_CONFIGr 790
#define EXACT_MATCH_LOGICAL_TABLE_SELECT_DATA_ONLYm 791
#define EXACT_MATCH_LOGICAL_TABLE_SELECT_TCAM_ONLYm 792
#define EXACT_MATCH_LOGICAL_TABLE_SELECT_TMr 793
#define EXACT_MATCH_QOS_ACTIONS_PROFILEm 794
#define EXACT_MATCH_REMAP_TABLE_Am 795
#define EXACT_MATCH_REMAP_TABLE_Bm 796
#define E_MIRROR_CONTROLm 797
#define FAST_TRUNK_PORTS_1m 798
#define FAST_TRUNK_PORTS_2m 799
#define FAST_TRUNK_SIZEm 800
#define FIFO_COUNT_SELr 801
#define FLEXIBLE_IPV6_EXT_HDRr 802
#define FLEX_CTR_EGR_COUNTER_ACTION_ENABLE_INST0r 803
#define FLEX_CTR_EGR_COUNTER_ACTION_ENABLE_INST1r 804
#define FLEX_CTR_EGR_COUNTER_ACTION_TABLE_0_INST0m 805
#define FLEX_CTR_EGR_COUNTER_ACTION_TABLE_0_INST1m 806
#define FLEX_CTR_EGR_COUNTER_ACTION_TABLE_1_INST0m 807
#define FLEX_CTR_EGR_COUNTER_ACTION_TABLE_1_INST1m 808
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_0_INST0m 809
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_0_INST1m 810
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_1_INST0m 811
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_1_INST1m 812
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_2_INST0m 813
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_2_INST1m 814
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_3_INST0m 815
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_3_INST1m 816
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_4_INST0m 817
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_4_INST1m 818
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_5_INST0m 819
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_5_INST1m 820
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_6_INST0m 821
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_6_INST1m 822
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_7_INST0m 823
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_7_INST1m 824
#define FLEX_CTR_EGR_COUNTER_OP_PROFILE_TABLE_INST0m 825
#define FLEX_CTR_EGR_COUNTER_OP_PROFILE_TABLE_INST1m 826
#define FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_ENABLE_INST0r 827
#define FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_ENABLE_INST1r 828
#define FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_TABLE_INST0m 829
#define FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_TABLE_INST1m 830
#define FLEX_CTR_EGR_COUNTER_TABLE_0_INST0m 831
#define FLEX_CTR_EGR_COUNTER_TABLE_0_INST1m 832
#define FLEX_CTR_EGR_COUNTER_TABLE_0_SER_CONTROL_INST0r 833
#define FLEX_CTR_EGR_COUNTER_TABLE_0_SER_CONTROL_INST1r 834
#define FLEX_CTR_EGR_COUNTER_TABLE_1_INST0m 835
#define FLEX_CTR_EGR_COUNTER_TABLE_1_INST1m 836
#define FLEX_CTR_EGR_COUNTER_TABLE_1_SER_CONTROL_INST0r 837
#define FLEX_CTR_EGR_COUNTER_TABLE_1_SER_CONTROL_INST1r 838
#define FLEX_CTR_EGR_COUNTER_TABLE_2_INST0m 839
#define FLEX_CTR_EGR_COUNTER_TABLE_2_INST1m 840
#define FLEX_CTR_EGR_COUNTER_TABLE_2_SER_CONTROL_INST0r 841
#define FLEX_CTR_EGR_COUNTER_TABLE_2_SER_CONTROL_INST1r 842
#define FLEX_CTR_EGR_COUNTER_TABLE_3_INST0m 843
#define FLEX_CTR_EGR_COUNTER_TABLE_3_INST1m 844
#define FLEX_CTR_EGR_COUNTER_TABLE_3_SER_CONTROL_INST0r 845
#define FLEX_CTR_EGR_COUNTER_TABLE_3_SER_CONTROL_INST1r 846
#define FLEX_CTR_EGR_COUNTER_TABLE_4_INST0m 847
#define FLEX_CTR_EGR_COUNTER_TABLE_4_INST1m 848
#define FLEX_CTR_EGR_COUNTER_TABLE_4_SER_CONTROL_INST0r 849
#define FLEX_CTR_EGR_COUNTER_TABLE_4_SER_CONTROL_INST1r 850
#define FLEX_CTR_EGR_COUNTER_TABLE_5_INST0m 851
#define FLEX_CTR_EGR_COUNTER_TABLE_5_INST1m 852
#define FLEX_CTR_EGR_COUNTER_TABLE_5_SER_CONTROL_INST0r 853
#define FLEX_CTR_EGR_COUNTER_TABLE_5_SER_CONTROL_INST1r 854
#define FLEX_CTR_EGR_COUNTER_TABLE_6_INST0m 855
#define FLEX_CTR_EGR_COUNTER_TABLE_6_INST1m 856
#define FLEX_CTR_EGR_COUNTER_TABLE_6_SER_CONTROL_INST0r 857
#define FLEX_CTR_EGR_COUNTER_TABLE_6_SER_CONTROL_INST1r 858
#define FLEX_CTR_EGR_COUNTER_TABLE_7_INST0m 859
#define FLEX_CTR_EGR_COUNTER_TABLE_7_INST1m 860
#define FLEX_CTR_EGR_COUNTER_TABLE_7_SER_CONTROL_INST0r 861
#define FLEX_CTR_EGR_COUNTER_TABLE_7_SER_CONTROL_INST1r 862
#define FLEX_CTR_EGR_COUNTER_TRIGGER_ACTIVE_INST0r 863
#define FLEX_CTR_EGR_COUNTER_TRIGGER_ACTIVE_INST1r 864
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_0_INST0r 865
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_0_INST1r 866
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_10_INST0r 867
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_10_INST1r 868
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_11_INST0r 869
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_11_INST1r 870
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_12_INST0r 871
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_12_INST1r 872
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_13_INST0r 873
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_13_INST1r 874
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_14_INST0r 875
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_14_INST1r 876
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_15_INST0r 877
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_15_INST1r 878
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_1_INST0r 879
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_1_INST1r 880
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_2_INST0r 881
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_2_INST1r 882
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_3_INST0r 883
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_3_INST1r 884
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_4_INST0r 885
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_4_INST1r 886
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_5_INST0r 887
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_5_INST1r 888
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_6_INST0r 889
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_6_INST1r 890
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_7_INST0r 891
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_7_INST1r 892
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_8_INST0r 893
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_8_INST1r 894
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_9_INST0r 895
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_9_INST1r 896
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_0_INST0r 897
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_0_INST1r 898
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_1_INST0r 899
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_1_INST1r 900
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_2_INST0r 901
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_2_INST1r 902
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_3_INST0r 903
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_3_INST1r 904
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_4_INST0r 905
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_4_INST1r 906
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_5_INST0r 907
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_5_INST1r 908
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_6_INST0r 909
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_6_INST1r 910
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_7_INST0r 911
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_7_INST1r 912
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_0_INST0r 913
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_0_INST1r 914
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_1_INST0r 915
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_1_INST1r 916
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_2_INST0r 917
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_2_INST1r 918
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_3_INST0r 919
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_3_INST1r 920
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_4_INST0r 921
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_4_INST1r 922
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_5_INST0r 923
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_5_INST1r 924
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_6_INST0r 925
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_6_INST1r 926
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_7_INST0r 927
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_7_INST1r 928
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_0_INST0r 929
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_0_INST1r 930
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_1_INST0r 931
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_1_INST1r 932
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_2_INST0r 933
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_2_INST1r 934
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_3_INST0r 935
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_3_INST1r 936
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_4_INST0r 937
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_4_INST1r 938
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_5_INST0r 939
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_5_INST1r 940
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_6_INST0r 941
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_6_INST1r 942
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_7_INST0r 943
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_7_INST1r 944
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_0_INST0r 945
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_0_INST1r 946
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_1_INST0r 947
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_1_INST1r 948
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_2_INST0r 949
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_2_INST1r 950
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_3_INST0r 951
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_3_INST1r 952
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_4_INST0r 953
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_4_INST1r 954
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_5_INST0r 955
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_5_INST1r 956
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_6_INST0r 957
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_6_INST1r 958
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_7_INST0r 959
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_7_INST1r 960
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_0_INST0r 961
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_0_INST1r 962
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_1_INST0r 963
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_1_INST1r 964
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_2_INST0r 965
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_2_INST1r 966
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_3_INST0r 967
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_3_INST1r 968
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_4_INST0r 969
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_4_INST1r 970
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_5_INST0r 971
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_5_INST1r 972
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_6_INST0r 973
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_6_INST1r 974
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_7_INST0r 975
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_7_INST1r 976
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_0_INST0r 977
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_0_INST1r 978
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_1_INST0r 979
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_1_INST1r 980
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_2_INST0r 981
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_2_INST1r 982
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_3_INST0r 983
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_3_INST1r 984
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_4_INST0r 985
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_4_INST1r 986
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_5_INST0r 987
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_5_INST1r 988
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_6_INST0r 989
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_6_INST1r 990
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_7_INST0r 991
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_7_INST1r 992
#define FLEX_CTR_EGR_FC_ACTION_MISCONFIG_COUNTER_INST0r 993
#define FLEX_CTR_EGR_FC_ACTION_MISCONFIG_COUNTER_INST1r 994
#define FLEX_CTR_EGR_FC_TOO_MANY_ACTIONS_COUNTER_INST0r 995
#define FLEX_CTR_EGR_FC_TOO_MANY_ACTIONS_COUNTER_INST1r 996
#define FLEX_CTR_EGR_GROUP_ACTION_0_INST0r 997
#define FLEX_CTR_EGR_GROUP_ACTION_0_INST1r 998
#define FLEX_CTR_EGR_GROUP_ACTION_1_INST0r 999
#define FLEX_CTR_EGR_GROUP_ACTION_1_INST1r 1000
#define FLEX_CTR_EGR_GROUP_ACTION_2_INST0r 1001
#define FLEX_CTR_EGR_GROUP_ACTION_2_INST1r 1002
#define FLEX_CTR_EGR_GROUP_ACTION_3_INST0r 1003
#define FLEX_CTR_EGR_GROUP_ACTION_3_INST1r 1004
#define FLEX_CTR_EGR_GROUP_ACTION_BITMAP_0_INST0r 1005
#define FLEX_CTR_EGR_GROUP_ACTION_BITMAP_0_INST1r 1006
#define FLEX_CTR_EGR_GROUP_ACTION_BITMAP_1_INST0r 1007
#define FLEX_CTR_EGR_GROUP_ACTION_BITMAP_1_INST1r 1008
#define FLEX_CTR_EGR_GROUP_ACTION_BITMAP_2_INST0r 1009
#define FLEX_CTR_EGR_GROUP_ACTION_BITMAP_2_INST1r 1010
#define FLEX_CTR_EGR_GROUP_ACTION_BITMAP_3_INST0r 1011
#define FLEX_CTR_EGR_GROUP_ACTION_BITMAP_3_INST1r 1012
#define FLEX_CTR_EGR_INTR_ENABLEr 1013
#define FLEX_CTR_EGR_INTR_STATUSr 1014
#define FLEX_CTR_EGR_MEM_RST_CTRLr 1015
#define FLEX_CTR_EGR_MEM_RST_STATUSr 1016
#define FLEX_CTR_EGR_MISC_CTRLr 1017
#define FLEX_CTR_EGR_OBJECT_QUANTIZATION_CTRL_INST0r 1018
#define FLEX_CTR_EGR_OBJECT_QUANTIZATION_CTRL_INST1r 1019
#define FLEX_CTR_EGR_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIG_INST0m 1020
#define FLEX_CTR_EGR_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIG_INST1m 1021
#define FLEX_CTR_EGR_RAM_TM_CONTROL_INST0r 1022
#define FLEX_CTR_EGR_RAM_TM_CONTROL_INST1r 1023
#define FLEX_CTR_EGR_SER_FIFOm 1024
#define FLEX_CTR_EGR_SER_FIFO_CTRLr 1025
#define FLEX_CTR_EGR_SER_FIFO_STATUSr 1026
#define FLEX_CTR_ING_COUNTER_ACTION_ENABLE_INST0r 1027
#define FLEX_CTR_ING_COUNTER_ACTION_ENABLE_INST1r 1028
#define FLEX_CTR_ING_COUNTER_ACTION_TABLE_0_INST0m 1029
#define FLEX_CTR_ING_COUNTER_ACTION_TABLE_0_INST1m 1030
#define FLEX_CTR_ING_COUNTER_ACTION_TABLE_1_INST0m 1031
#define FLEX_CTR_ING_COUNTER_ACTION_TABLE_1_INST1m 1032
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_0_INST0m 1033
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_0_INST1m 1034
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_10_INST0m 1035
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_10_INST1m 1036
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_11_INST0m 1037
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_11_INST1m 1038
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_1_INST0m 1039
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_1_INST1m 1040
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_2_INST0m 1041
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_2_INST1m 1042
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_3_INST0m 1043
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_3_INST1m 1044
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_4_INST0m 1045
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_4_INST1m 1046
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_5_INST0m 1047
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_5_INST1m 1048
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_6_INST0m 1049
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_6_INST1m 1050
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_7_INST0m 1051
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_7_INST1m 1052
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_8_INST0m 1053
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_8_INST1m 1054
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_9_INST0m 1055
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_9_INST1m 1056
#define FLEX_CTR_ING_COUNTER_OP_PROFILE_TABLE_INST0m 1057
#define FLEX_CTR_ING_COUNTER_OP_PROFILE_TABLE_INST1m 1058
#define FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_ENABLE_INST0r 1059
#define FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_ENABLE_INST1r 1060
#define FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_TABLE_INST0m 1061
#define FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_TABLE_INST1m 1062
#define FLEX_CTR_ING_COUNTER_TABLE_0_INST0m 1063
#define FLEX_CTR_ING_COUNTER_TABLE_0_INST1m 1064
#define FLEX_CTR_ING_COUNTER_TABLE_0_SER_CONTROL_INST0r 1065
#define FLEX_CTR_ING_COUNTER_TABLE_0_SER_CONTROL_INST1r 1066
#define FLEX_CTR_ING_COUNTER_TABLE_10_INST0m 1067
#define FLEX_CTR_ING_COUNTER_TABLE_10_INST1m 1068
#define FLEX_CTR_ING_COUNTER_TABLE_10_SER_CONTROL_INST0r 1069
#define FLEX_CTR_ING_COUNTER_TABLE_10_SER_CONTROL_INST1r 1070
#define FLEX_CTR_ING_COUNTER_TABLE_11_INST0m 1071
#define FLEX_CTR_ING_COUNTER_TABLE_11_INST1m 1072
#define FLEX_CTR_ING_COUNTER_TABLE_11_SER_CONTROL_INST0r 1073
#define FLEX_CTR_ING_COUNTER_TABLE_11_SER_CONTROL_INST1r 1074
#define FLEX_CTR_ING_COUNTER_TABLE_1_INST0m 1075
#define FLEX_CTR_ING_COUNTER_TABLE_1_INST1m 1076
#define FLEX_CTR_ING_COUNTER_TABLE_1_SER_CONTROL_INST0r 1077
#define FLEX_CTR_ING_COUNTER_TABLE_1_SER_CONTROL_INST1r 1078
#define FLEX_CTR_ING_COUNTER_TABLE_2_INST0m 1079
#define FLEX_CTR_ING_COUNTER_TABLE_2_INST1m 1080
#define FLEX_CTR_ING_COUNTER_TABLE_2_SER_CONTROL_INST0r 1081
#define FLEX_CTR_ING_COUNTER_TABLE_2_SER_CONTROL_INST1r 1082
#define FLEX_CTR_ING_COUNTER_TABLE_3_INST0m 1083
#define FLEX_CTR_ING_COUNTER_TABLE_3_INST1m 1084
#define FLEX_CTR_ING_COUNTER_TABLE_3_SER_CONTROL_INST0r 1085
#define FLEX_CTR_ING_COUNTER_TABLE_3_SER_CONTROL_INST1r 1086
#define FLEX_CTR_ING_COUNTER_TABLE_4_INST0m 1087
#define FLEX_CTR_ING_COUNTER_TABLE_4_INST1m 1088
#define FLEX_CTR_ING_COUNTER_TABLE_4_SER_CONTROL_INST0r 1089
#define FLEX_CTR_ING_COUNTER_TABLE_4_SER_CONTROL_INST1r 1090
#define FLEX_CTR_ING_COUNTER_TABLE_5_INST0m 1091
#define FLEX_CTR_ING_COUNTER_TABLE_5_INST1m 1092
#define FLEX_CTR_ING_COUNTER_TABLE_5_SER_CONTROL_INST0r 1093
#define FLEX_CTR_ING_COUNTER_TABLE_5_SER_CONTROL_INST1r 1094
#define FLEX_CTR_ING_COUNTER_TABLE_6_INST0m 1095
#define FLEX_CTR_ING_COUNTER_TABLE_6_INST1m 1096
#define FLEX_CTR_ING_COUNTER_TABLE_6_SER_CONTROL_INST0r 1097
#define FLEX_CTR_ING_COUNTER_TABLE_6_SER_CONTROL_INST1r 1098
#define FLEX_CTR_ING_COUNTER_TABLE_7_INST0m 1099
#define FLEX_CTR_ING_COUNTER_TABLE_7_INST1m 1100
#define FLEX_CTR_ING_COUNTER_TABLE_7_SER_CONTROL_INST0r 1101
#define FLEX_CTR_ING_COUNTER_TABLE_7_SER_CONTROL_INST1r 1102
#define FLEX_CTR_ING_COUNTER_TABLE_8_INST0m 1103
#define FLEX_CTR_ING_COUNTER_TABLE_8_INST1m 1104
#define FLEX_CTR_ING_COUNTER_TABLE_8_SER_CONTROL_INST0r 1105
#define FLEX_CTR_ING_COUNTER_TABLE_8_SER_CONTROL_INST1r 1106
#define FLEX_CTR_ING_COUNTER_TABLE_9_INST0m 1107
#define FLEX_CTR_ING_COUNTER_TABLE_9_INST1m 1108
#define FLEX_CTR_ING_COUNTER_TABLE_9_SER_CONTROL_INST0r 1109
#define FLEX_CTR_ING_COUNTER_TABLE_9_SER_CONTROL_INST1r 1110
#define FLEX_CTR_ING_COUNTER_TRIGGER_ACTIVE_INST0r 1111
#define FLEX_CTR_ING_COUNTER_TRIGGER_ACTIVE_INST1r 1112
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_0_INST0r 1113
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_0_INST1r 1114
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_10_INST0r 1115
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_10_INST1r 1116
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_11_INST0r 1117
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_11_INST1r 1118
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_12_INST0r 1119
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_12_INST1r 1120
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_13_INST0r 1121
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_13_INST1r 1122
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_14_INST0r 1123
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_14_INST1r 1124
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_15_INST0r 1125
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_15_INST1r 1126
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_16_INST0r 1127
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_16_INST1r 1128
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_17_INST0r 1129
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_17_INST1r 1130
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_18_INST0r 1131
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_18_INST1r 1132
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_19_INST0r 1133
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_19_INST1r 1134
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_1_INST0r 1135
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_1_INST1r 1136
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_20_INST0r 1137
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_20_INST1r 1138
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_21_INST0r 1139
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_21_INST1r 1140
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_22_INST0r 1141
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_22_INST1r 1142
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_23_INST0r 1143
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_23_INST1r 1144
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_24_INST0r 1145
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_24_INST1r 1146
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_25_INST0r 1147
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_25_INST1r 1148
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_26_INST0r 1149
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_26_INST1r 1150
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_27_INST0r 1151
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_27_INST1r 1152
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_28_INST0r 1153
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_28_INST1r 1154
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_29_INST0r 1155
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_29_INST1r 1156
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_2_INST0r 1157
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_2_INST1r 1158
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_30_INST0r 1159
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_30_INST1r 1160
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_31_INST0r 1161
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_31_INST1r 1162
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_3_INST0r 1163
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_3_INST1r 1164
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_4_INST0r 1165
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_4_INST1r 1166
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_5_INST0r 1167
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_5_INST1r 1168
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_6_INST0r 1169
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_6_INST1r 1170
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_7_INST0r 1171
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_7_INST1r 1172
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_8_INST0r 1173
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_8_INST1r 1174
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_9_INST0r 1175
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_9_INST1r 1176
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_0_INST0r 1177
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_0_INST1r 1178
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_10_INST0r 1179
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_10_INST1r 1180
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_11_INST0r 1181
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_11_INST1r 1182
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_1_INST0r 1183
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_1_INST1r 1184
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_2_INST0r 1185
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_2_INST1r 1186
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_3_INST0r 1187
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_3_INST1r 1188
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_4_INST0r 1189
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_4_INST1r 1190
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_5_INST0r 1191
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_5_INST1r 1192
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_6_INST0r 1193
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_6_INST1r 1194
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_7_INST0r 1195
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_7_INST1r 1196
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_8_INST0r 1197
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_8_INST1r 1198
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_9_INST0r 1199
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_9_INST1r 1200
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_0_INST0r 1201
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_0_INST1r 1202
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_10_INST0r 1203
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_10_INST1r 1204
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_11_INST0r 1205
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_11_INST1r 1206
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_1_INST0r 1207
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_1_INST1r 1208
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_2_INST0r 1209
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_2_INST1r 1210
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_3_INST0r 1211
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_3_INST1r 1212
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_4_INST0r 1213
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_4_INST1r 1214
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_5_INST0r 1215
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_5_INST1r 1216
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_6_INST0r 1217
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_6_INST1r 1218
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_7_INST0r 1219
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_7_INST1r 1220
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_8_INST0r 1221
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_8_INST1r 1222
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_9_INST0r 1223
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_9_INST1r 1224
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_0_INST0r 1225
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_0_INST1r 1226
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_10_INST0r 1227
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_10_INST1r 1228
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_11_INST0r 1229
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_11_INST1r 1230
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_1_INST0r 1231
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_1_INST1r 1232
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_2_INST0r 1233
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_2_INST1r 1234
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_3_INST0r 1235
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_3_INST1r 1236
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_4_INST0r 1237
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_4_INST1r 1238
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_5_INST0r 1239
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_5_INST1r 1240
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_6_INST0r 1241
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_6_INST1r 1242
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_7_INST0r 1243
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_7_INST1r 1244
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_8_INST0r 1245
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_8_INST1r 1246
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_9_INST0r 1247
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_9_INST1r 1248
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_0_INST0r 1249
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_0_INST1r 1250
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_10_INST0r 1251
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_10_INST1r 1252
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_11_INST0r 1253
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_11_INST1r 1254
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_1_INST0r 1255
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_1_INST1r 1256
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_2_INST0r 1257
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_2_INST1r 1258
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_3_INST0r 1259
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_3_INST1r 1260
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_4_INST0r 1261
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_4_INST1r 1262
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_5_INST0r 1263
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_5_INST1r 1264
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_6_INST0r 1265
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_6_INST1r 1266
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_7_INST0r 1267
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_7_INST1r 1268
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_8_INST0r 1269
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_8_INST1r 1270
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_9_INST0r 1271
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_9_INST1r 1272
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_0_INST0r 1273
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_0_INST1r 1274
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_10_INST0r 1275
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_10_INST1r 1276
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_11_INST0r 1277
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_11_INST1r 1278
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_1_INST0r 1279
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_1_INST1r 1280
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_2_INST0r 1281
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_2_INST1r 1282
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_3_INST0r 1283
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_3_INST1r 1284
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_4_INST0r 1285
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_4_INST1r 1286
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_5_INST0r 1287
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_5_INST1r 1288
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_6_INST0r 1289
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_6_INST1r 1290
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_7_INST0r 1291
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_7_INST1r 1292
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_8_INST0r 1293
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_8_INST1r 1294
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_9_INST0r 1295
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_9_INST1r 1296
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_0_INST0r 1297
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_0_INST1r 1298
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_10_INST0r 1299
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_10_INST1r 1300
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_11_INST0r 1301
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_11_INST1r 1302
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_1_INST0r 1303
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_1_INST1r 1304
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_2_INST0r 1305
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_2_INST1r 1306
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_3_INST0r 1307
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_3_INST1r 1308
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_4_INST0r 1309
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_4_INST1r 1310
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_5_INST0r 1311
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_5_INST1r 1312
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_6_INST0r 1313
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_6_INST1r 1314
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_7_INST0r 1315
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_7_INST1r 1316
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_8_INST0r 1317
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_8_INST1r 1318
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_9_INST0r 1319
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_9_INST1r 1320
#define FLEX_CTR_ING_FC_ACTION_MISCONFIG_COUNTER_INST0r 1321
#define FLEX_CTR_ING_FC_ACTION_MISCONFIG_COUNTER_INST1r 1322
#define FLEX_CTR_ING_FC_TOO_MANY_ACTIONS_COUNTER_INST0r 1323
#define FLEX_CTR_ING_FC_TOO_MANY_ACTIONS_COUNTER_INST1r 1324
#define FLEX_CTR_ING_GROUP_ACTION_0_INST0r 1325
#define FLEX_CTR_ING_GROUP_ACTION_0_INST1r 1326
#define FLEX_CTR_ING_GROUP_ACTION_1_INST0r 1327
#define FLEX_CTR_ING_GROUP_ACTION_1_INST1r 1328
#define FLEX_CTR_ING_GROUP_ACTION_2_INST0r 1329
#define FLEX_CTR_ING_GROUP_ACTION_2_INST1r 1330
#define FLEX_CTR_ING_GROUP_ACTION_3_INST0r 1331
#define FLEX_CTR_ING_GROUP_ACTION_3_INST1r 1332
#define FLEX_CTR_ING_GROUP_ACTION_BITMAP_0_INST0r 1333
#define FLEX_CTR_ING_GROUP_ACTION_BITMAP_0_INST1r 1334
#define FLEX_CTR_ING_GROUP_ACTION_BITMAP_1_INST0r 1335
#define FLEX_CTR_ING_GROUP_ACTION_BITMAP_1_INST1r 1336
#define FLEX_CTR_ING_GROUP_ACTION_BITMAP_2_INST0r 1337
#define FLEX_CTR_ING_GROUP_ACTION_BITMAP_2_INST1r 1338
#define FLEX_CTR_ING_GROUP_ACTION_BITMAP_3_INST0r 1339
#define FLEX_CTR_ING_GROUP_ACTION_BITMAP_3_INST1r 1340
#define FLEX_CTR_ING_INTR_ENABLEr 1341
#define FLEX_CTR_ING_INTR_STATUSr 1342
#define FLEX_CTR_ING_MEM_RST_CTRLr 1343
#define FLEX_CTR_ING_MEM_RST_STATUSr 1344
#define FLEX_CTR_ING_MISC_CTRLr 1345
#define FLEX_CTR_ING_OBJECT_QUANTIZATION_CTRL_INST0r 1346
#define FLEX_CTR_ING_OBJECT_QUANTIZATION_CTRL_INST1r 1347
#define FLEX_CTR_ING_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIG_INST0m 1348
#define FLEX_CTR_ING_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIG_INST1m 1349
#define FLEX_CTR_ING_RAM_TM_CONTROL_INST0r 1350
#define FLEX_CTR_ING_RAM_TM_CONTROL_INST1r 1351
#define FLEX_CTR_ING_SER_FIFOm 1352
#define FLEX_CTR_ING_SER_FIFO_CTRLr 1353
#define FLEX_CTR_ING_SER_FIFO_STATUSr 1354
#define FLEX_CTR_SBS_CONTROLr 1355
#define FLOW_COUNT_CONTROL_0r 1356
#define FLOW_COUNT_CONTROL_1r 1357
#define FLOW_COUNT_PORT_CONTEXTm 1358
#define FP_TMr 1359
#define FP_UDF_OFFSETm 1360
#define FP_UDF_TCAMm 1361
#define FROM_REMOTE_CPU_DA0r 1362
#define FROM_REMOTE_CPU_DA1r 1363
#define FROM_REMOTE_CPU_DAr 1364
#define FROM_REMOTE_CPU_ETHERTYPEr 1365
#define FROM_REMOTE_CPU_SIGNATUREr 1366
#define GLOBAL_MPLS_RANGE_1_LOWERr 1367
#define GLOBAL_MPLS_RANGE_1_UPPERr 1368
#define GLOBAL_MPLS_RANGE_2_LOWERr 1369
#define GLOBAL_MPLS_RANGE_2_UPPERr 1370
#define GLOBAL_MPLS_RANGE_LOWERr 1371
#define GLOBAL_MPLS_RANGE_UPPERr 1372
#define GTP_PORT_TABLEm 1373
#define HASH_CONTROLr 1374
#define IADAPT_HW_CONFIGr 1375
#define ICMP_ERROR_TYPEr 1376
#define IDB_CA0_BUFFER_CONFIGr 1377
#define IDB_CA0_CONTROLr 1378
#define IDB_CA0_CT_CONTROLr 1379
#define IDB_CA0_DBG_Ar 1380
#define IDB_CA0_DBG_Br 1381
#define IDB_CA0_HW_STATUSr 1382
#define IDB_CA0_HW_STATUS_1r 1383
#define IDB_CA0_HW_STATUS_2r 1384
#define IDB_CA0_SER_CONTROLr 1385
#define IDB_CA1_BUFFER_CONFIGr 1386
#define IDB_CA1_CONTROLr 1387
#define IDB_CA1_CT_CONTROLr 1388
#define IDB_CA1_DBG_Ar 1389
#define IDB_CA1_DBG_Br 1390
#define IDB_CA1_HW_STATUSr 1391
#define IDB_CA1_HW_STATUS_1r 1392
#define IDB_CA1_HW_STATUS_2r 1393
#define IDB_CA1_SER_CONTROLr 1394
#define IDB_CA2_BUFFER_CONFIGr 1395
#define IDB_CA2_CONTROLr 1396
#define IDB_CA2_CT_CONTROLr 1397
#define IDB_CA2_DBG_Ar 1398
#define IDB_CA2_DBG_Br 1399
#define IDB_CA2_HW_STATUSr 1400
#define IDB_CA2_HW_STATUS_1r 1401
#define IDB_CA2_HW_STATUS_2r 1402
#define IDB_CA2_SER_CONTROLr 1403
#define IDB_CA3_BUFFER_CONFIGr 1404
#define IDB_CA3_CONTROLr 1405
#define IDB_CA3_CT_CONTROLr 1406
#define IDB_CA3_DBG_Ar 1407
#define IDB_CA3_DBG_Br 1408
#define IDB_CA3_HW_STATUSr 1409
#define IDB_CA3_HW_STATUS_1r 1410
#define IDB_CA3_HW_STATUS_2r 1411
#define IDB_CA3_SER_CONTROLr 1412
#define IDB_CA_AUX_BUFFER_CONFIGr 1413
#define IDB_CA_AUX_CONTROLr 1414
#define IDB_CA_AUX_ECC_STATUSr 1415
#define IDB_CA_AUX_HW_STATUSr 1416
#define IDB_CA_AUX_SER_CONTROLr 1417
#define IDB_CA_CONTROL_1r 1418
#define IDB_CA_CONTROL_2r 1419
#define IDB_CA_ECC_STATUSr 1420
#define IDB_CA_RAM_CONTROLr 1421
#define IDB_DBG_Br 1422
#define IDB_INTR_ENABLEr 1423
#define IDB_INTR_STATUSr 1424
#define IDB_NULL_SLOT_PORT_NUMr 1425
#define IDB_OBM0_BUFFER_CONFIGr 1426
#define IDB_OBM0_CONTROLr 1427
#define IDB_OBM0_CTRL_ECC_STATUSr 1428
#define IDB_OBM0_CT_THRESHOLDr 1429
#define IDB_OBM0_DATA_ECC_STATUSr 1430
#define IDB_OBM0_DBG_Ar 1431
#define IDB_OBM0_DBG_Br 1432
#define IDB_OBM0_DSCP_MAP_PORT0m 1433
#define IDB_OBM0_DSCP_MAP_PORT1m 1434
#define IDB_OBM0_DSCP_MAP_PORT2m 1435
#define IDB_OBM0_DSCP_MAP_PORT3m 1436
#define IDB_OBM0_ETAG_MAP_PORT0m 1437
#define IDB_OBM0_ETAG_MAP_PORT1m 1438
#define IDB_OBM0_ETAG_MAP_PORT2m 1439
#define IDB_OBM0_ETAG_MAP_PORT3m 1440
#define IDB_OBM0_FC_THRESHOLDr 1441
#define IDB_OBM0_FC_THRESHOLD_1r 1442
#define IDB_OBM0_FLOW_CONTROL_CONFIGr 1443
#define IDB_OBM0_FLOW_CONTROL_EVENT_COUNTr 1444
#define IDB_OBM0_GSH_ETHERTYPEr 1445
#define IDB_OBM0_HW_STATUSr 1446
#define IDB_OBM0_INNER_TPIDr 1447
#define IDB_OBM0_IOM_STATS_WINDOW_RESULTSm 1448
#define IDB_OBM0_LOSSLESS0_BYTE_DROP_COUNTr 1449
#define IDB_OBM0_LOSSLESS0_PKT_DROP_COUNTr 1450
#define IDB_OBM0_LOSSLESS1_BYTE_DROP_COUNTr 1451
#define IDB_OBM0_LOSSLESS1_PKT_DROP_COUNTr 1452
#define IDB_OBM0_LOSSY_HI_BYTE_DROP_COUNTr 1453
#define IDB_OBM0_LOSSY_HI_PKT_DROP_COUNTr 1454
#define IDB_OBM0_LOSSY_LO_BYTE_DROP_COUNTr 1455
#define IDB_OBM0_LOSSY_LO_PKT_DROP_COUNTr 1456
#define IDB_OBM0_MAX_USAGEr 1457
#define IDB_OBM0_MAX_USAGE_1r 1458
#define IDB_OBM0_MAX_USAGE_SELECTr 1459
#define IDB_OBM0_MONITOR_STATS_CONFIGr 1460
#define IDB_OBM0_NIV_ETHERTYPEr 1461
#define IDB_OBM0_OPAQUE_TAG_CONFIGr 1462
#define IDB_OBM0_OPAQUE_TAG_CONFIG_0r 1463
#define IDB_OBM0_OPAQUE_TAG_CONFIG_1r 1464
#define IDB_OBM0_OUTER_TPIDr 1465
#define IDB_OBM0_OUTER_TPID_0r 1466
#define IDB_OBM0_OUTER_TPID_1r 1467
#define IDB_OBM0_OUTER_TPID_2r 1468
#define IDB_OBM0_OUTER_TPID_3r 1469
#define IDB_OBM0_OVERSUB_MON_ECC_STATUSr 1470
#define IDB_OBM0_PE_ETHERTYPEr 1471
#define IDB_OBM0_PORT_CONFIGr 1472
#define IDB_OBM0_PRI_MAP_PORT0m 1473
#define IDB_OBM0_PRI_MAP_PORT1m 1474
#define IDB_OBM0_PRI_MAP_PORT2m 1475
#define IDB_OBM0_PRI_MAP_PORT3m 1476
#define IDB_OBM0_PROTOCOL_CONTROL_0r 1477
#define IDB_OBM0_PROTOCOL_CONTROL_1r 1478
#define IDB_OBM0_PROTOCOL_CONTROL_2r 1479
#define IDB_OBM0_RAM_CONTROLr 1480
#define IDB_OBM0_SER_CONTROLr 1481
#define IDB_OBM0_SHARED_CONFIGr 1482
#define IDB_OBM0_TC_MAP_PORT0m 1483
#define IDB_OBM0_TC_MAP_PORT1m 1484
#define IDB_OBM0_TC_MAP_PORT2m 1485
#define IDB_OBM0_TC_MAP_PORT3m 1486
#define IDB_OBM0_TDMr 1487
#define IDB_OBM0_THRESHOLDr 1488
#define IDB_OBM0_THRESHOLD_1r 1489
#define IDB_OBM0_USAGEr 1490
#define IDB_OBM0_USAGE_1r 1491
#define IDB_OBM1_BUFFER_CONFIGr 1492
#define IDB_OBM1_CONTROLr 1493
#define IDB_OBM1_CTRL_ECC_STATUSr 1494
#define IDB_OBM1_CT_THRESHOLDr 1495
#define IDB_OBM1_DATA_ECC_STATUSr 1496
#define IDB_OBM1_DBG_Ar 1497
#define IDB_OBM1_DBG_Br 1498
#define IDB_OBM1_DSCP_MAP_PORT0m 1499
#define IDB_OBM1_DSCP_MAP_PORT1m 1500
#define IDB_OBM1_DSCP_MAP_PORT2m 1501
#define IDB_OBM1_DSCP_MAP_PORT3m 1502
#define IDB_OBM1_ETAG_MAP_PORT0m 1503
#define IDB_OBM1_ETAG_MAP_PORT1m 1504
#define IDB_OBM1_ETAG_MAP_PORT2m 1505
#define IDB_OBM1_ETAG_MAP_PORT3m 1506
#define IDB_OBM1_FC_THRESHOLDr 1507
#define IDB_OBM1_FC_THRESHOLD_1r 1508
#define IDB_OBM1_FLOW_CONTROL_CONFIGr 1509
#define IDB_OBM1_FLOW_CONTROL_EVENT_COUNTr 1510
#define IDB_OBM1_GSH_ETHERTYPEr 1511
#define IDB_OBM1_HW_STATUSr 1512
#define IDB_OBM1_INNER_TPIDr 1513
#define IDB_OBM1_IOM_STATS_WINDOW_RESULTSm 1514
#define IDB_OBM1_LOSSLESS0_BYTE_DROP_COUNTr 1515
#define IDB_OBM1_LOSSLESS0_PKT_DROP_COUNTr 1516
#define IDB_OBM1_LOSSLESS1_BYTE_DROP_COUNTr 1517
#define IDB_OBM1_LOSSLESS1_PKT_DROP_COUNTr 1518
#define IDB_OBM1_LOSSY_HI_BYTE_DROP_COUNTr 1519
#define IDB_OBM1_LOSSY_HI_PKT_DROP_COUNTr 1520
#define IDB_OBM1_LOSSY_LO_BYTE_DROP_COUNTr 1521
#define IDB_OBM1_LOSSY_LO_PKT_DROP_COUNTr 1522
#define IDB_OBM1_MAX_USAGEr 1523
#define IDB_OBM1_MAX_USAGE_1r 1524
#define IDB_OBM1_MAX_USAGE_SELECTr 1525
#define IDB_OBM1_MONITOR_STATS_CONFIGr 1526
#define IDB_OBM1_NIV_ETHERTYPEr 1527
#define IDB_OBM1_OPAQUE_TAG_CONFIGr 1528
#define IDB_OBM1_OPAQUE_TAG_CONFIG_0r 1529
#define IDB_OBM1_OPAQUE_TAG_CONFIG_1r 1530
#define IDB_OBM1_OUTER_TPIDr 1531
#define IDB_OBM1_OUTER_TPID_0r 1532
#define IDB_OBM1_OUTER_TPID_1r 1533
#define IDB_OBM1_OUTER_TPID_2r 1534
#define IDB_OBM1_OUTER_TPID_3r 1535
#define IDB_OBM1_OVERSUB_MON_ECC_STATUSr 1536
#define IDB_OBM1_PE_ETHERTYPEr 1537
#define IDB_OBM1_PORT_CONFIGr 1538
#define IDB_OBM1_PRI_MAP_PORT0m 1539
#define IDB_OBM1_PRI_MAP_PORT1m 1540
#define IDB_OBM1_PRI_MAP_PORT2m 1541
#define IDB_OBM1_PRI_MAP_PORT3m 1542
#define IDB_OBM1_PROTOCOL_CONTROL_0r 1543
#define IDB_OBM1_PROTOCOL_CONTROL_1r 1544
#define IDB_OBM1_PROTOCOL_CONTROL_2r 1545
#define IDB_OBM1_RAM_CONTROLr 1546
#define IDB_OBM1_SER_CONTROLr 1547
#define IDB_OBM1_SHARED_CONFIGr 1548
#define IDB_OBM1_TC_MAP_PORT0m 1549
#define IDB_OBM1_TC_MAP_PORT1m 1550
#define IDB_OBM1_TC_MAP_PORT2m 1551
#define IDB_OBM1_TC_MAP_PORT3m 1552
#define IDB_OBM1_TDMr 1553
#define IDB_OBM1_THRESHOLDr 1554
#define IDB_OBM1_THRESHOLD_1r 1555
#define IDB_OBM1_USAGEr 1556
#define IDB_OBM1_USAGE_1r 1557
#define IDB_OBM2_BUFFER_CONFIGr 1558
#define IDB_OBM2_CONTROLr 1559
#define IDB_OBM2_CTRL_ECC_STATUSr 1560
#define IDB_OBM2_CT_THRESHOLDr 1561
#define IDB_OBM2_DATA_ECC_STATUSr 1562
#define IDB_OBM2_DBG_Ar 1563
#define IDB_OBM2_DBG_Br 1564
#define IDB_OBM2_DSCP_MAP_PORT0m 1565
#define IDB_OBM2_DSCP_MAP_PORT1m 1566
#define IDB_OBM2_DSCP_MAP_PORT2m 1567
#define IDB_OBM2_DSCP_MAP_PORT3m 1568
#define IDB_OBM2_ETAG_MAP_PORT0m 1569
#define IDB_OBM2_ETAG_MAP_PORT1m 1570
#define IDB_OBM2_ETAG_MAP_PORT2m 1571
#define IDB_OBM2_ETAG_MAP_PORT3m 1572
#define IDB_OBM2_FC_THRESHOLDr 1573
#define IDB_OBM2_FC_THRESHOLD_1r 1574
#define IDB_OBM2_FLOW_CONTROL_CONFIGr 1575
#define IDB_OBM2_FLOW_CONTROL_EVENT_COUNTr 1576
#define IDB_OBM2_GSH_ETHERTYPEr 1577
#define IDB_OBM2_HW_STATUSr 1578
#define IDB_OBM2_INNER_TPIDr 1579
#define IDB_OBM2_IOM_STATS_WINDOW_RESULTSm 1580
#define IDB_OBM2_LOSSLESS0_BYTE_DROP_COUNTr 1581
#define IDB_OBM2_LOSSLESS0_PKT_DROP_COUNTr 1582
#define IDB_OBM2_LOSSLESS1_BYTE_DROP_COUNTr 1583
#define IDB_OBM2_LOSSLESS1_PKT_DROP_COUNTr 1584
#define IDB_OBM2_LOSSY_HI_BYTE_DROP_COUNTr 1585
#define IDB_OBM2_LOSSY_HI_PKT_DROP_COUNTr 1586
#define IDB_OBM2_LOSSY_LO_BYTE_DROP_COUNTr 1587
#define IDB_OBM2_LOSSY_LO_PKT_DROP_COUNTr 1588
#define IDB_OBM2_MAX_USAGEr 1589
#define IDB_OBM2_MAX_USAGE_1r 1590
#define IDB_OBM2_MAX_USAGE_SELECTr 1591
#define IDB_OBM2_MONITOR_STATS_CONFIGr 1592
#define IDB_OBM2_NIV_ETHERTYPEr 1593
#define IDB_OBM2_OPAQUE_TAG_CONFIGr 1594
#define IDB_OBM2_OPAQUE_TAG_CONFIG_0r 1595
#define IDB_OBM2_OPAQUE_TAG_CONFIG_1r 1596
#define IDB_OBM2_OUTER_TPIDr 1597
#define IDB_OBM2_OUTER_TPID_0r 1598
#define IDB_OBM2_OUTER_TPID_1r 1599
#define IDB_OBM2_OUTER_TPID_2r 1600
#define IDB_OBM2_OUTER_TPID_3r 1601
#define IDB_OBM2_OVERSUB_MON_ECC_STATUSr 1602
#define IDB_OBM2_PE_ETHERTYPEr 1603
#define IDB_OBM2_PORT_CONFIGr 1604
#define IDB_OBM2_PRI_MAP_PORT0m 1605
#define IDB_OBM2_PRI_MAP_PORT1m 1606
#define IDB_OBM2_PRI_MAP_PORT2m 1607
#define IDB_OBM2_PRI_MAP_PORT3m 1608
#define IDB_OBM2_PROTOCOL_CONTROL_0r 1609
#define IDB_OBM2_PROTOCOL_CONTROL_1r 1610
#define IDB_OBM2_PROTOCOL_CONTROL_2r 1611
#define IDB_OBM2_RAM_CONTROLr 1612
#define IDB_OBM2_SER_CONTROLr 1613
#define IDB_OBM2_SHARED_CONFIGr 1614
#define IDB_OBM2_TC_MAP_PORT0m 1615
#define IDB_OBM2_TC_MAP_PORT1m 1616
#define IDB_OBM2_TC_MAP_PORT2m 1617
#define IDB_OBM2_TC_MAP_PORT3m 1618
#define IDB_OBM2_TDMr 1619
#define IDB_OBM2_THRESHOLDr 1620
#define IDB_OBM2_THRESHOLD_1r 1621
#define IDB_OBM2_USAGEr 1622
#define IDB_OBM2_USAGE_1r 1623
#define IDB_OBM3_BUFFER_CONFIGr 1624
#define IDB_OBM3_CONTROLr 1625
#define IDB_OBM3_CTRL_ECC_STATUSr 1626
#define IDB_OBM3_CT_THRESHOLDr 1627
#define IDB_OBM3_DATA_ECC_STATUSr 1628
#define IDB_OBM3_DBG_Ar 1629
#define IDB_OBM3_DBG_Br 1630
#define IDB_OBM3_DSCP_MAP_PORT0m 1631
#define IDB_OBM3_DSCP_MAP_PORT1m 1632
#define IDB_OBM3_DSCP_MAP_PORT2m 1633
#define IDB_OBM3_DSCP_MAP_PORT3m 1634
#define IDB_OBM3_ETAG_MAP_PORT0m 1635
#define IDB_OBM3_ETAG_MAP_PORT1m 1636
#define IDB_OBM3_ETAG_MAP_PORT2m 1637
#define IDB_OBM3_ETAG_MAP_PORT3m 1638
#define IDB_OBM3_FC_THRESHOLDr 1639
#define IDB_OBM3_FC_THRESHOLD_1r 1640
#define IDB_OBM3_FLOW_CONTROL_CONFIGr 1641
#define IDB_OBM3_FLOW_CONTROL_EVENT_COUNTr 1642
#define IDB_OBM3_GSH_ETHERTYPEr 1643
#define IDB_OBM3_HW_STATUSr 1644
#define IDB_OBM3_INNER_TPIDr 1645
#define IDB_OBM3_IOM_STATS_WINDOW_RESULTSm 1646
#define IDB_OBM3_LOSSLESS0_BYTE_DROP_COUNTr 1647
#define IDB_OBM3_LOSSLESS0_PKT_DROP_COUNTr 1648
#define IDB_OBM3_LOSSLESS1_BYTE_DROP_COUNTr 1649
#define IDB_OBM3_LOSSLESS1_PKT_DROP_COUNTr 1650
#define IDB_OBM3_LOSSY_HI_BYTE_DROP_COUNTr 1651
#define IDB_OBM3_LOSSY_HI_PKT_DROP_COUNTr 1652
#define IDB_OBM3_LOSSY_LO_BYTE_DROP_COUNTr 1653
#define IDB_OBM3_LOSSY_LO_PKT_DROP_COUNTr 1654
#define IDB_OBM3_MAX_USAGEr 1655
#define IDB_OBM3_MAX_USAGE_1r 1656
#define IDB_OBM3_MAX_USAGE_SELECTr 1657
#define IDB_OBM3_MONITOR_STATS_CONFIGr 1658
#define IDB_OBM3_NIV_ETHERTYPEr 1659
#define IDB_OBM3_OPAQUE_TAG_CONFIGr 1660
#define IDB_OBM3_OPAQUE_TAG_CONFIG_0r 1661
#define IDB_OBM3_OPAQUE_TAG_CONFIG_1r 1662
#define IDB_OBM3_OUTER_TPIDr 1663
#define IDB_OBM3_OUTER_TPID_0r 1664
#define IDB_OBM3_OUTER_TPID_1r 1665
#define IDB_OBM3_OUTER_TPID_2r 1666
#define IDB_OBM3_OUTER_TPID_3r 1667
#define IDB_OBM3_OVERSUB_MON_ECC_STATUSr 1668
#define IDB_OBM3_PE_ETHERTYPEr 1669
#define IDB_OBM3_PORT_CONFIGr 1670
#define IDB_OBM3_PRI_MAP_PORT0m 1671
#define IDB_OBM3_PRI_MAP_PORT1m 1672
#define IDB_OBM3_PRI_MAP_PORT2m 1673
#define IDB_OBM3_PRI_MAP_PORT3m 1674
#define IDB_OBM3_PROTOCOL_CONTROL_0r 1675
#define IDB_OBM3_PROTOCOL_CONTROL_1r 1676
#define IDB_OBM3_PROTOCOL_CONTROL_2r 1677
#define IDB_OBM3_RAM_CONTROLr 1678
#define IDB_OBM3_SER_CONTROLr 1679
#define IDB_OBM3_SHARED_CONFIGr 1680
#define IDB_OBM3_TC_MAP_PORT0m 1681
#define IDB_OBM3_TC_MAP_PORT1m 1682
#define IDB_OBM3_TC_MAP_PORT2m 1683
#define IDB_OBM3_TC_MAP_PORT3m 1684
#define IDB_OBM3_TDMr 1685
#define IDB_OBM3_THRESHOLDr 1686
#define IDB_OBM3_THRESHOLD_1r 1687
#define IDB_OBM3_USAGEr 1688
#define IDB_OBM3_USAGE_1r 1689
#define IDB_OBM_MONITOR_CONFIGr 1690
#define IDB_PA_RESET_CONTROLr 1691
#define IDB_PFC_MON_CONFIGr 1692
#define IDB_PFC_MON_ECC_STATUSr 1693
#define IDB_PFC_MON_INITr 1694
#define IDB_PFC_MON_SER_CONTROLr 1695
#define IFA_DETECT_CONFIG_0r 1696
#define IFA_HDR_CONFIGr 1697
#define IFP_AND_REDIRECTION_PROFILEm 1698
#define IFP_CAM_DBGCTRLr 1699
#define IFP_CONFIGr 1700
#define IFP_COS_MAPm 1701
#define IFP_DROP_VECTOR_MASKm 1702
#define IFP_ECMP_HASH_CONTROLr 1703
#define IFP_EGRESS_PORT_CHECK_FOR_DROPm 1704
#define IFP_EGRESS_PORT_CHECK_FOR_REDIRECTm 1705
#define IFP_HW_CONFIGr 1706
#define IFP_I2E_CLASSID_SELECTm 1707
#define IFP_KEY_GEN_PROGRAM_PROFILE2m 1708
#define IFP_KEY_GEN_PROGRAM_PROFILEm 1709
#define IFP_KEY_GEN_PROGRAM_PROFILE_ISDWm 1710
#define IFP_LOGICAL_TABLE_ACTION_PRIORITYm 1711
#define IFP_LOGICAL_TABLE_CONFIGr 1712
#define IFP_LOGICAL_TABLE_SELECTm 1713
#define IFP_LOGICAL_TABLE_SELECT_CAM_BIST_CONFIG_1_64r 1714
#define IFP_LOGICAL_TABLE_SELECT_CAM_BIST_CONFIG_64r 1715
#define IFP_LOGICAL_TABLE_SELECT_CAM_BIST_STATUSr 1716
#define IFP_LOGICAL_TABLE_SELECT_CAM_DBGCTRLr 1717
#define IFP_LOGICAL_TABLE_SELECT_CONFIGr 1718
#define IFP_LOGICAL_TABLE_SELECT_DATA_CTRLr 1719
#define IFP_LOGICAL_TABLE_SELECT_DATA_ONLYm 1720
#define IFP_LOGICAL_TABLE_SELECT_TCAM_ONLYm 1721
#define IFP_LOGICAL_TABLE_SELECT_TMr 1722
#define IFP_METER_CONTROLr 1723
#define IFP_METER_TABLE_INST0m 1724
#define IFP_METER_TABLE_INST1m 1725
#define IFP_OR_REDIRECTION_PROFILEm 1726
#define IFP_PARITY_CONTROLr 1727
#define IFP_POLICY_TABLEm 1728
#define IFP_PORT_METER_MAPm 1729
#define IFP_RANGE_CHECKm 1730
#define IFP_RANGE_CHECK_MASK_Am 1731
#define IFP_RANGE_CHECK_MASK_Bm 1732
#define IFP_REFRESH_CONFIGr 1733
#define IFP_SLICE_METER_MAP_ENABLEr 1734
#define IFP_SPARE_DEBUGr 1735
#define IFP_TCAMm 1736
#define IFP_TCAM_POOL0_BIST_STATUSr 1737
#define IFP_TCAM_POOL0_CAM_BIST_CONFIG_1_64r 1738
#define IFP_TCAM_POOL0_CAM_BIST_CONFIG_64r 1739
#define IFP_TCAM_POOL1_BIST_STATUSr 1740
#define IFP_TCAM_POOL1_CAM_BIST_CONFIG_1_64r 1741
#define IFP_TCAM_POOL1_CAM_BIST_CONFIG_64r 1742
#define IFP_TCAM_POOL2_BIST_STATUSr 1743
#define IFP_TCAM_POOL2_CAM_BIST_CONFIG_1_64r 1744
#define IFP_TCAM_POOL2_CAM_BIST_CONFIG_64r 1745
#define IFWD1_EN_COR_ERR_RPTr 1746
#define IFWD1_HW_CONFIGr 1747
#define IFWD1_RAM_DBGCTRL_0_64r 1748
#define IFWD1_SER_CONTROLr 1749
#define IFWD2_HW_CONFIGr 1750
#define IGMP_MLD_PKT_CONTROLr 1751
#define ILPM_SER_CONTROLr 1752
#define IMRP4_64r 1753
#define IMRP6_64r 1754
#define ING_1588_INGRESS_CTRLm 1755
#define ING_1588_PARSING_CONTROLr 1756
#define ING_CONFIG_64r 1757
#define ING_DEST_PORT_ENABLEm 1758
#define ING_DII_AUX_ARB_CONTROLr 1759
#define ING_DII_DEBUG_CONFIGr 1760
#define ING_DII_DPP_CTRLr 1761
#define ING_DII_ECC_CONTROLr 1762
#define ING_DII_EVENT_FIFO_STATUSr 1763
#define ING_DII_EVENT_FIFO_STATUS_1r 1764
#define ING_DII_HW_RESET_CONTROL_0r 1765
#define ING_DII_HW_STATUSr 1766
#define ING_DII_INTR_ENABLEr 1767
#define ING_DII_INTR_STATUSr 1768
#define ING_DII_NULL_SLOT_CFGr 1769
#define ING_DII_Q_BEGINr 1770
#define ING_DII_RAM_CONTROLr 1771
#define ING_DII_SER_CONTROL_0r 1772
#define ING_DII_SER_CONTROL_1r 1773
#define ING_DII_SER_SCAN_CONFIGr 1774
#define ING_DII_SER_SCAN_STATUSr 1775
#define ING_DOI_EVENT_FIFO_STATUSr 1776
#define ING_DOI_HW_STATUSr 1777
#define ING_DOI_INTR_ENABLEr 1778
#define ING_DOI_INTR_STATUSr 1779
#define ING_DOI_RAM_CONTROLr 1780
#define ING_DOI_SER_CONTROLr 1781
#define ING_DOI_SER_FIFOm 1782
#define ING_DOI_SER_FIFO_CTRLr 1783
#define ING_DOI_SER_FIFO_STATUSr 1784
#define ING_DOI_SER_STATUSr 1785
#define ING_ECN_COUNTER_64r 1786
#define ING_EGRMSKBMAPm 1787
#define ING_EN_EFILTER_BITMAPm 1788
#define ING_EVENT_DEBUGr 1789
#define ING_EVENT_DEBUG_2r 1790
#define ING_EVENT_DEBUG_3r 1791
#define ING_EVENT_DEBUG_4r 1792
#define ING_EVENT_MASK_0m 1793
#define ING_EVENT_MASK_1m 1794
#define ING_EVENT_MASK_2m 1795
#define ING_EVENT_MASK_3m 1796
#define ING_EVENT_MASK_4m 1797
#define ING_EVENT_MASK_5m 1798
#define ING_EVENT_MASK_6m 1799
#define ING_EVENT_MASK_7m 1800
#define ING_EXP_TO_IP_ECN_MAPPINGm 1801
#define ING_FLEX_CTR_OFFSET_TABLE_0_INST0m 1802
#define ING_FLEX_CTR_OFFSET_TABLE_0_INST1m 1803
#define ING_FLEX_CTR_OFFSET_TABLE_1_INST0m 1804
#define ING_FLEX_CTR_OFFSET_TABLE_1_INST1m 1805
#define ING_FLEX_CTR_OFFSET_TABLE_2_INST0m 1806
#define ING_FLEX_CTR_OFFSET_TABLE_2_INST1m 1807
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_0_INST0r 1808
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_0_INST1r 1809
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_1_INST0r 1810
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_1_INST1r 1811
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_2_INST0r 1812
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_2_INST1r 1813
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_INST0r 1814
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_INST1r 1815
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1_INST0r 1816
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1_INST1r 1817
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2_INST0r 1818
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2_INST1r 1819
#define ING_GSH_ETHERTYPEr 1820
#define ING_GTP_CONTROLr 1821
#define ING_HASH_CONFIG_0r 1822
#define ING_IDB_TO_DEVICE_PORT_MAPm 1823
#define ING_IPV6_MC_RESERVED_ADDRESSm 1824
#define ING_L2_TUNNEL_PARSE_CONTROLr 1825
#define ING_L3_NEXT_HOPm 1826
#define ING_L3_NEXT_HOP_BANK_CONFIGr 1827
#define ING_MIRROR_COS_CONTROLr 1828
#define ING_MIRROR_EVENT_PROFILEm 1829
#define ING_MIRROR_EVENT_PROFILE_DATA_ONLYm 1830
#define ING_MIRROR_EVENT_PROFILE_ONLYm 1831
#define ING_MIRROR_ON_DROP_CONFIGr 1832
#define ING_MIRROR_SESSIONm 1833
#define ING_MISC_CONFIG2r 1834
#define ING_MISC_CONFIGr 1835
#define ING_MPLS_EXP_MAPPINGm 1836
#define ING_OUTER_DOT1P_MAPPING_TABLEm 1837
#define ING_OUTER_TPIDr 1838
#define ING_OUTER_TPID_0r 1839
#define ING_OUTER_TPID_1r 1840
#define ING_OUTER_TPID_2r 1841
#define ING_OUTER_TPID_3r 1842
#define ING_PHY_TO_IDB_PORT_MAPm 1843
#define ING_PRI_CNG_MAPm 1844
#define ING_PROC_CONTROLr 1845
#define ING_SCTP_CONTROLr 1846
#define ING_SER_FIFOm 1847
#define ING_SER_FIFO_CTRLr 1848
#define ING_SRV6_CONTROLr 1849
#define ING_SRV6_CONTROL_1r 1850
#define ING_SRV6_CONTROL_2r 1851
#define ING_SRV6_CONTROL_3r 1852
#define ING_TUNNEL_ECN_DECAPm 1853
#define ING_TUNNEL_ECN_DECAP_2m 1854
#define ING_UNTAGGED_PHBm 1855
#define ING_VLAN_TAG_ACTION_PROFILEm 1856
#define ING_WESP_PROTO_CONTROLr 1857
#define INNER_L2_OPAQUE_TAG_CONFIGr 1858
#define INNER_L2_OUTER_TPIDr 1859
#define INNER_L2_OUTER_TPID_0r 1860
#define INNER_L2_OUTER_TPID_1r 1861
#define INNER_L2_OUTER_TPID_2r 1862
#define INNER_L2_OUTER_TPID_3r 1863
#define INSTRUMENTATION_TRIGGERS_ENABLEm 1864
#define INSTRUMENT_CPU_COS_CONFIGr 1865
#define INTR_CONFIG_MASKr 1866
#define INTR_CONFIG_MASK_0r 1867
#define INTR_CONFIG_MASK_1r 1868
#define INTR_CONFIG_MASK_2r 1869
#define INTR_CONFIG_MASK_3r 1870
#define INTR_CONFIG_MASK_4r 1871
#define INTR_CONFIG_MASK_5r 1872
#define INTR_CONFIG_MASK_6r 1873
#define INTR_CONFIG_MASK_7r 1874
#define INT_CN_TO_MMUIF_MAPPINGm 1875
#define INT_DP_DETECT_CONFIG_0r 1876
#define INT_DP_DETECT_CONFIG_1r 1877
#define INT_DP_DETECT_CONFIG_2r 1878
#define INT_PROCESS_CONFIGr 1879
#define INT_TURNAROUND_EN_BMAPm 1880
#define IOAM_DETECT_CONFIG_0r 1881
#define IP4_INTR_ENABLEr 1882
#define IP4_INTR_STATUSr 1883
#define IPARS_HW_CONFIGr 1884
#define IPEP_COMMON_INTR_STATUSr 1885
#define IPV4_IN_IPV6_PREFIX_MATCH_TABLEm 1886
#define IPV6_MIN_FRAG_SIZEr 1887
#define IP_DPR_LATENCY_CONFIGr 1888
#define IP_DPR_LATENCY_CONFIG_WR_ENr 1889
#define IP_OPTION_CONTROL_PROFILE_TABLEm 1890
#define IP_PROTO_MAPm 1891
#define IP_TO_CMIC_INTR_ENABLEr 1892
#define IP_TO_CMIC_INTR_STATUSr 1893
#define IP_TO_INT_CN_MAPPING_1m 1894
#define IP_TO_INT_CN_MAPPING_2m 1895
#define IP_TO_INT_CN_MAPPING_PROFILE_SELECT_1m 1896
#define IP_TO_INT_CN_MAPPING_PROFILE_SELECT_2m 1897
#define IRSEL_EN_COR_ERR_RPTr 1898
#define IRSEL_HW_CONFIGr 1899
#define IRSEL_SER_CONTROLr 1900
#define ISW_ECC_ENr 1901
#define ISW_EN_COR_ERR_RPTr 1902
#define ISW_HW_CONFIGr 1903
#define ISW_RAM_CONTROLr 1904
#define ISW_SER_CONTROLr 1905
#define IS_CAL_CONFIGr 1906
#define IS_CBMG_VALUEr 1907
#define IS_CMIC_RESERVEDr 1908
#define IS_CPU_MGMT_LB_RATIOSr 1909
#define IS_FEATURE_CTRLr 1910
#define IS_MAX_SPACINGr 1911
#define IS_MIN_CELL_SPACINGr 1912
#define IS_MIN_CELL_SPACING_EOP_TO_SOPr 1913
#define IS_MIN_PORT_PICK_SPACING_WITHIN_PKTr 1914
#define IS_MMU_PKSCH_PKT_CREDIT_RETURN_DELAYr 1915
#define IS_PKSCH_CAL_CONFIGr 1916
#define IS_PKSCH_CPU_MGMT_LB_RATIOSr 1917
#define IS_PKSCH_CREDIT_STSr 1918
#define IS_PKSCH_PKT_CREDITS_PER_PIPEr 1919
#define IS_PKSCH_PKT_CREDITS_PER_PORTr 1920
#define IS_URG_CELL_SPACINGr 1921
#define I_MIRROR_CONTROLm 1922
#define KNOWN_MCAST_BLOCK_MASKm 1923
#define L2GRE_CONTROLr 1924
#define L2MCm 1925
#define L2_ENTRY_ACTION_TABLE_Am 1926
#define L2_ENTRY_ACTION_TABLE_Bm 1927
#define L2_ENTRY_ECCm 1928
#define L2_ENTRY_HASH_CONTROLm 1929
#define L2_ENTRY_HT_DEBUG_CMDm 1930
#define L2_ENTRY_HT_DEBUG_KEYm 1931
#define L2_ENTRY_HT_DEBUG_RESULTm 1932
#define L2_ENTRY_KEY_ATTRIBUTESm 1933
#define L2_ENTRY_KEY_BUFFER_0m 1934
#define L2_ENTRY_KEY_BUFFER_1m 1935
#define L2_ENTRY_REMAP_TABLE_Am 1936
#define L2_ENTRY_REMAP_TABLE_Bm 1937
#define L2_ENTRY_SINGLEm 1938
#define L2_ENTRY_UFT_ECCm 1939
#define L2_ENTRY_UFT_SINGLEm 1940
#define L2_HITDA_ONLYm 1941
#define L2_HITDA_UFTm 1942
#define L2_HITSA_ONLYm 1943
#define L2_HITSA_UFTm 1944
#define L2_LEARN_CACHEm 1945
#define L2_LEARN_CACHE_QUADm 1946
#define L2_LEARN_CACHE_STATUSr 1947
#define L2_LEARN_COPY_CACHE_CTRLr 1948
#define L2_USER_ENTRYm 1949
#define L2_USER_ENTRY_CAM_BIST_CONFIG_1_64r 1950
#define L2_USER_ENTRY_CAM_BIST_CONFIG_64r 1951
#define L2_USER_ENTRY_CAM_BIST_STATUSr 1952
#define L2_USER_ENTRY_CAM_DBGCTRLr 1953
#define L2_USER_ENTRY_DATA_ONLYm 1954
#define L2_USER_ENTRY_ONLYm 1955
#define L3_DEFIP_ALPM_LEVEL2m 1956
#define L3_DEFIP_ALPM_LEVEL2_ECCm 1957
#define L3_DEFIP_ALPM_LEVEL2_HIT_ONLYm 1958
#define L3_DEFIP_ALPM_LEVEL2_SINGLEm 1959
#define L3_DEFIP_ALPM_LEVEL3m 1960
#define L3_DEFIP_ALPM_LEVEL3_ECCm 1961
#define L3_DEFIP_ALPM_LEVEL3_HIT_ONLYm 1962
#define L3_DEFIP_ALPM_LEVEL3_SINGLEm 1963
#define L3_DEFIP_CAM_BIST_CONFIG_1_64r 1964
#define L3_DEFIP_CAM_BIST_CONFIG_64r 1965
#define L3_DEFIP_CAM_BIST_STATUSr 1966
#define L3_DEFIP_CAM_DBGCTRLr 1967
#define L3_DEFIP_DATA_LEVEL1m 1968
#define L3_DEFIP_DATA_LEVEL1_WIDEm 1969
#define L3_DEFIP_LEVEL1m 1970
#define L3_DEFIP_LEVEL1_HIT_ONLYm 1971
#define L3_DEFIP_LEVEL1_WIDEm 1972
#define L3_DEFIP_NEW_CAM_BIST_CONFIG_1_64r 1973
#define L3_DEFIP_NEW_CAM_BIST_CONFIG_64r 1974
#define L3_DEFIP_NEW_CAM_BIST_STATUSr 1975
#define L3_DEFIP_PAIR_LEVEL1m 1976
#define L3_DEFIP_PAIR_LEVEL1_WIDEm 1977
#define L3_DEFIP_TCAM_LEVEL1m 1978
#define L3_DEFIP_TCAM_LEVEL1_WIDEm 1979
#define L3_DEFIP_WIDE_CAM_BIST_CONFIG_1_64r 1980
#define L3_DEFIP_WIDE_CAM_BIST_CONFIG_64r 1981
#define L3_DEFIP_WIDE_CAM_BIST_STATUSr 1982
#define L3_ECMPm 1983
#define L3_ECMP_BANK_CONFIGr 1984
#define L3_ECMP_COUNTm 1985
#define L3_ECMP_GROUP_FLEX_CTR_CONTROLr 1986
#define L3_ECMP_GROUP_HIERARCHICALm 1987
#define L3_ECMP_GROUP_HIERARCHICAL_FLEX_CTR_CONTROLr 1988
#define L3_IIFm 1989
#define L3_IIF_PROFILEm 1990
#define L3_IPMCm 1991
#define L3_MTU_VALUESm 1992
#define L3_TUNNEL_ACTION_TABLE_Am 1993
#define L3_TUNNEL_ACTION_TABLE_Bm 1994
#define L3_TUNNEL_CAM_BIST_CONFIG_1_64r 1995
#define L3_TUNNEL_CAM_BIST_CONFIG_64r 1996
#define L3_TUNNEL_CAM_BIST_STATUSr 1997
#define L3_TUNNEL_CAM_CONTROLr 1998
#define L3_TUNNEL_DOUBLEm 1999
#define L3_TUNNEL_ECCm 2000
#define L3_TUNNEL_HASH_CONTROLm 2001
#define L3_TUNNEL_HT_DEBUG_CMDm 2002
#define L3_TUNNEL_HT_DEBUG_KEYm 2003
#define L3_TUNNEL_HT_DEBUG_RESULTm 2004
#define L3_TUNNEL_KEY_ATTRIBUTESm 2005
#define L3_TUNNEL_KEY_BUFFERm 2006
#define L3_TUNNEL_OUTER_IP_PROTO_REMAPm 2007
#define L3_TUNNEL_PAIR_TCAMm 2008
#define L3_TUNNEL_QUADm 2009
#define L3_TUNNEL_REMAP_TABLE_Am 2010
#define L3_TUNNEL_REMAP_TABLE_Bm 2011
#define L3_TUNNEL_SINGLEm 2012
#define L3_TUNNEL_TCAMm 2013
#define L3_TUNNEL_TCAM_DATA_ONLYm 2014
#define L3_TUNNEL_TCAM_KEY_BUFFERm 2015
#define L3_TUNNEL_TCAM_ONLYm 2016
#define L3_TUNNEL_TCAM_SW_KEY 2017
#define LINK_STATUSm 2018
#define LPM_IP_CONTROLm 2019
#define LPM_LANE_CTRLr 2020
#define LPM_UNIFIED_KEY_BUFFER_0m 2021
#define LPM_UNIFIED_KEY_BUFFER_1m 2022
#define LPM_UNIFIED_KEY_BUFFER_2m 2023
#define LPM_UNIFIED_KEY_BUFFER_3m 2024
#define LPORT_TABm 2025
#define MAC_BLOCKm 2026
#define MC_CONTROL_4r 2027
#define MC_CONTROL_5r 2028
#define MGMT_OBM_BUFFER_CONFIGr 2029
#define MGMT_OBM_CONTROLr 2030
#define MGMT_OBM_CTRL_ECC_STATUSr 2031
#define MGMT_OBM_DATA_ECC_STATUSr 2032
#define MGMT_OBM_DSCP_MAP_PORT0m 2033
#define MGMT_OBM_DSCP_MAP_PORT1m 2034
#define MGMT_OBM_ETAG_MAP_PORT0m 2035
#define MGMT_OBM_ETAG_MAP_PORT1m 2036
#define MGMT_OBM_FC_THRESHOLDr 2037
#define MGMT_OBM_FC_THRESHOLD_1r 2038
#define MGMT_OBM_FLOW_CONTROL_CONFIGr 2039
#define MGMT_OBM_FLOW_CONTROL_EVENT_COUNTr 2040
#define MGMT_OBM_GSH_ETHERTYPEr 2041
#define MGMT_OBM_INNER_TPIDr 2042
#define MGMT_OBM_INTR_ENABLEr 2043
#define MGMT_OBM_INTR_STATUSr 2044
#define MGMT_OBM_IOM_STATS_WINDOW_RESULTSm 2045
#define MGMT_OBM_LOSSLESS0_BYTE_DROP_COUNTr 2046
#define MGMT_OBM_LOSSLESS0_PKT_DROP_COUNTr 2047
#define MGMT_OBM_LOSSLESS1_BYTE_DROP_COUNTr 2048
#define MGMT_OBM_LOSSLESS1_PKT_DROP_COUNTr 2049
#define MGMT_OBM_LOSSY_HI_BYTE_DROP_COUNTr 2050
#define MGMT_OBM_LOSSY_HI_PKT_DROP_COUNTr 2051
#define MGMT_OBM_LOSSY_LO_BYTE_DROP_COUNTr 2052
#define MGMT_OBM_LOSSY_LO_PKT_DROP_COUNTr 2053
#define MGMT_OBM_MAX_USAGEr 2054
#define MGMT_OBM_MAX_USAGE_SELECTr 2055
#define MGMT_OBM_MONITOR_CONFIGr 2056
#define MGMT_OBM_MONITOR_STATS_CONFIGr 2057
#define MGMT_OBM_NIV_ETHERTYPEr 2058
#define MGMT_OBM_OPAQUE_TAG_CONFIGr 2059
#define MGMT_OBM_OPAQUE_TAG_CONFIG_0r 2060
#define MGMT_OBM_OPAQUE_TAG_CONFIG_1r 2061
#define MGMT_OBM_OUTER_TPIDr 2062
#define MGMT_OBM_OUTER_TPID_0r 2063
#define MGMT_OBM_OUTER_TPID_1r 2064
#define MGMT_OBM_OUTER_TPID_2r 2065
#define MGMT_OBM_OUTER_TPID_3r 2066
#define MGMT_OBM_OVERSUB_MON_ECC_STATUSr 2067
#define MGMT_OBM_PE_ETHERTYPEr 2068
#define MGMT_OBM_PORT_CONFIGr 2069
#define MGMT_OBM_PRI_MAP_PORT0m 2070
#define MGMT_OBM_PRI_MAP_PORT1m 2071
#define MGMT_OBM_PROTOCOL_CONTROL_0r 2072
#define MGMT_OBM_PROTOCOL_CONTROL_1r 2073
#define MGMT_OBM_PROTOCOL_CONTROL_2r 2074
#define MGMT_OBM_RAM_CONTROLr 2075
#define MGMT_OBM_SER_CONTROLr 2076
#define MGMT_OBM_SHARED_CONFIGr 2077
#define MGMT_OBM_TC_MAP_PORT0m 2078
#define MGMT_OBM_TC_MAP_PORT1m 2079
#define MGMT_OBM_TDMr 2080
#define MGMT_OBM_THRESHOLDr 2081
#define MGMT_OBM_USAGEr 2082
#define MINI_UFT_SHARED_BANKS_CONTROLm 2083
#define MIRROR_CPU_COS_CONFIGr 2084
#define MIRROR_RQE_Q_NUMr 2085
#define MMRP_CONTROL_1r 2086
#define MMRP_CONTROL_2r 2087
#define MMU_CCP_CMIC_RESERVEDr 2088
#define MMU_CCP_COPY_COUNT_INFO_BANK0m 2089
#define MMU_CCP_COPY_COUNT_INFO_BANK0_MMU_ITM0_ITM0m 2090
#define MMU_CCP_COPY_COUNT_INFO_BANK0_MMU_ITM1_ITM1m 2091
#define MMU_CCP_COPY_COUNT_INFO_BANK10m 2092
#define MMU_CCP_COPY_COUNT_INFO_BANK10_MMU_ITM0_ITM0m 2093
#define MMU_CCP_COPY_COUNT_INFO_BANK10_MMU_ITM1_ITM1m 2094
#define MMU_CCP_COPY_COUNT_INFO_BANK11m 2095
#define MMU_CCP_COPY_COUNT_INFO_BANK11_MMU_ITM0_ITM0m 2096
#define MMU_CCP_COPY_COUNT_INFO_BANK11_MMU_ITM1_ITM1m 2097
#define MMU_CCP_COPY_COUNT_INFO_BANK12m 2098
#define MMU_CCP_COPY_COUNT_INFO_BANK12_MMU_ITM0_ITM0m 2099
#define MMU_CCP_COPY_COUNT_INFO_BANK12_MMU_ITM1_ITM1m 2100
#define MMU_CCP_COPY_COUNT_INFO_BANK13m 2101
#define MMU_CCP_COPY_COUNT_INFO_BANK13_MMU_ITM0_ITM0m 2102
#define MMU_CCP_COPY_COUNT_INFO_BANK13_MMU_ITM1_ITM1m 2103
#define MMU_CCP_COPY_COUNT_INFO_BANK14m 2104
#define MMU_CCP_COPY_COUNT_INFO_BANK14_MMU_ITM0_ITM0m 2105
#define MMU_CCP_COPY_COUNT_INFO_BANK14_MMU_ITM1_ITM1m 2106
#define MMU_CCP_COPY_COUNT_INFO_BANK15m 2107
#define MMU_CCP_COPY_COUNT_INFO_BANK15_MMU_ITM0_ITM0m 2108
#define MMU_CCP_COPY_COUNT_INFO_BANK15_MMU_ITM1_ITM1m 2109
#define MMU_CCP_COPY_COUNT_INFO_BANK16m 2110
#define MMU_CCP_COPY_COUNT_INFO_BANK16_MMU_ITM0_ITM0m 2111
#define MMU_CCP_COPY_COUNT_INFO_BANK16_MMU_ITM1_ITM1m 2112
#define MMU_CCP_COPY_COUNT_INFO_BANK17m 2113
#define MMU_CCP_COPY_COUNT_INFO_BANK17_MMU_ITM0_ITM0m 2114
#define MMU_CCP_COPY_COUNT_INFO_BANK17_MMU_ITM1_ITM1m 2115
#define MMU_CCP_COPY_COUNT_INFO_BANK18m 2116
#define MMU_CCP_COPY_COUNT_INFO_BANK18_MMU_ITM0_ITM0m 2117
#define MMU_CCP_COPY_COUNT_INFO_BANK18_MMU_ITM1_ITM1m 2118
#define MMU_CCP_COPY_COUNT_INFO_BANK19m 2119
#define MMU_CCP_COPY_COUNT_INFO_BANK19_MMU_ITM0_ITM0m 2120
#define MMU_CCP_COPY_COUNT_INFO_BANK19_MMU_ITM1_ITM1m 2121
#define MMU_CCP_COPY_COUNT_INFO_BANK1m 2122
#define MMU_CCP_COPY_COUNT_INFO_BANK1_MMU_ITM0_ITM0m 2123
#define MMU_CCP_COPY_COUNT_INFO_BANK1_MMU_ITM1_ITM1m 2124
#define MMU_CCP_COPY_COUNT_INFO_BANK20m 2125
#define MMU_CCP_COPY_COUNT_INFO_BANK20_MMU_ITM0_ITM0m 2126
#define MMU_CCP_COPY_COUNT_INFO_BANK20_MMU_ITM1_ITM1m 2127
#define MMU_CCP_COPY_COUNT_INFO_BANK21m 2128
#define MMU_CCP_COPY_COUNT_INFO_BANK21_MMU_ITM0_ITM0m 2129
#define MMU_CCP_COPY_COUNT_INFO_BANK21_MMU_ITM1_ITM1m 2130
#define MMU_CCP_COPY_COUNT_INFO_BANK22m 2131
#define MMU_CCP_COPY_COUNT_INFO_BANK22_MMU_ITM0_ITM0m 2132
#define MMU_CCP_COPY_COUNT_INFO_BANK22_MMU_ITM1_ITM1m 2133
#define MMU_CCP_COPY_COUNT_INFO_BANK23m 2134
#define MMU_CCP_COPY_COUNT_INFO_BANK23_MMU_ITM0_ITM0m 2135
#define MMU_CCP_COPY_COUNT_INFO_BANK23_MMU_ITM1_ITM1m 2136
#define MMU_CCP_COPY_COUNT_INFO_BANK24m 2137
#define MMU_CCP_COPY_COUNT_INFO_BANK24_MMU_ITM0_ITM0m 2138
#define MMU_CCP_COPY_COUNT_INFO_BANK24_MMU_ITM1_ITM1m 2139
#define MMU_CCP_COPY_COUNT_INFO_BANK25m 2140
#define MMU_CCP_COPY_COUNT_INFO_BANK25_MMU_ITM0_ITM0m 2141
#define MMU_CCP_COPY_COUNT_INFO_BANK25_MMU_ITM1_ITM1m 2142
#define MMU_CCP_COPY_COUNT_INFO_BANK26m 2143
#define MMU_CCP_COPY_COUNT_INFO_BANK26_MMU_ITM0_ITM0m 2144
#define MMU_CCP_COPY_COUNT_INFO_BANK26_MMU_ITM1_ITM1m 2145
#define MMU_CCP_COPY_COUNT_INFO_BANK27m 2146
#define MMU_CCP_COPY_COUNT_INFO_BANK27_MMU_ITM0_ITM0m 2147
#define MMU_CCP_COPY_COUNT_INFO_BANK27_MMU_ITM1_ITM1m 2148
#define MMU_CCP_COPY_COUNT_INFO_BANK28m 2149
#define MMU_CCP_COPY_COUNT_INFO_BANK28_MMU_ITM0_ITM0m 2150
#define MMU_CCP_COPY_COUNT_INFO_BANK28_MMU_ITM1_ITM1m 2151
#define MMU_CCP_COPY_COUNT_INFO_BANK29m 2152
#define MMU_CCP_COPY_COUNT_INFO_BANK29_MMU_ITM0_ITM0m 2153
#define MMU_CCP_COPY_COUNT_INFO_BANK29_MMU_ITM1_ITM1m 2154
#define MMU_CCP_COPY_COUNT_INFO_BANK2m 2155
#define MMU_CCP_COPY_COUNT_INFO_BANK2_MMU_ITM0_ITM0m 2156
#define MMU_CCP_COPY_COUNT_INFO_BANK2_MMU_ITM1_ITM1m 2157
#define MMU_CCP_COPY_COUNT_INFO_BANK30m 2158
#define MMU_CCP_COPY_COUNT_INFO_BANK30_MMU_ITM0_ITM0m 2159
#define MMU_CCP_COPY_COUNT_INFO_BANK30_MMU_ITM1_ITM1m 2160
#define MMU_CCP_COPY_COUNT_INFO_BANK31m 2161
#define MMU_CCP_COPY_COUNT_INFO_BANK31_MMU_ITM0_ITM0m 2162
#define MMU_CCP_COPY_COUNT_INFO_BANK31_MMU_ITM1_ITM1m 2163
#define MMU_CCP_COPY_COUNT_INFO_BANK32m 2164
#define MMU_CCP_COPY_COUNT_INFO_BANK32_MMU_ITM0_ITM0m 2165
#define MMU_CCP_COPY_COUNT_INFO_BANK32_MMU_ITM1_ITM1m 2166
#define MMU_CCP_COPY_COUNT_INFO_BANK33m 2167
#define MMU_CCP_COPY_COUNT_INFO_BANK33_MMU_ITM0_ITM0m 2168
#define MMU_CCP_COPY_COUNT_INFO_BANK33_MMU_ITM1_ITM1m 2169
#define MMU_CCP_COPY_COUNT_INFO_BANK3m 2170
#define MMU_CCP_COPY_COUNT_INFO_BANK3_MMU_ITM0_ITM0m 2171
#define MMU_CCP_COPY_COUNT_INFO_BANK3_MMU_ITM1_ITM1m 2172
#define MMU_CCP_COPY_COUNT_INFO_BANK4m 2173
#define MMU_CCP_COPY_COUNT_INFO_BANK4_MMU_ITM0_ITM0m 2174
#define MMU_CCP_COPY_COUNT_INFO_BANK4_MMU_ITM1_ITM1m 2175
#define MMU_CCP_COPY_COUNT_INFO_BANK5m 2176
#define MMU_CCP_COPY_COUNT_INFO_BANK5_MMU_ITM0_ITM0m 2177
#define MMU_CCP_COPY_COUNT_INFO_BANK5_MMU_ITM1_ITM1m 2178
#define MMU_CCP_COPY_COUNT_INFO_BANK6m 2179
#define MMU_CCP_COPY_COUNT_INFO_BANK6_MMU_ITM0_ITM0m 2180
#define MMU_CCP_COPY_COUNT_INFO_BANK6_MMU_ITM1_ITM1m 2181
#define MMU_CCP_COPY_COUNT_INFO_BANK7m 2182
#define MMU_CCP_COPY_COUNT_INFO_BANK7_MMU_ITM0_ITM0m 2183
#define MMU_CCP_COPY_COUNT_INFO_BANK7_MMU_ITM1_ITM1m 2184
#define MMU_CCP_COPY_COUNT_INFO_BANK8m 2185
#define MMU_CCP_COPY_COUNT_INFO_BANK8_MMU_ITM0_ITM0m 2186
#define MMU_CCP_COPY_COUNT_INFO_BANK8_MMU_ITM1_ITM1m 2187
#define MMU_CCP_COPY_COUNT_INFO_BANK9m 2188
#define MMU_CCP_COPY_COUNT_INFO_BANK9_MMU_ITM0_ITM0m 2189
#define MMU_CCP_COPY_COUNT_INFO_BANK9_MMU_ITM1_ITM1m 2190
#define MMU_CCP_ENABLE_ECCP_MEMr 2191
#define MMU_CCP_EN_COR_ERR_RPTr 2192
#define MMU_CCP_TMBUSr 2193
#define MMU_CFAP_ARBITER_BNK0_RANKERr 2194
#define MMU_CFAP_ARBITER_BNK10_RANKERr 2195
#define MMU_CFAP_ARBITER_BNK11_RANKERr 2196
#define MMU_CFAP_ARBITER_BNK12_RANKERr 2197
#define MMU_CFAP_ARBITER_BNK13_RANKERr 2198
#define MMU_CFAP_ARBITER_BNK14_RANKERr 2199
#define MMU_CFAP_ARBITER_BNK15_RANKERr 2200
#define MMU_CFAP_ARBITER_BNK16_RANKERr 2201
#define MMU_CFAP_ARBITER_BNK17_RANKERr 2202
#define MMU_CFAP_ARBITER_BNK18_RANKERr 2203
#define MMU_CFAP_ARBITER_BNK19_RANKERr 2204
#define MMU_CFAP_ARBITER_BNK1_RANKERr 2205
#define MMU_CFAP_ARBITER_BNK20_RANKERr 2206
#define MMU_CFAP_ARBITER_BNK21_RANKERr 2207
#define MMU_CFAP_ARBITER_BNK22_RANKERr 2208
#define MMU_CFAP_ARBITER_BNK23_RANKERr 2209
#define MMU_CFAP_ARBITER_BNK24_RANKERr 2210
#define MMU_CFAP_ARBITER_BNK25_RANKERr 2211
#define MMU_CFAP_ARBITER_BNK26_RANKERr 2212
#define MMU_CFAP_ARBITER_BNK27_RANKERr 2213
#define MMU_CFAP_ARBITER_BNK28_RANKERr 2214
#define MMU_CFAP_ARBITER_BNK29_RANKERr 2215
#define MMU_CFAP_ARBITER_BNK2_RANKERr 2216
#define MMU_CFAP_ARBITER_BNK30_RANKERr 2217
#define MMU_CFAP_ARBITER_BNK31_RANKERr 2218
#define MMU_CFAP_ARBITER_BNK32_RANKERr 2219
#define MMU_CFAP_ARBITER_BNK33_RANKERr 2220
#define MMU_CFAP_ARBITER_BNK3_RANKERr 2221
#define MMU_CFAP_ARBITER_BNK4_RANKERr 2222
#define MMU_CFAP_ARBITER_BNK5_RANKERr 2223
#define MMU_CFAP_ARBITER_BNK6_RANKERr 2224
#define MMU_CFAP_ARBITER_BNK7_RANKERr 2225
#define MMU_CFAP_ARBITER_BNK8_RANKERr 2226
#define MMU_CFAP_ARBITER_BNK9_RANKERr 2227
#define MMU_CFAP_ARBITER_CONTROLr 2228
#define MMU_CFAP_ARBITER_MASKr 2229
#define MMU_CFAP_ARBITER_RANDOM_SEEDr 2230
#define MMU_CFAP_BANK0m 2231
#define MMU_CFAP_BANK10m 2232
#define MMU_CFAP_BANK11m 2233
#define MMU_CFAP_BANK12m 2234
#define MMU_CFAP_BANK13m 2235
#define MMU_CFAP_BANK14m 2236
#define MMU_CFAP_BANK15m 2237
#define MMU_CFAP_BANK16m 2238
#define MMU_CFAP_BANK17m 2239
#define MMU_CFAP_BANK18m 2240
#define MMU_CFAP_BANK19m 2241
#define MMU_CFAP_BANK1m 2242
#define MMU_CFAP_BANK20m 2243
#define MMU_CFAP_BANK21m 2244
#define MMU_CFAP_BANK22m 2245
#define MMU_CFAP_BANK23m 2246
#define MMU_CFAP_BANK24m 2247
#define MMU_CFAP_BANK25m 2248
#define MMU_CFAP_BANK26m 2249
#define MMU_CFAP_BANK27m 2250
#define MMU_CFAP_BANK28m 2251
#define MMU_CFAP_BANK29m 2252
#define MMU_CFAP_BANK2m 2253
#define MMU_CFAP_BANK30m 2254
#define MMU_CFAP_BANK31m 2255
#define MMU_CFAP_BANK32m 2256
#define MMU_CFAP_BANK33m 2257
#define MMU_CFAP_BANK3m 2258
#define MMU_CFAP_BANK4m 2259
#define MMU_CFAP_BANK5m 2260
#define MMU_CFAP_BANK6m 2261
#define MMU_CFAP_BANK7m 2262
#define MMU_CFAP_BANK8m 2263
#define MMU_CFAP_BANK9m 2264
#define MMU_CFAP_BANKDISABLE_64r 2265
#define MMU_CFAP_BANKFULLr 2266
#define MMU_CFAP_BANKSTATUSr 2267
#define MMU_CFAP_BANK_PREFETCH_FIFO_LHr 2268
#define MMU_CFAP_BANK_PREFETCH_FIFO_UHr 2269
#define MMU_CFAP_BANK_STAT_MONITORr 2270
#define MMU_CFAP_BSTCONFIGr 2271
#define MMU_CFAP_BSTSTATr 2272
#define MMU_CFAP_BSTTHRSr 2273
#define MMU_CFAP_CMIC_RESERVEDr 2274
#define MMU_CFAP_CONFIGr 2275
#define MMU_CFAP_DROP_CBPr 2276
#define MMU_CFAP_DROP_COLLISIONr 2277
#define MMU_CFAP_DROP_FULLr 2278
#define MMU_CFAP_ENABLE_ECCP_MEMr 2279
#define MMU_CFAP_EN_COR_ERR_RPTr 2280
#define MMU_CFAP_FILL_LEVEL_CONFIGr 2281
#define MMU_CFAP_FULLCOL_CONTROLr 2282
#define MMU_CFAP_FULLTHRESHOLDSETr 2283
#define MMU_CFAP_FULL_RESUME_OFFSETr 2284
#define MMU_CFAP_INIT_64r 2285
#define MMU_CFAP_INT2_ENr 2286
#define MMU_CFAP_INT2_SETr 2287
#define MMU_CFAP_INT2_STATr 2288
#define MMU_CFAP_INT_ENr 2289
#define MMU_CFAP_INT_SETr 2290
#define MMU_CFAP_INT_STATr 2291
#define MMU_CFAP_RESERVED_KNOBSr 2292
#define MMU_CFAP_STATUSr 2293
#define MMU_CFAP_TMBUSr 2294
#define MMU_CRB_CMIC_RESERVEDr 2295
#define MMU_CRB_CONFIGr 2296
#define MMU_CRB_CPU_INT_ENr 2297
#define MMU_CRB_CPU_INT_SETr 2298
#define MMU_CRB_CPU_INT_STATr 2299
#define MMU_CRB_CPU_INT_STAT_LOGr 2300
#define MMU_CRB_CT_DELAY_LINE_IP_MEMm 2301
#define MMU_CRB_DEBUG_CNT_CONFIGr 2302
#define MMU_CRB_DEBUG_CT_PKT_COUNTr 2303
#define MMU_CRB_DEVICE_PORT_TO_MMU_PORT_MAPPINGr 2304
#define MMU_CRB_ENABLE_ECCP_MEMr 2305
#define MMU_CRB_EN_COR_ERR_RPTr 2306
#define MMU_CRB_INVALID_DESTINATION_PKT_COUNTr 2307
#define MMU_CRB_INVALID_DESTINATION_PKT_IDr 2308
#define MMU_CRB_PKT_DROP_CNTR_STATr 2309
#define MMU_CRB_RL_DELAY_LINE_MEMm 2310
#define MMU_CRB_SRC_PORT_CFGr 2311
#define MMU_CRB_THD_DELAY_LINE_MEMm 2312
#define MMU_CRB_TMBUSr 2313
#define MMU_EBCFG_CMIC_RESERVEDr 2314
#define MMU_EBCFG_CPU_INT_ENr 2315
#define MMU_EBCFG_CPU_INT_SETr 2316
#define MMU_EBCFG_CPU_INT_STATr 2317
#define MMU_EBCFG_ECC_SINGLE_BIT_ERRORSr 2318
#define MMU_EBCFG_MEM_FAIL_ADDR_64m 2319
#define MMU_EBCFG_MEM_FAIL_INT_CTRr 2320
#define MMU_EBCFG_MEM_SER_FIFO_STSr 2321
#define MMU_EBCFP_CMIC_RESERVEDr 2322
#define MMU_EBCFP_CPU_INT_ENr 2323
#define MMU_EBCFP_CPU_INT_SETr 2324
#define MMU_EBCFP_CPU_INT_STATr 2325
#define MMU_EBCFP_DD_PURGE_STATUSr 2326
#define MMU_EBCFP_EGR_PORT_CFGr 2327
#define MMU_EBCFP_ENABLE_ECCP_MEMr 2328
#define MMU_EBCFP_EN_COR_ERR_RPTr 2329
#define MMU_EBCFP_FAP_BITMAP_MEMm 2330
#define MMU_EBCFP_FAP_FULL_THRESHOLD_RESETr 2331
#define MMU_EBCFP_FAP_FULL_THRESHOLD_SETr 2332
#define MMU_EBCFP_FORCE_CPU_INIT_TO_FAPr 2333
#define MMU_EBCFP_INIT_DONEr 2334
#define MMU_EBCFP_LAT_ABS_FIFOm 2335
#define MMU_EBCFP_MMUQ_EBGRP_PROFILEr 2336
#define MMU_EBCFP_MMU_PORT_TO_DEVICE_PORT_MAPPINGr 2337
#define MMU_EBCFP_MTRO_PORT_PROFILE_STATUSr 2338
#define MMU_EBCFP_MXM_TAG_MEMm 2339
#define MMU_EBCFP_POOL_COUNTERr 2340
#define MMU_EBCFP_TMBUSr 2341
#define MMU_EBCR_CELL_INFO_TILE0m 2342
#define MMU_EBCR_CELL_INFO_TILE1m 2343
#define MMU_EBCR_CMIC_RESERVEDr 2344
#define MMU_EBCR_ENABLE_ECCP_MEMr 2345
#define MMU_EBCR_EN_COR_ERR_RPTr 2346
#define MMU_EBCR_TILE0_STATE_VECTORr 2347
#define MMU_EBCR_TILE1_STATE_VECTORr 2348
#define MMU_EBCR_TMBUSr 2349
#define MMU_EBCTM_BURST_CTRL_STSr 2350
#define MMU_EBCTM_CMIC_RESERVEDr 2351
#define MMU_EBCTM_CNTR_0_STSr 2352
#define MMU_EBCTM_CNTR_1_STSr 2353
#define MMU_EBCTM_CNTR_2_STSr 2354
#define MMU_EBCTM_CNTR_3_STSr 2355
#define MMU_EBCTM_CPU_INT_ENr 2356
#define MMU_EBCTM_CPU_INT_SETr 2357
#define MMU_EBCTM_CPU_INT_STATr 2358
#define MMU_EBCTM_CPU_INT_STAT_LOGr 2359
#define MMU_EBCTM_CT_BUDGET_CFGr 2360
#define MMU_EBCTM_CT_BUDGET_SAF_COMMITMENT_CFGr 2361
#define MMU_EBCTM_CT_FSM_STSr 2362
#define MMU_EBCTM_CT_SPEED_0_CFGr 2363
#define MMU_EBCTM_CT_SPEED_1_CFGr 2364
#define MMU_EBCTM_CT_SPEED_2_CFGr 2365
#define MMU_EBCTM_CT_SPEED_3_CFGr 2366
#define MMU_EBCTM_CT_SPEED_4_CFGr 2367
#define MMU_EBCTM_CT_SPEED_5_CFGr 2368
#define MMU_EBCTM_CT_SPEED_6_CFGr 2369
#define MMU_EBCTM_CT_SPEED_CFGr 2370
#define MMU_EBCTM_EB_TCT_CFGr 2371
#define MMU_EBCTM_EPORT_CT_CFGr 2372
#define MMU_EBCTM_EPORT_TCT_CFGr 2373
#define MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_0_CFGr 2374
#define MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_1_CFGr 2375
#define MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_2_CFGr 2376
#define MMU_EBCTM_PORT_EMPTY_STSr 2377
#define MMU_EBCTM_SRC_SPEED_0_TO_SPEED_BUCKET_MAP_CFGr 2378
#define MMU_EBCTM_SRC_SPEED_1_TO_SPEED_BUCKET_MAP_CFGr 2379
#define MMU_EBCTM_SRC_SPEED_2_TO_SPEED_BUCKET_MAP_CFGr 2380
#define MMU_EBCTM_SRC_SPEED_3_TO_SPEED_BUCKET_MAP_CFGr 2381
#define MMU_EBCTM_SRC_SPEED_4_TO_SPEED_BUCKET_MAP_CFGr 2382
#define MMU_EBCTM_SRC_SPEED_5_TO_SPEED_BUCKET_MAP_CFGr 2383
#define MMU_EBCTM_SRC_SPEED_6_TO_SPEED_BUCKET_MAP_CFGr 2384
#define MMU_EBCTM_TCT_ENTER_SPEED_CFG_0r 2385
#define MMU_EBCTM_TCT_ENTER_SPEED_CFG_1r 2386
#define MMU_EBCTM_TCT_EXIT_SPEED_CFGr 2387
#define MMU_EBMB0_PAYLOAD_SLICE0m 2388
#define MMU_EBMB0_PAYLOAD_SLICE1m 2389
#define MMU_EBMB0_PAYLOAD_SLICE2m 2390
#define MMU_EBMB0_PAYLOAD_SLICE3m 2391
#define MMU_EBMB0_PAYLOAD_SLICE4m 2392
#define MMU_EBMB0_PAYLOAD_SLICE5m 2393
#define MMU_EBMB0_PAYLOAD_SLICE6m 2394
#define MMU_EBMB0_PAYLOAD_SLICE7m 2395
#define MMU_EBMB1_PAYLOAD_SLICE0m 2396
#define MMU_EBMB1_PAYLOAD_SLICE1m 2397
#define MMU_EBMB1_PAYLOAD_SLICE2m 2398
#define MMU_EBMB1_PAYLOAD_SLICE3m 2399
#define MMU_EBMB1_PAYLOAD_SLICE4m 2400
#define MMU_EBMB1_PAYLOAD_SLICE5m 2401
#define MMU_EBMB1_PAYLOAD_SLICE6m 2402
#define MMU_EBMB1_PAYLOAD_SLICE7m 2403
#define MMU_EBMB2_PAYLOAD_SLICE0m 2404
#define MMU_EBMB2_PAYLOAD_SLICE1m 2405
#define MMU_EBMB2_PAYLOAD_SLICE2m 2406
#define MMU_EBMB2_PAYLOAD_SLICE3m 2407
#define MMU_EBMB2_PAYLOAD_SLICE4m 2408
#define MMU_EBMB2_PAYLOAD_SLICE5m 2409
#define MMU_EBMB2_PAYLOAD_SLICE6m 2410
#define MMU_EBMB2_PAYLOAD_SLICE7m 2411
#define MMU_EBMB3_PAYLOAD_SLICE0m 2412
#define MMU_EBMB3_PAYLOAD_SLICE1m 2413
#define MMU_EBMB3_PAYLOAD_SLICE2m 2414
#define MMU_EBMB3_PAYLOAD_SLICE3m 2415
#define MMU_EBMB3_PAYLOAD_SLICE4m 2416
#define MMU_EBMB3_PAYLOAD_SLICE5m 2417
#define MMU_EBMB3_PAYLOAD_SLICE6m 2418
#define MMU_EBMB3_PAYLOAD_SLICE7m 2419
#define MMU_EBMB4_PAYLOAD_SLICE0m 2420
#define MMU_EBMB4_PAYLOAD_SLICE1m 2421
#define MMU_EBMB4_PAYLOAD_SLICE2m 2422
#define MMU_EBMB4_PAYLOAD_SLICE3m 2423
#define MMU_EBMB4_PAYLOAD_SLICE4m 2424
#define MMU_EBMB4_PAYLOAD_SLICE5m 2425
#define MMU_EBMB4_PAYLOAD_SLICE6m 2426
#define MMU_EBMB4_PAYLOAD_SLICE7m 2427
#define MMU_EBMB5_PAYLOAD_SLICE0m 2428
#define MMU_EBMB5_PAYLOAD_SLICE1m 2429
#define MMU_EBMB5_PAYLOAD_SLICE2m 2430
#define MMU_EBMB5_PAYLOAD_SLICE3m 2431
#define MMU_EBMB5_PAYLOAD_SLICE4m 2432
#define MMU_EBMB5_PAYLOAD_SLICE5m 2433
#define MMU_EBMB5_PAYLOAD_SLICE6m 2434
#define MMU_EBMB5_PAYLOAD_SLICE7m 2435
#define MMU_EBMB6_PAYLOAD_SLICE0m 2436
#define MMU_EBMB6_PAYLOAD_SLICE1m 2437
#define MMU_EBMB6_PAYLOAD_SLICE2m 2438
#define MMU_EBMB6_PAYLOAD_SLICE3m 2439
#define MMU_EBMB6_PAYLOAD_SLICE4m 2440
#define MMU_EBMB6_PAYLOAD_SLICE5m 2441
#define MMU_EBMB6_PAYLOAD_SLICE6m 2442
#define MMU_EBMB6_PAYLOAD_SLICE7m 2443
#define MMU_EBMB7_PAYLOAD_SLICE0m 2444
#define MMU_EBMB7_PAYLOAD_SLICE1m 2445
#define MMU_EBMB7_PAYLOAD_SLICE2m 2446
#define MMU_EBMB7_PAYLOAD_SLICE3m 2447
#define MMU_EBMB7_PAYLOAD_SLICE4m 2448
#define MMU_EBMB7_PAYLOAD_SLICE5m 2449
#define MMU_EBMB7_PAYLOAD_SLICE6m 2450
#define MMU_EBMB7_PAYLOAD_SLICE7m 2451
#define MMU_EBMB_CCBE_SLICEm 2452
#define MMU_EBMB_CMIC_RESERVEDr 2453
#define MMU_EBMB_DEBUGr 2454
#define MMU_EBMB_ENABLE_ECCP_MEMr 2455
#define MMU_EBMB_EN_COR_ERR_RPTr 2456
#define MMU_EBMB_INT_UNAVAILABLE_RESP_CONFIG0r 2457
#define MMU_EBMB_INT_UNAVAILABLE_RESP_CONFIG1r 2458
#define MMU_EBMB_TMBUSr 2459
#define MMU_EBPCC_COUNTER_OVERFLOWr 2460
#define MMU_EBPCC_COUNTER_UNDERFLOWr 2461
#define MMU_EBPCC_CPU_INT_ENr 2462
#define MMU_EBPCC_CPU_INT_SETr 2463
#define MMU_EBPCC_CPU_INT_STATr 2464
#define MMU_EBPCC_EBQUEUE_CELL_CNT_STSr 2465
#define MMU_EBPCC_EPORT_CFGr 2466
#define MMU_EBPCC_MAX_CELL_THDr 2467
#define MMU_EBPCC_MMUQ_CFGr 2468
#define MMU_EBPCC_MMUQ_SCHQ_CFGr 2469
#define MMU_EBPCC_MMUQ_SCHQ_PROFILEr 2470
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_0_CFGr 2471
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_1_CFGr 2472
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_2_CFGr 2473
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_3_CFGr 2474
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_4_CFGr 2475
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_5_CFGr 2476
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_6_CFGr 2477
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_0_CFGr 2478
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_1_CFGr 2479
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_2_CFGr 2480
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_3_CFGr 2481
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_4_CFGr 2482
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_5_CFGr 2483
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_6_CFGr 2484
#define MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_0_CFGr 2485
#define MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_1_CFGr 2486
#define MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_2_CFGr 2487
#define MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_3_CFGr 2488
#define MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_4_CFGr 2489
#define MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_5_CFGr 2490
#define MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_6_CFGr 2491
#define MMU_EBPCC_RSVD_REGr 2492
#define MMU_EBPCC_TCT_SPEED_0_CFGr 2493
#define MMU_EBPCC_TCT_SPEED_1_CFGr 2494
#define MMU_EBPCC_TCT_SPEED_2_CFGr 2495
#define MMU_EBPCC_TCT_SPEED_3_CFGr 2496
#define MMU_EBPCC_TCT_SPEED_4_CFGr 2497
#define MMU_EBPCC_TCT_SPEED_5_CFGr 2498
#define MMU_EBPCC_TCT_SPEED_6_CFGr 2499
#define MMU_EBPMB_CMIC_RESERVEDr 2500
#define MMU_EBPMB_TMBUSr 2501
#define MMU_EBPTS_CAL_CONFIGr 2502
#define MMU_EBPTS_CBMG_VALUEr 2503
#define MMU_EBPTS_CMIC_RESERVEDr 2504
#define MMU_EBPTS_CPU_MGMT_LB_RATIOSr 2505
#define MMU_EBPTS_EBSHP_DEBUGr 2506
#define MMU_EBPTS_EBSHP_GLB_CONFIGr 2507
#define MMU_EBPTS_EBSHP_PORT_CFGr 2508
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_0r 2509
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_1r 2510
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_2r 2511
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_3r 2512
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_4r 2513
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_5r 2514
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_6r 2515
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_0r 2516
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_1r 2517
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_2r 2518
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_3r 2519
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_4r 2520
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_5r 2521
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_6r 2522
#define MMU_EBPTS_EBSHP_SHAPE_BUS_LATENCY_FIFOm 2523
#define MMU_EBPTS_EDB_CREDIT_COUNTERr 2524
#define MMU_EBPTS_EDB_PORT_CREDIT_THRESHOLD_0r 2525
#define MMU_EBPTS_EDB_PORT_CREDIT_THRESHOLD_1r 2526
#define MMU_EBPTS_ENABLE_ECCP_MEMr 2527
#define MMU_EBPTS_EN_COR_ERR_RPTr 2528
#define MMU_EBPTS_FEATURE_CTRLr 2529
#define MMU_EBPTS_MAX_SPACINGr 2530
#define MMU_EBPTS_MIN_CELL_SPACINGr 2531
#define MMU_EBPTS_MIN_CELL_SPACING_EOP_TO_SOPr 2532
#define MMU_EBPTS_MIN_PORT_PICK_SPACING_WITHIN_PKTr 2533
#define MMU_EBPTS_MMU_PKSCH_PKT_CREDIT_RETURN_DELAYr 2534
#define MMU_EBPTS_MMU_PORT_TO_PHY_PORT_MAPPINGr 2535
#define MMU_EBPTS_PKSCH_CAL_CONFIGr 2536
#define MMU_EBPTS_PKSCH_CPU_MGMT_LB_RATIOSr 2537
#define MMU_EBPTS_PKSCH_CREDIT_STSr 2538
#define MMU_EBPTS_PKSCH_PKT_CREDITS_PER_PIPEr 2539
#define MMU_EBPTS_PKSCH_PKT_CREDITS_PER_PORTr 2540
#define MMU_EBPTS_TMBUSr 2541
#define MMU_EBPTS_URG_CELL_SPACINGr 2542
#define MMU_EBQS_CMIC_RESERVEDr 2543
#define MMU_EBQS_CPU_INT_ENr 2544
#define MMU_EBQS_CPU_INT_SETr 2545
#define MMU_EBQS_CPU_INT_STATr 2546
#define MMU_EBQS_CPU_INT_STAT_LOGr 2547
#define MMU_EBQS_DEBUGr 2548
#define MMU_EBQS_EBPTS_PREFETCH_CNTLr 2549
#define MMU_EBQS_PORT_CFGr 2550
#define MMU_EBTOQ_CBm 2551
#define MMU_EBTOQ_CBNm 2552
#define MMU_EBTOQ_CFPm 2553
#define MMU_EBTOQ_CMIC_RESERVEDr 2554
#define MMU_EBTOQ_CPU_INT_ENr 2555
#define MMU_EBTOQ_CPU_INT_SETr 2556
#define MMU_EBTOQ_CPU_INT_STATr 2557
#define MMU_EBTOQ_ENABLE_ECCP_MEMr 2558
#define MMU_EBTOQ_EN_COR_ERR_RPTr 2559
#define MMU_EBTOQ_FORCE_CPU_INITr 2560
#define MMU_EBTOQ_QDBm 2561
#define MMU_EBTOQ_TMBUSr 2562
#define MMU_GLBCFG_BST_SNAPSHOT_ACTION_ENr 2563
#define MMU_GLBCFG_BST_TRACKING_ENABLEr 2564
#define MMU_GLBCFG_CMIC_RESERVEDr 2565
#define MMU_GLBCFG_CPU_INT_ENr 2566
#define MMU_GLBCFG_CPU_INT_INST_ENr 2567
#define MMU_GLBCFG_CPU_INT_INST_SETr 2568
#define MMU_GLBCFG_CPU_INT_INST_STATr 2569
#define MMU_GLBCFG_CPU_INT_SETr 2570
#define MMU_GLBCFG_CPU_INT_STATr 2571
#define MMU_GLBCFG_ECC_SINGLE_BIT_ERRORSr 2572
#define MMU_GLBCFG_MEM_FAIL_ADDR_64m 2573
#define MMU_GLBCFG_MEM_FAIL_INT_CTRr 2574
#define MMU_GLBCFG_MEM_SER_FIFO_STSr 2575
#define MMU_GLBCFG_MISCCONFIGr 2576
#define MMU_GLBCFG_PKTSTATr 2577
#define MMU_GLBCFG_SPLITTERr 2578
#define MMU_GLBCFG_TIMESTAMPr 2579
#define MMU_GLBCFG_TMBUSr 2580
#define MMU_GLBCFG_TOD_TIMESTAMPm 2581
#define MMU_GLBCFG_UTC_TIMESTAMPr 2582
#define MMU_GLB_INT_ENr 2583
#define MMU_GLB_INT_SETr 2584
#define MMU_GLB_INT_STATr 2585
#define MMU_INTFI_CMIC_RESERVEDr 2586
#define MMU_INTFI_CPU_INT_ENr 2587
#define MMU_INTFI_CPU_INT_SETr 2588
#define MMU_INTFI_CPU_INT_STATr 2589
#define MMU_INTFI_DD_TIMERr 2590
#define MMU_INTFI_DD_TIMER_CFGr 2591
#define MMU_INTFI_DD_TIMER_ENABLEr 2592
#define MMU_INTFI_DD_TIMER_INT_MASKr 2593
#define MMU_INTFI_DD_TIMER_INT_SETr 2594
#define MMU_INTFI_DD_TIMER_INT_STATUSr 2595
#define MMU_INTFI_EGR_PORT_CFGr 2596
#define MMU_INTFI_ENABLEr 2597
#define MMU_INTFI_IGNORE_PFC_XOFF_PKT_DISCARDr 2598
#define MMU_INTFI_IGNORE_PORT_PFC_XOFFr 2599
#define MMU_INTFI_MMU_PORT_TO_MMU_QUEUES_FC_BKPr 2600
#define MMU_INTFI_MMU_PORT_TO_PHY_PORT_MAPPINGr 2601
#define MMU_INTFI_PFCPRI_PROFILEr 2602
#define MMU_INTFI_PORT_BKP_CFGr 2603
#define MMU_INTFI_PORT_FC_BKPr 2604
#define MMU_INTFI_PORT_PFC_STATEr 2605
#define MMU_INTFO_CMIC_RESERVEDr 2606
#define MMU_INTFO_FC_TX_CONFIG_1r 2607
#define MMU_INTFO_FC_TX_CONFIG_2r 2608
#define MMU_INTFO_MMU_PORT_TO_PHY_PORT_MAPPINGr 2609
#define MMU_INTFO_TO_XPORT_BKPr 2610
#define MMU_INTFO_XPORT_BKP_HW_UPDATE_DISr 2611
#define MMU_ITMCFG_CMIC_RESERVEDr 2612
#define MMU_ITMCFG_CPU_INT_ENr 2613
#define MMU_ITMCFG_CPU_INT_SETr 2614
#define MMU_ITMCFG_CPU_INT_STATr 2615
#define MMU_ITMCFG_ECC_SINGLE_BIT_ERRORSr 2616
#define MMU_ITMCFG_MEM_FAIL_ADDR_64m 2617
#define MMU_ITMCFG_MEM_FAIL_INT_CTRr 2618
#define MMU_ITMCFG_MEM_SER_FIFO_STSr 2619
#define MMU_MB_CMIC_RESERVEDr 2620
#define MMU_MB_DEBUGr 2621
#define MMU_MB_PAYLOAD_SLICE0_CPUm 2622
#define MMU_MB_PAYLOAD_SLICE0_CPU_MMU_ITM0_ITM0m 2623
#define MMU_MB_PAYLOAD_SLICE0_CPU_MMU_ITM1_ITM1m 2624
#define MMU_MB_PAYLOAD_SLICE1_CPUm 2625
#define MMU_MB_PAYLOAD_SLICE1_CPU_MMU_ITM0_ITM0m 2626
#define MMU_MB_PAYLOAD_SLICE1_CPU_MMU_ITM1_ITM1m 2627
#define MMU_MB_PAYLOAD_SLICE2_CPUm 2628
#define MMU_MB_PAYLOAD_SLICE2_CPU_MMU_ITM0_ITM0m 2629
#define MMU_MB_PAYLOAD_SLICE2_CPU_MMU_ITM1_ITM1m 2630
#define MMU_MB_PAYLOAD_SLICE3_CPUm 2631
#define MMU_MB_PAYLOAD_SLICE3_CPU_MMU_ITM0_ITM0m 2632
#define MMU_MB_PAYLOAD_SLICE3_CPU_MMU_ITM1_ITM1m 2633
#define MMU_MB_PAYLOAD_SLICE4_CPUm 2634
#define MMU_MB_PAYLOAD_SLICE4_CPU_MMU_ITM0_ITM0m 2635
#define MMU_MB_PAYLOAD_SLICE4_CPU_MMU_ITM1_ITM1m 2636
#define MMU_MB_PAYLOAD_SLICE5_CPUm 2637
#define MMU_MB_PAYLOAD_SLICE5_CPU_MMU_ITM0_ITM0m 2638
#define MMU_MB_PAYLOAD_SLICE5_CPU_MMU_ITM1_ITM1m 2639
#define MMU_MB_PAYLOAD_SLICE6_CPUm 2640
#define MMU_MB_PAYLOAD_SLICE6_CPU_MMU_ITM0_ITM0m 2641
#define MMU_MB_PAYLOAD_SLICE6_CPU_MMU_ITM1_ITM1m 2642
#define MMU_MB_PAYLOAD_SLICE7_CPUm 2643
#define MMU_MB_PAYLOAD_SLICE7_CPU_MMU_ITM0_ITM0m 2644
#define MMU_MB_PAYLOAD_SLICE7_CPU_MMU_ITM1_ITM1m 2645
#define MMU_MB_TMBUSr 2646
#define MMU_MTP_COSr 2647
#define MMU_MTP_CPU_COSr 2648
#define MMU_MTRO_BUCKET_CPU_L1m 2649
#define MMU_MTRO_BUCKET_L0m 2650
#define MMU_MTRO_CONFIGr 2651
#define MMU_MTRO_COUNTER_OVERFLOWr 2652
#define MMU_MTRO_CPU_INT_ENr 2653
#define MMU_MTRO_CPU_INT_SETr 2654
#define MMU_MTRO_CPU_INT_STATr 2655
#define MMU_MTRO_CPU_L1_Am 2656
#define MMU_MTRO_CPU_L1_Bm 2657
#define MMU_MTRO_CPU_L1_Cm 2658
#define MMU_MTRO_CPU_L1_TO_L0_MAPPINGr 2659
#define MMU_MTRO_EGRMETERINGBUCKETm 2660
#define MMU_MTRO_EGRMETERINGCONFIGm 2661
#define MMU_MTRO_ENABLE_ECCP_MEMr 2662
#define MMU_MTRO_EN_COR_ERR_RPTr 2663
#define MMU_MTRO_HULL_MODE_ENABLEr 2664
#define MMU_MTRO_L0_Am 2665
#define MMU_MTRO_L0_Bm 2666
#define MMU_MTRO_L0_Cm 2667
#define MMU_MTRO_MMUQ_SCHQ_CFGr 2668
#define MMU_MTRO_MMUQ_SCHQ_PROFILEr 2669
#define MMU_MTRO_PORT_ENTITY_DISABLEr 2670
#define MMU_MTRO_RSVD_REGr 2671
#define MMU_MTRO_TMBUSr 2672
#define MMU_OQS_CMIC_RESERVEDr 2673
#define MMU_OQS_CPU_INT_ENr 2674
#define MMU_OQS_CPU_INT_SETr 2675
#define MMU_OQS_CPU_INT_STATr 2676
#define MMU_OQS_DEBUGr 2677
#define MMU_OQS_ENABLE_ECCP_MEMr 2678
#define MMU_OQS_ENQ_CONFIGr 2679
#define MMU_OQS_EN_COR_ERR_RPTr 2680
#define MMU_OQS_FIFO_BANK0_MEMm 2681
#define MMU_OQS_FIFO_BANK10_MEMm 2682
#define MMU_OQS_FIFO_BANK11_MEMm 2683
#define MMU_OQS_FIFO_BANK12_MEMm 2684
#define MMU_OQS_FIFO_BANK13_MEMm 2685
#define MMU_OQS_FIFO_BANK14_MEMm 2686
#define MMU_OQS_FIFO_BANK15_MEMm 2687
#define MMU_OQS_FIFO_BANK16_MEMm 2688
#define MMU_OQS_FIFO_BANK1_MEMm 2689
#define MMU_OQS_FIFO_BANK2_MEMm 2690
#define MMU_OQS_FIFO_BANK3_MEMm 2691
#define MMU_OQS_FIFO_BANK4_MEMm 2692
#define MMU_OQS_FIFO_BANK5_MEMm 2693
#define MMU_OQS_FIFO_BANK6_MEMm 2694
#define MMU_OQS_FIFO_BANK7_MEMm 2695
#define MMU_OQS_FIFO_BANK8_MEMm 2696
#define MMU_OQS_FIFO_BANK9_MEMm 2697
#define MMU_OQS_FREE_BLOCK_MEMm 2698
#define MMU_OQS_INST0_BANK_BMP_MEMm 2699
#define MMU_OQS_INST0_LLIST_MEMm 2700
#define MMU_OQS_INST1_BANK_BMP_MEMm 2701
#define MMU_OQS_INST1_LLIST_MEMm 2702
#define MMU_OQS_INST2_BANK_BMP_MEMm 2703
#define MMU_OQS_INST2_LLIST_MEMm 2704
#define MMU_OQS_INST3_BANK_BMP_MEMm 2705
#define MMU_OQS_INST3_LLIST_MEMm 2706
#define MMU_OQS_STATr 2707
#define MMU_OQS_TMBUSr 2708
#define MMU_PORT_MMUQ_SCHQ_CFGr 2709
#define MMU_PPSCH_CMIC_RESERVEDr 2710
#define MMU_PPSCH_EB_3_0_RL_CREDITr 2711
#define MMU_PPSCH_EB_7_4_RL_CREDITr 2712
#define MMU_PPSCH_ITM_BUBBLE_INSERTION_CYCLEr 2713
#define MMU_PPSCH_S2_TO_S1_CREDITr 2714
#define MMU_PPSCH_SCHQ_MMUQ_PROFILEr 2715
#define MMU_PPSCH_STAGE1_EB_PACING_CFGr 2716
#define MMU_PTSCH_CAL_CONFIGr 2717
#define MMU_PTSCH_CMIC_RESERVEDr 2718
#define MMU_PTSCH_CPU_MGMT_LB_RATIOSr 2719
#define MMU_PTSCH_EB_CREDIT_CONFIGr 2720
#define MMU_PTSCH_FEATURE_CTRLr 2721
#define MMU_PTSCH_PENALTY_MIN_SPACINGr 2722
#define MMU_PTSCH_PIPE_PICK_TO_SAME_PORT_CPU_MIN_SPACINGr 2723
#define MMU_PTSCH_PIPE_PICK_TO_SAME_PORT_PICK_MIN_SPACINGr 2724
#define MMU_PTSCH_REGULAR_MIN_SPACINGr 2725
#define MMU_QSCH_CPU_L1_QUEUE_MASKr 2726
#define MMU_QSCH_CPU_L1_TO_L0_MAPPINGr 2727
#define MMU_QSCH_CPU_PORT_CONFIGr 2728
#define MMU_QSCH_DEBUG_FORCE_CPU_COSMASKr 2729
#define MMU_QSCH_ENABLE_ECCP_MEMr 2730
#define MMU_QSCH_EN_COR_ERR_RPTr 2731
#define MMU_QSCH_L0_ACCUM_COMP_MEMm 2732
#define MMU_QSCH_L0_CREDIT_MEMm 2733
#define MMU_QSCH_L0_FIRST_MEMm 2734
#define MMU_QSCH_L0_WEIGHT_MEMm 2735
#define MMU_QSCH_L1_ACCUM_COMP_MEMm 2736
#define MMU_QSCH_L1_CREDIT_MEMm 2737
#define MMU_QSCH_L1_FIRST_MEMm 2738
#define MMU_QSCH_L1_WEIGHT_MEMm 2739
#define MMU_QSCH_L2_ACCUM_COMP_MEMm 2740
#define MMU_QSCH_L2_CREDIT_MEMm 2741
#define MMU_QSCH_L2_WEIGHT_MEMm 2742
#define MMU_QSCH_MMUQ_TO_SCHQ_MAPr 2743
#define MMU_QSCH_PORT_CONFIGr 2744
#define MMU_QSCH_PORT_EMPTY_STATUSr 2745
#define MMU_QSCH_PORT_FLUSHr 2746
#define MMU_QSCH_RESERVEDr 2747
#define MMU_QSCH_SPECIAL_CONFIGr 2748
#define MMU_QSCH_TMBUSr 2749
#define MMU_QSCH_VOQ_FAIRNESS_CONFIGr 2750
#define MMU_REPL_GROUP_INFO_TBLm 2751
#define MMU_REPL_HEAD_TBLm 2752
#define MMU_REPL_LIST_TBLm 2753
#define MMU_REPL_STATE_TBLm 2754
#define MMU_RL_BANK_THDr 2755
#define MMU_RL_BQFF_EMPTY_STATUSr 2756
#define MMU_RL_BQFF_FULL_STATUSr 2757
#define MMU_RL_BQFF_OVRF_STATUSr 2758
#define MMU_RL_BQFF_UNDF_STATUSr 2759
#define MMU_RL_CMIC_RESERVEDr 2760
#define MMU_RL_CONFIGr 2761
#define MMU_RL_CPU_INT_ENr 2762
#define MMU_RL_CPU_INT_SETr 2763
#define MMU_RL_CPU_INT_STATr 2764
#define MMU_RL_CT_TILE_ACTIVITY2r 2765
#define MMU_RL_CT_TILE_ACTIVITYr 2766
#define MMU_RL_DEBUGr 2767
#define MMU_RL_DEBUG_CFGr 2768
#define MMU_RL_DEBUG_CNT_CONFIGr 2769
#define MMU_RL_DEBUG_PKT_CNTr 2770
#define MMU_RL_EBFF_CONFIGr 2771
#define MMU_RL_EBFF_DEBUGr 2772
#define MMU_RL_EBFF_DEBUG_STATUSr 2773
#define MMU_RL_EBFF_STATUSr 2774
#define MMU_RL_EBP_OVRDr 2775
#define MMU_RL_ENABLE_ECCP_MEMr 2776
#define MMU_RL_EN_COR_ERR_RPTr 2777
#define MMU_RL_FBANK0m 2778
#define MMU_RL_FBANK10m 2779
#define MMU_RL_FBANK11m 2780
#define MMU_RL_FBANK12m 2781
#define MMU_RL_FBANK13m 2782
#define MMU_RL_FBANK14m 2783
#define MMU_RL_FBANK15m 2784
#define MMU_RL_FBANK16m 2785
#define MMU_RL_FBANK17m 2786
#define MMU_RL_FBANK18m 2787
#define MMU_RL_FBANK19m 2788
#define MMU_RL_FBANK1m 2789
#define MMU_RL_FBANK20m 2790
#define MMU_RL_FBANK21m 2791
#define MMU_RL_FBANK22m 2792
#define MMU_RL_FBANK23m 2793
#define MMU_RL_FBANK24m 2794
#define MMU_RL_FBANK25m 2795
#define MMU_RL_FBANK26m 2796
#define MMU_RL_FBANK27m 2797
#define MMU_RL_FBANK28m 2798
#define MMU_RL_FBANK29m 2799
#define MMU_RL_FBANK2m 2800
#define MMU_RL_FBANK30m 2801
#define MMU_RL_FBANK31m 2802
#define MMU_RL_FBANK3m 2803
#define MMU_RL_FBANK4m 2804
#define MMU_RL_FBANK5m 2805
#define MMU_RL_FBANK6m 2806
#define MMU_RL_FBANK7m 2807
#define MMU_RL_FBANK8m 2808
#define MMU_RL_FBANK9m 2809
#define MMU_RL_RQEFF_STATUSr 2810
#define MMU_RL_RQE_FIFO_DEBUGr 2811
#define MMU_RL_RQE_FIFO_MEMm 2812
#define MMU_RL_TMBUSr 2813
#define MMU_RL_WBFF_EMPTY_STATUSr 2814
#define MMU_RL_WBFF_FULL_STATUSr 2815
#define MMU_RL_WBFF_OVRF_STATUSr 2816
#define MMU_RL_WBFF_UNDF_STATUSr 2817
#define MMU_RQE_CELL_FREE_LISTm 2818
#define MMU_RQE_CELL_LINK_LISTm 2819
#define MMU_RQE_CELL_QUEUEm 2820
#define MMU_RQE_CELL_QUEUE_HEADAr 2821
#define MMU_RQE_CELL_QUEUE_HEADBr 2822
#define MMU_RQE_CELL_QUEUE_HEADCr 2823
#define MMU_RQE_CELL_QUEUE_HEADDr 2824
#define MMU_RQE_CELL_QUEUE_HEADEr 2825
#define MMU_RQE_CELL_QUEUE_HEAD_STATr 2826
#define MMU_RQE_CELL_QUEUE_LEVELr 2827
#define MMU_RQE_CELL_QUEUE_TAILAr 2828
#define MMU_RQE_CELL_QUEUE_TAILBr 2829
#define MMU_RQE_CELL_QUEUE_TAILCr 2830
#define MMU_RQE_CELL_QUEUE_TAILDr 2831
#define MMU_RQE_CELL_QUEUE_TAILEr 2832
#define MMU_RQE_CELL_QUEUE_TAIL_STATr 2833
#define MMU_RQE_CMIC_RESERVEDr 2834
#define MMU_RQE_DEVICE_TO_MMU_PORT_MAPPINGm 2835
#define MMU_RQE_DYNAMIC_PROGRAMMING_CONTROLr 2836
#define MMU_RQE_ENABLE_ECCP_MEMr 2837
#define MMU_RQE_EN_COR_ERR_RPTr 2838
#define MMU_RQE_FREELIST_CONTROLr 2839
#define MMU_RQE_INFO_TABLEm 2840
#define MMU_RQE_INT_ENr 2841
#define MMU_RQE_INT_SETr 2842
#define MMU_RQE_INT_STATr 2843
#define MMU_RQE_INVALID_DSTr 2844
#define MMU_RQE_L3_PURGE_STATr 2845
#define MMU_RQE_LAST_ACCEPTm 2846
#define MMU_RQE_MAX_SHAPER_ENr 2847
#define MMU_RQE_MAX_SHAPER_EN_PIPEr 2848
#define MMU_RQE_MAX_SHAPER_EN_PREFETCHr 2849
#define MMU_RQE_MAX_SHAPER_EN_SCCr 2850
#define MMU_RQE_MAX_SHAPER_EN_SREPr 2851
#define MMU_RQE_MAX_SHAPER_LIMIT_COUNTr 2852
#define MMU_RQE_MAX_SHAPER_LIMIT_COUNT_PIPEr 2853
#define MMU_RQE_MAX_SHAPER_LIMIT_COUNT_PREFETCHr 2854
#define MMU_RQE_MAX_SHAPER_LIMIT_COUNT_SCCr 2855
#define MMU_RQE_MAX_SHAPER_LIMIT_COUNT_SREPr 2856
#define MMU_RQE_MAX_SHAPER_RATEr 2857
#define MMU_RQE_MAX_SHAPER_RATE_PIPEr 2858
#define MMU_RQE_MAX_SHAPER_RATE_PREFETCHr 2859
#define MMU_RQE_MAX_SHAPER_RATE_SCCr 2860
#define MMU_RQE_MAX_SHAPER_RATE_SREPr 2861
#define MMU_RQE_MAX_SHAPER_THRESHOLDr 2862
#define MMU_RQE_MAX_SHAPER_THRESHOLD_CLEARr 2863
#define MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_PIPEr 2864
#define MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_PREFETCHr 2865
#define MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_SCCr 2866
#define MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_SREPr 2867
#define MMU_RQE_MAX_SHAPER_THRESHOLD_PIPEr 2868
#define MMU_RQE_MAX_SHAPER_THRESHOLD_PREFETCHr 2869
#define MMU_RQE_MAX_SHAPER_THRESHOLD_SCCr 2870
#define MMU_RQE_MAX_SHAPER_THRESHOLD_SREPr 2871
#define MMU_RQE_PIPELINE_FCFIFOm 2872
#define MMU_RQE_PKTQ_FREE_LISTm 2873
#define MMU_RQE_PKTQ_LINK_LISTm 2874
#define MMU_RQE_PKT_QUEUEm 2875
#define MMU_RQE_PKT_QUEUE_HEADr 2876
#define MMU_RQE_PKT_QUEUE_LEVELr 2877
#define MMU_RQE_PKT_QUEUE_TAILr 2878
#define MMU_RQE_PKT_STATEm 2879
#define MMU_RQE_PRIORITY_SCHEDULING_TYPEr 2880
#define MMU_RQE_PRIORITY_SCHEDULING_TYPE_PIPEr 2881
#define MMU_RQE_PRIORITY_SCHEDULING_TYPE_PREFETCHr 2882
#define MMU_RQE_PRIORITY_SCHEDULING_TYPE_SCCr 2883
#define MMU_RQE_PRIORITY_SCHEDULING_TYPE_SREPr 2884
#define MMU_RQE_PRIORITY_WERR_WEIGHTr 2885
#define MMU_RQE_PRIORITY_WERR_WEIGHT_PIPEr 2886
#define MMU_RQE_PRIORITY_WERR_WEIGHT_PREFETCHr 2887
#define MMU_RQE_PRIORITY_WERR_WEIGHT_SCCr 2888
#define MMU_RQE_PRIORITY_WERR_WEIGHT_SREPr 2889
#define MMU_RQE_PTAIL_PHEAD_CNT_CELLQr 2890
#define MMU_RQE_PTAIL_PREFETCH_CNT_PKTQr 2891
#define MMU_RQE_QUEUE_SNAPSHOT_ENr 2892
#define MMU_RQE_REPL_CONFIGr 2893
#define MMU_RQE_REPL_PORT_AGG_MAPm 2894
#define MMU_RQE_SCH_GLOBALr 2895
#define MMU_RQE_SCH_INACTIVE_CONTROLr 2896
#define MMU_RQE_SPACIAL_ICC_FIFOm 2897
#define MMU_RQE_SPACIAL_REPL_FIFOm 2898
#define MMU_RQE_TMBUSr 2899
#define MMU_RQE_TX_CREDIT_TO_RLr 2900
#define MMU_RQE_TX_CREDIT_TO_TOQr 2901
#define MMU_RQE_WERR_MAXSC_CLEARr 2902
#define MMU_RQE_WERR_MAXSC_CLEAR_PIPEr 2903
#define MMU_RQE_WERR_MAXSC_CLEAR_PREFETCHr 2904
#define MMU_RQE_WERR_MAXSC_CLEAR_SCCr 2905
#define MMU_RQE_WERR_MAXSC_CLEAR_SREPr 2906
#define MMU_RQE_WERR_MAXSC_RESETr 2907
#define MMU_RQE_WERR_MAXSC_RESET_PIPEr 2908
#define MMU_RQE_WERR_MAXSC_RESET_PREFETCHr 2909
#define MMU_RQE_WERR_MAXSC_RESET_SCCr 2910
#define MMU_RQE_WERR_MAXSC_RESET_SREPr 2911
#define MMU_RQE_WERR_WORKING_COUNTSr 2912
#define MMU_RQE_WERR_WORKING_COUNTS_CLEARr 2913
#define MMU_RQE_WERR_WORKING_COUNTS_CLEAR_PIPEr 2914
#define MMU_RQE_WERR_WORKING_COUNTS_CLEAR_PREFETCHr 2915
#define MMU_RQE_WERR_WORKING_COUNTS_CLEAR_SCCr 2916
#define MMU_RQE_WERR_WORKING_COUNTS_CLEAR_SREPr 2917
#define MMU_RQE_WERR_WORKING_COUNTS_PIPEr 2918
#define MMU_RQE_WERR_WORKING_COUNTS_PREFETCHr 2919
#define MMU_RQE_WERR_WORKING_COUNTS_SCCr 2920
#define MMU_RQE_WERR_WORKING_COUNTS_SREPr 2921
#define MMU_SCB_AGGREGATE_FIFO_BANK0m 2922
#define MMU_SCB_AGGREGATE_FIFO_BANK1m 2923
#define MMU_SCB_AGGREGATE_FIFO_BANK2m 2924
#define MMU_SCB_AGGREGATE_FIFO_BANK3m 2925
#define MMU_SCB_AGGREGATE_FIFO_BANK4m 2926
#define MMU_SCB_AGGREGATE_FIFO_BANK5m 2927
#define MMU_SCB_AGGREGATE_FIFO_BANK6m 2928
#define MMU_SCB_AGGREGATE_FIFO_BANK7m 2929
#define MMU_SCB_AGGREGATE_FIFO_DBr 2930
#define MMU_SCB_AGGREGATE_FIFO_PIPE_DBr 2931
#define MMU_SCB_AGGREGATE_FIFO_STATUSr 2932
#define MMU_SCB_CMIC_RESERVEDr 2933
#define MMU_SCB_CPU_INT_ENr 2934
#define MMU_SCB_CPU_INT_SETr 2935
#define MMU_SCB_CPU_INT_STATr 2936
#define MMU_SCB_DEBUGr 2937
#define MMU_SCB_ENABLE_ECCP_MEMr 2938
#define MMU_SCB_EN_COR_ERR_RPTr 2939
#define MMU_SCB_FORCE_INIT_DONEr 2940
#define MMU_SCB_PIPE_ACCUMULATOR_STATUSr 2941
#define MMU_SCB_PIPE_CELL_LLm 2942
#define MMU_SCB_PIPE_CELL_STORAGEm 2943
#define MMU_SCB_PIPE_CELL_STORAGE_STATUSr 2944
#define MMU_SCB_PIPE_FAPm 2945
#define MMU_SCB_PIPE_FAP_STATUSr 2946
#define MMU_SCB_PIPE_PDBm 2947
#define MMU_SCB_PIPE_PKT_FIFOm 2948
#define MMU_SCB_PIPE_PKT_FIFO_MEM_STATUSr 2949
#define MMU_SCB_PIPE_PKT_PREFETCH_FIFO_STATUSr 2950
#define MMU_SCB_TMBUSr 2951
#define MMU_THDI_BSTCONFIGr 2952
#define MMU_THDI_BST_HDRM_POOLr 2953
#define MMU_THDI_BST_HDRM_POOL_CNTr 2954
#define MMU_THDI_BST_PG_HDRM_PROFILEr 2955
#define MMU_THDI_BST_PG_SHARED_PROFILEr 2956
#define MMU_THDI_BST_PORTSP_SHARED_PROFILEr 2957
#define MMU_THDI_BST_SP_SHAREDr 2958
#define MMU_THDI_BST_SP_SHARED_CNTr 2959
#define MMU_THDI_BST_TRIGGER_STATUS_TYPEr 2960
#define MMU_THDI_BUFFER_CELL_LIMIT_SPr 2961
#define MMU_THDI_BYPASSr 2962
#define MMU_THDI_CELL_RESET_LIMIT_OFFSET_SPr 2963
#define MMU_THDI_CELL_SPAP_RED_OFFSET_SPr 2964
#define MMU_THDI_CELL_SPAP_YELLOW_OFFSET_SPr 2965
#define MMU_THDI_CMIC_RESERVEDr 2966
#define MMU_THDI_CPU_INT_ENr 2967
#define MMU_THDI_CPU_INT_EN_INSTr 2968
#define MMU_THDI_CPU_INT_SETr 2969
#define MMU_THDI_CPU_INT_SET_INSTr 2970
#define MMU_THDI_CPU_INT_STATr 2971
#define MMU_THDI_CPU_INT_STAT_INSTr 2972
#define MMU_THDI_CPU_SPID_OVERRIDE_CTRLr 2973
#define MMU_THDI_ENABLE_ECCP_MEMr 2974
#define MMU_THDI_EN_COR_ERR_RPTr 2975
#define MMU_THDI_FLOW_CONTROL_XOFF_STATEr 2976
#define MMU_THDI_HDRM_BUFFER_CELL_LIMIT_HPr 2977
#define MMU_THDI_HDRM_POOL_COUNT_HPr 2978
#define MMU_THDI_HDRM_POOL_STATUSr 2979
#define MMU_THDI_ING_PORT_CONFIGr 2980
#define MMU_THDI_LOSSLESS_PG_DROPr 2981
#define MMU_THDI_MC_SPID_OVERRIDE_CTRLr 2982
#define MMU_THDI_MEM_INIT_STATUSr 2983
#define MMU_THDI_MIRROR_SPID_OVERRIDE_CTRLr 2984
#define MMU_THDI_NONUC_INPPRI_PG_PROFILEr 2985
#define MMU_THDI_PFCPRI_PG_PROFILEr 2986
#define MMU_THDI_PG_PROFILEr 2987
#define MMU_THDI_PIPE_COUNTER_OVERFLOW_IDr 2988
#define MMU_THDI_PIPE_COUNTER_UNDERFLOW_IDr 2989
#define MMU_THDI_POOL_CONFIGr 2990
#define MMU_THDI_POOL_COUNTER_OVERFLOW_IDr 2991
#define MMU_THDI_POOL_COUNTER_UNDERFLOW_IDr 2992
#define MMU_THDI_POOL_DROP_COUNT_HPr 2993
#define MMU_THDI_POOL_DROP_STATEr 2994
#define MMU_THDI_POOL_SHARED_COUNT_SPr 2995
#define MMU_THDI_PORTSP_BSTm 2996
#define MMU_THDI_PORTSP_CONFIG1m 2997
#define MMU_THDI_PORTSP_CONFIGm 2998
#define MMU_THDI_PORTSP_COUNTERm 2999
#define MMU_THDI_PORT_BST_CONFIGm 3000
#define MMU_THDI_PORT_LIMIT_STATESr 3001
#define MMU_THDI_PORT_PG_HDRM_BSTm 3002
#define MMU_THDI_PORT_PG_HDRM_CONFIGm 3003
#define MMU_THDI_PORT_PG_HDRM_COUNTERm 3004
#define MMU_THDI_PORT_PG_MIN_CONFIG1m 3005
#define MMU_THDI_PORT_PG_MIN_CONFIGm 3006
#define MMU_THDI_PORT_PG_MIN_COUNTERm 3007
#define MMU_THDI_PORT_PG_RESUME_CONFIG1m 3008
#define MMU_THDI_PORT_PG_RESUME_CONFIGm 3009
#define MMU_THDI_PORT_PG_SHARED_BSTm 3010
#define MMU_THDI_PORT_PG_SHARED_CONFIG1m 3011
#define MMU_THDI_PORT_PG_SHARED_CONFIGm 3012
#define MMU_THDI_PORT_PG_SHARED_COUNTERm 3013
#define MMU_THDI_SCR_CNT_STATUSr 3014
#define MMU_THDI_TMBUSr 3015
#define MMU_THDI_UC_INPPRI_PG_PROFILEr 3016
#define MMU_THDO_ADT_HI_PRI_ALPHA_INDEXr 3017
#define MMU_THDO_ADT_HI_PRI_COUNT_SPr 3018
#define MMU_THDO_ADT_MARGIN_LEVEL_COUNTERr 3019
#define MMU_THDO_ADT_MONITOR_POOL_IDr 3020
#define MMU_THDO_ADT_SP0_MARGINr 3021
#define MMU_THDO_ADT_SP1_MARGINr 3022
#define MMU_THDO_ADT_SP2_MARGINr 3023
#define MMU_THDO_ADT_SP3_MARGINr 3024
#define MMU_THDO_BST_CONFIGr 3025
#define MMU_THDO_BST_CPU_INT_ENr 3026
#define MMU_THDO_BST_CPU_INT_SETr 3027
#define MMU_THDO_BST_CPU_INT_STATr 3028
#define MMU_THDO_BST_ENABLE_ECCP_MEMr 3029
#define MMU_THDO_BST_EN_COR_ERR_RPTr 3030
#define MMU_THDO_BST_SHARED_PORTm 3031
#define MMU_THDO_BST_SHARED_PORTSP_MCm 3032
#define MMU_THDO_BST_SHARED_PORTSP_MC_PKTSTATm 3033
#define MMU_THDO_BST_STAT1r 3034
#define MMU_THDO_BST_STATr 3035
#define MMU_THDO_BST_TMBUSr 3036
#define MMU_THDO_BST_TOTAL_QUEUEm 3037
#define MMU_THDO_BST_TOTAL_QUEUE_PKTSTATm 3038
#define MMU_THDO_BYPASSr 3039
#define MMU_THDO_CMIC_RESERVEDr 3040
#define MMU_THDO_CONFIGr 3041
#define MMU_THDO_CONFIG_MC_QGROUPm 3042
#define MMU_THDO_CONFIG_PORTr 3043
#define MMU_THDO_CONFIG_PORTSP_MCm 3044
#define MMU_THDO_CONFIG_PORT_UC0m 3045
#define MMU_THDO_CONFIG_PORT_UC1m 3046
#define MMU_THDO_CONFIG_UC_QGROUP0m 3047
#define MMU_THDO_CONFIG_UC_QGROUP1m 3048
#define MMU_THDO_COUNTER_MC_OVERFLOW_SIZEr 3049
#define MMU_THDO_COUNTER_MC_QGROUPm 3050
#define MMU_THDO_COUNTER_OVERFLOW_IDr 3051
#define MMU_THDO_COUNTER_PORTSP_MCm 3052
#define MMU_THDO_COUNTER_PORT_UCm 3053
#define MMU_THDO_COUNTER_QUEUEm 3054
#define MMU_THDO_COUNTER_UC_OVERFLOW_SIZEr 3055
#define MMU_THDO_COUNTER_UC_QGROUPm 3056
#define MMU_THDO_COUNTER_UNDERFLOW_IDr 3057
#define MMU_THDO_CPU_INT_ENr 3058
#define MMU_THDO_CPU_INT_SETr 3059
#define MMU_THDO_CPU_INT_STATr 3060
#define MMU_THDO_CPU_QUEUE_DROP_STATESr 3061
#define MMU_THDO_CPU_QUEUE_DROP_STATES_11_00r 3062
#define MMU_THDO_CPU_QUEUE_DROP_STATES_23_12r 3063
#define MMU_THDO_CPU_QUEUE_DROP_STATES_35_24r 3064
#define MMU_THDO_CPU_QUEUE_DROP_STATES_47_36r 3065
#define MMU_THDO_DCN_DROP_COUNTr 3066
#define MMU_THDO_DCN_HWM_CORr 3067
#define MMU_THDO_DCN_POOL_LIMITr 3068
#define MMU_THDO_DCN_POOL_OCCUPANCY_COUNTr 3069
#define MMU_THDO_DCN_POOL_OCCUPANCY_HWMr 3070
#define MMU_THDO_DCN_PROFILEr 3071
#define MMU_THDO_DCN_QNUMr 3072
#define MMU_THDO_DEVICE_PORT_MAPm 3073
#define MMU_THDO_EBST_FIFOm 3074
#define MMU_THDO_EBST_FIFO_POINTERSr 3075
#define MMU_THDO_EBST_POPm 3076
#define MMU_THDO_EBST_PORT_CONFIGm 3077
#define MMU_THDO_EBST_PROFILE_CONFIGr 3078
#define MMU_THDO_EBST_SCAN_CONFIGr 3079
#define MMU_THDO_ENABLE_ECCP_MEMr 3080
#define MMU_THDO_ENGINE_ENABLES_CFGr 3081
#define MMU_THDO_EN_COR_ERR_RPTr 3082
#define MMU_THDO_INT_CONFIGr 3083
#define MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_BUFFER_AVAIL_IN_POOLr 3084
#define MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_MIN_BUFFER_AVAIL_IN_POOLr 3085
#define MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_QUEUE_BUFFER_USAGEr 3086
#define MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_QUEUE_WATERMARKr 3087
#define MMU_THDO_IPG_SIZEr 3088
#define MMU_THDO_MC_CPU_QUEUE_TOT_BST_THRESHOLDr 3089
#define MMU_THDO_MC_CQE_PRT_SP_BST_THRESHOLDr 3090
#define MMU_THDO_MC_CQE_SP_BST_THRESHOLDr 3091
#define MMU_THDO_MC_POOL_BST_COUNTr 3092
#define MMU_THDO_MC_QUEUE_TOT_BST_THRESHOLDr 3093
#define MMU_THDO_MC_SHARED_CQE_DYNAMIC_THRESH_CAPr 3094
#define MMU_THDO_MC_SHARED_CQE_POOL_CONFIGr 3095
#define MMU_THDO_MC_SHARED_CQE_POOL_DROP_STATESr 3096
#define MMU_THDO_MC_SHARED_CQE_POOL_RED_RESUME_LIMITr 3097
#define MMU_THDO_MC_SHARED_CQE_POOL_RED_SHARED_LIMITr 3098
#define MMU_THDO_MC_SHARED_CQE_POOL_RESUME_LIMITr 3099
#define MMU_THDO_MC_SHARED_CQE_POOL_SHARED_COUNTr 3100
#define MMU_THDO_MC_SHARED_CQE_POOL_SHARED_LIMITr 3101
#define MMU_THDO_MC_SHARED_CQE_POOL_YELLOW_RESUME_LIMITr 3102
#define MMU_THDO_MC_SHARED_CQE_POOL_YELLOW_SHARED_LIMITr 3103
#define MMU_THDO_MIRROR_ON_DROP_LIMIT_CONFIGr 3104
#define MMU_THDO_MIRROR_ON_DROP_MODTAG_CONFIGr 3105
#define MMU_THDO_MIRROR_ON_DROP_POOL_HIGHWATERMARK_COUNTr 3106
#define MMU_THDO_MIRROR_ON_DROP_POOL_OCCUPANCY_COUNTr 3107
#define MMU_THDO_MIRROR_ON_DROP_PROB_PROFILE_CONFIGr 3108
#define MMU_THDO_MIRROR_ON_DROP_PROFILE_CONFIGr 3109
#define MMU_THDO_MIRROR_ON_DROP_SAMPLE_DROP_COUNTr 3110
#define MMU_THDO_MIRROR_ON_DROP_SAMPLE_ENQ_COUNTr 3111
#define MMU_THDO_MIRROR_ON_DROP_TAG_OCCUPANCYr 3112
#define MMU_THDO_PORT_DCN_PROFILEr 3113
#define MMU_THDO_PORT_DROP_COUNT_MCm 3114
#define MMU_THDO_PORT_DROP_COUNT_UCm 3115
#define MMU_THDO_PORT_Q_DROP_STATEm 3116
#define MMU_THDO_PORT_Q_DROP_STATE_MCm 3117
#define MMU_THDO_PORT_Q_DROP_STATE_SHm 3118
#define MMU_THDO_PORT_SP_DROP_STATE_MCm 3119
#define MMU_THDO_PORT_SP_DROP_STATE_UCm 3120
#define MMU_THDO_PRT_SP_SHR_BST_THRESHOLDr 3121
#define MMU_THDO_QUEUE_AVG_ARRIVAL_COUNTm 3122
#define MMU_THDO_QUEUE_CONFIG1m 3123
#define MMU_THDO_QUEUE_CONFIGm 3124
#define MMU_THDO_QUEUE_DROP_COUNTm 3125
#define MMU_THDO_QUEUE_INST_ARRIVAL_COUNTm 3126
#define MMU_THDO_QUEUE_RESUME_OFFSET1m 3127
#define MMU_THDO_QUEUE_RESUME_OFFSETm 3128
#define MMU_THDO_QUE_TOT_BST_THRESHOLDr 3129
#define MMU_THDO_Q_TO_QGRP_MAPD0m 3130
#define MMU_THDO_Q_TO_QGRP_MAPD1m 3131
#define MMU_THDO_RESUME_PORT_MC0m 3132
#define MMU_THDO_RESUME_PORT_MC1m 3133
#define MMU_THDO_RESUME_PORT_UC0m 3134
#define MMU_THDO_RESUME_PORT_UC1m 3135
#define MMU_THDO_RESUME_QUEUEm 3136
#define MMU_THDO_SHARED_DB_DYNAMIC_THRESH_CAPr 3137
#define MMU_THDO_SHARED_DB_POOL_CONFIGr 3138
#define MMU_THDO_SHARED_DB_POOL_DROP_STATESr 3139
#define MMU_THDO_SHARED_DB_POOL_RED_RESUME_LIMITr 3140
#define MMU_THDO_SHARED_DB_POOL_RED_SHARED_LIMITr 3141
#define MMU_THDO_SHARED_DB_POOL_RESUME_LIMITr 3142
#define MMU_THDO_SHARED_DB_POOL_SHARED_COUNTr 3143
#define MMU_THDO_SHARED_DB_POOL_SHARED_COUNT_DEBUG_LOSSLESSr 3144
#define MMU_THDO_SHARED_DB_POOL_SHARED_COUNT_DEBUG_MCr 3145
#define MMU_THDO_SHARED_DB_POOL_SHARED_LIMITr 3146
#define MMU_THDO_SHARED_DB_POOL_YELLOW_RESUME_LIMITr 3147
#define MMU_THDO_SHARED_DB_POOL_YELLOW_SHARED_LIMITr 3148
#define MMU_THDO_SP_SHR_BST_THRESHOLDr 3149
#define MMU_THDO_SRC_PORT_DROP_COUNTm 3150
#define MMU_THDO_TMBUSr 3151
#define MMU_THDO_TOTAL_COUNTER_QUEUE_SHm 3152
#define MMU_THDO_TOTAL_PORT_COUNTERm 3153
#define MMU_THDO_TOTAL_PORT_COUNTER_MCm 3154
#define MMU_THDO_TOTAL_PORT_COUNTER_MC_SHm 3155
#define MMU_THDO_TOTAL_PORT_COUNTER_SHm 3156
#define MMU_THDO_UC_POOL_BST_COUNTr 3157
#define MMU_THDO_VOQ_FAIRNESS_CFGr 3158
#define MMU_THDO_WRED_SH_COUNTER_PORT_UCm 3159
#define MMU_THDR_QE_BST_CONFIGr 3160
#define MMU_THDR_QE_BST_COUNT_PRIQr 3161
#define MMU_THDR_QE_BST_COUNT_SPr 3162
#define MMU_THDR_QE_BST_STATr 3163
#define MMU_THDR_QE_BST_THRESHOLD_PRIQr 3164
#define MMU_THDR_QE_BST_THRESHOLD_SPr 3165
#define MMU_THDR_QE_BYPASSr 3166
#define MMU_THDR_QE_CONFIG1_PRIQr 3167
#define MMU_THDR_QE_CONFIGr 3168
#define MMU_THDR_QE_CONFIG_PRIQr 3169
#define MMU_THDR_QE_CONFIG_SPr 3170
#define MMU_THDR_QE_COUNTER_OVERFLOWr 3171
#define MMU_THDR_QE_COUNTER_OVERFLOW_SIZEr 3172
#define MMU_THDR_QE_COUNTER_UNDERFLOWr 3173
#define MMU_THDR_QE_CPU_INT_ENr 3174
#define MMU_THDR_QE_CPU_INT_EN_INSTr 3175
#define MMU_THDR_QE_CPU_INT_SETr 3176
#define MMU_THDR_QE_CPU_INT_SET_INSTr 3177
#define MMU_THDR_QE_CPU_INT_STATr 3178
#define MMU_THDR_QE_CPU_INT_STAT_INSTr 3179
#define MMU_THDR_QE_DROP_COUNT_BYTE_PRIQr 3180
#define MMU_THDR_QE_DROP_COUNT_PKT_PRIQr 3181
#define MMU_THDR_QE_DROP_COUNT_RED_PKT_PRIQr 3182
#define MMU_THDR_QE_DROP_COUNT_YELLOW_PKT_PRIQr 3183
#define MMU_THDR_QE_LIMIT_MIN_PRIQr 3184
#define MMU_THDR_QE_MIN_COUNT_PRIQr 3185
#define MMU_THDR_QE_RESET_OFFSET_COLOR_PRIQr 3186
#define MMU_THDR_QE_RESUME_COLOR_LIMIT_PRIQr 3187
#define MMU_THDR_QE_RESUME_COLOR_LIMIT_SPr 3188
#define MMU_THDR_QE_RESUME_LIMIT_PRIQr 3189
#define MMU_THDR_QE_RSVD_REGr 3190
#define MMU_THDR_QE_SHARED_COLOR_LIMIT_PRIQr 3191
#define MMU_THDR_QE_SHARED_COLOR_LIMIT_SPr 3192
#define MMU_THDR_QE_SHARED_COUNT_PRIQr 3193
#define MMU_THDR_QE_SHARED_COUNT_SPr 3194
#define MMU_THDR_QE_STATUS_PRIQr 3195
#define MMU_THDR_QE_STATUS_SPr 3196
#define MMU_THDR_QE_TOTAL_COUNT_PRIQr 3197
#define MMU_TOQ_CMIC_RESERVEDr 3198
#define MMU_TOQ_CONFIGr 3199
#define MMU_TOQ_CPU_INT_ENr 3200
#define MMU_TOQ_CPU_INT_SETr 3201
#define MMU_TOQ_CPU_INT_STATr 3202
#define MMU_TOQ_CQEB_CMIC_RESERVEDr 3203
#define MMU_TOQ_CQEB_CONFIGr 3204
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM0m 3205
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM0_MMU_ITM0_ITM0m 3206
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM0_MMU_ITM1_ITM1m 3207
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM1m 3208
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM1_MMU_ITM0_ITM0m 3209
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM1_MMU_ITM1_ITM1m 3210
#define MMU_TOQ_CQEB_ENABLE_ECCP_MEMr 3211
#define MMU_TOQ_CQEB_EN_COR_ERR_RPTr 3212
#define MMU_TOQ_CQEB_STATUSr 3213
#define MMU_TOQ_CQEB_TMBUSr 3214
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_CPUm 3215
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_CPU_MMU_ITM0_ITM0m 3216
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_CPU_MMU_ITM1_ITM1m 3217
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_LOWERm 3218
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_LOWER_MMU_ITM0_ITM0m 3219
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_LOWER_MMU_ITM1_ITM1m 3220
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_UPPERm 3221
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_UPPER_MMU_ITM0_ITM0m 3222
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_UPPER_MMU_ITM1_ITM1m 3223
#define MMU_TOQ_DEBUGr 3224
#define MMU_TOQ_ENABLE_ECCP_MEMr 3225
#define MMU_TOQ_EN_COR_ERR_RPTr 3226
#define MMU_TOQ_MC_ARB_STATUSr 3227
#define MMU_TOQ_MC_CQEBm 3228
#define MMU_TOQ_MC_CQEBNm 3229
#define MMU_TOQ_MC_CQEBN_MMU_ITM0_ITM0m 3230
#define MMU_TOQ_MC_CQEBN_MMU_ITM1_ITM1m 3231
#define MMU_TOQ_MC_CQEB_FAPm 3232
#define MMU_TOQ_MC_CQEB_FAP_MMU_ITM0_ITM0m 3233
#define MMU_TOQ_MC_CQEB_FAP_MMU_ITM1_ITM1m 3234
#define MMU_TOQ_MC_CQEB_MMU_ITM0_ITM0m 3235
#define MMU_TOQ_MC_CQEB_MMU_ITM1_ITM1m 3236
#define MMU_TOQ_MC_DELAY_LINE_LOWERm 3237
#define MMU_TOQ_MC_DELAY_LINE_LOWER_MMU_ITM0_ITM0m 3238
#define MMU_TOQ_MC_DELAY_LINE_LOWER_MMU_ITM1_ITM1m 3239
#define MMU_TOQ_MC_DELAY_LINE_UPPERm 3240
#define MMU_TOQ_MC_DELAY_LINE_UPPER_MMU_ITM0_ITM0m 3241
#define MMU_TOQ_MC_DELAY_LINE_UPPER_MMU_ITM1_ITM1m 3242
#define MMU_TOQ_OQS_STAGING_MEMm 3243
#define MMU_TOQ_OQS_STAGING_MEM_MMU_ITM0_ITM0m 3244
#define MMU_TOQ_OQS_STAGING_MEM_MMU_ITM1_ITM1m 3245
#define MMU_TOQ_PORT_QTAIL_BANK_DBm 3246
#define MMU_TOQ_PORT_QTAIL_BANK_DB_MMU_ITM0_ITM0m 3247
#define MMU_TOQ_PORT_QTAIL_BANK_DB_MMU_ITM1_ITM1m 3248
#define MMU_TOQ_PORT_QTAIL_CNT_DBm 3249
#define MMU_TOQ_PORT_QTAIL_CNT_DB_MMU_ITM0_ITM0m 3250
#define MMU_TOQ_PORT_QTAIL_CNT_DB_MMU_ITM1_ITM1m 3251
#define MMU_TOQ_Q_MIRROR_ON_DROP_DESTINATION_CONFIGr 3252
#define MMU_TOQ_Q_TMBUSr 3253
#define MMU_TOQ_RQE_RECEPTION_FIFOm 3254
#define MMU_TOQ_RQE_RECEPTION_FIFO_MMU_ITM0_ITM0m 3255
#define MMU_TOQ_RQE_RECEPTION_FIFO_MMU_ITM1_ITM1m 3256
#define MMU_TOQ_STATUSr 3257
#define MMU_TOQ_UC_CQEBN_LOWERm 3258
#define MMU_TOQ_UC_CQEBN_LOWER_MMU_ITM0_ITM0m 3259
#define MMU_TOQ_UC_CQEBN_LOWER_MMU_ITM1_ITM1m 3260
#define MMU_TOQ_UC_CQEBN_UPPERm 3261
#define MMU_TOQ_UC_CQEBN_UPPER_MMU_ITM0_ITM0m 3262
#define MMU_TOQ_UC_CQEBN_UPPER_MMU_ITM1_ITM1m 3263
#define MMU_TOQ_UC_CQEB_FAPm 3264
#define MMU_TOQ_UC_CQEB_FAP_MMU_ITM0_ITM0m 3265
#define MMU_TOQ_UC_CQEB_FAP_MMU_ITM1_ITM1m 3266
#define MMU_TOQ_UC_CQEB_LOWERm 3267
#define MMU_TOQ_UC_CQEB_LOWER_MMU_ITM0_ITM0m 3268
#define MMU_TOQ_UC_CQEB_LOWER_MMU_ITM1_ITM1m 3269
#define MMU_TOQ_UC_CQEB_UPPERm 3270
#define MMU_TOQ_UC_CQEB_UPPER_MMU_ITM0_ITM0m 3271
#define MMU_TOQ_UC_CQEB_UPPER_MMU_ITM1_ITM1m 3272
#define MMU_TOQ_VOQDB_CPUm 3273
#define MMU_TOQ_VOQDB_CPU_MMU_ITM0_ITM0m 3274
#define MMU_TOQ_VOQDB_CPU_MMU_ITM1_ITM1m 3275
#define MMU_TOQ_VOQDB_LOWERm 3276
#define MMU_TOQ_VOQDB_LOWER_MMU_ITM0_ITM0m 3277
#define MMU_TOQ_VOQDB_LOWER_MMU_ITM1_ITM1m 3278
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_CPUm 3279
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_CPU_MMU_ITM0_ITM0m 3280
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_CPU_MMU_ITM1_ITM1m 3281
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_LOWERm 3282
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_LOWER_MMU_ITM0_ITM0m 3283
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_LOWER_MMU_ITM1_ITM1m 3284
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_UPPERm 3285
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_UPPER_MMU_ITM0_ITM0m 3286
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_UPPER_MMU_ITM1_ITM1m 3287
#define MMU_TOQ_VOQDB_UPPERm 3288
#define MMU_TOQ_VOQDB_UPPER_MMU_ITM0_ITM0m 3289
#define MMU_TOQ_VOQDB_UPPER_MMU_ITM1_ITM1m 3290
#define MMU_TOQ_VOQ_HEAD_DB_CPUm 3291
#define MMU_TOQ_VOQ_HEAD_DB_CPU_MMU_ITM0_ITM0m 3292
#define MMU_TOQ_VOQ_HEAD_DB_CPU_MMU_ITM1_ITM1m 3293
#define MMU_TOQ_VOQ_HEAD_DB_LOWERm 3294
#define MMU_TOQ_VOQ_HEAD_DB_LOWER_MMU_ITM0_ITM0m 3295
#define MMU_TOQ_VOQ_HEAD_DB_LOWER_MMU_ITM1_ITM1m 3296
#define MMU_TOQ_VOQ_HEAD_DB_UPPERm 3297
#define MMU_TOQ_VOQ_HEAD_DB_UPPER_MMU_ITM0_ITM0m 3298
#define MMU_TOQ_VOQ_HEAD_DB_UPPER_MMU_ITM1_ITM1m 3299
#define MMU_WRED_AVG_PORTSP_SIZEm 3300
#define MMU_WRED_AVG_QSIZEm 3301
#define MMU_WRED_CMIC_RESERVEDr 3302
#define MMU_WRED_CONFIG_READYr 3303
#define MMU_WRED_CONG_NOTIFICATION_RESOLUTION_TABLEr 3304
#define MMU_WRED_DROP_CURVE_PROFILE_MARK_0m 3305
#define MMU_WRED_DROP_CURVE_PROFILE_MARK_1m 3306
#define MMU_WRED_DROP_CURVE_PROFILE_MARK_2m 3307
#define MMU_WRED_DROP_CURVE_PROFILE_MARK_3m 3308
#define MMU_WRED_DROP_CURVE_PROFILE_MARK_4m 3309
#define MMU_WRED_DROP_CURVE_PROFILE_MARK_5m 3310
#define MMU_WRED_DROP_CURVE_PROFILE_MARK_6m 3311
#define MMU_WRED_DROP_CURVE_PROFILE_MARK_7m 3312
#define MMU_WRED_DROP_CURVE_PROFILE_NONRESP_0m 3313
#define MMU_WRED_DROP_CURVE_PROFILE_NONRESP_1m 3314
#define MMU_WRED_DROP_CURVE_PROFILE_NONRESP_2m 3315
#define MMU_WRED_DROP_CURVE_PROFILE_NONRESP_3m 3316
#define MMU_WRED_DROP_CURVE_PROFILE_NONRESP_4m 3317
#define MMU_WRED_DROP_CURVE_PROFILE_NONRESP_5m 3318
#define MMU_WRED_DROP_CURVE_PROFILE_NONRESP_6m 3319
#define MMU_WRED_DROP_CURVE_PROFILE_NONRESP_7m 3320
#define MMU_WRED_DROP_CURVE_PROFILE_RESP_0m 3321
#define MMU_WRED_DROP_CURVE_PROFILE_RESP_1m 3322
#define MMU_WRED_DROP_CURVE_PROFILE_RESP_2m 3323
#define MMU_WRED_DROP_CURVE_PROFILE_RESP_3m 3324
#define MMU_WRED_DROP_CURVE_PROFILE_RESP_4m 3325
#define MMU_WRED_DROP_CURVE_PROFILE_RESP_5m 3326
#define MMU_WRED_DROP_CURVE_PROFILE_RESP_6m 3327
#define MMU_WRED_DROP_CURVE_PROFILE_RESP_7m 3328
#define MMU_WRED_ENABLE_ECCP_MEMr 3329
#define MMU_WRED_EN_COR_ERR_RPTr 3330
#define MMU_WRED_MEM_INIT_STATUSr 3331
#define MMU_WRED_POOL_CONFIGr 3332
#define MMU_WRED_POOL_INST_CONG_LIMITr 3333
#define MMU_WRED_POOL_INST_CONG_LIMIT_0r 3334
#define MMU_WRED_POOL_INST_CONG_LIMIT_1r 3335
#define MMU_WRED_POOL_INST_CONG_LIMIT_2r 3336
#define MMU_WRED_POOL_INST_CONG_LIMIT_3r 3337
#define MMU_WRED_PORTSP_CONFIGm 3338
#define MMU_WRED_PORT_SP_DROP_THD_0m 3339
#define MMU_WRED_PORT_SP_DROP_THD_1m 3340
#define MMU_WRED_PORT_SP_SHARED_COUNTm 3341
#define MMU_WRED_QUEUE_CONFIGm 3342
#define MMU_WRED_REFRESH_CONTROLr 3343
#define MMU_WRED_TIME_DOMAINr 3344
#define MMU_WRED_TMBUSr 3345
#define MMU_WRED_UC_QUEUE_DROP_THDm 3346
#define MMU_WRED_UC_QUEUE_DROP_THD_MARK_0m 3347
#define MMU_WRED_UC_QUEUE_DROP_THD_MARK_1m 3348
#define MMU_WRED_UC_QUEUE_TOTAL_COUNTm 3349
#define MPLS_ENTRY_ACTION_TABLE_Am 3350
#define MPLS_ENTRY_ACTION_TABLE_Bm 3351
#define MPLS_ENTRY_DOUBLEm 3352
#define MPLS_ENTRY_ECCm 3353
#define MPLS_ENTRY_HASH_CONTROLm 3354
#define MPLS_ENTRY_HT_DEBUG_CMDm 3355
#define MPLS_ENTRY_HT_DEBUG_KEYm 3356
#define MPLS_ENTRY_HT_DEBUG_RESULTm 3357
#define MPLS_ENTRY_KEY_ATTRIBUTESm 3358
#define MPLS_ENTRY_KEY_BUFFER_0m 3359
#define MPLS_ENTRY_KEY_BUFFER_1m 3360
#define MPLS_ENTRY_REMAP_TABLE_Am 3361
#define MPLS_ENTRY_REMAP_TABLE_Bm 3362
#define MPLS_ENTRY_SINGLEm 3363
#define MY_STATION_2_CAM_BIST_CONFIG_1_64r 3364
#define MY_STATION_2_CAM_BIST_CONFIG_64r 3365
#define MY_STATION_2_CAM_BIST_STATUSr 3366
#define MY_STATION_2_CAM_CONTROLr 3367
#define MY_STATION_2_TCAMm 3368
#define MY_STATION_2_TCAM_DATA_ONLYm 3369
#define MY_STATION_2_TCAM_ENTRY_ONLYm 3370
#define MY_STATION_CAM_BIST_CONFIG_1_64r 3371
#define MY_STATION_CAM_BIST_CONFIG_64r 3372
#define MY_STATION_CAM_BIST_STATUSr 3373
#define MY_STATION_CAM_CONTROLr 3374
#define MY_STATION_TCAMm 3375
#define MY_STATION_TCAM_DATA_ONLYm 3376
#define MY_STATION_TCAM_ENTRY_ONLYm 3377
#define NONUCAST_TRUNK_BLOCK_MASKm 3378
#define NTP_CONFIGr 3379
#define OPAQUE_TAG_CONFIGr 3380
#define OPAQUE_TAG_CONFIG_0r 3381
#define OPAQUE_TAG_CONFIG_1r 3382
#define PARS_RAM_CONTROLr 3383
#define PARS_SER_CONTROLr 3384
#define PFC_COLLECTOR_DS_FIFOm 3385
#define PFC_COLLECTOR_DS_FIFO_SER_CONTROLr 3386
#define PFC_COLLECTOR_DS_FIFO_STATUSr 3387
#define PFC_COLLECTOR_ECC_STATUSr 3388
#define PFC_COLLECTOR_IDB_ENr 3389
#define PFC_COLLECTOR_INTR_ENABLEr 3390
#define PFC_COLLECTOR_INTR_STATUSr 3391
#define PFC_COLLECTOR_RAM_CONTROLr 3392
#define PFC_COLLECTOR_REF_TIME_CONTROLr 3393
#define PFC_COLLECTOR_RESETr 3394
#define PFC_COLLECTOR_SAMPLE_WINDOW_CONTROLr 3395
#define PORT_BITMAP_PROFILEm 3396
#define PORT_BRIDGE_BMAPm 3397
#define PORT_COS_MAPm 3398
#define PORT_IF_SBS_CONTROLr 3399
#define PORT_LAG_FAILOVER_SETm 3400
#define PORT_TABm 3401
#define PROTOCOL_PKT_CONTROLr 3402
#define PROT_NHI_CONFIGr 3403
#define PROT_NHI_TABLE_1m 3404
#define PTR_COPYTOCPU_MASK_0r 3405
#define PTR_COPYTOCPU_MASK_1r 3406
#define PTR_RESULTS_BUFFER_IADAPTm 3407
#define PTR_RESULTS_BUFFER_IFWDm 3408
#define PTR_RESULTS_BUFFER_IPARSm 3409
#define PTR_RESULTS_BUFFER_ISWm 3410
#define RDBGC0_64r 3411
#define RDBGC0_SELECTr 3412
#define RDBGC10_64r 3413
#define RDBGC10_SELECTr 3414
#define RDBGC11_64r 3415
#define RDBGC11_SELECTr 3416
#define RDBGC12_64r 3417
#define RDBGC12_SELECTr 3418
#define RDBGC13_64r 3419
#define RDBGC13_SELECTr 3420
#define RDBGC14_64r 3421
#define RDBGC14_SELECTr 3422
#define RDBGC15_64r 3423
#define RDBGC15_SELECTr 3424
#define RDBGC1_64r 3425
#define RDBGC1_SELECTr 3426
#define RDBGC2_64r 3427
#define RDBGC2_SELECTr 3428
#define RDBGC3_64r 3429
#define RDBGC3_SELECTr 3430
#define RDBGC4_64r 3431
#define RDBGC4_SELECTr 3432
#define RDBGC5_64r 3433
#define RDBGC5_SELECTr 3434
#define RDBGC6_64r 3435
#define RDBGC6_SELECTr 3436
#define RDBGC7_64r 3437
#define RDBGC7_SELECTr 3438
#define RDBGC8_64r 3439
#define RDBGC8_SELECTr 3440
#define RDBGC9_64r 3441
#define RDBGC9_SELECTr 3442
#define RDBGC_SELECT_2r 3443
#define RDBGC_SELECT_3r 3444
#define RDBGC_SELECT_4r 3445
#define REMOTE_CPU_DA_LSr 3446
#define REMOTE_CPU_DA_MSr 3447
#define REMOTE_CPU_LENGTH_TYPEr 3448
#define REQ_VECTOR_CONFIGm 3449
#define REQ_VECTOR_MATCH_POLICYr 3450
#define RESPONSIVE_PROTOCOL_MATCHm 3451
#define RIPC4_64r 3452
#define RIPC6_64r 3453
#define RIPD4_64r 3454
#define RIPD6_64r 3455
#define RIPHE4_64r 3456
#define RIPHE6_64r 3457
#define RPORTD_64r 3458
#define RSEL_RAM_DBGCTRL_64r 3459
#define RSFEC_SYMBOL_ERROR_MIBm 3460
#define RTAG7_FLOW_BASED_HASHm 3461
#define RTAG7_HASH_CONTROLr 3462
#define RTAG7_HASH_CONTROL_2r 3463
#define RTAG7_HASH_CONTROL_3_64r 3464
#define RTAG7_HASH_CONTROL_4r 3465
#define RTAG7_HASH_CONTROL_L2GRE_MASK_Ar 3466
#define RTAG7_HASH_CONTROL_L2GRE_MASK_Br 3467
#define RTAG7_HASH_FIELD_BMAP_1r 3468
#define RTAG7_HASH_FIELD_BMAP_2r 3469
#define RTAG7_HASH_FIELD_BMAP_3r 3470
#define RTAG7_HASH_SEED_Ar 3471
#define RTAG7_HASH_SEED_Br 3472
#define RTAG7_HASH_SELr 3473
#define RTAG7_HASH_VH_INITIALIZE_Ar 3474
#define RTAG7_HASH_VH_INITIALIZE_Br 3475
#define RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1r 3476
#define RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2r 3477
#define RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1r 3478
#define RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2r 3479
#define RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAPr 3480
#define RTAG7_MPLS_OUTER_HASH_FIELD_BMAPr 3481
#define RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_EXTENDEDr 3482
#define RTAG7_PORT_BASED_HASHm 3483
#define RTAG7_VXLAN_PAYLOAD_L2_HASH_FIELD_BMAPr 3484
#define RTAG7_VXLAN_PAYLOAD_L3_HASH_FIELD_BMAPr 3485
#define RTUN_64r 3486
#define RUC_64r 3487
#define RX_FDR_CONTROLm 3488
#define RX_FDR_STATUSm 3489
#define RX_LKUP_1588_MEM_MPP0m 3490
#define RX_LKUP_1588_MEM_MPP1m 3491
#define SBS_CONTROLr 3492
#define SFLOW_EGR_RAND_SEED_INST0r 3493
#define SFLOW_EGR_RAND_SEED_INST1r 3494
#define SFLOW_EGR_THRESHOLDr 3495
#define SFLOW_ING_DATA_SOURCEm 3496
#define SFLOW_ING_FLEX_DATA_SOURCE_INST0m 3497
#define SFLOW_ING_FLEX_DATA_SOURCE_INST1m 3498
#define SFLOW_ING_FLEX_RAND_SEED_INST0r 3499
#define SFLOW_ING_FLEX_RAND_SEED_INST1r 3500
#define SFLOW_ING_MIRROR_CONFIGr 3501
#define SFLOW_ING_RAND_SEED_INST0r 3502
#define SFLOW_ING_RAND_SEED_INST1r 3503
#define SOBMH_FLEX_CTR_CONTROLr 3504
#define SOURCE_TRUNK_MAP_TABLEm 3505
#define SPEED_ID_TABLEm 3506
#define SPEED_PRIORITY_MAP_TBLm 3507
#define SRP_CONTROL_1r 3508
#define SRP_CONTROL_2r 3509
#define STG_TAB_2m 3510
#define STG_TAB_Am 3511
#define STG_TAB_Bm 3512
#define SVPm 3513
#define SVP_FLEX_CTR_CONTROLr 3514
#define SW_HW_CONTROLr 3515
#define SW_IFP_DST_ACTION_CONTROLr 3516
#define TCP_FNm 3517
#define TDBGC0_64r 3518
#define TDBGC0_SELECTr 3519
#define TDBGC10_64r 3520
#define TDBGC10_SELECTr 3521
#define TDBGC11_64r 3522
#define TDBGC11_SELECTr 3523
#define TDBGC1_64r 3524
#define TDBGC1_SELECTr 3525
#define TDBGC2_64r 3526
#define TDBGC2_SELECTr 3527
#define TDBGC3_64r 3528
#define TDBGC3_SELECTr 3529
#define TDBGC4_64r 3530
#define TDBGC4_SELECTr 3531
#define TDBGC5_64r 3532
#define TDBGC5_SELECTr 3533
#define TDBGC6_64r 3534
#define TDBGC6_SELECTr 3535
#define TDBGC7_64r 3536
#define TDBGC7_SELECTr 3537
#define TDBGC8_64r 3538
#define TDBGC8_SELECTr 3539
#define TDBGC9_64r 3540
#define TDBGC9_SELECTr 3541
#define TDBGC_SELECT_2r 3542
#define THDI_BST_TRIGGER_STATUS_32r 3543
#define THD_MISC_CONTROL1r 3544
#define THD_MISC_CONTROL2r 3545
#define THD_MISC_CONTROLr 3546
#define TOP_AVS_CTRLr 3547
#define TOP_AVS_INTR_STATUSr 3548
#define TOP_BS_PLL0_CTRL_0r 3549
#define TOP_BS_PLL0_CTRL_1r 3550
#define TOP_BS_PLL0_CTRL_2r 3551
#define TOP_BS_PLL0_CTRL_3r 3552
#define TOP_BS_PLL0_CTRL_4r 3553
#define TOP_BS_PLL0_STATUSr 3554
#define TOP_BS_PLL1_CTRL_0r 3555
#define TOP_BS_PLL1_CTRL_1r 3556
#define TOP_BS_PLL1_CTRL_2r 3557
#define TOP_BS_PLL1_CTRL_3r 3558
#define TOP_BS_PLL1_CTRL_4r 3559
#define TOP_BS_PLL1_STATUSr 3560
#define TOP_BS_PLL_CTRL_0r 3561
#define TOP_BS_PLL_CTRL_1r 3562
#define TOP_BS_PLL_CTRL_2r 3563
#define TOP_BS_PLL_CTRL_3r 3564
#define TOP_BS_PLL_CTRL_4r 3565
#define TOP_BS_PLL_STATUSr 3566
#define TOP_CORE_PLL_CTRL_0r 3567
#define TOP_CORE_PLL_CTRL_1r 3568
#define TOP_CORE_PLL_CTRL_2r 3569
#define TOP_CORE_PLL_CTRL_3r 3570
#define TOP_CORE_PLL_CTRL_4r 3571
#define TOP_CORE_PLL_STATUSr 3572
#define TOP_CPU2TAP_DMA_CMD_MEMm 3573
#define TOP_CPU2TAP_DMA_CMD_MEM_CONTROLr 3574
#define TOP_CPU2TAP_DMA_CMD_MEM_STATUSr 3575
#define TOP_CPU2TAP_DMA_MEMORY_DEBUG_STATUSr 3576
#define TOP_CPU2TAP_DMA_MEM_DEBUG_CONTROLr 3577
#define TOP_CPU2TAP_DMA_RESULT_ERROR_MEMm 3578
#define TOP_CPU2TAP_MEM_TMr 3579
#define TOP_DEV_REV_IDr 3580
#define TOP_EP_CLOCK_GATING_DISABLE_REGr 3581
#define TOP_FUNC_DEBUG_STATUS_0r 3582
#define TOP_FUNC_DEBUG_STATUS_1r 3583
#define TOP_FUNC_DEBUG_STATUS_SELr 3584
#define TOP_HALF_MODE_CTRLr 3585
#define TOP_HW_TAP_CONTROLr 3586
#define TOP_HW_TAP_MEM_DEBUGr 3587
#define TOP_HW_TAP_MEM_ECC_CTRL_0r 3588
#define TOP_HW_TAP_MEM_ECC_CTRL_1r 3589
#define TOP_HW_TAP_MEM_ECC_STATUSr 3590
#define TOP_HW_TAP_READ_VALID_DEBUG_STATUSr 3591
#define TOP_INT_REV_ID_REGr 3592
#define TOP_IPROC_PLL_CTRL_0r 3593
#define TOP_IPROC_PLL_CTRL_1r 3594
#define TOP_IPROC_PLL_CTRL_2r 3595
#define TOP_IPROC_PLL_CTRL_3r 3596
#define TOP_IPROC_PLL_CTRL_4r 3597
#define TOP_IPROC_PLL_CTRL_5r 3598
#define TOP_IPROC_PLL_STATUSr 3599
#define TOP_IP_CLOCK_GATING_DISABLE_REGr 3600
#define TOP_L1_RCVD_CLK_VALID_STATUS_0r 3601
#define TOP_L1_RCVD_CLK_VALID_STATUS_1r 3602
#define TOP_L1_RCVD_CLK_VALID_STATUS_2r 3603
#define TOP_L1_RCVD_CLK_VALID_STATUS_3r 3604
#define TOP_LINK_STATUS_CTRLr 3605
#define TOP_MISC_CONTROLr 3606
#define TOP_MISC_CONTROL_1r 3607
#define TOP_MISC_CONTROL_2r 3608
#define TOP_MISC_STATUSr 3609
#define TOP_OSC_COUNT_STATr 3610
#define TOP_PLLS_CMN_CTRL_0r 3611
#define TOP_PLLS_CMN_CTRL_1r 3612
#define TOP_PM_FDR_MEMm 3613
#define TOP_PP_PLL_CTRL_0r 3614
#define TOP_PP_PLL_CTRL_1r 3615
#define TOP_PP_PLL_CTRL_2r 3616
#define TOP_PP_PLL_CTRL_3r 3617
#define TOP_PP_PLL_CTRL_4r 3618
#define TOP_PP_PLL_STATUSr 3619
#define TOP_PP_STRAP_0r 3620
#define TOP_PP_STRAP_10r 3621
#define TOP_PP_STRAP_11r 3622
#define TOP_PP_STRAP_12r 3623
#define TOP_PP_STRAP_13r 3624
#define TOP_PP_STRAP_14r 3625
#define TOP_PP_STRAP_15r 3626
#define TOP_PP_STRAP_16r 3627
#define TOP_PP_STRAP_17r 3628
#define TOP_PP_STRAP_1r 3629
#define TOP_PP_STRAP_2r 3630
#define TOP_PP_STRAP_3r 3631
#define TOP_PP_STRAP_4r 3632
#define TOP_PP_STRAP_5r 3633
#define TOP_PP_STRAP_6r 3634
#define TOP_PP_STRAP_7r 3635
#define TOP_PP_STRAP_8r 3636
#define TOP_PP_STRAP_9r 3637
#define TOP_PVTMON_0_CTRL_0r 3638
#define TOP_PVTMON_0_CTRL_1r 3639
#define TOP_PVTMON_0_HW_RST_THRESHOLDr 3640
#define TOP_PVTMON_0_INTR_THRESHOLDr 3641
#define TOP_PVTMON_0_RESULT_0r 3642
#define TOP_PVTMON_0_RESULT_1r 3643
#define TOP_PVTMON_10_CTRL_0r 3644
#define TOP_PVTMON_10_CTRL_1r 3645
#define TOP_PVTMON_10_HW_RST_THRESHOLDr 3646
#define TOP_PVTMON_10_INTR_THRESHOLDr 3647
#define TOP_PVTMON_10_RESULT_0r 3648
#define TOP_PVTMON_10_RESULT_1r 3649
#define TOP_PVTMON_11_CTRL_0r 3650
#define TOP_PVTMON_11_CTRL_1r 3651
#define TOP_PVTMON_11_HW_RST_THRESHOLDr 3652
#define TOP_PVTMON_11_INTR_THRESHOLDr 3653
#define TOP_PVTMON_11_RESULT_0r 3654
#define TOP_PVTMON_11_RESULT_1r 3655
#define TOP_PVTMON_12_CTRL_0r 3656
#define TOP_PVTMON_12_CTRL_1r 3657
#define TOP_PVTMON_12_HW_RST_THRESHOLDr 3658
#define TOP_PVTMON_12_INTR_THRESHOLDr 3659
#define TOP_PVTMON_12_RESULT_0r 3660
#define TOP_PVTMON_12_RESULT_1r 3661
#define TOP_PVTMON_13_CTRL_0r 3662
#define TOP_PVTMON_13_CTRL_1r 3663
#define TOP_PVTMON_13_HW_RST_THRESHOLDr 3664
#define TOP_PVTMON_13_INTR_THRESHOLDr 3665
#define TOP_PVTMON_13_RESULT_0r 3666
#define TOP_PVTMON_13_RESULT_1r 3667
#define TOP_PVTMON_14_CTRL_0r 3668
#define TOP_PVTMON_14_CTRL_1r 3669
#define TOP_PVTMON_14_HW_RST_THRESHOLDr 3670
#define TOP_PVTMON_14_INTR_THRESHOLDr 3671
#define TOP_PVTMON_14_RESULT_0r 3672
#define TOP_PVTMON_14_RESULT_1r 3673
#define TOP_PVTMON_15_HW_RST_THRESHOLDr 3674
#define TOP_PVTMON_15_INTR_THRESHOLDr 3675
#define TOP_PVTMON_15_RESULT_0r 3676
#define TOP_PVTMON_15_RESULT_1r 3677
#define TOP_PVTMON_1_CTRL_0r 3678
#define TOP_PVTMON_1_CTRL_1r 3679
#define TOP_PVTMON_1_HW_RST_THRESHOLDr 3680
#define TOP_PVTMON_1_INTR_THRESHOLDr 3681
#define TOP_PVTMON_1_RESULT_0r 3682
#define TOP_PVTMON_1_RESULT_1r 3683
#define TOP_PVTMON_2_CTRL_0r 3684
#define TOP_PVTMON_2_CTRL_1r 3685
#define TOP_PVTMON_2_HW_RST_THRESHOLDr 3686
#define TOP_PVTMON_2_INTR_THRESHOLDr 3687
#define TOP_PVTMON_2_RESULT_0r 3688
#define TOP_PVTMON_2_RESULT_1r 3689
#define TOP_PVTMON_3_CTRL_0r 3690
#define TOP_PVTMON_3_CTRL_1r 3691
#define TOP_PVTMON_3_HW_RST_THRESHOLDr 3692
#define TOP_PVTMON_3_INTR_THRESHOLDr 3693
#define TOP_PVTMON_3_RESULT_0r 3694
#define TOP_PVTMON_3_RESULT_1r 3695
#define TOP_PVTMON_4_CTRL_0r 3696
#define TOP_PVTMON_4_CTRL_1r 3697
#define TOP_PVTMON_4_HW_RST_THRESHOLDr 3698
#define TOP_PVTMON_4_INTR_THRESHOLDr 3699
#define TOP_PVTMON_4_RESULT_0r 3700
#define TOP_PVTMON_4_RESULT_1r 3701
#define TOP_PVTMON_5_CTRL_0r 3702
#define TOP_PVTMON_5_CTRL_1r 3703
#define TOP_PVTMON_5_HW_RST_THRESHOLDr 3704
#define TOP_PVTMON_5_INTR_THRESHOLDr 3705
#define TOP_PVTMON_5_RESULT_0r 3706
#define TOP_PVTMON_5_RESULT_1r 3707
#define TOP_PVTMON_6_CTRL_0r 3708
#define TOP_PVTMON_6_CTRL_1r 3709
#define TOP_PVTMON_6_HW_RST_THRESHOLDr 3710
#define TOP_PVTMON_6_INTR_THRESHOLDr 3711
#define TOP_PVTMON_6_RESULT_0r 3712
#define TOP_PVTMON_6_RESULT_1r 3713
#define TOP_PVTMON_7_CTRL_0r 3714
#define TOP_PVTMON_7_CTRL_1r 3715
#define TOP_PVTMON_7_HW_RST_THRESHOLDr 3716
#define TOP_PVTMON_7_INTR_THRESHOLDr 3717
#define TOP_PVTMON_7_RESULT_0r 3718
#define TOP_PVTMON_7_RESULT_1r 3719
#define TOP_PVTMON_8_CTRL_0r 3720
#define TOP_PVTMON_8_CTRL_1r 3721
#define TOP_PVTMON_8_HW_RST_THRESHOLDr 3722
#define TOP_PVTMON_8_INTR_THRESHOLDr 3723
#define TOP_PVTMON_8_RESULT_0r 3724
#define TOP_PVTMON_8_RESULT_1r 3725
#define TOP_PVTMON_9_CTRL_0r 3726
#define TOP_PVTMON_9_CTRL_1r 3727
#define TOP_PVTMON_9_HW_RST_THRESHOLDr 3728
#define TOP_PVTMON_9_INTR_THRESHOLDr 3729
#define TOP_PVTMON_9_RESULT_0r 3730
#define TOP_PVTMON_9_RESULT_1r 3731
#define TOP_PVTMON_CTRL_0r 3732
#define TOP_PVTMON_CTRL_1r 3733
#define TOP_PVTMON_HW_RST_STATUSr 3734
#define TOP_PVTMON_HW_RST_THRESHOLDr 3735
#define TOP_PVTMON_INTR_MASK_0r 3736
#define TOP_PVTMON_INTR_STATUS_0r 3737
#define TOP_PVTMON_INTR_THRESHOLDr 3738
#define TOP_PVTMON_RESULT_0r 3739
#define TOP_PVTMON_RESULT_1r 3740
#define TOP_RESCAL_0_CONTROLr 3741
#define TOP_RESCAL_0_STATUS_0r 3742
#define TOP_RESCAL_0_STATUS_1r 3743
#define TOP_RESCAL_1_CONTROLr 3744
#define TOP_RESCAL_1_STATUS_0r 3745
#define TOP_RESCAL_1_STATUS_1r 3746
#define TOP_RESCAL_2_CONTROLr 3747
#define TOP_RESCAL_2_STATUS_0r 3748
#define TOP_RESCAL_2_STATUS_1r 3749
#define TOP_RESCAL_3_CONTROLr 3750
#define TOP_RESCAL_3_STATUS_0r 3751
#define TOP_RESCAL_3_STATUS_1r 3752
#define TOP_RESCAL_4_CONTROLr 3753
#define TOP_RESCAL_4_STATUS_0r 3754
#define TOP_RESCAL_4_STATUS_1r 3755
#define TOP_RING_OSC_CTRLr 3756
#define TOP_SEQ_RST_0r 3757
#define TOP_SEQ_RST_1r 3758
#define TOP_SEQ_RST_2r 3759
#define TOP_SOFT_RESET_REGr 3760
#define TOP_SOFT_RESET_REG_2r 3761
#define TOP_SOFT_RESET_REG_3r 3762
#define TOP_SOFT_RESET_REG_4r 3763
#define TOP_SWITCH_FEATURE_ENABLEr 3764
#define TOP_SYNCE_CTRLr 3765
#define TOP_TAP_CONTROLr 3766
#define TOP_TLB_CONTROLr 3767
#define TOP_TLB_CONTROL_1r 3768
#define TOP_TLB_CONTROL_2r 3769
#define TOP_TLB_CONTROL_3r 3770
#define TOP_TLB_CONTROL_STATUSr 3771
#define TOP_TMON_CHANNELS_CTRL_0r 3772
#define TOP_TMON_CHANNELS_CTRL_1r 3773
#define TOP_TSC_DISABLE_STATUSr 3774
#define TOP_TSC_DISABLE_STATUS_0r 3775
#define TOP_TSC_DISABLE_STATUS_1r 3776
#define TOP_TSC_ENABLE_0r 3777
#define TOP_TSC_ENABLE_1r 3778
#define TOP_TSC_ENABLE_2r 3779
#define TOP_TS_PLL_CTRL_0r 3780
#define TOP_TS_PLL_CTRL_1r 3781
#define TOP_TS_PLL_CTRL_2r 3782
#define TOP_TS_PLL_CTRL_3r 3783
#define TOP_TS_PLL_CTRL_4r 3784
#define TOP_TS_PLL_CTRL_5r 3785
#define TOP_TS_PLL_STATUSr 3786
#define TOP_UC_TAP_CONTROLr 3787
#define TOP_UC_TAP_READ_DATAr 3788
#define TOP_UC_TAP_WRITE_DATAr 3789
#define TOP_UPI_CTRL_0r 3790
#define TOP_UPI_CTRL_1r 3791
#define TOP_UPI_STATUS_0r 3792
#define TOP_UPI_STATUS_10r 3793
#define TOP_UPI_STATUS_11r 3794
#define TOP_UPI_STATUS_12r 3795
#define TOP_UPI_STATUS_13r 3796
#define TOP_UPI_STATUS_14r 3797
#define TOP_UPI_STATUS_15r 3798
#define TOP_UPI_STATUS_16r 3799
#define TOP_UPI_STATUS_17r 3800
#define TOP_UPI_STATUS_18r 3801
#define TOP_UPI_STATUS_19r 3802
#define TOP_UPI_STATUS_1r 3803
#define TOP_UPI_STATUS_20r 3804
#define TOP_UPI_STATUS_21r 3805
#define TOP_UPI_STATUS_22r 3806
#define TOP_UPI_STATUS_23r 3807
#define TOP_UPI_STATUS_24r 3808
#define TOP_UPI_STATUS_25r 3809
#define TOP_UPI_STATUS_26r 3810
#define TOP_UPI_STATUS_27r 3811
#define TOP_UPI_STATUS_2r 3812
#define TOP_UPI_STATUS_3r 3813
#define TOP_UPI_STATUS_4r 3814
#define TOP_UPI_STATUS_5r 3815
#define TOP_UPI_STATUS_6r 3816
#define TOP_UPI_STATUS_7r 3817
#define TOP_UPI_STATUS_8r 3818
#define TOP_UPI_STATUS_9r 3819
#define TOS_FNm 3820
#define TPCE_64r 3821
#define TRUNK_BITMAPm 3822
#define TRUNK_GROUP_FLEX_CTR_CONTROLr 3823
#define TRUNK_RAND_LB_SEED_INST0r 3824
#define TRUNK_RAND_LB_SEED_INST1r 3825
#define TTL_FNm 3826
#define TX_LKUP_1588_MEMm 3827
#define TX_TWOSTEP_1588_TSm 3828
#define UDF_CAM_BIST_CONFIG_1_64r 3829
#define UDF_CAM_BIST_CONFIG_64r 3830
#define UDF_CAM_BIST_STATUSr 3831
#define UDF_CAM_CONTROLr 3832
#define UDF_CONDITIONAL_CHECK_TABLE_CAMm 3833
#define UDF_CONDITIONAL_CHECK_TABLE_RAMm 3834
#define UDF_CONDITIONAL_CHECK_TABLE_RAM_1m 3835
#define UFT_SHARED_BANKS_CONTROLm 3836
#define UM_TABLEm 3837
#define UNICAST_DROP_CONFIGr 3838
#define UNKNOWN_MCAST_BLOCK_MASKm 3839
#define UNKNOWN_UCAST_BLOCK_MASKm 3840
#define VFI_2m 3841
#define VFI_CTRLr 3842
#define VFI_MEMBERSHIP_PROFILE_TABm 3843
#define VFI_PROFILE_2m 3844
#define VFI_PROFILE_TABm 3845
#define VFI_TABm 3846
#define VFP_CAM_BIST_CONFIG_1_64r 3847
#define VFP_CAM_BIST_CONFIG_64r 3848
#define VFP_CAM_BIST_STATUSr 3849
#define VFP_CAM_CONTROLr 3850
#define VFP_HASH_FIELD_BMAP_TABLE_Am 3851
#define VFP_HASH_FIELD_BMAP_TABLE_Bm 3852
#define VFP_KEY_CONTROL_1r 3853
#define VFP_KEY_CONTROL_2r 3854
#define VFP_POLICY_TABLEm 3855
#define VFP_POLICY_TABLE_RAM_CONTROLr 3856
#define VFP_SLICE_CONTROLr 3857
#define VFP_SLICE_MAPr 3858
#define VFP_TCAMm 3859
#define VFP_TMr 3860
#define VRF_MASKr 3861
#define VXLAN_CONTROLr 3862
#define VXLAN_DEFAULT_NETWORK_SVPr 3863
#define XLMAC_CLEAR_ECC_STATUSr 3864
#define XLMAC_CLEAR_FIFO_STATUSr 3865
#define XLMAC_CLEAR_RX_LSS_STATUSr 3866
#define XLMAC_CTRLr 3867
#define XLMAC_E2ECC_DATA_HDR_0r 3868
#define XLMAC_E2ECC_DATA_HDR_1r 3869
#define XLMAC_E2ECC_MODULE_HDR_0r 3870
#define XLMAC_E2ECC_MODULE_HDR_1r 3871
#define XLMAC_E2EFC_DATA_HDR_0r 3872
#define XLMAC_E2EFC_DATA_HDR_1r 3873
#define XLMAC_E2EFC_MODULE_HDR_0r 3874
#define XLMAC_E2EFC_MODULE_HDR_1r 3875
#define XLMAC_E2E_CTRLr 3876
#define XLMAC_ECC_CTRLr 3877
#define XLMAC_ECC_FORCE_DOUBLE_BIT_ERRr 3878
#define XLMAC_ECC_FORCE_SINGLE_BIT_ERRr 3879
#define XLMAC_EEE_1_SEC_LINK_STATUS_TIMERr 3880
#define XLMAC_EEE_CTRLr 3881
#define XLMAC_EEE_TIMERSr 3882
#define XLMAC_FIFO_STATUSr 3883
#define XLMAC_GMII_EEE_CTRLr 3884
#define XLMAC_HIGIG_HDR_0r 3885
#define XLMAC_HIGIG_HDR_1r 3886
#define XLMAC_INTR_ENABLEr 3887
#define XLMAC_INTR_STATUSr 3888
#define XLMAC_LAG_FAILOVER_STATUSr 3889
#define XLMAC_LLFC_CTRLr 3890
#define XLMAC_MEM_CTRLr 3891
#define XLMAC_MODEr 3892
#define XLMAC_PAUSE_CTRLr 3893
#define XLMAC_PFC_CTRLr 3894
#define XLMAC_PFC_DAr 3895
#define XLMAC_PFC_OPCODEr 3896
#define XLMAC_PFC_TYPEr 3897
#define XLMAC_RX_CDC_ECC_STATUSr 3898
#define XLMAC_RX_CTRLr 3899
#define XLMAC_RX_LLFC_MSG_FIELDSr 3900
#define XLMAC_RX_LSS_CTRLr 3901
#define XLMAC_RX_LSS_STATUSr 3902
#define XLMAC_RX_MAC_SAr 3903
#define XLMAC_RX_MAX_SIZEr 3904
#define XLMAC_RX_VLAN_TAGr 3905
#define XLMAC_SPARE0r 3906
#define XLMAC_SPARE1r 3907
#define XLMAC_TIMESTAMP_ADJUSTr 3908
#define XLMAC_TIMESTAMP_BYTE_ADJUSTr 3909
#define XLMAC_TXFIFO_CELL_CNTr 3910
#define XLMAC_TXFIFO_CELL_REQ_CNTr 3911
#define XLMAC_TX_CDC_ECC_STATUSr 3912
#define XLMAC_TX_CRC_CORRUPT_CTRLr 3913
#define XLMAC_TX_CTRLr 3914
#define XLMAC_TX_LLFC_MSG_FIELDSr 3915
#define XLMAC_TX_MAC_SAr 3916
#define XLMAC_TX_TIMESTAMP_FIFO_DATAr 3917
#define XLMAC_TX_TIMESTAMP_FIFO_STATUSr 3918
#define XLMAC_VERSION_IDr 3919
#define XLMIB_R1023r 3920
#define XLMIB_R127r 3921
#define XLMIB_R1518r 3922
#define XLMIB_R16383r 3923
#define XLMIB_R2047r 3924
#define XLMIB_R255r 3925
#define XLMIB_R4095r 3926
#define XLMIB_R511r 3927
#define XLMIB_R64r 3928
#define XLMIB_R9216r 3929
#define XLMIB_RALNr 3930
#define XLMIB_RBCAr 3931
#define XLMIB_RBYTr 3932
#define XLMIB_RDVLNr 3933
#define XLMIB_RERPKTr 3934
#define XLMIB_RFCRr 3935
#define XLMIB_RFCSr 3936
#define XLMIB_RFLRr 3937
#define XLMIB_RFRGr 3938
#define XLMIB_RJBRr 3939
#define XLMIB_RMCAr 3940
#define XLMIB_RMCRCr 3941
#define XLMIB_RMGVr 3942
#define XLMIB_RMTUEr 3943
#define XLMIB_ROVRr 3944
#define XLMIB_RPFC0r 3945
#define XLMIB_RPFC1r 3946
#define XLMIB_RPFC2r 3947
#define XLMIB_RPFC3r 3948
#define XLMIB_RPFC4r 3949
#define XLMIB_RPFC5r 3950
#define XLMIB_RPFC6r 3951
#define XLMIB_RPFC7r 3952
#define XLMIB_RPFCOFF0r 3953
#define XLMIB_RPFCOFF1r 3954
#define XLMIB_RPFCOFF2r 3955
#define XLMIB_RPFCOFF3r 3956
#define XLMIB_RPFCOFF4r 3957
#define XLMIB_RPFCOFF5r 3958
#define XLMIB_RPFCOFF6r 3959
#define XLMIB_RPFCOFF7r 3960
#define XLMIB_RPKTr 3961
#define XLMIB_RPOKr 3962
#define XLMIB_RPRMr 3963
#define XLMIB_RPROG0r 3964
#define XLMIB_RPROG1r 3965
#define XLMIB_RPROG2r 3966
#define XLMIB_RPROG3r 3967
#define XLMIB_RRBYTr 3968
#define XLMIB_RRPKTr 3969
#define XLMIB_RSCHCRCr 3970
#define XLMIB_RTRFUr 3971
#define XLMIB_RUCAr 3972
#define XLMIB_RUNDr 3973
#define XLMIB_RVLNr 3974
#define XLMIB_RXCFr 3975
#define XLMIB_RXPFr 3976
#define XLMIB_RXPPr 3977
#define XLMIB_RXUDAr 3978
#define XLMIB_RXUOr 3979
#define XLMIB_RXWSAr 3980
#define XLMIB_RX_EEE_LPI_DURATION_COUNTERr 3981
#define XLMIB_RX_EEE_LPI_EVENT_COUNTERr 3982
#define XLMIB_RX_HCFC_COUNTERr 3983
#define XLMIB_RX_HCFC_CRC_COUNTERr 3984
#define XLMIB_RX_LLFC_CRC_COUNTERr 3985
#define XLMIB_RX_LLFC_LOG_COUNTERr 3986
#define XLMIB_RX_LLFC_PHY_COUNTERr 3987
#define XLMIB_T1023r 3988
#define XLMIB_T127r 3989
#define XLMIB_T1518r 3990
#define XLMIB_T16383r 3991
#define XLMIB_T2047r 3992
#define XLMIB_T255r 3993
#define XLMIB_T4095r 3994
#define XLMIB_T511r 3995
#define XLMIB_T64r 3996
#define XLMIB_T9216r 3997
#define XLMIB_TBCAr 3998
#define XLMIB_TBYTr 3999
#define XLMIB_TDFRr 4000
#define XLMIB_TDVLNr 4001
#define XLMIB_TEDFr 4002
#define XLMIB_TERRr 4003
#define XLMIB_TFCSr 4004
#define XLMIB_TFRGr 4005
#define XLMIB_TJBRr 4006
#define XLMIB_TLCLr 4007
#define XLMIB_TMCAr 4008
#define XLMIB_TMCLr 4009
#define XLMIB_TMGVr 4010
#define XLMIB_TNCLr 4011
#define XLMIB_TOVRr 4012
#define XLMIB_TPFC0r 4013
#define XLMIB_TPFC1r 4014
#define XLMIB_TPFC2r 4015
#define XLMIB_TPFC3r 4016
#define XLMIB_TPFC4r 4017
#define XLMIB_TPFC5r 4018
#define XLMIB_TPFC6r 4019
#define XLMIB_TPFC7r 4020
#define XLMIB_TPFCOFF0r 4021
#define XLMIB_TPFCOFF1r 4022
#define XLMIB_TPFCOFF2r 4023
#define XLMIB_TPFCOFF3r 4024
#define XLMIB_TPFCOFF4r 4025
#define XLMIB_TPFCOFF5r 4026
#define XLMIB_TPFCOFF6r 4027
#define XLMIB_TPFCOFF7r 4028
#define XLMIB_TPKTr 4029
#define XLMIB_TPOKr 4030
#define XLMIB_TRPKTr 4031
#define XLMIB_TSCLr 4032
#define XLMIB_TSPARE0r 4033
#define XLMIB_TSPARE1r 4034
#define XLMIB_TSPARE2r 4035
#define XLMIB_TSPARE3r 4036
#define XLMIB_TUCAr 4037
#define XLMIB_TUFLr 4038
#define XLMIB_TVLNr 4039
#define XLMIB_TXCFr 4040
#define XLMIB_TXCLr 4041
#define XLMIB_TXPFr 4042
#define XLMIB_TXPPr 4043
#define XLMIB_TX_EEE_LPI_DURATION_COUNTERr 4044
#define XLMIB_TX_EEE_LPI_EVENT_COUNTERr 4045
#define XLMIB_TX_HCFC_COUNTERr 4046
#define XLMIB_TX_LLFC_LOG_COUNTERr 4047
#define XLMIB_XTHOLr 4048
#define XLPORT_CNTMAXSIZEr 4049
#define XLPORT_CONFIGr 4050
#define XLPORT_ECC_CONTROLr 4051
#define XLPORT_EEE_CLOCK_GATEr 4052
#define XLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr 4053
#define XLPORT_EEE_COUNTER_MODEr 4054
#define XLPORT_EEE_DURATION_TIMER_PULSEr 4055
#define XLPORT_ENABLE_REGr 4056
#define XLPORT_FAULT_LINK_STATUSr 4057
#define XLPORT_FLOW_CONTROL_CONFIGr 4058
#define XLPORT_FORCE_DOUBLE_BIT_ERRORr 4059
#define XLPORT_FORCE_SINGLE_BIT_ERRORr 4060
#define XLPORT_GENERAL_SPARE1_REGr 4061
#define XLPORT_GENERAL_SPARE2_REGr 4062
#define XLPORT_GENERAL_SPARE3_REGr 4063
#define XLPORT_INTR_ENABLEr 4064
#define XLPORT_INTR_STATUSr 4065
#define XLPORT_LAG_FAILOVER_CONFIGr 4066
#define XLPORT_LED_CHAIN_CONFIGr 4067
#define XLPORT_LINKSTATUS_DOWNr 4068
#define XLPORT_LINKSTATUS_DOWN_CLEARr 4069
#define XLPORT_MAC_CONTROLr 4070
#define XLPORT_MAC_RSV_MASKr 4071
#define XLPORT_MIB_PROG_RANGE_CNTR0_CONFIGr 4072
#define XLPORT_MIB_PROG_RANGE_CNTR1_CONFIGr 4073
#define XLPORT_MIB_PROG_RANGE_CNTR2_CONFIGr 4074
#define XLPORT_MIB_PROG_RANGE_CNTR3_CONFIGr 4075
#define XLPORT_MIB_RESETr 4076
#define XLPORT_MIB_RSC0_ECC_STATUSr 4077
#define XLPORT_MIB_RSC1_ECC_STATUSr 4078
#define XLPORT_MIB_RSC_ECC_STATUSr 4079
#define XLPORT_MIB_RSC_RAM_CONTROLr 4080
#define XLPORT_MIB_TSC0_ECC_STATUSr 4081
#define XLPORT_MIB_TSC1_ECC_STATUSr 4082
#define XLPORT_MIB_TSC_ECC_STATUSr 4083
#define XLPORT_MIB_TSC_RAM_CONTROLr 4084
#define XLPORT_MODE_REGr 4085
#define XLPORT_PMD_PLL_CTRL_CONFIGr 4086
#define XLPORT_PM_VERSION_IDr 4087
#define XLPORT_POWER_SAVEr 4088
#define XLPORT_SBUS_CONTROLr 4089
#define XLPORT_SGNDET_EARLYCRSr 4090
#define XLPORT_SOFT_RESETr 4091
#define XLPORT_SPARE0_REGr 4092
#define XLPORT_SW_FLOW_CONTROLr 4093
#define XLPORT_TSC_PLL_LOCK_STATUSr 4094
#define XLPORT_TS_TIMER_31_0_REGr 4095
#define XLPORT_TS_TIMER_47_32_REGr 4096
#define XLPORT_WC_UCMEM_CTRLr 4097
#define XLPORT_WC_UCMEM_DATAm 4098
#define XLPORT_XGXS0_CTRL_REGr 4099
#define XLPORT_XGXS0_LN0_STATUS0_REGr 4100
#define XLPORT_XGXS0_LN1_STATUS0_REGr 4101
#define XLPORT_XGXS0_LN2_STATUS0_REGr 4102
#define XLPORT_XGXS0_LN3_STATUS0_REGr 4103
#define XLPORT_XGXS0_STATUS0_REGr 4104
#define XLPORT_XGXS_COUNTER_MODEr 4105
#define ALPM1_DATA 4106
#define ALPM2_DATA 4107
#define ALPM_KEY_MUX_FORMAT 4108
#define ASSOC_DATA_FULL 4109
#define ASSOC_DATA_REDUCED 4110
#define CMIC_CMC0_CCMDMA_CH0_CFGr 4111
#define CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_HIr 4112
#define CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_LOr 4113
#define CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_HIr 4114
#define CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_LOr 4115
#define CMIC_CMC0_CCMDMA_CH0_ECC_CONTROLr 4116
#define CMIC_CMC0_CCMDMA_CH0_ECC_STATUSr 4117
#define CMIC_CMC0_CCMDMA_CH0_ECC_STATUS_CLRr 4118
#define CMIC_CMC0_CCMDMA_CH0_ENTRY_COUNTr 4119
#define CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_HIr 4120
#define CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_LOr 4121
#define CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_HIr 4122
#define CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_LOr 4123
#define CMIC_CMC0_CCMDMA_CH0_STATr 4124
#define CMIC_CMC0_CCMDMA_CH0_TM_CONTROLr 4125
#define CMIC_CMC0_CCMDMA_CH1_CFGr 4126
#define CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_HIr 4127
#define CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_LOr 4128
#define CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_HIr 4129
#define CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_LOr 4130
#define CMIC_CMC0_CCMDMA_CH1_ECC_CONTROLr 4131
#define CMIC_CMC0_CCMDMA_CH1_ECC_STATUSr 4132
#define CMIC_CMC0_CCMDMA_CH1_ECC_STATUS_CLRr 4133
#define CMIC_CMC0_CCMDMA_CH1_ENTRY_COUNTr 4134
#define CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_HIr 4135
#define CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_LOr 4136
#define CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_HIr 4137
#define CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_LOr 4138
#define CMIC_CMC0_CCMDMA_CH1_STATr 4139
#define CMIC_CMC0_CCMDMA_CH1_TM_CONTROLr 4140
#define CMIC_CMC0_CCMDMA_CH2_CFGr 4141
#define CMIC_CMC0_CCMDMA_CH2_CUR_HOST0_ADDR_HIr 4142
#define CMIC_CMC0_CCMDMA_CH2_CUR_HOST0_ADDR_LOr 4143
#define CMIC_CMC0_CCMDMA_CH2_CUR_HOST1_ADDR_HIr 4144
#define CMIC_CMC0_CCMDMA_CH2_CUR_HOST1_ADDR_LOr 4145
#define CMIC_CMC0_CCMDMA_CH2_ECC_CONTROLr 4146
#define CMIC_CMC0_CCMDMA_CH2_ECC_STATUSr 4147
#define CMIC_CMC0_CCMDMA_CH2_ECC_STATUS_CLRr 4148
#define CMIC_CMC0_CCMDMA_CH2_ENTRY_COUNTr 4149
#define CMIC_CMC0_CCMDMA_CH2_HOST0_MEM_START_ADDR_HIr 4150
#define CMIC_CMC0_CCMDMA_CH2_HOST0_MEM_START_ADDR_LOr 4151
#define CMIC_CMC0_CCMDMA_CH2_HOST1_MEM_START_ADDR_HIr 4152
#define CMIC_CMC0_CCMDMA_CH2_HOST1_MEM_START_ADDR_LOr 4153
#define CMIC_CMC0_CCMDMA_CH2_STATr 4154
#define CMIC_CMC0_CCMDMA_CH2_TM_CONTROLr 4155
#define CMIC_CMC0_CCMDMA_CH3_CFGr 4156
#define CMIC_CMC0_CCMDMA_CH3_CUR_HOST0_ADDR_HIr 4157
#define CMIC_CMC0_CCMDMA_CH3_CUR_HOST0_ADDR_LOr 4158
#define CMIC_CMC0_CCMDMA_CH3_CUR_HOST1_ADDR_HIr 4159
#define CMIC_CMC0_CCMDMA_CH3_CUR_HOST1_ADDR_LOr 4160
#define CMIC_CMC0_CCMDMA_CH3_ECC_CONTROLr 4161
#define CMIC_CMC0_CCMDMA_CH3_ECC_STATUSr 4162
#define CMIC_CMC0_CCMDMA_CH3_ECC_STATUS_CLRr 4163
#define CMIC_CMC0_CCMDMA_CH3_ENTRY_COUNTr 4164
#define CMIC_CMC0_CCMDMA_CH3_HOST0_MEM_START_ADDR_HIr 4165
#define CMIC_CMC0_CCMDMA_CH3_HOST0_MEM_START_ADDR_LOr 4166
#define CMIC_CMC0_CCMDMA_CH3_HOST1_MEM_START_ADDR_HIr 4167
#define CMIC_CMC0_CCMDMA_CH3_HOST1_MEM_START_ADDR_LOr 4168
#define CMIC_CMC0_CCMDMA_CH3_STATr 4169
#define CMIC_CMC0_CCMDMA_CH3_TM_CONTROLr 4170
#define CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_0r 4171
#define CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_1r 4172
#define CMIC_CMC0_PKTDMA_CH0_CTRLr 4173
#define CMIC_CMC0_PKTDMA_CH0_CURR_DESC_HIr 4174
#define CMIC_CMC0_PKTDMA_CH0_CURR_DESC_LOr 4175
#define CMIC_CMC0_PKTDMA_CH0_DEBUG_CONTROLr 4176
#define CMIC_CMC0_PKTDMA_CH0_DEBUG_SM_STATUSr 4177
#define CMIC_CMC0_PKTDMA_CH0_DEBUG_STATUSr 4178
#define CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_HIr 4179
#define CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_LOr 4180
#define CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_REQr 4181
#define CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_RXr 4182
#define CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_STATUS_WRr 4183
#define CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_HIr 4184
#define CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_LOr 4185
#define CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_CONTROLr 4186
#define CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_STATUSr 4187
#define CMIC_CMC0_PKTDMA_CH0_DESC_MEM_TM_CONTROLr 4188
#define CMIC_CMC0_PKTDMA_CH0_INTR_COALr 4189
#define CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKTr 4190
#define CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKT_DROPr 4191
#define CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_TXPKTr 4192
#define CMIC_CMC0_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIGr 4193
#define CMIC_CMC0_PKTDMA_CH0_STATr 4194
#define CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_0r 4195
#define CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_1r 4196
#define CMIC_CMC0_PKTDMA_CH1_CTRLr 4197
#define CMIC_CMC0_PKTDMA_CH1_CURR_DESC_HIr 4198
#define CMIC_CMC0_PKTDMA_CH1_CURR_DESC_LOr 4199
#define CMIC_CMC0_PKTDMA_CH1_DEBUG_CONTROLr 4200
#define CMIC_CMC0_PKTDMA_CH1_DEBUG_SM_STATUSr 4201
#define CMIC_CMC0_PKTDMA_CH1_DEBUG_STATUSr 4202
#define CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_HIr 4203
#define CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_LOr 4204
#define CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_REQr 4205
#define CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_RXr 4206
#define CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_STATUS_WRr 4207
#define CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_HIr 4208
#define CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_LOr 4209
#define CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_CONTROLr 4210
#define CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_STATUSr 4211
#define CMIC_CMC0_PKTDMA_CH1_DESC_MEM_TM_CONTROLr 4212
#define CMIC_CMC0_PKTDMA_CH1_INTR_COALr 4213
#define CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKTr 4214
#define CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKT_DROPr 4215
#define CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_TXPKTr 4216
#define CMIC_CMC0_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIGr 4217
#define CMIC_CMC0_PKTDMA_CH1_STATr 4218
#define CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_0r 4219
#define CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_1r 4220
#define CMIC_CMC0_PKTDMA_CH2_CTRLr 4221
#define CMIC_CMC0_PKTDMA_CH2_CURR_DESC_HIr 4222
#define CMIC_CMC0_PKTDMA_CH2_CURR_DESC_LOr 4223
#define CMIC_CMC0_PKTDMA_CH2_DEBUG_CONTROLr 4224
#define CMIC_CMC0_PKTDMA_CH2_DEBUG_SM_STATUSr 4225
#define CMIC_CMC0_PKTDMA_CH2_DEBUG_STATUSr 4226
#define CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_HIr 4227
#define CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_LOr 4228
#define CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_REQr 4229
#define CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_RXr 4230
#define CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_STATUS_WRr 4231
#define CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_HIr 4232
#define CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_LOr 4233
#define CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_CONTROLr 4234
#define CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_STATUSr 4235
#define CMIC_CMC0_PKTDMA_CH2_DESC_MEM_TM_CONTROLr 4236
#define CMIC_CMC0_PKTDMA_CH2_INTR_COALr 4237
#define CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKTr 4238
#define CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKT_DROPr 4239
#define CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_TXPKTr 4240
#define CMIC_CMC0_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIGr 4241
#define CMIC_CMC0_PKTDMA_CH2_STATr 4242
#define CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_0r 4243
#define CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_1r 4244
#define CMIC_CMC0_PKTDMA_CH3_CTRLr 4245
#define CMIC_CMC0_PKTDMA_CH3_CURR_DESC_HIr 4246
#define CMIC_CMC0_PKTDMA_CH3_CURR_DESC_LOr 4247
#define CMIC_CMC0_PKTDMA_CH3_DEBUG_CONTROLr 4248
#define CMIC_CMC0_PKTDMA_CH3_DEBUG_SM_STATUSr 4249
#define CMIC_CMC0_PKTDMA_CH3_DEBUG_STATUSr 4250
#define CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_HIr 4251
#define CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_LOr 4252
#define CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_REQr 4253
#define CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_RXr 4254
#define CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_STATUS_WRr 4255
#define CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_HIr 4256
#define CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_LOr 4257
#define CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_CONTROLr 4258
#define CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_STATUSr 4259
#define CMIC_CMC0_PKTDMA_CH3_DESC_MEM_TM_CONTROLr 4260
#define CMIC_CMC0_PKTDMA_CH3_INTR_COALr 4261
#define CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKTr 4262
#define CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKT_DROPr 4263
#define CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_TXPKTr 4264
#define CMIC_CMC0_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIGr 4265
#define CMIC_CMC0_PKTDMA_CH3_STATr 4266
#define CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_0r 4267
#define CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_1r 4268
#define CMIC_CMC0_PKTDMA_CH4_CTRLr 4269
#define CMIC_CMC0_PKTDMA_CH4_CURR_DESC_HIr 4270
#define CMIC_CMC0_PKTDMA_CH4_CURR_DESC_LOr 4271
#define CMIC_CMC0_PKTDMA_CH4_DEBUG_CONTROLr 4272
#define CMIC_CMC0_PKTDMA_CH4_DEBUG_SM_STATUSr 4273
#define CMIC_CMC0_PKTDMA_CH4_DEBUG_STATUSr 4274
#define CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_HIr 4275
#define CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_LOr 4276
#define CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_REQr 4277
#define CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_RXr 4278
#define CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_STATUS_WRr 4279
#define CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_HIr 4280
#define CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_LOr 4281
#define CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_CONTROLr 4282
#define CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_STATUSr 4283
#define CMIC_CMC0_PKTDMA_CH4_DESC_MEM_TM_CONTROLr 4284
#define CMIC_CMC0_PKTDMA_CH4_INTR_COALr 4285
#define CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKTr 4286
#define CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKT_DROPr 4287
#define CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_TXPKTr 4288
#define CMIC_CMC0_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIGr 4289
#define CMIC_CMC0_PKTDMA_CH4_STATr 4290
#define CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_0r 4291
#define CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_1r 4292
#define CMIC_CMC0_PKTDMA_CH5_CTRLr 4293
#define CMIC_CMC0_PKTDMA_CH5_CURR_DESC_HIr 4294
#define CMIC_CMC0_PKTDMA_CH5_CURR_DESC_LOr 4295
#define CMIC_CMC0_PKTDMA_CH5_DEBUG_CONTROLr 4296
#define CMIC_CMC0_PKTDMA_CH5_DEBUG_SM_STATUSr 4297
#define CMIC_CMC0_PKTDMA_CH5_DEBUG_STATUSr 4298
#define CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_HIr 4299
#define CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_LOr 4300
#define CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_REQr 4301
#define CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_RXr 4302
#define CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_STATUS_WRr 4303
#define CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_HIr 4304
#define CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_LOr 4305
#define CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_CONTROLr 4306
#define CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_STATUSr 4307
#define CMIC_CMC0_PKTDMA_CH5_DESC_MEM_TM_CONTROLr 4308
#define CMIC_CMC0_PKTDMA_CH5_INTR_COALr 4309
#define CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKTr 4310
#define CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKT_DROPr 4311
#define CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_TXPKTr 4312
#define CMIC_CMC0_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIGr 4313
#define CMIC_CMC0_PKTDMA_CH5_STATr 4314
#define CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_0r 4315
#define CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_1r 4316
#define CMIC_CMC0_PKTDMA_CH6_CTRLr 4317
#define CMIC_CMC0_PKTDMA_CH6_CURR_DESC_HIr 4318
#define CMIC_CMC0_PKTDMA_CH6_CURR_DESC_LOr 4319
#define CMIC_CMC0_PKTDMA_CH6_DEBUG_CONTROLr 4320
#define CMIC_CMC0_PKTDMA_CH6_DEBUG_SM_STATUSr 4321
#define CMIC_CMC0_PKTDMA_CH6_DEBUG_STATUSr 4322
#define CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_HIr 4323
#define CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_LOr 4324
#define CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_REQr 4325
#define CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_RXr 4326
#define CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_STATUS_WRr 4327
#define CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_HIr 4328
#define CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_LOr 4329
#define CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_CONTROLr 4330
#define CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_STATUSr 4331
#define CMIC_CMC0_PKTDMA_CH6_DESC_MEM_TM_CONTROLr 4332
#define CMIC_CMC0_PKTDMA_CH6_INTR_COALr 4333
#define CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKTr 4334
#define CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKT_DROPr 4335
#define CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_TXPKTr 4336
#define CMIC_CMC0_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIGr 4337
#define CMIC_CMC0_PKTDMA_CH6_STATr 4338
#define CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_0r 4339
#define CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_1r 4340
#define CMIC_CMC0_PKTDMA_CH7_CTRLr 4341
#define CMIC_CMC0_PKTDMA_CH7_CURR_DESC_HIr 4342
#define CMIC_CMC0_PKTDMA_CH7_CURR_DESC_LOr 4343
#define CMIC_CMC0_PKTDMA_CH7_DEBUG_CONTROLr 4344
#define CMIC_CMC0_PKTDMA_CH7_DEBUG_SM_STATUSr 4345
#define CMIC_CMC0_PKTDMA_CH7_DEBUG_STATUSr 4346
#define CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_HIr 4347
#define CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_LOr 4348
#define CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_REQr 4349
#define CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_RXr 4350
#define CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_STATUS_WRr 4351
#define CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_HIr 4352
#define CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_LOr 4353
#define CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_CONTROLr 4354
#define CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_STATUSr 4355
#define CMIC_CMC0_PKTDMA_CH7_DESC_MEM_TM_CONTROLr 4356
#define CMIC_CMC0_PKTDMA_CH7_INTR_COALr 4357
#define CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKTr 4358
#define CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKT_DROPr 4359
#define CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_TXPKTr 4360
#define CMIC_CMC0_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIGr 4361
#define CMIC_CMC0_PKTDMA_CH7_STATr 4362
#define CMIC_CMC0_SBUSDMA_CH0_CONTROLr 4363
#define CMIC_CMC0_SBUSDMA_CH0_COUNTr 4364
#define CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_HIr 4365
#define CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_LOr 4366
#define CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HIr 4367
#define CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LOr 4368
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr 4369
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 4370
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 4371
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr 4372
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr 4373
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 4374
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSr 4375
#define CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_HIr 4376
#define CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_LOr 4377
#define CMIC_CMC0_SBUSDMA_CH0_ECC_CONTROLr 4378
#define CMIC_CMC0_SBUSDMA_CH0_ECC_STATUSr 4379
#define CMIC_CMC0_SBUSDMA_CH0_ECC_STATUS_CLRr 4380
#define CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HIr 4381
#define CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LOr 4382
#define CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr 4383
#define CMIC_CMC0_SBUSDMA_CH0_OPCODEr 4384
#define CMIC_CMC0_SBUSDMA_CH0_REQUESTr 4385
#define CMIC_CMC0_SBUSDMA_CH0_REQUEST_1r 4386
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr 4387
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr 4388
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HIr 4389
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LOr 4390
#define CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSr 4391
#define CMIC_CMC0_SBUSDMA_CH0_STATUSr 4392
#define CMIC_CMC0_SBUSDMA_CH0_TIMERr 4393
#define CMIC_CMC0_SBUSDMA_CH0_TM_CONTROLr 4394
#define CMIC_CMC0_SBUSDMA_CH1_CONTROLr 4395
#define CMIC_CMC0_SBUSDMA_CH1_COUNTr 4396
#define CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_HIr 4397
#define CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_LOr 4398
#define CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HIr 4399
#define CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LOr 4400
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr 4401
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 4402
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 4403
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr 4404
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr 4405
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 4406
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSr 4407
#define CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_HIr 4408
#define CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_LOr 4409
#define CMIC_CMC0_SBUSDMA_CH1_ECC_CONTROLr 4410
#define CMIC_CMC0_SBUSDMA_CH1_ECC_STATUSr 4411
#define CMIC_CMC0_SBUSDMA_CH1_ECC_STATUS_CLRr 4412
#define CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HIr 4413
#define CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LOr 4414
#define CMIC_CMC0_SBUSDMA_CH1_ITER_COUNTr 4415
#define CMIC_CMC0_SBUSDMA_CH1_OPCODEr 4416
#define CMIC_CMC0_SBUSDMA_CH1_REQUESTr 4417
#define CMIC_CMC0_SBUSDMA_CH1_REQUEST_1r 4418
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGr 4419
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr 4420
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HIr 4421
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LOr 4422
#define CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSr 4423
#define CMIC_CMC0_SBUSDMA_CH1_STATUSr 4424
#define CMIC_CMC0_SBUSDMA_CH1_TIMERr 4425
#define CMIC_CMC0_SBUSDMA_CH1_TM_CONTROLr 4426
#define CMIC_CMC0_SBUSDMA_CH2_CONTROLr 4427
#define CMIC_CMC0_SBUSDMA_CH2_COUNTr 4428
#define CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_HIr 4429
#define CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_LOr 4430
#define CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HIr 4431
#define CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LOr 4432
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr 4433
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 4434
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 4435
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr 4436
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr 4437
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 4438
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSr 4439
#define CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_HIr 4440
#define CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_LOr 4441
#define CMIC_CMC0_SBUSDMA_CH2_ECC_CONTROLr 4442
#define CMIC_CMC0_SBUSDMA_CH2_ECC_STATUSr 4443
#define CMIC_CMC0_SBUSDMA_CH2_ECC_STATUS_CLRr 4444
#define CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HIr 4445
#define CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LOr 4446
#define CMIC_CMC0_SBUSDMA_CH2_ITER_COUNTr 4447
#define CMIC_CMC0_SBUSDMA_CH2_OPCODEr 4448
#define CMIC_CMC0_SBUSDMA_CH2_REQUESTr 4449
#define CMIC_CMC0_SBUSDMA_CH2_REQUEST_1r 4450
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGr 4451
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr 4452
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HIr 4453
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LOr 4454
#define CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSr 4455
#define CMIC_CMC0_SBUSDMA_CH2_STATUSr 4456
#define CMIC_CMC0_SBUSDMA_CH2_TIMERr 4457
#define CMIC_CMC0_SBUSDMA_CH2_TM_CONTROLr 4458
#define CMIC_CMC0_SBUSDMA_CH3_CONTROLr 4459
#define CMIC_CMC0_SBUSDMA_CH3_COUNTr 4460
#define CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_HIr 4461
#define CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_LOr 4462
#define CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HIr 4463
#define CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LOr 4464
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNTr 4465
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 4466
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 4467
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODEr 4468
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUESTr 4469
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 4470
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUS_ADDRESSr 4471
#define CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_HIr 4472
#define CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_LOr 4473
#define CMIC_CMC0_SBUSDMA_CH3_ECC_CONTROLr 4474
#define CMIC_CMC0_SBUSDMA_CH3_ECC_STATUSr 4475
#define CMIC_CMC0_SBUSDMA_CH3_ECC_STATUS_CLRr 4476
#define CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HIr 4477
#define CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LOr 4478
#define CMIC_CMC0_SBUSDMA_CH3_ITER_COUNTr 4479
#define CMIC_CMC0_SBUSDMA_CH3_OPCODEr 4480
#define CMIC_CMC0_SBUSDMA_CH3_REQUESTr 4481
#define CMIC_CMC0_SBUSDMA_CH3_REQUEST_1r 4482
#define CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUGr 4483
#define CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUG_CLRr 4484
#define CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HIr 4485
#define CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LOr 4486
#define CMIC_CMC0_SBUSDMA_CH3_SBUS_START_ADDRESSr 4487
#define CMIC_CMC0_SBUSDMA_CH3_STATUSr 4488
#define CMIC_CMC0_SBUSDMA_CH3_TIMERr 4489
#define CMIC_CMC0_SBUSDMA_CH3_TM_CONTROLr 4490
#define CMIC_CMC0_SBUSDMA_CH4_CONTROLr 4491
#define CMIC_CMC0_SBUSDMA_CH4_COUNTr 4492
#define CMIC_CMC0_SBUSDMA_CH4_CUR_DESC_ADDRESS_HIr 4493
#define CMIC_CMC0_SBUSDMA_CH4_CUR_DESC_ADDRESS_LOr 4494
#define CMIC_CMC0_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_HIr 4495
#define CMIC_CMC0_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_LOr 4496
#define CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_COUNTr 4497
#define CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 4498
#define CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 4499
#define CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_OPCODEr 4500
#define CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_REQUESTr 4501
#define CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 4502
#define CMIC_CMC0_SBUSDMA_CH4_CUR_SBUS_ADDRESSr 4503
#define CMIC_CMC0_SBUSDMA_CH4_DESC_START_ADDRESS_HIr 4504
#define CMIC_CMC0_SBUSDMA_CH4_DESC_START_ADDRESS_LOr 4505
#define CMIC_CMC0_SBUSDMA_CH4_ECC_CONTROLr 4506
#define CMIC_CMC0_SBUSDMA_CH4_ECC_STATUSr 4507
#define CMIC_CMC0_SBUSDMA_CH4_ECC_STATUS_CLRr 4508
#define CMIC_CMC0_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_HIr 4509
#define CMIC_CMC0_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_LOr 4510
#define CMIC_CMC0_SBUSDMA_CH4_ITER_COUNTr 4511
#define CMIC_CMC0_SBUSDMA_CH4_OPCODEr 4512
#define CMIC_CMC0_SBUSDMA_CH4_REQUESTr 4513
#define CMIC_CMC0_SBUSDMA_CH4_REQUEST_1r 4514
#define CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_DEBUGr 4515
#define CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_DEBUG_CLRr 4516
#define CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_HIr 4517
#define CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_LOr 4518
#define CMIC_CMC0_SBUSDMA_CH4_SBUS_START_ADDRESSr 4519
#define CMIC_CMC0_SBUSDMA_CH4_STATUSr 4520
#define CMIC_CMC0_SBUSDMA_CH4_TIMERr 4521
#define CMIC_CMC0_SBUSDMA_CH4_TM_CONTROLr 4522
#define CMIC_CMC0_SBUSDMA_CH5_CONTROLr 4523
#define CMIC_CMC0_SBUSDMA_CH5_COUNTr 4524
#define CMIC_CMC0_SBUSDMA_CH5_CUR_DESC_ADDRESS_HIr 4525
#define CMIC_CMC0_SBUSDMA_CH5_CUR_DESC_ADDRESS_LOr 4526
#define CMIC_CMC0_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_HIr 4527
#define CMIC_CMC0_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_LOr 4528
#define CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_COUNTr 4529
#define CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 4530
#define CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 4531
#define CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_OPCODEr 4532
#define CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_REQUESTr 4533
#define CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 4534
#define CMIC_CMC0_SBUSDMA_CH5_CUR_SBUS_ADDRESSr 4535
#define CMIC_CMC0_SBUSDMA_CH5_DESC_START_ADDRESS_HIr 4536
#define CMIC_CMC0_SBUSDMA_CH5_DESC_START_ADDRESS_LOr 4537
#define CMIC_CMC0_SBUSDMA_CH5_ECC_CONTROLr 4538
#define CMIC_CMC0_SBUSDMA_CH5_ECC_STATUSr 4539
#define CMIC_CMC0_SBUSDMA_CH5_ECC_STATUS_CLRr 4540
#define CMIC_CMC0_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_HIr 4541
#define CMIC_CMC0_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_LOr 4542
#define CMIC_CMC0_SBUSDMA_CH5_ITER_COUNTr 4543
#define CMIC_CMC0_SBUSDMA_CH5_OPCODEr 4544
#define CMIC_CMC0_SBUSDMA_CH5_REQUESTr 4545
#define CMIC_CMC0_SBUSDMA_CH5_REQUEST_1r 4546
#define CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_DEBUGr 4547
#define CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_DEBUG_CLRr 4548
#define CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_HIr 4549
#define CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_LOr 4550
#define CMIC_CMC0_SBUSDMA_CH5_SBUS_START_ADDRESSr 4551
#define CMIC_CMC0_SBUSDMA_CH5_STATUSr 4552
#define CMIC_CMC0_SBUSDMA_CH5_TIMERr 4553
#define CMIC_CMC0_SBUSDMA_CH5_TM_CONTROLr 4554
#define CMIC_CMC0_SBUSDMA_CH6_CONTROLr 4555
#define CMIC_CMC0_SBUSDMA_CH6_COUNTr 4556
#define CMIC_CMC0_SBUSDMA_CH6_CUR_DESC_ADDRESS_HIr 4557
#define CMIC_CMC0_SBUSDMA_CH6_CUR_DESC_ADDRESS_LOr 4558
#define CMIC_CMC0_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_HIr 4559
#define CMIC_CMC0_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_LOr 4560
#define CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_COUNTr 4561
#define CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 4562
#define CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 4563
#define CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_OPCODEr 4564
#define CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_REQUESTr 4565
#define CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 4566
#define CMIC_CMC0_SBUSDMA_CH6_CUR_SBUS_ADDRESSr 4567
#define CMIC_CMC0_SBUSDMA_CH6_DESC_START_ADDRESS_HIr 4568
#define CMIC_CMC0_SBUSDMA_CH6_DESC_START_ADDRESS_LOr 4569
#define CMIC_CMC0_SBUSDMA_CH6_ECC_CONTROLr 4570
#define CMIC_CMC0_SBUSDMA_CH6_ECC_STATUSr 4571
#define CMIC_CMC0_SBUSDMA_CH6_ECC_STATUS_CLRr 4572
#define CMIC_CMC0_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_HIr 4573
#define CMIC_CMC0_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_LOr 4574
#define CMIC_CMC0_SBUSDMA_CH6_ITER_COUNTr 4575
#define CMIC_CMC0_SBUSDMA_CH6_OPCODEr 4576
#define CMIC_CMC0_SBUSDMA_CH6_REQUESTr 4577
#define CMIC_CMC0_SBUSDMA_CH6_REQUEST_1r 4578
#define CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_DEBUGr 4579
#define CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_DEBUG_CLRr 4580
#define CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_HIr 4581
#define CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_LOr 4582
#define CMIC_CMC0_SBUSDMA_CH6_SBUS_START_ADDRESSr 4583
#define CMIC_CMC0_SBUSDMA_CH6_STATUSr 4584
#define CMIC_CMC0_SBUSDMA_CH6_TIMERr 4585
#define CMIC_CMC0_SBUSDMA_CH6_TM_CONTROLr 4586
#define CMIC_CMC0_SBUSDMA_CH7_CONTROLr 4587
#define CMIC_CMC0_SBUSDMA_CH7_COUNTr 4588
#define CMIC_CMC0_SBUSDMA_CH7_CUR_DESC_ADDRESS_HIr 4589
#define CMIC_CMC0_SBUSDMA_CH7_CUR_DESC_ADDRESS_LOr 4590
#define CMIC_CMC0_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_HIr 4591
#define CMIC_CMC0_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_LOr 4592
#define CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_COUNTr 4593
#define CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 4594
#define CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 4595
#define CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_OPCODEr 4596
#define CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_REQUESTr 4597
#define CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 4598
#define CMIC_CMC0_SBUSDMA_CH7_CUR_SBUS_ADDRESSr 4599
#define CMIC_CMC0_SBUSDMA_CH7_DESC_START_ADDRESS_HIr 4600
#define CMIC_CMC0_SBUSDMA_CH7_DESC_START_ADDRESS_LOr 4601
#define CMIC_CMC0_SBUSDMA_CH7_ECC_CONTROLr 4602
#define CMIC_CMC0_SBUSDMA_CH7_ECC_STATUSr 4603
#define CMIC_CMC0_SBUSDMA_CH7_ECC_STATUS_CLRr 4604
#define CMIC_CMC0_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_HIr 4605
#define CMIC_CMC0_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_LOr 4606
#define CMIC_CMC0_SBUSDMA_CH7_ITER_COUNTr 4607
#define CMIC_CMC0_SBUSDMA_CH7_OPCODEr 4608
#define CMIC_CMC0_SBUSDMA_CH7_REQUESTr 4609
#define CMIC_CMC0_SBUSDMA_CH7_REQUEST_1r 4610
#define CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_DEBUGr 4611
#define CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_DEBUG_CLRr 4612
#define CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_HIr 4613
#define CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_LOr 4614
#define CMIC_CMC0_SBUSDMA_CH7_SBUS_START_ADDRESSr 4615
#define CMIC_CMC0_SBUSDMA_CH7_STATUSr 4616
#define CMIC_CMC0_SBUSDMA_CH7_TIMERr 4617
#define CMIC_CMC0_SBUSDMA_CH7_TM_CONTROLr 4618
#define CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUSr 4619
#define CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr 4620
#define CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUSr 4621
#define CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr 4622
#define CMIC_CMC0_SHARED_AXI_AR_COUNT_SPLIT_TXr 4623
#define CMIC_CMC0_SHARED_AXI_AR_COUNT_TXr 4624
#define CMIC_CMC0_SHARED_AXI_PER_ID_STATr 4625
#define CMIC_CMC0_SHARED_AXI_STATr 4626
#define CMIC_CMC0_SHARED_CCMDMA_READ_ARB_CTRLr 4627
#define CMIC_CMC0_SHARED_CCMDMA_READ_AXI_MAP_CTRLr 4628
#define CMIC_CMC0_SHARED_CCMDMA_WRITE_ARB_CTRLr 4629
#define CMIC_CMC0_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLr 4630
#define CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_CONTROLr 4631
#define CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_STATUSr 4632
#define CMIC_CMC0_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESr 4633
#define CMIC_CMC0_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr 4634
#define CMIC_CMC0_SHARED_COMPLETION_BUF_TM_CONTROLr 4635
#define CMIC_CMC0_SHARED_CONFIGr 4636
#define CMIC_CMC0_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITr 4637
#define CMIC_CMC0_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr 4638
#define CMIC_CMC0_SHARED_IRQ_STAT0r 4639
#define CMIC_CMC0_SHARED_IRQ_STAT1r 4640
#define CMIC_CMC0_SHARED_IRQ_STAT_CLR0r 4641
#define CMIC_CMC0_SHARED_PACKET_DMA_READ_ARB_CTRLr 4642
#define CMIC_CMC0_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLr 4643
#define CMIC_CMC0_SHARED_PACKET_DMA_WRITE_ARB_CTRLr 4644
#define CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0r 4645
#define CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1r 4646
#define CMIC_CMC0_SHARED_PKT_COUNT_RXPKTr 4647
#define CMIC_CMC0_SHARED_PKT_COUNT_RXPKT_ERRr 4648
#define CMIC_CMC0_SHARED_PKT_COUNT_TXPKTr 4649
#define CMIC_CMC0_SHARED_PKT_COUNT_TXPKT_ERRr 4650
#define CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK0r 4651
#define CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK1r 4652
#define CMIC_CMC0_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr 4653
#define CMIC_CMC0_SHARED_RXBUF_CONFIGr 4654
#define CMIC_CMC0_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr 4655
#define CMIC_CMC0_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr 4656
#define CMIC_CMC0_SHARED_RXBUF_ECC_CONTROLr 4657
#define CMIC_CMC0_SHARED_RXBUF_ECC_STATUSr 4658
#define CMIC_CMC0_SHARED_RXBUF_ECC_STATUS_CLRr 4659
#define CMIC_CMC0_SHARED_RXBUF_THRESHOLD_CONFIGr 4660
#define CMIC_CMC0_SHARED_RXBUF_TM_CONTROLr 4661
#define CMIC_CMC0_SHARED_SBUS_DMA_READ_ARB_CTRLr 4662
#define CMIC_CMC0_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLr 4663
#define CMIC_CMC0_SHARED_SBUS_DMA_WRITE_ARB_CTRLr 4664
#define CMIC_CMC0_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLr 4665
#define CMIC_CMC0_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr 4666
#define CMIC_CMC0_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr 4667
#define CMIC_CMC0_SHARED_TXBUF_DEBUGr 4668
#define CMIC_CMC0_SHARED_TXBUF_ECC_CONTROLr 4669
#define CMIC_CMC0_SHARED_TXBUF_ECC_STATUSr 4670
#define CMIC_CMC0_SHARED_TXBUF_ECC_STATUS_CLRr 4671
#define CMIC_CMC0_SHARED_TXBUF_MAX_BUF_LIMITSr 4672
#define CMIC_CMC0_SHARED_TXBUF_MIN_BUF_LIMITSr 4673
#define CMIC_CMC0_SHARED_TXBUF_RD_THRESHOLD_CONFIGr 4674
#define CMIC_CMC0_SHARED_TXBUF_RD_WRR_ARB_CTRLr 4675
#define CMIC_CMC0_SHARED_TXBUF_SLICE0_PKT_CNTr 4676
#define CMIC_CMC0_SHARED_TXBUF_SLICE1_PKT_CNTr 4677
#define CMIC_CMC0_SHARED_TXBUF_SLICE2_PKT_CNTr 4678
#define CMIC_CMC0_SHARED_TXBUF_SLICE3_PKT_CNTr 4679
#define CMIC_CMC0_SHARED_TXBUF_TM_CONTROLr 4680
#define CMIC_CMC1_CCMDMA_CH0_CFGr 4681
#define CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_HIr 4682
#define CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_LOr 4683
#define CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_HIr 4684
#define CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_LOr 4685
#define CMIC_CMC1_CCMDMA_CH0_ECC_CONTROLr 4686
#define CMIC_CMC1_CCMDMA_CH0_ECC_STATUSr 4687
#define CMIC_CMC1_CCMDMA_CH0_ECC_STATUS_CLRr 4688
#define CMIC_CMC1_CCMDMA_CH0_ENTRY_COUNTr 4689
#define CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_HIr 4690
#define CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_LOr 4691
#define CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_HIr 4692
#define CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_LOr 4693
#define CMIC_CMC1_CCMDMA_CH0_STATr 4694
#define CMIC_CMC1_CCMDMA_CH0_TM_CONTROLr 4695
#define CMIC_CMC1_CCMDMA_CH1_CFGr 4696
#define CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_HIr 4697
#define CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_LOr 4698
#define CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_HIr 4699
#define CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_LOr 4700
#define CMIC_CMC1_CCMDMA_CH1_ECC_CONTROLr 4701
#define CMIC_CMC1_CCMDMA_CH1_ECC_STATUSr 4702
#define CMIC_CMC1_CCMDMA_CH1_ECC_STATUS_CLRr 4703
#define CMIC_CMC1_CCMDMA_CH1_ENTRY_COUNTr 4704
#define CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_HIr 4705
#define CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_LOr 4706
#define CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_HIr 4707
#define CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_LOr 4708
#define CMIC_CMC1_CCMDMA_CH1_STATr 4709
#define CMIC_CMC1_CCMDMA_CH1_TM_CONTROLr 4710
#define CMIC_CMC1_CCMDMA_CH2_CFGr 4711
#define CMIC_CMC1_CCMDMA_CH2_CUR_HOST0_ADDR_HIr 4712
#define CMIC_CMC1_CCMDMA_CH2_CUR_HOST0_ADDR_LOr 4713
#define CMIC_CMC1_CCMDMA_CH2_CUR_HOST1_ADDR_HIr 4714
#define CMIC_CMC1_CCMDMA_CH2_CUR_HOST1_ADDR_LOr 4715
#define CMIC_CMC1_CCMDMA_CH2_ECC_CONTROLr 4716
#define CMIC_CMC1_CCMDMA_CH2_ECC_STATUSr 4717
#define CMIC_CMC1_CCMDMA_CH2_ECC_STATUS_CLRr 4718
#define CMIC_CMC1_CCMDMA_CH2_ENTRY_COUNTr 4719
#define CMIC_CMC1_CCMDMA_CH2_HOST0_MEM_START_ADDR_HIr 4720
#define CMIC_CMC1_CCMDMA_CH2_HOST0_MEM_START_ADDR_LOr 4721
#define CMIC_CMC1_CCMDMA_CH2_HOST1_MEM_START_ADDR_HIr 4722
#define CMIC_CMC1_CCMDMA_CH2_HOST1_MEM_START_ADDR_LOr 4723
#define CMIC_CMC1_CCMDMA_CH2_STATr 4724
#define CMIC_CMC1_CCMDMA_CH2_TM_CONTROLr 4725
#define CMIC_CMC1_CCMDMA_CH3_CFGr 4726
#define CMIC_CMC1_CCMDMA_CH3_CUR_HOST0_ADDR_HIr 4727
#define CMIC_CMC1_CCMDMA_CH3_CUR_HOST0_ADDR_LOr 4728
#define CMIC_CMC1_CCMDMA_CH3_CUR_HOST1_ADDR_HIr 4729
#define CMIC_CMC1_CCMDMA_CH3_CUR_HOST1_ADDR_LOr 4730
#define CMIC_CMC1_CCMDMA_CH3_ECC_CONTROLr 4731
#define CMIC_CMC1_CCMDMA_CH3_ECC_STATUSr 4732
#define CMIC_CMC1_CCMDMA_CH3_ECC_STATUS_CLRr 4733
#define CMIC_CMC1_CCMDMA_CH3_ENTRY_COUNTr 4734
#define CMIC_CMC1_CCMDMA_CH3_HOST0_MEM_START_ADDR_HIr 4735
#define CMIC_CMC1_CCMDMA_CH3_HOST0_MEM_START_ADDR_LOr 4736
#define CMIC_CMC1_CCMDMA_CH3_HOST1_MEM_START_ADDR_HIr 4737
#define CMIC_CMC1_CCMDMA_CH3_HOST1_MEM_START_ADDR_LOr 4738
#define CMIC_CMC1_CCMDMA_CH3_STATr 4739
#define CMIC_CMC1_CCMDMA_CH3_TM_CONTROLr 4740
#define CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_0r 4741
#define CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_1r 4742
#define CMIC_CMC1_PKTDMA_CH0_CTRLr 4743
#define CMIC_CMC1_PKTDMA_CH0_CURR_DESC_HIr 4744
#define CMIC_CMC1_PKTDMA_CH0_CURR_DESC_LOr 4745
#define CMIC_CMC1_PKTDMA_CH0_DEBUG_CONTROLr 4746
#define CMIC_CMC1_PKTDMA_CH0_DEBUG_SM_STATUSr 4747
#define CMIC_CMC1_PKTDMA_CH0_DEBUG_STATUSr 4748
#define CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_HIr 4749
#define CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_LOr 4750
#define CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_REQr 4751
#define CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_RXr 4752
#define CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_STATUS_WRr 4753
#define CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_HIr 4754
#define CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_LOr 4755
#define CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_CONTROLr 4756
#define CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_STATUSr 4757
#define CMIC_CMC1_PKTDMA_CH0_DESC_MEM_TM_CONTROLr 4758
#define CMIC_CMC1_PKTDMA_CH0_INTR_COALr 4759
#define CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKTr 4760
#define CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKT_DROPr 4761
#define CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_TXPKTr 4762
#define CMIC_CMC1_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIGr 4763
#define CMIC_CMC1_PKTDMA_CH0_STATr 4764
#define CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_0r 4765
#define CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_1r 4766
#define CMIC_CMC1_PKTDMA_CH1_CTRLr 4767
#define CMIC_CMC1_PKTDMA_CH1_CURR_DESC_HIr 4768
#define CMIC_CMC1_PKTDMA_CH1_CURR_DESC_LOr 4769
#define CMIC_CMC1_PKTDMA_CH1_DEBUG_CONTROLr 4770
#define CMIC_CMC1_PKTDMA_CH1_DEBUG_SM_STATUSr 4771
#define CMIC_CMC1_PKTDMA_CH1_DEBUG_STATUSr 4772
#define CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_HIr 4773
#define CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_LOr 4774
#define CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_REQr 4775
#define CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_RXr 4776
#define CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_STATUS_WRr 4777
#define CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_HIr 4778
#define CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_LOr 4779
#define CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_CONTROLr 4780
#define CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_STATUSr 4781
#define CMIC_CMC1_PKTDMA_CH1_DESC_MEM_TM_CONTROLr 4782
#define CMIC_CMC1_PKTDMA_CH1_INTR_COALr 4783
#define CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKTr 4784
#define CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKT_DROPr 4785
#define CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_TXPKTr 4786
#define CMIC_CMC1_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIGr 4787
#define CMIC_CMC1_PKTDMA_CH1_STATr 4788
#define CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_0r 4789
#define CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_1r 4790
#define CMIC_CMC1_PKTDMA_CH2_CTRLr 4791
#define CMIC_CMC1_PKTDMA_CH2_CURR_DESC_HIr 4792
#define CMIC_CMC1_PKTDMA_CH2_CURR_DESC_LOr 4793
#define CMIC_CMC1_PKTDMA_CH2_DEBUG_CONTROLr 4794
#define CMIC_CMC1_PKTDMA_CH2_DEBUG_SM_STATUSr 4795
#define CMIC_CMC1_PKTDMA_CH2_DEBUG_STATUSr 4796
#define CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_HIr 4797
#define CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_LOr 4798
#define CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_REQr 4799
#define CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_RXr 4800
#define CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_STATUS_WRr 4801
#define CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_HIr 4802
#define CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_LOr 4803
#define CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_CONTROLr 4804
#define CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_STATUSr 4805
#define CMIC_CMC1_PKTDMA_CH2_DESC_MEM_TM_CONTROLr 4806
#define CMIC_CMC1_PKTDMA_CH2_INTR_COALr 4807
#define CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKTr 4808
#define CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKT_DROPr 4809
#define CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_TXPKTr 4810
#define CMIC_CMC1_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIGr 4811
#define CMIC_CMC1_PKTDMA_CH2_STATr 4812
#define CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_0r 4813
#define CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_1r 4814
#define CMIC_CMC1_PKTDMA_CH3_CTRLr 4815
#define CMIC_CMC1_PKTDMA_CH3_CURR_DESC_HIr 4816
#define CMIC_CMC1_PKTDMA_CH3_CURR_DESC_LOr 4817
#define CMIC_CMC1_PKTDMA_CH3_DEBUG_CONTROLr 4818
#define CMIC_CMC1_PKTDMA_CH3_DEBUG_SM_STATUSr 4819
#define CMIC_CMC1_PKTDMA_CH3_DEBUG_STATUSr 4820
#define CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_HIr 4821
#define CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_LOr 4822
#define CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_REQr 4823
#define CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_RXr 4824
#define CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_STATUS_WRr 4825
#define CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_HIr 4826
#define CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_LOr 4827
#define CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_CONTROLr 4828
#define CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_STATUSr 4829
#define CMIC_CMC1_PKTDMA_CH3_DESC_MEM_TM_CONTROLr 4830
#define CMIC_CMC1_PKTDMA_CH3_INTR_COALr 4831
#define CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKTr 4832
#define CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKT_DROPr 4833
#define CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_TXPKTr 4834
#define CMIC_CMC1_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIGr 4835
#define CMIC_CMC1_PKTDMA_CH3_STATr 4836
#define CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_0r 4837
#define CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_1r 4838
#define CMIC_CMC1_PKTDMA_CH4_CTRLr 4839
#define CMIC_CMC1_PKTDMA_CH4_CURR_DESC_HIr 4840
#define CMIC_CMC1_PKTDMA_CH4_CURR_DESC_LOr 4841
#define CMIC_CMC1_PKTDMA_CH4_DEBUG_CONTROLr 4842
#define CMIC_CMC1_PKTDMA_CH4_DEBUG_SM_STATUSr 4843
#define CMIC_CMC1_PKTDMA_CH4_DEBUG_STATUSr 4844
#define CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_HIr 4845
#define CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_LOr 4846
#define CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_REQr 4847
#define CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_RXr 4848
#define CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_STATUS_WRr 4849
#define CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_HIr 4850
#define CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_LOr 4851
#define CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_CONTROLr 4852
#define CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_STATUSr 4853
#define CMIC_CMC1_PKTDMA_CH4_DESC_MEM_TM_CONTROLr 4854
#define CMIC_CMC1_PKTDMA_CH4_INTR_COALr 4855
#define CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKTr 4856
#define CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKT_DROPr 4857
#define CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_TXPKTr 4858
#define CMIC_CMC1_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIGr 4859
#define CMIC_CMC1_PKTDMA_CH4_STATr 4860
#define CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_0r 4861
#define CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_1r 4862
#define CMIC_CMC1_PKTDMA_CH5_CTRLr 4863
#define CMIC_CMC1_PKTDMA_CH5_CURR_DESC_HIr 4864
#define CMIC_CMC1_PKTDMA_CH5_CURR_DESC_LOr 4865
#define CMIC_CMC1_PKTDMA_CH5_DEBUG_CONTROLr 4866
#define CMIC_CMC1_PKTDMA_CH5_DEBUG_SM_STATUSr 4867
#define CMIC_CMC1_PKTDMA_CH5_DEBUG_STATUSr 4868
#define CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_HIr 4869
#define CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_LOr 4870
#define CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_REQr 4871
#define CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_RXr 4872
#define CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_STATUS_WRr 4873
#define CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_HIr 4874
#define CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_LOr 4875
#define CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_CONTROLr 4876
#define CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_STATUSr 4877
#define CMIC_CMC1_PKTDMA_CH5_DESC_MEM_TM_CONTROLr 4878
#define CMIC_CMC1_PKTDMA_CH5_INTR_COALr 4879
#define CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKTr 4880
#define CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKT_DROPr 4881
#define CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_TXPKTr 4882
#define CMIC_CMC1_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIGr 4883
#define CMIC_CMC1_PKTDMA_CH5_STATr 4884
#define CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_0r 4885
#define CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_1r 4886
#define CMIC_CMC1_PKTDMA_CH6_CTRLr 4887
#define CMIC_CMC1_PKTDMA_CH6_CURR_DESC_HIr 4888
#define CMIC_CMC1_PKTDMA_CH6_CURR_DESC_LOr 4889
#define CMIC_CMC1_PKTDMA_CH6_DEBUG_CONTROLr 4890
#define CMIC_CMC1_PKTDMA_CH6_DEBUG_SM_STATUSr 4891
#define CMIC_CMC1_PKTDMA_CH6_DEBUG_STATUSr 4892
#define CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_HIr 4893
#define CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_LOr 4894
#define CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_REQr 4895
#define CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_RXr 4896
#define CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_STATUS_WRr 4897
#define CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_HIr 4898
#define CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_LOr 4899
#define CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_CONTROLr 4900
#define CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_STATUSr 4901
#define CMIC_CMC1_PKTDMA_CH6_DESC_MEM_TM_CONTROLr 4902
#define CMIC_CMC1_PKTDMA_CH6_INTR_COALr 4903
#define CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKTr 4904
#define CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKT_DROPr 4905
#define CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_TXPKTr 4906
#define CMIC_CMC1_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIGr 4907
#define CMIC_CMC1_PKTDMA_CH6_STATr 4908
#define CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_0r 4909
#define CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_1r 4910
#define CMIC_CMC1_PKTDMA_CH7_CTRLr 4911
#define CMIC_CMC1_PKTDMA_CH7_CURR_DESC_HIr 4912
#define CMIC_CMC1_PKTDMA_CH7_CURR_DESC_LOr 4913
#define CMIC_CMC1_PKTDMA_CH7_DEBUG_CONTROLr 4914
#define CMIC_CMC1_PKTDMA_CH7_DEBUG_SM_STATUSr 4915
#define CMIC_CMC1_PKTDMA_CH7_DEBUG_STATUSr 4916
#define CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_HIr 4917
#define CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_LOr 4918
#define CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_REQr 4919
#define CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_RXr 4920
#define CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_STATUS_WRr 4921
#define CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_HIr 4922
#define CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_LOr 4923
#define CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_CONTROLr 4924
#define CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_STATUSr 4925
#define CMIC_CMC1_PKTDMA_CH7_DESC_MEM_TM_CONTROLr 4926
#define CMIC_CMC1_PKTDMA_CH7_INTR_COALr 4927
#define CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKTr 4928
#define CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKT_DROPr 4929
#define CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_TXPKTr 4930
#define CMIC_CMC1_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIGr 4931
#define CMIC_CMC1_PKTDMA_CH7_STATr 4932
#define CMIC_CMC1_SBUSDMA_CH0_CONTROLr 4933
#define CMIC_CMC1_SBUSDMA_CH0_COUNTr 4934
#define CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_HIr 4935
#define CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_LOr 4936
#define CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HIr 4937
#define CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LOr 4938
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr 4939
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 4940
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 4941
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr 4942
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr 4943
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 4944
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSr 4945
#define CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_HIr 4946
#define CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_LOr 4947
#define CMIC_CMC1_SBUSDMA_CH0_ECC_CONTROLr 4948
#define CMIC_CMC1_SBUSDMA_CH0_ECC_STATUSr 4949
#define CMIC_CMC1_SBUSDMA_CH0_ECC_STATUS_CLRr 4950
#define CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HIr 4951
#define CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LOr 4952
#define CMIC_CMC1_SBUSDMA_CH0_ITER_COUNTr 4953
#define CMIC_CMC1_SBUSDMA_CH0_OPCODEr 4954
#define CMIC_CMC1_SBUSDMA_CH0_REQUESTr 4955
#define CMIC_CMC1_SBUSDMA_CH0_REQUEST_1r 4956
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGr 4957
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr 4958
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HIr 4959
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LOr 4960
#define CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSr 4961
#define CMIC_CMC1_SBUSDMA_CH0_STATUSr 4962
#define CMIC_CMC1_SBUSDMA_CH0_TIMERr 4963
#define CMIC_CMC1_SBUSDMA_CH0_TM_CONTROLr 4964
#define CMIC_CMC1_SBUSDMA_CH1_CONTROLr 4965
#define CMIC_CMC1_SBUSDMA_CH1_COUNTr 4966
#define CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_HIr 4967
#define CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_LOr 4968
#define CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HIr 4969
#define CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LOr 4970
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr 4971
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 4972
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 4973
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr 4974
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr 4975
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 4976
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSr 4977
#define CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_HIr 4978
#define CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_LOr 4979
#define CMIC_CMC1_SBUSDMA_CH1_ECC_CONTROLr 4980
#define CMIC_CMC1_SBUSDMA_CH1_ECC_STATUSr 4981
#define CMIC_CMC1_SBUSDMA_CH1_ECC_STATUS_CLRr 4982
#define CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HIr 4983
#define CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LOr 4984
#define CMIC_CMC1_SBUSDMA_CH1_ITER_COUNTr 4985
#define CMIC_CMC1_SBUSDMA_CH1_OPCODEr 4986
#define CMIC_CMC1_SBUSDMA_CH1_REQUESTr 4987
#define CMIC_CMC1_SBUSDMA_CH1_REQUEST_1r 4988
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGr 4989
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr 4990
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HIr 4991
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LOr 4992
#define CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSr 4993
#define CMIC_CMC1_SBUSDMA_CH1_STATUSr 4994
#define CMIC_CMC1_SBUSDMA_CH1_TIMERr 4995
#define CMIC_CMC1_SBUSDMA_CH1_TM_CONTROLr 4996
#define CMIC_CMC1_SBUSDMA_CH2_CONTROLr 4997
#define CMIC_CMC1_SBUSDMA_CH2_COUNTr 4998
#define CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_HIr 4999
#define CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_LOr 5000
#define CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HIr 5001
#define CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LOr 5002
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr 5003
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 5004
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 5005
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr 5006
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr 5007
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 5008
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSr 5009
#define CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_HIr 5010
#define CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_LOr 5011
#define CMIC_CMC1_SBUSDMA_CH2_ECC_CONTROLr 5012
#define CMIC_CMC1_SBUSDMA_CH2_ECC_STATUSr 5013
#define CMIC_CMC1_SBUSDMA_CH2_ECC_STATUS_CLRr 5014
#define CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HIr 5015
#define CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LOr 5016
#define CMIC_CMC1_SBUSDMA_CH2_ITER_COUNTr 5017
#define CMIC_CMC1_SBUSDMA_CH2_OPCODEr 5018
#define CMIC_CMC1_SBUSDMA_CH2_REQUESTr 5019
#define CMIC_CMC1_SBUSDMA_CH2_REQUEST_1r 5020
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGr 5021
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr 5022
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HIr 5023
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LOr 5024
#define CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSr 5025
#define CMIC_CMC1_SBUSDMA_CH2_STATUSr 5026
#define CMIC_CMC1_SBUSDMA_CH2_TIMERr 5027
#define CMIC_CMC1_SBUSDMA_CH2_TM_CONTROLr 5028
#define CMIC_CMC1_SBUSDMA_CH3_CONTROLr 5029
#define CMIC_CMC1_SBUSDMA_CH3_COUNTr 5030
#define CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_HIr 5031
#define CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_LOr 5032
#define CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HIr 5033
#define CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LOr 5034
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNTr 5035
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 5036
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 5037
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODEr 5038
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUESTr 5039
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 5040
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUS_ADDRESSr 5041
#define CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_HIr 5042
#define CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_LOr 5043
#define CMIC_CMC1_SBUSDMA_CH3_ECC_CONTROLr 5044
#define CMIC_CMC1_SBUSDMA_CH3_ECC_STATUSr 5045
#define CMIC_CMC1_SBUSDMA_CH3_ECC_STATUS_CLRr 5046
#define CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HIr 5047
#define CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LOr 5048
#define CMIC_CMC1_SBUSDMA_CH3_ITER_COUNTr 5049
#define CMIC_CMC1_SBUSDMA_CH3_OPCODEr 5050
#define CMIC_CMC1_SBUSDMA_CH3_REQUESTr 5051
#define CMIC_CMC1_SBUSDMA_CH3_REQUEST_1r 5052
#define CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUGr 5053
#define CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUG_CLRr 5054
#define CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HIr 5055
#define CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LOr 5056
#define CMIC_CMC1_SBUSDMA_CH3_SBUS_START_ADDRESSr 5057
#define CMIC_CMC1_SBUSDMA_CH3_STATUSr 5058
#define CMIC_CMC1_SBUSDMA_CH3_TIMERr 5059
#define CMIC_CMC1_SBUSDMA_CH3_TM_CONTROLr 5060
#define CMIC_CMC1_SBUSDMA_CH4_CONTROLr 5061
#define CMIC_CMC1_SBUSDMA_CH4_COUNTr 5062
#define CMIC_CMC1_SBUSDMA_CH4_CUR_DESC_ADDRESS_HIr 5063
#define CMIC_CMC1_SBUSDMA_CH4_CUR_DESC_ADDRESS_LOr 5064
#define CMIC_CMC1_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_HIr 5065
#define CMIC_CMC1_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_LOr 5066
#define CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_COUNTr 5067
#define CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 5068
#define CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 5069
#define CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_OPCODEr 5070
#define CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_REQUESTr 5071
#define CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 5072
#define CMIC_CMC1_SBUSDMA_CH4_CUR_SBUS_ADDRESSr 5073
#define CMIC_CMC1_SBUSDMA_CH4_DESC_START_ADDRESS_HIr 5074
#define CMIC_CMC1_SBUSDMA_CH4_DESC_START_ADDRESS_LOr 5075
#define CMIC_CMC1_SBUSDMA_CH4_ECC_CONTROLr 5076
#define CMIC_CMC1_SBUSDMA_CH4_ECC_STATUSr 5077
#define CMIC_CMC1_SBUSDMA_CH4_ECC_STATUS_CLRr 5078
#define CMIC_CMC1_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_HIr 5079
#define CMIC_CMC1_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_LOr 5080
#define CMIC_CMC1_SBUSDMA_CH4_ITER_COUNTr 5081
#define CMIC_CMC1_SBUSDMA_CH4_OPCODEr 5082
#define CMIC_CMC1_SBUSDMA_CH4_REQUESTr 5083
#define CMIC_CMC1_SBUSDMA_CH4_REQUEST_1r 5084
#define CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_DEBUGr 5085
#define CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_DEBUG_CLRr 5086
#define CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_HIr 5087
#define CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_LOr 5088
#define CMIC_CMC1_SBUSDMA_CH4_SBUS_START_ADDRESSr 5089
#define CMIC_CMC1_SBUSDMA_CH4_STATUSr 5090
#define CMIC_CMC1_SBUSDMA_CH4_TIMERr 5091
#define CMIC_CMC1_SBUSDMA_CH4_TM_CONTROLr 5092
#define CMIC_CMC1_SBUSDMA_CH5_CONTROLr 5093
#define CMIC_CMC1_SBUSDMA_CH5_COUNTr 5094
#define CMIC_CMC1_SBUSDMA_CH5_CUR_DESC_ADDRESS_HIr 5095
#define CMIC_CMC1_SBUSDMA_CH5_CUR_DESC_ADDRESS_LOr 5096
#define CMIC_CMC1_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_HIr 5097
#define CMIC_CMC1_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_LOr 5098
#define CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_COUNTr 5099
#define CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 5100
#define CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 5101
#define CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_OPCODEr 5102
#define CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_REQUESTr 5103
#define CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 5104
#define CMIC_CMC1_SBUSDMA_CH5_CUR_SBUS_ADDRESSr 5105
#define CMIC_CMC1_SBUSDMA_CH5_DESC_START_ADDRESS_HIr 5106
#define CMIC_CMC1_SBUSDMA_CH5_DESC_START_ADDRESS_LOr 5107
#define CMIC_CMC1_SBUSDMA_CH5_ECC_CONTROLr 5108
#define CMIC_CMC1_SBUSDMA_CH5_ECC_STATUSr 5109
#define CMIC_CMC1_SBUSDMA_CH5_ECC_STATUS_CLRr 5110
#define CMIC_CMC1_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_HIr 5111
#define CMIC_CMC1_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_LOr 5112
#define CMIC_CMC1_SBUSDMA_CH5_ITER_COUNTr 5113
#define CMIC_CMC1_SBUSDMA_CH5_OPCODEr 5114
#define CMIC_CMC1_SBUSDMA_CH5_REQUESTr 5115
#define CMIC_CMC1_SBUSDMA_CH5_REQUEST_1r 5116
#define CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_DEBUGr 5117
#define CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_DEBUG_CLRr 5118
#define CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_HIr 5119
#define CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_LOr 5120
#define CMIC_CMC1_SBUSDMA_CH5_SBUS_START_ADDRESSr 5121
#define CMIC_CMC1_SBUSDMA_CH5_STATUSr 5122
#define CMIC_CMC1_SBUSDMA_CH5_TIMERr 5123
#define CMIC_CMC1_SBUSDMA_CH5_TM_CONTROLr 5124
#define CMIC_CMC1_SBUSDMA_CH6_CONTROLr 5125
#define CMIC_CMC1_SBUSDMA_CH6_COUNTr 5126
#define CMIC_CMC1_SBUSDMA_CH6_CUR_DESC_ADDRESS_HIr 5127
#define CMIC_CMC1_SBUSDMA_CH6_CUR_DESC_ADDRESS_LOr 5128
#define CMIC_CMC1_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_HIr 5129
#define CMIC_CMC1_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_LOr 5130
#define CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_COUNTr 5131
#define CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 5132
#define CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 5133
#define CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_OPCODEr 5134
#define CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_REQUESTr 5135
#define CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 5136
#define CMIC_CMC1_SBUSDMA_CH6_CUR_SBUS_ADDRESSr 5137
#define CMIC_CMC1_SBUSDMA_CH6_DESC_START_ADDRESS_HIr 5138
#define CMIC_CMC1_SBUSDMA_CH6_DESC_START_ADDRESS_LOr 5139
#define CMIC_CMC1_SBUSDMA_CH6_ECC_CONTROLr 5140
#define CMIC_CMC1_SBUSDMA_CH6_ECC_STATUSr 5141
#define CMIC_CMC1_SBUSDMA_CH6_ECC_STATUS_CLRr 5142
#define CMIC_CMC1_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_HIr 5143
#define CMIC_CMC1_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_LOr 5144
#define CMIC_CMC1_SBUSDMA_CH6_ITER_COUNTr 5145
#define CMIC_CMC1_SBUSDMA_CH6_OPCODEr 5146
#define CMIC_CMC1_SBUSDMA_CH6_REQUESTr 5147
#define CMIC_CMC1_SBUSDMA_CH6_REQUEST_1r 5148
#define CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_DEBUGr 5149
#define CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_DEBUG_CLRr 5150
#define CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_HIr 5151
#define CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_LOr 5152
#define CMIC_CMC1_SBUSDMA_CH6_SBUS_START_ADDRESSr 5153
#define CMIC_CMC1_SBUSDMA_CH6_STATUSr 5154
#define CMIC_CMC1_SBUSDMA_CH6_TIMERr 5155
#define CMIC_CMC1_SBUSDMA_CH6_TM_CONTROLr 5156
#define CMIC_CMC1_SBUSDMA_CH7_CONTROLr 5157
#define CMIC_CMC1_SBUSDMA_CH7_COUNTr 5158
#define CMIC_CMC1_SBUSDMA_CH7_CUR_DESC_ADDRESS_HIr 5159
#define CMIC_CMC1_SBUSDMA_CH7_CUR_DESC_ADDRESS_LOr 5160
#define CMIC_CMC1_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_HIr 5161
#define CMIC_CMC1_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_LOr 5162
#define CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_COUNTr 5163
#define CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 5164
#define CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 5165
#define CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_OPCODEr 5166
#define CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_REQUESTr 5167
#define CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 5168
#define CMIC_CMC1_SBUSDMA_CH7_CUR_SBUS_ADDRESSr 5169
#define CMIC_CMC1_SBUSDMA_CH7_DESC_START_ADDRESS_HIr 5170
#define CMIC_CMC1_SBUSDMA_CH7_DESC_START_ADDRESS_LOr 5171
#define CMIC_CMC1_SBUSDMA_CH7_ECC_CONTROLr 5172
#define CMIC_CMC1_SBUSDMA_CH7_ECC_STATUSr 5173
#define CMIC_CMC1_SBUSDMA_CH7_ECC_STATUS_CLRr 5174
#define CMIC_CMC1_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_HIr 5175
#define CMIC_CMC1_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_LOr 5176
#define CMIC_CMC1_SBUSDMA_CH7_ITER_COUNTr 5177
#define CMIC_CMC1_SBUSDMA_CH7_OPCODEr 5178
#define CMIC_CMC1_SBUSDMA_CH7_REQUESTr 5179
#define CMIC_CMC1_SBUSDMA_CH7_REQUEST_1r 5180
#define CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_DEBUGr 5181
#define CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_DEBUG_CLRr 5182
#define CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_HIr 5183
#define CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_LOr 5184
#define CMIC_CMC1_SBUSDMA_CH7_SBUS_START_ADDRESSr 5185
#define CMIC_CMC1_SBUSDMA_CH7_STATUSr 5186
#define CMIC_CMC1_SBUSDMA_CH7_TIMERr 5187
#define CMIC_CMC1_SBUSDMA_CH7_TM_CONTROLr 5188
#define CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUSr 5189
#define CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr 5190
#define CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUSr 5191
#define CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr 5192
#define CMIC_CMC1_SHARED_AXI_AR_COUNT_SPLIT_TXr 5193
#define CMIC_CMC1_SHARED_AXI_AR_COUNT_TXr 5194
#define CMIC_CMC1_SHARED_AXI_PER_ID_STATr 5195
#define CMIC_CMC1_SHARED_AXI_STATr 5196
#define CMIC_CMC1_SHARED_CCMDMA_READ_ARB_CTRLr 5197
#define CMIC_CMC1_SHARED_CCMDMA_READ_AXI_MAP_CTRLr 5198
#define CMIC_CMC1_SHARED_CCMDMA_WRITE_ARB_CTRLr 5199
#define CMIC_CMC1_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLr 5200
#define CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_CONTROLr 5201
#define CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_STATUSr 5202
#define CMIC_CMC1_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESr 5203
#define CMIC_CMC1_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr 5204
#define CMIC_CMC1_SHARED_COMPLETION_BUF_TM_CONTROLr 5205
#define CMIC_CMC1_SHARED_CONFIGr 5206
#define CMIC_CMC1_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITr 5207
#define CMIC_CMC1_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr 5208
#define CMIC_CMC1_SHARED_IRQ_STAT0r 5209
#define CMIC_CMC1_SHARED_IRQ_STAT1r 5210
#define CMIC_CMC1_SHARED_IRQ_STAT_CLR0r 5211
#define CMIC_CMC1_SHARED_PACKET_DMA_READ_ARB_CTRLr 5212
#define CMIC_CMC1_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLr 5213
#define CMIC_CMC1_SHARED_PACKET_DMA_WRITE_ARB_CTRLr 5214
#define CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0r 5215
#define CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1r 5216
#define CMIC_CMC1_SHARED_PKT_COUNT_RXPKTr 5217
#define CMIC_CMC1_SHARED_PKT_COUNT_RXPKT_ERRr 5218
#define CMIC_CMC1_SHARED_PKT_COUNT_TXPKTr 5219
#define CMIC_CMC1_SHARED_PKT_COUNT_TXPKT_ERRr 5220
#define CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK0r 5221
#define CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK1r 5222
#define CMIC_CMC1_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr 5223
#define CMIC_CMC1_SHARED_RXBUF_CONFIGr 5224
#define CMIC_CMC1_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr 5225
#define CMIC_CMC1_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr 5226
#define CMIC_CMC1_SHARED_RXBUF_ECC_CONTROLr 5227
#define CMIC_CMC1_SHARED_RXBUF_ECC_STATUSr 5228
#define CMIC_CMC1_SHARED_RXBUF_ECC_STATUS_CLRr 5229
#define CMIC_CMC1_SHARED_RXBUF_THRESHOLD_CONFIGr 5230
#define CMIC_CMC1_SHARED_RXBUF_TM_CONTROLr 5231
#define CMIC_CMC1_SHARED_SBUS_DMA_READ_ARB_CTRLr 5232
#define CMIC_CMC1_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLr 5233
#define CMIC_CMC1_SHARED_SBUS_DMA_WRITE_ARB_CTRLr 5234
#define CMIC_CMC1_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLr 5235
#define CMIC_CMC1_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr 5236
#define CMIC_CMC1_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr 5237
#define CMIC_CMC1_SHARED_TXBUF_DEBUGr 5238
#define CMIC_CMC1_SHARED_TXBUF_ECC_CONTROLr 5239
#define CMIC_CMC1_SHARED_TXBUF_ECC_STATUSr 5240
#define CMIC_CMC1_SHARED_TXBUF_ECC_STATUS_CLRr 5241
#define CMIC_CMC1_SHARED_TXBUF_MAX_BUF_LIMITSr 5242
#define CMIC_CMC1_SHARED_TXBUF_MIN_BUF_LIMITSr 5243
#define CMIC_CMC1_SHARED_TXBUF_RD_THRESHOLD_CONFIGr 5244
#define CMIC_CMC1_SHARED_TXBUF_RD_WRR_ARB_CTRLr 5245
#define CMIC_CMC1_SHARED_TXBUF_SLICE0_PKT_CNTr 5246
#define CMIC_CMC1_SHARED_TXBUF_SLICE1_PKT_CNTr 5247
#define CMIC_CMC1_SHARED_TXBUF_SLICE2_PKT_CNTr 5248
#define CMIC_CMC1_SHARED_TXBUF_SLICE3_PKT_CNTr 5249
#define CMIC_CMC1_SHARED_TXBUF_TM_CONTROLr 5250
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFGr 5251
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFG_1r 5252
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 5253
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 5254
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_HIr 5255
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_LOr 5256
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_CONTROLr 5257
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUSr 5258
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUS_CLRr 5259
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_HIr 5260
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_LOr 5261
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr 5262
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 5263
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 5264
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_OPCODEr 5265
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr 5266
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STATr 5267
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STAT_CLRr 5268
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_TM_CONTROLr 5269
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFGr 5270
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFG_1r 5271
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 5272
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 5273
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_HIr 5274
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_LOr 5275
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_CONTROLr 5276
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUSr 5277
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUS_CLRr 5278
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_HIr 5279
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_LOr 5280
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_THRESHOLDr 5281
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 5282
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 5283
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_OPCODEr 5284
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_SBUS_START_ADDRESSr 5285
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STATr 5286
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STAT_CLRr 5287
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_TM_CONTROLr 5288
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFGr 5289
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFG_1r 5290
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 5291
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 5292
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_HIr 5293
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_LOr 5294
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_CONTROLr 5295
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUSr 5296
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUS_CLRr 5297
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_HIr 5298
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_LOr 5299
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_THRESHOLDr 5300
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 5301
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 5302
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_OPCODEr 5303
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_SBUS_START_ADDRESSr 5304
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STATr 5305
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STAT_CLRr 5306
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_TM_CONTROLr 5307
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFGr 5308
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFG_1r 5309
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 5310
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 5311
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_HIr 5312
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_LOr 5313
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_CONTROLr 5314
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUSr 5315
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUS_CLRr 5316
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_HIr 5317
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_LOr 5318
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr 5319
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 5320
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 5321
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_OPCODEr 5322
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr 5323
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STATr 5324
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STAT_CLRr 5325
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_TM_CONTROLr 5326
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFGr 5327
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFG_1r 5328
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 5329
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 5330
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_HIr 5331
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_LOr 5332
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_CONTROLr 5333
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUSr 5334
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUS_CLRr 5335
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_HIr 5336
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_LOr 5337
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr 5338
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 5339
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 5340
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_OPCODEr 5341
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr 5342
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STATr 5343
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STAT_CLRr 5344
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_TM_CONTROLr 5345
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFGr 5346
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFG_1r 5347
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 5348
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 5349
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_HIr 5350
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_LOr 5351
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_CONTROLr 5352
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUSr 5353
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUS_CLRr 5354
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_HIr 5355
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_LOr 5356
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr 5357
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 5358
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 5359
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_OPCODEr 5360
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr 5361
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STATr 5362
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STAT_CLRr 5363
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_TM_CONTROLr 5364
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFGr 5365
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFG_1r 5366
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 5367
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 5368
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_HIr 5369
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_LOr 5370
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_CONTROLr 5371
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUSr 5372
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUS_CLRr 5373
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_HIr 5374
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_LOr 5375
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_THRESHOLDr 5376
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 5377
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 5378
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_OPCODEr 5379
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_SBUS_START_ADDRESSr 5380
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STATr 5381
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STAT_CLRr 5382
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_TM_CONTROLr 5383
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFGr 5384
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFG_1r 5385
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 5386
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 5387
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_HIr 5388
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_LOr 5389
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_CONTROLr 5390
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUSr 5391
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUS_CLRr 5392
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_HIr 5393
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_LOr 5394
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_THRESHOLDr 5395
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 5396
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 5397
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_OPCODEr 5398
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_SBUS_START_ADDRESSr 5399
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STATr 5400
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STAT_CLRr 5401
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_TM_CONTROLr 5402
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFGr 5403
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFG_1r 5404
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 5405
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 5406
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_HIr 5407
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_LOr 5408
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_CONTROLr 5409
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUSr 5410
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUS_CLRr 5411
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_HIr 5412
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_LOr 5413
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_THRESHOLDr 5414
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 5415
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 5416
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_OPCODEr 5417
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_SBUS_START_ADDRESSr 5418
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STATr 5419
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STAT_CLRr 5420
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_TM_CONTROLr 5421
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFGr 5422
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFG_1r 5423
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 5424
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 5425
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_HIr 5426
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_LOr 5427
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_CONTROLr 5428
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUSr 5429
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUS_CLRr 5430
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_HIr 5431
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_LOr 5432
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_THRESHOLDr 5433
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 5434
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 5435
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_OPCODEr 5436
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_SBUS_START_ADDRESSr 5437
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STATr 5438
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STAT_CLRr 5439
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_TM_CONTROLr 5440
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFGr 5441
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFG_1r 5442
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 5443
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 5444
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_HIr 5445
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_LOr 5446
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_CONTROLr 5447
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUSr 5448
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUS_CLRr 5449
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_HIr 5450
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_LOr 5451
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_THRESHOLDr 5452
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 5453
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 5454
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_OPCODEr 5455
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_SBUS_START_ADDRESSr 5456
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STATr 5457
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STAT_CLRr 5458
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_TM_CONTROLr 5459
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFGr 5460
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFG_1r 5461
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 5462
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 5463
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_HIr 5464
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_LOr 5465
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_CONTROLr 5466
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUSr 5467
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUS_CLRr 5468
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_HIr 5469
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_LOr 5470
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_THRESHOLDr 5471
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 5472
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 5473
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_OPCODEr 5474
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_SBUS_START_ADDRESSr 5475
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STATr 5476
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STAT_CLRr 5477
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_TM_CONTROLr 5478
#define CMIC_COMMON_POOL_SCHAN_CH0_ACK_DATA_BEAT_COUNTr 5479
#define CMIC_COMMON_POOL_SCHAN_CH0_CTRLr 5480
#define CMIC_COMMON_POOL_SCHAN_CH0_ERRr 5481
#define CMIC_COMMON_POOL_SCHAN_CH0_MESSAGEr 5482
#define CMIC_COMMON_POOL_SCHAN_CH1_ACK_DATA_BEAT_COUNTr 5483
#define CMIC_COMMON_POOL_SCHAN_CH1_CTRLr 5484
#define CMIC_COMMON_POOL_SCHAN_CH1_ERRr 5485
#define CMIC_COMMON_POOL_SCHAN_CH1_MESSAGEr 5486
#define CMIC_COMMON_POOL_SCHAN_CH2_ACK_DATA_BEAT_COUNTr 5487
#define CMIC_COMMON_POOL_SCHAN_CH2_CTRLr 5488
#define CMIC_COMMON_POOL_SCHAN_CH2_ERRr 5489
#define CMIC_COMMON_POOL_SCHAN_CH2_MESSAGEr 5490
#define CMIC_COMMON_POOL_SCHAN_CH3_ACK_DATA_BEAT_COUNTr 5491
#define CMIC_COMMON_POOL_SCHAN_CH3_CTRLr 5492
#define CMIC_COMMON_POOL_SCHAN_CH3_ERRr 5493
#define CMIC_COMMON_POOL_SCHAN_CH3_MESSAGEr 5494
#define CMIC_COMMON_POOL_SCHAN_CH4_ACK_DATA_BEAT_COUNTr 5495
#define CMIC_COMMON_POOL_SCHAN_CH4_CTRLr 5496
#define CMIC_COMMON_POOL_SCHAN_CH4_ERRr 5497
#define CMIC_COMMON_POOL_SCHAN_CH4_MESSAGEr 5498
#define CMIC_COMMON_POOL_SCHAN_CH5_ACK_DATA_BEAT_COUNTr 5499
#define CMIC_COMMON_POOL_SCHAN_CH5_CTRLr 5500
#define CMIC_COMMON_POOL_SCHAN_CH5_ERRr 5501
#define CMIC_COMMON_POOL_SCHAN_CH5_MESSAGEr 5502
#define CMIC_COMMON_POOL_SCHAN_CH6_ACK_DATA_BEAT_COUNTr 5503
#define CMIC_COMMON_POOL_SCHAN_CH6_CTRLr 5504
#define CMIC_COMMON_POOL_SCHAN_CH6_ERRr 5505
#define CMIC_COMMON_POOL_SCHAN_CH6_MESSAGEr 5506
#define CMIC_COMMON_POOL_SCHAN_CH7_ACK_DATA_BEAT_COUNTr 5507
#define CMIC_COMMON_POOL_SCHAN_CH7_CTRLr 5508
#define CMIC_COMMON_POOL_SCHAN_CH7_ERRr 5509
#define CMIC_COMMON_POOL_SCHAN_CH7_MESSAGEr 5510
#define CMIC_COMMON_POOL_SCHAN_CH8_ACK_DATA_BEAT_COUNTr 5511
#define CMIC_COMMON_POOL_SCHAN_CH8_CTRLr 5512
#define CMIC_COMMON_POOL_SCHAN_CH8_ERRr 5513
#define CMIC_COMMON_POOL_SCHAN_CH8_MESSAGEr 5514
#define CMIC_COMMON_POOL_SCHAN_CH9_ACK_DATA_BEAT_COUNTr 5515
#define CMIC_COMMON_POOL_SCHAN_CH9_CTRLr 5516
#define CMIC_COMMON_POOL_SCHAN_CH9_ERRr 5517
#define CMIC_COMMON_POOL_SCHAN_CH9_MESSAGEr 5518
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORYr 5519
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_CTRLr 5520
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_LOWERr 5521
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_UPPERr 5522
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_STATUSr 5523
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWERr 5524
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPERr 5525
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORYr 5526
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_CTRLr 5527
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_LOWERr 5528
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_UPPERr 5529
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_STATUSr 5530
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWERr 5531
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPERr 5532
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_COMMON_CTRLr 5533
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_CTRLr 5534
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_STATUSr 5535
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_TM_CTRLr 5536
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_COMMAND_MEMORYr 5537
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_CTRLr 5538
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_RESP_HOSTMEM_START_ADDR_LOWERr 5539
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_RESP_HOSTMEM_START_ADDR_UPPERr 5540
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_STATUSr 5541
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWERr 5542
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPERr 5543
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_COMMAND_MEMORYr 5544
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_CTRLr 5545
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_RESP_HOSTMEM_START_ADDR_LOWERr 5546
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_RESP_HOSTMEM_START_ADDR_UPPERr 5547
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_STATUSr 5548
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWERr 5549
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPERr 5550
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_COMMON_CTRLr 5551
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_ECC_CTRLr 5552
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_ECC_STATUSr 5553
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_TM_CTRLr 5554
#define CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUSr 5555
#define CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr 5556
#define CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUSr 5557
#define CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr 5558
#define CMIC_COMMON_POOL_SHARED_BIT_ECC_ERROR_STATUSr 5559
#define CMIC_COMMON_POOL_SHARED_BIT_ECC_ERROR_STATUS_ENABLEr 5560
#define CMIC_COMMON_POOL_SHARED_CONFIGr 5561
#define CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_ARB_CTRLr 5562
#define CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRLr 5563
#define CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRL_1r 5564
#define CMIC_COMMON_POOL_SHARED_IRQ_STAT0r 5565
#define CMIC_COMMON_POOL_SHARED_SCHAN_FIFO_WRITE_ARB_CTRLr 5566
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE0r 5567
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE1r 5568
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE2r 5569
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE3r 5570
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE4r 5571
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE5r 5572
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE6r 5573
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE7r 5574
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLEr 5575
#define CMIC_IPROC_TO_RCPU_IRQ_STAT0r 5576
#define CMIC_IPROC_TO_RCPU_IRQ_STAT1r 5577
#define CMIC_IPROC_TO_RCPU_IRQ_STAT2r 5578
#define CMIC_IPROC_TO_RCPU_IRQ_STAT3r 5579
#define CMIC_IPROC_TO_RCPU_IRQ_STAT4r 5580
#define CMIC_IPROC_TO_RCPU_IRQ_STAT5r 5581
#define CMIC_IPROC_TO_RCPU_IRQ_STAT6r 5582
#define CMIC_IPROC_TO_RCPU_IRQ_STAT7r 5583
#define CMIC_IPROC_TO_RCPU_IRQ_STATr 5584
#define CMIC_RPE_1BIT_ECC_ERROR_STATUSr 5585
#define CMIC_RPE_1BIT_ECC_ERROR_STATUS_ENABLEr 5586
#define CMIC_RPE_2BIT_ECC_ERROR_STATUSr 5587
#define CMIC_RPE_2BIT_ECC_ERROR_STATUS_ENABLEr 5588
#define CMIC_RPE_AXI_AR_COUNT_SPLIT_TXr 5589
#define CMIC_RPE_AXI_AR_COUNT_TXr 5590
#define CMIC_RPE_AXI_STATr 5591
#define CMIC_RPE_BIT_ECC_ERROR_STATUSr 5592
#define CMIC_RPE_BIT_ECC_ERROR_STATUS_ENABLEr 5593
#define CMIC_RPE_COMPLETION_BUF_ECC_CONTROLr 5594
#define CMIC_RPE_COMPLETION_BUF_ECC_STATUSr 5595
#define CMIC_RPE_COMPLETION_BUF_MAX_FLIST_ENTRIESr 5596
#define CMIC_RPE_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr 5597
#define CMIC_RPE_COMPLETION_BUF_TM_CONTROLr 5598
#define CMIC_RPE_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr 5599
#define CMIC_RPE_INTR_PKT_PACING_DELAYr 5600
#define CMIC_RPE_IRQ_STATr 5601
#define CMIC_RPE_IRQ_STAT_CLRr 5602
#define CMIC_RPE_PIO_MEMDMA_COSr 5603
#define CMIC_RPE_PIO_MEMDMA_COS_0r 5604
#define CMIC_RPE_PIO_MEMDMA_COS_1r 5605
#define CMIC_RPE_PIO_MEMDMA_MEM_ECC_CONTROLr 5606
#define CMIC_RPE_PIO_MEMDMA_MEM_ECC_STATUSr 5607
#define CMIC_RPE_PIO_MEMDMA_MEM_TM_CONTROLr 5608
#define CMIC_RPE_PIO_MEMDMA_RXBUF_THRESHOLD_CONFIGr 5609
#define CMIC_RPE_PKTDMA_COSr 5610
#define CMIC_RPE_PKTDMA_COS_0r 5611
#define CMIC_RPE_PKTDMA_COS_1r 5612
#define CMIC_RPE_PKTDMA_RXBUF_THRESHOLD_CONFIGr 5613
#define CMIC_RPE_PKT_COS_QUEUES_HIr 5614
#define CMIC_RPE_PKT_COS_QUEUES_LOr 5615
#define CMIC_RPE_PKT_COUNT_FROMCPUr 5616
#define CMIC_RPE_PKT_COUNT_FROMCPU_MHr 5617
#define CMIC_RPE_PKT_COUNT_INTRr 5618
#define CMIC_RPE_PKT_COUNT_MEMDMAr 5619
#define CMIC_RPE_PKT_COUNT_MEMDMA_REPLYr 5620
#define CMIC_RPE_PKT_COUNT_PIOr 5621
#define CMIC_RPE_PKT_COUNT_PIO_MEMDMA_DROPr 5622
#define CMIC_RPE_PKT_COUNT_PIO_REPLYr 5623
#define CMIC_RPE_PKT_COUNT_RXPKTr 5624
#define CMIC_RPE_PKT_COUNT_RXPKT_ERRr 5625
#define CMIC_RPE_PKT_COUNT_SBUSDMAr 5626
#define CMIC_RPE_PKT_COUNT_SBUSDMA_REPLYr 5627
#define CMIC_RPE_PKT_COUNT_SCHANr 5628
#define CMIC_RPE_PKT_COUNT_SCHAN_REPr 5629
#define CMIC_RPE_PKT_COUNT_SCHAN_SBUSDMA_DROPr 5630
#define CMIC_RPE_PKT_COUNT_TOCPUDMr 5631
#define CMIC_RPE_PKT_COUNT_TOCPUDr 5632
#define CMIC_RPE_PKT_COUNT_TOCPUEMr 5633
#define CMIC_RPE_PKT_COUNT_TOCPUEr 5634
#define CMIC_RPE_PKT_COUNT_TXPKTr 5635
#define CMIC_RPE_PKT_COUNT_TXPKT_ERRr 5636
#define CMIC_RPE_PKT_CTRLr 5637
#define CMIC_RPE_PKT_ETHER_SIGr 5638
#define CMIC_RPE_PKT_FIRST_DROP_REASONr 5639
#define CMIC_RPE_PKT_FIRST_DROP_REASON_0r 5640
#define CMIC_RPE_PKT_FIRST_DROP_REASON_1r 5641
#define CMIC_RPE_PKT_FIRST_DROP_REASON_2r 5642
#define CMIC_RPE_PKT_FIRST_DROP_REASON_3r 5643
#define CMIC_RPE_PKT_FIRST_DROP_REASON_4r 5644
#define CMIC_RPE_PKT_FIRST_DROP_REASON_5r 5645
#define CMIC_RPE_PKT_FIRST_DROP_REASON_6r 5646
#define CMIC_RPE_PKT_FIRST_DROP_REASON_7r 5647
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASONr 5648
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_0r 5649
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_1r 5650
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_2r 5651
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_3r 5652
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_4r 5653
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_5r 5654
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_6r 5655
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_7r 5656
#define CMIC_RPE_PKT_LMAC0_HIr 5657
#define CMIC_RPE_PKT_LMAC0_LOr 5658
#define CMIC_RPE_PKT_LMAC1_HIr 5659
#define CMIC_RPE_PKT_LMAC1_LOr 5660
#define CMIC_RPE_PKT_LMAC_HIr 5661
#define CMIC_RPE_PKT_LMAC_LOr 5662
#define CMIC_RPE_PKT_PORTS_0r 5663
#define CMIC_RPE_PKT_PORTS_1r 5664
#define CMIC_RPE_PKT_PORTS_2r 5665
#define CMIC_RPE_PKT_PORTS_3r 5666
#define CMIC_RPE_PKT_PORTS_4r 5667
#define CMIC_RPE_PKT_PORTS_5r 5668
#define CMIC_RPE_PKT_PORTS_6r 5669
#define CMIC_RPE_PKT_PORTS_7r 5670
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRYr 5671
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_0r 5672
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_10r 5673
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_11r 5674
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_12r 5675
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_13r 5676
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_14r 5677
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_15r 5678
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_16r 5679
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_17r 5680
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_18r 5681
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_19r 5682
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_1r 5683
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_20r 5684
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_21r 5685
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_22r 5686
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_23r 5687
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_24r 5688
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_25r 5689
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_26r 5690
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_27r 5691
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_28r 5692
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_29r 5693
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_2r 5694
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_30r 5695
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_31r 5696
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_32r 5697
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_33r 5698
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_34r 5699
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_35r 5700
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_36r 5701
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_37r 5702
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_38r 5703
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_39r 5704
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_3r 5705
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_40r 5706
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_41r 5707
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_42r 5708
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_43r 5709
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_44r 5710
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_45r 5711
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_46r 5712
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_47r 5713
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_48r 5714
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_49r 5715
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_4r 5716
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_50r 5717
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_51r 5718
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_52r 5719
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_53r 5720
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_54r 5721
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_55r 5722
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_56r 5723
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_57r 5724
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_58r 5725
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_59r 5726
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_5r 5727
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_60r 5728
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_61r 5729
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_62r 5730
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_63r 5731
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_6r 5732
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_7r 5733
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_8r 5734
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_9r 5735
#define CMIC_RPE_PKT_REASON_0_TYPEr 5736
#define CMIC_RPE_PKT_REASON_1_TYPEr 5737
#define CMIC_RPE_PKT_REASON_2_TYPEr 5738
#define CMIC_RPE_PKT_REASON_DIRECT_0_TYPEr 5739
#define CMIC_RPE_PKT_REASON_DIRECT_1_TYPEr 5740
#define CMIC_RPE_PKT_REASON_DIRECT_2_TYPEr 5741
#define CMIC_RPE_PKT_REASON_MINI_0_TYPEr 5742
#define CMIC_RPE_PKT_REASON_MINI_1_TYPEr 5743
#define CMIC_RPE_PKT_REASON_MINI_2_TYPEr 5744
#define CMIC_RPE_PKT_RMACr 5745
#define CMIC_RPE_PKT_RMAC_HIr 5746
#define CMIC_RPE_PKT_RMH0r 5747
#define CMIC_RPE_PKT_RMH1r 5748
#define CMIC_RPE_PKT_RMH2r 5749
#define CMIC_RPE_PKT_RMH3r 5750
#define CMIC_RPE_PKT_RMHr 5751
#define CMIC_RPE_PKT_VLANr 5752
#define CMIC_RPE_SCHAN_SBUSDMA_COSr 5753
#define CMIC_RPE_SCHAN_SBUSDMA_COS_0r 5754
#define CMIC_RPE_SCHAN_SBUSDMA_COS_1r 5755
#define CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_CONTROLr 5756
#define CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_STATUSr 5757
#define CMIC_RPE_SCHAN_SBUSDMA_MEM_TM_CONTROLr 5758
#define CMIC_RPE_SCHAN_SBUSDMA_RXBUF_THRESHOLD_CONFIGr 5759
#define CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK0r 5760
#define CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK1r 5761
#define CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASKr 5762
#define CMIC_RPE_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr 5763
#define CMIC_RPE_SHARED_RXBUF_CONFIGr 5764
#define CMIC_RPE_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr 5765
#define CMIC_RPE_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr 5766
#define CMIC_RPE_SHARED_RXBUF_ECC_CONTROLr 5767
#define CMIC_RPE_SHARED_RXBUF_ECC_STATUSr 5768
#define CMIC_RPE_SHARED_RXBUF_ECC_STATUS_CLRr 5769
#define CMIC_RPE_SHARED_RXBUF_THRESHOLD_CONFIGr 5770
#define CMIC_RPE_SHARED_RXBUF_TM_CONTROLr 5771
#define CMIC_RPE_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr 5772
#define CMIC_RPE_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr 5773
#define CMIC_RPE_SHARED_TXBUF_DEBUGr 5774
#define CMIC_RPE_SHARED_TXBUF_ECC_CONTROLr 5775
#define CMIC_RPE_SHARED_TXBUF_ECC_STATUSr 5776
#define CMIC_RPE_SHARED_TXBUF_ECC_STATUS_CLRr 5777
#define CMIC_RPE_SHARED_TXBUF_MAX_BUF_LIMITSr 5778
#define CMIC_RPE_SHARED_TXBUF_MIN_BUF_LIMITSr 5779
#define CMIC_RPE_SHARED_TXBUF_RD_THRESHOLD_CONFIGr 5780
#define CMIC_RPE_SHARED_TXBUF_RD_WRR_ARB_CTRLr 5781
#define CMIC_RPE_SHARED_TXBUF_SLICE0_PKT_CNTr 5782
#define CMIC_RPE_SHARED_TXBUF_SLICE1_PKT_CNTr 5783
#define CMIC_RPE_SHARED_TXBUF_SLICE2_PKT_CNTr 5784
#define CMIC_RPE_SHARED_TXBUF_SLICE3_PKT_CNTr 5785
#define CMIC_RPE_SHARED_TXBUF_SLICE_PKT_CNTr 5786
#define CMIC_RPE_SHARED_TXBUF_TM_CONTROLr 5787
#define CMIC_TOP_CONFIGr 5788
#define CMIC_TOP_EPINTF_BUF_DEPTHr 5789
#define CMIC_TOP_EPINTF_MAX_INTERFACE_CREDITSr 5790
#define CMIC_TOP_EPINTF_RELEASE_ALL_CREDITSr 5791
#define CMIC_TOP_EP_TO_CPU_HEADER_SIZEr 5792
#define CMIC_TOP_IPINTF_BUF_DEPTHr 5793
#define CMIC_TOP_IPINTF_INTERFACE_CREDITSr 5794
#define CMIC_TOP_IPINTF_WRR_ARB_CTRLr 5795
#define CMIC_TOP_PKT_COUNT_RXPKTr 5796
#define CMIC_TOP_PKT_COUNT_RXPKT_DROPr 5797
#define CMIC_TOP_PKT_COUNT_RXPKT_ERRr 5798
#define CMIC_TOP_PKT_COUNT_TXPKTr 5799
#define CMIC_TOP_PKT_COUNT_TXPKT_ERRr 5800
#define CMIC_TOP_RESERVEDr 5801
#define CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMAr 5802
#define CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMA_1r 5803
#define CMIC_TOP_SBUS_RING_ARB_CTRL_RPE_SCHANr 5804
#define CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMAr 5805
#define CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMA_1r 5806
#define CMIC_TOP_SBUS_RING_ARB_CTRL_SCHANr 5807
#define CMIC_TOP_SBUS_RING_ARB_CTRL_SCHAN_1r 5808
#define CMIC_TOP_SBUS_RING_MAPr 5809
#define CMIC_TOP_SBUS_RING_MAP_0_7r 5810
#define CMIC_TOP_SBUS_RING_MAP_104_111r 5811
#define CMIC_TOP_SBUS_RING_MAP_112_119r 5812
#define CMIC_TOP_SBUS_RING_MAP_120_127r 5813
#define CMIC_TOP_SBUS_RING_MAP_16_23r 5814
#define CMIC_TOP_SBUS_RING_MAP_24_31r 5815
#define CMIC_TOP_SBUS_RING_MAP_32_39r 5816
#define CMIC_TOP_SBUS_RING_MAP_40_47r 5817
#define CMIC_TOP_SBUS_RING_MAP_48_55r 5818
#define CMIC_TOP_SBUS_RING_MAP_56_63r 5819
#define CMIC_TOP_SBUS_RING_MAP_64_71r 5820
#define CMIC_TOP_SBUS_RING_MAP_72_79r 5821
#define CMIC_TOP_SBUS_RING_MAP_80_87r 5822
#define CMIC_TOP_SBUS_RING_MAP_88_95r 5823
#define CMIC_TOP_SBUS_RING_MAP_8_15r 5824
#define CMIC_TOP_SBUS_RING_MAP_96_103r 5825
#define CMIC_TOP_SBUS_TIMEOUTr 5826
#define CMIC_TOP_STATISTICS_COUNTER_CONTROLr 5827
#define CMIC_TOP_STATISTICS_COUNTER_STATUSr 5828
#define CMIC_TOP_STATISTICS_EP_BYTE_COUNT_HIr 5829
#define CMIC_TOP_STATISTICS_EP_BYTE_COUNT_LOr 5830
#define CMIC_TOP_STATISTICS_EP_PKT_COUNTr 5831
#define CMIC_TOP_STATISTICS_IP_BYTE_COUNT_HIr 5832
#define CMIC_TOP_STATISTICS_IP_BYTE_COUNT_LOr 5833
#define CMIC_TOP_STATISTICS_IP_PKT_COUNTr 5834
#define CMIC_TOP_TO_MMU_COS_MASK_LSB_BITSr 5835
#define CMIC_TOP_TO_MMU_COS_MASK_MSB_BITSr 5836
#define COMP_V4_KEY 5837
#define COMP_V4_V6_ASSOC_DATA_FULL 5838
#define COMP_V4_V6_ASSOC_DATA_REDUCED 5839
#define COMP_V6_KEY 5840
#define CRU_CONTROLr 5841
#define DMU_CRU_RESETr 5842
#define DMU_PCU_CHIP_PLL_LOCK_CONTROLr 5843
#define DMU_PCU_CHIP_PLL_LOCK_STATUSr 5844
#define DMU_PCU_IPROC_CONTROLr 5845
#define DMU_PCU_IPROC_RESET_REASONr 5846
#define DMU_PCU_IPROC_STATUSr 5847
#define DMU_PCU_IPROC_STRAPS_CAPTUREDr 5848
#define DMU_PCU_IPROC_STRAPS_SW_OVERRIDEr 5849
#define DMU_PCU_OTP_CONFIGr 5850
#define DMU_PCU_OTP_CONFIG_0r 5851
#define DMU_PCU_OTP_CONFIG_10r 5852
#define DMU_PCU_OTP_CONFIG_11r 5853
#define DMU_PCU_OTP_CONFIG_12r 5854
#define DMU_PCU_OTP_CONFIG_13r 5855
#define DMU_PCU_OTP_CONFIG_14r 5856
#define DMU_PCU_OTP_CONFIG_15r 5857
#define DMU_PCU_OTP_CONFIG_16r 5858
#define DMU_PCU_OTP_CONFIG_17r 5859
#define DMU_PCU_OTP_CONFIG_18r 5860
#define DMU_PCU_OTP_CONFIG_19r 5861
#define DMU_PCU_OTP_CONFIG_1r 5862
#define DMU_PCU_OTP_CONFIG_20r 5863
#define DMU_PCU_OTP_CONFIG_21r 5864
#define DMU_PCU_OTP_CONFIG_22r 5865
#define DMU_PCU_OTP_CONFIG_23r 5866
#define DMU_PCU_OTP_CONFIG_24r 5867
#define DMU_PCU_OTP_CONFIG_25r 5868
#define DMU_PCU_OTP_CONFIG_26r 5869
#define DMU_PCU_OTP_CONFIG_27r 5870
#define DMU_PCU_OTP_CONFIG_28r 5871
#define DMU_PCU_OTP_CONFIG_29r 5872
#define DMU_PCU_OTP_CONFIG_2r 5873
#define DMU_PCU_OTP_CONFIG_30r 5874
#define DMU_PCU_OTP_CONFIG_31r 5875
#define DMU_PCU_OTP_CONFIG_3r 5876
#define DMU_PCU_OTP_CONFIG_4r 5877
#define DMU_PCU_OTP_CONFIG_5r 5878
#define DMU_PCU_OTP_CONFIG_6r 5879
#define DMU_PCU_OTP_CONFIG_7r 5880
#define DMU_PCU_OTP_CONFIG_8r 5881
#define DMU_PCU_OTP_CONFIG_9r 5882
#define GPIO_AUX_SELr 5883
#define GPIO_DATA_INr 5884
#define GPIO_DATA_OUTr 5885
#define GPIO_INIT_VALr 5886
#define GPIO_INT_CLRr 5887
#define GPIO_INT_DEr 5888
#define GPIO_INT_EDGEr 5889
#define GPIO_INT_MSKr 5890
#define GPIO_INT_MSTATr 5891
#define GPIO_INT_STATr 5892
#define GPIO_INT_TYPEr 5893
#define GPIO_OUT_ENr 5894
#define GPIO_PAD_RESr 5895
#define GPIO_PRB_ENABLEr 5896
#define GPIO_PRB_OEr 5897
#define GPIO_RES_ENr 5898
#define GPIO_TEST_ENABLEr 5899
#define GPIO_TEST_INPUTr 5900
#define GPIO_TEST_OUTPUTr 5901
#define ICFG_CHIP_LP_INTR_ENABLE_REG0r 5902
#define ICFG_CHIP_LP_INTR_ENABLE_REG1r 5903
#define ICFG_CHIP_LP_INTR_ENABLE_REG2r 5904
#define ICFG_CHIP_LP_INTR_ENABLE_REG3r 5905
#define ICFG_CHIP_LP_INTR_ENABLE_REGr 5906
#define ICFG_CHIP_LP_INTR_RAW_STATUS_REG0r 5907
#define ICFG_CHIP_LP_INTR_RAW_STATUS_REG1r 5908
#define ICFG_CHIP_LP_INTR_RAW_STATUS_REG2r 5909
#define ICFG_CHIP_LP_INTR_RAW_STATUS_REG3r 5910
#define ICFG_CHIP_LP_INTR_RAW_STATUS_REGr 5911
#define ICFG_CHIP_LP_INTR_STATUS_REG0r 5912
#define ICFG_CHIP_LP_INTR_STATUS_REG1r 5913
#define ICFG_CHIP_LP_INTR_STATUS_REG2r 5914
#define ICFG_CHIP_LP_INTR_STATUS_REG3r 5915
#define ICFG_CHIP_LP_INTR_STATUS_REGr 5916
#define ICFG_CMIC_RCPU_SW_PROG_INTRr 5917
#define ICFG_CMIC_RCPU_SW_PROG_INTR_CLRr 5918
#define ICFG_CMIC_RCPU_SW_PROG_INTR_SETr 5919
#define ICFG_CORTEXM0_SW_PROG_INTRr 5920
#define ICFG_CORTEXM0_SW_PROG_INTR_CLRr 5921
#define ICFG_CORTEXM0_SW_PROG_INTR_SETr 5922
#define ICFG_CORTEXM0_U0_SW_PROG_INTRr 5923
#define ICFG_CORTEXM0_U0_SW_PROG_INTR_CLRr 5924
#define ICFG_CORTEXM0_U0_SW_PROG_INTR_SETr 5925
#define ICFG_CORTEXM0_U1_SW_PROG_INTRr 5926
#define ICFG_CORTEXM0_U1_SW_PROG_INTR_CLRr 5927
#define ICFG_CORTEXM0_U1_SW_PROG_INTR_SETr 5928
#define ICFG_CORTEXM0_U2_SW_PROG_INTRr 5929
#define ICFG_CORTEXM0_U2_SW_PROG_INTR_CLRr 5930
#define ICFG_CORTEXM0_U2_SW_PROG_INTR_SETr 5931
#define ICFG_CORTEXM0_U3_SW_PROG_INTRr 5932
#define ICFG_CORTEXM0_U3_SW_PROG_INTR_CLRr 5933
#define ICFG_CORTEXM0_U3_SW_PROG_INTR_SETr 5934
#define ICFG_MHOST0_STRAPSr 5935
#define ICFG_MHOST1_STRAPSr 5936
#define ICFG_PCIE_0_STRAPSr 5937
#define ICFG_PCIE_SW_PROG_INTRr 5938
#define ICFG_PCIE_SW_PROG_INTR_CLRr 5939
#define ICFG_PCIE_SW_PROG_INTR_SETr 5940
#define ICFG_ROM_STRAPSr 5941
#define ICFG_RTS0_MHOST0_SW_PROG_INTRr 5942
#define ICFG_RTS0_MHOST0_SW_PROG_INTR_CLRr 5943
#define ICFG_RTS0_MHOST0_SW_PROG_INTR_SETr 5944
#define ICFG_RTS0_MHOST1_SW_PROG_INTRr 5945
#define ICFG_RTS0_MHOST1_SW_PROG_INTR_CLRr 5946
#define ICFG_RTS0_MHOST1_SW_PROG_INTR_SETr 5947
#define ICFG_RTS1_MHOST0_SW_PROG_INTRr 5948
#define ICFG_RTS1_MHOST0_SW_PROG_INTR_CLRr 5949
#define ICFG_RTS1_MHOST0_SW_PROG_INTR_SETr 5950
#define ICFG_RTS1_MHOST1_SW_PROG_INTRr 5951
#define ICFG_RTS1_MHOST1_SW_PROG_INTR_CLRr 5952
#define ICFG_RTS1_MHOST1_SW_PROG_INTR_SETr 5953
#define INTC_INTR_ENABLE_REG0r 5954
#define INTC_INTR_ENABLE_REG1r 5955
#define INTC_INTR_ENABLE_REG2r 5956
#define INTC_INTR_ENABLE_REG3r 5957
#define INTC_INTR_ENABLE_REG4r 5958
#define INTC_INTR_ENABLE_REG5r 5959
#define INTC_INTR_ENABLE_REG6r 5960
#define INTC_INTR_ENABLE_REG7r 5961
#define INTC_INTR_ENABLE_REGr 5962
#define INTC_INTR_RAW_STATUS_REG0r 5963
#define INTC_INTR_RAW_STATUS_REG1r 5964
#define INTC_INTR_RAW_STATUS_REG2r 5965
#define INTC_INTR_RAW_STATUS_REG3r 5966
#define INTC_INTR_RAW_STATUS_REG4r 5967
#define INTC_INTR_RAW_STATUS_REG5r 5968
#define INTC_INTR_RAW_STATUS_REG6r 5969
#define INTC_INTR_RAW_STATUS_REG7r 5970
#define INTC_INTR_RAW_STATUS_REGr 5971
#define INTC_INTR_STATUS_REG0r 5972
#define INTC_INTR_STATUS_REG1r 5973
#define INTC_INTR_STATUS_REG2r 5974
#define INTC_INTR_STATUS_REG3r 5975
#define INTC_INTR_STATUS_REG4r 5976
#define INTC_INTR_STATUS_REG5r 5977
#define INTC_INTR_STATUS_REG6r 5978
#define INTC_INTR_STATUS_REG7r 5979
#define INTC_INTR_STATUS_REGr 5980
#define L2_TAG_SET 5981
#define L3MC_V4_KEY 5982
#define L3MC_V4_V6_ASSOC_DATA_FULL 5983
#define L3MC_V6_KEY 5984
#define L3_DEFIP_ALPM_PIVOT_FMT1 5985
#define L3_DEFIP_ALPM_PIVOT_FMT10 5986
#define L3_DEFIP_ALPM_PIVOT_FMT10_FULL 5987
#define L3_DEFIP_ALPM_PIVOT_FMT1_FULL 5988
#define L3_DEFIP_ALPM_PIVOT_FMT2 5989
#define L3_DEFIP_ALPM_PIVOT_FMT2_FULL 5990
#define L3_DEFIP_ALPM_PIVOT_FMT3 5991
#define L3_DEFIP_ALPM_PIVOT_FMT3_FULL 5992
#define L3_DEFIP_ALPM_PIVOT_FMT4 5993
#define L3_DEFIP_ALPM_PIVOT_FMT4_FULL 5994
#define L3_DEFIP_ALPM_PIVOT_FMT5 5995
#define L3_DEFIP_ALPM_PIVOT_FMT5_FULL 5996
#define L3_DEFIP_ALPM_PIVOT_FMT6 5997
#define L3_DEFIP_ALPM_PIVOT_FMT6_FULL 5998
#define L3_DEFIP_ALPM_PIVOT_FMT7 5999
#define L3_DEFIP_ALPM_PIVOT_FMT7_FULL 6000
#define L3_DEFIP_ALPM_PIVOT_FMT8 6001
#define L3_DEFIP_ALPM_PIVOT_FMT8_FULL 6002
#define L3_DEFIP_ALPM_PIVOT_FMT9 6003
#define L3_DEFIP_ALPM_PIVOT_FMT9_FULL 6004
#define L3_DEFIP_ALPM_ROUTE_FMT1 6005
#define L3_DEFIP_ALPM_ROUTE_FMT10 6006
#define L3_DEFIP_ALPM_ROUTE_FMT10_FULL 6007
#define L3_DEFIP_ALPM_ROUTE_FMT11 6008
#define L3_DEFIP_ALPM_ROUTE_FMT11_FULL 6009
#define L3_DEFIP_ALPM_ROUTE_FMT12 6010
#define L3_DEFIP_ALPM_ROUTE_FMT12_FULL 6011
#define L3_DEFIP_ALPM_ROUTE_FMT13 6012
#define L3_DEFIP_ALPM_ROUTE_FMT13_FULL 6013
#define L3_DEFIP_ALPM_ROUTE_FMT14 6014
#define L3_DEFIP_ALPM_ROUTE_FMT14_FULL 6015
#define L3_DEFIP_ALPM_ROUTE_FMT15 6016
#define L3_DEFIP_ALPM_ROUTE_FMT15_FULL 6017
#define L3_DEFIP_ALPM_ROUTE_FMT1_FULL 6018
#define L3_DEFIP_ALPM_ROUTE_FMT2 6019
#define L3_DEFIP_ALPM_ROUTE_FMT2_FULL 6020
#define L3_DEFIP_ALPM_ROUTE_FMT3 6021
#define L3_DEFIP_ALPM_ROUTE_FMT3_FULL 6022
#define L3_DEFIP_ALPM_ROUTE_FMT4 6023
#define L3_DEFIP_ALPM_ROUTE_FMT4_FULL 6024
#define L3_DEFIP_ALPM_ROUTE_FMT5 6025
#define L3_DEFIP_ALPM_ROUTE_FMT5_FULL 6026
#define L3_DEFIP_ALPM_ROUTE_FMT6 6027
#define L3_DEFIP_ALPM_ROUTE_FMT6_FULL 6028
#define L3_DEFIP_ALPM_ROUTE_FMT7 6029
#define L3_DEFIP_ALPM_ROUTE_FMT7_FULL 6030
#define L3_DEFIP_ALPM_ROUTE_FMT8 6031
#define L3_DEFIP_ALPM_ROUTE_FMT8_FULL 6032
#define L3_DEFIP_ALPM_ROUTE_FMT9 6033
#define L3_DEFIP_ALPM_ROUTE_FMT9_FULL 6034
#define L3_DEFIP_TCAM_KEY_FMT0 6035
#define L3_DEFIP_TCAM_KEY_FMT0_COMP_V4_KEY 6036
#define L3_DEFIP_TCAM_KEY_FMT0_COMP_V6_KEY 6037
#define L3_DEFIP_TCAM_KEY_FMT0_FULL 6038
#define L3_DEFIP_TCAM_KEY_FMT0_LPM_V4_KEY 6039
#define L3_DEFIP_TCAM_KEY_FMT0_LPM_V6_KEY 6040
#define L3_DEFIP_TCAM_KEY_FMT1 6041
#define L3_DEFIP_TCAM_KEY_FMT1_FULL 6042
#define L3_DEFIP_TCAM_KEY_FMT1_L3MC_V4_KEY 6043
#define L3_DEFIP_TCAM_KEY_FMT1_L3MC_V6_KEY 6044
#define L3_DEFIP_TCAM_KEY_FMT1_LPM_V4_KEY 6045
#define L3_DEFIP_TCAM_KEY_FMT1_LPM_V6_KEY 6046
#define L3_TUNNEL_TCAM_ASSOC_DATA 6047
#define LPM_V4_KEY 6048
#define LPM_V4_V6_ASSOC_DATA_FULL 6049
#define LPM_V4_V6_ASSOC_DATA_REDUCED 6050
#define LPM_V6_KEY 6051
#define MIB_MEMORY_ROW0 6052
#define MIB_MEMORY_ROW1 6053
#define MIB_MEMORY_ROW10 6054
#define MIB_MEMORY_ROW11 6055
#define MIB_MEMORY_ROW12 6056
#define MIB_MEMORY_ROW13 6057
#define MIB_MEMORY_ROW14 6058
#define MIB_MEMORY_ROW15 6059
#define MIB_MEMORY_ROW2 6060
#define MIB_MEMORY_ROW3 6061
#define MIB_MEMORY_ROW4 6062
#define MIB_MEMORY_ROW5 6063
#define MIB_MEMORY_ROW6 6064
#define MIB_MEMORY_ROW7 6065
#define MIB_MEMORY_ROW8 6066
#define MIB_MEMORY_ROW9 6067
#define MIIM_CH0_ADDRESSr 6068
#define MIIM_CH0_CONTROLr 6069
#define MIIM_CH0_PARAMSr 6070
#define MIIM_CH0_STATUSr 6071
#define MIIM_CH1_ADDRESSr 6072
#define MIIM_CH1_CONTROLr 6073
#define MIIM_CH1_PARAMSr 6074
#define MIIM_CH1_STATUSr 6075
#define MIIM_CH2_ADDRESSr 6076
#define MIIM_CH2_CONTROLr 6077
#define MIIM_CH2_PARAMSr 6078
#define MIIM_CH2_STATUSr 6079
#define MIIM_CH3_ADDRESSr 6080
#define MIIM_CH3_CONTROLr 6081
#define MIIM_CH3_PARAMSr 6082
#define MIIM_CH3_STATUSr 6083
#define MIIM_CH_ADDRESSr 6084
#define MIIM_CH_CONTROLr 6085
#define MIIM_CH_PARAMSr 6086
#define MIIM_CH_STATUSr 6087
#define MIIM_COMMON_CONTROLr 6088
#define MIIM_DMA_CH0_CONFIGr 6089
#define MIIM_DMA_CH0_CURR_DST_HOST_ADDRESSr 6090
#define MIIM_DMA_CH0_CURR_SRC_HOST_ADDRESSr 6091
#define MIIM_DMA_CH0_DATA_ONLY_MODE_ADDRESSr 6092
#define MIIM_DMA_CH0_DATA_ONLY_MODE_PARAMSr 6093
#define MIIM_DMA_CH0_DST_HOST_ADDRESSr 6094
#define MIIM_DMA_CH0_SRC_HOST_ADDRESSr 6095
#define MIIM_DMA_CH0_STATUSr 6096
#define MIIM_DMA_CH1_CONFIGr 6097
#define MIIM_DMA_CH1_CURR_DST_HOST_ADDRESSr 6098
#define MIIM_DMA_CH1_CURR_SRC_HOST_ADDRESSr 6099
#define MIIM_DMA_CH1_DATA_ONLY_MODE_ADDRESSr 6100
#define MIIM_DMA_CH1_DATA_ONLY_MODE_PARAMSr 6101
#define MIIM_DMA_CH1_DST_HOST_ADDRESSr 6102
#define MIIM_DMA_CH1_SRC_HOST_ADDRESSr 6103
#define MIIM_DMA_CH1_STATUSr 6104
#define MIIM_DMA_CH_CONFIGr 6105
#define MIIM_DMA_CH_CURR_DST_HOST_ADDRESSr 6106
#define MIIM_DMA_CH_CURR_SRC_HOST_ADDRESSr 6107
#define MIIM_DMA_CH_DATA_ONLY_MODE_ADDRESSr 6108
#define MIIM_DMA_CH_DATA_ONLY_MODE_PARAMSr 6109
#define MIIM_DMA_CH_DST_HOST_ADDRESSr 6110
#define MIIM_DMA_CH_SRC_HOST_ADDRESSr 6111
#define MIIM_DMA_CH_STATUSr 6112
#define MIIM_IF0_IO_CHAR_REG1r 6113
#define MIIM_IF0_IO_CHAR_REG2r 6114
#define MIIM_IF0_IO_CHAR_REG3r 6115
#define MIIM_IF10_IO_CHAR_REG1r 6116
#define MIIM_IF10_IO_CHAR_REG2r 6117
#define MIIM_IF10_IO_CHAR_REG3r 6118
#define MIIM_IF11_IO_CHAR_REG1r 6119
#define MIIM_IF11_IO_CHAR_REG2r 6120
#define MIIM_IF11_IO_CHAR_REG3r 6121
#define MIIM_IF1_IO_CHAR_REG1r 6122
#define MIIM_IF1_IO_CHAR_REG2r 6123
#define MIIM_IF1_IO_CHAR_REG3r 6124
#define MIIM_IF2_IO_CHAR_REG1r 6125
#define MIIM_IF2_IO_CHAR_REG2r 6126
#define MIIM_IF2_IO_CHAR_REG3r 6127
#define MIIM_IF3_IO_CHAR_REG1r 6128
#define MIIM_IF3_IO_CHAR_REG2r 6129
#define MIIM_IF3_IO_CHAR_REG3r 6130
#define MIIM_IF4_IO_CHAR_REG1r 6131
#define MIIM_IF4_IO_CHAR_REG2r 6132
#define MIIM_IF4_IO_CHAR_REG3r 6133
#define MIIM_IF5_IO_CHAR_REG1r 6134
#define MIIM_IF5_IO_CHAR_REG2r 6135
#define MIIM_IF5_IO_CHAR_REG3r 6136
#define MIIM_IF6_IO_CHAR_REG1r 6137
#define MIIM_IF6_IO_CHAR_REG2r 6138
#define MIIM_IF6_IO_CHAR_REG3r 6139
#define MIIM_IF7_IO_CHAR_REG1r 6140
#define MIIM_IF7_IO_CHAR_REG2r 6141
#define MIIM_IF7_IO_CHAR_REG3r 6142
#define MIIM_IF8_IO_CHAR_REG1r 6143
#define MIIM_IF8_IO_CHAR_REG2r 6144
#define MIIM_IF8_IO_CHAR_REG3r 6145
#define MIIM_IF9_IO_CHAR_REG1r 6146
#define MIIM_IF9_IO_CHAR_REG2r 6147
#define MIIM_IF9_IO_CHAR_REG3r 6148
#define MIIM_INTERRUPT_ENABLEr 6149
#define MIIM_INTERRUPT_STATUSr 6150
#define MIIM_INT_PHY_LINK_CHANGE_INTR_ENABLEr 6151
#define MIIM_INT_PHY_LINK_CHANGE_INTR_STATUSr 6152
#define MIIM_INT_PHY_LINK_MASK_STATUSr 6153
#define MIIM_INT_PHY_LINK_RAW_STATUSr 6154
#define MIIM_INT_PHY_LINK_STATUSr 6155
#define MIIM_LINK_SCAN_STATUSr 6156
#define MIIM_RING0_CONTROLr 6157
#define MIIM_RING10_CONTROLr 6158
#define MIIM_RING11_CONTROLr 6159
#define MIIM_RING1_CONTROLr 6160
#define MIIM_RING2_CONTROLr 6161
#define MIIM_RING3_CONTROLr 6162
#define MIIM_RING4_CONTROLr 6163
#define MIIM_RING5_CONTROLr 6164
#define MIIM_RING6_CONTROLr 6165
#define MIIM_RING7_CONTROLr 6166
#define MIIM_RING8_CONTROLr 6167
#define MIIM_RING9_CONTROLr 6168
#define MIIM_RING_CONTROLr 6169
#define NS_ARM_1588_TIMERr 6170
#define NS_ARM_TIMER_REFERENCEr 6171
#define NS_ARM_TIMER_REFERENCE_0r 6172
#define NS_ARM_TIMER_REFERENCE_1r 6173
#define NS_ARM_TIMER_REF_INIT_LOWERr 6174
#define NS_ARM_TIMER_REF_INIT_UPPERr 6175
#define NS_BS0_BS_CLK_CTRLr 6176
#define NS_BS0_BS_CONFIGr 6177
#define NS_BS0_BS_HEARTBEAT_CTRLr 6178
#define NS_BS0_BS_HEARTBEAT_DOWN_DURATIONr 6179
#define NS_BS0_BS_HEARTBEAT_UP_DURATIONr 6180
#define NS_BS0_BS_INITIAL_CRCr 6181
#define NS_BS0_BS_INPUT_TIME_0r 6182
#define NS_BS0_BS_INPUT_TIME_1r 6183
#define NS_BS0_BS_INPUT_TIME_2r 6184
#define NS_BS0_BS_OUTPUT_TIME_0r 6185
#define NS_BS0_BS_OUTPUT_TIME_1r 6186
#define NS_BS0_BS_OUTPUT_TIME_2r 6187
#define NS_BS0_BS_TC_CTRLr 6188
#define NS_BS0_CLK_EVENT_CTRLr 6189
#define NS_BS0_SYNC_MODEr 6190
#define NS_BS1_BS_CLK_CTRLr 6191
#define NS_BS1_BS_CONFIGr 6192
#define NS_BS1_BS_HEARTBEAT_CTRLr 6193
#define NS_BS1_BS_HEARTBEAT_DOWN_DURATIONr 6194
#define NS_BS1_BS_HEARTBEAT_UP_DURATIONr 6195
#define NS_BS1_BS_INITIAL_CRCr 6196
#define NS_BS1_BS_INPUT_TIME_0r 6197
#define NS_BS1_BS_INPUT_TIME_1r 6198
#define NS_BS1_BS_INPUT_TIME_2r 6199
#define NS_BS1_BS_OUTPUT_TIME_0r 6200
#define NS_BS1_BS_OUTPUT_TIME_1r 6201
#define NS_BS1_BS_OUTPUT_TIME_2r 6202
#define NS_BS1_BS_TC_CTRLr 6203
#define NS_BS1_CLK_EVENT_CTRLr 6204
#define NS_BS1_SYNC_MODEr 6205
#define NS_BS_CLK_EVENT_CTRLr 6206
#define NS_BS_REF_CLK_GEN_CTRLr 6207
#define NS_BS_SYNC_MODEr 6208
#define NS_IEEE1588_TIME_CONTROLr 6209
#define NS_IEEE1588_TIME_CONTROL_FRAC_SEC_MAXr 6210
#define NS_IEEE1588_TIME_CONTROL_LOADr 6211
#define NS_IEEE1588_TIME_FRAC_SEC_S0r 6212
#define NS_IEEE1588_TIME_FRAC_SEC_S1r 6213
#define NS_IEEE1588_TIME_FRAC_SEC_S2r 6214
#define NS_IEEE1588_TIME_FREQ_CONTROL_LOWERr 6215
#define NS_IEEE1588_TIME_FREQ_CONTROL_UPPERr 6216
#define NS_IEEE1588_TIME_LEAP_SEC_CONTROLr 6217
#define NS_IEEE1588_TIME_SEC_LOWERr 6218
#define NS_IEEE1588_TIME_SEC_UPPERr 6219
#define NS_MISC_CLK_EVENT_CTRLr 6220
#define NS_MISC_EVENT_OVRD_STATUSr 6221
#define NS_MISC_EVENT_STATUSr 6222
#define NS_NTP_EPOCH_OFFSET_LOWERr 6223
#define NS_NTP_EPOCH_OFFSET_UPPERr 6224
#define NS_NTP_EPOCH_VALUE_0r 6225
#define NS_NTP_EPOCH_VALUE_1r 6226
#define NS_NTP_LEAP_SEC_CONTROLr 6227
#define NS_NTP_LEAP_SMEAR_CONTROLr 6228
#define NS_NTP_SMEAR_OFFSETr 6229
#define NS_NTP_TOD_OFFSETr 6230
#define NS_NTP_TOD_STATUSr 6231
#define NS_NTP_TOD_VALUEr 6232
#define NS_NTP_TOD_VALUE_0r 6233
#define NS_NTP_TOD_VALUE_1r 6234
#define NS_PTP_1PPS_GPIO_PADr 6235
#define NS_PTP_TOD_A_ACCUMULATOR_0r 6236
#define NS_PTP_TOD_A_ACCUMULATOR_1r 6237
#define NS_PTP_TOD_A_ACCUMULATOR_2r 6238
#define NS_PTP_TOD_A_VALUE_0r 6239
#define NS_PTP_TOD_A_VALUE_1r 6240
#define NS_PTP_TOD_A_VALUE_2r 6241
#define NS_PTP_TOD_B_ACCUMULATOR_0r 6242
#define NS_PTP_TOD_B_ACCUMULATOR_1r 6243
#define NS_PTP_TOD_B_ACCUMULATOR_2r 6244
#define NS_PTP_TOD_B_VALUE_0r 6245
#define NS_PTP_TOD_B_VALUE_1r 6246
#define NS_PTP_TOD_B_VALUE_2r 6247
#define NS_PTP_TOD_OFFSETr 6248
#define NS_PTP_TOD_STATUSr 6249
#define NS_SYNCE_CLK_EVENT_OVRD_STATUSr 6250
#define NS_SYNCE_CLK_EVENT_STATUSr 6251
#define NS_TIMESYNC_COUNTER_CONFIG_SELECTr 6252
#define NS_TIMESYNC_GPIO_0_CTRLr 6253
#define NS_TIMESYNC_GPIO_0_DOWN_EVENT_CTRLr 6254
#define NS_TIMESYNC_GPIO_0_OUTPUT_ENABLEr 6255
#define NS_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWERr 6256
#define NS_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr 6257
#define NS_TIMESYNC_GPIO_0_UP_EVENT_CTRLr 6258
#define NS_TIMESYNC_GPIO_1_CTRLr 6259
#define NS_TIMESYNC_GPIO_1_DOWN_EVENT_CTRLr 6260
#define NS_TIMESYNC_GPIO_1_OUTPUT_ENABLEr 6261
#define NS_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWERr 6262
#define NS_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPERr 6263
#define NS_TIMESYNC_GPIO_1_UP_EVENT_CTRLr 6264
#define NS_TIMESYNC_GPIO_2_CTRLr 6265
#define NS_TIMESYNC_GPIO_2_DOWN_EVENT_CTRLr 6266
#define NS_TIMESYNC_GPIO_2_OUTPUT_ENABLEr 6267
#define NS_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWERr 6268
#define NS_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPERr 6269
#define NS_TIMESYNC_GPIO_2_UP_EVENT_CTRLr 6270
#define NS_TIMESYNC_GPIO_3_CTRLr 6271
#define NS_TIMESYNC_GPIO_3_DOWN_EVENT_CTRLr 6272
#define NS_TIMESYNC_GPIO_3_OUTPUT_ENABLEr 6273
#define NS_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWERr 6274
#define NS_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPERr 6275
#define NS_TIMESYNC_GPIO_3_UP_EVENT_CTRLr 6276
#define NS_TIMESYNC_GPIO_4_CTRLr 6277
#define NS_TIMESYNC_GPIO_4_DOWN_EVENT_CTRLr 6278
#define NS_TIMESYNC_GPIO_4_OUTPUT_ENABLEr 6279
#define NS_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWERr 6280
#define NS_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPERr 6281
#define NS_TIMESYNC_GPIO_4_UP_EVENT_CTRLr 6282
#define NS_TIMESYNC_GPIO_5_CTRLr 6283
#define NS_TIMESYNC_GPIO_5_DOWN_EVENT_CTRLr 6284
#define NS_TIMESYNC_GPIO_5_OUTPUT_ENABLEr 6285
#define NS_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWERr 6286
#define NS_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPERr 6287
#define NS_TIMESYNC_GPIO_5_UP_EVENT_CTRLr 6288
#define NS_TIMESYNC_GPIO_CTRLr 6289
#define NS_TIMESYNC_GPIO_DOWN_EVENT_CTRLr 6290
#define NS_TIMESYNC_GPIO_OUTPUT_ENABLEr 6291
#define NS_TIMESYNC_GPIO_PHASE_ADJUST_LOWERr 6292
#define NS_TIMESYNC_GPIO_PHASE_ADJUST_UPPERr 6293
#define NS_TIMESYNC_GPIO_UP_EVENT_CTRLr 6294
#define NS_TIMESYNC_INPUT_TIME_FIFO1_STATUSr 6295
#define NS_TIMESYNC_INPUT_TIME_FIFO1_TS_0r 6296
#define NS_TIMESYNC_INPUT_TIME_FIFO1_TS_1r 6297
#define NS_TIMESYNC_INPUT_TIME_FIFO1_TS_2r 6298
#define NS_TIMESYNC_INPUT_TIME_FIFO1_TS_3r 6299
#define NS_TIMESYNC_INPUT_TIME_FIFO2_STATUSr 6300
#define NS_TIMESYNC_INPUT_TIME_FIFO2_TS_0r 6301
#define NS_TIMESYNC_INPUT_TIME_FIFO2_TS_1r 6302
#define NS_TIMESYNC_INPUT_TIME_FIFO2_TS_2r 6303
#define NS_TIMESYNC_INPUT_TIME_FIFO2_TS_3r 6304
#define NS_TIMESYNC_INPUT_TIME_FIFO_STATUSr 6305
#define NS_TIMESYNC_SYNCE_CLK_EVENT_CTRLr 6306
#define NS_TIMESYNC_TS0_ACCUMULATOR_0r 6307
#define NS_TIMESYNC_TS0_ACCUMULATOR_1r 6308
#define NS_TIMESYNC_TS0_ACCUMULATOR_2r 6309
#define NS_TIMESYNC_TS0_BS_INIT_CTRLr 6310
#define NS_TIMESYNC_TS0_COUNTER_ENABLEr 6311
#define NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_LOWERr 6312
#define NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_UPPERr 6313
#define NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_LOWERr 6314
#define NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_UPPERr 6315
#define NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_LOWERr 6316
#define NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_UPPERr 6317
#define NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_LOWERr 6318
#define NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_UPPERr 6319
#define NS_TIMESYNC_TS0_INIT_ACCUMULATOR_0r 6320
#define NS_TIMESYNC_TS0_INIT_ACCUMULATOR_1r 6321
#define NS_TIMESYNC_TS0_INIT_ACCUMULATOR_2r 6322
#define NS_TIMESYNC_TS0_TIMESTAMP_LOWER_STATUSr 6323
#define NS_TIMESYNC_TS0_TIMESTAMP_UPPER_STATUSr 6324
#define NS_TIMESYNC_TS0_TS_OFFSET_LOWER_STATUSr 6325
#define NS_TIMESYNC_TS0_TS_OFFSET_UPPER_STATUSr 6326
#define NS_TIMESYNC_TS1_ACCUMULATOR_0r 6327
#define NS_TIMESYNC_TS1_ACCUMULATOR_1r 6328
#define NS_TIMESYNC_TS1_ACCUMULATOR_2r 6329
#define NS_TIMESYNC_TS1_BS_INIT_CTRLr 6330
#define NS_TIMESYNC_TS1_COUNTER_ENABLEr 6331
#define NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_LOWERr 6332
#define NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_UPPERr 6333
#define NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_LOWERr 6334
#define NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_UPPERr 6335
#define NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_LOWERr 6336
#define NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_UPPERr 6337
#define NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_LOWERr 6338
#define NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_UPPERr 6339
#define NS_TIMESYNC_TS1_INIT_ACCUMULATOR_0r 6340
#define NS_TIMESYNC_TS1_INIT_ACCUMULATOR_1r 6341
#define NS_TIMESYNC_TS1_INIT_ACCUMULATOR_2r 6342
#define NS_TIMESYNC_TS1_TIMESTAMP_LOWER_STATUSr 6343
#define NS_TIMESYNC_TS1_TIMESTAMP_UPPER_STATUSr 6344
#define NS_TIMESYNC_TS1_TS_OFFSET_LOWER_STATUSr 6345
#define NS_TIMESYNC_TS1_TS_OFFSET_UPPER_STATUSr 6346
#define NS_TIMESYNC_TS_ACCUMULATOR_0r 6347
#define NS_TIMESYNC_TS_ACCUMULATOR_1r 6348
#define NS_TIMESYNC_TS_ACCUMULATOR_2r 6349
#define NS_TIMESYNC_TS_BS_INIT_CTRLr 6350
#define NS_TIMESYNC_TS_COUNTER_ENABLEr 6351
#define NS_TIMESYNC_TS_CURRENT_FREQ_CTRL_LOWERr 6352
#define NS_TIMESYNC_TS_CURRENT_FREQ_CTRL_UPPERr 6353
#define NS_TIMESYNC_TS_EVENT_FWD_CFGr 6354
#define NS_TIMESYNC_TS_FREQ_CTRL_FRAC_LOWERr 6355
#define NS_TIMESYNC_TS_FREQ_CTRL_FRAC_UPPERr 6356
#define NS_TIMESYNC_TS_FREQ_CTRL_OFFSET_LOWERr 6357
#define NS_TIMESYNC_TS_FREQ_CTRL_OFFSET_UPPERr 6358
#define NS_TIMESYNC_TS_FREQ_CTRL_UPDATE_LOWERr 6359
#define NS_TIMESYNC_TS_FREQ_CTRL_UPDATE_UPPERr 6360
#define NS_TIMESYNC_TS_INIT_ACCUMULATOR_0r 6361
#define NS_TIMESYNC_TS_INIT_ACCUMULATOR_1r 6362
#define NS_TIMESYNC_TS_INIT_ACCUMULATOR_2r 6363
#define NS_TIMESYNC_TS_TIMESTAMP_LOWER_STATUSr 6364
#define NS_TIMESYNC_TS_TIMESTAMP_UPPER_STATUSr 6365
#define NS_TIMESYNC_TS_TS_OFFSET_LOWER_STATUSr 6366
#define NS_TIMESYNC_TS_TS_OFFSET_UPPER_STATUSr 6367
#define NS_TS_CAPTURE_DLY_EVENT_CTRLr 6368
#define NS_TS_CAPTURE_DLY_LUT_CTRLr 6369
#define NS_TS_CAPTURE_DLY_STAT0r 6370
#define NS_TS_CAPTURE_DLY_STAT1r 6371
#define NS_TS_CAPTURE_STATUSr 6372
#define NS_TS_COUNTER_UPDATE_PTP_LOWERr 6373
#define NS_TS_COUNTER_UPDATE_PTP_UPPERr 6374
#define NS_TS_CPU_FIFO1_ECC_CONTROLr 6375
#define NS_TS_CPU_FIFO1_ECC_STATUSr 6376
#define NS_TS_CPU_FIFO1_TM_CONTROLr 6377
#define NS_TS_CPU_FIFO2_ECC_CONTROLr 6378
#define NS_TS_CPU_FIFO2_ECC_STATUSr 6379
#define NS_TS_CPU_FIFO2_TM_CONTROLr 6380
#define NS_TS_CPU_FIFO_ECC_CONTROLr 6381
#define NS_TS_CPU_FIFO_ECC_STATUSr 6382
#define NS_TS_CPU_FIFO_TM_CONTROLr 6383
#define NS_TS_INT_ENABLEr 6384
#define NS_TS_INT_GEN_CTRLr 6385
#define NS_TS_INT_GEN_INTERVALr 6386
#define NS_TS_INT_GEN_OFFSET_LOWERr 6387
#define NS_TS_INT_GEN_OFFSET_UPPERr 6388
#define NS_TS_INT_STATUSr 6389
#define PAXB_0_CONFIG_IND_ADDRr 6390
#define PAXB_0_CONFIG_IND_DATAr 6391
#define PAXB_0_FUNC0_IMAP0_0123_REGS_TYPEr 6392
#define PAXB_0_FUNC0_IMAP0_0r 6393
#define PAXB_0_FUNC0_IMAP0_0_UPPERr 6394
#define PAXB_0_FUNC0_IMAP0_1r 6395
#define PAXB_0_FUNC0_IMAP0_1_UPPERr 6396
#define PAXB_0_FUNC0_IMAP0_2r 6397
#define PAXB_0_FUNC0_IMAP0_2_UPPERr 6398
#define PAXB_0_FUNC0_IMAP0_3r 6399
#define PAXB_0_FUNC0_IMAP0_3_UPPERr 6400
#define PAXB_0_FUNC0_IMAP0_4r 6401
#define PAXB_0_FUNC0_IMAP0_4_UPPERr 6402
#define PAXB_0_FUNC0_IMAP0_5r 6403
#define PAXB_0_FUNC0_IMAP0_5_UPPERr 6404
#define PAXB_0_FUNC0_IMAP0_6r 6405
#define PAXB_0_FUNC0_IMAP0_6_UPPERr 6406
#define PAXB_0_FUNC0_IMAP0_7r 6407
#define PAXB_0_FUNC0_IMAP0_7_UPPERr 6408
#define PAXB_0_FUNC0_IMAP1_0r 6409
#define PAXB_0_FUNC0_IMAP1_0_UPPERr 6410
#define PAXB_0_FUNC0_IMAP1_1r 6411
#define PAXB_0_FUNC0_IMAP1_1_UPPERr 6412
#define PAXB_0_FUNC0_IMAP1_2r 6413
#define PAXB_0_FUNC0_IMAP1_2_UPPERr 6414
#define PAXB_0_FUNC0_IMAP1_3r 6415
#define PAXB_0_FUNC0_IMAP1_3_UPPERr 6416
#define PAXB_0_FUNC0_IMAP1_4r 6417
#define PAXB_0_FUNC0_IMAP1_4_UPPERr 6418
#define PAXB_0_FUNC0_IMAP1_5r 6419
#define PAXB_0_FUNC0_IMAP1_5_UPPERr 6420
#define PAXB_0_FUNC0_IMAP1_6r 6421
#define PAXB_0_FUNC0_IMAP1_6_UPPERr 6422
#define PAXB_0_FUNC0_IMAP1_7r 6423
#define PAXB_0_FUNC0_IMAP1_7_UPPERr 6424
#define PAXB_0_FUNC0_IMAP2r 6425
#define PAXB_0_FUNC0_IMAP2_UPPERr 6426
#define PAXB_0_GEN3_UC_LOADER_STATUSr 6427
#define PAXB_0_PAXB_ENDIANNESSr 6428
#define PAXB_0_PAXB_HOTSWAP_CTRLr 6429
#define PAXB_0_PAXB_HOTSWAP_DEBUG_CTRLr 6430
#define PAXB_0_PAXB_HOTSWAP_DEBUG_STATr 6431
#define PAXB_0_PAXB_HOTSWAP_STATr 6432
#define PAXB_0_PAXB_INTRCLR_DELAY_UNITr 6433
#define PAXB_0_PAXB_INTR_ENr 6434
#define PAXB_0_PAXB_INTR_STATUSr 6435
#define PAXB_0_RESET_ENABLE_IN_PCIE_LINK_DOWNr 6436
#define PAXB_0_RESET_STATUSr 6437
#define QSPI_BSPI_B0_CTRLr 6438
#define QSPI_BSPI_B0_STATUSr 6439
#define QSPI_BSPI_B1_CTRLr 6440
#define QSPI_BSPI_B1_STATUSr 6441
#define QSPI_BSPI_BITS_PER_CYCLEr 6442
#define QSPI_BSPI_BITS_PER_PHASEr 6443
#define QSPI_BSPI_BSPI_FLASH_UPPER_ADDR_BYTEr 6444
#define QSPI_BSPI_BSPI_PIO_DATAr 6445
#define QSPI_BSPI_BSPI_PIO_IODIRr 6446
#define QSPI_BSPI_BSPI_PIO_MODE_ENABLEr 6447
#define QSPI_BSPI_BSPI_XOR_ENABLEr 6448
#define QSPI_BSPI_BSPI_XOR_VALUEr 6449
#define QSPI_BSPI_BUSY_STATUSr 6450
#define QSPI_BSPI_B_CTRLr 6451
#define QSPI_BSPI_B_STATUSr 6452
#define QSPI_BSPI_CMD_AND_MODE_BYTEr 6453
#define QSPI_BSPI_FLEX_MODE_ENABLEr 6454
#define QSPI_BSPI_INTR_STATUSr 6455
#define QSPI_BSPI_MAST_N_BOOT_CTRLr 6456
#define QSPI_BSPI_REVISION_IDr 6457
#define QSPI_BSPI_SCRATCHr 6458
#define QSPI_BSPI_STRAP_OVERRIDE_CTRLr 6459
#define QSPI_MSPI_CDRAM00r 6460
#define QSPI_MSPI_CDRAM01r 6461
#define QSPI_MSPI_CDRAM02r 6462
#define QSPI_MSPI_CDRAM03r 6463
#define QSPI_MSPI_CDRAM04r 6464
#define QSPI_MSPI_CDRAM05r 6465
#define QSPI_MSPI_CDRAM06r 6466
#define QSPI_MSPI_CDRAM07r 6467
#define QSPI_MSPI_CDRAM08r 6468
#define QSPI_MSPI_CDRAM09r 6469
#define QSPI_MSPI_CDRAM10r 6470
#define QSPI_MSPI_CDRAM11r 6471
#define QSPI_MSPI_CDRAM12r 6472
#define QSPI_MSPI_CDRAM13r 6473
#define QSPI_MSPI_CDRAM14r 6474
#define QSPI_MSPI_CDRAM15r 6475
#define QSPI_MSPI_CDRAMr 6476
#define QSPI_MSPI_CPTQPr 6477
#define QSPI_MSPI_DISABLE_FLUSH_GENr 6478
#define QSPI_MSPI_ENDQPr 6479
#define QSPI_MSPI_INTERRUPT_MSPI_DONEr 6480
#define QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONEr 6481
#define QSPI_MSPI_MSPI_STATUSr 6482
#define QSPI_MSPI_NEWQPr 6483
#define QSPI_MSPI_RXRAM00r 6484
#define QSPI_MSPI_RXRAM01r 6485
#define QSPI_MSPI_RXRAM02r 6486
#define QSPI_MSPI_RXRAM03r 6487
#define QSPI_MSPI_RXRAM04r 6488
#define QSPI_MSPI_RXRAM05r 6489
#define QSPI_MSPI_RXRAM06r 6490
#define QSPI_MSPI_RXRAM07r 6491
#define QSPI_MSPI_RXRAM08r 6492
#define QSPI_MSPI_RXRAM09r 6493
#define QSPI_MSPI_RXRAM10r 6494
#define QSPI_MSPI_RXRAM11r 6495
#define QSPI_MSPI_RXRAM12r 6496
#define QSPI_MSPI_RXRAM13r 6497
#define QSPI_MSPI_RXRAM14r 6498
#define QSPI_MSPI_RXRAM15r 6499
#define QSPI_MSPI_RXRAM16r 6500
#define QSPI_MSPI_RXRAM17r 6501
#define QSPI_MSPI_RXRAM18r 6502
#define QSPI_MSPI_RXRAM19r 6503
#define QSPI_MSPI_RXRAM20r 6504
#define QSPI_MSPI_RXRAM21r 6505
#define QSPI_MSPI_RXRAM22r 6506
#define QSPI_MSPI_RXRAM23r 6507
#define QSPI_MSPI_RXRAM24r 6508
#define QSPI_MSPI_RXRAM25r 6509
#define QSPI_MSPI_RXRAM26r 6510
#define QSPI_MSPI_RXRAM27r 6511
#define QSPI_MSPI_RXRAM28r 6512
#define QSPI_MSPI_RXRAM29r 6513
#define QSPI_MSPI_RXRAM30r 6514
#define QSPI_MSPI_RXRAM31r 6515
#define QSPI_MSPI_RXRAMr 6516
#define QSPI_MSPI_SPCR0_LSBr 6517
#define QSPI_MSPI_SPCR0_MSBr 6518
#define QSPI_MSPI_SPCR1_LSBr 6519
#define QSPI_MSPI_SPCR1_MSBr 6520
#define QSPI_MSPI_SPCR2r 6521
#define QSPI_MSPI_TXRAM00r 6522
#define QSPI_MSPI_TXRAM01r 6523
#define QSPI_MSPI_TXRAM02r 6524
#define QSPI_MSPI_TXRAM03r 6525
#define QSPI_MSPI_TXRAM04r 6526
#define QSPI_MSPI_TXRAM05r 6527
#define QSPI_MSPI_TXRAM06r 6528
#define QSPI_MSPI_TXRAM07r 6529
#define QSPI_MSPI_TXRAM08r 6530
#define QSPI_MSPI_TXRAM09r 6531
#define QSPI_MSPI_TXRAM10r 6532
#define QSPI_MSPI_TXRAM11r 6533
#define QSPI_MSPI_TXRAM12r 6534
#define QSPI_MSPI_TXRAM13r 6535
#define QSPI_MSPI_TXRAM14r 6536
#define QSPI_MSPI_TXRAM15r 6537
#define QSPI_MSPI_TXRAM16r 6538
#define QSPI_MSPI_TXRAM17r 6539
#define QSPI_MSPI_TXRAM18r 6540
#define QSPI_MSPI_TXRAM19r 6541
#define QSPI_MSPI_TXRAM20r 6542
#define QSPI_MSPI_TXRAM21r 6543
#define QSPI_MSPI_TXRAM22r 6544
#define QSPI_MSPI_TXRAM23r 6545
#define QSPI_MSPI_TXRAM24r 6546
#define QSPI_MSPI_TXRAM25r 6547
#define QSPI_MSPI_TXRAM26r 6548
#define QSPI_MSPI_TXRAM27r 6549
#define QSPI_MSPI_TXRAM28r 6550
#define QSPI_MSPI_TXRAM29r 6551
#define QSPI_MSPI_TXRAM30r 6552
#define QSPI_MSPI_TXRAM31r 6553
#define QSPI_MSPI_TXRAMr 6554
#define QSPI_MSPI_WRITE_LOCKr 6555
#define RX_DCB 6556
#define SEQ_RST_CONFIGr 6557
#define SEQ_RST_DEBUGr 6558
#define SMBUS0_ADDRESSr 6559
#define SMBUS0_BIT_BANG_CONTROLr 6560
#define SMBUS0_CONFIGr 6561
#define SMBUS0_EVENT_ENABLEr 6562
#define SMBUS0_EVENT_STATUSr 6563
#define SMBUS0_MASTER_COMMANDr 6564
#define SMBUS0_MASTER_DATA_READr 6565
#define SMBUS0_MASTER_DATA_WRITEr 6566
#define SMBUS0_MASTER_FIFO_CONTROLr 6567
#define SMBUS0_SLAVE_COMMANDr 6568
#define SMBUS0_SLAVE_DATA_READr 6569
#define SMBUS0_SLAVE_DATA_WRITEr 6570
#define SMBUS0_SLAVE_FIFO_CONTROLr 6571
#define SMBUS0_TIMING_CONFIGr 6572
#define SMBUS0_TIMING_CONFIG_2r 6573
#define SMBUS1_ADDRESSr 6574
#define SMBUS1_BIT_BANG_CONTROLr 6575
#define SMBUS1_CONFIGr 6576
#define SMBUS1_EVENT_ENABLEr 6577
#define SMBUS1_EVENT_STATUSr 6578
#define SMBUS1_MASTER_COMMANDr 6579
#define SMBUS1_MASTER_DATA_READr 6580
#define SMBUS1_MASTER_DATA_WRITEr 6581
#define SMBUS1_MASTER_FIFO_CONTROLr 6582
#define SMBUS1_SLAVE_COMMANDr 6583
#define SMBUS1_SLAVE_DATA_READr 6584
#define SMBUS1_SLAVE_DATA_WRITEr 6585
#define SMBUS1_SLAVE_FIFO_CONTROLr 6586
#define SMBUS1_TIMING_CONFIGr 6587
#define SMBUS1_TIMING_CONFIG_2r 6588
#define TX_DCB 6589
#define U0_LED_ACCU_CTRLr 6590
#define U0_LED_ACCU_STATUSr 6591
#define U0_LED_CLK_DIV_CTRLr 6592
#define U0_LED_INTR_ENABLEr 6593
#define U0_LED_REFRESH_CTRLr 6594
#define U0_LED_SEND_CTRLr 6595
#define U0_LED_SEND_CTRL_0r 6596
#define U0_LED_SEND_CTRL_1r 6597
#define U0_LED_SEND_CTRL_2r 6598
#define U0_LED_SEND_CTRL_3r 6599
#define U0_LED_SEND_CTRL_4r 6600
#define U0_LED_SEND_STATUSr 6601
#define U0_LED_SRAM_CTRLr 6602
#define U0_LED_SRAM_ECC_CTRLr 6603
#define U0_LED_SRAM_ECC_STATUSr 6604
#define U0_LED_SW_CNFG_LINKr 6605
#define U0_LED_SW_CNFG_LINK_1023_992r 6606
#define U0_LED_SW_CNFG_LINK_127_96r 6607
#define U0_LED_SW_CNFG_LINK_159_128r 6608
#define U0_LED_SW_CNFG_LINK_191_160r 6609
#define U0_LED_SW_CNFG_LINK_223_192r 6610
#define U0_LED_SW_CNFG_LINK_255_224r 6611
#define U0_LED_SW_CNFG_LINK_287_256r 6612
#define U0_LED_SW_CNFG_LINK_319_288r 6613
#define U0_LED_SW_CNFG_LINK_31_0r 6614
#define U0_LED_SW_CNFG_LINK_351_320r 6615
#define U0_LED_SW_CNFG_LINK_383_352r 6616
#define U0_LED_SW_CNFG_LINK_415_384r 6617
#define U0_LED_SW_CNFG_LINK_447_416r 6618
#define U0_LED_SW_CNFG_LINK_479_448r 6619
#define U0_LED_SW_CNFG_LINK_511_480r 6620
#define U0_LED_SW_CNFG_LINK_543_512r 6621
#define U0_LED_SW_CNFG_LINK_575_544r 6622
#define U0_LED_SW_CNFG_LINK_607_576r 6623
#define U0_LED_SW_CNFG_LINK_639_608r 6624
#define U0_LED_SW_CNFG_LINK_63_32r 6625
#define U0_LED_SW_CNFG_LINK_671_640r 6626
#define U0_LED_SW_CNFG_LINK_703_672r 6627
#define U0_LED_SW_CNFG_LINK_735_704r 6628
#define U0_LED_SW_CNFG_LINK_767_736r 6629
#define U0_LED_SW_CNFG_LINK_799_768r 6630
#define U0_LED_SW_CNFG_LINK_831_800r 6631
#define U0_LED_SW_CNFG_LINK_863_832r 6632
#define U0_LED_SW_CNFG_LINK_895_864r 6633
#define U0_LED_SW_CNFG_LINK_927_896r 6634
#define U0_LED_SW_CNFG_LINK_959_928r 6635
#define U0_LED_SW_CNFG_LINK_95_64r 6636
#define U0_LED_SW_CNFG_LINK_991_960r 6637
#define U0_M0SSQ_1KB_FLOP_BASED_SRAMr 6638
#define U0_M0SSQ_ADDR_REMAP_WINDOW_0_LSBr 6639
#define U0_M0SSQ_ADDR_REMAP_WINDOW_0_MSBr 6640
#define U0_M0SSQ_ADDR_REMAP_WINDOW_1_LSBr 6641
#define U0_M0SSQ_ADDR_REMAP_WINDOW_1_MSBr 6642
#define U0_M0SSQ_ADDR_REMAP_WINDOW_2_LSBr 6643
#define U0_M0SSQ_ADDR_REMAP_WINDOW_2_MSBr 6644
#define U0_M0SSQ_ADDR_REMAP_WINDOW_3_LSBr 6645
#define U0_M0SSQ_ADDR_REMAP_WINDOW_3_MSBr 6646
#define U0_M0SSQ_CTRLr 6647
#define U0_M0SSQ_DBGr 6648
#define U0_M0SSQ_DBG_CTRLr 6649
#define U0_M0SSQ_FAS_CTRLr 6650
#define U0_M0SSQ_FAS_GENERICr 6651
#define U0_M0SSQ_FAS_STATUSr 6652
#define U0_M0SS_CONTROLr 6653
#define U0_M0SS_DEBUG_CONTROLr 6654
#define U0_M0SS_ECC_CTRLr 6655
#define U0_M0SS_ECC_STATUSr 6656
#define U0_M0SS_ECOr 6657
#define U0_M0SS_INTRr 6658
#define U0_M0SS_INTR_127_96r 6659
#define U0_M0SS_INTR_159_128r 6660
#define U0_M0SS_INTR_191_160r 6661
#define U0_M0SS_INTR_223_192r 6662
#define U0_M0SS_INTR_255_224r 6663
#define U0_M0SS_INTR_31_0r 6664
#define U0_M0SS_INTR_63_32r 6665
#define U0_M0SS_INTR_95_64r 6666
#define U0_M0SS_INTR_CONTROLr 6667
#define U0_M0SS_INTR_ENABLEr 6668
#define U0_M0SS_INTR_MASKr 6669
#define U0_M0SS_INTR_MASK_127_96r 6670
#define U0_M0SS_INTR_MASK_159_128r 6671
#define U0_M0SS_INTR_MASK_191_160r 6672
#define U0_M0SS_INTR_MASK_223_192r 6673
#define U0_M0SS_INTR_MASK_255_224r 6674
#define U0_M0SS_INTR_MASK_31_0r 6675
#define U0_M0SS_INTR_MASK_63_32r 6676
#define U0_M0SS_INTR_MASK_95_64r 6677
#define U0_M0SS_RAW_INTRr 6678
#define U0_M0SS_RAW_INTR_127_96r 6679
#define U0_M0SS_RAW_INTR_159_128r 6680
#define U0_M0SS_RAW_INTR_191_160r 6681
#define U0_M0SS_RAW_INTR_223_192r 6682
#define U0_M0SS_RAW_INTR_255_224r 6683
#define U0_M0SS_RAW_INTR_31_0r 6684
#define U0_M0SS_RAW_INTR_63_32r 6685
#define U0_M0SS_RAW_INTR_95_64r 6686
#define U0_M0SS_STATUSr 6687
#define U0_M0SS_TCM_CTRLr 6688
#define U1_M0SS_CONTROLr 6689
#define U1_M0SS_DEBUG_CONTROLr 6690
#define U1_M0SS_ECC_CTRLr 6691
#define U1_M0SS_ECC_STATUSr 6692
#define U1_M0SS_ECOr 6693
#define U1_M0SS_INTRr 6694
#define U1_M0SS_INTR_127_96r 6695
#define U1_M0SS_INTR_159_128r 6696
#define U1_M0SS_INTR_191_160r 6697
#define U1_M0SS_INTR_223_192r 6698
#define U1_M0SS_INTR_255_224r 6699
#define U1_M0SS_INTR_31_0r 6700
#define U1_M0SS_INTR_63_32r 6701
#define U1_M0SS_INTR_95_64r 6702
#define U1_M0SS_INTR_CONTROLr 6703
#define U1_M0SS_INTR_ENABLEr 6704
#define U1_M0SS_INTR_MASKr 6705
#define U1_M0SS_INTR_MASK_127_96r 6706
#define U1_M0SS_INTR_MASK_159_128r 6707
#define U1_M0SS_INTR_MASK_191_160r 6708
#define U1_M0SS_INTR_MASK_223_192r 6709
#define U1_M0SS_INTR_MASK_255_224r 6710
#define U1_M0SS_INTR_MASK_31_0r 6711
#define U1_M0SS_INTR_MASK_63_32r 6712
#define U1_M0SS_INTR_MASK_95_64r 6713
#define U1_M0SS_RAW_INTRr 6714
#define U1_M0SS_RAW_INTR_127_96r 6715
#define U1_M0SS_RAW_INTR_159_128r 6716
#define U1_M0SS_RAW_INTR_191_160r 6717
#define U1_M0SS_RAW_INTR_223_192r 6718
#define U1_M0SS_RAW_INTR_255_224r 6719
#define U1_M0SS_RAW_INTR_31_0r 6720
#define U1_M0SS_RAW_INTR_63_32r 6721
#define U1_M0SS_RAW_INTR_95_64r 6722
#define U1_M0SS_STATUSr 6723
#define U1_M0SS_TCM_CTRLr 6724
#define U2_M0SS_CONTROLr 6725
#define U2_M0SS_DEBUG_CONTROLr 6726
#define U2_M0SS_ECC_CTRLr 6727
#define U2_M0SS_ECC_STATUSr 6728
#define U2_M0SS_ECOr 6729
#define U2_M0SS_INTRr 6730
#define U2_M0SS_INTR_127_96r 6731
#define U2_M0SS_INTR_159_128r 6732
#define U2_M0SS_INTR_191_160r 6733
#define U2_M0SS_INTR_223_192r 6734
#define U2_M0SS_INTR_255_224r 6735
#define U2_M0SS_INTR_31_0r 6736
#define U2_M0SS_INTR_63_32r 6737
#define U2_M0SS_INTR_95_64r 6738
#define U2_M0SS_INTR_CONTROLr 6739
#define U2_M0SS_INTR_ENABLEr 6740
#define U2_M0SS_INTR_MASKr 6741
#define U2_M0SS_INTR_MASK_127_96r 6742
#define U2_M0SS_INTR_MASK_159_128r 6743
#define U2_M0SS_INTR_MASK_191_160r 6744
#define U2_M0SS_INTR_MASK_223_192r 6745
#define U2_M0SS_INTR_MASK_255_224r 6746
#define U2_M0SS_INTR_MASK_31_0r 6747
#define U2_M0SS_INTR_MASK_63_32r 6748
#define U2_M0SS_INTR_MASK_95_64r 6749
#define U2_M0SS_RAW_INTRr 6750
#define U2_M0SS_RAW_INTR_127_96r 6751
#define U2_M0SS_RAW_INTR_159_128r 6752
#define U2_M0SS_RAW_INTR_191_160r 6753
#define U2_M0SS_RAW_INTR_223_192r 6754
#define U2_M0SS_RAW_INTR_255_224r 6755
#define U2_M0SS_RAW_INTR_31_0r 6756
#define U2_M0SS_RAW_INTR_63_32r 6757
#define U2_M0SS_RAW_INTR_95_64r 6758
#define U2_M0SS_STATUSr 6759
#define U2_M0SS_TCM_CTRLr 6760
#define U3_M0SS_CONTROLr 6761
#define U3_M0SS_DEBUG_CONTROLr 6762
#define U3_M0SS_ECC_CTRLr 6763
#define U3_M0SS_ECC_STATUSr 6764
#define U3_M0SS_ECOr 6765
#define U3_M0SS_INTRr 6766
#define U3_M0SS_INTR_127_96r 6767
#define U3_M0SS_INTR_159_128r 6768
#define U3_M0SS_INTR_191_160r 6769
#define U3_M0SS_INTR_223_192r 6770
#define U3_M0SS_INTR_255_224r 6771
#define U3_M0SS_INTR_31_0r 6772
#define U3_M0SS_INTR_63_32r 6773
#define U3_M0SS_INTR_95_64r 6774
#define U3_M0SS_INTR_CONTROLr 6775
#define U3_M0SS_INTR_ENABLEr 6776
#define U3_M0SS_INTR_MASKr 6777
#define U3_M0SS_INTR_MASK_127_96r 6778
#define U3_M0SS_INTR_MASK_159_128r 6779
#define U3_M0SS_INTR_MASK_191_160r 6780
#define U3_M0SS_INTR_MASK_223_192r 6781
#define U3_M0SS_INTR_MASK_255_224r 6782
#define U3_M0SS_INTR_MASK_31_0r 6783
#define U3_M0SS_INTR_MASK_63_32r 6784
#define U3_M0SS_INTR_MASK_95_64r 6785
#define U3_M0SS_RAW_INTRr 6786
#define U3_M0SS_RAW_INTR_127_96r 6787
#define U3_M0SS_RAW_INTR_159_128r 6788
#define U3_M0SS_RAW_INTR_191_160r 6789
#define U3_M0SS_RAW_INTR_223_192r 6790
#define U3_M0SS_RAW_INTR_255_224r 6791
#define U3_M0SS_RAW_INTR_31_0r 6792
#define U3_M0SS_RAW_INTR_63_32r 6793
#define U3_M0SS_RAW_INTR_95_64r 6794
#define U3_M0SS_STATUSr 6795
#define U3_M0SS_TCM_CTRLr 6796
#define BCM56990_B0_ENUM_COUNT 6797


#define ABORTf 0
#define ABORTEDf 1
#define ABORT_DMAf 2
#define ACC0f 3
#define ACC1f 4
#define ACC2f 5
#define ACCESS_MODEf 6
#define ACCUMULATOR_OVERFLOW_PIPE0f 7
#define ACCUMULATOR_OVERFLOW_PIPE1f 8
#define ACCUMULATOR_OVERFLOW_PIPE2f 9
#define ACCUMULATOR_OVERFLOW_PIPE3f 10
#define ACCUMULATOR_OVERFLOW_PIPE4f 11
#define ACCUMULATOR_OVERFLOW_PIPE5f 12
#define ACCUMULATOR_OVERFLOW_PIPE6f 13
#define ACCUMULATOR_OVERFLOW_PIPE7f 14
#define ACCUM_COMP_CNTf 15
#define ACCURACYf 16
#define ACCU_DONEf 17
#define ACTIONf 18
#define ACTION_DATAf 19
#define ACTION_EN_CFAP0f 20
#define ACTION_EN_CFAP1f 21
#define ACTION_EN_THDI0f 22
#define ACTION_EN_THDI1f 23
#define ACTION_EN_THDO0f 24
#define ACTION_EN_THDO1f 25
#define ACTION_EN_THDR0f 26
#define ACTION_EN_THDR1f 27
#define ACTION_PRI_MODIFIERf 28
#define ACTION_PROFILE_IDf 29
#define ACTION_SET_BITMAPf 30
#define ACTION_TABLE_A_INDEXf 31
#define ACTION_TABLE_B_INDEXf 32
#define ACTIVEf 33
#define AC_HI_DURf 34
#define AC_LO_DURf 35
#define ADAPTIVE_ALPHA_GROUPf 36
#define ADAPT_LOOKUP_1_ENABLEf 37
#define ADAPT_LOOKUP_1_MISS_DROPf 38
#define ADAPT_LOOKUP_2_ENABLEf 39
#define ADAPT_LOOKUP_ENABLEf 40
#define ADAPT_LOOKUP_KEY_SELf 41
#define ADAPT_LOOKUP_MISS_DROPf 42
#define ADAPT_MISS_TOCPUf 43
#define ADAPT_PORT_GROUP_IDf 44
#define ADAPT_PORT_GROUP_ID_SELf 45
#define ADAPT_PORT_GROUP_ID_SEL_1f 46
#define ADAPT_PORT_GROUP_ID_SEL_2f 47
#define ADDRf 48
#define ADDRESSf 49
#define ADDR_4BYTE_N_3BYTEf 50
#define ADDR_BPC_MODEf 51
#define ADDR_BPC_SELECTf 52
#define ADDR_BPP_SELECTf 53
#define ADDR_HIf 54
#define ADDR_LOf 55
#define AGGREGATE_FIFO_MEM_OVERFLOWf 56
#define AGGREGATE_FIFO_PTR_IN_USE_OVERFLOWf 57
#define AGGREGATOR_LOCKUPf 58
#define ALERTf 59
#define ALERT_LVT11f 60
#define ALERT_LVT8f 61
#define ALERT_SVT11f 62
#define ALERT_SVT8f 63
#define ALERT_ULVT11f 64
#define ALERT_ULVT8f 65
#define ALLf 66
#define ALLOWED_BASE_HDRf 67
#define ALLOWED_PORT_BITMAP_PROFILE_PTRf 68
#define ALLOWMSIINDUMMYf 69
#define ALLOW_GLOBAL_ROUTEf 70
#define ALLOW_GSHf 71
#define ALLOW_IPMC_INDEX_WRAP_AROUNDf 72
#define ALLOW_L2MC_INDEX_WRAP_AROUNDf 73
#define ALLOW_NON_GSHf 74
#define ALL_IDL_HI_OSCSf 75
#define ALL_IDL_LOW_OSCSf 76
#define ALPHA_IDX_SP0f 77
#define ALPHA_IDX_SP1f 78
#define ALPHA_IDX_SP2f 79
#define ALPHA_IDX_SP3f 80
#define ALPM1_DATA0f 81
#define ALPM1_DATA1f 82
#define ALPM2_DATAf 83
#define ALPM_KEY_MODEf 84
#define ALTERNATE_PATH_BIASf 85
#define ALTERNATE_PATH_COSTf 86
#define ALT_TTL_FNf 87
#define ALT_TTL_FN_ECC_ENf 88
#define ALT_TTL_FN_SELf 89
#define ALWAYS_CRC_REGENf 90
#define AM_COMPRESSION_MODEf 91
#define AM_DATAf 92
#define AM_LOCK_FSM_MODEf 93
#define AM_SIZEf 94
#define AM_SPACING_CREDITSf 95
#define AM_SPACING_NO_RSf 96
#define AM_SPACING_RSf 97
#define AM_TABLE_INDEXf 98
#define ANY_CELL_100G_MIN_SPACINGf 99
#define ANY_CELL_200G_MIN_SPACINGf 100
#define ANY_CELL_400G_MIN_SPACINGf 101
#define ANY_CELL_50G_MIN_SPACINGf 102
#define AN_COMPLETED_SW_AN_INTERRUPTf 103
#define AN_GOOD_CHK_AN_INTERRUPTf 104
#define AN_TIMER_SELECTf 105
#define APB_TIMEOUT_INTR_ENf 106
#define APB_TIMEOUT_INTR_STATUSf 107
#define APPLY_EGR_MASK_ON_L2f 108
#define APPLY_EGR_MASK_ON_L3f 109
#define APPLY_EGR_MASK_ON_UC_ONLYf 110
#define APPLY_MTU_CHECK_ON_HIGIG_IPMCf 111
#define ARBITER_DISABLE_BANK_BLOCKINGf 112
#define ARBITER_PIPE_RR_ENABLEf 113
#define ARBITER_PIPE_RR_MODEf 114
#define ARCACHEf 115
#define ARP_RARP_EXTRACTION_MODEf 116
#define ARP_RARP_TERMINATION_ALLOWEDf 117
#define ARP_RARP_TO_FPf 118
#define ARP_REPLY_DROPf 119
#define ARP_REPLY_TO_CPUf 120
#define ARP_REQUEST_DROPf 121
#define ARP_REQUEST_TO_CPUf 122
#define ARP_VALIDATION_ENf 123
#define ARS_ROSC_TYPE_SELf 124
#define ASSERT_LAGGING_DEBUGf 125
#define ASSIGNED_QUALITYf 126
#define ASSOC_DATAf 127
#define ASSOC_DATA0f 128
#define ASSOC_DATA0_COMP_ASSOC_DATA_FULLf 129
#define ASSOC_DATA0_COMP_ASSOC_DATA_FULL_COMPRESSION_IDf 130
#define ASSOC_DATA0_COMP_ASSOC_DATA_FULL_INT_ACTION_PROFILE_IDXf 131
#define ASSOC_DATA0_COMP_ASSOC_DATA_FULL_INT_FLOW_CLASSf 132
#define ASSOC_DATA0_L3MC_ASSOC_DATA_FULLf 133
#define ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_CLASS_IDf 134
#define ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_DST_DISCARDf 135
#define ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_EXPECTED_L3_IIFf 136
#define ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_FLEX_CTR_ACTION_SELf 137
#define ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_FLEX_CTR_OBJECTf 138
#define ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_IPMC_EXPECTED_L3_IIF_MISMATCH_DROPf 139
#define ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_IPMC_EXPECTED_L3_IIF_MISMATCH_TOCPUf 140
#define ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_IPV6_SIP_LINK_LOCAL_DROPf 141
#define ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_L3MC_INDEXf 142
#define ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_PORT_NUMf 143
#define ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_SRC_PORT_VALIDf 144
#define ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_Tf 145
#define ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_TGIDf 146
#define ASSOC_DATA0_LPM_ASSOC_DATA_FULLf 147
#define ASSOC_DATA0_LPM_ASSOC_DATA_FULL_BFD_ENABLEf 148
#define ASSOC_DATA0_LPM_ASSOC_DATA_FULL_CLASS_IDf 149
#define ASSOC_DATA0_LPM_ASSOC_DATA_FULL_DESTINATIONf 150
#define ASSOC_DATA0_LPM_ASSOC_DATA_FULL_DEST_TYPEf 151
#define ASSOC_DATA0_LPM_ASSOC_DATA_FULL_DST_DISCARDf 152
#define ASSOC_DATA0_LPM_ASSOC_DATA_FULL_FLEX_CTR_ACTION_SELf 153
#define ASSOC_DATA0_LPM_ASSOC_DATA_FULL_FLEX_CTR_OBJECTf 154
#define ASSOC_DATA0_LPM_ASSOC_DATA_FULL_INT_ACTION_PROFILE_IDXf 155
#define ASSOC_DATA0_LPM_ASSOC_DATA_FULL_INT_FLOW_CLASSf 156
#define ASSOC_DATA0_LPM_ASSOC_DATA_FULL_LOCAL_ADDRESSf 157
#define ASSOC_DATA0_LPM_ASSOC_DATA_FULL_PRIf 158
#define ASSOC_DATA0_LPM_ASSOC_DATA_FULL_RPEf 159
#define ASSOC_DATA0_POLICY_DATAf 160
#define ASSOC_DATA1f 161
#define ASSOC_DATA1_COMP_ASSOC_DATA_FULLf 162
#define ASSOC_DATA1_COMP_ASSOC_DATA_FULL_COMPRESSION_IDf 163
#define ASSOC_DATA1_COMP_ASSOC_DATA_FULL_INT_ACTION_PROFILE_IDXf 164
#define ASSOC_DATA1_COMP_ASSOC_DATA_FULL_INT_FLOW_CLASSf 165
#define ASSOC_DATA1_L3MC_ASSOC_DATA_FULLf 166
#define ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_CLASS_IDf 167
#define ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_DST_DISCARDf 168
#define ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_EXPECTED_L3_IIFf 169
#define ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_FLEX_CTR_ACTION_SELf 170
#define ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_FLEX_CTR_OBJECTf 171
#define ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_IPMC_EXPECTED_L3_IIF_MISMATCH_DROPf 172
#define ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_IPMC_EXPECTED_L3_IIF_MISMATCH_TOCPUf 173
#define ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_IPV6_SIP_LINK_LOCAL_DROPf 174
#define ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_L3MC_INDEXf 175
#define ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_PORT_NUMf 176
#define ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_SRC_PORT_VALIDf 177
#define ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_Tf 178
#define ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_TGIDf 179
#define ASSOC_DATA1_LPM_ASSOC_DATA_FULLf 180
#define ASSOC_DATA1_LPM_ASSOC_DATA_FULL_BFD_ENABLEf 181
#define ASSOC_DATA1_LPM_ASSOC_DATA_FULL_CLASS_IDf 182
#define ASSOC_DATA1_LPM_ASSOC_DATA_FULL_DESTINATIONf 183
#define ASSOC_DATA1_LPM_ASSOC_DATA_FULL_DEST_TYPEf 184
#define ASSOC_DATA1_LPM_ASSOC_DATA_FULL_DST_DISCARDf 185
#define ASSOC_DATA1_LPM_ASSOC_DATA_FULL_FLEX_CTR_ACTION_SELf 186
#define ASSOC_DATA1_LPM_ASSOC_DATA_FULL_FLEX_CTR_OBJECTf 187
#define ASSOC_DATA1_LPM_ASSOC_DATA_FULL_INT_ACTION_PROFILE_IDXf 188
#define ASSOC_DATA1_LPM_ASSOC_DATA_FULL_INT_FLOW_CLASSf 189
#define ASSOC_DATA1_LPM_ASSOC_DATA_FULL_LOCAL_ADDRESSf 190
#define ASSOC_DATA1_LPM_ASSOC_DATA_FULL_PRIf 191
#define ASSOC_DATA1_LPM_ASSOC_DATA_FULL_RPEf 192
#define ASSOC_DATA1_POLICY_DATAf 193
#define ATE_TEST_ENf 194
#define ATOMICITY_DISABLEf 195
#define AUTOCONFIGON_NDIVUPDATEf 196
#define AUTO_CORRECT_1BIT_ECC_ENf 197
#define AUX_BYP_EN_NOLOCKf 198
#define AUX_BYP_EN_WREFCLKf 199
#define AUX_CELL_LEN_ERRf 200
#define AUX_ECC_ENf 201
#define AUX_ENf 202
#define AUX_FIFO_ECC_ERRf 203
#define AUX_FIFO_ERRf 204
#define AUX_MIN_CREDIT_COUNTf 205
#define AUX_POST_DIFFCMOS_ENf 206
#define AUX_POST_ENABLEBf 207
#define AUX_SELf 208
#define AUX_SOP_EOP_ERRf 209
#define AUX_TAG_A_SELf 210
#define AUX_TAG_B_SELf 211
#define AVERAGE_IPGf 212
#define AVERAGE_R_EXTf 213
#define AVERAGE_R_HZ_0P25UMf 214
#define AVERAGE_R_HZ_0P5UMf 215
#define AVERAGE_R_HZ_1UMf 216
#define AVERAGE_R_VT_0P25UMf 217
#define AVERAGE_R_VT_0P5UMf 218
#define AVERAGE_R_VT_1UMf 219
#define AVG_ITM0_PORT_QSIZE_FRACTIONf 220
#define AVG_ITM0_PORT_QSIZE_REALNUMf 221
#define AVG_ITM1_PORT_QSIZE_FRACTIONf 222
#define AVG_ITM1_PORT_QSIZE_REALNUMf 223
#define AVG_PORT_LOADING_FRACTIONf 224
#define AVG_PORT_LOADING_REALNUMf 225
#define AVG_QSIZEf 226
#define AVG_QSIZE_FRACTIONf 227
#define AVG_QSIZE_FULLf 228
#define AVG_TOTAL_PORT_QSIZE_FRACTIONf 229
#define AVG_TOTAL_PORT_QSIZE_REALNUMf 230
#define AVSTOP_STATUS_SPAREf 231
#define AVS_DISABLEf 232
#define AVS_INTR_STAT_CLEARf 233
#define AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_BITMAPf 234
#define AVS_PVTMON_BGf 235
#define AVS_PVTMON_REF_MAXf 236
#define AVS_PVTMON_REF_MIN0f 237
#define AVS_PVTMON_REF_MIN1f 238
#define AVS_PWDf 239
#define AVS_REG_CONVERGENCE_STATUS_BITf 240
#define AVS_REG_INFOf 241
#define AVS_REG_STATUS_INf 242
#define AVS_REG_TOP_DISABLE_ANALOG_REGULATORf 243
#define AVS_REG_TOP_ENABLE_LVM_GL_PH2f 244
#define AVS_REG_TOP_LVM_GLf 245
#define AVS_REG_TOP_LVM_GL_ENABLE_VTRAPf 246
#define AVS_REG_TOP_LVM_LLf 247
#define AVS_REG_TOP_RDT_CAM_LLf 248
#define AVS_REG_TOP_RDT_DP_LLf 249
#define AVS_REG_TOP_RDT_RF_LLf 250
#define AVS_REG_TOP_RDT_SC_LLf 251
#define AVS_REG_TOP_RDT_SP_LLf 252
#define AVS_REG_TOP_STATUS_LVM_GLf 253
#define AVS_REG_TOP_WBT_CAM_LLf 254
#define AVS_REG_TOP_WBT_DP_LLf 255
#define AVS_REG_TOP_WBT_RF_LLf 256
#define AVS_REG_TOP_WBT_SC_LLf 257
#define AVS_REG_TOP_WBT_SP_LLf 258
#define AVS_RESERVEDf 259
#define AVS_RESET_Nf 260
#define AVS_ROSC_THRESHOLD1f 261
#define AVS_ROSC_THRESHOLD2f 262
#define AVS_SRAM_MON_VALIDf 263
#define AVS_SW_MDONEf 264
#define AVS_TEMPERATURE_RESETf 265
#define AVS_TMON_OVERTEMP_RESETf 266
#define AVS_TMON_THRESHOLD_INTERRUPTf 267
#define AVS_VDDC_MON_MAX0_Nf 268
#define AVS_VDDC_MON_MAX1_Nf 269
#define AVS_VDDC_MON_MIN0_Nf 270
#define AVS_VDDC_MON_MIN1_Nf 271
#define AVS_VDDC_MON_WARNING0f 272
#define AVS_VDDC_MON_WARNING1f 273
#define AVS_VTRAP_ENABLEf 274
#define AWCACHEf 275
#define AXIDUMMYSLAVE_MODEf 276
#define AXIDUMMY_RDRESPf 277
#define AXIDUMMY_WRRESPf 278
#define AXIID_0_OUTSTD_LIMITf 279
#define AXIID_1_OUTSTD_LIMITf 280
#define AXIID_2_OUTSTD_LIMITf 281
#define AXIID_3_OUTSTD_LIMITf 282
#define AXIID_4_OUTSTD_LIMITf 283
#define AXIID_5_OUTSTD_LIMITf 284
#define AXIID_6_OUTSTD_LIMITf 285
#define AXIID_7_OUTSTD_LIMITf 286
#define AXI_IDf 287
#define A_CVALUE_1_OPf 288
#define A_CVALUE_1_SELECTf 289
#define A_UPDATE_FN_TRUEf 290
#define B0_ADDRESSf 291
#define B0_EMPTYf 292
#define B0_FLUSHf 293
#define B0_FULLf 294
#define B0_HASH_OFFSETf 295
#define B0_HITf 296
#define B0_MISSf 297
#define B0_PREFETCH_ACTIVEf 298
#define B127_TO_96f 299
#define B159_TO_128f 300
#define B191_TO_160f 301
#define B1_ADDRESSf 302
#define B1_EMPTYf 303
#define B1_FLUSHf 304
#define B1_FULLf 305
#define B1_HASH_OFFSETf 306
#define B1_HITf 307
#define B1_MISSf 308
#define B1_PREFETCH_ACTIVEf 309
#define B223_TO_192f 310
#define B255_TO_224f 311
#define B2_HASH_OFFSETf 312
#define B31_TO_0f 313
#define B3_HASH_OFFSETf 314
#define B63_TO_32f 315
#define B95_TO_64f 316
#define BANKDISABLE_BMPf 317
#define BANK_0_1_MODEf 318
#define BANK_0_ENABLEf 319
#define BANK_0_OBJECTf 320
#define BANK_1_ENABLEf 321
#define BANK_1_OBJECTf 322
#define BANK_2_3_MODEf 323
#define BANK_2_ENABLEf 324
#define BANK_2_OBJECTf 325
#define BANK_3_ENABLEf 326
#define BANK_3_OBJECTf 327
#define BANK_ALMOST_FULL_THDf 328
#define BANK_BITMAP_START_OFFSETf 329
#define BANK_RANGE_CHECKERf 330
#define BANK_STAT_MONITOR_CLEARf 331
#define BANK_SUSCEPTIBLE_THDf 332
#define BASEv_HEADER_DATAf 333
#define BASE_HDR_NAMESPACE_MASKf 334
#define BASE_HDR_NAMESPACE_VALUEf 335
#define BASE_HDR_TEMPLATE_IDf 336
#define BASE_HDR_TYPEf 337
#define BASE_PTRf 338
#define BASE_R_FEC_SYNC_HEADER_MODEf 339
#define BASE_VALIDf 340
#define BASE_VALID_0f 341
#define BASE_VALID_1f 342
#define BASE_VALID_2f 343
#define BASE_VALID_3f 344
#define BASE_VRF_L3IIF_OVIDf 345
#define BCAST_BLOCK_MASKf 346
#define BCAST_MASK_SELf 347
#define BC_DROPf 348
#define BC_IDXf 349
#define BEAT_COUNTf 350
#define BER_FSM_DISABLE_WITHOUT_RS_FECf 351
#define BER_FSM_DISABLE_WITH_RS_FECf 352
#define BER_TRIGGER_COUNTf 353
#define BER_WINDOW_MODEf 354
#define BFD_ACH_TYPE_IPV4f 355
#define BFD_ACH_TYPE_IPV6f 356
#define BFD_ACH_TYPE_MPLSTP_CCf 357
#define BFD_ACH_TYPE_MPLSTP_CVf 358
#define BFD_ACH_TYPE_RAWf 359
#define BFD_ACH_TYPE_USER_DEFINEDf 360
#define BFD_ENABLEf 361
#define BFD_UDP_PORT1_HOPf 362
#define BFD_UDP_PORTM_HOPf 363
#define BFD_UNKNOWN_CONTROL_PACKET_TOCPUf 364
#define BFD_UNKNOWN_VERSION_TOCPUf 365
#define BFD_YOUR_DISCRIMINATOR_NOT_FOUND_TOCPUf 366
#define BG_TRIMf 367
#define BH_REFCLK_312MHZ_ENf 368
#define BIGENDIANf 369
#define BIG_ICMPV6_PKT_SIZEf 370
#define BIG_ICMP_PKT_SIZEf 371
#define BISR_LOAD_STARTf 372
#define BISR_SHIFT_DONEf 373
#define BIST_CACHE_REPAIRf 374
#define BIST_CACHE_REPAIR_BIST_CACHE_ENf 375
#define BIST_CACHE_REPAIR_BIST_CACHE_INDEXf 376
#define BIST_CACHE_REPAIR_BIST_REPAIR_COLUMN_LEFTf 377
#define BIST_CACHE_REPAIR_BIST_REPAIR_COLUMN_RIGHTf 378
#define BIST_CACHE_REPAIR_BIST_REPAIR_ENf 379
#define BIST_CACHE_REPAIR_BIST_REPAIR_ROWf 380
#define BIST_CACHE_REPAIR_BIST_SKIP_ERR_CNTf 381
#define BIST_CACHE_REPAIR_RESERVEDf 382
#define BIST_CONTROLf 383
#define BIST_CONTROL_I_BIST_BLKSELf 384
#define BIST_CONTROL_I_BIST_CASCADE_SELECTf 385
#define BIST_CONTROL_I_BIST_ENf 386
#define BIST_CONTROL_I_BIST_LPT_SELf 387
#define BIST_CONTROL_I_BIST_MODEf 388
#define BIST_CONTROL_I_BIST_PARITYf 389
#define BIST_CONTROL_I_BIST_RST_Lf 390
#define BIST_CONTROL_RESERVEDf 391
#define BIST_DBG_CONTROLf 392
#define BIST_DBG_DATAf 393
#define BIST_STATUSf 394
#define BITMAPf 395
#define BITSf 396
#define BIT_BANG_ENf 397
#define BIT_INDEXf 398
#define BIT_MUX_MODEf 399
#define BIT_MUX_MODE_MODIFIERf 400
#define BKT_PTRf 401
#define BLKSELf 402
#define BLKSEL_512f 403
#define BLK_BITMAPf 404
#define BLOCK_ALLOCf 405
#define BLOCK_MASKf 406
#define BLOCK_MASK_Af 407
#define BLOCK_MASK_Bf 408
#define BLOOM_COUNT_CLEARf 409
#define BLOOM_FLOW_INS_ENf 410
#define BMPf 411
#define BOND_FEATURE_ENf 412
#define BPDUf 413
#define BPDU_INVALID_VLAN_DROPf 414
#define BQFF_OVRF_INT_ENf 415
#define BQFF_OVRF_INT_SETf 416
#define BQFF_OVRF_INT_STATf 417
#define BQFF_UNDF_INT_ENf 418
#define BQFF_UNDF_INT_SETf 419
#define BQFF_UNDF_INT_STATf 420
#define BS0_CONV_TIMECODEf 421
#define BS0_HEARTBEATf 422
#define BS0_PLL_CLKf 423
#define BS0_RX_HB_STATUSf 424
#define BS0_RX_HB_STATUS_ENABLEf 425
#define BS0_TX_HB_STATUSf 426
#define BS0_TX_HB_STATUS_ENABLEf 427
#define BS1_CONV_TIMECODEf 428
#define BS1_HEARTBEATf 429
#define BS1_PLL_CLKf 430
#define BS1_RX_HB_STATUSf 431
#define BS1_RX_HB_STATUS_ENABLEf 432
#define BS1_TX_HB_STATUSf 433
#define BS1_TX_HB_STATUS_ENABLEf 434
#define BSPI_CMD_BYTEf 435
#define BSPI_FLASH_UPPER_ADDRf 436
#define BSPI_FLEX_MODE_ENABLEf 437
#define BSPI_MODE_BYTEf 438
#define BSPI_PIO_DATAf 439
#define BSPI_PIO_DIRf 440
#define BSPI_PIO_MODEf 441
#define BSPI_XOR_ENABLEf 442
#define BSPI_XOR_VALUEf 443
#define BSTf 444
#define BST_COUNTf 445
#define BST_ENTITYf 446
#define BST_FLAGf 447
#define BST_HDRM_POOL_THRESHf 448
#define BST_PG_HDRM_THRESHf 449
#define BST_PG_SHARED_THRESHf 450
#define BST_PORTSP0_EBST_STARTSTOP_SHARED_THRESHOLD_SELf 451
#define BST_PORTSP0_WM_SHARED_THRESHOLD_SELf 452
#define BST_PORTSP1_EBST_STARTSTOP_SHARED_THRESHOLD_SELf 453
#define BST_PORTSP1_WM_SHARED_THRESHOLD_SELf 454
#define BST_PORTSP2_EBST_STARTSTOP_SHARED_THRESHOLD_SELf 455
#define BST_PORTSP2_WM_SHARED_THRESHOLD_SELf 456
#define BST_PORTSP3_EBST_STARTSTOP_SHARED_THRESHOLD_SELf 457
#define BST_PORTSP3_WM_SHARED_THRESHOLD_SELf 458
#define BST_PORTSP_EBST_STARTSTOP_SHARED_THRESHOLD_SELf 459
#define BST_PORTSP_MC_CQE_EBST_STARTSTOP_SHARED_THRESHOLD_SELf 460
#define BST_PORTSP_SHARED_THRESHf 461
#define BST_PORTSP_WM_MC_CQE_THRESHOLD_SELf 462
#define BST_QUEUE_DROP_STATEf 463
#define BST_QUEUE_DROP_STATE_0f 464
#define BST_QUEUE_DROP_STATE_1f 465
#define BST_QUEUE_DROP_STATE_2f 466
#define BST_QUEUE_DROP_STATE_3f 467
#define BST_QUEUE_TOTAL_COUNTf 468
#define BST_QUEUE_TOTAL_COUNT_0f 469
#define BST_QUEUE_TOTAL_COUNT_1f 470
#define BST_QUEUE_TOTAL_COUNT_2f 471
#define BST_QUEUE_TOTAL_COUNT_3f 472
#define BST_QUEUE_TOTAL_COUNT_MONf 473
#define BST_QUEUE_TOTAL_COUNT_MON_0f 474
#define BST_QUEUE_TOTAL_COUNT_MON_1f 475
#define BST_QUEUE_TOTAL_COUNT_MON_2f 476
#define BST_QUEUE_TOTAL_COUNT_MON_3f 477
#define BST_Q_EBST_STARTSTOP_TOTAL_THRESHOLD_SELf 478
#define BST_Q_WM_TOTAL_THRESHOLD_SELf 479
#define BST_SP_SHARED_THRESHf 480
#define BST_STATf 481
#define BST_STAT_TRIGGERED_TYPEf 482
#define BST_THRESHOLDf 483
#define BST_TIMESTAMPf 484
#define BST_TRACK_EN_CFAP0f 485
#define BST_TRACK_EN_CFAP1f 486
#define BST_TRACK_EN_THDI0f 487
#define BST_TRACK_EN_THDI1f 488
#define BST_TRACK_EN_THDO0f 489
#define BST_TRACK_EN_THDO1f 490
#define BST_TRACK_EN_THDR0f 491
#define BST_TRACK_EN_THDR1f 492
#define BST_TRIGf 493
#define BST_TRIG_STATf 494
#define BST_TYPEf 495
#define BS_CLK_OUTPUT_ENABLEf 496
#define BS_CLK_OUTPUT_LOWf 497
#define BS_HB_CAPTURE_DONEf 498
#define BS_HB_CAPTURE_OVRDf 499
#define BS_HB_EVENT_CAPTURE_ENf 500
#define BS_HB_EVENT_SELf 501
#define BS_HB_NUM_TAPS_ACTIVEf 502
#define BS_HB_OUTPUT_ENABLEf 503
#define BS_HB_OUTPUT_LOWf 504
#define BS_PLL0_LOCKf 505
#define BS_PLL1_LOCKf 506
#define BS_TC_OUTPUT_ENABLEf 507
#define BS_TC_OUTPUT_LOWf 508
#define BUCKETf 509
#define BUCKETCOUNTf 510
#define BUCKETSIZEf 511
#define BUCKET_ADDR_LEFTf 512
#define BUCKET_ADDR_RIGHTf 513
#define BUCKET_MODEf 514
#define BUCKET_TYPEf 515
#define BUF0_ENDf 516
#define BUF0_STARTf 517
#define BUF1_ENDf 518
#define BUF1_STARTf 519
#define BUF2_ENDf 520
#define BUF2_STARTf 521
#define BUF3_ENDf 522
#define BUF3_STARTf 523
#define BUFFER_AVAILABLE_USAGEf 524
#define BUFFER_ENDf 525
#define BUFFER_STARTf 526
#define BUF_DEPTHf 527
#define BURNIN_ENf 528
#define BURST_CTRL_CT_REJECT_CNTf 529
#define BUSYf 530
#define BUS_0_ECC_CORRUPTf 531
#define BUS_0_ECC_ENABLEf 532
#define BUS_0_ERR1_RPT_ENf 533
#define BUS_1_ECC_CORRUPTf 534
#define BUS_1_ECC_ENABLEf 535
#define BUS_1_ERR1_RPT_ENf 536
#define BW_TIMER_VALUEf 537
#define BYP_TO_HOLD_CYCLEf 538
#define BYTES_TRANSFERREDf 539
#define BYTE_ARRIVALSf 540
#define BYTE_COUNTf 541
#define BYTE_DROP_COUNTf 542
#define BYTE_THRESHOLDf 543
#define B_CVALUE_1_OPf 544
#define B_CVALUE_1_SELECTf 545
#define B_UPDATE_FN_TRUEf 546
#define CA0_CELL_LEN_ERRf 547
#define CA0_FIFO_ECC_ERRf 548
#define CA0_FIFO_ERRf 549
#define CA0_SOP_EOP_ERRf 550
#define CA1_CELL_LEN_ERRf 551
#define CA1_FIFO_ECC_ERRf 552
#define CA1_FIFO_ERRf 553
#define CA1_SOP_EOP_ERRf 554
#define CA2_CELL_LEN_ERRf 555
#define CA2_FIFO_ECC_ERRf 556
#define CA2_FIFO_ERRf 557
#define CA2_SOP_EOP_ERRf 558
#define CA3_CELL_LEN_ERRf 559
#define CA3_FIFO_ECC_ERRf 560
#define CA3_FIFO_ERRf 561
#define CA3_SOP_EOP_ERRf 562
#define CACHE_INTERRUPT_CTRLf 563
#define CACHE_INTERRUPT_THRESHOLDf 564
#define CAM_BIST_STATUSf 565
#define CAM_RBT_CTRLf 566
#define CAM_WBT_CTRLf 567
#define CAPTURED_DATAf 568
#define CAPTURED_HEADERf 569
#define CAPTURE_ENABLEf 570
#define CAP_AVERAGEf 571
#define CAP_DIC_TO_0f 572
#define CAP_ITM_PORT_QSIZE_AVERAGEf 573
#define CAP_PORT_LOADING_AVERAGEf 574
#define CAP_TOTAL_PORT_QSIZE_AVERAGEf 575
#define CA_AUX_FIFO_BANK0_ECC_CORRUPTf 576
#define CA_AUX_FIFO_BANK10_ECC_CORRUPTf 577
#define CA_AUX_FIFO_BANK11_ECC_CORRUPTf 578
#define CA_AUX_FIFO_BANK12_ECC_CORRUPTf 579
#define CA_AUX_FIFO_BANK13_ECC_CORRUPTf 580
#define CA_AUX_FIFO_BANK14_ECC_CORRUPTf 581
#define CA_AUX_FIFO_BANK15_ECC_CORRUPTf 582
#define CA_AUX_FIFO_BANK1_ECC_CORRUPTf 583
#define CA_AUX_FIFO_BANK2_ECC_CORRUPTf 584
#define CA_AUX_FIFO_BANK3_ECC_CORRUPTf 585
#define CA_AUX_FIFO_BANK4_ECC_CORRUPTf 586
#define CA_AUX_FIFO_BANK5_ECC_CORRUPTf 587
#define CA_AUX_FIFO_BANK6_ECC_CORRUPTf 588
#define CA_AUX_FIFO_BANK7_ECC_CORRUPTf 589
#define CA_AUX_FIFO_BANK8_ECC_CORRUPTf 590
#define CA_AUX_FIFO_BANK9_ECC_CORRUPTf 591
#define CA_AUX_FIFO_ECC_ENABLEf 592
#define CA_AUX_FIFO_EN_COR_ERR_RPTf 593
#define CA_FIFO_BANK0_ECC_CORRUPTf 594
#define CA_FIFO_BANK10_ECC_CORRUPTf 595
#define CA_FIFO_BANK11_ECC_CORRUPTf 596
#define CA_FIFO_BANK12_ECC_CORRUPTf 597
#define CA_FIFO_BANK13_ECC_CORRUPTf 598
#define CA_FIFO_BANK14_ECC_CORRUPTf 599
#define CA_FIFO_BANK15_ECC_CORRUPTf 600
#define CA_FIFO_BANK1_ECC_CORRUPTf 601
#define CA_FIFO_BANK2_ECC_CORRUPTf 602
#define CA_FIFO_BANK3_ECC_CORRUPTf 603
#define CA_FIFO_BANK4_ECC_CORRUPTf 604
#define CA_FIFO_BANK5_ECC_CORRUPTf 605
#define CA_FIFO_BANK6_ECC_CORRUPTf 606
#define CA_FIFO_BANK7_ECC_CORRUPTf 607
#define CA_FIFO_BANK8_ECC_CORRUPTf 608
#define CA_FIFO_BANK9_ECC_CORRUPTf 609
#define CA_FIFO_ECC_ENABLEf 610
#define CA_FIFO_EN_COR_ERR_RPTf 611
#define CBPCOLSTATUSf 612
#define CBPFULLSTATUSf 613
#define CCBEf 614
#define CCMDMA_CH0_1BIT_ECCERRf 615
#define CCMDMA_CH0_2BIT_ECCERRf 616
#define CCMDMA_CH1_1BIT_ECCERRf 617
#define CCMDMA_CH1_2BIT_ECCERRf 618
#define CCMDMA_CH2_1BIT_ECCERRf 619
#define CCMDMA_CH2_2BIT_ECCERRf 620
#define CCMDMA_CH3_1BIT_ECCERRf 621
#define CCMDMA_CH3_2BIT_ECCERRf 622
#define CCP_INT_ENf 623
#define CCP_INT_SETf 624
#define CCP_INT_STATf 625
#define CCP_OVERFLOWf 626
#define CC_VALf 627
#define CDMAC_INTRf 628
#define CDMAC_RESETf 629
#define CDMAC_VERSIONf 630
#define CDMIB_R1023f 631
#define CDMIB_R127f 632
#define CDMIB_R1518f 633
#define CDMIB_R16383f 634
#define CDMIB_R2047f 635
#define CDMIB_R255f 636
#define CDMIB_R4095f 637
#define CDMIB_R511f 638
#define CDMIB_R64f 639
#define CDMIB_R9216f 640
#define CDMIB_RBCAf 641
#define CDMIB_RBYTf 642
#define CDMIB_RDVLNf 643
#define CDMIB_RERPKTf 644
#define CDMIB_RESERVED0f 645
#define CDMIB_RESERVED1f 646
#define CDMIB_RESERVED2f 647
#define CDMIB_RFCSf 648
#define CDMIB_RFLRf 649
#define CDMIB_RFRGf 650
#define CDMIB_RJBRf 651
#define CDMIB_RMCAf 652
#define CDMIB_RMGVf 653
#define CDMIB_RMTUEf 654
#define CDMIB_ROVRf 655
#define CDMIB_RPFC0f 656
#define CDMIB_RPFC1f 657
#define CDMIB_RPFC2f 658
#define CDMIB_RPFC3f 659
#define CDMIB_RPFC4f 660
#define CDMIB_RPFC5f 661
#define CDMIB_RPFC6f 662
#define CDMIB_RPFC7f 663
#define CDMIB_RPFCOFF0f 664
#define CDMIB_RPFCOFF1f 665
#define CDMIB_RPFCOFF2f 666
#define CDMIB_RPFCOFF3f 667
#define CDMIB_RPFCOFF4f 668
#define CDMIB_RPFCOFF5f 669
#define CDMIB_RPFCOFF6f 670
#define CDMIB_RPFCOFF7f 671
#define CDMIB_RPKTf 672
#define CDMIB_RPOKf 673
#define CDMIB_RPRMf 674
#define CDMIB_RPROG0f 675
#define CDMIB_RPROG1f 676
#define CDMIB_RPROG2f 677
#define CDMIB_RPROG3f 678
#define CDMIB_RRBYTf 679
#define CDMIB_RRPKTf 680
#define CDMIB_RUCAf 681
#define CDMIB_RUNDf 682
#define CDMIB_RVLNf 683
#define CDMIB_RXCFf 684
#define CDMIB_RXPFf 685
#define CDMIB_RXPPf 686
#define CDMIB_RXUDAf 687
#define CDMIB_RXUOf 688
#define CDMIB_RXWSAf 689
#define CDMIB_T1023f 690
#define CDMIB_T127f 691
#define CDMIB_T1518f 692
#define CDMIB_T16383f 693
#define CDMIB_T2047f 694
#define CDMIB_T255f 695
#define CDMIB_T4095f 696
#define CDMIB_T511f 697
#define CDMIB_T64f 698
#define CDMIB_T9216f 699
#define CDMIB_TBCAf 700
#define CDMIB_TBYTf 701
#define CDMIB_TDVLNf 702
#define CDMIB_TERRf 703
#define CDMIB_TFCSf 704
#define CDMIB_TFRGf 705
#define CDMIB_TJBRf 706
#define CDMIB_TMCAf 707
#define CDMIB_TMGVf 708
#define CDMIB_TOVRf 709
#define CDMIB_TPFC0f 710
#define CDMIB_TPFC1f 711
#define CDMIB_TPFC2f 712
#define CDMIB_TPFC3f 713
#define CDMIB_TPFC4f 714
#define CDMIB_TPFC5f 715
#define CDMIB_TPFC6f 716
#define CDMIB_TPFC7f 717
#define CDMIB_TPFCOFF0f 718
#define CDMIB_TPFCOFF1f 719
#define CDMIB_TPFCOFF2f 720
#define CDMIB_TPFCOFF3f 721
#define CDMIB_TPFCOFF4f 722
#define CDMIB_TPFCOFF5f 723
#define CDMIB_TPFCOFF6f 724
#define CDMIB_TPFCOFF7f 725
#define CDMIB_TPKTf 726
#define CDMIB_TPOKf 727
#define CDMIB_TRPKTf 728
#define CDMIB_TUCAf 729
#define CDMIB_TUFLf 730
#define CDMIB_TVLNf 731
#define CDMIB_TXCFf 732
#define CDMIB_TXPFf 733
#define CDMIB_TXPPf 734
#define CDRAMf 735
#define CELL0f 736
#define CELL0_MMU_CELL_CONTROLf 737
#define CELL1f 738
#define CELL1_MMU_CELL_CONTROLf 739
#define CELL2f 740
#define CELL3f 741
#define CELL4f 742
#define CELL5f 743
#define CELL6f 744
#define CELL7f 745
#define CELLQ_FAP_OVERFLOWf 746
#define CELLQ_FAP_UNDERFLOWf 747
#define CELL_CNTf 748
#define CELL_COUNTf 749
#define CELL_INFOf 750
#define CELL_INFO0f 751
#define CELL_INFO1f 752
#define CELL_INFO2f 753
#define CELL_INFO3f 754
#define CELL_INFO4f 755
#define CELL_INFO5f 756
#define CELL_LENGTHf 757
#define CELL_LEN_ERRf 758
#define CELL_LEN_ERR_PORT0f 759
#define CELL_LEN_ERR_PORT1f 760
#define CELL_LEN_ERR_PORT2f 761
#define CELL_LEN_ERR_PORT3f 762
#define CELL_POINTERf 763
#define CELL_PTRf 764
#define CELL_QUEUE_0_UNCORRECTED_ECC_ERRf 765
#define CELL_QUEUE_1_UNCORRECTED_ECC_ERRf 766
#define CELL_QUEUE_2_UNCORRECTED_ECC_ERRf 767
#define CELL_QUEUE_3_UNCORRECTED_ECC_ERRf 768
#define CELL_QUEUE_ECC_ENf 769
#define CELL_QUEUE_ECC_FORCE_ERRf 770
#define CELL_QUEUE_EN_COR_ERR_RPTf 771
#define CELL_QUEUE_UNCORRECTED_ECC_ERRf 772
#define CELL_REQ_CNTf 773
#define CELL_SIZEf 774
#define CELL_STORAGE_OVERFLOW_PIPE0f 775
#define CELL_STORAGE_OVERFLOW_PIPE1f 776
#define CELL_STORAGE_OVERFLOW_PIPE2f 777
#define CELL_STORAGE_OVERFLOW_PIPE3f 778
#define CELL_STORAGE_OVERFLOW_PIPE4f 779
#define CELL_STORAGE_OVERFLOW_PIPE5f 780
#define CELL_STORAGE_OVERFLOW_PIPE6f 781
#define CELL_STORAGE_OVERFLOW_PIPE7f 782
#define CELL_VALIDf 783
#define CEN_ROSC_AC_DCNf 784
#define CEN_ROSC_ENABLE_DEFAULTf 785
#define CEN_ROSC_IDLE_STATE_0f 786
#define CE_GREENf 787
#define CE_REDf 788
#define CE_YELLOWf 789
#define CFAP0_INT_INST_ENf 790
#define CFAP0_INT_INST_SETf 791
#define CFAP0_INT_INST_STATf 792
#define CFAP1_INT_INST_ENf 793
#define CFAP1_INT_INST_SETf 794
#define CFAP1_INT_INST_STATf 795
#define CFAPFULLSETPOINTf 796
#define CFAPPOOLSIZEf 797
#define CFAP_BANK0f 798
#define CFAP_BANK1f 799
#define CFAP_BANK10f 800
#define CFAP_BANK11f 801
#define CFAP_BANK12f 802
#define CFAP_BANK13f 803
#define CFAP_BANK14f 804
#define CFAP_BANK15f 805
#define CFAP_BANK16f 806
#define CFAP_BANK17f 807
#define CFAP_BANK18f 808
#define CFAP_BANK19f 809
#define CFAP_BANK2f 810
#define CFAP_BANK20f 811
#define CFAP_BANK21f 812
#define CFAP_BANK22f 813
#define CFAP_BANK23f 814
#define CFAP_BANK24f 815
#define CFAP_BANK25f 816
#define CFAP_BANK26f 817
#define CFAP_BANK27f 818
#define CFAP_BANK28f 819
#define CFAP_BANK29f 820
#define CFAP_BANK3f 821
#define CFAP_BANK30f 822
#define CFAP_BANK31f 823
#define CFAP_BANK32f 824
#define CFAP_BANK33f 825
#define CFAP_BANK4f 826
#define CFAP_BANK5f 827
#define CFAP_BANK6f 828
#define CFAP_BANK7f 829
#define CFAP_BANK8f 830
#define CFAP_BANK9f 831
#define CFAP_CELL_PTRf 832
#define CFAP_INT_ENf 833
#define CFAP_INT_SETf 834
#define CFAP_INT_STATf 835
#define CFAP_IN_USE_COUNTf 836
#define CFIf 837
#define CFI_AS_CNGf 838
#define CF_UPDATE_ENABLEf 839
#define CF_UPDATE_MODEf 840
#define CGFGf 841
#define CH05_BYP_ENf 842
#define CH05_ENABLEBf 843
#define CH05_HOLDf 844
#define CH05_MDELf 845
#define CH0_CHAIN_DONEf 846
#define CH0_DESC_CONTROLLED_INTRf 847
#define CH0_DESC_DONEf 848
#define CH0_DONEf 849
#define CH0_INTR_COALESCING_INTRf 850
#define CH0_MDIVf 851
#define CH1_CHAIN_DONEf 852
#define CH1_DESC_CONTROLLED_INTRf 853
#define CH1_DESC_DONEf 854
#define CH1_DONEf 855
#define CH1_INTR_COALESCING_INTRf 856
#define CH1_MDIVf 857
#define CH2_CHAIN_DONEf 858
#define CH2_DESC_CONTROLLED_INTRf 859
#define CH2_DESC_DONEf 860
#define CH2_DONEf 861
#define CH2_INTR_COALESCING_INTRf 862
#define CH2_MDIVf 863
#define CH3_CHAIN_DONEf 864
#define CH3_DESC_CONTROLLED_INTRf 865
#define CH3_DESC_DONEf 866
#define CH3_DONEf 867
#define CH3_INTR_COALESCING_INTRf 868
#define CH4_CHAIN_DONEf 869
#define CH4_DESC_CONTROLLED_INTRf 870
#define CH4_DESC_DONEf 871
#define CH4_INTR_COALESCING_INTRf 872
#define CH5_CHAIN_DONEf 873
#define CH5_DESC_CONTROLLED_INTRf 874
#define CH5_DESC_DONEf 875
#define CH5_INTR_COALESCING_INTRf 876
#define CH6_BYP_ENf 877
#define CH6_CHAIN_DONEf 878
#define CH6_DESC_CONTROLLED_INTRf 879
#define CH6_DESC_DONEf 880
#define CH6_ENABLEBf 881
#define CH6_HOLDf 882
#define CH6_INTR_COALESCING_INTRf 883
#define CH6_MDELf 884
#define CH6_MDIVf 885
#define CH6_MDIV_SW_DONEf 886
#define CH7_CHAIN_DONEf 887
#define CH7_DESC_CONTROLLED_INTRf 888
#define CH7_DESC_DONEf 889
#define CH7_INTR_COALESCING_INTRf 890
#define CHAINf 891
#define CHAIN_DONEf 892
#define CHAIN_IDf 893
#define CHANGE_CNGf 894
#define CHANGE_CPU_COS_SETf 895
#define CHANGE_CPU_COS_SET_ENABLEf 896
#define CHANGE_INNER_ECNf 897
#define CHANGE_INT_PRIORITYf 898
#define CHANGE_OUTER_CFIf 899
#define CHANGE_OUTER_DOT1Pf 900
#define CHANGE_PACKET_ECNf 901
#define CHANGE_PACKET_EXPf 902
#define CHANNEL0_DATA_WRITE_AXIIDf 903
#define CHANNEL0_DESC_WRITE_AXIIDf 904
#define CHANNEL0_MEMWR_AXI_IDf 905
#define CHANNEL10_MEMWR_AXI_IDf 906
#define CHANNEL11_MEMWR_AXI_IDf 907
#define CHANNEL1_DATA_WRITE_AXIIDf 908
#define CHANNEL1_DESC_WRITE_AXIIDf 909
#define CHANNEL1_MEMWR_AXI_IDf 910
#define CHANNEL2_DATA_WRITE_AXIIDf 911
#define CHANNEL2_DESC_WRITE_AXIIDf 912
#define CHANNEL2_MEMWR_AXI_IDf 913
#define CHANNEL3_DATA_WRITE_AXIIDf 914
#define CHANNEL3_DESC_WRITE_AXIIDf 915
#define CHANNEL3_MEMWR_AXI_IDf 916
#define CHANNEL4_DATA_WRITE_AXIIDf 917
#define CHANNEL4_DESC_WRITE_AXIIDf 918
#define CHANNEL4_MEMWR_AXI_IDf 919
#define CHANNEL5_DATA_WRITE_AXIIDf 920
#define CHANNEL5_DESC_WRITE_AXIIDf 921
#define CHANNEL5_MEMWR_AXI_IDf 922
#define CHANNEL6_DATA_WRITE_AXIIDf 923
#define CHANNEL6_DESC_WRITE_AXIIDf 924
#define CHANNEL6_MEMWR_AXI_IDf 925
#define CHANNEL7_DATA_WRITE_AXIIDf 926
#define CHANNEL7_DESC_WRITE_AXIIDf 927
#define CHANNEL7_MEMWR_AXI_IDf 928
#define CHANNEL8_MEMWR_AXI_IDf 929
#define CHANNEL9_MEMWR_AXI_IDf 930
#define CHECKSUM_ERRORf 931
#define CHIP_IDf 932
#define CH_IN_HALTf 933
#define CINDEX_BASEf 934
#define CINDEX_OPf 935
#define CLASS_IDf 936
#define CLASS_ID_CONTAINER_A_SELf 937
#define CLASS_ID_CONTAINER_B_SELf 938
#define CLASS_ID_CONTAINER_C_SELf 939
#define CLASS_ID_CONTAINER_D_SELf 940
#define CLAUSE_22_REGADRR_OR_45_DTYPEf 941
#define CLAUSE_45_REG_ADRRf 942
#define CLEARf 943
#define CLEAR_CMC0_COUNTERSf 944
#define CLEAR_CMC1_COUNTERSf 945
#define CLEAR_DATA_MEMf 946
#define CLEAR_ECC_STATUSf 947
#define CLEAR_ECC_STATUS_OF_CMD_MEMf 948
#define CLEAR_ECC_STATUS_OF_REPLY_MEMf 949
#define CLEAR_ECC_STATUS_OF_REQ_MEMf 950
#define CLEAR_ECC_STATUS_OF_RESP_MEMf 951
#define CLEAR_HOSTRD_MEMf 952
#define CLEAR_HOST_MEMf 953
#define CLEAR_LINK_INTERRUPTION_STATUSf 954
#define CLEAR_LLIST_MEMf 955
#define CLEAR_LOCAL_FAULT_STATUSf 956
#define CLEAR_ON_READ_ENf 957
#define CLEAR_ON_READ_ENABLEf 958
#define CLEAR_REMOTE_FAULT_STATUSf 959
#define CLEAR_RPE_COUNTERSf 960
#define CLEAR_RX_CDC_DOUBLE_BIT_ERRf 961
#define CLEAR_RX_CDC_SINGLE_BIT_ERRf 962
#define CLEAR_RX_MSG_OVERFLOWf 963
#define CLEAR_RX_PKT_OVERFLOWf 964
#define CLEAR_TOP_COUNTERSf 965
#define CLEAR_TX_CDC_DOUBLE_BIT_ERRf 966
#define CLEAR_TX_CDC_SINGLE_BIT_ERRf 967
#define CLEAR_TX_LLFC_MSG_OVERFLOWf 968
#define CLEAR_TX_PKT_OVERFLOWf 969
#define CLEAR_TX_PKT_UNDERFLOWf 970
#define CLEAR_TX_TS_FIFO_OVERFLOWf 971
#define CLKMON_OUTf 972
#define CLK_GRANf 973
#define CLOCK_DIVIDER_EXTf 974
#define CLOCK_DIVIDER_INTf 975
#define CLRCFGf 976
#define CLR_CNTf 977
#define CLR_ON_READf 978
#define CMf 979
#define CMC0_CLK_ENf 980
#define CMC0_IPINTF_WRR_WEIGHTf 981
#define CMC0_SBUSDMA_CH0_SBUS_WRR_WEIGHTf 982
#define CMC0_SBUSDMA_CH1_SBUS_WRR_WEIGHTf 983
#define CMC0_SBUSDMA_CH2_SBUS_WRR_WEIGHTf 984
#define CMC0_SBUSDMA_CH3_SBUS_WRR_WEIGHTf 985
#define CMC0_SBUSDMA_CH4_SBUS_WRR_WEIGHTf 986
#define CMC0_SBUSDMA_CH5_SBUS_WRR_WEIGHTf 987
#define CMC0_SBUSDMA_CH6_SBUS_WRR_WEIGHTf 988
#define CMC0_SBUSDMA_CH7_SBUS_WRR_WEIGHTf 989
#define CMC1_CLK_ENf 990
#define CMC1_IPINTF_WRR_WEIGHTf 991
#define CMC1_SBUSDMA_CH0_SBUS_WRR_WEIGHTf 992
#define CMC1_SBUSDMA_CH1_SBUS_WRR_WEIGHTf 993
#define CMC1_SBUSDMA_CH2_SBUS_WRR_WEIGHTf 994
#define CMC1_SBUSDMA_CH3_SBUS_WRR_WEIGHTf 995
#define CMC1_SBUSDMA_CH4_SBUS_WRR_WEIGHTf 996
#define CMC1_SBUSDMA_CH5_SBUS_WRR_WEIGHTf 997
#define CMC1_SBUSDMA_CH6_SBUS_WRR_WEIGHTf 998
#define CMC1_SBUSDMA_CH7_SBUS_WRR_WEIGHTf 999
#define CMD_BPC_SELECTf 1000
#define CMD_BPP_SELECTf 1001
#define CMD_ECCP_IN0f 1002
#define CMD_ECC_CORRECTEDf 1003
#define CMD_ECC_CORRUPTf 1004
#define CMD_ECC_ERROR_ADDRf 1005
#define CMD_ECC_ERROR_EVf 1006
#define CMD_ECC_UNCORRECTABLEf 1007
#define CMD_MEM_DATA_TMf 1008
#define CMD_MEM_PARITY_TMf 1009
#define CMD_P_MODE_DISABLE_ECC_MEMf 1010
#define CMIC_RCPUf 1011
#define CMIC_RESERVEDf 1012
#define CML_FLAGS_MOVEf 1013
#define CML_FLAGS_NEWf 1014
#define CML_OVERRIDE_ENABLE_MOVEf 1015
#define CML_OVERRIDE_ENABLE_NEWf 1016
#define CML_OVERRIDE_MOVEf 1017
#define CML_OVERRIDE_NEWf 1018
#define CM_AM_SELf 1019
#define CM_CONTROLf 1020
#define CM_PADf 1021
#define CNFGf 1022
#define CNGf 1023
#define CNTf 1024
#define CNTMAXSIZEf 1025
#define CNT_CLEARf 1026
#define CNT_MODEf 1027
#define CNT_OVERFLOWf 1028
#define CNT_UNDERFLOWf 1029
#define CNT_VALUEf 1030
#define CODEf 1031
#define CODEC_MODEf 1032
#define CODE_PROGRAM_ENf 1033
#define COLOR_ACTION_ENf 1034
#define COLOR_AWAREf 1035
#define COLOR_ENABLEf 1036
#define COLOR_LIMIT_ENABLEf 1037
#define COLOR_LIMIT_MODEf 1038
#define COMBINED_FIFO_WATERMARKf 1039
#define COMMON_FIFODMA_CH0_SBUS_WRR_WEIGHTf 1040
#define COMMON_FIFODMA_CH10_SBUS_WRR_WEIGHTf 1041
#define COMMON_FIFODMA_CH11_SBUS_WRR_WEIGHTf 1042
#define COMMON_FIFODMA_CH1_SBUS_WRR_WEIGHTf 1043
#define COMMON_FIFODMA_CH2_SBUS_WRR_WEIGHTf 1044
#define COMMON_FIFODMA_CH3_SBUS_WRR_WEIGHTf 1045
#define COMMON_FIFODMA_CH4_SBUS_WRR_WEIGHTf 1046
#define COMMON_FIFODMA_CH5_SBUS_WRR_WEIGHTf 1047
#define COMMON_FIFODMA_CH6_SBUS_WRR_WEIGHTf 1048
#define COMMON_FIFODMA_CH7_SBUS_WRR_WEIGHTf 1049
#define COMMON_FIFODMA_CH8_SBUS_WRR_WEIGHTf 1050
#define COMMON_FIFODMA_CH9_SBUS_WRR_WEIGHTf 1051
#define COMMON_POOL_1BIT_ECCERRf 1052
#define COMMON_POOL_2BIT_ECCERRf 1053
#define COMMON_POOL_CLK_ENf 1054
#define COMMON_SCHAN_CH0_SBUS_WRR_WEIGHTf 1055
#define COMMON_SCHAN_CH1_SBUS_WRR_WEIGHTf 1056
#define COMMON_SCHAN_CH2_SBUS_WRR_WEIGHTf 1057
#define COMMON_SCHAN_CH3_SBUS_WRR_WEIGHTf 1058
#define COMMON_SCHAN_CH4_SBUS_WRR_WEIGHTf 1059
#define COMMON_SCHAN_CH5_SBUS_WRR_WEIGHTf 1060
#define COMMON_SCHAN_CH6_SBUS_WRR_WEIGHTf 1061
#define COMMON_SCHAN_CH7_SBUS_WRR_WEIGHTf 1062
#define COMMON_SCHAN_CH8_SBUS_WRR_WEIGHTf 1063
#define COMMON_SCHAN_CH9_SBUS_WRR_WEIGHTf 1064
#define COMMON_SCHAN_FIFO_0_SBUS_WRR_WEIGHTf 1065
#define COMMON_SCHAN_FIFO_1_SBUS_WRR_WEIGHTf 1066
#define COMPRESSION_IDf 1067
#define COMP_ASSOC_DATA_FULLf 1068
#define COMP_DST_ENABLEf 1069
#define COMP_SRC_ENABLEf 1070
#define COMP_V4_KEYf 1071
#define COMP_V6_KEYf 1072
#define CONCATENATE_HASH_FIELDS_DLB_ECMPf 1073
#define CONCATENATE_HASH_FIELDS_ECMPf 1074
#define CONCATENATE_HASH_FIELDS_ENTROPY_LABELf 1075
#define CONCATENATE_HASH_FIELDS_HIER_ECMPf 1076
#define CONCATENATE_HASH_FIELDS_HIER_WECMPf 1077
#define CONCATENATE_HASH_FIELDS_L2_ECMPf 1078
#define CONCATENATE_HASH_FIELDS_L2_HIER_ECMPf 1079
#define CONCATENATE_HASH_FIELDS_MPLS_ECMPf 1080
#define CONCATENATE_HASH_FIELDS_MPLS_HIER_ECMPf 1081
#define CONCATENATE_HASH_FIELDS_PLFSf 1082
#define CONCATENATE_HASH_FIELDS_RH_ECMPf 1083
#define CONCATENATE_HASH_FIELDS_RH_HIER_ECMPf 1084
#define CONCATENATE_HASH_FIELDS_TRUNK_NONUCf 1085
#define CONCATENATE_HASH_FIELDS_TRUNK_UCf 1086
#define CONCATENATE_HASH_FIELDS_WECMPf 1087
#define CONDITIONAL_EVICTION_OPf 1088
#define CONDITIONAL_EVICTION_RESETf 1089
#define CONFIGURATIONf 1090
#define CONFIG_ERRORf 1091
#define CONGESTION_MARKEDf 1092
#define CONTIGUOUS_DESCRIPTORSf 1093
#define CONTINUOUS_LVT11f 1094
#define CONTINUOUS_LVT8f 1095
#define CONTINUOUS_SVT11f 1096
#define CONTINUOUS_SVT8f 1097
#define CONTINUOUS_ULVT11f 1098
#define CONTINUOUS_ULVT8f 1099
#define CONT_AFTER_CMDf 1100
#define CON_PADf 1101
#define COPYCNT_INFO0f 1102
#define COPYCNT_INFO1f 1103
#define COPYCNT_INFO2f 1104
#define COPYCNT_INFO3f 1105
#define COPYCNT_INFO4f 1106
#define COPYCNT_INFO5f 1107
#define COPYCNT_INFO6f 1108
#define COPYCNT_INFO7f 1109
#define COPYCNT_INFO8f 1110
#define COPYCNT_INFO9f 1111
#define COPYTO_CPUf 1112
#define COPY_CNTf 1113
#define COPY_TO_CPUf 1114
#define COPY_TO_CPU_SETf 1115
#define COPY_TO_CPU_SET_ENABLEf 1116
#define CORE0f 1117
#define CORE_CLOCK_FASTERf 1118
#define CORE_PLL_GF_BYP_DEBUG_STATUSf 1119
#define CORE_PLL_LOCKf 1120
#define CORTEXM0_U0f 1121
#define CORTEXM0_U1f 1122
#define CORTEXM0_U2f 1123
#define CORTEXM0_U3f 1124
#define COSf 1125
#define COS_BMPf 1126
#define COS_MASKf 1127
#define COS_QUEUEf 1128
#define COUNTf 1129
#define COUNTERf 1130
#define COUNTER_Af 1131
#define COUNTER_ACTIONf 1132
#define COUNTER_Bf 1133
#define COUNTER_CLEARf 1134
#define COUNTER_ENABLEf 1135
#define COUNTER_IDf 1136
#define COUNTER_LOAD_DONEf 1137
#define COUNTER_MODEf 1138
#define COUNTER_MUX_DATA_STAGING_PARITY_ENf 1139
#define COUNTER_OVERFLOWf 1140
#define COUNTER_PARITY_ENf 1141
#define COUNTER_POOL_ENABLEf 1142
#define COUNTER_SELECTf 1143
#define COUNTER_SETf 1144
#define COUNTER_SET_ENABLEf 1145
#define COUNTER_THRESHOLDf 1146
#define COUNTER_TRIGGER_FIELDSf 1147
#define COUNTER_TYPEf 1148
#define COUNTER_UNDERFLOWf 1149
#define COUNTER_WRAP_AROUNDf 1150
#define COUNT_Af 1151
#define COUNT_Bf 1152
#define COUNT_LVT11f 1153
#define COUNT_LVT8f 1154
#define COUNT_ON_DROPf 1155
#define COUNT_ON_HW_DROPf 1156
#define COUNT_ON_MIRRORf 1157
#define COUNT_SELf 1158
#define COUNT_SVT11f 1159
#define COUNT_SVT8f 1160
#define COUNT_ULVT11f 1161
#define COUNT_ULVT8f 1162
#define CPHAf 1163
#define CPOLf 1164
#define CPTQPf 1165
#define CPUf 1166
#define CPU2AVS_TAP_ENf 1167
#define CPU2TAP_MEM_SPHD_TMf 1168
#define CPU2TAP_MEM_SRF_TMf 1169
#define CPU_COSf 1170
#define CPU_COS_ERROR_INTR_ENf 1171
#define CPU_COS_ERROR_INTR_OVRf 1172
#define CPU_COS_ERROR_INTR_STATf 1173
#define CPU_FIFO1_CAPTURE_ENABLEf 1174
#define CPU_FIFO2_CAPTURE_ENABLEf 1175
#define CPU_MEM_ACCESSf 1176
#define CPU_MEM_ACCESS_IF_REBf 1177
#define CPU_MEM_ACCESS_IF_WEBf 1178
#define CPU_MEM_ACCESS_OTP_REBf 1179
#define CPU_MEM_ACCESS_OTP_WEBf 1180
#define CPU_MEM_ACCESS_RAf 1181
#define CPU_MEM_ACCESS_WAf 1182
#define CPU_OR_MGMT_P_VALUEf 1183
#define CPU_PKT_PROFILE_KEY_CONTROLf 1184
#define CPU_PKT_PROFILE_KEY_CONTROL_MASKf 1185
#define CPU_PORTNUMf 1186
#define CPU_QUEUE_IDf 1187
#define CPU_TCf 1188
#define CPU_TC_ENABLEf 1189
#define CPU_TS_MAP_ECC_ENf 1190
#define CPU_TS_MAP_EN_COR_ERR_RPTf 1191
#define CPU_TX_CTRLf 1192
#define CPU_TX_CTRL_MASKf 1193
#define CQEB_CELL_COUNT_Q0f 1194
#define CQEB_CELL_COUNT_Q1f 1195
#define CQEB_CELL_COUNT_Q10f 1196
#define CQEB_CELL_COUNT_Q11f 1197
#define CQEB_CELL_COUNT_Q2f 1198
#define CQEB_CELL_COUNT_Q3f 1199
#define CQEB_CELL_COUNT_Q4f 1200
#define CQEB_CELL_COUNT_Q5f 1201
#define CQEB_CELL_COUNT_Q6f 1202
#define CQEB_CELL_COUNT_Q7f 1203
#define CQEB_CELL_COUNT_Q8f 1204
#define CQEB_CELL_COUNT_Q9f 1205
#define CQEB_LINKED_LIST_HEAD_POINTERf 1206
#define CQEB_LINKED_LIST_NOT_EMPTYf 1207
#define CQEB_LINKED_LIST_TAIL_POINTERf 1208
#define CQEB_NEXT_ADDRf 1209
#define CQEB_TAIL_BANK_Q0f 1210
#define CQEB_TAIL_BANK_Q1f 1211
#define CQEB_TAIL_BANK_Q10f 1212
#define CQEB_TAIL_BANK_Q11f 1213
#define CQEB_TAIL_BANK_Q2f 1214
#define CQEB_TAIL_BANK_Q3f 1215
#define CQEB_TAIL_BANK_Q4f 1216
#define CQEB_TAIL_BANK_Q5f 1217
#define CQEB_TAIL_BANK_Q6f 1218
#define CQEB_TAIL_BANK_Q7f 1219
#define CQEB_TAIL_BANK_Q8f 1220
#define CQEB_TAIL_BANK_Q9f 1221
#define CQEB_TAIL_PARTIAL_CELL_COUNT_Q0f 1222
#define CQEB_TAIL_PARTIAL_CELL_COUNT_Q1f 1223
#define CQEB_TAIL_PARTIAL_CELL_COUNT_Q10f 1224
#define CQEB_TAIL_PARTIAL_CELL_COUNT_Q11f 1225
#define CQEB_TAIL_PARTIAL_CELL_COUNT_Q2f 1226
#define CQEB_TAIL_PARTIAL_CELL_COUNT_Q3f 1227
#define CQEB_TAIL_PARTIAL_CELL_COUNT_Q4f 1228
#define CQEB_TAIL_PARTIAL_CELL_COUNT_Q5f 1229
#define CQEB_TAIL_PARTIAL_CELL_COUNT_Q6f 1230
#define CQEB_TAIL_PARTIAL_CELL_COUNT_Q7f 1231
#define CQEB_TAIL_PARTIAL_CELL_COUNT_Q8f 1232
#define CQEB_TAIL_PARTIAL_CELL_COUNT_Q9f 1233
#define CQE_INFO0f 1234
#define CQE_INFO1f 1235
#define CQE_INFO2f 1236
#define CQE_INFO3f 1237
#define CQE_INFO4f 1238
#define CQE_INFO5f 1239
#define CRB_INT_ENf 1240
#define CRB_INT_SETf 1241
#define CRB_INT_STATf 1242
#define CRB_PKT_DROP_CNTRf 1243
#define CRC_MODEf 1244
#define CREDITf 1245
#define CREDIT_CNTf 1246
#define CREDIT_DIVISORf 1247
#define CREDIT_QUOTIENTf 1248
#define CREDIT_REMAINDERf 1249
#define CREDIT_RESIDUEf 1250
#define CRITICAL_TIME_PERIODf 1251
#define CROSS_COUPLED_MEMORYDMA_CH0_DONEf 1252
#define CROSS_COUPLED_MEMORYDMA_CH1_DONEf 1253
#define CROSS_COUPLED_MEMORYDMA_CH2_DONEf 1254
#define CROSS_COUPLED_MEMORYDMA_CH3_DONEf 1255
#define CTf 1256
#define CTBUDGET_SAFCOMMITMENTf 1257
#define CTRLf 1258
#define CTRL_BANK0_ECC_CORRUPTf 1259
#define CTRL_BANK1_ECC_CORRUPTf 1260
#define CTRL_CPU_STARTf 1261
#define CTRL_DCPROBE_ENf 1262
#define CTRL_DCPROBE_OUTf 1263
#define CTRL_ECC_CORRUPTf 1264
#define CTRL_ECC_ENABLEf 1265
#define CTRL_EN_COR_ERR_RPTf 1266
#define CTRL_FIFO_COUNTf 1267
#define CTRL_FIFO_MAX_USAGEf 1268
#define CTRL_FIFO_OVERFLOWf 1269
#define CTRL_FIFO_OVERFLOW_ERRf 1270
#define CTRL_PROFILE_INDEX_1588f 1271
#define CTRL_SAf 1272
#define CT_BUDGETf 1273
#define CT_BURST_THf 1274
#define CT_CELLf 1275
#define CT_CELLS_IN_ITM_CNTRf 1276
#define CT_CELLS_IN_MMU_CNTRf 1277
#define CT_ENABLEf 1278
#define CT_FIFO_THRESHOLDf 1279
#define CT_MIRROR_PURGEf 1280
#define CT_PKT_COUNTf 1281
#define CT_TO_CT_REJECT_TRANSITION_CNTf 1282
#define CURRENTf 1283
#define CURRENT_TIMEf 1284
#define CURR_COMP_CNTf 1285
#define CURR_SBUS_CMD_NUMf 1286
#define CURR_SLICE0_CELLCNTf 1287
#define CURR_SLICE1_CELLCNTf 1288
#define CURR_SLICE2_CELLCNTf 1289
#define CURR_SLICE3_CELLCNTf 1290
#define CUR_ENTRY_DONEf 1291
#define CUR_INDEXf 1292
#define CUT_THROUGHf 1293
#define CUT_THROUGH_OKf 1294
#define CUT_THRU_CLASSf 1295
#define CUT_THRU_OVERRIDE_SETf 1296
#define CUT_THRU_OVERRIDE_SET_ENABLEf 1297
#define CVALUE_Af 1298
#define CVALUE_Bf 1299
#define CVALUE_DATAf 1300
#define CWf 1301
#define C_ETHERTYPEf 1302
#define C_IP_PROTOCOLf 1303
#define D2C_ENf 1304
#define D2C_GATE_BIASf 1305
#define D2C_TAIL_RESf 1306
#define D2C_TERM_CTRLf 1307
#define DAf 1308
#define DA0f 1309
#define DA1f 1310
#define DAC_CODEf 1311
#define DAC_ENf 1312
#define DAC_RESETf 1313
#define DAC_SETf 1314
#define DATAf 1315
#define DATA0f 1316
#define DATA0_ALLOWED_PORT_BITMAP_PROFILE_PTRf 1317
#define DATA0_BFD_ENABLEf 1318
#define DATA0_DATA_TYPEf 1319
#define DATA0_DONOT_CHANGE_INNER_HDR_DSCPf 1320
#define DATA0_FLEX_CTR_ACTIONf 1321
#define DATA0_FLEX_CTR_OBJECTf 1322
#define DATA0_IPv_GRE_PAYLOAD_IPV4f 1323
#define DATA0_IPv_GRE_PAYLOAD_IPV6f 1324
#define DATA0_IPv_PAYLOAD_IPV4f 1325
#define DATA0_IPv_PAYLOAD_IPV6f 1326
#define DATA0_IPv_RESERVEDf 1327
#define DATA0_IPv_SUB_TUNNEL_TYPEf 1328
#define DATA0_IPv_TUNNEL_TYPEf 1329
#define DATA0_IPv_USE_OUTER_HDR_DSCPf 1330
#define DATA0_L3_IIFf 1331
#define DATA0_SELf 1332
#define DATA0_SRV6v_ACTIONf 1333
#define DATA0_SRV6v_ACTION_OVERRIDEf 1334
#define DATA0_SRV6v_DO_NOT_TERMINATE_INNER_L2f 1335
#define DATA0_SRV6v_L2f 1336
#define DATA0_SRV6v_L3_IIF_VALIDf 1337
#define DATA0_SRV6v_L3_V4f 1338
#define DATA0_SRV6v_L3_V6f 1339
#define DATA0_SRV6v_NEXT_SID_SELECTf 1340
#define DATA0_SRV6v_OAM_COPY_TO_CPUf 1341
#define DATA0_SRV6v_OAM_DROPf 1342
#define DATA0_SRV6v_PSPf 1343
#define DATA0_SRV6v_RESERVED_ACTIONf 1344
#define DATA0_SRV6v_SID_ACTIONf 1345
#define DATA0_SRV6v_USE_OUTER_HDR_DSCPf 1346
#define DATA0_TUNNEL_CLASS_IDf 1347
#define DATA0_USE_OUTER_HDR_TTLf 1348
#define DATA0_VXLANv_IGNORE_UDP_CHECKSUMf 1349
#define DATA0_VXLANv_PAYLOAD_IPV4f 1350
#define DATA0_VXLANv_PAYLOAD_IPV6f 1351
#define DATA0_VXLANv_USE_OUTER_HDR_PHBf 1352
#define DATA1f 1353
#define DATA1_ALLOWED_PORT_BITMAP_PROFILE_PTRf 1354
#define DATA1_BFD_ENABLEf 1355
#define DATA1_DATA_TYPEf 1356
#define DATA1_DONOT_CHANGE_INNER_HDR_DSCPf 1357
#define DATA1_FLEX_CTR_ACTIONf 1358
#define DATA1_FLEX_CTR_OBJECTf 1359
#define DATA1_IPv_GRE_PAYLOAD_IPV4f 1360
#define DATA1_IPv_GRE_PAYLOAD_IPV6f 1361
#define DATA1_IPv_PAYLOAD_IPV4f 1362
#define DATA1_IPv_PAYLOAD_IPV6f 1363
#define DATA1_IPv_RESERVEDf 1364
#define DATA1_IPv_SUB_TUNNEL_TYPEf 1365
#define DATA1_IPv_TUNNEL_TYPEf 1366
#define DATA1_IPv_USE_OUTER_HDR_DSCPf 1367
#define DATA1_L3_IIFf 1368
#define DATA1_SELf 1369
#define DATA1_SRV6v_ACTIONf 1370
#define DATA1_SRV6v_ACTION_OVERRIDEf 1371
#define DATA1_SRV6v_DO_NOT_TERMINATE_INNER_L2f 1372
#define DATA1_SRV6v_L2f 1373
#define DATA1_SRV6v_L3_IIF_VALIDf 1374
#define DATA1_SRV6v_L3_V4f 1375
#define DATA1_SRV6v_L3_V6f 1376
#define DATA1_SRV6v_NEXT_SID_SELECTf 1377
#define DATA1_SRV6v_OAM_COPY_TO_CPUf 1378
#define DATA1_SRV6v_OAM_DROPf 1379
#define DATA1_SRV6v_PSPf 1380
#define DATA1_SRV6v_RESERVED_ACTIONf 1381
#define DATA1_SRV6v_SID_ACTIONf 1382
#define DATA1_SRV6v_USE_OUTER_HDR_DSCPf 1383
#define DATA1_TUNNEL_CLASS_IDf 1384
#define DATA1_USE_OUTER_HDR_TTLf 1385
#define DATA1_VXLANv_IGNORE_UDP_CHECKSUMf 1386
#define DATA1_VXLANv_PAYLOAD_IPV4f 1387
#define DATA1_VXLANv_PAYLOAD_IPV6f 1388
#define DATA1_VXLANv_USE_OUTER_HDR_PHBf 1389
#define DATA2_SELf 1390
#define DATA3_SELf 1391
#define DATA_BANK0_ECC_CORRUPTf 1392
#define DATA_BANK1_ECC_CORRUPTf 1393
#define DATA_BANK2_ECC_CORRUPTf 1394
#define DATA_BANK3_ECC_CORRUPTf 1395
#define DATA_BASE_WIDTHf 1396
#define DATA_BPC_SELECTf 1397
#define DATA_BUF_LOGICAL_SIZEf 1398
#define DATA_DUAL_N_SGLf 1399
#define DATA_ECC_ENABLEf 1400
#define DATA_EN_COR_ERR_RPTf 1401
#define DATA_FIFO_COUNTf 1402
#define DATA_FIFO_MAX_USAGEf 1403
#define DATA_FIFO_OVERFLOWf 1404
#define DATA_FIFO_OVERFLOW_ERRf 1405
#define DATA_INf 1406
#define DATA_LENf 1407
#define DATA_MASKf 1408
#define DATA_MATCHEDf 1409
#define DATA_ONLY_MODEf 1410
#define DATA_OUTf 1411
#define DATA_QUADf 1412
#define DATA_TYPEf 1413
#define DB0_MODEf 1414
#define DB1_MODEf 1415
#define DB2_MODEf 1416
#define DB3_MODEf 1417
#define DBGNOPWRDWNf 1418
#define DBGRESTARTf 1419
#define DBGRESTARTEDf 1420
#define DCN_ACTION_SETf 1421
#define DCN_ACTION_SET_ENABLEf 1422
#define DCN_ADMISSION_ENABLEf 1423
#define DCN_ELIGIBILITY_CHECK_IP_PROTOf 1424
#define DCN_ELIGIBILITY_CHECK_IP_TOSf 1425
#define DCN_ELIGIBILITY_DEFAULTf 1426
#define DCN_ELIGIBLEf 1427
#define DCN_ENf 1428
#define DCN_PKTf 1429
#define DCN_PKT_CHECK_IP_TOSf 1430
#define DCN_PKT_IP_TOS_MASKf 1431
#define DCN_PKT_MASKf 1432
#define DCN_PKT_SIZEf 1433
#define DCN_PKT_TOSf 1434
#define DCN_PKT_TOS_MASKf 1435
#define DCN_PKT_UPDATE_TOSf 1436
#define DCN_POOL_LIMITf 1437
#define DCN_PROFILE_PTRf 1438
#define DCN_PROFILE_SELf 1439
#define DCN_QNUMf 1440
#define DCN_QUEUE_NUMBERf 1441
#define DCN_WRED_ENABLEf 1442
#define DCO_BYPASSf 1443
#define DCO_BYPASS_ENf 1444
#define DCO_IOFFSET_ENf 1445
#define DD_TIMER_INTf 1446
#define DD_TIMER_INT_MASKf 1447
#define DD_TIMER_INT_SETf 1448
#define DEBUGf 1449
#define DEBUG_FSM_FLISTf 1450
#define DEBUG_FSM_FLIST_SELf 1451
#define DEBUG_RSVDf 1452
#define DECRf 1453
#define DEFAULTv_CHANGE_EXPf 1454
#define DEFAULTv_EXPf 1455
#define DEFAULTv_G_CHANGE_DOT1Pf 1456
#define DEFAULTv_G_CHANGE_DSCPf 1457
#define DEFAULTv_G_CHANGE_ECNf 1458
#define DEFAULTv_G_CHANGE_OUTER_CFIf 1459
#define DEFAULTv_G_DROPf 1460
#define DEFAULTv_G_NEW_DOT1Pf 1461
#define DEFAULTv_G_NEW_DSCPf 1462
#define DEFAULTv_G_NEW_DSCP_MASKf 1463
#define DEFAULTv_G_NEW_ECNf 1464
#define DEFAULTv_G_NEW_ECN_MASKf 1465
#define DEFAULTv_G_NEW_OUTER_CFIf 1466
#define DEFAULTv_LB_PACKET_PROFILE_CHANGEf 1467
#define DEFAULTv_LB_PACKET_PROFILE_NEWf 1468
#define DEFAULTv_LB_PP_PORT_CHANGEf 1469
#define DEFAULTv_LB_PP_PORT_NEWf 1470
#define DEFAULTv_LB_SRC_PORT_CHANGEf 1471
#define DEFAULTv_LB_SRC_PORT_NEWf 1472
#define DEFAULTv_LB_TYPE_CHANGEf 1473
#define DEFAULTv_LB_TYPE_NEWf 1474
#define DEFAULTv_NEW_OUTER_VIDf 1475
#define DEFAULTv_OUTER_TPID_INDEXf 1476
#define DEFAULTv_REPLACE_OUTER_TPIDf 1477
#define DEFAULTv_REPLACE_OUTER_VIDf 1478
#define DEFAULTv_RESERVED_PADDINGf 1479
#define DEFAULT_DROPf 1480
#define DEFAULT_MISSf 1481
#define DEFAULT_POLICY_ENABLEf 1482
#define DEFAULT_WAIT_TIMEf 1483
#define DELAYED_DROP_SETf 1484
#define DELAYED_DROP_SET_ENABLEf 1485
#define DELAYED_REDIRECT_SETf 1486
#define DELAYED_REDIRECT_SET_ENABLEf 1487
#define DELAY_LINE_DEPTHf 1488
#define DELTAf 1489
#define DEQ_PTR_MISSING_MXM_MAP_INFOf 1490
#define DEQ_PTR_MISSING_MXM_MAP_INFO_MASKf 1491
#define DESCRD_ADDR_DECODE_ERRf 1492
#define DESCRD_ERRORf 1493
#define DESCRIPTOR_ENDIANESSf 1494
#define DESC_CTRL_INTRf 1495
#define DESC_DONEf 1496
#define DESC_DONE_INTRf 1497
#define DESC_DONE_INTR_MODEf 1498
#define DESC_ENDIANESSf 1499
#define DESC_PENDING_RESP_Q_SIZEf 1500
#define DESC_PENDING_RESP_Q_SIZE_NUM_ENTRIESf 1501
#define DESC_PENDING_SER_Q_SIZEf 1502
#define DESC_PENDING_SER_Q_SIZE_NUM_ENTRIESf 1503
#define DESC_PENDING_WRITE_Q_NUM_ENTRIESf 1504
#define DESC_PENDING_WRITE_Q_SIZEf 1505
#define DESC_PREFETCH_ENABLEf 1506
#define DESC_REMAINf 1507
#define DESC_STAT_WR_DISABLEf 1508
#define DESKEW_FORWARDING_THRESHOLD_1XNf 1509
#define DESKEW_FORWARDING_THRESHOLD_2XNf 1510
#define DESKEW_WINDOW_WITHOUT_RS_FECf 1511
#define DESKEW_WINDOW_WITH_RS_FECf 1512
#define DESTf 1513
#define DESTINATIONf 1514
#define DESTINATION_PORTf 1515
#define DESTINATION_QUEUEf 1516
#define DEST_ADDRf 1517
#define DEST_PORT_NUMf 1518
#define DEST_TYPEf 1519
#define DEVICE_PORTf 1520
#define DEVICE_SKEWf 1521
#define DEV_IDf 1522
#define DHCP_PKT_DROPf 1523
#define DHCP_PKT_TO_CPUf 1524
#define DIAG_ONf 1525
#define DIPf 1526
#define DIP_0f 1527
#define DIP_1f 1528
#define DIP_2f 1529
#define DIP_IPV4f 1530
#define DIP_IPV6f 1531
#define DIP_IPV6_B0f 1532
#define DIP_IPV6_B1f 1533
#define DIP_IPV6_B2f 1534
#define DIP_IPV6_B3f 1535
#define DIRECTIONf 1536
#define DIRECT_ROUTEf 1537
#define DISABLEFLUSHGENf 1538
#define DISABLE_ABORT_ON_ERRORf 1539
#define DISABLE_AGGREGATOR_DEQf 1540
#define DISABLE_BKP_MMU_Q_FCf 1541
#define DISABLE_BKP_PORT_FCf 1542
#define DISABLE_CMIC_COSMASKf 1543
#define DISABLE_CMIC_RESET_UPON_IPROC_PIO_RESETf 1544
#define DISABLE_CRC_REGENf 1545
#define DISABLE_DEQf 1546
#define DISABLE_DOS_CHECKS_ON_HIGIGf 1547
#define DISABLE_DWORD_ALIGNED_WR_BEf 1548
#define DISABLE_ECCf 1549
#define DISABLE_ECC_LOGICf 1550
#define DISABLE_ECC_LOGIC_HOSTRD_MEMf 1551
#define DISABLE_ECC_LOGIC_HOST_MEMf 1552
#define DISABLE_ECC_LOGIC_IN_CMD_MEMf 1553
#define DISABLE_ECC_LOGIC_IN_DATA_MEMf 1554
#define DISABLE_ECC_LOGIC_IN_LLIST_MEMf 1555
#define DISABLE_ECC_LOGIC_IN_RESP_MEMf 1556
#define DISABLE_ECC_REPLY_MEMf 1557
#define DISABLE_ECC_REQ_MEMf 1558
#define DISABLE_EXP_MARKINGf 1559
#define DISABLE_EXTRA_ENDIAN_SWAP_EP2CPU_HDR_TOCPUE_PKTf 1560
#define DISABLE_EXTRA_ENDIAN_SWAP_FCPUMH_MOD_HDRf 1561
#define DISABLE_EXTRA_POSTDIVISIONf 1562
#define DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV4_Af 1563
#define DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV4_Bf 1564
#define DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV6_Af 1565
#define DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV6_Bf 1566
#define DISABLE_HASH_INNER_IPV4_OVER_IPV4_Af 1567
#define DISABLE_HASH_INNER_IPV4_OVER_IPV4_Bf 1568
#define DISABLE_HASH_INNER_IPV4_OVER_IPV6_Af 1569
#define DISABLE_HASH_INNER_IPV4_OVER_IPV6_Bf 1570
#define DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV4_Af 1571
#define DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV4_Bf 1572
#define DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV6_Af 1573
#define DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV6_Bf 1574
#define DISABLE_HASH_INNER_IPV6_OVER_IPV4_Af 1575
#define DISABLE_HASH_INNER_IPV6_OVER_IPV4_Bf 1576
#define DISABLE_HASH_INNER_IPV6_OVER_IPV6_Af 1577
#define DISABLE_HASH_INNER_IPV6_OVER_IPV6_Bf 1578
#define DISABLE_HASH_IPV4_Af 1579
#define DISABLE_HASH_IPV4_Bf 1580
#define DISABLE_HASH_IPV6_Af 1581
#define DISABLE_HASH_IPV6_Bf 1582
#define DISABLE_HASH_IP_EXTENSION_HEADERSf 1583
#define DISABLE_HASH_MPLS_Af 1584
#define DISABLE_HASH_MPLS_Bf 1585
#define DISABLE_HASH_VXLAN_Af 1586
#define DISABLE_HASH_VXLAN_Bf 1587
#define DISABLE_MAX_SPACINGf 1588
#define DISABLE_MIRROR_CHECKSf 1589
#define DISABLE_MSEC_CTRf 1590
#define DISABLE_PIPE0_CELL_STORAGE_DEQf 1591
#define DISABLE_PIPE1_CELL_STORAGE_DEQf 1592
#define DISABLE_PIPE2_CELL_STORAGE_DEQf 1593
#define DISABLE_PIPE3_CELL_STORAGE_DEQf 1594
#define DISABLE_PIPE4_CELL_STORAGE_DEQf 1595
#define DISABLE_PIPE5_CELL_STORAGE_DEQf 1596
#define DISABLE_PIPE6_CELL_STORAGE_DEQf 1597
#define DISABLE_PIPE7_CELL_STORAGE_DEQf 1598
#define DISABLE_PRESERVE_QOSf 1599
#define DISABLE_QUEUINGf 1600
#define DISABLE_Q_FCf 1601
#define DISABLE_SA_REPLACEf 1602
#define DISABLE_SBUS_ERR_BASED_ABORTf 1603
#define DISABLE_SBUS_ERR_BASED_ABORT_IN_RSCHANf 1604
#define DISABLE_STATIC_MOVE_DROPf 1605
#define DISABLE_TIMESTAMPINGf 1606
#define DISABLE_TTL_CHECKf 1607
#define DISABLE_TTL_DECREMENTf 1608
#define DISABLE_USEC_CTRf 1609
#define DISABLE_VLAN_CHECKSf 1610
#define DISABLE_VP_PRUNINGf 1611
#define DISABLE_WDT_RESETf 1612
#define DISABLE_XOR_WRITEf 1613
#define DISCARDf 1614
#define DISCARD_LIMITf 1615
#define DIS_NULL_REQf 1616
#define DIVIDERf 1617
#define DIVISORf 1618
#define DLB_ALTERNATE_PATH_CONTROL_SETf 1619
#define DLB_ALTERNATE_PATH_CONTROL_SET_ENABLEf 1620
#define DLB_CLK_GATING_ENf 1621
#define DLB_DROPSf 1622
#define DLB_ECMP_MONITOR_SETf 1623
#define DLB_ECMP_MONITOR_SET_ENABLEf 1624
#define DLB_ECMP_SETf 1625
#define DLB_ECMP_SET_ENABLEf 1626
#define DLB_HGT_256NS_REFRESH_ENABLEf 1627
#define DLB_ID_OFFSETf 1628
#define DLB_INTERFACE_ENABLEf 1629
#define DLB_REFRESH_DISABLEf 1630
#define DMA_ACTIVEf 1631
#define DMA_CH0_DONEf 1632
#define DMA_CH1_DONEf 1633
#define DMA_CMD_MEM_ENABLEf 1634
#define DMA_ENf 1635
#define DMA_RESULT_ERROR_MEM_FINAL_POINTERf 1636
#define DMA_RESULT_ERROR_MEM_FULLf 1637
#define DMA_WR_TO_NULLSPACEf 1638
#define DONEf 1639
#define DONE_CNTf 1640
#define DONOT_CHANGE_INNER_HDR_DSCPf 1641
#define DONT_PRUNE_VLANf 1642
#define DOSATTACK_TOCPUf 1643
#define DOT1P_MAPPING_PTRf 1644
#define DOT1P_REMAP_POINTERf 1645
#define DOUBLE_BITS_ERR_DETECTEDf 1646
#define DOUBLE_BITS_ERR_DETECTED_IN_REPLY_MEMf 1647
#define DOUBLE_BITS_ERR_DETECTED_IN_REQ_MEMf 1648
#define DOUBLE_BIT_ECCERRf 1649
#define DOUBLE_BIT_ERRf 1650
#define DOUBLE_BIT_ERR_BNK_0f 1651
#define DOUBLE_BIT_ERR_BNK_1f 1652
#define DOUBLE_BIT_ERR_DETECTEDf 1653
#define DOUBLE_BIT_ERR_DETECTED_HOST_MEMf 1654
#define DOUBLE_BIT_ERR_DETECTED_IN_HOSTRD_MEMf 1655
#define DOUBLE_BIT_ERR_IN_CMD_MEMf 1656
#define DOUBLE_BIT_ERR_IN_DATA_MEMf 1657
#define DOUBLE_BIT_ERR_IN_LLIST_MEMf 1658
#define DOUBLE_BIT_ERR_IN_RESP_MEMf 1659
#define DOWNSHIFTDCOf 1660
#define DOWN_DURATIONf 1661
#define DO_NOT_COPY_FROM_CPU_TO_CPUf 1662
#define DO_NOT_CUT_THROUGHf 1663
#define DO_NOT_LEARNf 1664
#define DO_NOT_LEARN_DHCPf 1665
#define DO_NOT_LEARN_MACSAf 1666
#define DO_NOT_WRITE_PIPE_THREAD0f 1667
#define DO_NOT_WRITE_PIPE_THREAD1f 1668
#define DP_RBT_CTRLf 1669
#define DP_WBT_CTRLf 1670
#define DROPf 1671
#define DROP_1588_UNKNOWN_VERSIONf 1672
#define DROP_BPDUf 1673
#define DROP_COUNT_SELECTf 1674
#define DROP_DEST_PORTf 1675
#define DROP_IF_SIP_EQUALS_DIPf 1676
#define DROP_INVALID_1588_PKTf 1677
#define DROP_MASKf 1678
#define DROP_RX_PKT_ON_CHAIN_ENDf 1679
#define DROP_SETf 1680
#define DROP_SET_ENABLEf 1681
#define DROP_STATE_GREENf 1682
#define DROP_STATE_REDf 1683
#define DROP_STATE_YELLOWf 1684
#define DROP_THD_MISCf 1685
#define DROP_THD_NONTCPf 1686
#define DROP_THD_TCPf 1687
#define DROP_TO_MMUf 1688
#define DROP_TX_DATA_ON_LINK_INTERRUPTf 1689
#define DROP_TX_DATA_ON_LOCAL_FAULTf 1690
#define DROP_TX_DATA_ON_REMOTE_FAULTf 1691
#define DROP_VECTORf 1692
#define DSCPf 1693
#define DSCP_ECC_ENf 1694
#define DSCP_MAPPING_PTRf 1695
#define DSCP_SELf 1696
#define DSCP_UNUSEDf 1697
#define DSTPORTf 1698
#define DSTTYPEf 1699
#define DST_CONTAINER_0_SELf 1700
#define DST_CONTAINER_1_SELf 1701
#define DST_DISCARDf 1702
#define DST_ENDIANESSf 1703
#define DST_PIPE_NUMf 1704
#define DST_PIPE_NUM_MATCH_ENf 1705
#define DST_PORTf 1706
#define DST_PORT_EMPTYf 1707
#define DST_PORT_NUMf 1708
#define DST_PORT_NUM_MATCH_ENf 1709
#define DST_PORT_SPEEDf 1710
#define DS_FIFO_ECC_ERRf 1711
#define DS_QUEUE0f 1712
#define DS_QUEUE1f 1713
#define DS_QUEUE10f 1714
#define DS_QUEUE11f 1715
#define DS_QUEUE12f 1716
#define DS_QUEUE13f 1717
#define DS_QUEUE14f 1718
#define DS_QUEUE15f 1719
#define DS_QUEUE16f 1720
#define DS_QUEUE17f 1721
#define DS_QUEUE18f 1722
#define DS_QUEUE19f 1723
#define DS_QUEUE2f 1724
#define DS_QUEUE20f 1725
#define DS_QUEUE21f 1726
#define DS_QUEUE22f 1727
#define DS_QUEUE23f 1728
#define DS_QUEUE24f 1729
#define DS_QUEUE25f 1730
#define DS_QUEUE26f 1731
#define DS_QUEUE27f 1732
#define DS_QUEUE28f 1733
#define DS_QUEUE29f 1734
#define DS_QUEUE3f 1735
#define DS_QUEUE30f 1736
#define DS_QUEUE31f 1737
#define DS_QUEUE32f 1738
#define DS_QUEUE33f 1739
#define DS_QUEUE34f 1740
#define DS_QUEUE35f 1741
#define DS_QUEUE36f 1742
#define DS_QUEUE37f 1743
#define DS_QUEUE38f 1744
#define DS_QUEUE39f 1745
#define DS_QUEUE4f 1746
#define DS_QUEUE40f 1747
#define DS_QUEUE41f 1748
#define DS_QUEUE42f 1749
#define DS_QUEUE43f 1750
#define DS_QUEUE44f 1751
#define DS_QUEUE45f 1752
#define DS_QUEUE46f 1753
#define DS_QUEUE47f 1754
#define DS_QUEUE5f 1755
#define DS_QUEUE6f 1756
#define DS_QUEUE7f 1757
#define DS_QUEUE8f 1758
#define DS_QUEUE9f 1759
#define DS_SP0f 1760
#define DS_SP1f 1761
#define DS_SP2f 1762
#define DS_SP3f 1763
#define DTLf 1764
#define DUMMY_CYCLESf 1765
#define DUPLICATE_2_PIPE_SELECTf 1766
#define DUPLICATE_2_WR_BMAPf 1767
#define DUP_PTR_PIPE0f 1768
#define DUP_PTR_PIPE1f 1769
#define DUP_PTR_PIPE2f 1770
#define DUP_PTR_PIPE3f 1771
#define DUP_PTR_PIPE4f 1772
#define DUP_PTR_PIPE5f 1773
#define DUP_PTR_PIPE6f 1774
#define DUP_PTR_PIPE7f 1775
#define DVPf 1776
#define DVP_GROUP_IDf 1777
#define DVP_NETWORK_GROUPf 1778
#define DVP_RES_INFOf 1779
#define DWf 1780
#define DW0f 1781
#define DW1f 1782
#define DW2f 1783
#define DW3f 1784
#define DW4f 1785
#define DW5f 1786
#define DW6f 1787
#define DYNAMIC_MODEf 1788
#define DYNAMIC_WEIGHT_ENABLEf 1789
#define D_IP_ADDR_0f 1790
#define D_IP_ADDR_1f 1791
#define D_IP_ADDR_2f 1792
#define D_IP_ADDR_3f 1793
#define D_RSVf 1794
#define D_RSV_0f 1795
#define D_RSV_1f 1796
#define D_RSV_2f 1797
#define D_VRFf 1798
#define E2ECC_DATA_HDR_0f 1799
#define E2ECC_DATA_HDR_0_HIf 1800
#define E2ECC_DATA_HDR_0_LOf 1801
#define E2ECC_DATA_HDR_1f 1802
#define E2ECC_DATA_HDR_1_HIf 1803
#define E2ECC_DATA_HDR_1_LOf 1804
#define E2ECC_DUAL_MODID_ENf 1805
#define E2ECC_LEGACY_IMP_ENf 1806
#define E2ECC_MODULE_HDR_0f 1807
#define E2ECC_MODULE_HDR_0_HIf 1808
#define E2ECC_MODULE_HDR_0_LOf 1809
#define E2ECC_MODULE_HDR_1f 1810
#define E2ECC_MODULE_HDR_1_HIf 1811
#define E2ECC_MODULE_HDR_1_LOf 1812
#define E2EFC_DATA_HDR_0f 1813
#define E2EFC_DATA_HDR_0_HIf 1814
#define E2EFC_DATA_HDR_0_LOf 1815
#define E2EFC_DATA_HDR_1f 1816
#define E2EFC_DATA_HDR_1_HIf 1817
#define E2EFC_DATA_HDR_1_LOf 1818
#define E2EFC_DUAL_MODID_ENf 1819
#define E2EFC_MODULE_HDR_0f 1820
#define E2EFC_MODULE_HDR_0_HIf 1821
#define E2EFC_MODULE_HDR_0_LOf 1822
#define E2EFC_MODULE_HDR_1f 1823
#define E2EFC_MODULE_HDR_1_HIf 1824
#define E2EFC_MODULE_HDR_1_LOf 1825
#define E2E_ENABLEf 1826
#define EADDRf 1827
#define EARBf 1828
#define EB0_CREDITf 1829
#define EB1_CREDITf 1830
#define EB2_CREDITf 1831
#define EB3_CREDITf 1832
#define EB4_CREDITf 1833
#define EB5_CREDITf 1834
#define EB6_CREDITf 1835
#define EB7_CREDITf 1836
#define EBCFG0_INT_ENf 1837
#define EBCFG0_INT_SETf 1838
#define EBCFG0_INT_STATf 1839
#define EBCFG10_INT_ENf 1840
#define EBCFG10_INT_SETf 1841
#define EBCFG10_INT_STATf 1842
#define EBCFG11_INT_ENf 1843
#define EBCFG11_INT_SETf 1844
#define EBCFG11_INT_STATf 1845
#define EBCFG12_INT_ENf 1846
#define EBCFG12_INT_SETf 1847
#define EBCFG12_INT_STATf 1848
#define EBCFG13_INT_ENf 1849
#define EBCFG13_INT_SETf 1850
#define EBCFG13_INT_STATf 1851
#define EBCFG14_INT_ENf 1852
#define EBCFG14_INT_SETf 1853
#define EBCFG14_INT_STATf 1854
#define EBCFG15_INT_ENf 1855
#define EBCFG15_INT_SETf 1856
#define EBCFG15_INT_STATf 1857
#define EBCFG1_INT_ENf 1858
#define EBCFG1_INT_SETf 1859
#define EBCFG1_INT_STATf 1860
#define EBCFG2_INT_ENf 1861
#define EBCFG2_INT_SETf 1862
#define EBCFG2_INT_STATf 1863
#define EBCFG3_INT_ENf 1864
#define EBCFG3_INT_SETf 1865
#define EBCFG3_INT_STATf 1866
#define EBCFG4_INT_ENf 1867
#define EBCFG4_INT_SETf 1868
#define EBCFG4_INT_STATf 1869
#define EBCFG5_INT_ENf 1870
#define EBCFG5_INT_SETf 1871
#define EBCFG5_INT_STATf 1872
#define EBCFG6_INT_ENf 1873
#define EBCFG6_INT_SETf 1874
#define EBCFG6_INT_STATf 1875
#define EBCFG7_INT_ENf 1876
#define EBCFG7_INT_SETf 1877
#define EBCFG7_INT_STATf 1878
#define EBCFG8_INT_ENf 1879
#define EBCFG8_INT_SETf 1880
#define EBCFG8_INT_STATf 1881
#define EBCFG9_INT_ENf 1882
#define EBCFG9_INT_SETf 1883
#define EBCFG9_INT_STATf 1884
#define EBCFP_INT_ENf 1885
#define EBCFP_INT_SETf 1886
#define EBCFP_INT_STATf 1887
#define EBCR_INT_ENf 1888
#define EBCR_INT_SETf 1889
#define EBCR_INT_STATf 1890
#define EBCTM_INT_ENf 1891
#define EBCTM_INT_SETf 1892
#define EBCTM_INT_STATf 1893
#define EBFF_BACKUP_THRESHOLDf 1894
#define EBFF_OVRF_INT_ENf 1895
#define EBFF_OVRF_INT_SETf 1896
#define EBFF_OVRF_INT_STATf 1897
#define EBFF_UNDF_INT_ENf 1898
#define EBFF_UNDF_INT_SETf 1899
#define EBFF_UNDF_INT_STATf 1900
#define EBPCC_INT_ENf 1901
#define EBPCC_INT_SETf 1902
#define EBPCC_INT_STATf 1903
#define EBPTS_INT_ENf 1904
#define EBPTS_INT_SETf 1905
#define EBPTS_INT_STATf 1906
#define EBP_CNT_OVRF_INT_ENf 1907
#define EBP_CNT_OVRF_INT_SETf 1908
#define EBP_CNT_OVRF_INT_STATf 1909
#define EBQ0_PKT_CNTR_STATUSf 1910
#define EBQ1_PKT_CNTR_STATUSf 1911
#define EBQS_INT_ENf 1912
#define EBQS_INT_SETf 1913
#define EBQS_INT_STATf 1914
#define EBQUEUE_NUMf 1915
#define EBQ_MAX_CELLf 1916
#define EBREORDER_LIMITf 1917
#define EBSTf 1918
#define EBST_ENABLEf 1919
#define EBST_FIFO_FULLf 1920
#define EBST_FIFO_SCAN_AVAIL_THDf 1921
#define EBST_PORT_ENABLEf 1922
#define EBST_PTR_RESETf 1923
#define EBST_QUEUE_ENABLEf 1924
#define EBST_QUEUE_ENABLE_0f 1925
#define EBST_QUEUE_ENABLE_1f 1926
#define EBST_QUEUE_ENABLE_10f 1927
#define EBST_QUEUE_ENABLE_11f 1928
#define EBST_QUEUE_ENABLE_2f 1929
#define EBST_QUEUE_ENABLE_3f 1930
#define EBST_QUEUE_ENABLE_4f 1931
#define EBST_QUEUE_ENABLE_5f 1932
#define EBST_QUEUE_ENABLE_6f 1933
#define EBST_QUEUE_ENABLE_7f 1934
#define EBST_QUEUE_ENABLE_8f 1935
#define EBST_QUEUE_ENABLE_9f 1936
#define EBST_SCAN_ROUNDf 1937
#define EBST_USE_Qf 1938
#define EBTOQ_CBFP_FIFO_OVERFLOW_INTR_ENf 1939
#define EBTOQ_CBFP_FIFO_OVERFLOW_INTR_OVRf 1940
#define EBTOQ_CBFP_FIFO_OVERFLOW_INTR_STATf 1941
#define EBTOQ_CBFP_MEM_OVERFLOW_INTR_ENf 1942
#define EBTOQ_CBFP_MEM_OVERFLOW_INTR_OVRf 1943
#define EBTOQ_CBFP_MEM_OVERFLOW_INTR_STATf 1944
#define EBTOQ_CFP_PREFETCH_DONEf 1945
#define EBTOQ_ENQ_DEQ_EOP_PREFETCH_COLLISION_INTR_ENf 1946
#define EBTOQ_ENQ_DEQ_EOP_PREFETCH_COLLISION_INTR_OVRf 1947
#define EBTOQ_ENQ_DEQ_EOP_PREFETCH_COLLISION_INTR_STATf 1948
#define EBTOQ_INT_ENf 1949
#define EBTOQ_INT_SETf 1950
#define EBTOQ_INT_STATf 1951
#define EB_FIFOf 1952
#define EB_MISCONFIGUREDf 1953
#define EB_NUMf 1954
#define EB_PFF_OVRF_INT_ENf 1955
#define EB_PFF_OVRF_INT_SETf 1956
#define EB_PFF_OVRF_INT_STATf 1957
#define EB_PFF_UNDF_INT_ENf 1958
#define EB_PFF_UNDF_INT_SETf 1959
#define EB_PFF_UNDF_INT_STATf 1960
#define EB_QUEUE_NUMf 1961
#define EB_TXf 1962
#define ECCf 1963
#define ECC0f 1964
#define ECC0_DATAf 1965
#define ECC1f 1966
#define ECC1_DATAf 1967
#define ECC2f 1968
#define ECC3f 1969
#define ECCPf 1970
#define ECCP0f 1971
#define ECCP1f 1972
#define ECCP2f 1973
#define ECCP3f 1974
#define ECCP_0f 1975
#define ECCP_1f 1976
#define ECCP_ENf 1977
#define ECCP_OUT0f 1978
#define ECCP_P0f 1979
#define ECCP_P1f 1980
#define ECCP_P2f 1981
#define ECCP_P3f 1982
#define ECCP_P4f 1983
#define ECCP_P5f 1984
#define ECCP_P6f 1985
#define ECCP_P7f 1986
#define ECC_0f 1987
#define ECC_1f 1988
#define ECC_2BIT_CHECK_FAILf 1989
#define ECC_CORRUPTf 1990
#define ECC_DATAf 1991
#define ECC_DATA0f 1992
#define ECC_DATA1f 1993
#define ECC_DATA2f 1994
#define ECC_DATA3f 1995
#define ECC_ENf 1996
#define ECC_EN_ROBUST_HASHf 1997
#define ECC_EN_THREAD0f 1998
#define ECC_EN_THREAD1f 1999
#define ECC_ERRf 2000
#define ECC_ERR_ADDRESSf 2001
#define ECC_ERR_ADDRESS_OF_REPLY_MEMf 2002
#define ECC_ERR_ADDRESS_OF_REQ_MEMf 2003
#define ECC_ERR_ADDR_OF_CMD_MEMf 2004
#define ECC_ERR_ADDR_OF_RESP_MEMf 2005
#define ECC_ERR_BNK_0f 2006
#define ECC_ERR_BNK_1f 2007
#define ECC_P0f 2008
#define ECC_P1f 2009
#define ECC_P2f 2010
#define ECC_P3f 2011
#define ECC_P4f 2012
#define ECC_P5f 2013
#define ECC_P6f 2014
#define ECC_P7f 2015
#define ECC_PARITYf 2016
#define ECMPv_NEXT_HOP_INDEX_0f 2017
#define ECMPv_NEXT_HOP_INDEX_1f 2018
#define ECMPv_NEXT_HOP_INDEX_2f 2019
#define ECMPv_NEXT_HOP_INDEX_3f 2020
#define ECMP_HASH_FIELD_UPPER_BITS_COUNTf 2021
#define ECMP_HASH_SALTf 2022
#define ECMP_HASH_SELf 2023
#define ECMP_HASH_UDFf 2024
#define ECMP_HASH_USE_DIPf 2025
#define ECMP_HASH_USE_RTAG7f 2026
#define ECMP_MEMBER_ASSIGNMENTf 2027
#define ECMP_MEMBER_IS_ALTERNATEf 2028
#define ECNf 2029
#define ECN_DECAP_MAPPING_PTRf 2030
#define ECN_ENCAP_MAPPING_PTRf 2031
#define ECN_MARKINGf 2032
#define ECN_MARKING_ENf 2033
#define ECTR_EN_LVT11f 2034
#define ECTR_EN_LVT8f 2035
#define ECTR_EN_SVT11f 2036
#define ECTR_EN_SVT8f 2037
#define ECTR_EN_ULVT11f 2038
#define ECTR_EN_ULVT8f 2039
#define EDBGRQf 2040
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_127_96f 2041
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_159_128f 2042
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_191_160f 2043
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_223_192f 2044
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_255_224f 2045
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_287_256f 2046
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_31_0f 2047
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_63_32f 2048
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_95_64f 2049
#define EDB_CREDIT_THRESHOLD_100Gf 2050
#define EDB_CREDIT_THRESHOLD_200Gf 2051
#define EDB_CREDIT_THRESHOLD_400Gf 2052
#define EDB_CREDIT_THRESHOLD_50Gf 2053
#define EEE_DELAY_ENTRY_TIMERf 2054
#define EEE_ENf 2055
#define EEE_REF_COUNTf 2056
#define EEE_WAKE_TIMERf 2057
#define EFPBUF_ECC_CORRUPTf 2058
#define EFPBUF_ECC_ENf 2059
#define EFPMODf 2060
#define EFP_FILTER_ENABLEf 2061
#define EGRESS_MASKf 2062
#define EGR_1588_LINK_DELAY_64_EN_COR_ERR_RPTf 2063
#define EGR_1588_LINK_DELAY_ECC_ENf 2064
#define EGR_1588_SA_ECC_ENf 2065
#define EGR_1588_SA_EN_COR_ERR_RPTf 2066
#define EGR_1588_TIMESTAMPING_CMIC_48_ENf 2067
#define EGR_1588_TIMESTAMPING_MODEf 2068
#define EGR_DSCP_TABLE_ECC_ENf 2069
#define EGR_DSCP_TABLE_EN_COR_ERR_RPTf 2070
#define EGR_DVP_2_ECC_ENf 2071
#define EGR_DVP_2_EN_COR_ERR_RPTf 2072
#define EGR_DVP_ECC_ENf 2073
#define EGR_DVP_EN_COR_ERR_RPTf 2074
#define EGR_EFP_POLICY_EN_COR_ERR_RPTf 2075
#define EGR_FRAGMENT_ID_TABLE_ECC_ENf 2076
#define EGR_FRAGMENT_ID_TABLE_EN_COR_ERR_RPTf 2077
#define EGR_ING_PORT_2_ECC_ENf 2078
#define EGR_ING_PORT_2_EN_COR_ERR_RPTf 2079
#define EGR_INT_METADATA_FIFO_EN_COR_ERR_RPTf 2080
#define EGR_INT_METADATA_FIFO_INST0_ECC_ENf 2081
#define EGR_INT_METADATA_FIFO_INST0_EN_COR_ERR_RPTf 2082
#define EGR_INT_METADATA_FIFO_INST1_ECC_ENf 2083
#define EGR_INT_METADATA_FIFO_INST1_EN_COR_ERR_RPTf 2084
#define EGR_IPMC_ECC_ENf 2085
#define EGR_IPMC_EN_COR_ERR_RPTf 2086
#define EGR_IP_TUNNEL_ECC_ENf 2087
#define EGR_IP_TUNNEL_EN_COR_ERR_RPTf 2088
#define EGR_L3_INTF_ECC_ENf 2089
#define EGR_L3_INTF_EN_COR_ERR_RPTf 2090
#define EGR_L3_NEXT_HOP_ECC_ENf 2091
#define EGR_L3_NEXT_HOP_EN_COR_ERR_RPTf 2092
#define EGR_L3_NEXT_HOP_OBJECT_MAP_ECC_ENf 2093
#define EGR_L3_NEXT_HOP_OBJECT_MAP_EN_COR_ERR_RPTf 2094
#define EGR_LOOPBACK_PROFILE_ECC_ENf 2095
#define EGR_LOOPBACK_PROFILE_EN_COR_ERR_RPTf 2096
#define EGR_MAC_DA_PROFILE_ECC_ENf 2097
#define EGR_MAC_DA_PROFILE_EN_COR_ERR_RPTf 2098
#define EGR_MAC_SA_PROFILE_ECC_ENf 2099
#define EGR_MAC_SA_PROFILE_EN_COR_ERR_RPTf 2100
#define EGR_MASKf 2101
#define EGR_METADATA_FIFO_RW_ENABLEf 2102
#define EGR_METADATA_PROFILE_ECC_ENf 2103
#define EGR_METADATA_PROFILE_EN_COR_ERR_RPTf 2104
#define EGR_MIRROR_ENCAP_DESTINATION_ECC_ENf 2105
#define EGR_MIRROR_ENCAP_DESTINATION_EN_COR_ERR_RPTf 2106
#define EGR_MPLS_EXP_MAPPING_2_ECC_ENf 2107
#define EGR_MPLS_EXP_MAPPING_2_EN_COR_ERR_RPTf 2108
#define EGR_OVERLAY_MAC_SA_PROFILE_ECC_ENf 2109
#define EGR_OVERLAY_MAC_SA_PROFILE_EN_COR_ERR_RPTf 2110
#define EGR_PORT_BMP_ENf 2111
#define EGR_PORT_ECC_ENf 2112
#define EGR_PORT_EN_COR_ERR_RPTf 2113
#define EGR_PORT_GROUP_IDf 2114
#define EGR_PRI_CNG_MAP_ECC_ENf 2115
#define EGR_PRI_CNG_MAP_EN_COR_ERR_RPTf 2116
#define EGR_TS_ING_PORT_MAP_ECC_ENf 2117
#define EGR_TS_ING_PORT_MAP_EN_COR_ERR_RPTf 2118
#define EGR_VFI_ECC_ENf 2119
#define EGR_VFI_EN_COR_ERR_RPTf 2120
#define EGR_VFI_MEMBERSHIP_2_ECC_ENf 2121
#define EGR_VFI_MEMBERSHIP_2_EN_COR_ERR_RPTf 2122
#define EGR_VFI_MEMBERSHIP_ECC_ENf 2123
#define EGR_VFI_MEMBERSHIP_EN_COR_ERR_RPTf 2124
#define EGR_VLAN_TAG_ACTION_PROFILE_ECC_ENf 2125
#define EGR_VLAN_TAG_ACTION_PROFILE_EN_COR_ERR_RPTf 2126
#define ELEPHANT_EVENTv_FLOW_TUPLEf 2127
#define ELEPHANT_EVENTv_HASH_INDEXf 2128
#define ELEPHANT_PKT_ONLYf 2129
#define ELEPHANT_TRAP_SETf 2130
#define ELEPHANT_TRAP_SET_ENABLEf 2131
#define EMIRRORf 2132
#define EMIRROR_BMPf 2133
#define EMIRROR_CONTROL_0f 2134
#define EMIRROR_CONTROL_1f 2135
#define EMIRROR_CONTROL_2f 2136
#define EMIRROR_CONTROL_3f 2137
#define EMPTYf 2138
#define EM_SRCMOD_CHANGEf 2139
#define EM_TMf 2140
#define ENf 2141
#define ENABLEf 2142
#define ENABLEDf 2143
#define ENABLE_ALL_CH_ABORTf 2144
#define ENABLE_ARB_PKT_BOUNDARYf 2145
#define ENABLE_BIN_12_OVERLAY_Af 2146
#define ENABLE_BIN_12_OVERLAY_Bf 2147
#define ENABLE_BUBBLE_MOP_100Gf 2148
#define ENABLE_BUBBLE_MOP_200Gf 2149
#define ENABLE_BUBBLE_MOP_400Gf 2150
#define ENABLE_BUBBLE_MOP_50Gf 2151
#define ENABLE_CMIC_REQUESTf 2152
#define ENABLE_COMMON_CONTROLf 2153
#define ENABLE_CONTINUOUS_DMAf 2154
#define ENABLE_CREDIT_COLLECTIONf 2155
#define ENABLE_DA0_MATCHf 2156
#define ENABLE_DA1_MATCHf 2157
#define ENABLE_ETHERTYPE_MATCHf 2158
#define ENABLE_FLEX_FIELD_10_Af 2159
#define ENABLE_FLEX_FIELD_10_Bf 2160
#define ENABLE_FLEX_FIELD_11_Af 2161
#define ENABLE_FLEX_FIELD_11_Bf 2162
#define ENABLE_FLEX_FIELD_12_Af 2163
#define ENABLE_FLEX_FIELD_12_Bf 2164
#define ENABLE_FLEX_FIELD_13_Af 2165
#define ENABLE_FLEX_FIELD_13_Bf 2166
#define ENABLE_FLEX_FIELD_1_Af 2167
#define ENABLE_FLEX_FIELD_1_Bf 2168
#define ENABLE_FLEX_FIELD_2_Af 2169
#define ENABLE_FLEX_FIELD_2_Bf 2170
#define ENABLE_FLEX_FIELD_3_Af 2171
#define ENABLE_FLEX_FIELD_3_Bf 2172
#define ENABLE_FLEX_FIELD_4_Af 2173
#define ENABLE_FLEX_FIELD_4_Bf 2174
#define ENABLE_FLEX_FIELD_5_Af 2175
#define ENABLE_FLEX_FIELD_5_Bf 2176
#define ENABLE_FLEX_FIELD_6_Af 2177
#define ENABLE_FLEX_FIELD_6_Bf 2178
#define ENABLE_FLEX_FIELD_7_Af 2179
#define ENABLE_FLEX_FIELD_7_Bf 2180
#define ENABLE_FLEX_FIELD_8_Af 2181
#define ENABLE_FLEX_FIELD_8_Bf 2182
#define ENABLE_FLEX_FIELD_9_Af 2183
#define ENABLE_FLEX_FIELD_9_Bf 2184
#define ENABLE_FLEX_HASHINGf 2185
#define ENABLE_FLOW_LABEL_IPV6_Af 2186
#define ENABLE_FLOW_LABEL_IPV6_Bf 2187
#define ENABLE_FROMCPU_PACKETf 2188
#define ENABLE_GTP_Af 2189
#define ENABLE_GTP_Bf 2190
#define ENABLE_HIGHf 2191
#define ENABLE_IGMP_MLD_SNOOPINGf 2192
#define ENABLE_L3_CLASSID_FOR_L2PKTSf 2193
#define ENABLE_LOWf 2194
#define ENABLE_MEASURE_AVERAGE_CALCULATIONf 2195
#define ENABLE_MEMDMA_REQUESTf 2196
#define ENABLE_OPTIMAL_CANDIDATE_UPDATEf 2197
#define ENABLE_OVERALL_SUMMARY_WRITE_TO_HOSTf 2198
#define ENABLE_PIO_WRITE_NON_POSTEDf 2199
#define ENABLE_PORT_QUALITY_UPDATEf 2200
#define ENABLE_RCPU_FOR_ATEf 2201
#define ENABLE_RESP_MEM_ECCERR_BASED_ABORTf 2202
#define ENABLE_SBUSDMA_CH0_FLOW_CONTROLf 2203
#define ENABLE_SBUSDMA_CH1_FLOW_CONTROLf 2204
#define ENABLE_SBUSDMA_CH2_FLOW_CONTROLf 2205
#define ENABLE_SBUSDMA_CH3_FLOW_CONTROLf 2206
#define ENABLE_SBUSDMA_CH4_FLOW_CONTROLf 2207
#define ENABLE_SBUSDMA_CH5_FLOW_CONTROLf 2208
#define ENABLE_SBUSDMA_CH6_FLOW_CONTROLf 2209
#define ENABLE_SBUSDMA_CH7_FLOW_CONTROLf 2210
#define ENABLE_SBUSDMA_REQUESTf 2211
#define ENABLE_SCHAN_REQUESTf 2212
#define ENABLE_SIGNATURE_MATCHf 2213
#define ENABLE_SP_LATENCY_OPTIMIZATIONf 2214
#define ENABLE_THDO_INFOf 2215
#define ENABLE_THROUGHPUT_LOSS_DETECTIONf 2216
#define ENABLE_TOCPU_PACKETf 2217
#define ENABLE_TS_TO_THDOf 2218
#define ENABLE_UDF_CONDITIONAL_CHECKf 2219
#define ENABLE_UDF_FIELD_1_Af 2220
#define ENABLE_UDF_FIELD_1_Bf 2221
#define ENABLE_UDF_FIELD_2_Af 2222
#define ENABLE_UDF_FIELD_2_Bf 2223
#define ENABLE_WRRf 2224
#define ENCAP_SPANv_ADD_GSHf 2225
#define ENCAP_SPANv_ADD_OUTER_VLANf 2226
#define ENCAP_SPANv_UNTAG_PAYLOADf 2227
#define ENCODED_CELL_SIZEf 2228
#define ENDIANESSf 2229
#define ENDIAN_MODEf 2230
#define ENDQPf 2231
#define END_BITf 2232
#define END_BLOCK_OPf 2233
#define END_CELLf 2234
#define END_OF_REPL_LISTf 2235
#define END_TIMEf 2236
#define ENQ_COLORf 2237
#define ENQ_LL_FLAGf 2238
#define ENTER_TCT_ITM_CELL_THRESHOLD_1f 2239
#define ENTER_TCT_ITM_CELL_THRESHOLD_2f 2240
#define ENTER_TCT_ITM_PKT_THRESHOLDf 2241
#define ENTER_TCT_MMU_CELL_THRESHOLD_1f 2242
#define ENTER_TCT_MMU_CELL_THRESHOLD_2f 2243
#define ENTER_TCT_MMU_PKT_THRESHOLDf 2244
#define ENTRYf 2245
#define ENTRYCOUNTf 2246
#define ENTRY_0f 2247
#define ENTRY_0_COMP_V4_KEYf 2248
#define ENTRY_0_COMP_V4_KEY_IP_ADDRf 2249
#define ENTRY_0_COMP_V4_KEY_IP_FLAGSf 2250
#define ENTRY_0_COMP_V4_KEY_IP_PROTf 2251
#define ENTRY_0_COMP_V4_KEY_IP_TCP_FLAGSf 2252
#define ENTRY_0_COMP_V4_KEY_L4_PORTf 2253
#define ENTRY_0_COMP_V4_KEY_MAC_LWRf 2254
#define ENTRY_0_COMP_V4_KEY_MAC_UPRf 2255
#define ENTRY_0_COMP_V4_KEY_RSV0f 2256
#define ENTRY_0_COMP_V4_KEY_RSV1f 2257
#define ENTRY_0_COMP_V4_KEY_VRF_LWRf 2258
#define ENTRY_0_COMP_V4_KEY_VRF_UPRf 2259
#define ENTRY_0_COMP_V6_KEYf 2260
#define ENTRY_0_COMP_V6_KEY_IP_ADDR_0f 2261
#define ENTRY_0_COMP_V6_KEY_IP_ADDR_1f 2262
#define ENTRY_0_COMP_V6_KEY_IP_ADDR_2f 2263
#define ENTRY_0_COMP_V6_KEY_IP_PROTf 2264
#define ENTRY_0_COMP_V6_KEY_IP_TCP_FLAGSf 2265
#define ENTRY_0_COMP_V6_KEY_L4_PORTf 2266
#define ENTRY_0_COMP_V6_KEY_RSVf 2267
#define ENTRY_0_COMP_V6_KEY_VRFf 2268
#define ENTRY_0_KEYf 2269
#define ENTRY_0_KEY_MODEf 2270
#define ENTRY_0_KEY_TYPEf 2271
#define ENTRY_0_L3MC_V4_KEYf 2272
#define ENTRY_0_L3MC_V4_KEY_DIPf 2273
#define ENTRY_0_L3MC_V4_KEY_L3_IIFf 2274
#define ENTRY_0_L3MC_V4_KEY_RSV0f 2275
#define ENTRY_0_L3MC_V4_KEY_SIP_0f 2276
#define ENTRY_0_L3MC_V4_KEY_SIP_1f 2277
#define ENTRY_0_L3MC_V4_KEY_VRFf 2278
#define ENTRY_0_L3MC_V6_KEYf 2279
#define ENTRY_0_L3MC_V6_KEY_DIP_0f 2280
#define ENTRY_0_L3MC_V6_KEY_DIP_1f 2281
#define ENTRY_0_L3MC_V6_KEY_DIP_2f 2282
#define ENTRY_0_L3MC_V6_KEY_L3_IIFf 2283
#define ENTRY_0_L3MC_V6_KEY_RSVf 2284
#define ENTRY_0_L3MC_V6_KEY_SIP_0f 2285
#define ENTRY_0_L3MC_V6_KEY_SIP_1f 2286
#define ENTRY_0_L3MC_V6_KEY_VRFf 2287
#define ENTRY_0_LPM_V4_KEYf 2288
#define ENTRY_0_LPM_V4_KEY_IP_ADDRf 2289
#define ENTRY_0_LPM_V4_KEY_RSVf 2290
#define ENTRY_0_LPM_V4_KEY_VRFf 2291
#define ENTRY_0_LPM_V6_KEYf 2292
#define ENTRY_0_LPM_V6_KEY_D_IP_ADDR_0f 2293
#define ENTRY_0_LPM_V6_KEY_D_IP_ADDR_1f 2294
#define ENTRY_0_LPM_V6_KEY_D_IP_ADDR_2f 2295
#define ENTRY_0_LPM_V6_KEY_D_IP_ADDR_3f 2296
#define ENTRY_0_LPM_V6_KEY_D_RSVf 2297
#define ENTRY_0_LPM_V6_KEY_D_RSV_0f 2298
#define ENTRY_0_LPM_V6_KEY_D_RSV_1f 2299
#define ENTRY_0_LPM_V6_KEY_D_RSV_2f 2300
#define ENTRY_0_LPM_V6_KEY_D_VRFf 2301
#define ENTRY_0_LPM_V6_KEY_H_IP_ADDR_0f 2302
#define ENTRY_0_LPM_V6_KEY_H_VRFf 2303
#define ENTRY_0_LPM_V6_KEY_S_IP_ADDR_0f 2304
#define ENTRY_0_LPM_V6_KEY_S_IP_ADDR_1f 2305
#define ENTRY_0_LPM_V6_KEY_S_RSV_0f 2306
#define ENTRY_0_LPM_V6_KEY_S_VRFf 2307
#define ENTRY_1f 2308
#define ENTRY_10f 2309
#define ENTRY_11f 2310
#define ENTRY_12f 2311
#define ENTRY_13f 2312
#define ENTRY_14f 2313
#define ENTRY_15f 2314
#define ENTRY_16f 2315
#define ENTRY_17f 2316
#define ENTRY_18f 2317
#define ENTRY_19f 2318
#define ENTRY_1_COMP_V4_KEYf 2319
#define ENTRY_1_COMP_V4_KEY_IP_ADDRf 2320
#define ENTRY_1_COMP_V4_KEY_IP_FLAGSf 2321
#define ENTRY_1_COMP_V4_KEY_IP_PROTf 2322
#define ENTRY_1_COMP_V4_KEY_IP_TCP_FLAGSf 2323
#define ENTRY_1_COMP_V4_KEY_L4_PORTf 2324
#define ENTRY_1_COMP_V4_KEY_MAC_LWRf 2325
#define ENTRY_1_COMP_V4_KEY_MAC_UPRf 2326
#define ENTRY_1_COMP_V4_KEY_RSV0f 2327
#define ENTRY_1_COMP_V4_KEY_RSV1f 2328
#define ENTRY_1_COMP_V4_KEY_VRF_LWRf 2329
#define ENTRY_1_COMP_V4_KEY_VRF_UPRf 2330
#define ENTRY_1_COMP_V6_KEYf 2331
#define ENTRY_1_COMP_V6_KEY_IP_ADDR_0f 2332
#define ENTRY_1_COMP_V6_KEY_IP_ADDR_1f 2333
#define ENTRY_1_COMP_V6_KEY_IP_ADDR_2f 2334
#define ENTRY_1_COMP_V6_KEY_IP_PROTf 2335
#define ENTRY_1_COMP_V6_KEY_IP_TCP_FLAGSf 2336
#define ENTRY_1_COMP_V6_KEY_L4_PORTf 2337
#define ENTRY_1_COMP_V6_KEY_RSVf 2338
#define ENTRY_1_COMP_V6_KEY_VRFf 2339
#define ENTRY_1_KEYf 2340
#define ENTRY_1_KEY_MODEf 2341
#define ENTRY_1_KEY_TYPEf 2342
#define ENTRY_1_L3MC_V4_KEYf 2343
#define ENTRY_1_L3MC_V4_KEY_DIPf 2344
#define ENTRY_1_L3MC_V4_KEY_L3_IIFf 2345
#define ENTRY_1_L3MC_V4_KEY_RSV0f 2346
#define ENTRY_1_L3MC_V4_KEY_SIP_0f 2347
#define ENTRY_1_L3MC_V4_KEY_SIP_1f 2348
#define ENTRY_1_L3MC_V4_KEY_VRFf 2349
#define ENTRY_1_L3MC_V6_KEYf 2350
#define ENTRY_1_L3MC_V6_KEY_DIP_0f 2351
#define ENTRY_1_L3MC_V6_KEY_DIP_1f 2352
#define ENTRY_1_L3MC_V6_KEY_DIP_2f 2353
#define ENTRY_1_L3MC_V6_KEY_L3_IIFf 2354
#define ENTRY_1_L3MC_V6_KEY_RSVf 2355
#define ENTRY_1_L3MC_V6_KEY_SIP_0f 2356
#define ENTRY_1_L3MC_V6_KEY_SIP_1f 2357
#define ENTRY_1_L3MC_V6_KEY_VRFf 2358
#define ENTRY_1_LPM_V4_KEYf 2359
#define ENTRY_1_LPM_V4_KEY_IP_ADDRf 2360
#define ENTRY_1_LPM_V4_KEY_RSVf 2361
#define ENTRY_1_LPM_V4_KEY_VRFf 2362
#define ENTRY_1_LPM_V6_KEYf 2363
#define ENTRY_1_LPM_V6_KEY_D_IP_ADDR_0f 2364
#define ENTRY_1_LPM_V6_KEY_D_IP_ADDR_1f 2365
#define ENTRY_1_LPM_V6_KEY_D_IP_ADDR_2f 2366
#define ENTRY_1_LPM_V6_KEY_D_IP_ADDR_3f 2367
#define ENTRY_1_LPM_V6_KEY_D_RSVf 2368
#define ENTRY_1_LPM_V6_KEY_D_RSV_0f 2369
#define ENTRY_1_LPM_V6_KEY_D_RSV_1f 2370
#define ENTRY_1_LPM_V6_KEY_D_RSV_2f 2371
#define ENTRY_1_LPM_V6_KEY_D_VRFf 2372
#define ENTRY_1_LPM_V6_KEY_H_IP_ADDR_0f 2373
#define ENTRY_1_LPM_V6_KEY_H_VRFf 2374
#define ENTRY_1_LPM_V6_KEY_S_IP_ADDR_0f 2375
#define ENTRY_1_LPM_V6_KEY_S_IP_ADDR_1f 2376
#define ENTRY_1_LPM_V6_KEY_S_RSV_0f 2377
#define ENTRY_1_LPM_V6_KEY_S_VRFf 2378
#define ENTRY_2f 2379
#define ENTRY_2_COMP_V4_KEYf 2380
#define ENTRY_2_COMP_V4_KEY_IP_ADDRf 2381
#define ENTRY_2_COMP_V4_KEY_IP_FLAGSf 2382
#define ENTRY_2_COMP_V4_KEY_IP_PROTf 2383
#define ENTRY_2_COMP_V4_KEY_IP_TCP_FLAGSf 2384
#define ENTRY_2_COMP_V4_KEY_L4_PORTf 2385
#define ENTRY_2_COMP_V4_KEY_MAC_LWRf 2386
#define ENTRY_2_COMP_V4_KEY_MAC_UPRf 2387
#define ENTRY_2_COMP_V4_KEY_RSV0f 2388
#define ENTRY_2_COMP_V4_KEY_RSV1f 2389
#define ENTRY_2_COMP_V4_KEY_VRF_LWRf 2390
#define ENTRY_2_COMP_V4_KEY_VRF_UPRf 2391
#define ENTRY_2_COMP_V6_KEYf 2392
#define ENTRY_2_COMP_V6_KEY_IP_ADDR_0f 2393
#define ENTRY_2_COMP_V6_KEY_IP_ADDR_1f 2394
#define ENTRY_2_COMP_V6_KEY_IP_ADDR_2f 2395
#define ENTRY_2_COMP_V6_KEY_IP_PROTf 2396
#define ENTRY_2_COMP_V6_KEY_IP_TCP_FLAGSf 2397
#define ENTRY_2_COMP_V6_KEY_L4_PORTf 2398
#define ENTRY_2_COMP_V6_KEY_RSVf 2399
#define ENTRY_2_COMP_V6_KEY_VRFf 2400
#define ENTRY_2_KEYf 2401
#define ENTRY_2_KEY_MODEf 2402
#define ENTRY_2_KEY_TYPEf 2403
#define ENTRY_2_L3MC_V4_KEYf 2404
#define ENTRY_2_L3MC_V4_KEY_DIPf 2405
#define ENTRY_2_L3MC_V4_KEY_L3_IIFf 2406
#define ENTRY_2_L3MC_V4_KEY_RSV0f 2407
#define ENTRY_2_L3MC_V4_KEY_SIP_0f 2408
#define ENTRY_2_L3MC_V4_KEY_SIP_1f 2409
#define ENTRY_2_L3MC_V4_KEY_VRFf 2410
#define ENTRY_2_L3MC_V6_KEYf 2411
#define ENTRY_2_L3MC_V6_KEY_DIP_0f 2412
#define ENTRY_2_L3MC_V6_KEY_DIP_1f 2413
#define ENTRY_2_L3MC_V6_KEY_DIP_2f 2414
#define ENTRY_2_L3MC_V6_KEY_L3_IIFf 2415
#define ENTRY_2_L3MC_V6_KEY_RSVf 2416
#define ENTRY_2_L3MC_V6_KEY_SIP_0f 2417
#define ENTRY_2_L3MC_V6_KEY_SIP_1f 2418
#define ENTRY_2_L3MC_V6_KEY_VRFf 2419
#define ENTRY_2_LPM_V4_KEYf 2420
#define ENTRY_2_LPM_V4_KEY_IP_ADDRf 2421
#define ENTRY_2_LPM_V4_KEY_RSVf 2422
#define ENTRY_2_LPM_V4_KEY_VRFf 2423
#define ENTRY_2_LPM_V6_KEYf 2424
#define ENTRY_2_LPM_V6_KEY_D_IP_ADDR_0f 2425
#define ENTRY_2_LPM_V6_KEY_D_IP_ADDR_1f 2426
#define ENTRY_2_LPM_V6_KEY_D_IP_ADDR_2f 2427
#define ENTRY_2_LPM_V6_KEY_D_IP_ADDR_3f 2428
#define ENTRY_2_LPM_V6_KEY_D_RSVf 2429
#define ENTRY_2_LPM_V6_KEY_D_RSV_0f 2430
#define ENTRY_2_LPM_V6_KEY_D_RSV_1f 2431
#define ENTRY_2_LPM_V6_KEY_D_RSV_2f 2432
#define ENTRY_2_LPM_V6_KEY_D_VRFf 2433
#define ENTRY_2_LPM_V6_KEY_H_IP_ADDR_0f 2434
#define ENTRY_2_LPM_V6_KEY_H_VRFf 2435
#define ENTRY_2_LPM_V6_KEY_S_IP_ADDR_0f 2436
#define ENTRY_2_LPM_V6_KEY_S_IP_ADDR_1f 2437
#define ENTRY_2_LPM_V6_KEY_S_RSV_0f 2438
#define ENTRY_2_LPM_V6_KEY_S_VRFf 2439
#define ENTRY_3f 2440
#define ENTRY_3_COMP_V4_KEYf 2441
#define ENTRY_3_COMP_V4_KEY_IP_ADDRf 2442
#define ENTRY_3_COMP_V4_KEY_IP_FLAGSf 2443
#define ENTRY_3_COMP_V4_KEY_IP_PROTf 2444
#define ENTRY_3_COMP_V4_KEY_IP_TCP_FLAGSf 2445
#define ENTRY_3_COMP_V4_KEY_L4_PORTf 2446
#define ENTRY_3_COMP_V4_KEY_MAC_LWRf 2447
#define ENTRY_3_COMP_V4_KEY_MAC_UPRf 2448
#define ENTRY_3_COMP_V4_KEY_RSV0f 2449
#define ENTRY_3_COMP_V4_KEY_RSV1f 2450
#define ENTRY_3_COMP_V4_KEY_VRF_LWRf 2451
#define ENTRY_3_COMP_V4_KEY_VRF_UPRf 2452
#define ENTRY_3_COMP_V6_KEYf 2453
#define ENTRY_3_COMP_V6_KEY_IP_ADDR_0f 2454
#define ENTRY_3_COMP_V6_KEY_IP_ADDR_1f 2455
#define ENTRY_3_COMP_V6_KEY_IP_ADDR_2f 2456
#define ENTRY_3_COMP_V6_KEY_IP_PROTf 2457
#define ENTRY_3_COMP_V6_KEY_IP_TCP_FLAGSf 2458
#define ENTRY_3_COMP_V6_KEY_L4_PORTf 2459
#define ENTRY_3_COMP_V6_KEY_RSVf 2460
#define ENTRY_3_COMP_V6_KEY_VRFf 2461
#define ENTRY_3_KEYf 2462
#define ENTRY_3_KEY_MODEf 2463
#define ENTRY_3_KEY_TYPEf 2464
#define ENTRY_3_L3MC_V4_KEYf 2465
#define ENTRY_3_L3MC_V4_KEY_DIPf 2466
#define ENTRY_3_L3MC_V4_KEY_L3_IIFf 2467
#define ENTRY_3_L3MC_V4_KEY_RSV0f 2468
#define ENTRY_3_L3MC_V4_KEY_SIP_0f 2469
#define ENTRY_3_L3MC_V4_KEY_SIP_1f 2470
#define ENTRY_3_L3MC_V4_KEY_VRFf 2471
#define ENTRY_3_L3MC_V6_KEYf 2472
#define ENTRY_3_L3MC_V6_KEY_DIP_0f 2473
#define ENTRY_3_L3MC_V6_KEY_DIP_1f 2474
#define ENTRY_3_L3MC_V6_KEY_DIP_2f 2475
#define ENTRY_3_L3MC_V6_KEY_L3_IIFf 2476
#define ENTRY_3_L3MC_V6_KEY_RSVf 2477
#define ENTRY_3_L3MC_V6_KEY_SIP_0f 2478
#define ENTRY_3_L3MC_V6_KEY_SIP_1f 2479
#define ENTRY_3_L3MC_V6_KEY_VRFf 2480
#define ENTRY_3_LPM_V4_KEYf 2481
#define ENTRY_3_LPM_V4_KEY_IP_ADDRf 2482
#define ENTRY_3_LPM_V4_KEY_RSVf 2483
#define ENTRY_3_LPM_V4_KEY_VRFf 2484
#define ENTRY_3_LPM_V6_KEYf 2485
#define ENTRY_3_LPM_V6_KEY_D_IP_ADDR_0f 2486
#define ENTRY_3_LPM_V6_KEY_D_IP_ADDR_1f 2487
#define ENTRY_3_LPM_V6_KEY_D_IP_ADDR_2f 2488
#define ENTRY_3_LPM_V6_KEY_D_IP_ADDR_3f 2489
#define ENTRY_3_LPM_V6_KEY_D_RSVf 2490
#define ENTRY_3_LPM_V6_KEY_D_RSV_0f 2491
#define ENTRY_3_LPM_V6_KEY_D_RSV_1f 2492
#define ENTRY_3_LPM_V6_KEY_D_RSV_2f 2493
#define ENTRY_3_LPM_V6_KEY_D_VRFf 2494
#define ENTRY_3_LPM_V6_KEY_H_IP_ADDR_0f 2495
#define ENTRY_3_LPM_V6_KEY_H_VRFf 2496
#define ENTRY_3_LPM_V6_KEY_S_IP_ADDR_0f 2497
#define ENTRY_3_LPM_V6_KEY_S_IP_ADDR_1f 2498
#define ENTRY_3_LPM_V6_KEY_S_RSV_0f 2499
#define ENTRY_3_LPM_V6_KEY_S_VRFf 2500
#define ENTRY_4f 2501
#define ENTRY_5f 2502
#define ENTRY_6f 2503
#define ENTRY_7f 2504
#define ENTRY_8f 2505
#define ENTRY_9f 2506
#define ENTRY_COUNTf 2507
#define ENTRY_DONEf 2508
#define ENTRY_IDXf 2509
#define ENTRY_IDX_BNK_0f 2510
#define ENTRY_IDX_BNK_1f 2511
#define ENTRY_INFO_UPPERf 2512
#define ENTRY_TYPEf 2513
#define ENTRY_TYPE_COPYf 2514
#define ENTRY_VALIDf 2515
#define EN_CFAP_COLLISIONf 2516
#define EN_CFAP_FULLf 2517
#define EN_CHIP_RESETf 2518
#define EN_COR_ERR_RPTf 2519
#define EN_EFILTERf 2520
#define EN_IFILTERf 2521
#define EN_IPROC_RESETf 2522
#define EN_LINK_INTERRUPTION_STATUSf 2523
#define EN_LOCAL_FAULT_STATUSf 2524
#define EN_NIC_SMB_ADDR0f 2525
#define EN_NIC_SMB_ADDR1f 2526
#define EN_NIC_SMB_ADDR2f 2527
#define EN_NIC_SMB_ADDR3f 2528
#define EN_NIC_SMB_ADDR_0f 2529
#define EN_PAXB_RESETf 2530
#define EN_REMOTE_FAULT_STATUSf 2531
#define EN_RX_CDC_DOUBLE_BIT_ERRf 2532
#define EN_RX_CDC_SINGLE_BIT_ERRf 2533
#define EN_RX_MSG_OVERFLOWf 2534
#define EN_RX_PKT_OVERFLOWf 2535
#define EN_SRC_GLP_KNOCKOUTf 2536
#define EN_TS_ENTRY_VALIDf 2537
#define EN_TX_CDC_DOUBLE_BIT_ERRf 2538
#define EN_TX_CDC_SINGLE_BIT_ERRf 2539
#define EN_TX_LLFC_MSG_OVERFLOWf 2540
#define EN_TX_PKT_OVERFLOWf 2541
#define EN_TX_PKT_UNDERFLOWf 2542
#define EN_TX_TS_FIFO_OVERFLOWf 2543
#define EOPf 2544
#define EOP_BITMAPf 2545
#define EOP_BMP_NEXTf 2546
#define EOP_CELL_PREFETCH_FIFO_OVERFLOW_IDf 2547
#define EOP_CELL_PREFETCH_FIFO_OVERFLOW_INTR_ENf 2548
#define EOP_CELL_PREFETCH_FIFO_OVERFLOW_INTR_OVRf 2549
#define EOP_CELL_PREFETCH_FIFO_OVERFLOW_INTR_STATf 2550
#define EOP_CELL_PREFETCH_FIFO_UNDERFLOW_IDf 2551
#define EOP_CELL_PREFETCH_FIFO_UNDERFLOW_INTR_ENf 2552
#define EOP_CELL_PREFETCH_FIFO_UNDERFLOW_INTR_OVRf 2553
#define EOP_CELL_PREFETCH_FIFO_UNDERFLOW_INTR_STATf 2554
#define EPMOD_BUS_PARITY_ENf 2555
#define EPMOD_FORCE_ERRORf 2556
#define EPOCHf 2557
#define EPOCH_DURATIONf 2558
#define EPORT_CELL_CREDITSf 2559
#define EPORT_CELL_THRESHOLDf 2560
#define EPOSTf 2561
#define EP_DISCARDf 2562
#define EP_EFPBUF_COR_ERR_RPTf 2563
#define EP_INTERFACE_HEADER_ENDIANESSf 2564
#define EP_INTERFACE_PAYLOAD_ENDIANESSf 2565
#define EP_PERST_Bf 2566
#define EP_TO_CPU_ALIGNMENT_BYTESf 2567
#define EP_TO_CPU_HEADER_SIZEf 2568
#define ERRBITf 2569
#define ERRORf 2570
#define ERROR_TYPEf 2571
#define ERR_CODEf 2572
#define ERR_FIFOf 2573
#define ERR_MULTf 2574
#define ERR_STATUSf 2575
#define ERR_TYPEf 2576
#define ERR_TYPE_ACK_DATA_BEAT_GTMAXf 2577
#define ERR_TYPE_ACK_OPCODE_MISMATCHf 2578
#define ERR_TYPE_AXI_RESP_ERRf 2579
#define ERR_TYPE_AXI_SLAVE_ABORTf 2580
#define ERR_TYPE_CMD_DLEN_IS_INVALIDf 2581
#define ERR_TYPE_CMD_MEM_ECC_ERRf 2582
#define ERR_TYPE_CMD_MEM_RD_ACCESS_INVALIDf 2583
#define ERR_TYPE_CMD_OPCODE_IS_INVALIDf 2584
#define ERR_TYPE_MESSAGE_ERRf 2585
#define ERR_TYPE_MESSAGE_ERR_CODEf 2586
#define ERR_TYPE_NACKf 2587
#define ERR_TYPE_RESP_MEM_ECC_ERRf 2588
#define ERR_TYPE_SBUS_TIMEOUTf 2589
#define ERR_TYPE_SW_ABORTf 2590
#define ERSPANv_ERSPAN_HEADER_DAf 2591
#define ERSPANv_ERSPAN_HEADER_DA_SAf 2592
#define ERSPANv_ERSPAN_HEADER_ETYPEf 2593
#define ERSPANv_ERSPAN_HEADER_ETYPE_V4_GREf 2594
#define ERSPANv_ERSPAN_HEADER_GREf 2595
#define ERSPANv_ERSPAN_HEADER_SAf 2596
#define ERSPANv_ERSPAN_HEADER_V4f 2597
#define ERSPANv_ERSPAN_HEADER_VLAN_TAGf 2598
#define ERSPAN_V6v_ERSPAN_HEADER_DAf 2599
#define ERSPAN_V6v_ERSPAN_HEADER_DA_SAf 2600
#define ERSPAN_V6v_ERSPAN_HEADER_ETYPEf 2601
#define ERSPAN_V6v_ERSPAN_HEADER_GREf 2602
#define ERSPAN_V6v_ERSPAN_HEADER_SAf 2603
#define ERSPAN_V6v_ERSPAN_HEADER_V6f 2604
#define ERSPAN_V6v_ERSPAN_HEADER_V6_GREf 2605
#define ERSPAN_V6v_ERSPAN_HEADER_VLAN_TAGf 2606
#define ETHERTYPEf 2607
#define ETHERTYPE_MASKf 2608
#define ETRAP_ENf 2609
#define ETRAP_EVENT_FIFOf 2610
#define ETRAP_EVENT_FIFO_ECC_CORRUPTf 2611
#define ETRAP_EVENT_FIFO_ECC_ENf 2612
#define ETRAP_FILTER_0_TABLEf 2613
#define ETRAP_FILTER_0_TABLE_ECC_CORRUPTf 2614
#define ETRAP_FILTER_0_TABLE_ECC_ENf 2615
#define ETRAP_FILTER_1_TABLEf 2616
#define ETRAP_FILTER_1_TABLE_ECC_CORRUPTf 2617
#define ETRAP_FILTER_1_TABLE_ECC_ENf 2618
#define ETRAP_FILTER_2_TABLEf 2619
#define ETRAP_FILTER_2_TABLE_ECC_CORRUPTf 2620
#define ETRAP_FILTER_2_TABLE_ECC_ENf 2621
#define ETRAP_FILTER_3_TABLEf 2622
#define ETRAP_FILTER_3_TABLE_ECC_CORRUPTf 2623
#define ETRAP_FILTER_3_TABLE_ECC_ENf 2624
#define ETRAP_FLOW_COUNT_LEFT_TABLEf 2625
#define ETRAP_FLOW_COUNT_LEFT_TABLE_ECC_CORRUPTf 2626
#define ETRAP_FLOW_COUNT_LEFT_TABLE_ECC_ENf 2627
#define ETRAP_FLOW_COUNT_RIGHT_TABLEf 2628
#define ETRAP_FLOW_COUNT_RIGHT_TABLE_ECC_CORRUPTf 2629
#define ETRAP_FLOW_COUNT_RIGHT_TABLE_ECC_ENf 2630
#define ETRAP_FLOW_HASH_L0_TABLEf 2631
#define ETRAP_FLOW_HASH_L0_TABLE_ECC_CORRUPTf 2632
#define ETRAP_FLOW_HASH_L0_TABLE_ECC_ENf 2633
#define ETRAP_FLOW_HASH_L1_TABLEf 2634
#define ETRAP_FLOW_HASH_L1_TABLE_ECC_CORRUPTf 2635
#define ETRAP_FLOW_HASH_L1_TABLE_ECC_ENf 2636
#define ETRAP_FLOW_HASH_L2_TABLEf 2637
#define ETRAP_FLOW_HASH_L2_TABLE_ECC_CORRUPTf 2638
#define ETRAP_FLOW_HASH_L2_TABLE_ECC_ENf 2639
#define ETRAP_FLOW_HASH_L3_TABLEf 2640
#define ETRAP_FLOW_HASH_L3_TABLE_ECC_CORRUPTf 2641
#define ETRAP_FLOW_HASH_L3_TABLE_ECC_ENf 2642
#define ETRAP_FLOW_HASH_L4_TABLEf 2643
#define ETRAP_FLOW_HASH_L4_TABLE_ECC_CORRUPTf 2644
#define ETRAP_FLOW_HASH_L4_TABLE_ECC_ENf 2645
#define ETRAP_FLOW_HASH_R0_TABLEf 2646
#define ETRAP_FLOW_HASH_R0_TABLE_ECC_CORRUPTf 2647
#define ETRAP_FLOW_HASH_R0_TABLE_ECC_ENf 2648
#define ETRAP_FLOW_HASH_R1_TABLEf 2649
#define ETRAP_FLOW_HASH_R1_TABLE_ECC_CORRUPTf 2650
#define ETRAP_FLOW_HASH_R1_TABLE_ECC_ENf 2651
#define ETRAP_FLOW_HASH_R2_TABLEf 2652
#define ETRAP_FLOW_HASH_R2_TABLE_ECC_CORRUPTf 2653
#define ETRAP_FLOW_HASH_R2_TABLE_ECC_ENf 2654
#define ETRAP_FLOW_HASH_R3_TABLEf 2655
#define ETRAP_FLOW_HASH_R3_TABLE_ECC_CORRUPTf 2656
#define ETRAP_FLOW_HASH_R3_TABLE_ECC_ENf 2657
#define ETRAP_FLOW_HASH_R4_TABLEf 2658
#define ETRAP_FLOW_HASH_R4_TABLE_ECC_CORRUPTf 2659
#define ETRAP_FLOW_HASH_R4_TABLE_ECC_ENf 2660
#define ETRAP_INTERVALf 2661
#define ETRAP_INTR_P0_T0f 2662
#define ETRAP_INTR_P0_T1f 2663
#define ETRAP_INTR_P1_T0f 2664
#define ETRAP_INTR_P1_T1f 2665
#define ETRAP_INTR_P2_T0f 2666
#define ETRAP_INTR_P2_T1f 2667
#define ETRAP_INTR_P3_T0f 2668
#define ETRAP_INTR_P3_T1f 2669
#define ETRAP_MONITOR_ENABLEf 2670
#define ETRAP_MPB_COLOR_UPDATE_ENf 2671
#define EVENT_BUSf 2672
#define EVENT_FIFO_0_ECC_CORRUPTf 2673
#define EVENT_FIFO_0_ECC_ENABLEf 2674
#define EVENT_FIFO_0_ERR1_RPT_ENf 2675
#define EVENT_FIFO_0_READ_FAILf 2676
#define EVENT_FIFO_0_SER_ERRORf 2677
#define EVENT_FIFO_0_UNCORRECTED_ECC_ERRf 2678
#define EVENT_FIFO_0_WRITE_FAILf 2679
#define EVENT_FIFO_1_ECC_CORRUPTf 2680
#define EVENT_FIFO_1_ECC_ENABLEf 2681
#define EVENT_FIFO_1_ERR1_RPT_ENf 2682
#define EVENT_FIFO_1_READ_FAILf 2683
#define EVENT_FIFO_1_SER_ERRORf 2684
#define EVENT_FIFO_1_UNCORRECTED_ECC_ERRf 2685
#define EVENT_FIFO_1_WRITE_FAILf 2686
#define EVENT_FIFO_2_READ_FAILf 2687
#define EVENT_FIFO_2_SER_ERRORf 2688
#define EVENT_FIFO_2_UNCORRECTED_ECC_ERRf 2689
#define EVENT_FIFO_2_WRITE_FAILf 2690
#define EVENT_FIFO_3_READ_FAILf 2691
#define EVENT_FIFO_3_SER_ERRORf 2692
#define EVENT_FIFO_3_UNCORRECTED_ECC_ERRf 2693
#define EVENT_FIFO_3_WRITE_FAILf 2694
#define EVENT_FIFO_CTRL_0_UNCORRECTED_ECC_ERRf 2695
#define EVENT_FIFO_CTRL_1_UNCORRECTED_ECC_ERRf 2696
#define EVENT_FIFO_CTRL_2_UNCORRECTED_ECC_ERRf 2697
#define EVENT_FIFO_CTRL_3_UNCORRECTED_ECC_ERRf 2698
#define EVENT_FIFO_CTRL_UNCORRECTED_ECC_ERRf 2699
#define EVENT_FIFO_DATA_0_UNCORRECTED_ECC_ERRf 2700
#define EVENT_FIFO_DATA_1_UNCORRECTED_ECC_ERRf 2701
#define EVENT_FIFO_DATA_2_UNCORRECTED_ECC_ERRf 2702
#define EVENT_FIFO_DATA_3_UNCORRECTED_ECC_ERRf 2703
#define EVENT_FIFO_DATA_ECC_FORCE_ERRf 2704
#define EVENT_FIFO_DATA_UNCORRECTED_ECC_ERRf 2705
#define EVENT_FIFO_ECC_ENf 2706
#define EVENT_FIFO_ECC_FORCE_ERRf 2707
#define EVENT_FIFO_EN_COR_ERR_RPTf 2708
#define EVENT_FIFO_ERRf 2709
#define EVENT_FIFO_OVERRUNf 2710
#define EVENT_FIFO_READ_FAILf 2711
#define EVENT_FIFO_SER_ERRf 2712
#define EVENT_FIFO_THRESHOLDf 2713
#define EVENT_FIFO_TMf 2714
#define EVENT_FIFO_UNCORRECTED_ECC_ERRf 2715
#define EVENT_FIFO_WRITE_FAILf 2716
#define EVENT_GROUP_VECTORf 2717
#define EVENT_IDf 2718
#define EVICTION_EVENTv_BITMAPf 2719
#define EXACT_MATCH_CLASS_IDf 2720
#define EXACT_MATCH_LOGICAL_TABLE_IDf 2721
#define EXACT_MATCH_LOGICAL_TABLE_ID_MASKf 2722
#define EXACT_MATCH_QOS_ACTIONS_PROFILE_1BIT_ERROR_REPORTf 2723
#define EXACT_MATCH_QOS_ACTIONS_PROFILE_ECC_ENf 2724
#define EXACT_MATCH_REDIRECT_SETf 2725
#define EXACT_MATCH_REDIRECT_SET_ENABLEf 2726
#define EXCESS_THDf 2727
#define EXCLUDE_ALL_RESERVED_LABELS_FROM_MPLS_HASHf 2728
#define EXIT_LAGGING_THDf 2729
#define EXIT_TCT_MMU_CELL_THRESHOLDf 2730
#define EXIT_TCT_TIMERf 2731
#define EXPf 2732
#define EXPECTED_FLAGSf 2733
#define EXPECTED_FLAGS_MASKf 2734
#define EXPECTED_L3_IIFf 2735
#define EXPECTED_READ_DATAf 2736
#define EXP_DATAf 2737
#define EXP_HEADERf 2738
#define EXTENDED_HIG2_ENf 2739
#define F1f 2740
#define F1_MASKf 2741
#define F2f 2742
#define F2_MASKf 2743
#define F3f 2744
#define F3_MASKf 2745
#define FAILOVER_SET_SIZEf 2746
#define FAP_DUPLICATE_PTRf 2747
#define FAP_DUPLICATE_PTR_MASKf 2748
#define FAP_FULL_RESET_POINTf 2749
#define FAP_FULL_SET_POINTf 2750
#define FAP_OVERFLOWf 2751
#define FAP_OVERFLOW_MASKf 2752
#define FAST_TRUNK_PORTS_1f 2753
#define FAST_TRUNK_PORTS_2f 2754
#define FAS_ACCESS_DISABLE_OTP_OVERRIDE_ENf 2755
#define FAS_ACCESS_DISABLE_OTP_OVERRIDE_VALf 2756
#define FAS_CLEAR_FAIL_INTRf 2757
#define FAS_CLEAR_PASS_INTRf 2758
#define FAS_ENABLE_OTP_OVERRIDE_ENf 2759
#define FAS_ENABLE_OTP_OVERRIDE_VALf 2760
#define FAS_PACKET_FORWARD_ENf 2761
#define FAS_VERIFY_STATUSf 2762
#define FAULT_SOURCE_FOR_TXf 2763
#define FCLf 2764
#define FCUf 2765
#define FC_ENf 2766
#define FC_PAUSEf 2767
#define FC_TYPEf 2768
#define FDR_INTERRUPTf 2769
#define FEC_ARCHf 2770
#define FID_IDf 2771
#define FIELDS_ACTIONf 2772
#define FIELD_10_MASKf 2773
#define FIELD_10_TYPEf 2774
#define FIELD_11_MASKf 2775
#define FIELD_11_TYPEf 2776
#define FIELD_12_MASKf 2777
#define FIELD_12_TYPEf 2778
#define FIELD_13_MASKf 2779
#define FIELD_13_TYPEf 2780
#define FIELD_16BIT_0_INDEXf 2781
#define FIELD_16BIT_0_SHIFTf 2782
#define FIELD_16BIT_0_SIZEf 2783
#define FIELD_16BIT_0_STARTf 2784
#define FIELD_16BIT_10_INDEXf 2785
#define FIELD_16BIT_10_SHIFTf 2786
#define FIELD_16BIT_10_SIZEf 2787
#define FIELD_16BIT_10_STARTf 2788
#define FIELD_16BIT_11_INDEXf 2789
#define FIELD_16BIT_11_SHIFTf 2790
#define FIELD_16BIT_11_SIZEf 2791
#define FIELD_16BIT_11_STARTf 2792
#define FIELD_16BIT_1_INDEXf 2793
#define FIELD_16BIT_1_SHIFTf 2794
#define FIELD_16BIT_1_SIZEf 2795
#define FIELD_16BIT_1_STARTf 2796
#define FIELD_16BIT_2_INDEXf 2797
#define FIELD_16BIT_2_SHIFTf 2798
#define FIELD_16BIT_2_SIZEf 2799
#define FIELD_16BIT_2_STARTf 2800
#define FIELD_16BIT_3_INDEXf 2801
#define FIELD_16BIT_3_SHIFTf 2802
#define FIELD_16BIT_3_SIZEf 2803
#define FIELD_16BIT_3_STARTf 2804
#define FIELD_16BIT_4_INDEXf 2805
#define FIELD_16BIT_4_SHIFTf 2806
#define FIELD_16BIT_4_SIZEf 2807
#define FIELD_16BIT_4_STARTf 2808
#define FIELD_16BIT_5_INDEXf 2809
#define FIELD_16BIT_5_SHIFTf 2810
#define FIELD_16BIT_5_SIZEf 2811
#define FIELD_16BIT_5_STARTf 2812
#define FIELD_16BIT_6_INDEXf 2813
#define FIELD_16BIT_6_SHIFTf 2814
#define FIELD_16BIT_6_SIZEf 2815
#define FIELD_16BIT_6_STARTf 2816
#define FIELD_16BIT_7_INDEXf 2817
#define FIELD_16BIT_7_SHIFTf 2818
#define FIELD_16BIT_7_SIZEf 2819
#define FIELD_16BIT_7_STARTf 2820
#define FIELD_16BIT_8_INDEXf 2821
#define FIELD_16BIT_8_SHIFTf 2822
#define FIELD_16BIT_8_SIZEf 2823
#define FIELD_16BIT_8_STARTf 2824
#define FIELD_16BIT_9_INDEXf 2825
#define FIELD_16BIT_9_SHIFTf 2826
#define FIELD_16BIT_9_SIZEf 2827
#define FIELD_16BIT_9_STARTf 2828
#define FIELD_1_DATAf 2829
#define FIELD_1_MASKf 2830
#define FIELD_1_OFFSETf 2831
#define FIELD_1_TYPEf 2832
#define FIELD_2_DATAf 2833
#define FIELD_2_MASKf 2834
#define FIELD_2_OFFSETf 2835
#define FIELD_2_TYPEf 2836
#define FIELD_32BIT_0_INDEXf 2837
#define FIELD_32BIT_0_SHIFTf 2838
#define FIELD_32BIT_0_SIZEf 2839
#define FIELD_32BIT_0_STARTf 2840
#define FIELD_32BIT_10_INDEXf 2841
#define FIELD_32BIT_10_SHIFTf 2842
#define FIELD_32BIT_10_SIZEf 2843
#define FIELD_32BIT_10_STARTf 2844
#define FIELD_32BIT_11_INDEXf 2845
#define FIELD_32BIT_11_SHIFTf 2846
#define FIELD_32BIT_11_SIZEf 2847
#define FIELD_32BIT_11_STARTf 2848
#define FIELD_32BIT_1_INDEXf 2849
#define FIELD_32BIT_1_SHIFTf 2850
#define FIELD_32BIT_1_SIZEf 2851
#define FIELD_32BIT_1_STARTf 2852
#define FIELD_32BIT_2_INDEXf 2853
#define FIELD_32BIT_2_SHIFTf 2854
#define FIELD_32BIT_2_SIZEf 2855
#define FIELD_32BIT_2_STARTf 2856
#define FIELD_32BIT_3_INDEXf 2857
#define FIELD_32BIT_3_SHIFTf 2858
#define FIELD_32BIT_3_SIZEf 2859
#define FIELD_32BIT_3_STARTf 2860
#define FIELD_32BIT_4_INDEXf 2861
#define FIELD_32BIT_4_SHIFTf 2862
#define FIELD_32BIT_4_SIZEf 2863
#define FIELD_32BIT_4_STARTf 2864
#define FIELD_32BIT_5_INDEXf 2865
#define FIELD_32BIT_5_SHIFTf 2866
#define FIELD_32BIT_5_SIZEf 2867
#define FIELD_32BIT_5_STARTf 2868
#define FIELD_32BIT_6_INDEXf 2869
#define FIELD_32BIT_6_SHIFTf 2870
#define FIELD_32BIT_6_SIZEf 2871
#define FIELD_32BIT_6_STARTf 2872
#define FIELD_32BIT_7_INDEXf 2873
#define FIELD_32BIT_7_SHIFTf 2874
#define FIELD_32BIT_7_SIZEf 2875
#define FIELD_32BIT_7_STARTf 2876
#define FIELD_32BIT_8_INDEXf 2877
#define FIELD_32BIT_8_SHIFTf 2878
#define FIELD_32BIT_8_SIZEf 2879
#define FIELD_32BIT_8_STARTf 2880
#define FIELD_32BIT_9_INDEXf 2881
#define FIELD_32BIT_9_SHIFTf 2882
#define FIELD_32BIT_9_SIZEf 2883
#define FIELD_32BIT_9_STARTf 2884
#define FIELD_3_MASKf 2885
#define FIELD_3_TYPEf 2886
#define FIELD_4_MASKf 2887
#define FIELD_4_TYPEf 2888
#define FIELD_5_MASKf 2889
#define FIELD_5_TYPEf 2890
#define FIELD_6_MASKf 2891
#define FIELD_6_TYPEf 2892
#define FIELD_7_MASKf 2893
#define FIELD_7_TYPEf 2894
#define FIELD_8_MASKf 2895
#define FIELD_8_TYPEf 2896
#define FIELD_9_MASKf 2897
#define FIELD_9_TYPEf 2898
#define FIELD_Af 2899
#define FIELD_Bf 2900
#define FIELD_Cf 2901
#define FIELD_Df 2902
#define FIELD_Ef 2903
#define FIELD_SELECTf 2904
#define FIFO1_DEPTHf 2905
#define FIFO2_DEPTHf 2906
#define FIFODMA_CH0_1BIT_ECCERRf 2907
#define FIFODMA_CH0_2BIT_ECCERRf 2908
#define FIFODMA_CH10_1BIT_ECCERRf 2909
#define FIFODMA_CH10_2BIT_ECCERRf 2910
#define FIFODMA_CH11_1BIT_ECCERRf 2911
#define FIFODMA_CH11_2BIT_ECCERRf 2912
#define FIFODMA_CH1_1BIT_ECCERRf 2913
#define FIFODMA_CH1_2BIT_ECCERRf 2914
#define FIFODMA_CH2_1BIT_ECCERRf 2915
#define FIFODMA_CH2_2BIT_ECCERRf 2916
#define FIFODMA_CH3_1BIT_ECCERRf 2917
#define FIFODMA_CH3_2BIT_ECCERRf 2918
#define FIFODMA_CH4_1BIT_ECCERRf 2919
#define FIFODMA_CH4_2BIT_ECCERRf 2920
#define FIFODMA_CH5_1BIT_ECCERRf 2921
#define FIFODMA_CH5_2BIT_ECCERRf 2922
#define FIFODMA_CH6_1BIT_ECCERRf 2923
#define FIFODMA_CH6_2BIT_ECCERRf 2924
#define FIFODMA_CH7_1BIT_ECCERRf 2925
#define FIFODMA_CH7_2BIT_ECCERRf 2926
#define FIFODMA_CH8_1BIT_ECCERRf 2927
#define FIFODMA_CH8_2BIT_ECCERRf 2928
#define FIFODMA_CH9_1BIT_ECCERRf 2929
#define FIFODMA_CH9_2BIT_ECCERRf 2930
#define FIFO_0_LEVELf 2931
#define FIFO_0_WATERMARKf 2932
#define FIFO_1_LEVELf 2933
#define FIFO_1_WATERMARKf 2934
#define FIFO_2_LEVELf 2935
#define FIFO_2_WATERMARKf 2936
#define FIFO_3_LEVELf 2937
#define FIFO_3_WATERMARKf 2938
#define FIFO_CH0_DMA_INTRf 2939
#define FIFO_CH10_DMA_INTRf 2940
#define FIFO_CH11_DMA_INTRf 2941
#define FIFO_CH1_DMA_INTRf 2942
#define FIFO_CH2_DMA_INTRf 2943
#define FIFO_CH3_DMA_INTRf 2944
#define FIFO_CH4_DMA_INTRf 2945
#define FIFO_CH5_DMA_INTRf 2946
#define FIFO_CH6_DMA_INTRf 2947
#define FIFO_CH7_DMA_INTRf 2948
#define FIFO_CH8_DMA_INTRf 2949
#define FIFO_CH9_DMA_INTRf 2950
#define FIFO_COUNTf 2951
#define FIFO_COUNT_SELf 2952
#define FIFO_COUNT_WATERMARKf 2953
#define FIFO_COUNT_WATERMARK_PORT0f 2954
#define FIFO_COUNT_WATERMARK_PORT1f 2955
#define FIFO_COUNT_WATERMARK_PORT2f 2956
#define FIFO_COUNT_WATERMARK_PORT3f 2957
#define FIFO_DATAf 2958
#define FIFO_EMPTYf 2959
#define FIFO_EMPTY_PORT0f 2960
#define FIFO_EMPTY_PORT1f 2961
#define FIFO_EMPTY_PORT2f 2962
#define FIFO_EMPTY_PORT3f 2963
#define FIFO_ENABLEf 2964
#define FIFO_FULLf 2965
#define FIFO_FULL_PORT0f 2966
#define FIFO_FULL_PORT1f 2967
#define FIFO_FULL_PORT2f 2968
#define FIFO_FULL_PORT3f 2969
#define FIFO_NOT_EMPTYf 2970
#define FIFO_OVERFLOWf 2971
#define FIFO_OVERRUN_ERRf 2972
#define FIFO_OVERRUN_ERR_PORT0f 2973
#define FIFO_OVERRUN_ERR_PORT1f 2974
#define FIFO_OVERRUN_ERR_PORT2f 2975
#define FIFO_OVERRUN_ERR_PORT3f 2976
#define FIFO_PARITY_ERRORf 2977
#define FIFO_RDPTRf 2978
#define FIFO_READf 2979
#define FIFO_RESETf 2980
#define FIFO_UNDERFLOWf 2981
#define FIFO_UNDERRUN_ERRf 2982
#define FIFO_UNDERRUN_ERR_PORT0f 2983
#define FIFO_UNDERRUN_ERR_PORT1f 2984
#define FIFO_UNDERRUN_ERR_PORT2f 2985
#define FIFO_UNDERRUN_ERR_PORT3f 2986
#define FIFO_WRPTRf 2987
#define FILTER_0_HASH_ROTRf 2988
#define FILTER_0_HASH_SELf 2989
#define FILTER_1_HASH_ROTRf 2990
#define FILTER_1_HASH_SELf 2991
#define FILTER_2_HASH_ROTRf 2992
#define FILTER_2_HASH_SELf 2993
#define FILTER_3_HASH_ROTRf 2994
#define FILTER_3_HASH_SELf 2995
#define FILTER_ENABLEf 2996
#define FIRSTf 2997
#define FIRSTPICKf 2998
#define FIRST_ERR_ADDRESSf 2999
#define FIRST_ERR_ADDRESS_HOST_MEMf 3000
#define FIRST_ERR_ADDRESS_OF_HOSTRD_MEMf 3001
#define FIRST_ERR_ADDR_OF_DATA_MEMf 3002
#define FIRST_ERR_ADDR_OF_LLIST_MEMf 3003
#define FIRST_INTERRUPT_IDf 3004
#define FIRST_OVERFLOW_COUNTER_IDf 3005
#define FIRST_OVERFLOW_PORT_IDf 3006
#define FIRST_UNDERFLOW_COUNTER_IDf 3007
#define FIRST_UNDERFLOW_PORT_IDf 3008
#define FIVE_CELL_CPU_SPACINGf 3009
#define FIXED_DATA0f 3010
#define FIXED_DATA1f 3011
#define FIXED_MODEf 3012
#define FLAGf 3013
#define FLAGS_MISMATCH_DROPf 3014
#define FLAG_ONf 3015
#define FLEX_COUNTERf 3016
#define FLEX_CTRf 3017
#define FLEX_CTR_ACTIONf 3018
#define FLEX_CTR_ACTION_0f 3019
#define FLEX_CTR_ACTION_1f 3020
#define FLEX_CTR_ACTION_2f 3021
#define FLEX_CTR_ACTION_3f 3022
#define FLEX_CTR_ACTION_ENf 3023
#define FLEX_CTR_ACTION_SELf 3024
#define FLEX_CTR_NULL_THRESHOLDf 3025
#define FLEX_CTR_OBJECTf 3026
#define FLEX_CTR_OBJ_BUS_CONTAINER_ID_ENf 3027
#define FLOWCONTROL_REQ_FULLf 3028
#define FLOWSET_ECC_ENf 3029
#define FLOWSET_EN_COR_ERR_RPTf 3030
#define FLOWSET_MEMBER_ECC_ENf 3031
#define FLOWSET_MEMBER_EN_COR_ERR_RPTf 3032
#define FLOWSET_TIMESTAMP_PAGE_ECC_ENf 3033
#define FLOWSET_TIMESTAMP_PAGE_EN_COR_ERR_RPTf 3034
#define FLOW_CONTROL_EVENTSf 3035
#define FLOW_COUNT_CLEARf 3036
#define FLOW_COUNT_ENf 3037
#define FLOW_LABELf 3038
#define FLOW_LABEL_SELf 3039
#define FLOW_SET_BASEf 3040
#define FLOW_SET_SIZEf 3041
#define FLUSHf 3042
#define FLUSHMODEf 3043
#define FLUSH_DESC_Qf 3044
#define FLUSH_DONEf 3045
#define FLUSH_EPINTFBUFf 3046
#define FLUSH_IP_INTF_BUFFERf 3047
#define FMT0f 3048
#define FMT1f 3049
#define FMT2f 3050
#define FMT3f 3051
#define FMT4f 3052
#define FMT5f 3053
#define FMT6f 3054
#define FMT7f 3055
#define FN0f 3056
#define FN1f 3057
#define FORCE_CELLQ_FL_INIT_DONEf 3058
#define FORCE_COSMASKf 3059
#define FORCE_DOUBLE_BIT_ERR_IN_CMD_MEMf 3060
#define FORCE_DOUBLE_BIT_ERR_IN_RESP_MEMf 3061
#define FORCE_ERRf 3062
#define FORCE_INIT_DONEf 3063
#define FORCE_ITS_SIGN_FROM_TSf 3064
#define FORCE_LINK_INTERRUPT_OSf 3065
#define FORCE_LOCAL_FAULT_OSf 3066
#define FORCE_PFC_XONf 3067
#define FORCE_PKTQ_FL_INIT_DONEf 3068
#define FORCE_REMOTE_FAULT_OSf 3069
#define FORCE_SINGLE_BIT_ERR_IN_CMD_MEMf 3070
#define FORCE_SINGLE_BIT_ERR_IN_RESP_MEMf 3071
#define FORCE_SLICE_ENf 3072
#define FORCE_STATIC_MH_PFMf 3073
#define FORCE_XOR_GENf 3074
#define FORWARDING_TYPEf 3075
#define FORWARDING_TYPE_MASKf 3076
#define FOUR_CELL_CPU_SPACINGf 3077
#define FP_REFRESH_ENABLEf 3078
#define FP_REFRESH_MODEf 3079
#define FRAGMENT_IDf 3080
#define FRAG_ID_MASKf 3081
#define FREE_BITMAPf 3082
#define FREE_BLOCKSf 3083
#define FREE_CB_PTR0f 3084
#define FREE_CB_PTR1f 3085
#define FREFEFF_INFOf 3086
#define FREQCOUNTER_PRESCALEf 3087
#define FREQCOUNTER_SOURCE_SELf 3088
#define FROM_REMOTE_CPU_ENf 3089
#define FSM_STATEf 3090
#define FULLf 3091
#define FULLSTATUSf 3092
#define FULL_KEYf 3093
#define FULL_MASKf 3094
#define FUNCTION_NUMf 3095
#define GEN_DCNf 3096
#define GLBCFG_INT_ENf 3097
#define GLBCFG_INT_SETf 3098
#define GLB_INT_STATf 3099
#define GLOBAL_MASKf 3100
#define GLOBAL_MASK_ENABLEf 3101
#define GMII_LPI_PREDICT_MODE_ENf 3102
#define GMII_LPI_PREDICT_THRESHOLDf 3103
#define GOOD_WAS_LOWf 3104
#define GP_PRB_OEf 3105
#define GREEN_SP0f 3106
#define GREEN_SP1f 3107
#define GREEN_SP2f 3108
#define GREEN_SP3f 3109
#define GREEN_TO_PID_SETf 3110
#define GREEN_TO_PID_SET_ENABLEf 3111
#define GRE_KEY_ENTROPY_SIZEf 3112
#define GRE_PROTOCOL_IOAMf 3113
#define GRE_PROTOCOL_IOAM_VALIDf 3114
#define GROUP_ALT_NHI_MEMBERS_0_TO_12_ECC_ENf 3115
#define GROUP_ALT_NHI_MEMBERS_0_TO_12_EN_COR_ERR_RPTf 3116
#define GROUP_ALT_NHI_MEMBERS_13_TO_25_ECC_ENf 3117
#define GROUP_ALT_NHI_MEMBERS_13_TO_25_EN_COR_ERR_RPTf 3118
#define GROUP_ALT_NHI_MEMBERS_26_TO_38_ECC_ENf 3119
#define GROUP_ALT_NHI_MEMBERS_26_TO_38_EN_COR_ERR_RPTf 3120
#define GROUP_ALT_NHI_MEMBERS_39_TO_51_ECC_ENf 3121
#define GROUP_ALT_NHI_MEMBERS_39_TO_51_EN_COR_ERR_RPTf 3122
#define GROUP_ALT_NHI_MEMBERS_52_TO_63_ECC_ENf 3123
#define GROUP_ALT_NHI_MEMBERS_52_TO_63_EN_COR_ERR_RPTf 3124
#define GROUP_ALT_PORT_TO_MEMBERS_0_TO_15_ECC_ENf 3125
#define GROUP_ALT_PORT_TO_MEMBERS_0_TO_15_EN_COR_ERR_RPTf 3126
#define GROUP_ALT_PORT_TO_MEMBERS_16_TO_31_ECC_ENf 3127
#define GROUP_ALT_PORT_TO_MEMBERS_16_TO_31_EN_COR_ERR_RPTf 3128
#define GROUP_ALT_PORT_TO_MEMBERS_32_TO_47_ECC_ENf 3129
#define GROUP_ALT_PORT_TO_MEMBERS_32_TO_47_EN_COR_ERR_RPTf 3130
#define GROUP_ALT_PORT_TO_MEMBERS_48_TO_63_ECC_ENf 3131
#define GROUP_ALT_PORT_TO_MEMBERS_48_TO_63_EN_COR_ERR_RPTf 3132
#define GROUP_MEMBERSHIP_ECC_ENf 3133
#define GROUP_MEMBERSHIP_EN_COR_ERR_RPTf 3134
#define GROUP_MEMBERSHIP_POINTERf 3135
#define GROUP_MONITOR_CONTROL_ECC_ENf 3136
#define GROUP_MONITOR_CONTROL_EN_COR_ERR_RPTf 3137
#define GROUP_NHI_MEMBERS_0_TO_12_ECC_ENf 3138
#define GROUP_NHI_MEMBERS_0_TO_12_EN_COR_ERR_RPTf 3139
#define GROUP_NHI_MEMBERS_13_TO_25_ECC_ENf 3140
#define GROUP_NHI_MEMBERS_13_TO_25_EN_COR_ERR_RPTf 3141
#define GROUP_NHI_MEMBERS_26_TO_38_ECC_ENf 3142
#define GROUP_NHI_MEMBERS_26_TO_38_EN_COR_ERR_RPTf 3143
#define GROUP_NHI_MEMBERS_39_TO_51_ECC_ENf 3144
#define GROUP_NHI_MEMBERS_39_TO_51_EN_COR_ERR_RPTf 3145
#define GROUP_NHI_MEMBERS_52_TO_63_ECC_ENf 3146
#define GROUP_NHI_MEMBERS_52_TO_63_EN_COR_ERR_RPTf 3147
#define GROUP_PORT_TO_MEMBERS_0_TO_15_ECC_ENf 3148
#define GROUP_PORT_TO_MEMBERS_0_TO_15_EN_COR_ERR_RPTf 3149
#define GROUP_PORT_TO_MEMBERS_16_TO_31_ECC_ENf 3150
#define GROUP_PORT_TO_MEMBERS_16_TO_31_EN_COR_ERR_RPTf 3151
#define GROUP_PORT_TO_MEMBERS_32_TO_47_ECC_ENf 3152
#define GROUP_PORT_TO_MEMBERS_32_TO_47_EN_COR_ERR_RPTf 3153
#define GROUP_PORT_TO_MEMBERS_48_TO_63_ECC_ENf 3154
#define GROUP_PORT_TO_MEMBERS_48_TO_63_EN_COR_ERR_RPTf 3155
#define GROUP_STATS_ECC_ENf 3156
#define GROUP_STATS_EN_COR_ERR_RPTf 3157
#define GSHv_GSH_BASE_HEADER_FIRST_2_BYTESf 3158
#define GSHv_GSH_BASE_HEADER_FIRST_2_BYTES_MASKf 3159
#define GSHv_GSH_BASE_HEADER_LAST_2_BYTESf 3160
#define GSHv_GSH_BASE_HEADER_LAST_2_BYTES_MASKf 3161
#define GSHv_GSH_BASE_UPDATE_ACTIONf 3162
#define GSH_ENCAPf 3163
#define GSH_ETHERTYPEf 3164
#define GSH_ETHERTYPE_MASKf 3165
#define GSH_TYPEf 3166
#define GSH_TYPE_MASKf 3167
#define GTP_ENABLEf 3168
#define GTP_HDR_FIRST_BYTEf 3169
#define GTP_HDR_FIRST_BYTE_MASKf 3170
#define HALTf 3171
#define HALTAf 3172
#define HALTEDf 3173
#define HARD_RST_Bf 3174
#define HASH_A0_FUNCTION_SELECTf 3175
#define HASH_A1_FUNCTION_SELECTf 3176
#define HASH_B0_FUNCTION_SELECTf 3177
#define HASH_B1_FUNCTION_SELECTf 3178
#define HASH_FIELD_BITMAP_PTR_Af 3179
#define HASH_FIELD_BITMAP_PTR_Bf 3180
#define HASH_LSB_OFFSETf 3181
#define HASH_MASK_1f 3182
#define HASH_MASK_2f 3183
#define HASH_OFFSET_DEDICATED_BANK_0f 3184
#define HASH_OFFSET_DEDICATED_BANK_1f 3185
#define HASH_OFFSET_DEDICATED_BANK_2f 3186
#define HASH_OFFSET_DEDICATED_BANK_3f 3187
#define HASH_PRE_PROCESSING_ENABLE_Af 3188
#define HASH_PRE_PROCESSING_ENABLE_Bf 3189
#define HASH_SEED_Af 3190
#define HASH_SEED_Bf 3191
#define HASH_TABLE_BANK_CONFIGf 3192
#define HASH_TABLE_TEST_MODEf 3193
#define HASH_VECTORf 3194
#define HDRM_POOL_CNTf 3195
#define HDRM_POOL_LIMIT_STATE_HPf 3196
#define HDR_CONST_PROFILE_IDXf 3197
#define HDR_FS_PROFILE_IDXf 3198
#define HDR_LENf 3199
#define HDR_MODEf 3200
#define HEAD0_CB_OFFSETf 3201
#define HEAD0_CB_PTRf 3202
#define HEAD1_CB_PTRf 3203
#define HEAD2_CB_PTRf 3204
#define HEAD3_CB_PTRf 3205
#define HEAD4_CB_PTRf 3206
#define HEADER_DETECTEDf 3207
#define HEADER_ENDIANESSf 3208
#define HEADROOM_POOL_TRIGGERf 3209
#define HEADROOM_POOL_TRIGGER_STATUSf 3210
#define HEAD_CQEB_ADDR_0f 3211
#define HEAD_CQEB_ADDR_1f 3212
#define HEAD_CQEB_ADDR_2f 3213
#define HEAD_CQEB_ADDR_3f 3214
#define HEAD_CQEB_ADDR_4f 3215
#define HEAD_CQEB_ADDR_5f 3216
#define HEAD_CQEB_ADDR_6f 3217
#define HEAD_CQEB_BITMAPf 3218
#define HEAD_CQE_INFO0f 3219
#define HEAD_CQE_INFO1f 3220
#define HEAD_CQE_INFO2f 3221
#define HEAD_CQE_INFO3f 3222
#define HEAD_CQE_INFO4f 3223
#define HEAD_EOP_BITMAPf 3224
#define HEAD_EOP_BMP_0f 3225
#define HEAD_EOP_BMP_1f 3226
#define HEAD_EOP_BMP_2f 3227
#define HEAD_EOP_BMP_3f 3228
#define HEAD_EOP_BMP_4f 3229
#define HEAD_EOP_BMP_5f 3230
#define HEAD_EOP_BMP_6f 3231
#define HEAD_IS_Af 3232
#define HEAD_IS_Bf 3233
#define HEAD_IS_Cf 3234
#define HEAD_IS_Df 3235
#define HEAD_IS_Ef 3236
#define HEAD_PARTIAL_EOP_BMP_0f 3237
#define HEAD_PARTIAL_EOP_BMP_1f 3238
#define HEAD_PARTIAL_EOP_BMP_2f 3239
#define HEAD_PARTIAL_EOP_BMP_3f 3240
#define HEAD_PARTIAL_EOP_BMP_4f 3241
#define HEAD_PARTIAL_NOT_EMPTYf 3242
#define HEAD_PARTIAL_READ_POINTERf 3243
#define HEAD_PARTIAL_WRITE_POINTERf 3244
#define HEAD_PTRf 3245
#define HEAD_PTR0f 3246
#define HEAD_PTR1f 3247
#define HEAD_PTR2f 3248
#define HEAD_VISIBILITY_NOT_EMPTYf 3249
#define HEAD_VISIBILITY_READ_POINTERf 3250
#define HEAD_VISIBILITY_WRITE_POINTERf 3251
#define HEOP_WRONG_HALFf 3252
#define HGf 3253
#define HG_SRC_REMOVAL_ENf 3254
#define HIEf 3255
#define HIERARCHICAL_ECMPv_O_NEXT_HOP_INDEX_0f 3256
#define HIERARCHICAL_ECMPv_O_NEXT_HOP_INDEX_1f 3257
#define HIERARCHICAL_ECMPv_U_ECMP_GROUP_0f 3258
#define HIERARCHICAL_ECMPv_U_ECMP_GROUP_1f 3259
#define HIERARCHICAL_ECMPv_U_NEXT_HOP_INDEX_0f 3260
#define HIERARCHICAL_ECMPv_U_NEXT_HOP_INDEX_1f 3261
#define HIERARCHICAL_ECMPv_U_NHI_OR_ECMP_GROUP_0f 3262
#define HIERARCHICAL_ECMPv_U_NHI_OR_ECMP_GROUP_1f 3263
#define HIERARCHICAL_WECMPv_O_NEXT_HOP_INDEX_Af 3264
#define HIERARCHICAL_WECMPv_O_NEXT_HOP_INDEX_Bf 3265
#define HIERARCHICAL_WECMPv_U_ECMP_GROUP_Af 3266
#define HIERARCHICAL_WECMPv_U_ECMP_GROUP_Bf 3267
#define HIERARCHICAL_WECMPv_U_NEXT_HOP_INDEX_Af 3268
#define HIERARCHICAL_WECMPv_U_NEXT_HOP_INDEX_Bf 3269
#define HIERARCHICAL_WECMPv_U_NHI_OR_ECMP_GROUP_Af 3270
#define HIERARCHICAL_WECMPv_U_NHI_OR_ECMP_GROUP_Bf 3271
#define HIERARCHICAL_WECMPv_WEIGHTf 3272
#define HIGHEST_NUMBER_OF_BLOCKS_USEDf 3273
#define HIGH_ACTIVITY_THf 3274
#define HIGH_DURATIONf 3275
#define HIGH_PRIORITY_THRESHOLDf 3276
#define HIGH_THRESHOLDf 3277
#define HIGIG2_BC_BASE_OFFSETf 3278
#define HIGIG2_ECN_IN_CC_ENABLEf 3279
#define HIGIG2_IPMC_BASE_OFFSETf 3280
#define HIGIG2_L2MC_BASE_OFFSETf 3281
#define HIGIG2_MODEf 3282
#define HIGIG_HDR_0f 3283
#define HIGIG_HDR_0_HIf 3284
#define HIGIG_HDR_0_LOf 3285
#define HIGIG_HDR_1f 3286
#define HIGIG_HDR_1_HIf 3287
#define HIGIG_HDR_1_LOf 3288
#define HIGIG_MODEf 3289
#define HIST_1US_ENABLEf 3290
#define HITf 3291
#define HITDAf 3292
#define HITSAf 3293
#define HIT_ENTRY_INDEXf 3294
#define HIT_ENTRY_TABLEf 3295
#define HIT_ENTRY_WIDTHf 3296
#define HI_SER_ENABLEf 3297
#define HOLD_TO_BYP_CYCLEf 3298
#define HOL_LIMITf 3299
#define HONOR_PAUSE_FOR_E2Ef 3300
#define HOPLIMITf 3301
#define HOPLIMIT_COPYTO_CPUf 3302
#define HOSTMEMRD_ENDIANESSf 3303
#define HOSTMEMRD_ERRORf 3304
#define HOSTMEMWR_ENDIANESSf 3305
#define HOSTMEMWR_ERRORf 3306
#define HOSTMEM_OVERFLOWf 3307
#define HOSTMEM_TIMEOUTf 3308
#define HOST_COMPLETION_BUF_1BIT_ECCERRf 3309
#define HOST_COMPLETION_BUF_2BIT_ECCERRf 3310
#define HOST_NUM_ENTRIES_SELf 3311
#define HOTSWAP_CAUSEf 3312
#define HOTSWAP_ENABLED_ENf 3313
#define HOTSWAP_ENABLED_STATUSf 3314
#define HOTSWAP_SWFLUSHREQ_ENf 3315
#define HOTSWAP_SWFLUSHREQ_STATUSf 3316
#define HULL_MODE_ENABLEf 3317
#define HWMf 3318
#define HWMEMBASEf 3319
#define HWM_CORf 3320
#define HW_BISR_LOAD_ENf 3321
#define HW_CORf 3322
#define HW_CORRECTIONf 3323
#define HW_SEQ_RST_STATEf 3324
#define HW_SEQ_RST_STATUSf 3325
#define HW_SEQ_RST_TIME_SPACEf 3326
#define HW_SEQ_TSC_DISABLEf 3327
#define HW_SNAPSHOT_ENf 3328
#define HW_TRANSFORMED_KEYf 3329
#define HW_TRANSFORMED_KEY_RECORD_MODEf 3330
#define HW_UPDATE_ENf 3331
#define H_IP_ADDR_0f 3332
#define H_VRFf 3333
#define ICID_127_96f 3334
#define ICID_159_128f 3335
#define ICID_191_160f 3336
#define ICID_223_192f 3337
#define ICID_255_224f 3338
#define ICID_257_256f 3339
#define ICID_31_0f 3340
#define ICID_63_32f 3341
#define ICID_95_64f 3342
#define ICMP_FRAG_PKTS_ENABLEf 3343
#define ICMP_REDIRECT_TOCPUf 3344
#define ICMP_V4_PING_SIZE_ENABLEf 3345
#define ICMP_V6_PING_SIZE_ENABLEf 3346
#define IDf 3347
#define ID0_PEND_READ_RESP_COUNTf 3348
#define ID1_PEND_READ_RESP_COUNTf 3349
#define ID2_PEND_READ_RESP_COUNTf 3350
#define ID3_PEND_READ_RESP_COUNTf 3351
#define ID4_PEND_READ_RESP_COUNTf 3352
#define ID5_PEND_READ_RESP_COUNTf 3353
#define ID6_PEND_READ_RESP_COUNTf 3354
#define ID7_PEND_READ_RESP_COUNTf 3355
#define IDB_PORTf 3356
#define IDDQf 3357
#define IDLE_TIMEf 3358
#define IEEE_802_1AS_ENABLEf 3359
#define IEEE_802_1_Pf 3360
#define IEEE_802_1_PRI_MAP_ENABLEf 3361
#define IETR_CLK_GATING_ENf 3362
#define IFA_ENABLEf 3363
#define IFA_FLAGSf 3364
#define IFA_INIT_ENABLEf 3365
#define IFA_REQUEST_VECTORf 3366
#define IFP_ACTIONSv_CLASS_IDf 3367
#define IFP_ACTIONSv_L3_UC_DA_DISABLEf 3368
#define IFP_ACTIONSv_L3_UC_SA_DISABLEf 3369
#define IFP_ACTIONSv_L3_UC_TTL_DISABLEf 3370
#define IFP_ACTIONSv_L3_UC_VLAN_DISABLEf 3371
#define IFP_ACTIONSv_LOOPBACK_PROFILE_IDXf 3372
#define IFP_ACTIONSv_MAC_ADDRESSf 3373
#define IFP_AND_REDIRECTION_PROFILEf 3374
#define IFP_BUS_PARITY_1BIT_ERROR_REPORTf 3375
#define IFP_BUS_PARITY_ENf 3376
#define IFP_BUS_PARITY_FORCE_ERRORf 3377
#define IFP_DROP_VECTOR_MASK_0f 3378
#define IFP_DROP_VECTOR_MASK_1f 3379
#define IFP_DROP_VECTOR_MASK_2f 3380
#define IFP_DROP_VECTOR_MASK_3f 3381
#define IFP_EGRESS_PORT_CHECK_FOR_DROPf 3382
#define IFP_EGRESS_PORT_CHECK_FOR_REDIRECTf 3383
#define IFP_ISDW_HALF_DEPTH_SINGLE_WIDE_ENABLEf 3384
#define IFP_KEY_CONTROLf 3385
#define IFP_KEY_SEL_CLASS_IDf 3386
#define IFP_LTS_TMf 3387
#define IFP_MC_COSf 3388
#define IFP_MIRROR_ON_DROP_SETf 3389
#define IFP_MIRROR_ON_DROP_SET_ENABLEf 3390
#define IFP_MULTIPLE_MIRROR_DESTINATION_SETf 3391
#define IFP_MULTIPLE_MIRROR_DESTINATION_SET_ENABLEf 3392
#define IFP_OR_REDIRECTION_PROFILEf 3393
#define IFP_RANGE_CHECK_MASK_0f 3394
#define IFP_RANGE_CHECK_MASK_1f 3395
#define IFP_RANGE_CHECK_MASK_10f 3396
#define IFP_RANGE_CHECK_MASK_11f 3397
#define IFP_RANGE_CHECK_MASK_12f 3398
#define IFP_RANGE_CHECK_MASK_13f 3399
#define IFP_RANGE_CHECK_MASK_14f 3400
#define IFP_RANGE_CHECK_MASK_15f 3401
#define IFP_RANGE_CHECK_MASK_2f 3402
#define IFP_RANGE_CHECK_MASK_3f 3403
#define IFP_RANGE_CHECK_MASK_4f 3404
#define IFP_RANGE_CHECK_MASK_5f 3405
#define IFP_RANGE_CHECK_MASK_6f 3406
#define IFP_RANGE_CHECK_MASK_7f 3407
#define IFP_RANGE_CHECK_MASK_8f 3408
#define IFP_RANGE_CHECK_MASK_9f 3409
#define IFP_REFRESH_DISABLEf 3410
#define IFP_RQE_Q_NUMf 3411
#define IFP_SLICE_ENABLEf 3412
#define IFP_SLICE_LOOKUP_ENABLEf 3413
#define IFP_UC_COSf 3414
#define IFWD1_PASSTHRUf 3415
#define IFWD1_PASSTHRU_ECC_ENf 3416
#define IFWD1_PASSTHRU_FORCE_ERROR_B0f 3417
#define IFWD1_PASSTHRU_FORCE_ERROR_B1f 3418
#define IFWD1_PASSTHRU_FORCE_ERROR_B2f 3419
#define IFWD1_PASSTHRU_FORCE_ERROR_B3f 3420
#define IF_ECCP_INf 3421
#define IF_ECCP_OUTf 3422
#define IF_ECC_CORRECTEDf 3423
#define IF_ECC_CORRUPTf 3424
#define IF_ECC_DISABLEf 3425
#define IF_ECC_ERROR_ADDRf 3426
#define IF_ECC_ERROR_EVf 3427
#define IF_ECC_UNCORRECTABLEf 3428
#define IGMP_PKTS_UNICAST_IGNOREf 3429
#define IGMP_QUERY_FWD_ACTIONf 3430
#define IGMP_QUERY_TO_CPUf 3431
#define IGMP_REP_LEAVE_FWD_ACTIONf 3432
#define IGMP_REP_LEAVE_TO_CPUf 3433
#define IGMP_UNKNOWN_MSG_FWD_ACTIONf 3434
#define IGMP_UNKNOWN_MSG_TO_CPUf 3435
#define IGNORE_HG_HDR_DONOT_LEARNf 3436
#define IGNORE_HG_HDR_LAG_FAILOVERf 3437
#define IGNORE_HG_LAG_FAILOVERf 3438
#define IGNORE_SBUS_EARLYACKf 3439
#define IHOST_PWRCTRLI0f 3440
#define IHOST_PWRCTRLI1f 3441
#define ILLEGAL_MSIX_DB_ACCESS_ENf 3442
#define ILLEGAL_MSIX_DB_ACCESS_STATUSf 3443
#define ILLEGAL_MSI_REQ_ENf 3444
#define ILLEGAL_MSI_REQ_STATUSf 3445
#define INACTIVITY_DURATIONf 3446
#define INBAND_TELEMETRY_SETf 3447
#define INBAND_TELEMETRY_SET_ENABLEf 3448
#define INCOMING_IP_PROTOf 3449
#define INCREMENT_ECN_COUNTERf 3450
#define INCR_MODEf 3451
#define INCR_NOADDf 3452
#define INCR_SHIFTf 3453
#define INDEXf 3454
#define INFO_IDXf 3455
#define INFO_TBL_FAP_OVERFLOWf 3456
#define INFO_TBL_FAP_UNDERFLOWf 3457
#define INGRESS_COUNTER_UPDATE_VECTOR_127_96f 3458
#define INGRESS_COUNTER_UPDATE_VECTOR_31_0f 3459
#define INGRESS_COUNTER_UPDATE_VECTOR_63_32f 3460
#define INGRESS_COUNTER_UPDATE_VECTOR_95_64f 3461
#define ING_1588_INGRESS_CTRLf 3462
#define ING_1588_INGRESS_CTRL_ECC_ENf 3463
#define ING_DVP_2_1BIT_ERROR_REPORTf 3464
#define ING_DVP_2_ECC_ENf 3465
#define ING_EGRMSKBMAPf 3466
#define ING_L3_NEXT_HOPf 3467
#define ING_L3_NEXT_HOP_ECC_ENf 3468
#define ING_MIRROR_REASON_CODEf 3469
#define ING_MPLS_EXP_MAPPINGf 3470
#define ING_MPLS_EXP_MAPPING_ECC_ENf 3471
#define ING_OUTER_DOT1P_MAPPING_TABLEf 3472
#define ING_OUTER_DOT1P_MAPPING_TABLE_ECC_ENf 3473
#define ING_POOL_DROPf 3474
#define ING_PORT_BITMAPf 3475
#define ING_PORT_BITMAP_P0f 3476
#define ING_PORT_BITMAP_P1f 3477
#define ING_PORT_BITMAP_P2f 3478
#define ING_PORT_BITMAP_P3f 3479
#define ING_PORT_BITMAP_P4f 3480
#define ING_PORT_BITMAP_P5f 3481
#define ING_PORT_BITMAP_P6f 3482
#define ING_PORT_BITMAP_P7f 3483
#define ING_PORT_BMP_ENf 3484
#define ING_PORT_NOT_IN_ALLOWED_PORT_BITMAP_DROPf 3485
#define ING_PORT_NUMf 3486
#define ING_PORT_NUM_MASKf 3487
#define ING_VLAN_TAG_ACTION_PROFILE_ECC_ENf 3488
#define ING_VLAN_TAG_ACTION_PROFILE_EN_COR_ERR_RPTf 3489
#define INITf 3490
#define INITIAL_CRCf 3491
#define INIT_DONEf 3492
#define INIT_MEMf 3493
#define INIT_VALf 3494
#define INIT_VALUE_PFC0f 3495
#define INIT_VALUE_PFC1f 3496
#define INIT_VALUE_PFC2f 3497
#define INIT_VALUE_PFC3f 3498
#define INIT_VALUE_PFC4f 3499
#define INIT_VALUE_PFC5f 3500
#define INIT_VALUE_PFC6f 3501
#define INIT_VALUE_PFC7f 3502
#define INJECT_1BIT_ERRf 3503
#define INJECT_1BIT_ERR_HOST_MEMf 3504
#define INJECT_1BIT_ERR_IN_DATABUFf 3505
#define INJECT_1BIT_ERR_IN_DATA_MEMf 3506
#define INJECT_1BIT_ERR_IN_DMARDf 3507
#define INJECT_1BIT_ERR_IN_HOSTRD_MEMf 3508
#define INJECT_1BIT_ERR_IN_LLIST_MEMf 3509
#define INJECT_1BIT_ERR_IN_REPLY_MEMf 3510
#define INJECT_1BIT_ERR_IN_REQ_MEMf 3511
#define INJECT_2BITS_ERRf 3512
#define INJECT_2BITS_ERR_IN_REPLY_MEMf 3513
#define INJECT_2BITS_ERR_IN_REQ_MEMf 3514
#define INJECT_2BIT_ERR_HOST_MEMf 3515
#define INJECT_2BIT_ERR_IN_DATABUFf 3516
#define INJECT_2BIT_ERR_IN_DATA_MEMf 3517
#define INJECT_2BIT_ERR_IN_DMARDf 3518
#define INJECT_2BIT_ERR_IN_HOSTRD_MEMf 3519
#define INJECT_2BIT_ERR_IN_LLIST_MEMf 3520
#define INNER_ECNf 3521
#define INNER_IFA_BASE_FOUNDf 3522
#define INNER_IFA_BASE_FOUND_MASKf 3523
#define INNER_IP_TYPEf 3524
#define INNER_IP_TYPE_MASKf 3525
#define INNER_L2f 3526
#define INNER_L2_MASKf 3527
#define INNER_L2_OUTER_TPID_ENABLEf 3528
#define INNER_MAC_DA_PATTERNf 3529
#define INNER_MAC_IP_PREFIXf 3530
#define INNER_MAC_SA_PATTERNf 3531
#define INNER_TPID_ENABLEf 3532
#define INNER_VLAN_TAGf 3533
#define INNER_VLAN_TAG_ENABLEf 3534
#define INPPRI0_PGf 3535
#define INPPRI10_PGf 3536
#define INPPRI11_PGf 3537
#define INPPRI12_PGf 3538
#define INPPRI13_PGf 3539
#define INPPRI14_PGf 3540
#define INPPRI15_PGf 3541
#define INPPRI1_PGf 3542
#define INPPRI2_PGf 3543
#define INPPRI3_PGf 3544
#define INPPRI4_PGf 3545
#define INPPRI5_PGf 3546
#define INPPRI6_PGf 3547
#define INPPRI7_PGf 3548
#define INPPRI8_PGf 3549
#define INPPRI9_PGf 3550
#define INPPRI_PROFILE_SELf 3551
#define INPUT_PRIORITYf 3552
#define INPUT_PRI_TAGGEDf 3553
#define INPUT_PRI_UNTAGGEDf 3554
#define INPUT_THRESHOLD_BYPASSf 3555
#define INSERT_RX_TIMESTAMPf 3556
#define INSERT_TX_TIMESTAMPf 3557
#define INSTRUCTION_TYPEf 3558
#define INSTRUMENTATION_SETf 3559
#define INSTRUMENTATION_SET_ENABLEf 3560
#define INST_ITM_0_PORT_QSIZEf 3561
#define INST_ITM_1_PORT_QSIZEf 3562
#define INST_PORT_LOADINGf 3563
#define INTENf 3564
#define INTERVALf 3565
#define INTERVAL_LENGTHf 3566
#define INTERVAL_MASK_SIZEf 3567
#define INTERVAL_SIZEf 3568
#define INTER_PKT_100G_MIN_SPACINGf 3569
#define INTER_PKT_200G_MIN_SPACINGf 3570
#define INTER_PKT_400G_MIN_SPACINGf 3571
#define INTER_PKT_50G_MIN_SPACINGf 3572
#define INTFI_INT_ENf 3573
#define INTFI_INT_SETf 3574
#define INTFI_INT_STATf 3575
#define INTRA_DELAYf 3576
#define INTR_0f 3577
#define INTR_1f 3578
#define INT_ACTION_PROFILE_IDXf 3579
#define INT_CLRf 3580
#define INT_CNf 3581
#define INT_CN_PROFILE_PTRf 3582
#define INT_CN_TO_EXP_MAPPING_PTRf 3583
#define INT_CN_TO_EXP_MAPPING_PTR_0f 3584
#define INT_CN_TO_EXP_MAPPING_PTR_1f 3585
#define INT_CN_TO_EXP_MAPPING_PTR_2f 3586
#define INT_CN_TO_EXP_MAPPING_PTR_3f 3587
#define INT_CN_TO_EXP_MAPPING_PTR_4f 3588
#define INT_CN_TO_EXP_MAPPING_PTR_5f 3589
#define INT_CN_TO_EXP_MAPPING_PTR_6f 3590
#define INT_CN_TO_EXP_MAPPING_PTR_7f 3591
#define INT_CN_TO_EXP_PRIORITYf 3592
#define INT_CN_TO_EXP_PRIORITY_0f 3593
#define INT_CN_TO_EXP_PRIORITY_1f 3594
#define INT_CN_TO_EXP_PRIORITY_2f 3595
#define INT_CN_TO_EXP_PRIORITY_3f 3596
#define INT_CN_TO_EXP_PRIORITY_4f 3597
#define INT_CN_TO_EXP_PRIORITY_5f 3598
#define INT_CN_TO_EXP_PRIORITY_6f 3599
#define INT_CN_TO_EXP_PRIORITY_7f 3600
#define INT_CN_VALIDf 3601
#define INT_CTRf 3602
#define INT_DEf 3603
#define INT_DP_REQUEST_VECTORf 3604
#define INT_EDGEf 3605
#define INT_ENABLEf 3606
#define INT_FLOW_CLASSf 3607
#define INT_INTR_P0_T0f 3608
#define INT_INTR_P0_T1f 3609
#define INT_INTR_P1_T0f 3610
#define INT_INTR_P1_T1f 3611
#define INT_INTR_P2_T0f 3612
#define INT_INTR_P2_T1f 3613
#define INT_INTR_P3_T0f 3614
#define INT_INTR_P3_T1f 3615
#define INT_MSKf 3616
#define INT_MSTATf 3617
#define INT_NON_MOR_HWMf 3618
#define INT_PKTf 3619
#define INT_PKT_MASKf 3620
#define INT_PRIf 3621
#define INT_PRI_BMP_ENf 3622
#define INT_REPORT_QUEUEf 3623
#define INT_REV_IDf 3624
#define INT_STATf 3625
#define INT_STAT0f 3626
#define INT_STAT0_REQf 3627
#define INT_STAT0_VALUEf 3628
#define INT_STAT0_VLDf 3629
#define INT_STAT1f 3630
#define INT_STAT1_REQf 3631
#define INT_STAT1_VALUEf 3632
#define INT_STAT1_VLDf 3633
#define INT_THRESHf 3634
#define INT_TYPEf 3635
#define INT_UDP_CHECKSUM_MODEf 3636
#define INVALID_DESTf 3637
#define INVALID_PKT_COUNTf 3638
#define INVALID_PTR_PIPE0f 3639
#define INVALID_PTR_PIPE1f 3640
#define INVALID_PTR_PIPE2f 3641
#define INVALID_PTR_PIPE3f 3642
#define INVALID_PTR_PIPE4f 3643
#define INVALID_PTR_PIPE5f 3644
#define INVALID_PTR_PIPE6f 3645
#define INVALID_PTR_PIPE7f 3646
#define INV_DST_PORT_D_DST_PORT_NUMf 3647
#define INV_DST_PORT_D_SRC_PORT_NUMf 3648
#define INV_DST_PORT_INTR_ENf 3649
#define INV_DST_PORT_INTR_OVRf 3650
#define INV_DST_PORT_INTR_STATf 3651
#define INV_SRC_PORT_D_SRC_PORT_NUMf 3652
#define INV_SRC_PORT_INTR_ENf 3653
#define INV_SRC_PORT_INTR_OVRf 3654
#define INV_SRC_PORT_INTR_STATf 3655
#define IN_PROGRESSf 3656
#define IOAM_ENABLEf 3657
#define IOAM_FLAGSf 3658
#define IOAM_INIT_ENABLEf 3659
#define IOAM_LOOPBACK_SIP_IPV4f 3660
#define IOAM_LOOPBACK_SIP_IPV6_LWRf 3661
#define IOAM_LOOPBACK_SIP_IPV6_UPRf 3662
#define IOAM_TRACE_TYPEf 3663
#define IOAM_TYPEf 3664
#define IP0f 3665
#define IP1f 3666
#define IP2f 3667
#define IP3f 3668
#define IP4f 3669
#define IPv_GRE_PAYLOAD_IPV4f 3670
#define IPv_GRE_PAYLOAD_IPV6f 3671
#define IPv_PAYLOAD_IPV4f 3672
#define IPv_PAYLOAD_IPV6f 3673
#define IPv_RESERVEDf 3674
#define IPv_SUB_TUNNEL_TYPEf 3675
#define IPv_TUNNEL_TYPEf 3676
#define IPv_USE_OUTER_HDR_DSCPf 3677
#define IPBMf 3678
#define IPBM_INDEXf 3679
#define IPBM_MASKf 3680
#define IPBM_PRESENTf 3681
#define IPBM_SOURCEf 3682
#define IPFIX_VERSIONf 3683
#define IPG_SIZEf 3684
#define IPHDR_ERROR_L3_LOOKUP_ENABLEf 3685
#define IPINIP_OFFSETf 3686
#define IPMCERR_TOCPUf 3687
#define IPMCPORTMISS_TOCPUf 3688
#define IPMCV4_ENABLEf 3689
#define IPMCV4_L2_ENABLEf 3690
#define IPMCV6_ENABLEf 3691
#define IPMCV6_L2_ENABLEf 3692
#define IPMC_DO_VLANf 3693
#define IPMC_EXPECTED_L3_IIF_MISMATCH_DROPf 3694
#define IPMC_EXPECTED_L3_IIF_MISMATCH_TOCPUf 3695
#define IPMC_IND_MODEf 3696
#define IPMC_L3_IIFf 3697
#define IPMC_MISS_AS_L2MCf 3698
#define IPMC_ROUTE_SAME_VLANf 3699
#define IPMC_TTL1_ERR_TOCPUf 3700
#define IPMC_TTL_ERR_TOCPUf 3701
#define IPMC_TTL_ZERO_ONE_ADD_L3_BITMAPf 3702
#define IPOSTf 3703
#define IPROC_PLL_GF_BYP_DEBUG_STATUSf 3704
#define IPROC_PLL_LOCKf 3705
#define IPROC_RESET_Nf 3706
#define IPROC_SOFT_RESETf 3707
#define IPR_PLL_CTRL5_RESERVEDf 3708
#define IPSEC_HASH_SELECT_Af 3709
#define IPSEC_HASH_SELECT_Bf 3710
#define IPV4f 3711
#define IPV4v_ALLOWED_PORT_BITMAP_PROFILE_PTRf 3712
#define IPV4v_BFD_ENABLEf 3713
#define IPV4v_DATA_1f 3714
#define IPV4v_DIPf 3715
#define IPV4v_DONOT_CHANGE_INNER_HDR_DSCPf 3716
#define IPV4v_FLEX_CTR_ACTIONf 3717
#define IPV4v_FLEX_CTR_OBJECTf 3718
#define IPV4v_GRE_PAYLOAD_IPV4f 3719
#define IPV4v_GRE_PAYLOAD_IPV6f 3720
#define IPV4v_IINTFf 3721
#define IPV4v_IP_ADDRf 3722
#define IPV4v_KEY_0f 3723
#define IPV4v_L3_IIFf 3724
#define IPV4v_PAYLOAD_IPV4f 3725
#define IPV4v_PAYLOAD_IPV6f 3726
#define IPV4v_PROTOCOLf 3727
#define IPV4v_RESERVED_0f 3728
#define IPV4v_RESERVED_1f 3729
#define IPV4v_RESERVED_KEY_PADDINGf 3730
#define IPV4v_SIPf 3731
#define IPV4v_SUB_TUNNEL_TYPEf 3732
#define IPV4v_TUNNEL_CLASS_IDf 3733
#define IPV4v_TUNNEL_TYPEf 3734
#define IPV4v_USE_OUTER_HDR_DSCPf 3735
#define IPV4v_USE_OUTER_HDR_TTLf 3736
#define IPV4L3_ENABLEf 3737
#define IPV4_DEST_0f 3738
#define IPV4_DEST_1f 3739
#define IPV4_DEST_SELf 3740
#define IPV4_DF_SELf 3741
#define IPV4_FIELD_BITMAP_Af 3742
#define IPV4_FIELD_BITMAP_Bf 3743
#define IPV4_FIRST_FRAG_CHECK_ENABLEf 3744
#define IPV4_MC_MACDA_CHECK_ENABLEf 3745
#define IPV4_MC_ROUTER_ADV_PKT_FWD_ACTIONf 3746
#define IPV4_MC_ROUTER_ADV_PKT_TO_CPUf 3747
#define IPV4_MULTICAST_TERMINATION_ALLOWEDf 3748
#define IPV4_OTHER_ENf 3749
#define IPV4_RESERVED_MC_ADDR_IGMP_ENABLEf 3750
#define IPV4_RESVD_MC_PKT_FWD_ACTIONf 3751
#define IPV4_RESVD_MC_PKT_TO_CPUf 3752
#define IPV4_TCP_ENf 3753
#define IPV4_TCP_UDP_FIELD_BITMAP_Af 3754
#define IPV4_TCP_UDP_FIELD_BITMAP_Bf 3755
#define IPV4_TCP_UDP_SRC_EQ_DST_FIELD_BITMAP_Af 3756
#define IPV4_TCP_UDP_SRC_EQ_DST_FIELD_BITMAP_Bf 3757
#define IPV4_TERMINATION_ALLOWEDf 3758
#define IPV4_UDP_ENf 3759
#define IPV6f 3760
#define IPV6v_ALLOWED_PORT_BITMAP_PROFILE_PTRf 3761
#define IPV6v_BFD_ENABLEf 3762
#define IPV6v_DATA_3f 3763
#define IPV6v_DIP_LWR_90f 3764
#define IPV6v_DIP_UPR_38f 3765
#define IPV6v_DONOT_CHANGE_INNER_HDR_DSCPf 3766
#define IPV6v_FLEX_CTR_ACTIONf 3767
#define IPV6v_FLEX_CTR_OBJECTf 3768
#define IPV6v_GRE_PAYLOAD_IPV4f 3769
#define IPV6v_GRE_PAYLOAD_IPV6f 3770
#define IPV6v_IINTFf 3771
#define IPV6v_KEY_0f 3772
#define IPV6v_KEY_1f 3773
#define IPV6v_KEY_2f 3774
#define IPV6v_L3_IIFf 3775
#define IPV6v_PAYLOAD_IPV4f 3776
#define IPV6v_PAYLOAD_IPV6f 3777
#define IPV6v_PROTOCOLf 3778
#define IPV6v_RESERVED_2f 3779
#define IPV6v_RESERVED_3f 3780
#define IPV6v_RESERVED_KEY_PADDING_0f 3781
#define IPV6v_RESERVED_KEY_PADDING_1f 3782
#define IPV6v_SIP_LWR_90f 3783
#define IPV6v_SIP_UPR_38f 3784
#define IPV6v_SUB_TUNNEL_TYPEf 3785
#define IPV6v_TUNNEL_CLASS_IDf 3786
#define IPV6v_TUNNEL_TYPEf 3787
#define IPV6v_USE_OUTER_HDR_DSCPf 3788
#define IPV6v_USE_OUTER_HDR_TTLf 3789
#define IPV6L3_ENABLEf 3790
#define IPV6_ADDRESS_PREFIXf 3791
#define IPV6_COLLAPSED_ADDR_SELECT_Af 3792
#define IPV6_COLLAPSED_ADDR_SELECT_Bf 3793
#define IPV6_DESTf 3794
#define IPV6_DF_SELf 3795
#define IPV6_FIELD_BITMAP_Af 3796
#define IPV6_FIELD_BITMAP_Bf 3797
#define IPV6_MC_MACDA_CHECK_ENABLEf 3798
#define IPV6_MC_ROUTER_ADV_PKT_FWD_ACTIONf 3799
#define IPV6_MC_ROUTER_ADV_PKT_TO_CPUf 3800
#define IPV6_MIN_FRAG_SIZE_ENABLEf 3801
#define IPV6_MULTICAST_TERMINATION_ALLOWEDf 3802
#define IPV6_NEXT_HEADER_0f 3803
#define IPV6_NEXT_HEADER_0_OFFSETf 3804
#define IPV6_NEXT_HEADER_1f 3805
#define IPV6_NEXT_HEADER_1_OFFSETf 3806
#define IPV6_NEXT_HEADER_2f 3807
#define IPV6_NEXT_HEADER_2_OFFSETf 3808
#define IPV6_OTHER_ENf 3809
#define IPV6_PREFIXf 3810
#define IPV6_RESERVED_MC_ADDR_MLD_ENABLEf 3811
#define IPV6_RESVD_MC_PKT_FWD_ACTIONf 3812
#define IPV6_RESVD_MC_PKT_TO_CPUf 3813
#define IPV6_ROUTING_HEADER_TYPE_0_DROPf 3814
#define IPV6_SIP_AND_DIP_LINK_LOCAL_DO_NOT_DROPf 3815
#define IPV6_SIP_LINK_LOCAL_DROPf 3816
#define IPV6_TCP_ENf 3817
#define IPV6_TCP_UDP_FIELD_BITMAP_Af 3818
#define IPV6_TCP_UDP_FIELD_BITMAP_Bf 3819
#define IPV6_TCP_UDP_SRC_EQ_DST_FIELD_BITMAP_Af 3820
#define IPV6_TCP_UDP_SRC_EQ_DST_FIELD_BITMAP_Bf 3821
#define IPV6_TERMINATION_ALLOWEDf 3822
#define IPV6_UDP_ENf 3823
#define IP_2_EP_LOOPBACK_ENABLEf 3824
#define IP_ADDRf 3825
#define IP_ADDR_0f 3826
#define IP_ADDR_1f 3827
#define IP_ADDR_2f 3828
#define IP_DM_0f 3829
#define IP_DM_1f 3830
#define IP_DROPf 3831
#define IP_ECN_TO_EXP_MAPPING_PTRf 3832
#define IP_ECN_TO_EXP_MAPPING_PTR_0f 3833
#define IP_ECN_TO_EXP_MAPPING_PTR_1f 3834
#define IP_ECN_TO_EXP_MAPPING_PTR_2f 3835
#define IP_ECN_TO_EXP_MAPPING_PTR_3f 3836
#define IP_ECN_TO_EXP_MAPPING_PTR_4f 3837
#define IP_ECN_TO_EXP_MAPPING_PTR_5f 3838
#define IP_ECN_TO_EXP_MAPPING_PTR_6f 3839
#define IP_ECN_TO_EXP_MAPPING_PTR_7f 3840
#define IP_ECN_TO_EXP_PRIORITYf 3841
#define IP_ECN_TO_EXP_PRIORITY_0f 3842
#define IP_ECN_TO_EXP_PRIORITY_1f 3843
#define IP_ECN_TO_EXP_PRIORITY_2f 3844
#define IP_ECN_TO_EXP_PRIORITY_3f 3845
#define IP_ECN_TO_EXP_PRIORITY_4f 3846
#define IP_ECN_TO_EXP_PRIORITY_5f 3847
#define IP_ECN_TO_EXP_PRIORITY_6f 3848
#define IP_ECN_TO_EXP_PRIORITY_7f 3849
#define IP_FIRST_FRAG_CHECK_ENABLEf 3850
#define IP_FLAGSf 3851
#define IP_HDR_TTLf 3852
#define IP_INTERFACE_HEADER_ENDIANESSf 3853
#define IP_INTERFACE_PAYLOAD_ENDIANESSf 3854
#define IP_INTF_CREDITSf 3855
#define IP_OPTION_CONTROL_PROFILE_TABLEf 3856
#define IP_OPTION_CONTROL_PROFILE_TABLE_ECC_ENf 3857
#define IP_OPTION_PROFILE_INDEXf 3858
#define IP_PROTf 3859
#define IP_PROTOCOL_0f 3860
#define IP_PROTOCOL_0_OFFSETf 3861
#define IP_PROTOCOL_1f 3862
#define IP_PROTOCOL_1_OFFSETf 3863
#define IP_PROTOCOL_2f 3864
#define IP_PROTOCOL_2_OFFSETf 3865
#define IP_PROTO_IFAf 3866
#define IP_PROTO_IFA_VALIDf 3867
#define IP_SPID_OVERRIDEf 3868
#define IP_TCP_FLAGSf 3869
#define IROSC_ENf 3870
#define IROSC_SELf 3871
#define IRQLATENCYf 3872
#define IRQ_ENf 3873
#define ISDW_ENABLEf 3874
#define ISO_INOUT_AONf 3875
#define ISSUED_CREDITSf 3876
#define ISTRUNKf 3877
#define ISWf 3878
#define IS_S2_STANDBY_STATUSf 3879
#define ITM0f 3880
#define ITM0_CREDITf 3881
#define ITM1f 3882
#define ITM1_CREDITf 3883
#define ITMCFG0_INT_ENf 3884
#define ITMCFG0_INT_SETf 3885
#define ITMCFG0_INT_STATf 3886
#define ITMCFG1_INT_ENf 3887
#define ITMCFG1_INT_SETf 3888
#define ITMCFG1_INT_STATf 3889
#define ITM_0_QUALITYf 3890
#define ITM_1_QUALITYf 3891
#define ITM_PORT_QSIZE_THRESHOLDf 3892
#define ITM_PORT_QSIZE_THRESHOLD_SCALING_FACTORf 3893
#define ITM_PORT_QSIZE_WEIGHTf 3894
#define ITM_SEQN_WATCHDOG_VALUEf 3895
#define ITREORDER_LIMITf 3896
#define ITSEQNf 3897
#define ITU_MODE_SELf 3898
#define KEYf 3899
#define KEY0f 3900
#define KEY0_COMP_V4_KEYf 3901
#define KEY0_COMP_V4_KEY_IP_ADDRf 3902
#define KEY0_COMP_V4_KEY_IP_FLAGSf 3903
#define KEY0_COMP_V4_KEY_IP_PROTf 3904
#define KEY0_COMP_V4_KEY_IP_TCP_FLAGSf 3905
#define KEY0_COMP_V4_KEY_L4_PORTf 3906
#define KEY0_COMP_V4_KEY_MAC_LWRf 3907
#define KEY0_COMP_V4_KEY_MAC_UPRf 3908
#define KEY0_COMP_V4_KEY_RSV0f 3909
#define KEY0_COMP_V4_KEY_RSV1f 3910
#define KEY0_COMP_V4_KEY_VRF_LWRf 3911
#define KEY0_COMP_V4_KEY_VRF_UPRf 3912
#define KEY0_COMP_V6_KEYf 3913
#define KEY0_COMP_V6_KEY_IP_ADDR_0f 3914
#define KEY0_COMP_V6_KEY_IP_ADDR_1f 3915
#define KEY0_COMP_V6_KEY_IP_ADDR_2f 3916
#define KEY0_COMP_V6_KEY_IP_PROTf 3917
#define KEY0_COMP_V6_KEY_IP_TCP_FLAGSf 3918
#define KEY0_COMP_V6_KEY_L4_PORTf 3919
#define KEY0_COMP_V6_KEY_RSVf 3920
#define KEY0_COMP_V6_KEY_VRFf 3921
#define KEY0_IP_ADDRf 3922
#define KEY0_KEYf 3923
#define KEY0_KEY_MODEf 3924
#define KEY0_KEY_TYPEf 3925
#define KEY0_L3MC_V4_KEYf 3926
#define KEY0_L3MC_V4_KEY_DIPf 3927
#define KEY0_L3MC_V4_KEY_L3_IIFf 3928
#define KEY0_L3MC_V4_KEY_RSV0f 3929
#define KEY0_L3MC_V4_KEY_SIP_0f 3930
#define KEY0_L3MC_V4_KEY_SIP_1f 3931
#define KEY0_L3MC_V4_KEY_VRFf 3932
#define KEY0_L3MC_V6_KEYf 3933
#define KEY0_L3MC_V6_KEY_DIP_0f 3934
#define KEY0_L3MC_V6_KEY_DIP_1f 3935
#define KEY0_L3MC_V6_KEY_DIP_2f 3936
#define KEY0_L3MC_V6_KEY_L3_IIFf 3937
#define KEY0_L3MC_V6_KEY_RSVf 3938
#define KEY0_L3MC_V6_KEY_SIP_0f 3939
#define KEY0_L3MC_V6_KEY_SIP_1f 3940
#define KEY0_L3MC_V6_KEY_VRFf 3941
#define KEY0_LPM_V4_KEYf 3942
#define KEY0_LPM_V4_KEY_IP_ADDRf 3943
#define KEY0_LPM_V4_KEY_RSVf 3944
#define KEY0_LPM_V4_KEY_VRFf 3945
#define KEY0_LPM_V6_KEYf 3946
#define KEY0_LPM_V6_KEY_D_IP_ADDR_0f 3947
#define KEY0_LPM_V6_KEY_D_IP_ADDR_1f 3948
#define KEY0_LPM_V6_KEY_D_IP_ADDR_2f 3949
#define KEY0_LPM_V6_KEY_D_IP_ADDR_3f 3950
#define KEY0_LPM_V6_KEY_D_RSVf 3951
#define KEY0_LPM_V6_KEY_D_RSV_0f 3952
#define KEY0_LPM_V6_KEY_D_RSV_1f 3953
#define KEY0_LPM_V6_KEY_D_RSV_2f 3954
#define KEY0_LPM_V6_KEY_D_VRFf 3955
#define KEY0_LPM_V6_KEY_H_IP_ADDR_0f 3956
#define KEY0_LPM_V6_KEY_H_VRFf 3957
#define KEY0_LPM_V6_KEY_S_IP_ADDR_0f 3958
#define KEY0_LPM_V6_KEY_S_IP_ADDR_1f 3959
#define KEY0_LPM_V6_KEY_S_RSV_0f 3960
#define KEY0_LPM_V6_KEY_S_VRFf 3961
#define KEY0_LWRf 3962
#define KEY0_PROTOCOLf 3963
#define KEY0_UPRf 3964
#define KEY0_V4_DIPf 3965
#define KEY0_V4_SIPf 3966
#define KEY0_VIDf 3967
#define KEY0_VID_HALFf 3968
#define KEY1f 3969
#define KEY1_COMP_V4_KEYf 3970
#define KEY1_COMP_V4_KEY_IP_ADDRf 3971
#define KEY1_COMP_V4_KEY_IP_FLAGSf 3972
#define KEY1_COMP_V4_KEY_IP_PROTf 3973
#define KEY1_COMP_V4_KEY_IP_TCP_FLAGSf 3974
#define KEY1_COMP_V4_KEY_L4_PORTf 3975
#define KEY1_COMP_V4_KEY_MAC_LWRf 3976
#define KEY1_COMP_V4_KEY_MAC_UPRf 3977
#define KEY1_COMP_V4_KEY_RSV0f 3978
#define KEY1_COMP_V4_KEY_RSV1f 3979
#define KEY1_COMP_V4_KEY_VRF_LWRf 3980
#define KEY1_COMP_V4_KEY_VRF_UPRf 3981
#define KEY1_COMP_V6_KEYf 3982
#define KEY1_COMP_V6_KEY_IP_ADDR_0f 3983
#define KEY1_COMP_V6_KEY_IP_ADDR_1f 3984
#define KEY1_COMP_V6_KEY_IP_ADDR_2f 3985
#define KEY1_COMP_V6_KEY_IP_PROTf 3986
#define KEY1_COMP_V6_KEY_IP_TCP_FLAGSf 3987
#define KEY1_COMP_V6_KEY_L4_PORTf 3988
#define KEY1_COMP_V6_KEY_RSVf 3989
#define KEY1_COMP_V6_KEY_VRFf 3990
#define KEY1_IP_ADDRf 3991
#define KEY1_KEYf 3992
#define KEY1_KEY_MODEf 3993
#define KEY1_KEY_TYPEf 3994
#define KEY1_L3MC_V4_KEYf 3995
#define KEY1_L3MC_V4_KEY_DIPf 3996
#define KEY1_L3MC_V4_KEY_L3_IIFf 3997
#define KEY1_L3MC_V4_KEY_RSV0f 3998
#define KEY1_L3MC_V4_KEY_SIP_0f 3999
#define KEY1_L3MC_V4_KEY_SIP_1f 4000
#define KEY1_L3MC_V4_KEY_VRFf 4001
#define KEY1_L3MC_V6_KEYf 4002
#define KEY1_L3MC_V6_KEY_DIP_0f 4003
#define KEY1_L3MC_V6_KEY_DIP_1f 4004
#define KEY1_L3MC_V6_KEY_DIP_2f 4005
#define KEY1_L3MC_V6_KEY_L3_IIFf 4006
#define KEY1_L3MC_V6_KEY_RSVf 4007
#define KEY1_L3MC_V6_KEY_SIP_0f 4008
#define KEY1_L3MC_V6_KEY_SIP_1f 4009
#define KEY1_L3MC_V6_KEY_VRFf 4010
#define KEY1_LPM_V4_KEYf 4011
#define KEY1_LPM_V4_KEY_IP_ADDRf 4012
#define KEY1_LPM_V4_KEY_RSVf 4013
#define KEY1_LPM_V4_KEY_VRFf 4014
#define KEY1_LPM_V6_KEYf 4015
#define KEY1_LPM_V6_KEY_D_IP_ADDR_0f 4016
#define KEY1_LPM_V6_KEY_D_IP_ADDR_1f 4017
#define KEY1_LPM_V6_KEY_D_IP_ADDR_2f 4018
#define KEY1_LPM_V6_KEY_D_IP_ADDR_3f 4019
#define KEY1_LPM_V6_KEY_D_RSVf 4020
#define KEY1_LPM_V6_KEY_D_RSV_0f 4021
#define KEY1_LPM_V6_KEY_D_RSV_1f 4022
#define KEY1_LPM_V6_KEY_D_RSV_2f 4023
#define KEY1_LPM_V6_KEY_D_VRFf 4024
#define KEY1_LPM_V6_KEY_H_IP_ADDR_0f 4025
#define KEY1_LPM_V6_KEY_H_VRFf 4026
#define KEY1_LPM_V6_KEY_S_IP_ADDR_0f 4027
#define KEY1_LPM_V6_KEY_S_IP_ADDR_1f 4028
#define KEY1_LPM_V6_KEY_S_RSV_0f 4029
#define KEY1_LPM_V6_KEY_S_VRFf 4030
#define KEY1_LWRf 4031
#define KEY1_PROTOCOLf 4032
#define KEY1_UPRf 4033
#define KEY1_V4_DIPf 4034
#define KEY1_V4_SIPf 4035
#define KEY1_VIDf 4036
#define KEY1_VID_HALFf 4037
#define KEYSf 4038
#define KEY_ATTRIBUTES_BUCKET_MODEf 4039
#define KEY_ATTRIBUTES_DATA_BASE_WIDTHf 4040
#define KEY_ATTRIBUTES_HASH_LSB_OFFSETf 4041
#define KEY_ATTRIBUTES_KEY_BASE_WIDTHf 4042
#define KEY_ATTRIBUTES_KEY_WIDTHf 4043
#define KEY_BASE_WIDTHf 4044
#define KEY_GEN_PROGRAM_PROFILE_INDEXf 4045
#define KEY_MASKf 4046
#define KEY_MODEf 4047
#define KEY_TYPEf 4048
#define KEY_TYPE_0f 4049
#define KEY_TYPE_1f 4050
#define KEY_TYPE_2f 4051
#define KEY_TYPE_3f 4052
#define KEY_TYPE_MASKf 4053
#define KEY_WIDTHf 4054
#define KIf 4055
#define KNOWN_MCAST_BLOCK_MASKf 4056
#define KNOWN_MCAST_MASK_SELf 4057
#define KPf 4058
#define KSHIFTf 4059
#define L0_MINBW_FLAGf 4060
#define L1_A_E4_SEL_0f 4061
#define L1_A_E4_SEL_1f 4062
#define L1_A_E4_SEL_2f 4063
#define L1_A_E4_SEL_3f 4064
#define L1_A_E4_SEL_4f 4065
#define L1_A_E4_SEL_5f 4066
#define L1_A_E4_SEL_6f 4067
#define L1_A_E4_SEL_7f 4068
#define L1_A_E4_SEL_8f 4069
#define L1_A_E4_SEL_9f 4070
#define L1_A_E8_SEL_0f 4071
#define L1_A_E8_SEL_1f 4072
#define L1_A_E8_SEL_2f 4073
#define L1_A_E8_SEL_3f 4074
#define L1_A_E8_SEL_4f 4075
#define L1_A_E8_SEL_5f 4076
#define L1_B_E16_SEL_0f 4077
#define L1_B_E16_SEL_1f 4078
#define L1_B_E16_SEL_2f 4079
#define L1_B_E16_SEL_3f 4080
#define L1_B_E16_SEL_4f 4081
#define L1_B_E32_SEL_0f 4082
#define L1_B_E32_SEL_1f 4083
#define L1_C_E16_SEL_0f 4084
#define L1_C_E16_SEL_1f 4085
#define L1_C_E16_SEL_2f 4086
#define L1_C_E16_SEL_3f 4087
#define L1_C_E16_SEL_4f 4088
#define L1_C_E32_SEL_0f 4089
#define L1_C_E32_SEL_1f 4090
#define L1_ISDW_E16_SEL_0f 4091
#define L1_ISDW_E16_SEL_1f 4092
#define L1_ISDW_E16_SEL_2f 4093
#define L1_ISDW_E16_SEL_3f 4094
#define L1_ISDW_E16_SEL_4f 4095
#define L1_ISDW_E16_SEL_5f 4096
#define L1_ISDW_E16_SEL_6f 4097
#define L1_ISDW_E16_SEL_7f 4098
#define L1_ISDW_E16_SEL_8f 4099
#define L1_ISDW_E16_SEL_9f 4100
#define L1_MINBW_FLAGf 4101
#define L1_RCVD_BKUP_FREQ_SELf 4102
#define L1_RCVD_BKUP_PORT_SELf 4103
#define L1_RCVD_CLK_BKUP_RSTNf 4104
#define L1_RCVD_CLK_RSTNf 4105
#define L1_RCVD_FREQ_SELf 4106
#define L1_RCVD_PORT_SELf 4107
#define L1_RCVD_SW_OVWR_BKUP_VALIDf 4108
#define L1_RCVD_SW_OVWR_ENf 4109
#define L1_RCVD_SW_OVWR_VALIDf 4110
#define L1_TO_L0_MAPf 4111
#define L1_TO_L0_MAPPINGf 4112
#define L2v_ASSOCIATED_DATAf 4113
#define L2v_ASSOCIATED_DATA_0f 4114
#define L2v_ASSOCIATED_DATA_1f 4115
#define L2v_ASSOCIATED_DATA_2f 4116
#define L2v_ASSOCIATED_DATA_3f 4117
#define L2v_CLASS_IDf 4118
#define L2v_CLASS_ID_0f 4119
#define L2v_CLASS_ID_1f 4120
#define L2v_CLASS_ID_2f 4121
#define L2v_CLASS_ID_3f 4122
#define L2v_CPUf 4123
#define L2v_CPU_0f 4124
#define L2v_CPU_1f 4125
#define L2v_CPU_2f 4126
#define L2v_CPU_3f 4127
#define L2v_DATAf 4128
#define L2v_DATA_0f 4129
#define L2v_DATA_1f 4130
#define L2v_DATA_2f 4131
#define L2v_DATA_3f 4132
#define L2v_DESTINATIONf 4133
#define L2v_DESTINATION_0f 4134
#define L2v_DESTINATION_1f 4135
#define L2v_DESTINATION_2f 4136
#define L2v_DESTINATION_3f 4137
#define L2v_DEST_TYPEf 4138
#define L2v_DEST_TYPE_0f 4139
#define L2v_DEST_TYPE_1f 4140
#define L2v_DEST_TYPE_2f 4141
#define L2v_DEST_TYPE_3f 4142
#define L2v_DST_DISCARDf 4143
#define L2v_DST_DISCARD_0f 4144
#define L2v_DST_DISCARD_1f 4145
#define L2v_DST_DISCARD_2f 4146
#define L2v_DST_DISCARD_3f 4147
#define L2v_DVPf 4148
#define L2v_DVP_0f 4149
#define L2v_DVP_1f 4150
#define L2v_DVP_2f 4151
#define L2v_DVP_3f 4152
#define L2v_KEY_0f 4153
#define L2v_KEY_0_0f 4154
#define L2v_KEY_0_1f 4155
#define L2v_KEY_0_2f 4156
#define L2v_KEY_0_3f 4157
#define L2v_MAC_ADDRf 4158
#define L2v_MAC_ADDR_0f 4159
#define L2v_MAC_ADDR_1f 4160
#define L2v_MAC_ADDR_2f 4161
#define L2v_MAC_ADDR_3f 4162
#define L2v_MAC_BLOCK_INDEXf 4163
#define L2v_MAC_BLOCK_INDEX_0f 4164
#define L2v_MAC_BLOCK_INDEX_1f 4165
#define L2v_MAC_BLOCK_INDEX_2f 4166
#define L2v_MAC_BLOCK_INDEX_3f 4167
#define L2v_PENDINGf 4168
#define L2v_PENDING_0f 4169
#define L2v_PENDING_1f 4170
#define L2v_PENDING_2f 4171
#define L2v_PENDING_3f 4172
#define L2v_PRIf 4173
#define L2v_PRI_0f 4174
#define L2v_PRI_1f 4175
#define L2v_PRI_2f 4176
#define L2v_PRI_3f 4177
#define L2v_RESERVEDf 4178
#define L2v_RESERVED_1f 4179
#define L2v_RESERVED_1_0f 4180
#define L2v_RESERVED_1_1f 4181
#define L2v_RESERVED_1_2f 4182
#define L2v_RESERVED_1_3f 4183
#define L2v_RESERVED_KEY_PADDINGf 4184
#define L2v_RESERVED_KEY_PADDING_0f 4185
#define L2v_RESERVED_KEY_PADDING_1f 4186
#define L2v_RESERVED_KEY_PADDING_2f 4187
#define L2v_RESERVED_KEY_PADDING_3f 4188
#define L2v_RPEf 4189
#define L2v_RPE_0f 4190
#define L2v_RPE_1f 4191
#define L2v_RPE_2f 4192
#define L2v_RPE_3f 4193
#define L2v_SCPf 4194
#define L2v_SCP_0f 4195
#define L2v_SCP_1f 4196
#define L2v_SCP_2f 4197
#define L2v_SCP_3f 4198
#define L2v_SRC_DISCARDf 4199
#define L2v_SRC_DISCARD_0f 4200
#define L2v_SRC_DISCARD_1f 4201
#define L2v_SRC_DISCARD_2f 4202
#define L2v_SRC_DISCARD_3f 4203
#define L2v_STATIC_BITf 4204
#define L2v_STATIC_BIT_0f 4205
#define L2v_STATIC_BIT_1f 4206
#define L2v_STATIC_BIT_2f 4207
#define L2v_STATIC_BIT_3f 4208
#define L2v_VFIf 4209
#define L2v_VFI_0f 4210
#define L2v_VFI_1f 4211
#define L2v_VFI_2f 4212
#define L2v_VFI_3f 4213
#define L2DH_ENf 4214
#define L2DST_HIT_ENABLEf 4215
#define L2GRE_SIP_LOOKUP_FAIL_COPY_TOCPUf 4216
#define L2GRE_TUNNEL_GRE_KEY_MASK_Af 4217
#define L2GRE_TUNNEL_GRE_KEY_MASK_Bf 4218
#define L2GRE_TUNNEL_USE_GRE_KEY_Af 4219
#define L2GRE_TUNNEL_USE_GRE_KEY_Bf 4220
#define L2LASTf 4221
#define L2MCf 4222
#define L2MC_PTRf 4223
#define L2_BITMAPf 4224
#define L2_BMAPf 4225
#define L2_E16_SEL_0f 4226
#define L2_E16_SEL_1f 4227
#define L2_E16_SEL_2f 4228
#define L2_E16_SEL_3f 4229
#define L2_E16_SEL_4f 4230
#define L2_E1_SEL_0f 4231
#define L2_E1_SEL_1f 4232
#define L2_E2_SEL_0f 4233
#define L2_E2_SEL_1f 4234
#define L2_E2_SEL_2f 4235
#define L2_E2_SEL_3f 4236
#define L2_E2_SEL_4f 4237
#define L2_E2_SEL_5f 4238
#define L2_E2_SEL_6f 4239
#define L2_E4_SEL_0f 4240
#define L2_E4_SEL_1f 4241
#define L2_E4_SEL_10f 4242
#define L2_E4_SEL_11f 4243
#define L2_E4_SEL_12f 4244
#define L2_E4_SEL_13f 4245
#define L2_E4_SEL_14f 4246
#define L2_E4_SEL_15f 4247
#define L2_E4_SEL_2f 4248
#define L2_E4_SEL_3f 4249
#define L2_E4_SEL_4f 4250
#define L2_E4_SEL_5f 4251
#define L2_E4_SEL_6f 4252
#define L2_E4_SEL_7f 4253
#define L2_E4_SEL_8f 4254
#define L2_E4_SEL_9f 4255
#define L2_ENTRY_KEY_TYPEf 4256
#define L2_ENTRY_MODEf 4257
#define L2_ETHER_TYPEf 4258
#define L2_ETHER_TYPE_MASKf 4259
#define L2_FIELD_BITMAP_Af 4260
#define L2_FIELD_BITMAP_Bf 4261
#define L2_LEARN_CACHE_ENf 4262
#define L2_LEARN_CACHE_FULLf 4263
#define L2_LEARN_CACHE_THRESHOLD_EXCEEDEDf 4264
#define L2_MISS_DROPf 4265
#define L2_MISS_TOCPUf 4266
#define L2_NON_UCAST_DROPf 4267
#define L2_NON_UCAST_TOCPUf 4268
#define L2_OFFSETf 4269
#define L2_OFFSET_DISABLEf 4270
#define L2_OPAQUE_TAG_ACTION_IF_NOT_PRESENTf 4271
#define L2_OPAQUE_TAG_ACTION_IF_PRESENTf 4272
#define L2_OR_L3_BMPf 4273
#define L2_PBM_PTRf 4274
#define L2_PBM_PTR_MIDSCANf 4275
#define L2_PFMf 4276
#define L2_PROTOCOL_PKTf 4277
#define L2_SWITCHf 4278
#define L2_TAGv_CLASS_IDf 4279
#define L2_TAGv_ES_IDf 4280
#define L2_TAGv_FLEX_CTR_ACTIONf 4281
#define L2_TAGv_FLEX_CTR_OBJECTf 4282
#define L2_TAGv_L2_TAG_SETf 4283
#define L2_TAGv_L2_TAG_SET_L2_OPAQUE_TAG_ACTION_IF_NOT_PRESENTf 4284
#define L2_TAGv_L2_TAG_SET_L2_OPAQUE_TAG_ACTION_IF_PRESENTf 4285
#define L2_TAGv_L2_TAG_SET_L2_TAG_ACTION_IF_NOT_PRESENTf 4286
#define L2_TAGv_L2_TAG_SET_L2_TAG_ACTION_IF_PRESENTf 4287
#define L2_TAGv_L2_TAG_SET_L2_TAG_REMARK_CFIf 4288
#define L2_TAGv_L2_TAG_SET_OCFIf 4289
#define L2_TAGv_L2_TAG_SET_OPRIf 4290
#define L2_TAGv_L2_TAG_SET_OPRI_CFI_SELf 4291
#define L2_TAGv_L2_TAG_SET_OPRI_MAPPING_PTRf 4292
#define L2_TAGv_L2_TAG_SET_OVIDf 4293
#define L2_TAGv_L2_TAG_SET_TPID_INDEXf 4294
#define L2_TAG_ACTION_IF_NOT_PRESENTf 4295
#define L2_TAG_ACTION_IF_PRESENTf 4296
#define L2_TAG_REMARK_CFIf 4297
#define L2_TAG_STATUSf 4298
#define L2_TAG_STATUS_MASKf 4299
#define L2_TYPEf 4300
#define L2_TYPE_MASKf 4301
#define L2_USER_ENTRY_DATAf 4302
#define L2_USER_ENTRY_DATA_ECC_ENf 4303
#define L3v_CLASS_IDf 4304
#define L3v_FLEX_CTR_ACTION_SELf 4305
#define L3v_FLEX_CTR_OBJECTf 4306
#define L3v_L3_UC_DA_DISABLEf 4307
#define L3v_L3_UC_SA_DISABLEf 4308
#define L3v_L3_UC_TTL_DISABLEf 4309
#define L3v_L3_UC_VLAN_DISABLEf 4310
#define L3v_LOOPBACK_PROFILE_IDXf 4311
#define L3v_MAC_ADDRESSf 4312
#define L3v_PADDINGf 4313
#define L3IPMCf 4314
#define L3MCv_FLEX_CTR_ACTION_SELf 4315
#define L3MCv_FLEX_CTR_OBJECTf 4316
#define L3MCv_L2_CLASS_IDf 4317
#define L3MCv_L3MC_USE_CONFIGURED_MACf 4318
#define L3MCv_L3_CLASS_IDf 4319
#define L3MCv_L3_DROPf 4320
#define L3MCv_L3_MC_DA_DISABLEf 4321
#define L3MCv_L3_MC_SA_DISABLEf 4322
#define L3MCv_L3_MC_TTL_DISABLEf 4323
#define L3MCv_L3_MC_VLAN_DISABLEf 4324
#define L3MCv_MAC_ADDRESSf 4325
#define L3MC_ASSOC_DATA_FULLf 4326
#define L3MC_FLEX_CTR_ACTION_0f 4327
#define L3MC_FLEX_CTR_ACTION_1f 4328
#define L3MC_INDEXf 4329
#define L3MC_PORT_AGG_IDf 4330
#define L3MC_PTRf 4331
#define L3MC_V4_KEYf 4332
#define L3MC_V6_KEYf 4333
#define L3ONLYf 4334
#define L3SH_ENf 4335
#define L3SRC_HIT_ENABLEf 4336
#define L3SW_CHANGE_L2_SETf 4337
#define L3SW_CHANGE_L2_SET_ENABLEf 4338
#define L3UC_TTL1_ERR_TOCPUf 4339
#define L3UC_TTL_ERR_TOCPUf 4340
#define L3_BITMAPf 4341
#define L3_BMAPf 4342
#define L3_DEFIP_ALPM_LEVEL2_ECC_ENf 4343
#define L3_DEFIP_ALPM_LEVEL2_EN_COR_ERR_RPTf 4344
#define L3_DEFIP_ALPM_LEVEL3_ECC_ENf 4345
#define L3_DEFIP_ALPM_LEVEL3_EN_COR_ERR_RPTf 4346
#define L3_DEFIP_DATA_LEVEL1_ECC_ENf 4347
#define L3_DEFIP_DATA_LEVEL1_EN_COR_ERR_RPTf 4348
#define L3_DEFIP_DATA_LEVEL1_LWR_OVERLAYf 4349
#define L3_DEFIP_DATA_LEVEL1_OVERLAYf 4350
#define L3_DEFIP_DATA_LEVEL1_WIDE_LWR_OVERLAYf 4351
#define L3_DEFIP_DATA_LEVEL1_WIDE_OVERLAYf 4352
#define L3_DEFIP_TCAM_KEY_FMT0_DOUBLE_BASE_ENTRY_0f 4353
#define L3_DEFIP_TCAM_KEY_FMT0_DOUBLE_BASE_ENTRY_1f 4354
#define L3_DEFIP_TCAM_KEY_FMT0_DOUBLE_BASE_ENTRY_2f 4355
#define L3_DEFIP_TCAM_KEY_FMT0_DOUBLE_BASE_ENTRY_3f 4356
#define L3_DEFIP_TCAM_KEY_FMT0_HALF_BASE_ENTRY_0f 4357
#define L3_DEFIP_TCAM_KEY_FMT0_HALF_BASE_ENTRY_1f 4358
#define L3_DEFIP_TCAM_KEY_FMT0_HALF_BASE_ENTRY_2f 4359
#define L3_DEFIP_TCAM_KEY_FMT0_HALF_BASE_ENTRY_3f 4360
#define L3_DEFIP_TCAM_KEY_FMT0_SINGLE_BASE_ENTRY_0f 4361
#define L3_DEFIP_TCAM_KEY_FMT0_SINGLE_BASE_ENTRY_1f 4362
#define L3_DEFIP_TCAM_KEY_FMT0_SINGLE_BASE_ENTRY_2f 4363
#define L3_DEFIP_TCAM_KEY_FMT0_SINGLE_BASE_ENTRY_3f 4364
#define L3_DEFIP_TCAM_KEY_FMT1_DOUBLE_BASE_ENTRY_0f 4365
#define L3_DEFIP_TCAM_KEY_FMT1_DOUBLE_BASE_ENTRY_1f 4366
#define L3_DEFIP_TCAM_KEY_FMT1_DOUBLE_BASE_ENTRY_2f 4367
#define L3_DEFIP_TCAM_KEY_FMT1_DOUBLE_BASE_ENTRY_3f 4368
#define L3_DEFIP_TCAM_KEY_FMT1_HALF_BASE_ENTRY_0f 4369
#define L3_DEFIP_TCAM_KEY_FMT1_HALF_BASE_ENTRY_1f 4370
#define L3_DEFIP_TCAM_KEY_FMT1_HALF_BASE_ENTRY_2f 4371
#define L3_DEFIP_TCAM_KEY_FMT1_HALF_BASE_ENTRY_3f 4372
#define L3_DEFIP_TCAM_KEY_FMT1_SINGLE_BASE_ENTRY_0f 4373
#define L3_DEFIP_TCAM_KEY_FMT1_SINGLE_BASE_ENTRY_1f 4374
#define L3_DEFIP_TCAM_KEY_FMT1_SINGLE_BASE_ENTRY_2f 4375
#define L3_DEFIP_TCAM_KEY_FMT1_SINGLE_BASE_ENTRY_3f 4376
#define L3_DEFIP_TCAM_LEVEL1_LWR_OVERLAYf 4377
#define L3_DEFIP_TCAM_LEVEL1_OVERLAYf 4378
#define L3_DEFIP_TCAM_LEVEL1_UPR_OVERLAYf 4379
#define L3_DEFIP_TCAM_LEVEL1_WIDE_LWR_OVERLAYf 4380
#define L3_DEFIP_TCAM_LEVEL1_WIDE_OVERLAYf 4381
#define L3_DEFIP_TCAM_LEVEL1_WIDE_UPR_OVERLAYf 4382
#define L3_DST_ENABLEf 4383
#define L3_ECMPf 4384
#define L3_ECMP_ECC_ENf 4385
#define L3_ECMP_GROUPf 4386
#define L3_ECMP_GROUP_ECC_ENf 4387
#define L3_ECMP_GROUP_HIERARCHICALf 4388
#define L3_ECMP_GROUP_HIERARCHICAL_ECC_ENf 4389
#define L3_FIELDSf 4390
#define L3_FIELDS_MASKf 4391
#define L3_FLEX_CTR_ACTION_0f 4392
#define L3_FLEX_CTR_ACTION_1f 4393
#define L3_IIFf 4394
#define L3_IIF_ECC_ENf 4395
#define L3_IIF_EN_COR_ERR_RPTf 4396
#define L3_IIF_PROFILEf 4397
#define L3_IIF_PROFILE_ECC_ENf 4398
#define L3_IIF_PROFILE_INDEXf 4399
#define L3_IPMCf 4400
#define L3_IPV4_PFMf 4401
#define L3_IPV6_PFMf 4402
#define L3_MEMBER_ICCf 4403
#define L3_MEMBER_NOT_FOUNDf 4404
#define L3_MTU_FAIL_TOCPUf 4405
#define L3_MTU_VALUESf 4406
#define L3_OFFSETf 4407
#define L3_OFFSET_DISABLEf 4408
#define L3_OIFf 4409
#define L3_ONLYf 4410
#define L3_OVERRIDE_IPMC_DO_VLANf 4411
#define L3_PAYLOADf 4412
#define L3_PBM_PTRf 4413
#define L3_PBM_PTR_MIDSCANf 4414
#define L3_PURGEf 4415
#define L3_SLOWPATH_TOCPUf 4416
#define L3_SRC_ENABLEf 4417
#define L3_TUNNEL_TCAM_DATA_ONLY_ECC_ENf 4418
#define L3_TUNNEL_TCAM_DATA_ONLY_EN_COR_ERR_RPTf 4419
#define L3_TUNNEL_TERM_ENf 4420
#define L3_TYPEf 4421
#define L3_TYPE_MASKf 4422
#define L3_UDP_OFFSETf 4423
#define L3_UDP_OFFSET_DISABLEf 4424
#define L4_DEST_PORTf 4425
#define L4_DST_PORTf 4426
#define L4_DST_PORT_MASKf 4427
#define L4_PORTf 4428
#define L4_SRC_PORTf 4429
#define L4_VALIDf 4430
#define L4_VALID_MASKf 4431
#define LABELf 4432
#define LAGGING_THDf 4433
#define LAG_FAILOVER_CF_UPDATE_ENABLEf 4434
#define LAG_FAILOVER_ENf 4435
#define LAG_FAILOVER_LOOPBACKf 4436
#define LAG_RES_ENf 4437
#define LAST_ALL_DROPPEDf 4438
#define LAST_COPYf 4439
#define LAST_PKT_ACCEPT_MODEf 4440
#define LAST_PORTf 4441
#define LAST_SOP_PTRf 4442
#define LATENCYf 4443
#define LATENCY_ECN_ENABLEf 4444
#define LATENCY_ECN_PROFILE_PTRf 4445
#define LATENCY_THRESHOLDf 4446
#define LB_CONTROLS_SETf 4447
#define LB_CONTROLS_SET_ENABLEf 4448
#define LB_HDR_VRF_VALIDf 4449
#define LB_MODEf 4450
#define LB_Q_VALUEf 4451
#define LB_TO_LB_DROPf 4452
#define LDO_ANA_STBf 4453
#define LDO_ANA_VCTRLf 4454
#define LDO_DIG_VCTRLf 4455
#define LDO_TEST_ENf 4456
#define LEAP_DONEf 4457
#define LEAP_SEC_ENABLEDf 4458
#define LEAP_SEC_OPERATIONf 4459
#define LEARN_DISABLEf 4460
#define LEARN_VFIf 4461
#define LEDCLK_HALF_PERIODf 4462
#define LED_ACCU_ENf 4463
#define LED_ECC_ENf 4464
#define LED_FORCE_DOUBLE_BIT_ERRf 4465
#define LED_FORCE_SINGLE_BIT_ERRf 4466
#define LED_NUM_OF_BITS_PER_LOCf 4467
#define LED_NUM_OF_LOCSf 4468
#define LED_SEND_ENf 4469
#define LED_SPEED_MODEf 4470
#define LED_START_ADDRf 4471
#define LED_TMf 4472
#define LEFT_BANK_HASH_ROTRf 4473
#define LEFT_BANK_HASH_SELf 4474
#define LENGTH_TYPEf 4475
#define LEVELf 4476
#define LEVEL1_DATABASE_SEL_BLOCK_0f 4477
#define LEVEL1_DATABASE_SEL_BLOCK_1f 4478
#define LEVEL1_DATABASE_SEL_BLOCK_2f 4479
#define LEVEL1_DATABASE_SEL_BLOCK_3f 4480
#define LEVEL1_DATABASE_SEL_BLOCK_4f 4481
#define LEVEL1_DATABASE_SEL_BLOCK_5f 4482
#define LEVEL1_DATABASE_SEL_BLOCK_6f 4483
#define LEVEL1_DATABASE_SEL_BLOCK_7f 4484
#define LEVEL1_DATABASE_SEL_BLOCK_8f 4485
#define LEVEL1_DATABASE_SEL_BLOCK_9f 4486
#define LEVEL1_KEY_INPUT_SEL_BLOCK_0f 4487
#define LEVEL1_KEY_INPUT_SEL_BLOCK_1f 4488
#define LEVEL1_KEY_INPUT_SEL_BLOCK_2f 4489
#define LEVEL1_KEY_INPUT_SEL_BLOCK_3f 4490
#define LEVEL1_KEY_INPUT_SEL_BLOCK_4f 4491
#define LEVEL1_KEY_INPUT_SEL_BLOCK_5f 4492
#define LEVEL1_KEY_INPUT_SEL_BLOCK_6f 4493
#define LEVEL1_KEY_INPUT_SEL_BLOCK_7f 4494
#define LEVEL1_KEY_INPUT_SEL_BLOCK_8f 4495
#define LEVEL1_KEY_INPUT_SEL_BLOCK_9f 4496
#define LEVEL2_BANK_CONFIG_BLOCK_0f 4497
#define LEVEL2_BANK_CONFIG_BLOCK_1f 4498
#define LEVEL2_BANK_CONFIG_BLOCK_2f 4499
#define LEVEL2_BANK_CONFIG_BLOCK_3f 4500
#define LEVEL2_DATABASE_SEL_BLOCK_0f 4501
#define LEVEL2_DATABASE_SEL_BLOCK_1f 4502
#define LEVEL2_DATABASE_SEL_BLOCK_2f 4503
#define LEVEL2_DATABASE_SEL_BLOCK_3f 4504
#define LEVEL2_KEY_INPUT_SEL_BLOCK_0f 4505
#define LEVEL2_KEY_INPUT_SEL_BLOCK_1f 4506
#define LEVEL2_KEY_INPUT_SEL_BLOCK_2f 4507
#define LEVEL2_KEY_INPUT_SEL_BLOCK_3f 4508
#define LEVEL3_BANK_CONFIG_BLOCK_0f 4509
#define LEVEL3_BANK_CONFIG_BLOCK_1f 4510
#define LEVEL3_BANK_CONFIG_BLOCK_2f 4511
#define LEVEL3_BANK_CONFIG_BLOCK_3f 4512
#define LEVEL3_DATABASE_SEL_BLOCK_0f 4513
#define LEVEL3_DATABASE_SEL_BLOCK_1f 4514
#define LEVEL3_DATABASE_SEL_BLOCK_2f 4515
#define LEVEL3_DATABASE_SEL_BLOCK_3f 4516
#define LEVEL3_KEY_INPUT_SEL_BLOCK_0f 4517
#define LEVEL3_KEY_INPUT_SEL_BLOCK_1f 4518
#define LEVEL3_KEY_INPUT_SEL_BLOCK_2f 4519
#define LEVEL3_KEY_INPUT_SEL_BLOCK_3f 4520
#define LIMITf 4521
#define LIMIT_DYNAMICf 4522
#define LIMIT_ENABLEf 4523
#define LIMIT_REDf 4524
#define LIMIT_YELLOWf 4525
#define LINCf 4526
#define LINK_DELAYf 4527
#define LINK_DOWNf 4528
#define LINK_INTERRUPTION_DISABLEf 4529
#define LINK_INTERRUPTION_LIVE_STATUSf 4530
#define LINK_INTERRUPTION_STATUSf 4531
#define LINK_STATUSf 4532
#define LINK_STATUS_BKUP_PORT_SELf 4533
#define LINK_STATUS_PORT_SELf 4534
#define LINK_STATUS_SELECTf 4535
#define LINK_STATUS_UPf 4536
#define LINK_STATUS_UPDATE_ENABLEf 4537
#define LINK_UPf 4538
#define LIST_PTRf 4539
#define LKUP_1588_MEM_DATAf 4540
#define LLFC_CRC_IGNOREf 4541
#define LLFC_CUT_THROUGH_MODEf 4542
#define LLFC_IMGf 4543
#define LLFC_IN_IPG_ONLYf 4544
#define LLFC_REFRESH_ENf 4545
#define LLFC_REFRESH_TIMERf 4546
#define LLFC_XOFF_TIMEf 4547
#define LMAC0_MATCHf 4548
#define LMAC1_MATCHf 4549
#define LOADf 4550
#define LOAD_SEEDf 4551
#define LOAD_TYPEf 4552
#define LOCAL_ADDRESSf 4553
#define LOCAL_DEVICE_PORTf 4554
#define LOCAL_FAULTf 4555
#define LOCAL_FAULT_DISABLEf 4556
#define LOCAL_FAULT_LIVE_STATUSf 4557
#define LOCAL_FAULT_STATUSf 4558
#define LOCAL_LPBKf 4559
#define LOCAL_LPBK_LEAK_ENBf 4560
#define LOCKf 4561
#define LOCKUPf 4562
#define LOCK_COUNTS_CTRLf 4563
#define LOCK_LOSTf 4564
#define LOCK_LOST_CLRf 4565
#define LOCK_PHASE_DETECTORf 4566
#define LOFFSETf 4567
#define LOGICAL_BANK_0_PHYSICAL_BANK_LOCATIONf 4568
#define LOGICAL_BANK_1_PHYSICAL_BANK_LOCATIONf 4569
#define LOGICAL_BANK_2_PHYSICAL_BANK_LOCATIONf 4570
#define LOGICAL_BANK_3_PHYSICAL_BANK_LOCATIONf 4571
#define LOGICAL_PARTITION_MAPf 4572
#define LOGICAL_PARTITION_PRIORITY_0f 4573
#define LOGICAL_PARTITION_PRIORITY_1f 4574
#define LOGICAL_PARTITION_PRIORITY_2f 4575
#define LOGICAL_PARTITION_PRIORITY_3f 4576
#define LOGICAL_PARTITION_PRIORITY_4f 4577
#define LOGICAL_PARTITION_PRIORITY_5f 4578
#define LOGICAL_PARTITION_PRIORITY_6f 4579
#define LOGICAL_PARTITION_PRIORITY_7f 4580
#define LOGICAL_PARTITION_PRIORITY_8f 4581
#define LOGICAL_TABLE_0_ACTION_PRIORITYf 4582
#define LOGICAL_TABLE_0_ENABLEf 4583
#define LOGICAL_TABLE_10_ACTION_PRIORITYf 4584
#define LOGICAL_TABLE_10_ENABLEf 4585
#define LOGICAL_TABLE_11_ACTION_PRIORITYf 4586
#define LOGICAL_TABLE_11_ENABLEf 4587
#define LOGICAL_TABLE_12_ACTION_PRIORITYf 4588
#define LOGICAL_TABLE_12_ENABLEf 4589
#define LOGICAL_TABLE_13_ACTION_PRIORITYf 4590
#define LOGICAL_TABLE_13_ENABLEf 4591
#define LOGICAL_TABLE_14_ACTION_PRIORITYf 4592
#define LOGICAL_TABLE_14_ENABLEf 4593
#define LOGICAL_TABLE_15_ACTION_PRIORITYf 4594
#define LOGICAL_TABLE_15_ENABLEf 4595
#define LOGICAL_TABLE_1_ACTION_PRIORITYf 4596
#define LOGICAL_TABLE_1_ENABLEf 4597
#define LOGICAL_TABLE_2_ACTION_PRIORITYf 4598
#define LOGICAL_TABLE_2_ENABLEf 4599
#define LOGICAL_TABLE_3_ACTION_PRIORITYf 4600
#define LOGICAL_TABLE_3_ENABLEf 4601
#define LOGICAL_TABLE_4_ACTION_PRIORITYf 4602
#define LOGICAL_TABLE_4_ENABLEf 4603
#define LOGICAL_TABLE_5_ACTION_PRIORITYf 4604
#define LOGICAL_TABLE_5_ENABLEf 4605
#define LOGICAL_TABLE_6_ACTION_PRIORITYf 4606
#define LOGICAL_TABLE_6_ENABLEf 4607
#define LOGICAL_TABLE_7_ACTION_PRIORITYf 4608
#define LOGICAL_TABLE_7_ENABLEf 4609
#define LOGICAL_TABLE_8_ACTION_PRIORITYf 4610
#define LOGICAL_TABLE_8_ENABLEf 4611
#define LOGICAL_TABLE_9_ACTION_PRIORITYf 4612
#define LOGICAL_TABLE_9_ENABLEf 4613
#define LOGICAL_TABLE_CLASS_IDf 4614
#define LOGICAL_TABLE_IDf 4615
#define LOGIC_ORDERf 4616
#define LOOKUP_ENABLE_SLICE_0f 4617
#define LOOKUP_ENABLE_SLICE_1f 4618
#define LOOKUP_ENABLE_SLICE_2f 4619
#define LOOKUP_ENABLE_SLICE_3f 4620
#define LOOKUP_L2MC_WITH_FID_IDf 4621
#define LOOKUP_STATUS_VECTORf 4622
#define LOOKUP_STATUS_VECTOR_MASKf 4623
#define LOOPQf 4624
#define LOOP_BIT_COUNT_FOR_TSf 4625
#define LOOP_BLOCK_COUNT_FOR_TSf 4626
#define LOSSLESSf 4627
#define LOSSLESS0_COUNTf 4628
#define LOSSLESS0_DISCARDf 4629
#define LOSSLESS0_FC_ENf 4630
#define LOSSLESS0_PRIORITY_PROFILEf 4631
#define LOSSLESS0_XOFFf 4632
#define LOSSLESS0_XONf 4633
#define LOSSLESS1_COUNTf 4634
#define LOSSLESS1_DISCARDf 4635
#define LOSSLESS1_FC_ENf 4636
#define LOSSLESS1_PRIORITY_PROFILEf 4637
#define LOSSLESS1_XOFFf 4638
#define LOSSLESS1_XONf 4639
#define LOSSLESS_PG_DROP_BMPf 4640
#define LOSSY_COUNTf 4641
#define LOSSY_DISCARDf 4642
#define LOSSY_LOW_PRIf 4643
#define LOSS_REFCLK_CLEARf 4644
#define LOSS_REFCLK_DETECTf 4645
#define LOSTf 4646
#define LOWERf 4647
#define LOWER_BOUNDSf 4648
#define LOWER_SECf 4649
#define LOW_DURATIONf 4650
#define LOW_THRESHOLDf 4651
#define LPHASEf 4652
#define LPM_ASSOC_DATA_FULLf 4653
#define LPM_IP_DATA_GEN_RESULT_MODEf 4654
#define LPM_V4_KEYf 4655
#define LPM_V6_KEYf 4656
#define LPORT_PROFILE_IDXf 4657
#define LPORT_PROFILE_TABLE_ECC_ENf 4658
#define LPORT_PROFILE_TABLE_EN_COR_ERR_RPTf 4659
#define LPT_SELf 4660
#define LP_PAGE_RDY_SW_AN_INTERRUPTf 4661
#define LSB_VLAN_BMf 4662
#define LS_PIMSM_HDRf 4663
#define LTSf 4664
#define LUT_RDATAf 4665
#define LVM_CTRLf 4666
#define LVM_OVRD_CTRLf 4667
#define LWR_ALPM1_DATA0f 4668
#define LWR_ALPM1_DATA1f 4669
#define LWR_ASSOC_DATA0f 4670
#define LWR_ASSOC_DATA0_COMP_ASSOC_DATA_FULLf 4671
#define LWR_ASSOC_DATA0_COMP_ASSOC_DATA_FULL_COMPRESSION_IDf 4672
#define LWR_ASSOC_DATA0_COMP_ASSOC_DATA_FULL_INT_ACTION_PROFILE_IDXf 4673
#define LWR_ASSOC_DATA0_COMP_ASSOC_DATA_FULL_INT_FLOW_CLASSf 4674
#define LWR_ASSOC_DATA0_L3MC_ASSOC_DATA_FULLf 4675
#define LWR_ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_CLASS_IDf 4676
#define LWR_ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_DST_DISCARDf 4677
#define LWR_ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_EXPECTED_L3_IIFf 4678
#define LWR_ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_FLEX_CTR_ACTION_SELf 4679
#define LWR_ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_FLEX_CTR_OBJECTf 4680
#define LWR_ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_IPMC_EXPECTED_L3_IIF_MISMATCH_DROPf 4681
#define LWR_ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_IPMC_EXPECTED_L3_IIF_MISMATCH_TOCPUf 4682
#define LWR_ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_IPV6_SIP_LINK_LOCAL_DROPf 4683
#define LWR_ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_L3MC_INDEXf 4684
#define LWR_ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_PORT_NUMf 4685
#define LWR_ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_SRC_PORT_VALIDf 4686
#define LWR_ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_Tf 4687
#define LWR_ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_TGIDf 4688
#define LWR_ASSOC_DATA0_LPM_ASSOC_DATA_FULLf 4689
#define LWR_ASSOC_DATA0_LPM_ASSOC_DATA_FULL_BFD_ENABLEf 4690
#define LWR_ASSOC_DATA0_LPM_ASSOC_DATA_FULL_CLASS_IDf 4691
#define LWR_ASSOC_DATA0_LPM_ASSOC_DATA_FULL_DESTINATIONf 4692
#define LWR_ASSOC_DATA0_LPM_ASSOC_DATA_FULL_DEST_TYPEf 4693
#define LWR_ASSOC_DATA0_LPM_ASSOC_DATA_FULL_DST_DISCARDf 4694
#define LWR_ASSOC_DATA0_LPM_ASSOC_DATA_FULL_FLEX_CTR_ACTION_SELf 4695
#define LWR_ASSOC_DATA0_LPM_ASSOC_DATA_FULL_FLEX_CTR_OBJECTf 4696
#define LWR_ASSOC_DATA0_LPM_ASSOC_DATA_FULL_INT_ACTION_PROFILE_IDXf 4697
#define LWR_ASSOC_DATA0_LPM_ASSOC_DATA_FULL_INT_FLOW_CLASSf 4698
#define LWR_ASSOC_DATA0_LPM_ASSOC_DATA_FULL_LOCAL_ADDRESSf 4699
#define LWR_ASSOC_DATA0_LPM_ASSOC_DATA_FULL_PRIf 4700
#define LWR_ASSOC_DATA0_LPM_ASSOC_DATA_FULL_RPEf 4701
#define LWR_ASSOC_DATA0_POLICY_DATAf 4702
#define LWR_ASSOC_DATA1f 4703
#define LWR_ASSOC_DATA1_COMP_ASSOC_DATA_FULLf 4704
#define LWR_ASSOC_DATA1_COMP_ASSOC_DATA_FULL_COMPRESSION_IDf 4705
#define LWR_ASSOC_DATA1_COMP_ASSOC_DATA_FULL_INT_ACTION_PROFILE_IDXf 4706
#define LWR_ASSOC_DATA1_COMP_ASSOC_DATA_FULL_INT_FLOW_CLASSf 4707
#define LWR_ASSOC_DATA1_L3MC_ASSOC_DATA_FULLf 4708
#define LWR_ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_CLASS_IDf 4709
#define LWR_ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_DST_DISCARDf 4710
#define LWR_ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_EXPECTED_L3_IIFf 4711
#define LWR_ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_FLEX_CTR_ACTION_SELf 4712
#define LWR_ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_FLEX_CTR_OBJECTf 4713
#define LWR_ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_IPMC_EXPECTED_L3_IIF_MISMATCH_DROPf 4714
#define LWR_ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_IPMC_EXPECTED_L3_IIF_MISMATCH_TOCPUf 4715
#define LWR_ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_IPV6_SIP_LINK_LOCAL_DROPf 4716
#define LWR_ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_L3MC_INDEXf 4717
#define LWR_ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_PORT_NUMf 4718
#define LWR_ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_SRC_PORT_VALIDf 4719
#define LWR_ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_Tf 4720
#define LWR_ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_TGIDf 4721
#define LWR_ASSOC_DATA1_LPM_ASSOC_DATA_FULLf 4722
#define LWR_ASSOC_DATA1_LPM_ASSOC_DATA_FULL_BFD_ENABLEf 4723
#define LWR_ASSOC_DATA1_LPM_ASSOC_DATA_FULL_CLASS_IDf 4724
#define LWR_ASSOC_DATA1_LPM_ASSOC_DATA_FULL_DESTINATIONf 4725
#define LWR_ASSOC_DATA1_LPM_ASSOC_DATA_FULL_DEST_TYPEf 4726
#define LWR_ASSOC_DATA1_LPM_ASSOC_DATA_FULL_DST_DISCARDf 4727
#define LWR_ASSOC_DATA1_LPM_ASSOC_DATA_FULL_FLEX_CTR_ACTION_SELf 4728
#define LWR_ASSOC_DATA1_LPM_ASSOC_DATA_FULL_FLEX_CTR_OBJECTf 4729
#define LWR_ASSOC_DATA1_LPM_ASSOC_DATA_FULL_INT_ACTION_PROFILE_IDXf 4730
#define LWR_ASSOC_DATA1_LPM_ASSOC_DATA_FULL_INT_FLOW_CLASSf 4731
#define LWR_ASSOC_DATA1_LPM_ASSOC_DATA_FULL_LOCAL_ADDRESSf 4732
#define LWR_ASSOC_DATA1_LPM_ASSOC_DATA_FULL_PRIf 4733
#define LWR_ASSOC_DATA1_LPM_ASSOC_DATA_FULL_RPEf 4734
#define LWR_ASSOC_DATA1_POLICY_DATAf 4735
#define LWR_ECC0f 4736
#define LWR_ECC0_DATAf 4737
#define LWR_ECC1f 4738
#define LWR_ECC1_DATAf 4739
#define LWR_ECCP0f 4740
#define LWR_ECCP1f 4741
#define LWR_FIXED_DATA0f 4742
#define LWR_FIXED_DATA1f 4743
#define LWR_KEYf 4744
#define LWR_KEY0f 4745
#define LWR_KEY0_COMP_V4_KEYf 4746
#define LWR_KEY0_COMP_V4_KEY_IP_ADDRf 4747
#define LWR_KEY0_COMP_V4_KEY_IP_FLAGSf 4748
#define LWR_KEY0_COMP_V4_KEY_IP_PROTf 4749
#define LWR_KEY0_COMP_V4_KEY_IP_TCP_FLAGSf 4750
#define LWR_KEY0_COMP_V4_KEY_L4_PORTf 4751
#define LWR_KEY0_COMP_V4_KEY_MAC_LWRf 4752
#define LWR_KEY0_COMP_V4_KEY_MAC_UPRf 4753
#define LWR_KEY0_COMP_V4_KEY_RSV0f 4754
#define LWR_KEY0_COMP_V4_KEY_RSV1f 4755
#define LWR_KEY0_COMP_V4_KEY_VRF_LWRf 4756
#define LWR_KEY0_COMP_V4_KEY_VRF_UPRf 4757
#define LWR_KEY0_COMP_V6_KEYf 4758
#define LWR_KEY0_COMP_V6_KEY_IP_ADDR_0f 4759
#define LWR_KEY0_COMP_V6_KEY_IP_ADDR_1f 4760
#define LWR_KEY0_COMP_V6_KEY_IP_ADDR_2f 4761
#define LWR_KEY0_COMP_V6_KEY_IP_PROTf 4762
#define LWR_KEY0_COMP_V6_KEY_IP_TCP_FLAGSf 4763
#define LWR_KEY0_COMP_V6_KEY_L4_PORTf 4764
#define LWR_KEY0_COMP_V6_KEY_RSVf 4765
#define LWR_KEY0_COMP_V6_KEY_VRFf 4766
#define LWR_KEY0_IP_ADDRf 4767
#define LWR_KEY0_KEYf 4768
#define LWR_KEY0_KEY_MODEf 4769
#define LWR_KEY0_KEY_TYPEf 4770
#define LWR_KEY0_L3MC_V4_KEYf 4771
#define LWR_KEY0_L3MC_V4_KEY_DIPf 4772
#define LWR_KEY0_L3MC_V4_KEY_L3_IIFf 4773
#define LWR_KEY0_L3MC_V4_KEY_RSV0f 4774
#define LWR_KEY0_L3MC_V4_KEY_SIP_0f 4775
#define LWR_KEY0_L3MC_V4_KEY_SIP_1f 4776
#define LWR_KEY0_L3MC_V4_KEY_VRFf 4777
#define LWR_KEY0_L3MC_V6_KEYf 4778
#define LWR_KEY0_L3MC_V6_KEY_DIP_0f 4779
#define LWR_KEY0_L3MC_V6_KEY_DIP_1f 4780
#define LWR_KEY0_L3MC_V6_KEY_DIP_2f 4781
#define LWR_KEY0_L3MC_V6_KEY_L3_IIFf 4782
#define LWR_KEY0_L3MC_V6_KEY_RSVf 4783
#define LWR_KEY0_L3MC_V6_KEY_SIP_0f 4784
#define LWR_KEY0_L3MC_V6_KEY_SIP_1f 4785
#define LWR_KEY0_L3MC_V6_KEY_VRFf 4786
#define LWR_KEY0_LPM_V4_KEYf 4787
#define LWR_KEY0_LPM_V4_KEY_IP_ADDRf 4788
#define LWR_KEY0_LPM_V4_KEY_RSVf 4789
#define LWR_KEY0_LPM_V4_KEY_VRFf 4790
#define LWR_KEY0_LPM_V6_KEYf 4791
#define LWR_KEY0_LPM_V6_KEY_D_IP_ADDR_0f 4792
#define LWR_KEY0_LPM_V6_KEY_D_IP_ADDR_1f 4793
#define LWR_KEY0_LPM_V6_KEY_D_IP_ADDR_2f 4794
#define LWR_KEY0_LPM_V6_KEY_D_IP_ADDR_3f 4795
#define LWR_KEY0_LPM_V6_KEY_D_RSVf 4796
#define LWR_KEY0_LPM_V6_KEY_D_RSV_0f 4797
#define LWR_KEY0_LPM_V6_KEY_D_RSV_1f 4798
#define LWR_KEY0_LPM_V6_KEY_D_RSV_2f 4799
#define LWR_KEY0_LPM_V6_KEY_D_VRFf 4800
#define LWR_KEY0_LPM_V6_KEY_H_IP_ADDR_0f 4801
#define LWR_KEY0_LPM_V6_KEY_H_VRFf 4802
#define LWR_KEY0_LPM_V6_KEY_S_IP_ADDR_0f 4803
#define LWR_KEY0_LPM_V6_KEY_S_IP_ADDR_1f 4804
#define LWR_KEY0_LPM_V6_KEY_S_RSV_0f 4805
#define LWR_KEY0_LPM_V6_KEY_S_VRFf 4806
#define LWR_KEY0_PROTOCOLf 4807
#define LWR_KEY0_V4_DIPf 4808
#define LWR_KEY0_V4_SIPf 4809
#define LWR_KEY0_VIDf 4810
#define LWR_KEY0_VID_HALFf 4811
#define LWR_KEY1f 4812
#define LWR_KEY1_COMP_V4_KEYf 4813
#define LWR_KEY1_COMP_V4_KEY_IP_ADDRf 4814
#define LWR_KEY1_COMP_V4_KEY_IP_FLAGSf 4815
#define LWR_KEY1_COMP_V4_KEY_IP_PROTf 4816
#define LWR_KEY1_COMP_V4_KEY_IP_TCP_FLAGSf 4817
#define LWR_KEY1_COMP_V4_KEY_L4_PORTf 4818
#define LWR_KEY1_COMP_V4_KEY_MAC_LWRf 4819
#define LWR_KEY1_COMP_V4_KEY_MAC_UPRf 4820
#define LWR_KEY1_COMP_V4_KEY_RSV0f 4821
#define LWR_KEY1_COMP_V4_KEY_RSV1f 4822
#define LWR_KEY1_COMP_V4_KEY_VRF_LWRf 4823
#define LWR_KEY1_COMP_V4_KEY_VRF_UPRf 4824
#define LWR_KEY1_COMP_V6_KEYf 4825
#define LWR_KEY1_COMP_V6_KEY_IP_ADDR_0f 4826
#define LWR_KEY1_COMP_V6_KEY_IP_ADDR_1f 4827
#define LWR_KEY1_COMP_V6_KEY_IP_ADDR_2f 4828
#define LWR_KEY1_COMP_V6_KEY_IP_PROTf 4829
#define LWR_KEY1_COMP_V6_KEY_IP_TCP_FLAGSf 4830
#define LWR_KEY1_COMP_V6_KEY_L4_PORTf 4831
#define LWR_KEY1_COMP_V6_KEY_RSVf 4832
#define LWR_KEY1_COMP_V6_KEY_VRFf 4833
#define LWR_KEY1_IP_ADDRf 4834
#define LWR_KEY1_KEYf 4835
#define LWR_KEY1_KEY_MODEf 4836
#define LWR_KEY1_KEY_TYPEf 4837
#define LWR_KEY1_L3MC_V4_KEYf 4838
#define LWR_KEY1_L3MC_V4_KEY_DIPf 4839
#define LWR_KEY1_L3MC_V4_KEY_L3_IIFf 4840
#define LWR_KEY1_L3MC_V4_KEY_RSV0f 4841
#define LWR_KEY1_L3MC_V4_KEY_SIP_0f 4842
#define LWR_KEY1_L3MC_V4_KEY_SIP_1f 4843
#define LWR_KEY1_L3MC_V4_KEY_VRFf 4844
#define LWR_KEY1_L3MC_V6_KEYf 4845
#define LWR_KEY1_L3MC_V6_KEY_DIP_0f 4846
#define LWR_KEY1_L3MC_V6_KEY_DIP_1f 4847
#define LWR_KEY1_L3MC_V6_KEY_DIP_2f 4848
#define LWR_KEY1_L3MC_V6_KEY_L3_IIFf 4849
#define LWR_KEY1_L3MC_V6_KEY_RSVf 4850
#define LWR_KEY1_L3MC_V6_KEY_SIP_0f 4851
#define LWR_KEY1_L3MC_V6_KEY_SIP_1f 4852
#define LWR_KEY1_L3MC_V6_KEY_VRFf 4853
#define LWR_KEY1_LPM_V4_KEYf 4854
#define LWR_KEY1_LPM_V4_KEY_IP_ADDRf 4855
#define LWR_KEY1_LPM_V4_KEY_RSVf 4856
#define LWR_KEY1_LPM_V4_KEY_VRFf 4857
#define LWR_KEY1_LPM_V6_KEYf 4858
#define LWR_KEY1_LPM_V6_KEY_D_IP_ADDR_0f 4859
#define LWR_KEY1_LPM_V6_KEY_D_IP_ADDR_1f 4860
#define LWR_KEY1_LPM_V6_KEY_D_IP_ADDR_2f 4861
#define LWR_KEY1_LPM_V6_KEY_D_IP_ADDR_3f 4862
#define LWR_KEY1_LPM_V6_KEY_D_RSVf 4863
#define LWR_KEY1_LPM_V6_KEY_D_RSV_0f 4864
#define LWR_KEY1_LPM_V6_KEY_D_RSV_1f 4865
#define LWR_KEY1_LPM_V6_KEY_D_RSV_2f 4866
#define LWR_KEY1_LPM_V6_KEY_D_VRFf 4867
#define LWR_KEY1_LPM_V6_KEY_H_IP_ADDR_0f 4868
#define LWR_KEY1_LPM_V6_KEY_H_VRFf 4869
#define LWR_KEY1_LPM_V6_KEY_S_IP_ADDR_0f 4870
#define LWR_KEY1_LPM_V6_KEY_S_IP_ADDR_1f 4871
#define LWR_KEY1_LPM_V6_KEY_S_RSV_0f 4872
#define LWR_KEY1_LPM_V6_KEY_S_VRFf 4873
#define LWR_KEY1_PROTOCOLf 4874
#define LWR_KEY1_V4_DIPf 4875
#define LWR_KEY1_V4_SIPf 4876
#define LWR_KEY1_VIDf 4877
#define LWR_KEY1_VID_HALFf 4878
#define LWR_KEYSf 4879
#define LWR_MASKf 4880
#define LWR_MASK0f 4881
#define LWR_MASK0_COMP_V4_KEYf 4882
#define LWR_MASK0_COMP_V4_KEY_IP_ADDRf 4883
#define LWR_MASK0_COMP_V4_KEY_IP_FLAGSf 4884
#define LWR_MASK0_COMP_V4_KEY_IP_PROTf 4885
#define LWR_MASK0_COMP_V4_KEY_IP_TCP_FLAGSf 4886
#define LWR_MASK0_COMP_V4_KEY_L4_PORTf 4887
#define LWR_MASK0_COMP_V4_KEY_MAC_LWRf 4888
#define LWR_MASK0_COMP_V4_KEY_MAC_UPRf 4889
#define LWR_MASK0_COMP_V4_KEY_RSV0f 4890
#define LWR_MASK0_COMP_V4_KEY_RSV1f 4891
#define LWR_MASK0_COMP_V4_KEY_VRF_LWRf 4892
#define LWR_MASK0_COMP_V4_KEY_VRF_UPRf 4893
#define LWR_MASK0_COMP_V6_KEYf 4894
#define LWR_MASK0_COMP_V6_KEY_IP_ADDR_0f 4895
#define LWR_MASK0_COMP_V6_KEY_IP_ADDR_1f 4896
#define LWR_MASK0_COMP_V6_KEY_IP_ADDR_2f 4897
#define LWR_MASK0_COMP_V6_KEY_IP_PROTf 4898
#define LWR_MASK0_COMP_V6_KEY_IP_TCP_FLAGSf 4899
#define LWR_MASK0_COMP_V6_KEY_L4_PORTf 4900
#define LWR_MASK0_COMP_V6_KEY_RSVf 4901
#define LWR_MASK0_COMP_V6_KEY_VRFf 4902
#define LWR_MASK0_IP_ADDRf 4903
#define LWR_MASK0_KEYf 4904
#define LWR_MASK0_KEY_MODEf 4905
#define LWR_MASK0_KEY_TYPEf 4906
#define LWR_MASK0_L3MC_V4_KEYf 4907
#define LWR_MASK0_L3MC_V4_KEY_DIPf 4908
#define LWR_MASK0_L3MC_V4_KEY_L3_IIFf 4909
#define LWR_MASK0_L3MC_V4_KEY_RSV0f 4910
#define LWR_MASK0_L3MC_V4_KEY_SIP_0f 4911
#define LWR_MASK0_L3MC_V4_KEY_SIP_1f 4912
#define LWR_MASK0_L3MC_V4_KEY_VRFf 4913
#define LWR_MASK0_L3MC_V6_KEYf 4914
#define LWR_MASK0_L3MC_V6_KEY_DIP_0f 4915
#define LWR_MASK0_L3MC_V6_KEY_DIP_1f 4916
#define LWR_MASK0_L3MC_V6_KEY_DIP_2f 4917
#define LWR_MASK0_L3MC_V6_KEY_L3_IIFf 4918
#define LWR_MASK0_L3MC_V6_KEY_RSVf 4919
#define LWR_MASK0_L3MC_V6_KEY_SIP_0f 4920
#define LWR_MASK0_L3MC_V6_KEY_SIP_1f 4921
#define LWR_MASK0_L3MC_V6_KEY_VRFf 4922
#define LWR_MASK0_LPM_V4_KEYf 4923
#define LWR_MASK0_LPM_V4_KEY_IP_ADDRf 4924
#define LWR_MASK0_LPM_V4_KEY_RSVf 4925
#define LWR_MASK0_LPM_V4_KEY_VRFf 4926
#define LWR_MASK0_LPM_V6_KEYf 4927
#define LWR_MASK0_LPM_V6_KEY_D_IP_ADDR_0f 4928
#define LWR_MASK0_LPM_V6_KEY_D_IP_ADDR_1f 4929
#define LWR_MASK0_LPM_V6_KEY_D_IP_ADDR_2f 4930
#define LWR_MASK0_LPM_V6_KEY_D_IP_ADDR_3f 4931
#define LWR_MASK0_LPM_V6_KEY_D_RSVf 4932
#define LWR_MASK0_LPM_V6_KEY_D_RSV_0f 4933
#define LWR_MASK0_LPM_V6_KEY_D_RSV_1f 4934
#define LWR_MASK0_LPM_V6_KEY_D_RSV_2f 4935
#define LWR_MASK0_LPM_V6_KEY_D_VRFf 4936
#define LWR_MASK0_LPM_V6_KEY_H_IP_ADDR_0f 4937
#define LWR_MASK0_LPM_V6_KEY_H_VRFf 4938
#define LWR_MASK0_LPM_V6_KEY_S_IP_ADDR_0f 4939
#define LWR_MASK0_LPM_V6_KEY_S_IP_ADDR_1f 4940
#define LWR_MASK0_LPM_V6_KEY_S_RSV_0f 4941
#define LWR_MASK0_LPM_V6_KEY_S_VRFf 4942
#define LWR_MASK0_PROTOCOLf 4943
#define LWR_MASK0_V4_DIPf 4944
#define LWR_MASK0_V4_SIPf 4945
#define LWR_MASK0_VIDf 4946
#define LWR_MASK0_VID_HALFf 4947
#define LWR_MASK1f 4948
#define LWR_MASK1_COMP_V4_KEYf 4949
#define LWR_MASK1_COMP_V4_KEY_IP_ADDRf 4950
#define LWR_MASK1_COMP_V4_KEY_IP_FLAGSf 4951
#define LWR_MASK1_COMP_V4_KEY_IP_PROTf 4952
#define LWR_MASK1_COMP_V4_KEY_IP_TCP_FLAGSf 4953
#define LWR_MASK1_COMP_V4_KEY_L4_PORTf 4954
#define LWR_MASK1_COMP_V4_KEY_MAC_LWRf 4955
#define LWR_MASK1_COMP_V4_KEY_MAC_UPRf 4956
#define LWR_MASK1_COMP_V4_KEY_RSV0f 4957
#define LWR_MASK1_COMP_V4_KEY_RSV1f 4958
#define LWR_MASK1_COMP_V4_KEY_VRF_LWRf 4959
#define LWR_MASK1_COMP_V4_KEY_VRF_UPRf 4960
#define LWR_MASK1_COMP_V6_KEYf 4961
#define LWR_MASK1_COMP_V6_KEY_IP_ADDR_0f 4962
#define LWR_MASK1_COMP_V6_KEY_IP_ADDR_1f 4963
#define LWR_MASK1_COMP_V6_KEY_IP_ADDR_2f 4964
#define LWR_MASK1_COMP_V6_KEY_IP_PROTf 4965
#define LWR_MASK1_COMP_V6_KEY_IP_TCP_FLAGSf 4966
#define LWR_MASK1_COMP_V6_KEY_L4_PORTf 4967
#define LWR_MASK1_COMP_V6_KEY_RSVf 4968
#define LWR_MASK1_COMP_V6_KEY_VRFf 4969
#define LWR_MASK1_IP_ADDRf 4970
#define LWR_MASK1_KEYf 4971
#define LWR_MASK1_KEY_MODEf 4972
#define LWR_MASK1_KEY_TYPEf 4973
#define LWR_MASK1_L3MC_V4_KEYf 4974
#define LWR_MASK1_L3MC_V4_KEY_DIPf 4975
#define LWR_MASK1_L3MC_V4_KEY_L3_IIFf 4976
#define LWR_MASK1_L3MC_V4_KEY_RSV0f 4977
#define LWR_MASK1_L3MC_V4_KEY_SIP_0f 4978
#define LWR_MASK1_L3MC_V4_KEY_SIP_1f 4979
#define LWR_MASK1_L3MC_V4_KEY_VRFf 4980
#define LWR_MASK1_L3MC_V6_KEYf 4981
#define LWR_MASK1_L3MC_V6_KEY_DIP_0f 4982
#define LWR_MASK1_L3MC_V6_KEY_DIP_1f 4983
#define LWR_MASK1_L3MC_V6_KEY_DIP_2f 4984
#define LWR_MASK1_L3MC_V6_KEY_L3_IIFf 4985
#define LWR_MASK1_L3MC_V6_KEY_RSVf 4986
#define LWR_MASK1_L3MC_V6_KEY_SIP_0f 4987
#define LWR_MASK1_L3MC_V6_KEY_SIP_1f 4988
#define LWR_MASK1_L3MC_V6_KEY_VRFf 4989
#define LWR_MASK1_LPM_V4_KEYf 4990
#define LWR_MASK1_LPM_V4_KEY_IP_ADDRf 4991
#define LWR_MASK1_LPM_V4_KEY_RSVf 4992
#define LWR_MASK1_LPM_V4_KEY_VRFf 4993
#define LWR_MASK1_LPM_V6_KEYf 4994
#define LWR_MASK1_LPM_V6_KEY_D_IP_ADDR_0f 4995
#define LWR_MASK1_LPM_V6_KEY_D_IP_ADDR_1f 4996
#define LWR_MASK1_LPM_V6_KEY_D_IP_ADDR_2f 4997
#define LWR_MASK1_LPM_V6_KEY_D_IP_ADDR_3f 4998
#define LWR_MASK1_LPM_V6_KEY_D_RSVf 4999
#define LWR_MASK1_LPM_V6_KEY_D_RSV_0f 5000
#define LWR_MASK1_LPM_V6_KEY_D_RSV_1f 5001
#define LWR_MASK1_LPM_V6_KEY_D_RSV_2f 5002
#define LWR_MASK1_LPM_V6_KEY_D_VRFf 5003
#define LWR_MASK1_LPM_V6_KEY_H_IP_ADDR_0f 5004
#define LWR_MASK1_LPM_V6_KEY_H_VRFf 5005
#define LWR_MASK1_LPM_V6_KEY_S_IP_ADDR_0f 5006
#define LWR_MASK1_LPM_V6_KEY_S_IP_ADDR_1f 5007
#define LWR_MASK1_LPM_V6_KEY_S_RSV_0f 5008
#define LWR_MASK1_LPM_V6_KEY_S_VRFf 5009
#define LWR_MASK1_PROTOCOLf 5010
#define LWR_MASK1_V4_DIPf 5011
#define LWR_MASK1_V4_SIPf 5012
#define LWR_MASK1_VIDf 5013
#define LWR_MASK1_VID_HALFf 5014
#define LWR_MASKSf 5015
#define LWR_PARITY0f 5016
#define LWR_PARITY1f 5017
#define LWR_TCAM_ECCP_KEYf 5018
#define LWR_TCAM_ECCP_MASKf 5019
#define LWR_TCAM_ECC_KEYf 5020
#define LWR_TCAM_ECC_MASKf 5021
#define LWR_TCAM_PARITY_KEYf 5022
#define LWR_TCAM_PARITY_MASKf 5023
#define LWR_VALIDf 5024
#define LWR_VALID0f 5025
#define LWR_VALID1f 5026
#define L_TPMA_WATERMARKf 5027
#define M0SSQ_FLOP_BASED_SRAMf 5028
#define M0SS_CLK_ENf 5029
#define M0SS_SOFT_RESETf 5030
#define MACf 5031
#define MAC0_HIf 5032
#define MAC0_LOf 5033
#define MAC1_HIf 5034
#define MAC1_LOf 5035
#define MACRO_FLOW_HASH_BYTE_SELf 5036
#define MACRO_FLOW_HASH_FUNC_SELf 5037
#define MACSA_ALL_ZERO_DROPf 5038
#define MACSA_EQUALS_MACDA_DROPf 5039
#define MAC_ADDRf 5040
#define MAC_ADDRESSf 5041
#define MAC_ADDR_MASKf 5042
#define MAC_BLOCK_MASKf 5043
#define MAC_BLOCK_TABLEf 5044
#define MAC_DA_LOWERf 5045
#define MAC_DA_UPPERf 5046
#define MAC_ERRf 5047
#define MAC_HIf 5048
#define MAC_LINK_DOWN_SEQ_ENf 5049
#define MAC_LOf 5050
#define MAC_LWRf 5051
#define MAC_PORT_MODEf 5052
#define MAC_UPRf 5053
#define MAJORf 5054
#define MAPPING_SELf 5055
#define MAP_FIFODMA_SLICE0_MEMWR_REQf 5056
#define MAP_FIFODMA_SLICE1_MEMWR_REQf 5057
#define MAP_FIFODMA_SLICE2_MEMWR_REQf 5058
#define MAP_SCHAN_FIFO_0_MEMWR_REQf 5059
#define MAP_SCHAN_FIFO_1_MEMWR_REQf 5060
#define MARK_GREENf 5061
#define MARK_GREEN_THDf 5062
#define MARK_REDf 5063
#define MARK_RED_THDf 5064
#define MARK_YELLOWf 5065
#define MARK_YELLOW_THDf 5066
#define MARTIAN_ADDR_TOCPUf 5067
#define MASKf 5068
#define MASK0f 5069
#define MASK0_COMP_V4_KEYf 5070
#define MASK0_COMP_V4_KEY_IP_ADDRf 5071
#define MASK0_COMP_V4_KEY_IP_FLAGSf 5072
#define MASK0_COMP_V4_KEY_IP_PROTf 5073
#define MASK0_COMP_V4_KEY_IP_TCP_FLAGSf 5074
#define MASK0_COMP_V4_KEY_L4_PORTf 5075
#define MASK0_COMP_V4_KEY_MAC_LWRf 5076
#define MASK0_COMP_V4_KEY_MAC_UPRf 5077
#define MASK0_COMP_V4_KEY_RSV0f 5078
#define MASK0_COMP_V4_KEY_RSV1f 5079
#define MASK0_COMP_V4_KEY_VRF_LWRf 5080
#define MASK0_COMP_V4_KEY_VRF_UPRf 5081
#define MASK0_COMP_V6_KEYf 5082
#define MASK0_COMP_V6_KEY_IP_ADDR_0f 5083
#define MASK0_COMP_V6_KEY_IP_ADDR_1f 5084
#define MASK0_COMP_V6_KEY_IP_ADDR_2f 5085
#define MASK0_COMP_V6_KEY_IP_PROTf 5086
#define MASK0_COMP_V6_KEY_IP_TCP_FLAGSf 5087
#define MASK0_COMP_V6_KEY_L4_PORTf 5088
#define MASK0_COMP_V6_KEY_RSVf 5089
#define MASK0_COMP_V6_KEY_VRFf 5090
#define MASK0_IP_ADDRf 5091
#define MASK0_KEYf 5092
#define MASK0_KEY_MODEf 5093
#define MASK0_KEY_TYPEf 5094
#define MASK0_L3MC_V4_KEYf 5095
#define MASK0_L3MC_V4_KEY_DIPf 5096
#define MASK0_L3MC_V4_KEY_L3_IIFf 5097
#define MASK0_L3MC_V4_KEY_RSV0f 5098
#define MASK0_L3MC_V4_KEY_SIP_0f 5099
#define MASK0_L3MC_V4_KEY_SIP_1f 5100
#define MASK0_L3MC_V4_KEY_VRFf 5101
#define MASK0_L3MC_V6_KEYf 5102
#define MASK0_L3MC_V6_KEY_DIP_0f 5103
#define MASK0_L3MC_V6_KEY_DIP_1f 5104
#define MASK0_L3MC_V6_KEY_DIP_2f 5105
#define MASK0_L3MC_V6_KEY_L3_IIFf 5106
#define MASK0_L3MC_V6_KEY_RSVf 5107
#define MASK0_L3MC_V6_KEY_SIP_0f 5108
#define MASK0_L3MC_V6_KEY_SIP_1f 5109
#define MASK0_L3MC_V6_KEY_VRFf 5110
#define MASK0_LPM_V4_KEYf 5111
#define MASK0_LPM_V4_KEY_IP_ADDRf 5112
#define MASK0_LPM_V4_KEY_RSVf 5113
#define MASK0_LPM_V4_KEY_VRFf 5114
#define MASK0_LPM_V6_KEYf 5115
#define MASK0_LPM_V6_KEY_D_IP_ADDR_0f 5116
#define MASK0_LPM_V6_KEY_D_IP_ADDR_1f 5117
#define MASK0_LPM_V6_KEY_D_IP_ADDR_2f 5118
#define MASK0_LPM_V6_KEY_D_IP_ADDR_3f 5119
#define MASK0_LPM_V6_KEY_D_RSVf 5120
#define MASK0_LPM_V6_KEY_D_RSV_0f 5121
#define MASK0_LPM_V6_KEY_D_RSV_1f 5122
#define MASK0_LPM_V6_KEY_D_RSV_2f 5123
#define MASK0_LPM_V6_KEY_D_VRFf 5124
#define MASK0_LPM_V6_KEY_H_IP_ADDR_0f 5125
#define MASK0_LPM_V6_KEY_H_VRFf 5126
#define MASK0_LPM_V6_KEY_S_IP_ADDR_0f 5127
#define MASK0_LPM_V6_KEY_S_IP_ADDR_1f 5128
#define MASK0_LPM_V6_KEY_S_RSV_0f 5129
#define MASK0_LPM_V6_KEY_S_VRFf 5130
#define MASK0_LWRf 5131
#define MASK0_PROTOCOLf 5132
#define MASK0_UPRf 5133
#define MASK0_V4_DIPf 5134
#define MASK0_V4_SIPf 5135
#define MASK0_VIDf 5136
#define MASK0_VID_HALFf 5137
#define MASK1f 5138
#define MASK1_COMP_V4_KEYf 5139
#define MASK1_COMP_V4_KEY_IP_ADDRf 5140
#define MASK1_COMP_V4_KEY_IP_FLAGSf 5141
#define MASK1_COMP_V4_KEY_IP_PROTf 5142
#define MASK1_COMP_V4_KEY_IP_TCP_FLAGSf 5143
#define MASK1_COMP_V4_KEY_L4_PORTf 5144
#define MASK1_COMP_V4_KEY_MAC_LWRf 5145
#define MASK1_COMP_V4_KEY_MAC_UPRf 5146
#define MASK1_COMP_V4_KEY_RSV0f 5147
#define MASK1_COMP_V4_KEY_RSV1f 5148
#define MASK1_COMP_V4_KEY_VRF_LWRf 5149
#define MASK1_COMP_V4_KEY_VRF_UPRf 5150
#define MASK1_COMP_V6_KEYf 5151
#define MASK1_COMP_V6_KEY_IP_ADDR_0f 5152
#define MASK1_COMP_V6_KEY_IP_ADDR_1f 5153
#define MASK1_COMP_V6_KEY_IP_ADDR_2f 5154
#define MASK1_COMP_V6_KEY_IP_PROTf 5155
#define MASK1_COMP_V6_KEY_IP_TCP_FLAGSf 5156
#define MASK1_COMP_V6_KEY_L4_PORTf 5157
#define MASK1_COMP_V6_KEY_RSVf 5158
#define MASK1_COMP_V6_KEY_VRFf 5159
#define MASK1_IP_ADDRf 5160
#define MASK1_KEYf 5161
#define MASK1_KEY_MODEf 5162
#define MASK1_KEY_TYPEf 5163
#define MASK1_L3MC_V4_KEYf 5164
#define MASK1_L3MC_V4_KEY_DIPf 5165
#define MASK1_L3MC_V4_KEY_L3_IIFf 5166
#define MASK1_L3MC_V4_KEY_RSV0f 5167
#define MASK1_L3MC_V4_KEY_SIP_0f 5168
#define MASK1_L3MC_V4_KEY_SIP_1f 5169
#define MASK1_L3MC_V4_KEY_VRFf 5170
#define MASK1_L3MC_V6_KEYf 5171
#define MASK1_L3MC_V6_KEY_DIP_0f 5172
#define MASK1_L3MC_V6_KEY_DIP_1f 5173
#define MASK1_L3MC_V6_KEY_DIP_2f 5174
#define MASK1_L3MC_V6_KEY_L3_IIFf 5175
#define MASK1_L3MC_V6_KEY_RSVf 5176
#define MASK1_L3MC_V6_KEY_SIP_0f 5177
#define MASK1_L3MC_V6_KEY_SIP_1f 5178
#define MASK1_L3MC_V6_KEY_VRFf 5179
#define MASK1_LPM_V4_KEYf 5180
#define MASK1_LPM_V4_KEY_IP_ADDRf 5181
#define MASK1_LPM_V4_KEY_RSVf 5182
#define MASK1_LPM_V4_KEY_VRFf 5183
#define MASK1_LPM_V6_KEYf 5184
#define MASK1_LPM_V6_KEY_D_IP_ADDR_0f 5185
#define MASK1_LPM_V6_KEY_D_IP_ADDR_1f 5186
#define MASK1_LPM_V6_KEY_D_IP_ADDR_2f 5187
#define MASK1_LPM_V6_KEY_D_IP_ADDR_3f 5188
#define MASK1_LPM_V6_KEY_D_RSVf 5189
#define MASK1_LPM_V6_KEY_D_RSV_0f 5190
#define MASK1_LPM_V6_KEY_D_RSV_1f 5191
#define MASK1_LPM_V6_KEY_D_RSV_2f 5192
#define MASK1_LPM_V6_KEY_D_VRFf 5193
#define MASK1_LPM_V6_KEY_H_IP_ADDR_0f 5194
#define MASK1_LPM_V6_KEY_H_VRFf 5195
#define MASK1_LPM_V6_KEY_S_IP_ADDR_0f 5196
#define MASK1_LPM_V6_KEY_S_IP_ADDR_1f 5197
#define MASK1_LPM_V6_KEY_S_RSV_0f 5198
#define MASK1_LPM_V6_KEY_S_VRFf 5199
#define MASK1_LWRf 5200
#define MASK1_PROTOCOLf 5201
#define MASK1_UPRf 5202
#define MASK1_V4_DIPf 5203
#define MASK1_V4_SIPf 5204
#define MASK1_VIDf 5205
#define MASK1_VID_HALFf 5206
#define MASKSf 5207
#define MASK_OPCODE_BEAT_IN_RESPONSE_WRITEf 5208
#define MASK_SIZE_1f 5209
#define MASK_SIZE_2f 5210
#define MASTER_ABORTf 5211
#define MASTER_PECf 5212
#define MASTER_RD_STATUSf 5213
#define MASTER_RTRY_CNTf 5214
#define MASTER_RX_EVENTf 5215
#define MASTER_RX_EVENT_ENf 5216
#define MASTER_RX_FIFO_FLUSHf 5217
#define MASTER_RX_FIFO_FULLf 5218
#define MASTER_RX_FIFO_FULL_ENf 5219
#define MASTER_RX_FIFO_THRESHOLDf 5220
#define MASTER_RX_PKT_COUNTf 5221
#define MASTER_RX_THRESHOLD_HITf 5222
#define MASTER_RX_THRESHOLD_HIT_ENf 5223
#define MASTER_SMBUS_RD_DATAf 5224
#define MASTER_SMBUS_WR_DATAf 5225
#define MASTER_START_BUSYf 5226
#define MASTER_START_BUSY_COMMANDf 5227
#define MASTER_START_BUSY_ENf 5228
#define MASTER_STATUSf 5229
#define MASTER_TX_FIFO_FLUSHf 5230
#define MASTER_TX_UNDERRUNf 5231
#define MASTER_TX_UNDERRUN_ENf 5232
#define MASTER_WR_STATUSf 5233
#define MAST_N_BOOTf 5234
#define MATCH_ENABLEf 5235
#define MATCH_LPHASEf 5236
#define MATCH_UPHASEf 5237
#define MAXf 5238
#define MAXCONFIGf 5239
#define MAX_ADDITION_SIZEf 5240
#define MAX_ADDITION_SIZE_FOR_CPU_PORTf 5241
#define MAX_ADDRf 5242
#define MAX_BISR_LENGHTf 5243
#define MAX_BUCKETf 5244
#define MAX_CREDITSf 5245
#define MAX_DAC_CODEf 5246
#define MAX_DROP_RATE_GREENf 5247
#define MAX_DROP_RATE_REDf 5248
#define MAX_DROP_RATE_YELLOWf 5249
#define MAX_ENTRIES_DATA_BUFf 5250
#define MAX_IDXf 5251
#define MAX_METER_GRANf 5252
#define MAX_NUMBER_OF_ENTRIES_ENCf 5253
#define MAX_OR_REMAINING_LENf 5254
#define MAX_PROFILE_EXCEEDED_FLAGf 5255
#define MAX_PVT_DATAf 5256
#define MAX_REFRESHf 5257
#define MAX_SCf 5258
#define MAX_SPACING_ALL_SPEEDSf 5259
#define MAX_SPACING_SPECIAL_SLOTf 5260
#define MAX_SRC_PORT_SPEEDf 5261
#define MAX_THD_GREENf 5262
#define MAX_THD_REDf 5263
#define MAX_THD_SELf 5264
#define MAX_THD_YELLOWf 5265
#define MAX_THRESHOLDf 5266
#define MAX_USAGEf 5267
#define MBIST_MODEf 5268
#define MCf 5269
#define MCINDEXf 5270
#define MCPf 5271
#define MC_CELL0_INFOf 5272
#define MC_CELL1_INFOf 5273
#define MC_CELL2_INFOf 5274
#define MC_CELL3_INFOf 5275
#define MC_CELL4_INFOf 5276
#define MC_CELL5_INFOf 5277
#define MC_CELL6_INFOf 5278
#define MC_CELL7_INFOf 5279
#define MC_CELL8_INFOf 5280
#define MC_CELL9_INFOf 5281
#define MC_COSf 5282
#define MC_COS1f 5283
#define MC_COS_ERROR_INTR_ENf 5284
#define MC_COS_ERROR_INTR_OVRf 5285
#define MC_COS_ERROR_INTR_STATf 5286
#define MC_CQEB_FULL_THRESHOLDf 5287
#define MC_CQEB_OVERFLOWf 5288
#define MC_CQEB_OVERFLOW_STATf 5289
#define MC_CQEB_UNDERFLOWf 5290
#define MC_CQEB_UNDERFLOW_STATf 5291
#define MC_CQEB_USE_COUNTf 5292
#define MC_DISABLE_SIP_LOOKUPf 5293
#define MC_IDXf 5294
#define MC_INDEX_ERROR_TOCPUf 5295
#define MC_OVERFLOW_SIZEf 5296
#define MC_Q_MODEf 5297
#define MC_Q_THRESH_CAPf 5298
#define MC_SAF_CELLS_IN_ITM_CNTRf 5299
#define MC_SAF_PKTS_IN_ITM_CNTRf 5300
#define MC_TYPEf 5301
#define MDC_MODEf 5302
#define MDIO_FUNC_CTRLf 5303
#define MDIO_OP_TYPEf 5304
#define MDIO_OUT_DELAYf 5305
#define MD_DATAf 5306
#define MD_HDR_FIELD_0_ENABLEf 5307
#define MD_HDR_FIELD_0_SHIFT_OFFSETf 5308
#define MD_HDR_FIELD_10_ENABLEf 5309
#define MD_HDR_FIELD_10_SHIFT_OFFSETf 5310
#define MD_HDR_FIELD_11_ENABLEf 5311
#define MD_HDR_FIELD_11_SHIFT_OFFSETf 5312
#define MD_HDR_FIELD_12_ENABLEf 5313
#define MD_HDR_FIELD_12_SHIFT_OFFSETf 5314
#define MD_HDR_FIELD_13_ENABLEf 5315
#define MD_HDR_FIELD_13_SHIFT_OFFSETf 5316
#define MD_HDR_FIELD_14_ENABLEf 5317
#define MD_HDR_FIELD_14_SHIFT_OFFSETf 5318
#define MD_HDR_FIELD_15_ENABLEf 5319
#define MD_HDR_FIELD_15_SHIFT_OFFSETf 5320
#define MD_HDR_FIELD_16_ENABLEf 5321
#define MD_HDR_FIELD_16_SHIFT_OFFSETf 5322
#define MD_HDR_FIELD_17_ENABLEf 5323
#define MD_HDR_FIELD_17_SHIFT_OFFSETf 5324
#define MD_HDR_FIELD_18_ENABLEf 5325
#define MD_HDR_FIELD_18_SHIFT_OFFSETf 5326
#define MD_HDR_FIELD_19_ENABLEf 5327
#define MD_HDR_FIELD_19_SHIFT_OFFSETf 5328
#define MD_HDR_FIELD_1_ENABLEf 5329
#define MD_HDR_FIELD_1_SHIFT_OFFSETf 5330
#define MD_HDR_FIELD_20_ENABLEf 5331
#define MD_HDR_FIELD_20_SHIFT_OFFSETf 5332
#define MD_HDR_FIELD_21_ENABLEf 5333
#define MD_HDR_FIELD_21_SHIFT_OFFSETf 5334
#define MD_HDR_FIELD_22_ENABLEf 5335
#define MD_HDR_FIELD_22_SHIFT_OFFSETf 5336
#define MD_HDR_FIELD_23_ENABLEf 5337
#define MD_HDR_FIELD_23_SHIFT_OFFSETf 5338
#define MD_HDR_FIELD_2_ENABLEf 5339
#define MD_HDR_FIELD_2_SHIFT_OFFSETf 5340
#define MD_HDR_FIELD_3_ENABLEf 5341
#define MD_HDR_FIELD_3_SHIFT_OFFSETf 5342
#define MD_HDR_FIELD_4_ENABLEf 5343
#define MD_HDR_FIELD_4_SHIFT_OFFSETf 5344
#define MD_HDR_FIELD_5_ENABLEf 5345
#define MD_HDR_FIELD_5_SHIFT_OFFSETf 5346
#define MD_HDR_FIELD_6_ENABLEf 5347
#define MD_HDR_FIELD_6_SHIFT_OFFSETf 5348
#define MD_HDR_FIELD_7_ENABLEf 5349
#define MD_HDR_FIELD_7_SHIFT_OFFSETf 5350
#define MD_HDR_FIELD_8_ENABLEf 5351
#define MD_HDR_FIELD_8_SHIFT_OFFSETf 5352
#define MD_HDR_FIELD_9_ENABLEf 5353
#define MD_HDR_FIELD_9_SHIFT_OFFSETf 5354
#define MD_HDR_LEN_GRANULARITYf 5355
#define MD_HDR_TEMPLATE_ID_MASKf 5356
#define MD_HDR_TEMPLATE_ID_VALUEf 5357
#define MD_HDR_TYPEf 5358
#define MD_HDR_TYPE_VALIDf 5359
#define MEMBASEf 5360
#define MEMBERSHIP_PROFILE_PTRf 5361
#define MEMBER_0_NHIf 5362
#define MEMBER_0_NHI_VALIDf 5363
#define MEMBER_0_PORTf 5364
#define MEMBER_0_PORT_VALIDf 5365
#define MEMBER_10_NHIf 5366
#define MEMBER_10_NHI_VALIDf 5367
#define MEMBER_10_PORTf 5368
#define MEMBER_10_PORT_VALIDf 5369
#define MEMBER_11_NHIf 5370
#define MEMBER_11_NHI_VALIDf 5371
#define MEMBER_11_PORTf 5372
#define MEMBER_11_PORT_VALIDf 5373
#define MEMBER_12_NHIf 5374
#define MEMBER_12_NHI_VALIDf 5375
#define MEMBER_12_PORTf 5376
#define MEMBER_12_PORT_VALIDf 5377
#define MEMBER_13_NHIf 5378
#define MEMBER_13_NHI_VALIDf 5379
#define MEMBER_13_PORTf 5380
#define MEMBER_13_PORT_VALIDf 5381
#define MEMBER_14_NHIf 5382
#define MEMBER_14_NHI_VALIDf 5383
#define MEMBER_14_PORTf 5384
#define MEMBER_14_PORT_VALIDf 5385
#define MEMBER_15_NHIf 5386
#define MEMBER_15_NHI_VALIDf 5387
#define MEMBER_15_PORTf 5388
#define MEMBER_15_PORT_VALIDf 5389
#define MEMBER_16_NHIf 5390
#define MEMBER_16_NHI_VALIDf 5391
#define MEMBER_16_PORTf 5392
#define MEMBER_16_PORT_VALIDf 5393
#define MEMBER_17_NHIf 5394
#define MEMBER_17_NHI_VALIDf 5395
#define MEMBER_17_PORTf 5396
#define MEMBER_17_PORT_VALIDf 5397
#define MEMBER_18_NHIf 5398
#define MEMBER_18_NHI_VALIDf 5399
#define MEMBER_18_PORTf 5400
#define MEMBER_18_PORT_VALIDf 5401
#define MEMBER_19_NHIf 5402
#define MEMBER_19_NHI_VALIDf 5403
#define MEMBER_19_PORTf 5404
#define MEMBER_19_PORT_VALIDf 5405
#define MEMBER_1_NHIf 5406
#define MEMBER_1_NHI_VALIDf 5407
#define MEMBER_1_PORTf 5408
#define MEMBER_1_PORT_VALIDf 5409
#define MEMBER_20_NHIf 5410
#define MEMBER_20_NHI_VALIDf 5411
#define MEMBER_20_PORTf 5412
#define MEMBER_20_PORT_VALIDf 5413
#define MEMBER_21_NHIf 5414
#define MEMBER_21_NHI_VALIDf 5415
#define MEMBER_21_PORTf 5416
#define MEMBER_21_PORT_VALIDf 5417
#define MEMBER_22_NHIf 5418
#define MEMBER_22_NHI_VALIDf 5419
#define MEMBER_22_PORTf 5420
#define MEMBER_22_PORT_VALIDf 5421
#define MEMBER_23_NHIf 5422
#define MEMBER_23_NHI_VALIDf 5423
#define MEMBER_23_PORTf 5424
#define MEMBER_23_PORT_VALIDf 5425
#define MEMBER_24_NHIf 5426
#define MEMBER_24_NHI_VALIDf 5427
#define MEMBER_24_PORTf 5428
#define MEMBER_24_PORT_VALIDf 5429
#define MEMBER_25_NHIf 5430
#define MEMBER_25_NHI_VALIDf 5431
#define MEMBER_25_PORTf 5432
#define MEMBER_25_PORT_VALIDf 5433
#define MEMBER_26_NHIf 5434
#define MEMBER_26_NHI_VALIDf 5435
#define MEMBER_26_PORTf 5436
#define MEMBER_26_PORT_VALIDf 5437
#define MEMBER_27_NHIf 5438
#define MEMBER_27_NHI_VALIDf 5439
#define MEMBER_27_PORTf 5440
#define MEMBER_27_PORT_VALIDf 5441
#define MEMBER_28_NHIf 5442
#define MEMBER_28_NHI_VALIDf 5443
#define MEMBER_28_PORTf 5444
#define MEMBER_28_PORT_VALIDf 5445
#define MEMBER_29_NHIf 5446
#define MEMBER_29_NHI_VALIDf 5447
#define MEMBER_29_PORTf 5448
#define MEMBER_29_PORT_VALIDf 5449
#define MEMBER_2_NHIf 5450
#define MEMBER_2_NHI_VALIDf 5451
#define MEMBER_2_PORTf 5452
#define MEMBER_2_PORT_VALIDf 5453
#define MEMBER_30_NHIf 5454
#define MEMBER_30_NHI_VALIDf 5455
#define MEMBER_30_PORTf 5456
#define MEMBER_30_PORT_VALIDf 5457
#define MEMBER_31_NHIf 5458
#define MEMBER_31_NHI_VALIDf 5459
#define MEMBER_31_PORTf 5460
#define MEMBER_31_PORT_VALIDf 5461
#define MEMBER_32_NHIf 5462
#define MEMBER_32_NHI_VALIDf 5463
#define MEMBER_32_PORTf 5464
#define MEMBER_32_PORT_VALIDf 5465
#define MEMBER_33_NHIf 5466
#define MEMBER_33_NHI_VALIDf 5467
#define MEMBER_33_PORTf 5468
#define MEMBER_33_PORT_VALIDf 5469
#define MEMBER_34_NHIf 5470
#define MEMBER_34_NHI_VALIDf 5471
#define MEMBER_34_PORTf 5472
#define MEMBER_34_PORT_VALIDf 5473
#define MEMBER_35_NHIf 5474
#define MEMBER_35_NHI_VALIDf 5475
#define MEMBER_35_PORTf 5476
#define MEMBER_35_PORT_VALIDf 5477
#define MEMBER_36_NHIf 5478
#define MEMBER_36_NHI_VALIDf 5479
#define MEMBER_36_PORTf 5480
#define MEMBER_36_PORT_VALIDf 5481
#define MEMBER_37_NHIf 5482
#define MEMBER_37_NHI_VALIDf 5483
#define MEMBER_37_PORTf 5484
#define MEMBER_37_PORT_VALIDf 5485
#define MEMBER_38_NHIf 5486
#define MEMBER_38_NHI_VALIDf 5487
#define MEMBER_38_PORTf 5488
#define MEMBER_38_PORT_VALIDf 5489
#define MEMBER_39_NHIf 5490
#define MEMBER_39_NHI_VALIDf 5491
#define MEMBER_39_PORTf 5492
#define MEMBER_39_PORT_VALIDf 5493
#define MEMBER_3_NHIf 5494
#define MEMBER_3_NHI_VALIDf 5495
#define MEMBER_3_PORTf 5496
#define MEMBER_3_PORT_VALIDf 5497
#define MEMBER_40_NHIf 5498
#define MEMBER_40_NHI_VALIDf 5499
#define MEMBER_40_PORTf 5500
#define MEMBER_40_PORT_VALIDf 5501
#define MEMBER_41_NHIf 5502
#define MEMBER_41_NHI_VALIDf 5503
#define MEMBER_41_PORTf 5504
#define MEMBER_41_PORT_VALIDf 5505
#define MEMBER_42_NHIf 5506
#define MEMBER_42_NHI_VALIDf 5507
#define MEMBER_42_PORTf 5508
#define MEMBER_42_PORT_VALIDf 5509
#define MEMBER_43_NHIf 5510
#define MEMBER_43_NHI_VALIDf 5511
#define MEMBER_43_PORTf 5512
#define MEMBER_43_PORT_VALIDf 5513
#define MEMBER_44_NHIf 5514
#define MEMBER_44_NHI_VALIDf 5515
#define MEMBER_44_PORTf 5516
#define MEMBER_44_PORT_VALIDf 5517
#define MEMBER_45_NHIf 5518
#define MEMBER_45_NHI_VALIDf 5519
#define MEMBER_45_PORTf 5520
#define MEMBER_45_PORT_VALIDf 5521
#define MEMBER_46_NHIf 5522
#define MEMBER_46_NHI_VALIDf 5523
#define MEMBER_46_PORTf 5524
#define MEMBER_46_PORT_VALIDf 5525
#define MEMBER_47_NHIf 5526
#define MEMBER_47_NHI_VALIDf 5527
#define MEMBER_47_PORTf 5528
#define MEMBER_47_PORT_VALIDf 5529
#define MEMBER_48_NHIf 5530
#define MEMBER_48_NHI_VALIDf 5531
#define MEMBER_48_PORTf 5532
#define MEMBER_48_PORT_VALIDf 5533
#define MEMBER_49_NHIf 5534
#define MEMBER_49_NHI_VALIDf 5535
#define MEMBER_49_PORTf 5536
#define MEMBER_49_PORT_VALIDf 5537
#define MEMBER_4_NHIf 5538
#define MEMBER_4_NHI_VALIDf 5539
#define MEMBER_4_PORTf 5540
#define MEMBER_4_PORT_VALIDf 5541
#define MEMBER_50_NHIf 5542
#define MEMBER_50_NHI_VALIDf 5543
#define MEMBER_50_PORTf 5544
#define MEMBER_50_PORT_VALIDf 5545
#define MEMBER_51_NHIf 5546
#define MEMBER_51_NHI_VALIDf 5547
#define MEMBER_51_PORTf 5548
#define MEMBER_51_PORT_VALIDf 5549
#define MEMBER_52_NHIf 5550
#define MEMBER_52_NHI_VALIDf 5551
#define MEMBER_52_PORTf 5552
#define MEMBER_52_PORT_VALIDf 5553
#define MEMBER_53_NHIf 5554
#define MEMBER_53_NHI_VALIDf 5555
#define MEMBER_53_PORTf 5556
#define MEMBER_53_PORT_VALIDf 5557
#define MEMBER_54_NHIf 5558
#define MEMBER_54_NHI_VALIDf 5559
#define MEMBER_54_PORTf 5560
#define MEMBER_54_PORT_VALIDf 5561
#define MEMBER_55_NHIf 5562
#define MEMBER_55_NHI_VALIDf 5563
#define MEMBER_55_PORTf 5564
#define MEMBER_55_PORT_VALIDf 5565
#define MEMBER_56_NHIf 5566
#define MEMBER_56_NHI_VALIDf 5567
#define MEMBER_56_PORTf 5568
#define MEMBER_56_PORT_VALIDf 5569
#define MEMBER_57_NHIf 5570
#define MEMBER_57_NHI_VALIDf 5571
#define MEMBER_57_PORTf 5572
#define MEMBER_57_PORT_VALIDf 5573
#define MEMBER_58_NHIf 5574
#define MEMBER_58_NHI_VALIDf 5575
#define MEMBER_58_PORTf 5576
#define MEMBER_58_PORT_VALIDf 5577
#define MEMBER_59_NHIf 5578
#define MEMBER_59_NHI_VALIDf 5579
#define MEMBER_59_PORTf 5580
#define MEMBER_59_PORT_VALIDf 5581
#define MEMBER_5_NHIf 5582
#define MEMBER_5_NHI_VALIDf 5583
#define MEMBER_5_PORTf 5584
#define MEMBER_5_PORT_VALIDf 5585
#define MEMBER_60_NHIf 5586
#define MEMBER_60_NHI_VALIDf 5587
#define MEMBER_60_PORTf 5588
#define MEMBER_60_PORT_VALIDf 5589
#define MEMBER_61_NHIf 5590
#define MEMBER_61_NHI_VALIDf 5591
#define MEMBER_61_PORTf 5592
#define MEMBER_61_PORT_VALIDf 5593
#define MEMBER_62_NHIf 5594
#define MEMBER_62_NHI_VALIDf 5595
#define MEMBER_62_PORTf 5596
#define MEMBER_62_PORT_VALIDf 5597
#define MEMBER_63_NHIf 5598
#define MEMBER_63_NHI_VALIDf 5599
#define MEMBER_63_PORTf 5600
#define MEMBER_63_PORT_VALIDf 5601
#define MEMBER_6_NHIf 5602
#define MEMBER_6_NHI_VALIDf 5603
#define MEMBER_6_PORTf 5604
#define MEMBER_6_PORT_VALIDf 5605
#define MEMBER_7_NHIf 5606
#define MEMBER_7_NHI_VALIDf 5607
#define MEMBER_7_PORTf 5608
#define MEMBER_7_PORT_VALIDf 5609
#define MEMBER_8_NHIf 5610
#define MEMBER_8_NHI_VALIDf 5611
#define MEMBER_8_PORTf 5612
#define MEMBER_8_PORT_VALIDf 5613
#define MEMBER_9_NHIf 5614
#define MEMBER_9_NHI_VALIDf 5615
#define MEMBER_9_PORTf 5616
#define MEMBER_9_PORT_VALIDf 5617
#define MEMBER_BMPf 5618
#define MEMBER_COUNTf 5619
#define MEMBER_ICCf 5620
#define MEMBER_POSITIONf 5621
#define MEMBER_REASSIGNMENTSf 5622
#define MEMINDEXf 5623
#define MEMORY_IDf 5624
#define MEMORY_READ_TOTAL_OUTSTD_LIMITf 5625
#define MEMORY_STANDBY_ENABLE_DIAG_DECf 5626
#define MEMORY_WRITE_TOTAL_OUTSTD_LIMITf 5627
#define MEM_COUNTf 5628
#define MEM_ECC_ERR_ENf 5629
#define MEM_ECC_ERR_STATUSf 5630
#define MEM_FIELDSf 5631
#define MEM_HWMf 5632
#define MEM_PAR_ERR_INT_ENf 5633
#define MEM_PAR_ERR_INT_SETf 5634
#define MEM_PAR_ERR_INT_STATf 5635
#define MEM_RESET_COMPLETEf 5636
#define MEM_RST_ACTf 5637
#define MEM_RST_DONEf 5638
#define MEM_TYPEf 5639
#define MERGE_MODE_ENf 5640
#define METERING_DISABLEf 5641
#define METER_ECC_ENf 5642
#define METER_GRANf 5643
#define METER_MUX_DATA_STAGING_PARITY_ENf 5644
#define METER_SETf 5645
#define METER_SET_ENABLEf 5646
#define METER_TABLE_1BIT_ERROR_REPORTf 5647
#define MH0f 5648
#define MH1f 5649
#define MH2f 5650
#define MH3f 5651
#define MHOST0_BOOT_DEVf 5652
#define MH_PFMf 5653
#define MH_SRC_PID_ENABLEf 5654
#define MH_TCf 5655
#define MH_TC_MAP_ENABLEf 5656
#define MIB_COUNTER_DOUBLE_BIT_ERRf 5657
#define MIB_COUNTER_ECC_CTRL_ENf 5658
#define MIB_COUNTER_ECC_ERR_ADDRESSf 5659
#define MIB_COUNTER_FORCE_DOUBLE_BIT_ERRf 5660
#define MIB_COUNTER_FORCE_SINGLE_BIT_ERRf 5661
#define MIB_COUNTER_MEM_CTRL_TMf 5662
#define MIB_COUNTER_MULTIPLE_ERRf 5663
#define MIB_COUNTER_SINGLE_BIT_ERRf 5664
#define MIB_DATAf 5665
#define MIB_RSC0_MEMf 5666
#define MIB_RSC0_MEM_EN_COR_ERR_RPTf 5667
#define MIB_RSC1_MEMf 5668
#define MIB_RSC1_MEM_EN_COR_ERR_RPTf 5669
#define MIB_RSC_DATA_HI_LVMf 5670
#define MIB_RSC_DATA_HI_TMf 5671
#define MIB_RSC_DATA_LO_LVMf 5672
#define MIB_RSC_DATA_LO_TMf 5673
#define MIB_RSC_MEM_ENf 5674
#define MIB_RX_MEM_ERRf 5675
#define MIB_TSC0_MEMf 5676
#define MIB_TSC0_MEM_EN_COR_ERR_RPTf 5677
#define MIB_TSC1_MEMf 5678
#define MIB_TSC1_MEM_EN_COR_ERR_RPTf 5679
#define MIB_TSC_DATA_HI_LVMf 5680
#define MIB_TSC_DATA_HI_TMf 5681
#define MIB_TSC_DATA_LO_LVMf 5682
#define MIB_TSC_DATA_LO_TMf 5683
#define MIB_TSC_MEM_ENf 5684
#define MIB_TX_MEM_ERRf 5685
#define MID_PKTf 5686
#define MID_PKT_100G_MIN_SPACINGf 5687
#define MID_PKT_200G_MIN_SPACINGf 5688
#define MID_PKT_400G_MIN_SPACINGf 5689
#define MID_PKT_50G_MIN_SPACINGf 5690
#define MINf 5691
#define MINCONFIGf 5692
#define MINORf 5693
#define MIN_BUCKETf 5694
#define MIN_BUFFER_AVAILABLE_USAGEf 5695
#define MIN_COUNTf 5696
#define MIN_DAC_CODEf 5697
#define MIN_HW_RST_STATUSf 5698
#define MIN_HW_RST_THRESHOLDf 5699
#define MIN_LIMITf 5700
#define MIN_METER_GRANf 5701
#define MIN_PROFILE_SATISFIED_FLAGf 5702
#define MIN_PVT_DATAf 5703
#define MIN_REFRESHf 5704
#define MIN_SPACE_VIOL_D_SRC_PORT_NUMf 5705
#define MIN_SPACE_VIOL_INTR_ENf 5706
#define MIN_SPACE_VIOL_INTR_OVRf 5707
#define MIN_SPACE_VIOL_INTR_STATf 5708
#define MIN_TCPHDR_SIZEf 5709
#define MIN_THD_GREENf 5710
#define MIN_THD_REDf 5711
#define MIN_THD_SELf 5712
#define MIN_THD_YELLOWf 5713
#define MIN_THRESHOLDf 5714
#define MIRRORf 5715
#define MIRROR_BMPf 5716
#define MIRROR_CTCf 5717
#define MIRROR_EGRESSf 5718
#define MIRROR_ENABLEf 5719
#define MIRROR_ENCAP_ENABLEf 5720
#define MIRROR_ENCAP_INDEXf 5721
#define MIRROR_IDXf 5722
#define MIRROR_INVALID_VLAN_DROPf 5723
#define MIRROR_MTP_INDEXf 5724
#define MIRROR_ON_DROPf 5725
#define MIRROR_ON_DROP_CELL_LIMITf 5726
#define MIRROR_ON_DROP_DESTINATION_PORTf 5727
#define MIRROR_ON_DROP_DESTINATION_QUEUEf 5728
#define MIRROR_ON_DROP_ELIGIBLEf 5729
#define MIRROR_ON_DROP_HWMf 5730
#define MIRROR_ON_DROP_HWM_CORf 5731
#define MIRROR_ON_DROP_MMU_ELIGIBLEf 5732
#define MIRROR_ON_DROP_MMU_PROFILEf 5733
#define MIRROR_ON_DROP_OCCUPANCYf 5734
#define MIRROR_ON_DROP_PKT_COLORf 5735
#define MIRROR_ON_DROP_POOL_OCCUPANCY_COUNTf 5736
#define MIRROR_ON_DROP_PORT_NUMf 5737
#define MIRROR_ON_DROP_PROFILEf 5738
#define MIRROR_ON_DROP_REASONf 5739
#define MIRROR_ON_DROP_SAMPLE_DROP_COUNTf 5740
#define MIRROR_ON_DROP_SAMPLE_ENQ_COUNTf 5741
#define MIRROR_ON_DROP_SAMPLING_PROB_IDXf 5742
#define MIRROR_ON_DROP_TAG_OCCUPANCY_COUNT0f 5743
#define MIRROR_ON_DROP_TAG_OCCUPANCY_COUNT1f 5744
#define MIRROR_ON_DROP_TAG_OCCUPANCY_COUNT2f 5745
#define MIRROR_ON_DROP_TAG_OCCUPANCY_COUNT3f 5746
#define MIRROR_ON_DROP_UC_COSf 5747
#define MIRROR_ON_DROP_VLDf 5748
#define MIRROR_OVERRIDE_SETf 5749
#define MIRROR_OVERRIDE_SET_ENABLEf 5750
#define MIRROR_SETf 5751
#define MIRROR_SET_ENABLEf 5752
#define MIRR_COSf 5753
#define MIRR_LOCAL_MTPf 5754
#define MIR_PBM_PTRf 5755
#define MIR_PBM_PTR_MIDSCANf 5756
#define MISS_FWD_ACTIONf 5757
#define MISS_VALID_ADDRESSf 5758
#define MISS_VALID_INTERRUPTf 5759
#define MLD_CHECKS_ENABLEf 5760
#define MLD_PKTS_UNICAST_IGNOREf 5761
#define MLD_QUERY_FWD_ACTIONf 5762
#define MLD_QUERY_TO_CPUf 5763
#define MLD_REP_DONE_FWD_ACTIONf 5764
#define MLD_REP_DONE_TO_CPUf 5765
#define MLVM_CTRLf 5766
#define MMRP_FWD_ACTIONf 5767
#define MMRP_PKT_TO_CPUf 5768
#define MMUQ0_EBGRP_NUMf 5769
#define MMUQ10_EBGRP_NUMf 5770
#define MMUQ11_EBGRP_NUMf 5771
#define MMUQ1_EBGRP_NUMf 5772
#define MMUQ2_EBGRP_NUMf 5773
#define MMUQ3_EBGRP_NUMf 5774
#define MMUQ4_EBGRP_NUMf 5775
#define MMUQ5_EBGRP_NUMf 5776
#define MMUQ6_EBGRP_NUMf 5777
#define MMUQ7_EBGRP_NUMf 5778
#define MMUQ8_EBGRP_NUMf 5779
#define MMUQ9_EBGRP_NUMf 5780
#define MMU_CCP_COPY_COUNT_INFOf 5781
#define MMU_CONGESTION_EXPERIENCEf 5782
#define MMU_CRB_CT_DELAY_LINE_IP_MEMf 5783
#define MMU_CRB_RL_DELAY_LINE_MEMf 5784
#define MMU_CRB_THD_DELAY_LINE_MEMf 5785
#define MMU_EBCFP_FAP_BITMAP_MEMf 5786
#define MMU_EBCFP_LAT_ABS_FIFOf 5787
#define MMU_EBCFP_MXM_TAG_MEMf 5788
#define MMU_EBCR_CELL_INFO_TILEf 5789
#define MMU_EBPTS_EBSHP_SHAPE_BUS_LATENCY_FIFOf 5790
#define MMU_EBTOQ_CBf 5791
#define MMU_EBTOQ_CBNf 5792
#define MMU_EBTOQ_CFPf 5793
#define MMU_EBTOQ_QDBf 5794
#define MMU_INT_STAT_REQ_0f 5795
#define MMU_INT_STAT_REQ_1f 5796
#define MMU_MTRO_BUCKET_CPU_L1f 5797
#define MMU_MTRO_BUCKET_L0f 5798
#define MMU_MTRO_CPU_L1f 5799
#define MMU_MTRO_L0f 5800
#define MMU_NULL_SLOT_COUNTER_VALUEf 5801
#define MMU_OQS_FIFO_BANK0_MEMf 5802
#define MMU_OQS_FIFO_BANK10_MEMf 5803
#define MMU_OQS_FIFO_BANK11_MEMf 5804
#define MMU_OQS_FIFO_BANK12_MEMf 5805
#define MMU_OQS_FIFO_BANK13_MEMf 5806
#define MMU_OQS_FIFO_BANK14_MEMf 5807
#define MMU_OQS_FIFO_BANK15_MEMf 5808
#define MMU_OQS_FIFO_BANK16_MEMf 5809
#define MMU_OQS_FIFO_BANK1_MEMf 5810
#define MMU_OQS_FIFO_BANK2_MEMf 5811
#define MMU_OQS_FIFO_BANK3_MEMf 5812
#define MMU_OQS_FIFO_BANK4_MEMf 5813
#define MMU_OQS_FIFO_BANK5_MEMf 5814
#define MMU_OQS_FIFO_BANK6_MEMf 5815
#define MMU_OQS_FIFO_BANK7_MEMf 5816
#define MMU_OQS_FIFO_BANK8_MEMf 5817
#define MMU_OQS_FIFO_BANK9_MEMf 5818
#define MMU_OQS_FREE_BLOCK_MEMf 5819
#define MMU_OQS_INST0_BANK_BMP_MEMf 5820
#define MMU_OQS_INST0_LLIST_MEMf 5821
#define MMU_OQS_INST1_BANK_BMP_MEMf 5822
#define MMU_OQS_INST1_LLIST_MEMf 5823
#define MMU_OQS_INST2_BANK_BMP_MEMf 5824
#define MMU_OQS_INST2_LLIST_MEMf 5825
#define MMU_OQS_INST3_BANK_BMP_MEMf 5826
#define MMU_OQS_INST3_LLIST_MEMf 5827
#define MMU_PORTf 5828
#define MMU_QNUMf 5829
#define MMU_QSCH_ENABLE_ECCP_MEMf 5830
#define MMU_QSCH_EN_COR_ERR_RPTf 5831
#define MMU_QSCH_L0_ACCUM_COMP_MEMf 5832
#define MMU_QSCH_L0_CREDIT_MEMf 5833
#define MMU_QSCH_L0_FIRST_MEMf 5834
#define MMU_QSCH_L0_WEIGHT_MEMf 5835
#define MMU_QSCH_L1_ACCUM_COMP_MEMf 5836
#define MMU_QSCH_L1_CREDIT_MEMf 5837
#define MMU_QSCH_L1_FIRST_MEMf 5838
#define MMU_QSCH_L1_WEIGHT_MEMf 5839
#define MMU_QSCH_L2_ACCUM_COMP_MEMf 5840
#define MMU_QSCH_L2_CREDIT_MEMf 5841
#define MMU_QSCH_L2_WEIGHT_MEMf 5842
#define MMU_QUEUEf 5843
#define MMU_QUEUES_BKPf 5844
#define MMU_QUEUE_NUMf 5845
#define MMU_Q_NUMf 5846
#define MMU_Q_NUM_0f 5847
#define MMU_Q_NUM_1f 5848
#define MMU_Q_NUM_10f 5849
#define MMU_Q_NUM_11f 5850
#define MMU_Q_NUM_2f 5851
#define MMU_Q_NUM_3f 5852
#define MMU_Q_NUM_4f 5853
#define MMU_Q_NUM_5f 5854
#define MMU_Q_NUM_6f 5855
#define MMU_Q_NUM_7f 5856
#define MMU_Q_NUM_8f 5857
#define MMU_Q_NUM_9f 5858
#define MMU_Q_NUM_MATCH_ENf 5859
#define MMU_REPL_STATE_TBLf 5860
#define MMU_RQE_SPACIAL_ICC_FIFOf 5861
#define MMU_RQE_SPACIAL_ICC_FIFO_ECCP_ENf 5862
#define MMU_RQE_SPACIAL_REPL_FIFOf 5863
#define MMU_RQE_SPACIAL_REPL_FIFO_ECCP_ENf 5864
#define MMU_SCB_AGGREGATE_FIFO_BANK0f 5865
#define MMU_SCB_AGGREGATE_FIFO_BANK1f 5866
#define MMU_SCB_AGGREGATE_FIFO_BANK2f 5867
#define MMU_SCB_AGGREGATE_FIFO_BANK3f 5868
#define MMU_SCB_AGGREGATE_FIFO_BANK4f 5869
#define MMU_SCB_AGGREGATE_FIFO_BANK5f 5870
#define MMU_SCB_AGGREGATE_FIFO_BANK6f 5871
#define MMU_SCB_AGGREGATE_FIFO_BANK7f 5872
#define MMU_SCB_PIPE_CELL_LLf 5873
#define MMU_SCB_PIPE_CELL_STORAGEf 5874
#define MMU_SCB_PIPE_PDBf 5875
#define MMU_SCB_PIPE_PKT_FIFOf 5876
#define MMU_SPID_OVERRIDEf 5877
#define MMU_THDI_PORTSP_BSTf 5878
#define MMU_THDI_PORTSP_BST_ERR_DET_ENf 5879
#define MMU_THDI_PORTSP_CONFIGf 5880
#define MMU_THDI_PORTSP_CONFIG_ERR_DET_ENf 5881
#define MMU_THDI_PORTSP_COUNTERf 5882
#define MMU_THDI_PORTSP_COUNTER_ERR_DET_ENf 5883
#define MMU_THDI_PORT_BST_CONFIGf 5884
#define MMU_THDI_PORT_BST_CONFIG_ERR_DET_ENf 5885
#define MMU_THDI_PORT_PG_HDRM_BSTf 5886
#define MMU_THDI_PORT_PG_HDRM_BST_ERR_DET_ENf 5887
#define MMU_THDI_PORT_PG_HDRM_CONFIGf 5888
#define MMU_THDI_PORT_PG_HDRM_CONFIG_ERR_DET_ENf 5889
#define MMU_THDI_PORT_PG_HDRM_COUNTERf 5890
#define MMU_THDI_PORT_PG_HDRM_COUNTER_ERR_DET_ENf 5891
#define MMU_THDI_PORT_PG_MIN_CONFIGf 5892
#define MMU_THDI_PORT_PG_MIN_CONFIG_ERR_DET_ENf 5893
#define MMU_THDI_PORT_PG_MIN_COUNTERf 5894
#define MMU_THDI_PORT_PG_MIN_COUNTER_ERR_DET_ENf 5895
#define MMU_THDI_PORT_PG_RESUME_CONFIGf 5896
#define MMU_THDI_PORT_PG_RESUME_CONFIG_ERR_DET_ENf 5897
#define MMU_THDI_PORT_PG_SHARED_BSTf 5898
#define MMU_THDI_PORT_PG_SHARED_BST_ERR_DET_ENf 5899
#define MMU_THDI_PORT_PG_SHARED_CONFIGf 5900
#define MMU_THDI_PORT_PG_SHARED_CONFIG_ERR_DET_ENf 5901
#define MMU_THDI_PORT_PG_SHARED_COUNTERf 5902
#define MMU_THDI_PORT_PG_SHARED_COUNTER_ERR_DET_ENf 5903
#define MMU_THDO_BST_SHARED_PORTf 5904
#define MMU_THDO_BST_SHARED_PORTSP_MCf 5905
#define MMU_THDO_BST_SHARED_PORTSP_MC_ECCP_ENf 5906
#define MMU_THDO_BST_SHARED_PORT_ECCP_ENf 5907
#define MMU_THDO_BST_TOTAL_QUEUEf 5908
#define MMU_THDO_BST_TOTAL_QUEUE_ECCP_ENf 5909
#define MMU_THDO_CONFIG_MC_QGROUPf 5910
#define MMU_THDO_CONFIG_MC_QGROUP_ECCP_ENf 5911
#define MMU_THDO_CONFIG_PORTSP_MCf 5912
#define MMU_THDO_CONFIG_PORTSP_MC_ECCP_ENf 5913
#define MMU_THDO_CONFIG_PORT_UCf 5914
#define MMU_THDO_CONFIG_PORT_UC_ECCP_ENf 5915
#define MMU_THDO_CONFIG_UC_QGROUPf 5916
#define MMU_THDO_CONFIG_UC_QGROUP_ECCP_ENf 5917
#define MMU_THDO_COUNTER_MC_QGROUPf 5918
#define MMU_THDO_COUNTER_MC_QGROUP_ECCP_ENf 5919
#define MMU_THDO_COUNTER_PORTSP_MCf 5920
#define MMU_THDO_COUNTER_PORTSP_MC_ECCP_ENf 5921
#define MMU_THDO_COUNTER_PORT_UCf 5922
#define MMU_THDO_COUNTER_PORT_UC_ECCP_ENf 5923
#define MMU_THDO_COUNTER_QUEUEf 5924
#define MMU_THDO_COUNTER_QUEUE_ECCP_ENf 5925
#define MMU_THDO_COUNTER_UC_QGROUPf 5926
#define MMU_THDO_COUNTER_UC_QGROUP_ECCP_ENf 5927
#define MMU_THDO_DEVICE_PORT_MAPf 5928
#define MMU_THDO_DEVICE_PORT_MAP_ECCP_ENf 5929
#define MMU_THDO_EBST_FIFOf 5930
#define MMU_THDO_EBST_FIFO_ECCP_ENf 5931
#define MMU_THDO_EBST_PORT_CONFIGf 5932
#define MMU_THDO_EBST_PORT_CONFIG_ECCP_ENf 5933
#define MMU_THDO_MC_CQE_PRT_SP_BST_IDf 5934
#define MMU_THDO_MC_CQE_PRT_SP_BST_TRIGf 5935
#define MMU_THDO_MC_CQE_SP_BST_IDf 5936
#define MMU_THDO_MC_CQE_SP_BST_TRIGf 5937
#define MMU_THDO_OVERFLOW_NODE_IDf 5938
#define MMU_THDO_OVERFLOW_NODE_LEVELf 5939
#define MMU_THDO_PORT_DROP_COUNT_MCf 5940
#define MMU_THDO_PORT_DROP_COUNT_MC_ECCP_ENf 5941
#define MMU_THDO_PORT_DROP_COUNT_UCf 5942
#define MMU_THDO_PORT_DROP_COUNT_UC_ECCP_ENf 5943
#define MMU_THDO_PORT_Q_DROP_STATEf 5944
#define MMU_THDO_PORT_Q_DROP_STATE_ECCP_ENf 5945
#define MMU_THDO_PORT_Q_DROP_STATE_MCf 5946
#define MMU_THDO_PORT_Q_DROP_STATE_MC_ECCP_ENf 5947
#define MMU_THDO_PORT_Q_DROP_STATE_SHf 5948
#define MMU_THDO_PORT_Q_DROP_STATE_SH_ECCP_ENf 5949
#define MMU_THDO_PORT_SP_DROP_STATE_MCf 5950
#define MMU_THDO_PORT_SP_DROP_STATE_MC_ECCP_ENf 5951
#define MMU_THDO_PRT_SP_SHR_BST_IDf 5952
#define MMU_THDO_PRT_SP_SHR_BST_TRIGf 5953
#define MMU_THDO_QUEUE_AVG_ARRIVAL_COUNTf 5954
#define MMU_THDO_QUEUE_AVG_ARRIVAL_COUNT_ECCP_ENf 5955
#define MMU_THDO_QUEUE_CONFIGf 5956
#define MMU_THDO_QUEUE_CONFIG_ECCP_ENf 5957
#define MMU_THDO_QUEUE_DROP_COUNTf 5958
#define MMU_THDO_QUEUE_DROP_COUNT_ECCP_ENf 5959
#define MMU_THDO_QUEUE_INST_ARRIVAL_COUNTf 5960
#define MMU_THDO_QUEUE_INST_ARRIVAL_COUNT_ECCP_ENf 5961
#define MMU_THDO_QUEUE_RESUME_OFFSETf 5962
#define MMU_THDO_QUEUE_RESUME_OFFSET_ECCP_ENf 5963
#define MMU_THDO_QUE_TOT_BST_IDf 5964
#define MMU_THDO_QUE_TOT_BST_TRIGf 5965
#define MMU_THDO_Q_TO_QGRP_MAPDf 5966
#define MMU_THDO_Q_TO_QGRP_MAPD_ECCP_ENf 5967
#define MMU_THDO_RESUME_PORT_MCf 5968
#define MMU_THDO_RESUME_PORT_MC_ECCP_ENf 5969
#define MMU_THDO_RESUME_PORT_UCf 5970
#define MMU_THDO_RESUME_PORT_UC_ECCP_ENf 5971
#define MMU_THDO_RESUME_QUEUEf 5972
#define MMU_THDO_RESUME_QUEUE_ECCP_ENf 5973
#define MMU_THDO_SP_SHR_BST_IDf 5974
#define MMU_THDO_SP_SHR_BST_TRIGf 5975
#define MMU_THDO_SRC_PORT_DROP_COUNTf 5976
#define MMU_THDO_SRC_PORT_DROP_COUNT_ECCP_ENf 5977
#define MMU_THDO_TOTAL_COUNTER_QUEUE_SHf 5978
#define MMU_THDO_TOTAL_COUNTER_QUEUE_SH_ECCP_ENf 5979
#define MMU_THDO_TOTAL_PORT_COUNTERf 5980
#define MMU_THDO_TOTAL_PORT_COUNTER_ECCP_ENf 5981
#define MMU_THDO_TOTAL_PORT_COUNTER_MCf 5982
#define MMU_THDO_TOTAL_PORT_COUNTER_MC_ECCP_ENf 5983
#define MMU_THDO_TOTAL_PORT_COUNTER_MC_SHf 5984
#define MMU_THDO_TOTAL_PORT_COUNTER_MC_SH_ECCP_ENf 5985
#define MMU_THDO_TOTAL_PORT_COUNTER_SHf 5986
#define MMU_THDO_TOTAL_PORT_COUNTER_SH_ECCP_ENf 5987
#define MMU_THDO_UNDERFLOW_NODE_IDf 5988
#define MMU_THDO_UNDERFLOW_NODE_LEVELf 5989
#define MMU_THDO_WRED_SH_COUNTER_PORT_UCf 5990
#define MMU_THDO_WRED_SH_COUNTER_PORT_UC_ECCP_ENf 5991
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM0f 5992
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM0_ECCP_ENf 5993
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM1f 5994
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM1_ECCP_ENf 5995
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_CPUf 5996
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_CPU_ECCP_ENf 5997
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_LOWERf 5998
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_LOWER_ECCP_ENf 5999
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_UPPERf 6000
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_UPPER_ECCP_ENf 6001
#define MMU_TOQ_MC_CQEBf 6002
#define MMU_TOQ_MC_CQEBNf 6003
#define MMU_TOQ_MC_CQEBN_ECCP_ENf 6004
#define MMU_TOQ_MC_CQEB_ECCP_ENf 6005
#define MMU_TOQ_MC_CQEB_FAPf 6006
#define MMU_TOQ_MC_CQEB_FAP_ECCP_ENf 6007
#define MMU_TOQ_MC_DELAY_LINE_LOWERf 6008
#define MMU_TOQ_MC_DELAY_LINE_LOWER_ECCP_ENf 6009
#define MMU_TOQ_MC_DELAY_LINE_UPPERf 6010
#define MMU_TOQ_MC_DELAY_LINE_UPPER_ECCP_ENf 6011
#define MMU_TOQ_OQS_STAGING_MEMf 6012
#define MMU_TOQ_OQS_STAGING_MEM_ECCP_ENf 6013
#define MMU_TOQ_PORT_QTAIL_BANK_DBf 6014
#define MMU_TOQ_PORT_QTAIL_BANK_DB_ECCP_ENf 6015
#define MMU_TOQ_PORT_QTAIL_CNT_DBf 6016
#define MMU_TOQ_PORT_QTAIL_CNT_DB_ECCP_ENf 6017
#define MMU_TOQ_RQE_RECEPTION_FIFOf 6018
#define MMU_TOQ_RQE_RECEPTION_FIFO_ECCP_ENf 6019
#define MMU_TOQ_UC_CQEBN_LOWERf 6020
#define MMU_TOQ_UC_CQEBN_LOWER_ECCP_ENf 6021
#define MMU_TOQ_UC_CQEBN_UPPERf 6022
#define MMU_TOQ_UC_CQEBN_UPPER_ECCP_ENf 6023
#define MMU_TOQ_UC_CQEB_FAPf 6024
#define MMU_TOQ_UC_CQEB_FAP_ECCP_ENf 6025
#define MMU_TOQ_UC_CQEB_LOWERf 6026
#define MMU_TOQ_UC_CQEB_LOWER_ECCP_ENf 6027
#define MMU_TOQ_UC_CQEB_UPPERf 6028
#define MMU_TOQ_UC_CQEB_UPPER_ECCP_ENf 6029
#define MMU_TOQ_VOQDB_CPUf 6030
#define MMU_TOQ_VOQDB_CPU_ECCP_ENf 6031
#define MMU_TOQ_VOQDB_LOWERf 6032
#define MMU_TOQ_VOQDB_LOWER_ECCP_ENf 6033
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_CPUf 6034
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_CPU_ECCP_ENf 6035
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_LOWERf 6036
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_LOWER_ECCP_ENf 6037
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_UPPERf 6038
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_UPPER_ECCP_ENf 6039
#define MMU_TOQ_VOQDB_UPPERf 6040
#define MMU_TOQ_VOQDB_UPPER_ECCP_ENf 6041
#define MMU_TOQ_VOQ_HEAD_DB_CPUf 6042
#define MMU_TOQ_VOQ_HEAD_DB_CPU_ECCP_ENf 6043
#define MMU_TOQ_VOQ_HEAD_DB_LOWERf 6044
#define MMU_TOQ_VOQ_HEAD_DB_LOWER_ECCP_ENf 6045
#define MMU_TOQ_VOQ_HEAD_DB_UPPERf 6046
#define MMU_TOQ_VOQ_HEAD_DB_UPPER_ECCP_ENf 6047
#define MMU_WRED_AVG_PORTSP_SIZEf 6048
#define MMU_WRED_AVG_PORTSP_SIZE_ECCP_ENf 6049
#define MMU_WRED_AVG_QSIZEf 6050
#define MMU_WRED_AVG_QSIZE_ECCP_ENf 6051
#define MMU_WRED_DROP_CURVE_PROFILEf 6052
#define MMU_WRED_DROP_CURVE_PROFILE_ECCP_ENf 6053
#define MMU_WRED_PORTSP_CONFIGf 6054
#define MMU_WRED_PORTSP_CONFIG_ECCP_ENf 6055
#define MMU_WRED_PORT_SP_DROP_THDf 6056
#define MMU_WRED_PORT_SP_DROP_THD_ECCP_ENf 6057
#define MMU_WRED_PORT_SP_SHARED_COUNTf 6058
#define MMU_WRED_PORT_SP_SHARED_COUNT_ECCP_ENf 6059
#define MMU_WRED_QUEUE_CONFIGf 6060
#define MMU_WRED_QUEUE_CONFIG_ECCP_ENf 6061
#define MMU_WRED_UC_QUEUE_DROP_THDf 6062
#define MMU_WRED_UC_QUEUE_DROP_THD_ECCP_ENf 6063
#define MMU_WRED_UC_QUEUE_DROP_THD_MARKf 6064
#define MMU_WRED_UC_QUEUE_DROP_THD_MARK_ECCP_ENf 6065
#define MMU_WRED_UC_QUEUE_TOTAL_COUNTf 6066
#define MMU_WRED_UC_QUEUE_TOTAL_COUNT_ECCP_ENf 6067
#define MODEf 6068
#define MODE128v_DATAf 6069
#define MODE128v_DATA_TYPEf 6070
#define MODE128v_EXACT_MATCH_CLASS_IDf 6071
#define MODE128v_KEY_0f 6072
#define MODE128v_KEY_0_ONLYf 6073
#define MODE128v_KEY_1f 6074
#define MODE128v_KEY_1_ONLYf 6075
#define MODE128v_POLICY_DATAf 6076
#define MODE128v_QOS_PROFILE_IDf 6077
#define MODE128v_RESERVEDf 6078
#define MODE128v_RESERVED_KEY_PADDINGf 6079
#define MODE160v_DATAf 6080
#define MODE160v_DATA_TYPEf 6081
#define MODE160v_EXACT_MATCH_CLASS_IDf 6082
#define MODE160v_KEY_0f 6083
#define MODE160v_KEY_0_ONLYf 6084
#define MODE160v_KEY_1f 6085
#define MODE160v_KEY_1_ONLYf 6086
#define MODE160v_POLICY_DATAf 6087
#define MODE160v_QOS_PROFILE_IDf 6088
#define MODE160v_RESERVEDf 6089
#define MODE160v_RESERVED_KEY_PADDINGf 6090
#define MODE320v_DATAf 6091
#define MODE320v_DATA_TYPEf 6092
#define MODE320v_EXACT_MATCH_CLASS_IDf 6093
#define MODE320v_KEY_0f 6094
#define MODE320v_KEY_0_ONLYf 6095
#define MODE320v_KEY_1f 6096
#define MODE320v_KEY_1_ONLYf 6097
#define MODE320v_KEY_2f 6098
#define MODE320v_KEY_2_ONLYf 6099
#define MODE320v_POLICY_DATAf 6100
#define MODE320v_QOS_PROFILE_IDf 6101
#define MODE320v_RESERVED_2f 6102
#define MODE320v_RESERVED_3f 6103
#define MODE_1_BITMAPf 6104
#define MODE_400f 6105
#define MODE_BITf 6106
#define MODE_BPC_SELECTf 6107
#define MODE_BPPf 6108
#define MODULE_HDR_PRESENTf 6109
#define MODULE_HDR_PRESENT_MASKf 6110
#define MOD_CHIP_TEST_MODEf 6111
#define MOD_ELIGIBLEf 6112
#define MOD_ENABLEf 6113
#define MOD_POOL_CNT_OVERFLOWf 6114
#define MOD_PROFILEf 6115
#define MOD_SELECTEDf 6116
#define MOD_TAGf 6117
#define MOD_TAG0_CNT_OVERFLOWf 6118
#define MOD_TAG1_CNT_OVERFLOWf 6119
#define MOD_TAG2_CNT_OVERFLOWf 6120
#define MOD_TAG3_CNT_OVERFLOWf 6121
#define MOD_TRANSFER_AGING_TIMERf 6122
#define MONITOR_0f 6123
#define MONITOR_1f 6124
#define MONITOR_2f 6125
#define MONITOR_3f 6126
#define MONITOR_ENf 6127
#define MON_CUT_THROUGHf 6128
#define MON_ECC_CORRUPTf 6129
#define MON_ECC_ENABLEf 6130
#define MON_EN_COR_ERR_RPTf 6131
#define MORE_THAN_3_CELL_FLAGf 6132
#define MOR_IGNORE_EARLY_ACK_LIMITf 6133
#define MPLSv_BFD_ENABLEf 6134
#define MPLSv_CLASS_IDf 6135
#define MPLSv_DATA_0f 6136
#define MPLSv_DECAP_USE_EXP_FOR_INNERf 6137
#define MPLSv_DECAP_USE_EXP_FOR_PRIf 6138
#define MPLSv_DECAP_USE_TTLf 6139
#define MPLSv_DO_NOT_CHANGE_PAYLOAD_DSCPf 6140
#define MPLSv_DO_NOT_RESET_SVPf 6141
#define MPLSv_DROP_DATA_ENABLEf 6142
#define MPLSv_ECMP_GROUPf 6143
#define MPLSv_ECMP_PTRf 6144
#define MPLSv_EXP_MAPPING_PTRf 6145
#define MPLSv_EXP_TO_IP_ECN_MAPPING_PTRf 6146
#define MPLSv_FLEX_CTR_ACTIONf 6147
#define MPLSv_FLEX_CTR_ACTION_SELf 6148
#define MPLSv_FLEX_CTR_OBJECTf 6149
#define MPLSv_INT_CN_TO_EXP_MAPPING_PTRf 6150
#define MPLSv_INT_CN_TO_EXP_PRIORITYf 6151
#define MPLSv_IP_ECN_TO_EXP_MAPPING_PTRf 6152
#define MPLSv_IP_ECN_TO_EXP_PRIORITYf 6153
#define MPLSv_KEY_0f 6154
#define MPLSv_L3_IIFf 6155
#define MPLSv_LOOPBACK_PROFILE_IDXf 6156
#define MPLSv_MAC_DA_PROFILE_INDEXf 6157
#define MPLSv_MPLS_ACTION_IF_BOSf 6158
#define MPLSv_MPLS_ACTION_IF_NOT_BOSf 6159
#define MPLSv_MPLS_EXPf 6160
#define MPLSv_MPLS_EXP_MAPPING_PTRf 6161
#define MPLSv_MPLS_EXP_SELECTf 6162
#define MPLSv_MPLS_LABELf 6163
#define MPLSv_MPLS_LABEL_ACTIONf 6164
#define MPLSv_MPLS_TTLf 6165
#define MPLSv_NEW_CFIf 6166
#define MPLSv_NEW_PRIf 6167
#define MPLSv_NEXT_HOP_INDEXf 6168
#define MPLSv_PORT_NUMf 6169
#define MPLSv_RESERVEDf 6170
#define MPLSv_RESERVED_0f 6171
#define MPLSv_RESERVED_KEY_PADDINGf 6172
#define MPLSv_Tf 6173
#define MPLSv_TGIDf 6174
#define MPLSv_V4_ENABLEf 6175
#define MPLSv_V6_ENABLEf 6176
#define MPLS_ENf 6177
#define MPLS_ENABLEf 6178
#define MPLS_ENTRY_0f 6179
#define MPLS_ENTRY_1f 6180
#define MPLS_ENTRY_2f 6181
#define MPLS_ENTRY_3f 6182
#define MPLS_ENTRY_4f 6183
#define MPLS_ENTRY_5f 6184
#define MPLS_ENTRY_6f 6185
#define MPLS_ENTRY_7f 6186
#define MPLS_EXPf 6187
#define MPLS_EXP_0f 6188
#define MPLS_EXP_1f 6189
#define MPLS_EXP_2f 6190
#define MPLS_EXP_3f 6191
#define MPLS_EXP_4f 6192
#define MPLS_EXP_5f 6193
#define MPLS_EXP_6f 6194
#define MPLS_EXP_7f 6195
#define MPLS_EXP_MAPPING_2_ECC_CORRUPT_Af 6196
#define MPLS_EXP_MAPPING_2_ECC_CORRUPT_Bf 6197
#define MPLS_EXP_MAPPING_PTR_0f 6198
#define MPLS_EXP_MAPPING_PTR_1f 6199
#define MPLS_EXP_MAPPING_PTR_2f 6200
#define MPLS_EXP_MAPPING_PTR_3f 6201
#define MPLS_EXP_MAPPING_PTR_4f 6202
#define MPLS_EXP_MAPPING_PTR_5f 6203
#define MPLS_EXP_MAPPING_PTR_6f 6204
#define MPLS_EXP_MAPPING_PTR_7f 6205
#define MPLS_EXP_SELECT_0f 6206
#define MPLS_EXP_SELECT_1f 6207
#define MPLS_EXP_SELECT_2f 6208
#define MPLS_EXP_SELECT_3f 6209
#define MPLS_EXP_SELECT_4f 6210
#define MPLS_EXP_SELECT_5f 6211
#define MPLS_EXP_SELECT_6f 6212
#define MPLS_EXP_SELECT_7f 6213
#define MPLS_FLEX_CTR_ACTION_0f 6214
#define MPLS_FLEX_CTR_ACTION_1f 6215
#define MPLS_GAL_EXPOSED_TO_CPUf 6216
#define MPLS_ILLEGAL_RSVD_LABEL_TO_CPUf 6217
#define MPLS_INVALID_ACTIONf 6218
#define MPLS_INVALID_PAYLOADf 6219
#define MPLS_L3_PAYLOAD_BITMAP_Af 6220
#define MPLS_L3_PAYLOAD_BITMAP_Bf 6221
#define MPLS_LABEL_0f 6222
#define MPLS_LABEL_1f 6223
#define MPLS_LABEL_2f 6224
#define MPLS_LABEL_3f 6225
#define MPLS_LABEL_4f 6226
#define MPLS_LABEL_5f 6227
#define MPLS_LABEL_6f 6228
#define MPLS_LABEL_7f 6229
#define MPLS_LABEL_MISSf 6230
#define MPLS_OFFSETf 6231
#define MPLS_OUTER_BITMAP_Af 6232
#define MPLS_OUTER_BITMAP_Bf 6233
#define MPLS_OUTER_BITMAP_EXTENDED_Af 6234
#define MPLS_OUTER_BITMAP_EXTENDED_Bf 6235
#define MPLS_PUSH_ACTION_0f 6236
#define MPLS_PUSH_ACTION_1f 6237
#define MPLS_PUSH_ACTION_2f 6238
#define MPLS_PUSH_ACTION_3f 6239
#define MPLS_PUSH_ACTION_4f 6240
#define MPLS_PUSH_ACTION_5f 6241
#define MPLS_PUSH_ACTION_6f 6242
#define MPLS_PUSH_ACTION_7f 6243
#define MPLS_RAL_EXPOSED_TO_CPUf 6244
#define MPLS_SEQ_NUM_FAIL_TOCPUf 6245
#define MPLS_TERMINATION_ALLOWEDf 6246
#define MPLS_TTL_0f 6247
#define MPLS_TTL_1f 6248
#define MPLS_TTL_2f 6249
#define MPLS_TTL_3f 6250
#define MPLS_TTL_4f 6251
#define MPLS_TTL_5f 6252
#define MPLS_TTL_6f 6253
#define MPLS_TTL_7f 6254
#define MPLS_TTL_CHECK_FAILf 6255
#define MPLS_TUNNEL_INDEXf 6256
#define MPLS_UNKNOWN_ACH_TYPE_TO_CPUf 6257
#define MPLS_UNKNOWN_ACH_VERSION_TOCPUf 6258
#define MPLS_UNUSED_0f 6259
#define MPLS_UNUSED_1f 6260
#define MPLS_UNUSED_2f 6261
#define MPLS_UNUSED_3f 6262
#define MPLS_UNUSED_4f 6263
#define MPLS_UNUSED_5f 6264
#define MPLS_UNUSED_6f 6265
#define MPLS_UNUSED_7f 6266
#define MRDT_ENABLEf 6267
#define MSB_VLANf 6268
#define MSEC_CLK_CYCLE_TICK_COUNTf 6269
#define MSG_DONEf 6270
#define MSG_STARTf 6271
#define MSPI_DONEf 6272
#define MSPI_HALT_SET_TRANSACTION_DONEf 6273
#define MSTRf 6274
#define MS_PIMSM_HDRf 6275
#define MTP0f 6276
#define MTP1f 6277
#define MTP2f 6278
#define MTP3f 6279
#define MTP_COSf 6280
#define MTP_CPU_COSf 6281
#define MTP_INDEX0f 6282
#define MTP_INDEX1f 6283
#define MTP_INDEX2f 6284
#define MTP_INDEX3f 6285
#define MTP_INDEX_0f 6286
#define MTP_INDEX_1f 6287
#define MTP_INDEX_2f 6288
#define MTP_INDEX_3f 6289
#define MTRO_INT_ENf 6290
#define MTRO_INT_SETf 6291
#define MTRO_INT_STATf 6292
#define MTU_CHECK_ENABLEf 6293
#define MTU_CHECK_PROFILE_PTRf 6294
#define MTU_ENABLEf 6295
#define MTU_SIZEf 6296
#define MTU_VALUEf 6297
#define MTU_VIOLATION_D_SRC_PORT_NUMf 6298
#define MTU_VIOLATION_INTR_ENf 6299
#define MTU_VIOLATION_INTR_OVRf 6300
#define MTU_VIOLATION_INTR_STATf 6301
#define MULTIPLEf 6302
#define MULTIPLE_ERRf 6303
#define MULTIPLE_ERR_BNK_0f 6304
#define MULTIPLE_ERR_BNK_1f 6305
#define MULTIPLE_ERR_DETECTEDf 6306
#define MULTIPLE_ERR_DETECTED_HOST_MEMf 6307
#define MULTIPLE_ERR_DETECTED_IN_HOSTRD_MEMf 6308
#define MULTIPLE_ERR_DETECTED_IN_REPLY_MEMf 6309
#define MULTIPLE_ERR_DETECTED_IN_REQ_MEMf 6310
#define MULTIPLE_ERR_IN_CMD_MEMf 6311
#define MULTIPLE_ERR_IN_DATA_MEMf 6312
#define MULTIPLE_ERR_IN_LLIST_MEMf 6313
#define MULTIPLE_ERR_IN_RESP_MEMf 6314
#define MULTIPLE_MIRROR_DESTINATIONS_BASEf 6315
#define MULTIPLE_MIRROR_DESTINATIONS_ENABLEf 6316
#define MULTIPLE_MIRROR_DESTINATIONS_WIDTHf 6317
#define MULTIPLE_SBUS_CMD_SPACINGf 6318
#define MULTIPLE_SBUS_CMD_SPACING_MSB_BITSf 6319
#define MULTIWIDE_MODEf 6320
#define MY_MODIDf 6321
#define MY_STATION_2_HITf 6322
#define MY_STATION_2_HIT_MASKf 6323
#define MY_STATION_2_TCAM_DATA_ONLY_ECC_ENf 6324
#define MY_STATION_2_TCAM_DATA_ONLY_EN_COR_ERR_RPTf 6325
#define MY_STATION_HITf 6326
#define MY_STATION_HIT_MASKf 6327
#define MY_STATION_TCAM_DATA_ONLY_ECC_ENf 6328
#define MY_STATION_TCAM_DATA_ONLY_EN_COR_ERR_RPTf 6329
#define M_ENABLEf 6330
#define M_INIT_CEN_ROSCf 6331
#define M_INIT_POW_WDOGf 6332
#define M_INIT_PVT_MNTRf 6333
#define NACKf 6334
#define NACK_FATALf 6335
#define NDIV_FRAC_MODE_SELf 6336
#define NDIV_INTf 6337
#define NDIV_Pf 6338
#define NDIV_Qf 6339
#define NDIV_RELOCKf 6340
#define ND_PKT_DROPf 6341
#define ND_PKT_TO_CPUf 6342
#define NEWQPf 6343
#define NEW_CFIf 6344
#define NEW_CFI_0f 6345
#define NEW_CFI_1f 6346
#define NEW_CFI_2f 6347
#define NEW_CFI_3f 6348
#define NEW_CFI_4f 6349
#define NEW_CFI_5f 6350
#define NEW_CFI_6f 6351
#define NEW_CFI_7f 6352
#define NEW_CNGf 6353
#define NEW_DOT1Pf 6354
#define NEW_INT_PRIORITYf 6355
#define NEW_OUTER_CFIf 6356
#define NEW_OUTER_DOT1Pf 6357
#define NEW_OUTER_VLANf 6358
#define NEW_PRIf 6359
#define NEW_PRI_0f 6360
#define NEW_PRI_1f 6361
#define NEW_PRI_2f 6362
#define NEW_PRI_3f 6363
#define NEW_PRI_4f 6364
#define NEW_PRI_5f 6365
#define NEW_PRI_6f 6366
#define NEW_PRI_7f 6367
#define NEXTPTRf 6368
#define NEXT_BLKf 6369
#define NEXT_CB_PTRf 6370
#define NEXT_HOP_IDXf 6371
#define NEXT_HOP_INDEXf 6372
#define NEXT_HOP_INDEX_0f 6373
#define NEXT_HOP_INDEX_1f 6374
#define NEXT_HOP_INDEX_2f 6375
#define NEXT_HOP_INDEX_3f 6376
#define NEXT_HOP_SELECTf 6377
#define NH_OFFSETf 6378
#define NIC_SMB_ADDR0f 6379
#define NIC_SMB_ADDR1f 6380
#define NIC_SMB_ADDR2f 6381
#define NIC_SMB_ADDR3f 6382
#define NIP_L3ERR_TOCPUf 6383
#define NODEf 6384
#define NONRESPONSIVE_GREEN_DROP_THDf 6385
#define NONRESPONSIVE_RED_DROP_THDf 6386
#define NONRESPONSIVE_YELLOW_DROP_THDf 6387
#define NONSTATICMOVE_TOCPUf 6388
#define NONUCAST_TRUNK_BLOCK_MASKf 6389
#define NON_IP_DEFAULT_ECNf 6390
#define NON_REPAIRABLE_ADDRESSf 6391
#define NON_REPAIRABLE_INTERRUPTf 6392
#define NON_RESPONSIVE_DEFAULT_INT_CNf 6393
#define NON_SBUSf 6394
#define NON_UC_EM_MTP_INDEX0f 6395
#define NON_UC_EM_MTP_INDEX1f 6396
#define NON_UC_EM_MTP_INDEX2f 6397
#define NON_UC_EM_MTP_INDEX3f 6398
#define NON_UC_TRUNK_HASH_DST_ENABLEf 6399
#define NON_UC_TRUNK_HASH_MOD_PORT_ENABLEf 6400
#define NON_UC_TRUNK_HASH_SRC_ENABLEf 6401
#define NON_UC_TRUNK_HASH_USE_RTAG7f 6402
#define NORMALIZE_L2f 6403
#define NORMALIZE_L3_L4f 6404
#define NO_DEMAND_LEVELf 6405
#define NO_PTR_PIPE0f 6406
#define NO_PTR_PIPE1f 6407
#define NO_PTR_PIPE2f 6408
#define NO_PTR_PIPE3f 6409
#define NO_PTR_PIPE4f 6410
#define NO_PTR_PIPE5f 6411
#define NO_PTR_PIPE6f 6412
#define NO_PTR_PIPE7f 6413
#define NO_REPLGRP_MEMBERf 6414
#define NO_SOM_FOR_CRC_LLFCf 6415
#define NO_SOP_FOR_CRC_HGf 6416
#define NS_TIMEf 6417
#define NTP_TC_ENABLEf 6418
#define NULL_REQ_MODEf 6419
#define NULL_REQ_THf 6420
#define NUMf 6421
#define NUMBER_OF_FREE_ENTRIESf 6422
#define NUMB_OF_COMMANDSf 6423
#define NUM_ALMOST_FULL_BANKf 6424
#define NUM_CE_PER_PIPEf 6425
#define NUM_CLK_PER_MOP_CELLf 6426
#define NUM_COMMANDSf 6427
#define NUM_EB_CREDITSf 6428
#define NUM_EDB_CREDITSf 6429
#define NUM_LANESf 6430
#define NUM_LANES_MODIFIERf 6431
#define NUM_OF_25M_CLKSf 6432
#define NUM_RO_DEVf 6433
#define NUM_SUSCEPTIBLE_BANKf 6434
#define NUM_TXPKTBUF_CELL_USEDf 6435
#define NXT_PTRf 6436
#define OBJECT_SELf 6437
#define OBM0_ECC_ERRf 6438
#define OBM1_ECC_ERRf 6439
#define OBM2_ECC_ERRf 6440
#define OBM3_ECC_ERRf 6441
#define OBM_ECC_ERRf 6442
#define OBM_MONITOR_CONFIG_ERRORf 6443
#define OBM_RESETf 6444
#define OBSERVATION_TIMESTAMPf 6445
#define OB_PRIORITYf 6446
#define OCFIf 6447
#define OFFSETf 6448
#define OFFSET0_OB_PRIORITYf 6449
#define OFFSET10_OB_PRIORITYf 6450
#define OFFSET11_OB_PRIORITYf 6451
#define OFFSET12_OB_PRIORITYf 6452
#define OFFSET13_OB_PRIORITYf 6453
#define OFFSET14_OB_PRIORITYf 6454
#define OFFSET15_OB_PRIORITYf 6455
#define OFFSET1_OB_PRIORITYf 6456
#define OFFSET2_OB_PRIORITYf 6457
#define OFFSET3_OB_PRIORITYf 6458
#define OFFSET4_OB_PRIORITYf 6459
#define OFFSET5_OB_PRIORITYf 6460
#define OFFSET6_OB_PRIORITYf 6461
#define OFFSET7_OB_PRIORITYf 6462
#define OFFSET8_OB_PRIORITYf 6463
#define OFFSET9_OB_PRIORITYf 6464
#define OFFSET_DLB_ECMPf 6465
#define OFFSET_ECMPf 6466
#define OFFSET_ECMP_RANDOM_LBf 6467
#define OFFSET_ENTROPY_LABELf 6468
#define OFFSET_HIER_ECMPf 6469
#define OFFSET_HIER_ECMP_RANDOM_LBf 6470
#define OFFSET_HIER_WECMPf 6471
#define OFFSET_L2_ECMPf 6472
#define OFFSET_L2_HIER_ECMPf 6473
#define OFFSET_MPLS_ECMPf 6474
#define OFFSET_MPLS_HIER_ECMPf 6475
#define OFFSET_PLFSf 6476
#define OFFSET_RH_ECMPf 6477
#define OFFSET_RH_HIER_ECMPf 6478
#define OFFSET_TABLE_DATAf 6479
#define OFFSET_TRUNK_NONUCf 6480
#define OFFSET_TRUNK_RANDOM_LBf 6481
#define OFFSET_TRUNK_UCf 6482
#define OFFSET_WECMPf 6483
#define ONE_BIT_ERR_RPT_ENf 6484
#define ONE_SECf 6485
#define ONE_SECOND_TIMERf 6486
#define ONE_SHOTf 6487
#define ONE_SHOT_MODEf 6488
#define ONE_TO_FIVE_CELL_100G_SPACINGf 6489
#define ONE_TO_FIVE_CELL_200G_SPACINGf 6490
#define ONE_TO_FIVE_CELL_400G_SPACINGf 6491
#define ONE_TO_FIVE_CELL_50G_SPACINGf 6492
#define ONE_TO_THREE_CELL_CPU_SPACINGf 6493
#define OOB_IO_HYS_EN_CTRLf 6494
#define OOB_IO_IND_CTRLf 6495
#define OOB_IO_SRC_CTRLf 6496
#define OPAQUE1f 6497
#define OPAQUE2f 6498
#define OPAQUE_B1f 6499
#define OPAQUE_B2f 6500
#define OPAQUE_B3f 6501
#define OPAQUE_FIELD_1f 6502
#define OPAQUE_FIELD_2f 6503
#define OPAQUE_FIELD_3f 6504
#define OPAQUE_TAGf 6505
#define OPAQUE_TAG_TYPEf 6506
#define OPAQUE_TAG_TYPE_MASKf 6507
#define OPCODEf 6508
#define OPCODE_DATAf 6509
#define OPCODE_OR_ADDR_OR_DATAf 6510
#define OPERATIONf 6511
#define OPRIf 6512
#define OPRI_CFI_SELf 6513
#define OPRI_MAPPING_PTRf 6514
#define OPRI_OCFI_MAPPING_PROFILEf 6515
#define OPRI_OCFI_SELf 6516
#define OPTIMAL_CANDIDATEf 6517
#define OPTIMAL_ECMP_MEMBERf 6518
#define OPTIMAL_ECMP_MEMBER_IS_ALTERNATEf 6519
#define OP_BLOCKf 6520
#define OP_CODEf 6521
#define OQS_BLOCK_OVERFLOWf 6522
#define OQS_BLOCK_UNDERFLOWf 6523
#define OQS_FIFO_NUMf 6524
#define OQS_INT_ENf 6525
#define OQS_INT_SETf 6526
#define OQS_INT_STATf 6527
#define ORDERED_SETf 6528
#define OSC_0_SELf 6529
#define OSC_1_SELf 6530
#define OSC_CNT_DONEf 6531
#define OSC_CNT_RSTBf 6532
#define OSC_CNT_STARTf 6533
#define OSC_CNT_VALUEf 6534
#define OSC_ENABLEf 6535
#define OSC_OUTf 6536
#define OSC_PW_ENf 6537
#define OSC_SELf 6538
#define OSTS_TIMER_DISABLEf 6539
#define OTP_ADJUST_VOLTAGEf 6540
#define OTP_AVS_DISABLEf 6541
#define OTP_AVS_SRAM_MON_N_PROCESSf 6542
#define OTP_AVS_SRAM_MON_P_PROCESSf 6543
#define OTP_AVS_SRAM_MON_VALIDf 6544
#define OTP_BOND_OVR_LOADf 6545
#define OTP_CONFIGf 6546
#define OTP_ECCP_INf 6547
#define OTP_ECCP_OUTf 6548
#define OTP_ECC_CORRECTEDf 6549
#define OTP_ECC_CORRUPTf 6550
#define OTP_ECC_DISABLEf 6551
#define OTP_ECC_ERROR_ADDRf 6552
#define OTP_ECC_ERROR_EVf 6553
#define OTP_ECC_UNCORRECTABLEf 6554
#define OTP_VTRAP_ENABLEf 6555
#define OTP_VTRAP_TRIM_CODEf 6556
#define OUTER_ECNf 6557
#define OUTER_IFA_BASE_FOUNDf 6558
#define OUTER_IFA_BASE_FOUND_MASKf 6559
#define OUTER_IP_TYPEf 6560
#define OUTER_IP_TYPE_MASKf 6561
#define OUTER_TPID_ENABLEf 6562
#define OUTER_TPID_INDEXf 6563
#define OUTER_TPID_SELf 6564
#define OUTER_TPID_VERIFYf 6565
#define OUTER_VLAN_ACTIONSf 6566
#define OUTER_VLAN_TAGf 6567
#define OUTER_VLAN_TAG_ENABLEf 6568
#define OUTPUT_ENABLEf 6569
#define OUTPUT_PORT_RX_ENABLEf 6570
#define OUTPUT_THRESHOLD_BYPASSf 6571
#define OUTSTANDING_CREDITSf 6572
#define OUTSTANDING_MMU_REQUESTSf 6573
#define OUTSTANDING_PORT_REQUESTSf 6574
#define OUT_ENABLEf 6575
#define OVERFLOW_INTR_ENf 6576
#define OVERFLOW_INTR_OVRf 6577
#define OVERFLOW_INTR_STATf 6578
#define OVERFLOW_THDf 6579
#define OVERRIDEf 6580
#define OVERRIDE_AVSf 6581
#define OVERRIDE_AVS_VALUEf 6582
#define OVIDf 6583
#define OVID_VALIDf 6584
#define OVRD_EXT_MDIO_MSTR_CNTRLf 6585
#define OVRF_STATUSf 6586
#define O_INTF_NUMf 6587
#define O_INTF_NUM_VALIDf 6588
#define PACING_DELAYf 6589
#define PACKET_ARRIVALSf 6590
#define PACKET_DROP_COUNTf 6591
#define PACKET_HIGHWAY_BYPASSf 6592
#define PACKET_IFG_BYTESf 6593
#define PACKET_SHAPINGf 6594
#define PAD_ENf 6595
#define PAD_MODEf 6596
#define PAD_RESf 6597
#define PAD_THRESHOLDf 6598
#define PARALLEL_FC_ENf 6599
#define PARITYf 6600
#define PARITY0f 6601
#define PARITY1f 6602
#define PARITY2f 6603
#define PARITY3f 6604
#define PARITY_0f 6605
#define PARITY_1f 6606
#define PARITY_ENf 6607
#define PARITY_ERR_TOCPUf 6608
#define PARITY_P0f 6609
#define PARITY_P1f 6610
#define PARITY_P2f 6611
#define PARITY_P3f 6612
#define PARITY_P4f 6613
#define PARITY_P5f 6614
#define PARITY_P6f 6615
#define PARITY_P7f 6616
#define PARSE_ARP_PAYLOADf 6617
#define PARSE_IPV4_PAYLOADf 6618
#define PARSE_IPV6_PAYLOADf 6619
#define PARSE_RARP_PAYLOADf 6620
#define PARSE_SCTPf 6621
#define PASSf 6622
#define PASS_CONTROL_FRAMESf 6623
#define PAUSEf 6624
#define PAUSE_ENABLEf 6625
#define PAUSE_PFC_BKPf 6626
#define PAUSE_REFRESH_ENf 6627
#define PAUSE_REFRESH_TIMERf 6628
#define PAUSE_XOFF_TIMERf 6629
#define PAXB_AXI_MASTER_RRESP_DECERR_INTR_ENf 6630
#define PAXB_AXI_MASTER_RRESP_DECERR_INTR_STATUSf 6631
#define PAXB_AXI_MASTER_RRESP_SLVERR_INTR_ENf 6632
#define PAXB_AXI_MASTER_RRESP_SLVERR_INTR_STATUSf 6633
#define PAXB_RDYf 6634
#define PAXB_RST_Nf 6635
#define PCIEf 6636
#define PCIE_CMPL_TIMEOUT_INTR_ENf 6637
#define PCIE_CMPL_TIMEOUT_INTR_STATUSf 6638
#define PCIE_ECRC_ERR_INTR_ENf 6639
#define PCIE_ECRC_ERR_INTR_STATUSf 6640
#define PCIE_ERR_ATTN_INTR_ENf 6641
#define PCIE_ERR_ATTN_INTR_STATUSf 6642
#define PCIE_IN_WAKE_B_INTR_ENf 6643
#define PCIE_IN_WAKE_B_INTR_STATUSf 6644
#define PCIE_OVERFLOW_UNDERFLOW_INTR_ENf 6645
#define PCIE_OVERFLOW_UNDERFLOW_INTR_STATUSf 6646
#define PCIE_PHY_PIPE_RESETMDIO_Nf 6647
#define PCIE_RC_MODE_PERST_Bf 6648
#define PCIE_REFCLK_OUT_ENf 6649
#define PCIE_SLAVEMODE_CHIP_RST_Nf 6650
#define PCIE_SLAVEMODE_IPROC_RST_Nf 6651
#define PCIE_SLAVE_RESETf 6652
#define PCM_HALF_VDDf 6653
#define PCM_HVT_NMOSf 6654
#define PCM_HVT_PMOSf 6655
#define PCM_LVT_NMOSf 6656
#define PCM_LVT_PMOSf 6657
#define PCM_SVT_NLDMOSf 6658
#define PCM_SVT_NMOSf 6659
#define PCM_SVT_PLDMOSf 6660
#define PCM_SVT_PMOSf 6661
#define PCM_ULVT_NMOSf 6662
#define PCM_ULVT_PMOSf 6663
#define PDIVf 6664
#define PEC_ERRf 6665
#define PEEK_DEPTHf 6666
#define PENALTY_100G_MIN_SPACINGf 6667
#define PENALTY_200G_MIN_SPACINGf 6668
#define PENALTY_400G_MIN_SPACINGf 6669
#define PENALTY_50G_MIN_SPACINGf 6670
#define PEND_CLOCKSf 6671
#define PEND_READ_RESP_COUNTf 6672
#define PEND_WRITE_RESP_COUNTf 6673
#define PERIODIC_SLAVE_STRETCHf 6674
#define PERIOD_MAXf 6675
#define PERST_Bf 6676
#define PFCPRI0_PGf 6677
#define PFCPRI1_PGf 6678
#define PFCPRI2_PGf 6679
#define PFCPRI3_PGf 6680
#define PFCPRI4_PGf 6681
#define PFCPRI5_PGf 6682
#define PFCPRI6_PGf 6683
#define PFCPRI7_PGf 6684
#define PFCPRI_MMUQ_BMPf 6685
#define PFC_ETH_TYPEf 6686
#define PFC_MACDAf 6687
#define PFC_MACDA_HIf 6688
#define PFC_MACDA_LOf 6689
#define PFC_MON_ACTIVE_STATE_ECC_CORRUPTf 6690
#define PFC_MON_ECC_ENABLEf 6691
#define PFC_MON_ECC_ERRf 6692
#define PFC_MON_EN_COR_ERR_RPTf 6693
#define PFC_MON_WORKING_STATE_ECC_CORRUPTf 6694
#define PFC_OPCODEf 6695
#define PFC_PG_ENABLEf 6696
#define PFC_PRIORITY_INT_MASKf 6697
#define PFC_PRIORITY_INT_SETf 6698
#define PFC_PRIORITY_ISRf 6699
#define PFC_PRIORITY_ISR0f 6700
#define PFC_PRIORITY_ISR1f 6701
#define PFC_PRIORITY_ISR2f 6702
#define PFC_PRIORITY_ISR3f 6703
#define PFC_PRIORITY_ISR4f 6704
#define PFC_PRIORITY_ISR5f 6705
#define PFC_PRIORITY_ISR6f 6706
#define PFC_PRIORITY_ISR7f 6707
#define PFC_REFRESH_ENf 6708
#define PFC_REFRESH_TIMERf 6709
#define PFC_STATS_ENf 6710
#define PFC_XOFF_BMPf 6711
#define PFC_XOFF_TIMERf 6712
#define PFIFO_CNTf 6713
#define PFM_RULE_APPLYf 6714
#define PGf 6715
#define PG0_BST_HDRM_PROFILE_SELf 6716
#define PG0_BST_SHARED_PROFILE_SELf 6717
#define PG0_BST_STAT_HDRMf 6718
#define PG0_HDRM_COUNTf 6719
#define PG0_HDRM_LIMITf 6720
#define PG0_HPIDf 6721
#define PG0_MIN_COUNTf 6722
#define PG0_MIN_LIMITf 6723
#define PG0_RESET_FLOORf 6724
#define PG0_RESET_OFFSETf 6725
#define PG0_SHARED_COUNTf 6726
#define PG0_SHARED_DYNAMICf 6727
#define PG0_SHARED_LIMITf 6728
#define PG0_SPIDf 6729
#define PG0_USE_PORTSP_MINf 6730
#define PG1_BST_HDRM_PROFILE_SELf 6731
#define PG1_BST_SHARED_PROFILE_SELf 6732
#define PG1_BST_STAT_HDRMf 6733
#define PG1_HDRM_COUNTf 6734
#define PG1_HDRM_LIMITf 6735
#define PG1_HPIDf 6736
#define PG1_MIN_COUNTf 6737
#define PG1_MIN_LIMITf 6738
#define PG1_RESET_FLOORf 6739
#define PG1_RESET_OFFSETf 6740
#define PG1_SHARED_COUNTf 6741
#define PG1_SHARED_DYNAMICf 6742
#define PG1_SHARED_LIMITf 6743
#define PG1_SPIDf 6744
#define PG1_USE_PORTSP_MINf 6745
#define PG2_BST_HDRM_PROFILE_SELf 6746
#define PG2_BST_SHARED_PROFILE_SELf 6747
#define PG2_BST_STAT_HDRMf 6748
#define PG2_HDRM_COUNTf 6749
#define PG2_HDRM_LIMITf 6750
#define PG2_HPIDf 6751
#define PG2_MIN_COUNTf 6752
#define PG2_MIN_LIMITf 6753
#define PG2_RESET_FLOORf 6754
#define PG2_RESET_OFFSETf 6755
#define PG2_SHARED_COUNTf 6756
#define PG2_SHARED_DYNAMICf 6757
#define PG2_SHARED_LIMITf 6758
#define PG2_SPIDf 6759
#define PG2_USE_PORTSP_MINf 6760
#define PG3_BST_HDRM_PROFILE_SELf 6761
#define PG3_BST_SHARED_PROFILE_SELf 6762
#define PG3_BST_STAT_HDRMf 6763
#define PG3_HDRM_COUNTf 6764
#define PG3_HDRM_LIMITf 6765
#define PG3_HPIDf 6766
#define PG3_MIN_COUNTf 6767
#define PG3_MIN_LIMITf 6768
#define PG3_RESET_FLOORf 6769
#define PG3_RESET_OFFSETf 6770
#define PG3_SHARED_COUNTf 6771
#define PG3_SHARED_DYNAMICf 6772
#define PG3_SHARED_LIMITf 6773
#define PG3_SPIDf 6774
#define PG3_USE_PORTSP_MINf 6775
#define PG4_BST_HDRM_PROFILE_SELf 6776
#define PG4_BST_SHARED_PROFILE_SELf 6777
#define PG4_BST_STAT_HDRMf 6778
#define PG4_HDRM_COUNTf 6779
#define PG4_HDRM_LIMITf 6780
#define PG4_HPIDf 6781
#define PG4_MIN_COUNTf 6782
#define PG4_MIN_LIMITf 6783
#define PG4_RESET_FLOORf 6784
#define PG4_RESET_OFFSETf 6785
#define PG4_SHARED_COUNTf 6786
#define PG4_SHARED_DYNAMICf 6787
#define PG4_SHARED_LIMITf 6788
#define PG4_SPIDf 6789
#define PG4_USE_PORTSP_MINf 6790
#define PG5_BST_HDRM_PROFILE_SELf 6791
#define PG5_BST_SHARED_PROFILE_SELf 6792
#define PG5_BST_STAT_HDRMf 6793
#define PG5_HDRM_COUNTf 6794
#define PG5_HDRM_LIMITf 6795
#define PG5_HPIDf 6796
#define PG5_MIN_COUNTf 6797
#define PG5_MIN_LIMITf 6798
#define PG5_RESET_FLOORf 6799
#define PG5_RESET_OFFSETf 6800
#define PG5_SHARED_COUNTf 6801
#define PG5_SHARED_DYNAMICf 6802
#define PG5_SHARED_LIMITf 6803
#define PG5_SPIDf 6804
#define PG5_USE_PORTSP_MINf 6805
#define PG6_BST_HDRM_PROFILE_SELf 6806
#define PG6_BST_SHARED_PROFILE_SELf 6807
#define PG6_BST_STAT_HDRMf 6808
#define PG6_HDRM_COUNTf 6809
#define PG6_HDRM_LIMITf 6810
#define PG6_HPIDf 6811
#define PG6_MIN_COUNTf 6812
#define PG6_MIN_LIMITf 6813
#define PG6_RESET_FLOORf 6814
#define PG6_RESET_OFFSETf 6815
#define PG6_SHARED_COUNTf 6816
#define PG6_SHARED_DYNAMICf 6817
#define PG6_SHARED_LIMITf 6818
#define PG6_SPIDf 6819
#define PG6_USE_PORTSP_MINf 6820
#define PG7_BST_HDRM_PROFILE_SELf 6821
#define PG7_BST_SHARED_PROFILE_SELf 6822
#define PG7_BST_STAT_HDRMf 6823
#define PG7_HDRM_COUNTf 6824
#define PG7_HDRM_LIMITf 6825
#define PG7_HPIDf 6826
#define PG7_MIN_COUNTf 6827
#define PG7_MIN_LIMITf 6828
#define PG7_RESET_FLOORf 6829
#define PG7_RESET_OFFSETf 6830
#define PG7_SHARED_COUNTf 6831
#define PG7_SHARED_DYNAMICf 6832
#define PG7_SHARED_LIMITf 6833
#define PG7_SPIDf 6834
#define PG7_USE_PORTSP_MINf 6835
#define PG_HDRM_TRIGGERf 6836
#define PG_HDRM_TRIGGER_STATUSf 6837
#define PG_IS_LOSSLESSf 6838
#define PG_LIMIT_STATEf 6839
#define PG_PROFILE_SELf 6840
#define PG_SHARED_TRIGGERf 6841
#define PG_SHARED_TRIGGER_STATUSf 6842
#define PG_XOFF_FCf 6843
#define PHASE_ADJUSTf 6844
#define PHASE_GEN_ENABLEf 6845
#define PHB_FROM_ETAGf 6846
#define PHEAD_CNTf 6847
#define PHY_IDf 6848
#define PHY_PORT_NUMf 6849
#define PHY_RD_DATAf 6850
#define PHY_WR_DATAf 6851
#define PICK_INFOf 6852
#define PIO_MEMDMA_1BIT_ECCERRf 6853
#define PIO_MEMDMA_2BIT_ECCERRf 6854
#define PIPE0_COUNTER_OVERFLOWf 6855
#define PIPE0_COUNTER_OVERFLOW_STATf 6856
#define PIPE0_COUNTER_UNDERFLOWf 6857
#define PIPE0_COUNTER_UNDERFLOW_STATf 6858
#define PIPE1_COUNTER_OVERFLOWf 6859
#define PIPE1_COUNTER_OVERFLOW_STATf 6860
#define PIPE1_COUNTER_UNDERFLOWf 6861
#define PIPE1_COUNTER_UNDERFLOW_STATf 6862
#define PIPE2_COUNTER_OVERFLOWf 6863
#define PIPE2_COUNTER_OVERFLOW_STATf 6864
#define PIPE2_COUNTER_UNDERFLOWf 6865
#define PIPE2_COUNTER_UNDERFLOW_STATf 6866
#define PIPE3_COUNTER_OVERFLOWf 6867
#define PIPE3_COUNTER_OVERFLOW_STATf 6868
#define PIPE3_COUNTER_UNDERFLOWf 6869
#define PIPE3_COUNTER_UNDERFLOW_STATf 6870
#define PIPE4_COUNTER_OVERFLOWf 6871
#define PIPE4_COUNTER_OVERFLOW_STATf 6872
#define PIPE4_COUNTER_UNDERFLOWf 6873
#define PIPE4_COUNTER_UNDERFLOW_STATf 6874
#define PIPE5_COUNTER_OVERFLOWf 6875
#define PIPE5_COUNTER_OVERFLOW_STATf 6876
#define PIPE5_COUNTER_UNDERFLOWf 6877
#define PIPE5_COUNTER_UNDERFLOW_STATf 6878
#define PIPE6_COUNTER_OVERFLOWf 6879
#define PIPE6_COUNTER_OVERFLOW_STATf 6880
#define PIPE6_COUNTER_UNDERFLOWf 6881
#define PIPE6_COUNTER_UNDERFLOW_STATf 6882
#define PIPE7_COUNTER_OVERFLOWf 6883
#define PIPE7_COUNTER_OVERFLOW_STATf 6884
#define PIPE7_COUNTER_UNDERFLOWf 6885
#define PIPE7_COUNTER_UNDERFLOW_STATf 6886
#define PIPE_IDf 6887
#define PIPE_NUMf 6888
#define PIPE_SELECTf 6889
#define PIPE_STAGEf 6890
#define PKT0f 6891
#define PKT1f 6892
#define PKT2f 6893
#define PKT3f 6894
#define PKT4f 6895
#define PKT5f 6896
#define PKT6f 6897
#define PKT7f 6898
#define PKTDMA_CH0_1BIT_ECCERRf 6899
#define PKTDMA_CH0_2BIT_ECCERRf 6900
#define PKTDMA_CH1_1BIT_ECCERRf 6901
#define PKTDMA_CH1_2BIT_ECCERRf 6902
#define PKTDMA_CH2_1BIT_ECCERRf 6903
#define PKTDMA_CH2_2BIT_ECCERRf 6904
#define PKTDMA_CH3_1BIT_ECCERRf 6905
#define PKTDMA_CH3_2BIT_ECCERRf 6906
#define PKTDMA_CH4_1BIT_ECCERRf 6907
#define PKTDMA_CH4_2BIT_ECCERRf 6908
#define PKTDMA_CH5_1BIT_ECCERRf 6909
#define PKTDMA_CH5_2BIT_ECCERRf 6910
#define PKTDMA_CH6_1BIT_ECCERRf 6911
#define PKTDMA_CH6_2BIT_ECCERRf 6912
#define PKTDMA_CH7_1BIT_ECCERRf 6913
#define PKTDMA_CH7_2BIT_ECCERRf 6914
#define PKTDMA_ENDIANESSf 6915
#define PKTQ_FAP_OVERFLOWf 6916
#define PKTQ_FAP_UNDERFLOWf 6917
#define PKTS_BYTESf 6918
#define PKTWRRD_ADDR_DECODE_ERRf 6919
#define PKTWR_ECC_ERRf 6920
#define PKT_BUFFER_0_UNCORRECTED_ECC_ERRf 6921
#define PKT_BUFFER_1_UNCORRECTED_ECC_ERRf 6922
#define PKT_BUFFER_2_UNCORRECTED_ECC_ERRf 6923
#define PKT_BUFFER_3_UNCORRECTED_ECC_ERRf 6924
#define PKT_BUFFER_UNCORRECTED_ECC_ERRf 6925
#define PKT_BUF_ECC_ENf 6926
#define PKT_BUF_ECC_FORCE_ERRf 6927
#define PKT_BUF_EN_COR_ERR_RPTf 6928
#define PKT_CASTf 6929
#define PKT_CNTf 6930
#define PKT_CNTR_OVERFLOW_IDf 6931
#define PKT_CNTR_OVERFLOW_INTR_ENf 6932
#define PKT_CNTR_OVERFLOW_INTR_OVRf 6933
#define PKT_CNTR_OVERFLOW_INTR_STATf 6934
#define PKT_CNTR_UNDERFLOW_IDf 6935
#define PKT_CNTR_UNDERFLOW_INTR_ENf 6936
#define PKT_CNTR_UNDERFLOW_INTR_OVRf 6937
#define PKT_CNTR_UNDERFLOW_INTR_STATf 6938
#define PKT_COUNTf 6939
#define PKT_CREDITS_FOR_100Gf 6940
#define PKT_CREDITS_FOR_200Gf 6941
#define PKT_CREDITS_FOR_400Gf 6942
#define PKT_CREDITS_FOR_50Gf 6943
#define PKT_CREDIT_CNTf 6944
#define PKT_CREDIT_COUNTf 6945
#define PKT_DROP_COUNTf 6946
#define PKT_FIFO_MEM_OVERFLOW_PIPE0f 6947
#define PKT_FIFO_MEM_OVERFLOW_PIPE1f 6948
#define PKT_FIFO_MEM_OVERFLOW_PIPE2f 6949
#define PKT_FIFO_MEM_OVERFLOW_PIPE3f 6950
#define PKT_FIFO_MEM_OVERFLOW_PIPE4f 6951
#define PKT_FIFO_MEM_OVERFLOW_PIPE5f 6952
#define PKT_FIFO_MEM_OVERFLOW_PIPE6f 6953
#define PKT_FIFO_MEM_OVERFLOW_PIPE7f 6954
#define PKT_FRAME_ERROR_D_SRC_PORT_NUMf 6955
#define PKT_FRAME_ERROR_INTR_ENf 6956
#define PKT_FRAME_ERROR_INTR_OVRf 6957
#define PKT_FRAME_ERROR_INTR_STATf 6958
#define PKT_LENf 6959
#define PKT_LENGTHf 6960
#define PKT_LEN_BYTESf 6961
#define PKT_LEN_CELLSf 6962
#define PKT_PREFETCH_FIFO_OVERFLOW_PIPE0f 6963
#define PKT_PREFETCH_FIFO_OVERFLOW_PIPE1f 6964
#define PKT_PREFETCH_FIFO_OVERFLOW_PIPE2f 6965
#define PKT_PREFETCH_FIFO_OVERFLOW_PIPE3f 6966
#define PKT_PREFETCH_FIFO_OVERFLOW_PIPE4f 6967
#define PKT_PREFETCH_FIFO_OVERFLOW_PIPE5f 6968
#define PKT_PREFETCH_FIFO_OVERFLOW_PIPE6f 6969
#define PKT_PREFETCH_FIFO_OVERFLOW_PIPE7f 6970
#define PKT_RESOLUTIONf 6971
#define PKT_RESOLUTION_MASKf 6972
#define PKT_TYPEf 6973
#define PKT_TYPE_ERROR_D_SRC_PORT_NUMf 6974
#define PKT_TYPE_ERROR_INTR_ENf 6975
#define PKT_TYPE_ERROR_INTR_OVRf 6976
#define PKT_TYPE_ERROR_INTR_STATf 6977
#define PKT_TYPE_ERROR_L2_OR_L3_BMPf 6978
#define PKT_TYPE_ERROR_MIRROR_CTCf 6979
#define PKT_TYPE_ERROR_UNICAST_PKT_TYPEf 6980
#define PKT_TYPE_ERROR_UNICAST_PKT_VALIDf 6981
#define PKT_TYPE_OTHER_ENf 6982
#define PLL0_LOCK_STATUSf 6983
#define PLL0_UNLOCKf 6984
#define PLL_CML_CMOS_REFCLK_SELf 6985
#define PLL_LOCK_LOSTf 6986
#define PLL_LOCK_LOST_INTR_MASKf 6987
#define PLL_LOCK_LOST_RESET_MASKf 6988
#define PLL_RESERVEDf 6989
#define PLL_RSVD_20f 6990
#define PM0f 6991
#define PM0_ECC_ENf 6992
#define PM0_ENf 6993
#define PM0_PA_RST_Lf 6994
#define PM0_PUSH_CNT_FIFO_MAX_USED_ENTRIESf 6995
#define PM0_PUSH_CNT_FIFO_OVERFLOWf 6996
#define PM1f 6997
#define PM1_ECC_ENf 6998
#define PM1_ENf 6999
#define PM1_PA_RST_Lf 7000
#define PM1_PUSH_CNT_FIFO_MAX_USED_ENTRIESf 7001
#define PM1_PUSH_CNT_FIFO_OVERFLOWf 7002
#define PM2f 7003
#define PM2_ECC_ENf 7004
#define PM2_ENf 7005
#define PM2_PA_RST_Lf 7006
#define PM2_PUSH_CNT_FIFO_MAX_USED_ENTRIESf 7007
#define PM2_PUSH_CNT_FIFO_OVERFLOWf 7008
#define PM3f 7009
#define PM3_ECC_ENf 7010
#define PM3_ENf 7011
#define PM3_PA_RST_Lf 7012
#define PM3_PUSH_CNT_FIFO_MAX_USED_ENTRIESf 7013
#define PM3_PUSH_CNT_FIFO_OVERFLOWf 7014
#define PMB_ADDRf 7015
#define PMD_INTRf 7016
#define PMD_LOCKf 7017
#define PMD_OSR_MODEf 7018
#define PMD_PAM4_MODEf 7019
#define PMU_STATUSf 7020
#define PM_GRP_0_BKP_RCVRD_CLK_LOCKf 7021
#define PM_GRP_0_PRI_RCVRD_CLK_LOCKf 7022
#define PM_GRP_1_BKP_RCVRD_CLK_LOCKf 7023
#define PM_GRP_1_PRI_RCVRD_CLK_LOCKf 7024
#define PM_GRP_2_BKP_RCVRD_CLK_LOCKf 7025
#define PM_GRP_2_PRI_RCVRD_CLK_LOCKf 7026
#define PM_GRP_3_BKP_RCVRD_CLK_LOCKf 7027
#define PM_GRP_3_PRI_RCVRD_CLK_LOCKf 7028
#define PM_GRP_4_BKP_RCVRD_CLK_LOCKf 7029
#define PM_GRP_4_PRI_RCVRD_CLK_LOCKf 7030
#define PM_GRP_5_BKP_RCVRD_CLK_LOCKf 7031
#define PM_GRP_5_PRI_RCVRD_CLK_LOCKf 7032
#define PM_GRP_6_BKP_RCVRD_CLK_LOCKf 7033
#define PM_GRP_6_PRI_RCVRD_CLK_LOCKf 7034
#define PM_GRP_7_BKP_RCVRD_CLK_LOCKf 7035
#define PM_GRP_7_PRI_RCVRD_CLK_LOCKf 7036
#define PM_TYPEf 7037
#define POINTERf 7038
#define POLICYf 7039
#define POLICY_DATAf 7040
#define POLICY_ECC_ENf 7041
#define POLICY_TABLE_1BIT_ERROR_REPORTf 7042
#define PONf 7043
#define POOLf 7044
#define POOL_0f 7045
#define POOL_1f 7046
#define POOL_2f 7047
#define POOL_3f 7048
#define POOL_BASEf 7049
#define POOL_CINDEXf 7050
#define POOL_COLOR_LIMIT_ENABLEf 7051
#define POOL_COUNTER_OVERFLOWf 7052
#define POOL_COUNTER_OVERFLOW_STATf 7053
#define POOL_COUNTER_UNDERFLOWf 7054
#define POOL_COUNTER_UNDERFLOW_STATf 7055
#define POOL_CTRf 7056
#define POOL_HI_CONG_LIMITf 7057
#define POOL_LOW_CONG_LIMITf 7058
#define POOL_NUMf 7059
#define PORT0f 7060
#define PORT0_BUBBLE_MOP_DISABLEf 7061
#define PORT0_CA_PEEK_DEPTHf 7062
#define PORT0_CT_DISABLEf 7063
#define PORT0_CT_THRESHOLDf 7064
#define PORT0_LINKDOWN_CLEARf 7065
#define PORT0_LINKSTATUSf 7066
#define PORT0_LIVE_PORT_STATUSf 7067
#define PORT0_MAX_USAGEf 7068
#define PORT0_PORT_STATUS_LHf 7069
#define PORT0_PORT_STATUS_LLf 7070
#define PORT0_RESETf 7071
#define PORT1f 7072
#define PORT1_BUBBLE_MOP_DISABLEf 7073
#define PORT1_CA_PEEK_DEPTHf 7074
#define PORT1_CT_DISABLEf 7075
#define PORT1_CT_THRESHOLDf 7076
#define PORT1_LINKDOWN_CLEARf 7077
#define PORT1_LINKSTATUSf 7078
#define PORT1_LIVE_PORT_STATUSf 7079
#define PORT1_MAX_USAGEf 7080
#define PORT1_PORT_STATUS_LHf 7081
#define PORT1_PORT_STATUS_LLf 7082
#define PORT1_RESETf 7083
#define PORT2f 7084
#define PORT2_BUBBLE_MOP_DISABLEf 7085
#define PORT2_CA_PEEK_DEPTHf 7086
#define PORT2_CT_DISABLEf 7087
#define PORT2_CT_THRESHOLDf 7088
#define PORT2_LINKDOWN_CLEARf 7089
#define PORT2_LINKSTATUSf 7090
#define PORT2_LIVE_PORT_STATUSf 7091
#define PORT2_MAX_USAGEf 7092
#define PORT2_PORT_STATUS_LHf 7093
#define PORT2_PORT_STATUS_LLf 7094
#define PORT2_RESETf 7095
#define PORT3f 7096
#define PORT3_BUBBLE_MOP_DISABLEf 7097
#define PORT3_CA_PEEK_DEPTHf 7098
#define PORT3_CT_DISABLEf 7099
#define PORT3_CT_THRESHOLDf 7100
#define PORT3_LINKDOWN_CLEARf 7101
#define PORT3_LINKSTATUSf 7102
#define PORT3_LIVE_PORT_STATUSf 7103
#define PORT3_MAX_USAGEf 7104
#define PORT3_PORT_STATUS_LHf 7105
#define PORT3_PORT_STATUS_LLf 7106
#define PORT3_RESETf 7107
#define PORT4f 7108
#define PORT5f 7109
#define PORT6f 7110
#define PORT7f 7111
#define PORTDEFICIT_BACKOFF_LIMITf 7112
#define PORTDEFICIT_SAMPLE_LIMITf 7113
#define PORTDEFICIT_SAMPLE_PERIODf 7114
#define PORTSf 7115
#define PORTSP0_BST_SHARED_PROFILE_SELf 7116
#define PORTSP0_MIN_COUNTf 7117
#define PORTSP0_MIN_LIMITf 7118
#define PORTSP0_RESUME_LIMITf 7119
#define PORTSP0_SHARED_COUNTf 7120
#define PORTSP0_SHARED_LIMITf 7121
#define PORTSP1_BST_SHARED_PROFILE_SELf 7122
#define PORTSP1_MIN_COUNTf 7123
#define PORTSP1_MIN_LIMITf 7124
#define PORTSP1_RESUME_LIMITf 7125
#define PORTSP1_SHARED_COUNTf 7126
#define PORTSP1_SHARED_LIMITf 7127
#define PORTSP2_BST_SHARED_PROFILE_SELf 7128
#define PORTSP2_MIN_COUNTf 7129
#define PORTSP2_MIN_LIMITf 7130
#define PORTSP2_RESUME_LIMITf 7131
#define PORTSP2_SHARED_COUNTf 7132
#define PORTSP2_SHARED_LIMITf 7133
#define PORTSP3_BST_SHARED_PROFILE_SELf 7134
#define PORTSP3_MIN_COUNTf 7135
#define PORTSP3_MIN_LIMITf 7136
#define PORTSP3_RESUME_LIMITf 7137
#define PORTSP3_SHARED_COUNTf 7138
#define PORTSP3_SHARED_LIMITf 7139
#define PORTSP_BST_INIT_DONEf 7140
#define PORTSP_CONFIG_INIT_DONEf 7141
#define PORTSP_COUNTER_INIT_DONEf 7142
#define PORTSP_LIMIT_STATEf 7143
#define PORTSP_SHARED_TRIGGERf 7144
#define PORTSP_SHARED_TRIGGER_STATUSf 7145
#define PORTS_HIf 7146
#define PORT_ASSIGNMENT_MODEf 7147
#define PORT_AVG_QUALITY_MEASURE_ECC_ENf 7148
#define PORT_AVG_QUALITY_MEASURE_EN_COR_ERR_RPTf 7149
#define PORT_BITMAPf 7150
#define PORT_BITMAP_P0f 7151
#define PORT_BITMAP_P1f 7152
#define PORT_BITMAP_P2f 7153
#define PORT_BITMAP_P3f 7154
#define PORT_BITMAP_P4f 7155
#define PORT_BITMAP_P5f 7156
#define PORT_BITMAP_P6f 7157
#define PORT_BITMAP_P7f 7158
#define PORT_BITMAP_PROFILEf 7159
#define PORT_BITMAP_PROFILE_PTRf 7160
#define PORT_BLOCK_ENf 7161
#define PORT_BRIDGEf 7162
#define PORT_DCN_ENABLEf 7163
#define PORT_DIS_TAGf 7164
#define PORT_DIS_UNTAGf 7165
#define PORT_EEE_POWERDOWN_ENf 7166
#define PORT_ENDIANNESSf 7167
#define PORT_FCf 7168
#define PORT_FC_ENf 7169
#define PORT_FNf 7170
#define PORT_GROUP_OVIDv_DATA_0f 7171
#define PORT_GROUP_OVIDv_FLEX_CTR_ACTIONf 7172
#define PORT_GROUP_OVIDv_FLEX_CTR_OBJECTf 7173
#define PORT_GROUP_OVIDv_KEY_0f 7174
#define PORT_GROUP_OVIDv_OVIDf 7175
#define PORT_GROUP_OVIDv_PORT_GROUP_IDf 7176
#define PORT_GROUP_OVIDv_RESERVED_0f 7177
#define PORT_GROUP_OVIDv_RESERVED_KEY_PADDINGf 7178
#define PORT_GROUP_OVIDv_SVPf 7179
#define PORT_GROUP_OVIDv_VFIf 7180
#define PORT_IPBM_INDEXf 7181
#define PORT_LAGGING_STATUSf 7182
#define PORT_LAG_FAILOVER_SETf 7183
#define PORT_LOADING_THRESHOLDf 7184
#define PORT_LOADING_THRESHOLD_SCALING_FACTORf 7185
#define PORT_LOADING_WEIGHTf 7186
#define PORT_MAPf 7187
#define PORT_MAP_ALTERNATEf 7188
#define PORT_MEMBER_ASSIGNMENTf 7189
#define PORT_META_DATAf 7190
#define PORT_METER_MAP_PARITY_ENf 7191
#define PORT_NUMf 7192
#define PORT_NUM_MASKf 7193
#define PORT_OPERATIONf 7194
#define PORT_PACKET_RED_DROPf 7195
#define PORT_PACKET_YELLOW_DROPf 7196
#define PORT_PG_HDRM_BST_INIT_DONEf 7197
#define PORT_PG_HDRM_CONFIG_INIT_DONEf 7198
#define PORT_PG_HDRM_COUNTER_INIT_DONEf 7199
#define PORT_PG_MIN_CONFIG_INIT_DONEf 7200
#define PORT_PG_MIN_COUNTER_INIT_DONEf 7201
#define PORT_PG_MIN_SCR_CNT_G0f 7202
#define PORT_PG_RESUME_CONFIG_INIT_DONEf 7203
#define PORT_PG_SHARED_BST_INIT_DONEf 7204
#define PORT_PG_SHARED_CONFIG_INIT_DONEf 7205
#define PORT_PG_SHARED_COUNTER_INIT_DONEf 7206
#define PORT_PG_SHARED_SCR_CNT_G0f 7207
#define PORT_PRIf 7208
#define PORT_PROFILEf 7209
#define PORT_QUALITY_MAPPING_ECC_ENf 7210
#define PORT_QUALITY_MAPPING_EN_COR_ERR_RPTf 7211
#define PORT_QUALITY_MAPPING_PROFILE_PTRf 7212
#define PORT_REASSIGNMENTSf 7213
#define PORT_RESETf 7214
#define PORT_SELf 7215
#define PORT_SPEEDf 7216
#define PORT_SUSPENDf 7217
#define PORT_TABLE_ECC_ENf 7218
#define PORT_TABLE_EN_COR_ERR_RPTf 7219
#define PORT_TYPEf 7220
#define PORT_VIDf 7221
#define PORT_WRED_PACKET_RED_DROPf 7222
#define PORT_WRED_PACKET_YELLOW_DROPf 7223
#define PORT_XOFFf 7224
#define PORT_XONf 7225
#define POST_BYP_GLITCHFREE_ENf 7226
#define POST_EXTRACTOR_MUX_0_SELf 7227
#define POST_EXTRACTOR_MUX_10_SELf 7228
#define POST_EXTRACTOR_MUX_11_SELf 7229
#define POST_EXTRACTOR_MUX_12_SELf 7230
#define POST_EXTRACTOR_MUX_13_SELf 7231
#define POST_EXTRACTOR_MUX_14_SELf 7232
#define POST_EXTRACTOR_MUX_15_SELf 7233
#define POST_EXTRACTOR_MUX_16_SELf 7234
#define POST_EXTRACTOR_MUX_1_SELf 7235
#define POST_EXTRACTOR_MUX_2_SELf 7236
#define POST_EXTRACTOR_MUX_3_SELf 7237
#define POST_EXTRACTOR_MUX_4_SELf 7238
#define POST_EXTRACTOR_MUX_5_SELf 7239
#define POST_EXTRACTOR_MUX_6_SELf 7240
#define POST_EXTRACTOR_MUX_7_SELf 7241
#define POST_EXTRACTOR_MUX_8_SELf 7242
#define POST_EXTRACTOR_MUX_9_SELf 7243
#define POST_HOLD_ALLf 7244
#define POST_RESETBf 7245
#define POST_RST_HOLD_SELf 7246
#define POWERDOWNf 7247
#define PPD0_VC_LABEL_OVERLAYf 7248
#define PPSCH0_ZERO_CELL_PICKf 7249
#define PPSCH0_ZERO_CELL_PICK_STATf 7250
#define PPSCH1_ZERO_CELL_PICKf 7251
#define PPSCH1_ZERO_CELL_PICK_STATf 7252
#define PPT_0f 7253
#define PPT_1f 7254
#define PP_BYPASS_MODEf 7255
#define PP_PLL_LOCKf 7256
#define PRB_SELf 7257
#define PREAMBLEf 7258
#define PREFETCH_CNT_100Gf 7259
#define PREFETCH_CNT_10Gf 7260
#define PREFETCH_CNT_200Gf 7261
#define PREFETCH_CNT_25Gf 7262
#define PREFETCH_CNT_400Gf 7263
#define PREFETCH_CNT_40Gf 7264
#define PREFETCH_CNT_50Gf 7265
#define PREFIXf 7266
#define PREFIX_COUNT_COUNTER_HASH_MASKf 7267
#define PREFIX_COUNT_COUNTER_HASH_SHIFTf 7268
#define PREFIX_COUNT_OR_MASKf 7269
#define PREFIX_COUNT_PORT_SELECTf 7270
#define PREFIX_COUNT_SHIFTf 7271
#define PRETCT_SAF_CELLS_IN_ITM_CNTRf 7272
#define PREV_COMP_CNTf 7273
#define PRE_TCT_SAF_FLAG_STATUSf 7274
#define PRIf 7275
#define PRI0_TMRf 7276
#define PRI1_TMRf 7277
#define PRI2_TMRf 7278
#define PRI3_TMRf 7279
#define PRI4_TMRf 7280
#define PRI5_TMRf 7281
#define PRI6_TMRf 7282
#define PRI7_TMRf 7283
#define PRIMARY_GROUP_SIZEf 7284
#define PRIMARY_PATH_THRESHOLDf 7285
#define PRIMEf 7286
#define PRIORITY_1f 7287
#define PRIORITY_10f 7288
#define PRIORITY_11f 7289
#define PRIORITY_12f 7290
#define PRIORITY_13f 7291
#define PRIORITY_14f 7292
#define PRIORITY_15f 7293
#define PRIORITY_16f 7294
#define PRIORITY_17f 7295
#define PRIORITY_18f 7296
#define PRIORITY_19f 7297
#define PRIORITY_2f 7298
#define PRIORITY_20f 7299
#define PRIORITY_21f 7300
#define PRIORITY_22f 7301
#define PRIORITY_23f 7302
#define PRIORITY_24f 7303
#define PRIORITY_25f 7304
#define PRIORITY_26f 7305
#define PRIORITY_27f 7306
#define PRIORITY_28f 7307
#define PRIORITY_29f 7308
#define PRIORITY_3f 7309
#define PRIORITY_30f 7310
#define PRIORITY_31f 7311
#define PRIORITY_32f 7312
#define PRIORITY_33f 7313
#define PRIORITY_34f 7314
#define PRIORITY_35f 7315
#define PRIORITY_36f 7316
#define PRIORITY_37f 7317
#define PRIORITY_38f 7318
#define PRIORITY_39f 7319
#define PRIORITY_4f 7320
#define PRIORITY_40f 7321
#define PRIORITY_41f 7322
#define PRIORITY_42f 7323
#define PRIORITY_43f 7324
#define PRIORITY_44f 7325
#define PRIORITY_45f 7326
#define PRIORITY_46f 7327
#define PRIORITY_47f 7328
#define PRIORITY_48f 7329
#define PRIORITY_5f 7330
#define PRIORITY_6f 7331
#define PRIORITY_7f 7332
#define PRIORITY_8f 7333
#define PRIORITY_9f 7334
#define PRIORITY_GROUPf 7335
#define PRIORITY_GROUP_MATCH_ENf 7336
#define PRIORITY_SELECTf 7337
#define PRIQ_BST_IDf 7338
#define PRIQ_BST_TRIGGEREDf 7339
#define PRI_CNGf 7340
#define PRI_CNG_ECC_ENf 7341
#define PRI_IGNORE_XOFFf 7342
#define PROBABILITY0f 7343
#define PROBABILITY1f 7344
#define PROBABILITY2f 7345
#define PROBABILITY3f 7346
#define PROBE_MARKER1f 7347
#define PROBE_MARKER1_ENf 7348
#define PROBE_MARKER2f 7349
#define PROBE_MARKER2_ENf 7350
#define PROCESSOR0_ENDIANESSf 7351
#define PROCESSOR1_ENDIANESSf 7352
#define PROFILE_INDEXf 7353
#define PROFILE_SELf 7354
#define PROFILE_SET_1f 7355
#define PROFILE_SET_2f 7356
#define PROGRAM_ENDf 7357
#define PROG_SMTH_ADD_SUBf 7358
#define PROG_TX_CRCf 7359
#define PROMISCOUS_MODEf 7360
#define PROTECTION_SWITCHING_SETf 7361
#define PROTECTION_SWITCHING_SET_ENABLEf 7362
#define PROTOCOLf 7363
#define PROTOCOL_IDf 7364
#define PROTOCOL_LAYERf 7365
#define PROTOCOL_PKT_INDEXf 7366
#define PROT_NHI_TABLE_1f 7367
#define PROT_NHI_TABLE_1_ECC_ENf 7368
#define PROT_OFFSETf 7369
#define PRTf 7370
#define PRT_ENABLEf 7371
#define PRUNE_ENABLE_BITMAPf 7372
#define PSAMPv_OBSERVATION_IDf 7373
#define PSAMPv_PSAMP_HEADER_DAf 7374
#define PSAMPv_PSAMP_HEADER_DA_SAf 7375
#define PSAMPv_PSAMP_HEADER_ETYPEf 7376
#define PSAMPv_PSAMP_HEADER_ETYPE_V4_UDPf 7377
#define PSAMPv_PSAMP_HEADER_SAf 7378
#define PSAMPv_PSAMP_HEADER_UDPf 7379
#define PSAMPv_PSAMP_HEADER_V4f 7380
#define PSAMPv_PSAMP_HEADER_VLAN_TAGf 7381
#define PSAMPv_SWITCH_IDf 7382
#define PSAMPv_TEMPLATE_IDf 7383
#define PSAMP_V6v_OBSERVATION_IDf 7384
#define PSAMP_V6v_PSAMP_HEADER_DAf 7385
#define PSAMP_V6v_PSAMP_HEADER_DA_SAf 7386
#define PSAMP_V6v_PSAMP_HEADER_ETYPEf 7387
#define PSAMP_V6v_PSAMP_HEADER_SAf 7388
#define PSAMP_V6v_PSAMP_HEADER_UDPf 7389
#define PSAMP_V6v_PSAMP_HEADER_V6f 7390
#define PSAMP_V6v_PSAMP_HEADER_V6_UDPf 7391
#define PSAMP_V6v_PSAMP_HEADER_VLAN_TAGf 7392
#define PSAMP_V6v_SWITCH_IDf 7393
#define PSAMP_V6v_TEMPLATE_IDf 7394
#define PTAIL_CNTf 7395
#define PTP_1PPSf 7396
#define PTP_TOD_A_LEAP_DONEf 7397
#define PTP_TOD_B_LEAP_DONEf 7398
#define PTR_0f 7399
#define PTR_1f 7400
#define PTR_2f 7401
#define PTR_3f 7402
#define PTR_4f 7403
#define PTR_5f 7404
#define PTR_6f 7405
#define PTR_BMPf 7406
#define PTR_COPYTO_CPU_MASKf 7407
#define PTR_COPYTO_CPU_MASK_1f 7408
#define PTR_COPYTO_CPU_MASK_2f 7409
#define PTR_IN_USE_COUNTf 7410
#define PTR_IN_USE_HWMf 7411
#define PTSCH_INT_ENf 7412
#define PTSCH_INT_SETf 7413
#define PTSCH_INT_STATf 7414
#define PT_HWY_ECC_ENf 7415
#define PT_HWY_EN_COR_ERR_RPTf 7416
#define PT_HWY_FORCE_ERRf 7417
#define PURGEf 7418
#define PURGE_CELLf 7419
#define PURGE_MMUQ_BMPf 7420
#define PVLAN_ENABLEf 7421
#define PVLAN_PRIf 7422
#define PVLAN_PVIDf 7423
#define PVLAN_RPEf 7424
#define PVLAN_UNTAGf 7425
#define PVLAN_VID_MISMATCH_TOCPUf 7426
#define PVTMON_0_MAX_INTR_MASKf 7427
#define PVTMON_0_MAX_INTR_STATUSf 7428
#define PVTMON_0_MIN_INTR_MASKf 7429
#define PVTMON_0_MIN_INTR_STATUSf 7430
#define PVTMON_10_MAX_INTR_MASKf 7431
#define PVTMON_10_MAX_INTR_STATUSf 7432
#define PVTMON_10_MIN_INTR_MASKf 7433
#define PVTMON_10_MIN_INTR_STATUSf 7434
#define PVTMON_11_MAX_INTR_MASKf 7435
#define PVTMON_11_MAX_INTR_STATUSf 7436
#define PVTMON_11_MIN_INTR_MASKf 7437
#define PVTMON_11_MIN_INTR_STATUSf 7438
#define PVTMON_12_MAX_INTR_MASKf 7439
#define PVTMON_12_MAX_INTR_STATUSf 7440
#define PVTMON_12_MIN_INTR_MASKf 7441
#define PVTMON_12_MIN_INTR_STATUSf 7442
#define PVTMON_13_MAX_INTR_MASKf 7443
#define PVTMON_13_MAX_INTR_STATUSf 7444
#define PVTMON_13_MIN_INTR_MASKf 7445
#define PVTMON_13_MIN_INTR_STATUSf 7446
#define PVTMON_14_MAX_INTR_MASKf 7447
#define PVTMON_14_MAX_INTR_STATUSf 7448
#define PVTMON_14_MIN_INTR_MASKf 7449
#define PVTMON_14_MIN_INTR_STATUSf 7450
#define PVTMON_15_MAX_INTR_MASKf 7451
#define PVTMON_15_MAX_INTR_STATUSf 7452
#define PVTMON_15_MIN_INTR_MASKf 7453
#define PVTMON_15_MIN_INTR_STATUSf 7454
#define PVTMON_1_MAX_INTR_MASKf 7455
#define PVTMON_1_MAX_INTR_STATUSf 7456
#define PVTMON_1_MIN_INTR_MASKf 7457
#define PVTMON_1_MIN_INTR_STATUSf 7458
#define PVTMON_2_MAX_INTR_MASKf 7459
#define PVTMON_2_MAX_INTR_STATUSf 7460
#define PVTMON_2_MIN_INTR_MASKf 7461
#define PVTMON_2_MIN_INTR_STATUSf 7462
#define PVTMON_3_MAX_INTR_MASKf 7463
#define PVTMON_3_MAX_INTR_STATUSf 7464
#define PVTMON_3_MIN_INTR_MASKf 7465
#define PVTMON_3_MIN_INTR_STATUSf 7466
#define PVTMON_4_MAX_INTR_MASKf 7467
#define PVTMON_4_MAX_INTR_STATUSf 7468
#define PVTMON_4_MIN_INTR_MASKf 7469
#define PVTMON_4_MIN_INTR_STATUSf 7470
#define PVTMON_5_MAX_INTR_MASKf 7471
#define PVTMON_5_MAX_INTR_STATUSf 7472
#define PVTMON_5_MIN_INTR_MASKf 7473
#define PVTMON_5_MIN_INTR_STATUSf 7474
#define PVTMON_6_MAX_INTR_MASKf 7475
#define PVTMON_6_MAX_INTR_STATUSf 7476
#define PVTMON_6_MIN_INTR_MASKf 7477
#define PVTMON_6_MIN_INTR_STATUSf 7478
#define PVTMON_7_MAX_INTR_MASKf 7479
#define PVTMON_7_MAX_INTR_STATUSf 7480
#define PVTMON_7_MIN_INTR_MASKf 7481
#define PVTMON_7_MIN_INTR_STATUSf 7482
#define PVTMON_8_MAX_INTR_MASKf 7483
#define PVTMON_8_MAX_INTR_STATUSf 7484
#define PVTMON_8_MIN_INTR_MASKf 7485
#define PVTMON_8_MIN_INTR_STATUSf 7486
#define PVTMON_9_MAX_INTR_MASKf 7487
#define PVTMON_9_MAX_INTR_STATUSf 7488
#define PVTMON_9_MIN_INTR_MASKf 7489
#define PVTMON_9_MIN_INTR_STATUSf 7490
#define PVTMON_CTRLf 7491
#define PVTMON_HIGHTEMP_STATUSf 7492
#define PVTMON_HIGHTEMP_STAT_CLEARf 7493
#define PVTMON_OVERTEMP_RESET_INTR_CLEARf 7494
#define PVTMON_SW_RESETBf 7495
#define PVTMON_TEMPERATURE_HIGH_THRESHOLDf 7496
#define PVTMON_TEMPERATURE_LOW_THRESHOLDf 7497
#define PVTMON_TEMP_HIGH_THRESHOLD_INTR_ENABLEf 7498
#define PVTMON_TEMP_LOW_THRESHOLD_INTR_ENABLEf 7499
#define PVT_DATAf 7500
#define PVT_MNTR_PWRDN_DEFAULTf 7501
#define PWACH_TOCPUf 7502
#define PWD_ALERT_SELf 7503
#define PWD_ENf 7504
#define PWD_INTR_CLEARf 7505
#define PWD_TM_ENf 7506
#define PWD_TST_STROBEf 7507
#define PWM_OFFSET_DISABLEf 7508
#define PWM_RATEf 7509
#define PWRDNBf 7510
#define PWRDWNf 7511
#define PWRDWN_CMLf 7512
#define PWRDWN_CML_LCf 7513
#define PWRON_PLL_LDO_AON_ONf 7514
#define QBUSf 7515
#define QDRP_RESETf 7516
#define QGROUP_VALIDf 7517
#define QMIN_USEDf 7518
#define QOS_PROFILE_IDf 7519
#define QRED_RESETf 7520
#define QSCH_INT_ENf 7521
#define QSCH_INT_SETf 7522
#define QSCH_INT_STATf 7523
#define QSPI_CLK_SELf 7524
#define QUAD0_DP0_THREAD_BASE_PORT_NUMf 7525
#define QUAD0_DP1_THREAD_BASE_PORT_NUMf 7526
#define QUAD0_DP2_THREAD_BASE_PORT_NUMf 7527
#define QUAD0_DP3_THREAD_BASE_PORT_NUMf 7528
#define QUAD0_EP_DP0_THREAD_BASE_PORT_NUMf 7529
#define QUAD0_EP_DP1_THREAD_BASE_PORT_NUMf 7530
#define QUAD0_EP_DP2_THREAD_BASE_PORT_NUMf 7531
#define QUAD0_EP_DP3_THREAD_BASE_PORT_NUMf 7532
#define QUAD0_EP_T0_THREAD_BASE_PORT_NUMf 7533
#define QUAD0_EP_T0_THREAD_NUMf 7534
#define QUAD0_EP_T1_THREAD_BASE_PORT_NUMf 7535
#define QUAD0_EP_T1_THREAD_NUMf 7536
#define QUAD0_T0_THREAD_BASE_PORT_NUMf 7537
#define QUAD0_T0_THREAD_NUMf 7538
#define QUAD0_T1_THREAD_BASE_PORT_NUMf 7539
#define QUAD0_T1_THREAD_NUMf 7540
#define QUAD0_THREAD_SWIZZLEf 7541
#define QUAD1_DP0_THREAD_BASE_PORT_NUMf 7542
#define QUAD1_DP1_THREAD_BASE_PORT_NUMf 7543
#define QUAD1_DP2_THREAD_BASE_PORT_NUMf 7544
#define QUAD1_DP3_THREAD_BASE_PORT_NUMf 7545
#define QUAD1_EP_DP0_THREAD_BASE_PORT_NUMf 7546
#define QUAD1_EP_DP1_THREAD_BASE_PORT_NUMf 7547
#define QUAD1_EP_DP2_THREAD_BASE_PORT_NUMf 7548
#define QUAD1_EP_DP3_THREAD_BASE_PORT_NUMf 7549
#define QUAD1_EP_T0_THREAD_BASE_PORT_NUMf 7550
#define QUAD1_EP_T0_THREAD_NUMf 7551
#define QUAD1_EP_T1_THREAD_BASE_PORT_NUMf 7552
#define QUAD1_EP_T1_THREAD_NUMf 7553
#define QUAD1_T0_THREAD_BASE_PORT_NUMf 7554
#define QUAD1_T0_THREAD_NUMf 7555
#define QUAD1_T1_THREAD_BASE_PORT_NUMf 7556
#define QUAD1_T1_THREAD_NUMf 7557
#define QUAD1_THREAD_SWIZZLEf 7558
#define QUAD2_DP0_THREAD_BASE_PORT_NUMf 7559
#define QUAD2_DP1_THREAD_BASE_PORT_NUMf 7560
#define QUAD2_DP2_THREAD_BASE_PORT_NUMf 7561
#define QUAD2_DP3_THREAD_BASE_PORT_NUMf 7562
#define QUAD2_EP_DP0_THREAD_BASE_PORT_NUMf 7563
#define QUAD2_EP_DP1_THREAD_BASE_PORT_NUMf 7564
#define QUAD2_EP_DP2_THREAD_BASE_PORT_NUMf 7565
#define QUAD2_EP_DP3_THREAD_BASE_PORT_NUMf 7566
#define QUAD2_EP_T0_THREAD_BASE_PORT_NUMf 7567
#define QUAD2_EP_T0_THREAD_NUMf 7568
#define QUAD2_EP_T1_THREAD_BASE_PORT_NUMf 7569
#define QUAD2_EP_T1_THREAD_NUMf 7570
#define QUAD2_T0_THREAD_BASE_PORT_NUMf 7571
#define QUAD2_T0_THREAD_NUMf 7572
#define QUAD2_T1_THREAD_BASE_PORT_NUMf 7573
#define QUAD2_T1_THREAD_NUMf 7574
#define QUAD2_THREAD_SWIZZLEf 7575
#define QUAD3_DP0_THREAD_BASE_PORT_NUMf 7576
#define QUAD3_DP1_THREAD_BASE_PORT_NUMf 7577
#define QUAD3_DP2_THREAD_BASE_PORT_NUMf 7578
#define QUAD3_DP3_THREAD_BASE_PORT_NUMf 7579
#define QUAD3_EP_DP0_THREAD_BASE_PORT_NUMf 7580
#define QUAD3_EP_DP1_THREAD_BASE_PORT_NUMf 7581
#define QUAD3_EP_DP2_THREAD_BASE_PORT_NUMf 7582
#define QUAD3_EP_DP3_THREAD_BASE_PORT_NUMf 7583
#define QUAD3_EP_T0_THREAD_BASE_PORT_NUMf 7584
#define QUAD3_EP_T0_THREAD_NUMf 7585
#define QUAD3_EP_T1_THREAD_BASE_PORT_NUMf 7586
#define QUAD3_EP_T1_THREAD_NUMf 7587
#define QUAD3_T0_THREAD_BASE_PORT_NUMf 7588
#define QUAD3_T0_THREAD_NUMf 7589
#define QUAD3_T1_THREAD_BASE_PORT_NUMf 7590
#define QUAD3_T1_THREAD_NUMf 7591
#define QUAD3_THREAD_SWIZZLEf 7592
#define QUANTIZED_AVG_QUALITY_MEASURE_ECC_ENf 7593
#define QUANTIZED_AVG_QUALITY_MEASURE_EN_COR_ERR_RPTf 7594
#define QUANTIZED_ITM_0_PORT_QSIZEf 7595
#define QUANTIZED_ITM_1_PORT_QSIZEf 7596
#define QUANTIZED_PORT_LOADINGf 7597
#define QUANTIZED_TOTAL_PORT_QSIZEf 7598
#define QUANTIZE_CONTROL_ECC_ENf 7599
#define QUANTIZE_CONTROL_EN_COR_ERR_RPTf 7600
#define QUEUEf 7601
#define QUEUE_BUFFER_USAGEf 7602
#define QUEUE_ENTRIES_FULL_INTR_ENf 7603
#define QUEUE_ENTRIES_FULL_INTR_OVRf 7604
#define QUEUE_ENTRIES_FULL_INTR_STATf 7605
#define QUEUE_WATERMARK_USAGEf 7606
#define QYEL_RESETf 7607
#define Q_BYTE_TOTAL_DROPf 7608
#define Q_PACKET_TOTAL_DROPf 7609
#define Q_PROFILE_SELf 7610
#define Q_SPIDf 7611
#define Q_WRED_PACKET_TOTAL_DROPf 7612
#define RADDRf 7613
#define RANDOM_OFFSET_CONFIGf 7614
#define RANDOM_SLAVE_STRETCHf 7615
#define RANGE_HIf 7616
#define RANGE_LOf 7617
#define RANKf 7618
#define RATE_ENf 7619
#define RATE_LIMIT_ENABLEf 7620
#define RATIO_HZ_0P25f 7621
#define RATIO_HZ_0P5f 7622
#define RATIO_HZ_1P0f 7623
#define RATIO_VT_0P25f 7624
#define RATIO_VT_0P5f 7625
#define RATIO_VT_1P0f 7626
#define RCPU_INTERUPT_ENABLEf 7627
#define RCPU_INTERUPT_STATUSf 7628
#define RC_PERST_Bf 7629
#define RDf 7630
#define RDSCLKf 7631
#define RD_BYTE_COUNTf 7632
#define RD_POINTERf 7633
#define RD_PTRf 7634
#define READ_ACK_TIMEf 7635
#define READ_DATAf 7636
#define READ_DATA_MASKf 7637
#define READ_IDf 7638
#define READ_INST_SWIZZLEf 7639
#define READ_PIPE_THREAD1f 7640
#define READ_SWIZZLEf 7641
#define REASONSf 7642
#define RECOVER_AM_IDLESf 7643
#define REDIRECT_SETf 7644
#define RED_RESUMEf 7645
#define RED_RESUME_LIMITf 7646
#define RED_SHARED_LIMITf 7647
#define RED_SP0f 7648
#define RED_SP1f 7649
#define RED_SP2f 7650
#define RED_SP3f 7651
#define REFADJ_MAX0f 7652
#define REFADJ_MAX1f 7653
#define REFADJ_MIN0f 7654
#define REFADJ_MIN1f 7655
#define REFCLK_DIV2f 7656
#define REFCLK_DIV4f 7657
#define REFCLK_GATING_DISf 7658
#define REFCLK_SOURCE_SELf 7659
#define REFCLK_TERM_SELf 7660
#define REFCMOSf 7661
#define REFERENCEf 7662
#define REFIN_ENf 7663
#define REFOUT_ENf 7664
#define REFRESHf 7665
#define REFRESHCOUNTf 7666
#define REFRESH_BYTESf 7667
#define REFRESH_CYCLE_PERIODf 7668
#define REFRESH_DISABLEf 7669
#define REFRESH_ERRf 7670
#define REFRESH_INDEXf 7671
#define REFRESH_JITTER_SELECTf 7672
#define REFRESH_MODEf 7673
#define REFRESH_SPACINGf 7674
#define REFRESH_TO_SBUS_RATIOf 7675
#define REFSELf 7676
#define REF_ALT_OFFSf 7677
#define REGBASEf 7678
#define REGINDEXf 7679
#define REGISTERf 7680
#define REGULAR_100G_MIN_SPACINGf 7681
#define REGULAR_200G_MIN_SPACINGf 7682
#define REGULAR_400G_MIN_SPACINGf 7683
#define REGULAR_50G_MIN_SPACINGf 7684
#define REG_HARD_RST_Bf 7685
#define RELEASE_ALL_CREDITSf 7686
#define RELEASE_CELLf 7687
#define RELOADf 7688
#define RELOAD_UNALIGNED_ERRf 7689
#define REMAPPED_IP_PROTOf 7690
#define REMAP_DATAf 7691
#define REMAP_TABLE_A_INDEXf 7692
#define REMAP_TABLE_B_INDEXf 7693
#define REMARK_CFIf 7694
#define REMARK_DOT1Pf 7695
#define REMARK_OUTER_DOT1Pf 7696
#define REMARK_OUTER_DSCPf 7697
#define REMOTE_CPU_ENf 7698
#define REMOTE_DELAY_LINE_DEPTHf 7699
#define REMOTE_FAULTf 7700
#define REMOTE_FAULT_DISABLEf 7701
#define REMOTE_FAULT_LIVE_STATUSf 7702
#define REMOTE_FAULT_STATUSf 7703
#define REMOVE_FAILOVER_LPBKf 7704
#define REMOVE_HG_HDR_SRC_PORTf 7705
#define REPLACE_ENABLE_BITMAPf 7706
#define REPLY_MEM_TMf 7707
#define REPL_GROUP_INFO_TBLf 7708
#define REPL_HEAD_TBLf 7709
#define REPL_LIST_POINTERf 7710
#define REPL_LIST_TBLf 7711
#define REPORT_ELEPHANTSf 7712
#define REPORT_EVICTIONSf 7713
#define REP_WORDSf 7714
#define REQUESTf 7715
#define REQUEST_VECTORf 7716
#define REQUEST_VECTOR_MASKf 7717
#define REQUEST_VECTOR_VALUEf 7718
#define REQ_CNTf 7719
#define REQ_MEM_TMf 7720
#define REQ_SINGLEf 7721
#define REQ_WORDSf 7722
#define RESCALCOMPf 7723
#define RESCAL_CTRLf 7724
#define RESCAL_CTRL_DFSf 7725
#define RESCAL_STATEf 7726
#define RESERVEf 7727
#define RESERVEDf 7728
#define RESERVED0f 7729
#define RESERVED1f 7730
#define RESERVED10f 7731
#define RESERVED11f 7732
#define RESERVED2f 7733
#define RESERVED3f 7734
#define RESERVED4f 7735
#define RESERVED5f 7736
#define RESERVED6f 7737
#define RESERVED7f 7738
#define RESERVED8f 7739
#define RESERVED9f 7740
#define RESERVED_0f 7741
#define RESERVED_1f 7742
#define RESERVED_15_12f 7743
#define RESERVED_1_MASKf 7744
#define RESERVED_2f 7745
#define RESERVED_202_188f 7746
#define RESERVED_202_193f 7747
#define RESERVED_255f 7748
#define RESERVED_2_2f 7749
#define RESERVED_2_2_0f 7750
#define RESERVED_2_2_1f 7751
#define RESERVED_2_2_2f 7752
#define RESERVED_2_2_3f 7753
#define RESERVED_2_MASKf 7754
#define RESERVED_3f 7755
#define RESERVED_3_MASKf 7756
#define RESERVED_4f 7757
#define RESERVED_414_400f 7758
#define RESERVED_414_413f 7759
#define RESERVED_5f 7760
#define RESERVED_5_MASKf 7761
#define RESERVED_6f 7762
#define RESERVED_6_MASKf 7763
#define RESERVED_7BITSf 7764
#define RESERVED_9f 7765
#define RESERVED_BITf 7766
#define RESERVED_BITSf 7767
#define RESERVED_DATAf 7768
#define RESERVED_FIELDf 7769
#define RESERVED_FOR_ECOf 7770
#define RESERVED_MASKf 7771
#define RESERVED_ROW13f 7772
#define RESERVED_ROW14f 7773
#define RESERVED_ROW15f 7774
#define RESETf 7775
#define RESETBf 7776
#define RESET_ALLf 7777
#define RESET_DESC_READ_SM_IDLEf 7778
#define RESET_DESC_RESP_COL_SM_IDLEf 7779
#define RESET_DESC_STATUS_WR_SM_IDLEf 7780
#define RESET_ENABLEf 7781
#define RESET_FLOW_CONTROL_TIMERS_ON_LINK_DOWNf 7782
#define RESET_MAX_USAGE_PER_EPOCHf 7783
#define RESET_MEM_RDWR_SM_IDLEf 7784
#define RESET_MPLS_ENABLEf 7785
#define RESET_MY_STATION_LOOKUP_RESULTf 7786
#define RESET_Nf 7787
#define RESET_OFFSETf 7788
#define RESET_OFFSET_REDf 7789
#define RESET_OFFSET_YELLOWf 7790
#define RESET_OUTSTANDING_CNTf 7791
#define RESET_SBUSf 7792
#define RESET_WRED_ENGINEf 7793
#define RESIDUAL_ECC_ENf 7794
#define RESIDUAL_ENf 7795
#define RESIDUE_EMPTY_PORT0f 7796
#define RESIDUE_EMPTY_PORT1f 7797
#define RESIDUE_EMPTY_PORT2f 7798
#define RESIDUE_EMPTY_PORT3f 7799
#define RESPONSE_CONTIGUOUS_WRITEf 7800
#define RESPONSE_ENDIANESSf 7801
#define RESPONSE_WRITE_DISABLEf 7802
#define RESPONSIVEf 7803
#define RESPONSIVE_CHANGE_PACKET_EXPf 7804
#define RESPONSIVE_DEFAULTf 7805
#define RESPONSIVE_DEFAULT_INT_CNf 7806
#define RESPONSIVE_DROPf 7807
#define RESPONSIVE_EXPf 7808
#define RESPONSIVE_GREEN_DROP_THDf 7809
#define RESPONSIVE_INCREMENT_ECN_COUNTERf 7810
#define RESPONSIVE_INT_CNf 7811
#define RESPONSIVE_INT_CN_VALIDf 7812
#define RESPONSIVE_RED_DROP_THDf 7813
#define RESPONSIVE_YELLOW_DROP_THDf 7814
#define RESP_MEM_TMf 7815
#define RESTARTf 7816
#define RESULT_ECCP_IN0f 7817
#define RESULT_ECC_CORRECTEDf 7818
#define RESULT_ECC_CORRUPTf 7819
#define RESULT_ECC_ERROR_ADDRf 7820
#define RESULT_ECC_ERROR_EVf 7821
#define RESULT_ECC_UNCORRECTABLEf 7822
#define RESULT_P_MODE_DISABLE_ECC_MEMf 7823
#define RESUME_LIMITf 7824
#define RESUME_LIMIT_REDf 7825
#define RESUME_LIMIT_YELLOWf 7826
#define RESUME_OFFSETf 7827
#define RESURRECTf 7828
#define RES_ENf 7829
#define REV_IDf 7830
#define REV_LETTERf 7831
#define REV_NUMf 7832
#define REV_NUMBERf 7833
#define RF_RBT_CTRLf 7834
#define RF_WBT_CTRLf 7835
#define RIGHT_BANK_HASH_ROTRf 7836
#define RIGHT_BANK_HASH_SELf 7837
#define RING_MAPf 7838
#define RING_NUM_SBUS_ID_0f 7839
#define RING_NUM_SBUS_ID_1f 7840
#define RING_NUM_SBUS_ID_10f 7841
#define RING_NUM_SBUS_ID_100f 7842
#define RING_NUM_SBUS_ID_101f 7843
#define RING_NUM_SBUS_ID_102f 7844
#define RING_NUM_SBUS_ID_103f 7845
#define RING_NUM_SBUS_ID_104f 7846
#define RING_NUM_SBUS_ID_105f 7847
#define RING_NUM_SBUS_ID_106f 7848
#define RING_NUM_SBUS_ID_107f 7849
#define RING_NUM_SBUS_ID_108f 7850
#define RING_NUM_SBUS_ID_109f 7851
#define RING_NUM_SBUS_ID_11f 7852
#define RING_NUM_SBUS_ID_110f 7853
#define RING_NUM_SBUS_ID_111f 7854
#define RING_NUM_SBUS_ID_112f 7855
#define RING_NUM_SBUS_ID_113f 7856
#define RING_NUM_SBUS_ID_114f 7857
#define RING_NUM_SBUS_ID_115f 7858
#define RING_NUM_SBUS_ID_116f 7859
#define RING_NUM_SBUS_ID_117f 7860
#define RING_NUM_SBUS_ID_118f 7861
#define RING_NUM_SBUS_ID_119f 7862
#define RING_NUM_SBUS_ID_12f 7863
#define RING_NUM_SBUS_ID_120f 7864
#define RING_NUM_SBUS_ID_121f 7865
#define RING_NUM_SBUS_ID_122f 7866
#define RING_NUM_SBUS_ID_123f 7867
#define RING_NUM_SBUS_ID_124f 7868
#define RING_NUM_SBUS_ID_125f 7869
#define RING_NUM_SBUS_ID_126f 7870
#define RING_NUM_SBUS_ID_127f 7871
#define RING_NUM_SBUS_ID_13f 7872
#define RING_NUM_SBUS_ID_14f 7873
#define RING_NUM_SBUS_ID_15f 7874
#define RING_NUM_SBUS_ID_16f 7875
#define RING_NUM_SBUS_ID_17f 7876
#define RING_NUM_SBUS_ID_18f 7877
#define RING_NUM_SBUS_ID_19f 7878
#define RING_NUM_SBUS_ID_2f 7879
#define RING_NUM_SBUS_ID_20f 7880
#define RING_NUM_SBUS_ID_21f 7881
#define RING_NUM_SBUS_ID_22f 7882
#define RING_NUM_SBUS_ID_23f 7883
#define RING_NUM_SBUS_ID_24f 7884
#define RING_NUM_SBUS_ID_25f 7885
#define RING_NUM_SBUS_ID_26f 7886
#define RING_NUM_SBUS_ID_27f 7887
#define RING_NUM_SBUS_ID_28f 7888
#define RING_NUM_SBUS_ID_29f 7889
#define RING_NUM_SBUS_ID_3f 7890
#define RING_NUM_SBUS_ID_30f 7891
#define RING_NUM_SBUS_ID_31f 7892
#define RING_NUM_SBUS_ID_32f 7893
#define RING_NUM_SBUS_ID_33f 7894
#define RING_NUM_SBUS_ID_34f 7895
#define RING_NUM_SBUS_ID_35f 7896
#define RING_NUM_SBUS_ID_36f 7897
#define RING_NUM_SBUS_ID_37f 7898
#define RING_NUM_SBUS_ID_38f 7899
#define RING_NUM_SBUS_ID_39f 7900
#define RING_NUM_SBUS_ID_4f 7901
#define RING_NUM_SBUS_ID_40f 7902
#define RING_NUM_SBUS_ID_41f 7903
#define RING_NUM_SBUS_ID_42f 7904
#define RING_NUM_SBUS_ID_43f 7905
#define RING_NUM_SBUS_ID_44f 7906
#define RING_NUM_SBUS_ID_45f 7907
#define RING_NUM_SBUS_ID_46f 7908
#define RING_NUM_SBUS_ID_47f 7909
#define RING_NUM_SBUS_ID_48f 7910
#define RING_NUM_SBUS_ID_49f 7911
#define RING_NUM_SBUS_ID_5f 7912
#define RING_NUM_SBUS_ID_50f 7913
#define RING_NUM_SBUS_ID_51f 7914
#define RING_NUM_SBUS_ID_52f 7915
#define RING_NUM_SBUS_ID_53f 7916
#define RING_NUM_SBUS_ID_54f 7917
#define RING_NUM_SBUS_ID_55f 7918
#define RING_NUM_SBUS_ID_56f 7919
#define RING_NUM_SBUS_ID_57f 7920
#define RING_NUM_SBUS_ID_58f 7921
#define RING_NUM_SBUS_ID_59f 7922
#define RING_NUM_SBUS_ID_6f 7923
#define RING_NUM_SBUS_ID_60f 7924
#define RING_NUM_SBUS_ID_61f 7925
#define RING_NUM_SBUS_ID_62f 7926
#define RING_NUM_SBUS_ID_63f 7927
#define RING_NUM_SBUS_ID_64f 7928
#define RING_NUM_SBUS_ID_65f 7929
#define RING_NUM_SBUS_ID_66f 7930
#define RING_NUM_SBUS_ID_67f 7931
#define RING_NUM_SBUS_ID_68f 7932
#define RING_NUM_SBUS_ID_69f 7933
#define RING_NUM_SBUS_ID_7f 7934
#define RING_NUM_SBUS_ID_70f 7935
#define RING_NUM_SBUS_ID_71f 7936
#define RING_NUM_SBUS_ID_72f 7937
#define RING_NUM_SBUS_ID_73f 7938
#define RING_NUM_SBUS_ID_74f 7939
#define RING_NUM_SBUS_ID_75f 7940
#define RING_NUM_SBUS_ID_76f 7941
#define RING_NUM_SBUS_ID_77f 7942
#define RING_NUM_SBUS_ID_78f 7943
#define RING_NUM_SBUS_ID_79f 7944
#define RING_NUM_SBUS_ID_8f 7945
#define RING_NUM_SBUS_ID_80f 7946
#define RING_NUM_SBUS_ID_81f 7947
#define RING_NUM_SBUS_ID_82f 7948
#define RING_NUM_SBUS_ID_83f 7949
#define RING_NUM_SBUS_ID_84f 7950
#define RING_NUM_SBUS_ID_85f 7951
#define RING_NUM_SBUS_ID_86f 7952
#define RING_NUM_SBUS_ID_87f 7953
#define RING_NUM_SBUS_ID_88f 7954
#define RING_NUM_SBUS_ID_89f 7955
#define RING_NUM_SBUS_ID_9f 7956
#define RING_NUM_SBUS_ID_90f 7957
#define RING_NUM_SBUS_ID_91f 7958
#define RING_NUM_SBUS_ID_92f 7959
#define RING_NUM_SBUS_ID_93f 7960
#define RING_NUM_SBUS_ID_94f 7961
#define RING_NUM_SBUS_ID_95f 7962
#define RING_NUM_SBUS_ID_96f 7963
#define RING_NUM_SBUS_ID_97f 7964
#define RING_NUM_SBUS_ID_98f 7965
#define RING_NUM_SBUS_ID_99f 7966
#define RLD_STS_UPD_DISf 7967
#define RL_CREDIT_OVERFLOWf 7968
#define RL_CREDIT_UNDERFLOWf 7969
#define RL_DISABLEf 7970
#define RL_INT_ENf 7971
#define RL_INT_SETf 7972
#define RL_INT_STATf 7973
#define RL_THDf 7974
#define RMNG_REPSf 7975
#define ROBUST_HASH_ENf 7976
#define ROBUST_HASH_INSTANCE_SELECTf 7977
#define ROFSf 7978
#define ROSC_THR1_INTR_CLEARf 7979
#define ROSC_THR2_INTR_CLEARf 7980
#define ROUTED_PKTf 7981
#define RO_3V_LDMOS_CMOSf 7982
#define RO_3V_LDMOS_NMOSf 7983
#define RO_3V_LDMOS_PMOSf 7984
#define RO_EN_LVT11f 7985
#define RO_EN_LVT8f 7986
#define RO_EN_SVT11f 7987
#define RO_EN_SVT8f 7988
#define RO_EN_ULVT11f 7989
#define RO_EN_ULVT8f 7990
#define RO_LVT_CMOSf 7991
#define RO_LVT_CMOS_CPP64f 7992
#define RO_LVT_NMOSf 7993
#define RO_LVT_NMOS_CPP64f 7994
#define RO_LVT_PMOSf 7995
#define RO_LVT_PMOS_CPP64f 7996
#define RO_OSC_M2_GREENf 7997
#define RO_OSC_M2_REDf 7998
#define RO_OSC_M3_GREENf 7999
#define RO_OSC_M3_REDf 8000
#define RO_OSC_M4f 8001
#define RO_OSC_M5f 8002
#define RO_SRAM_NMOSf 8003
#define RO_SRAM_PMOSf 8004
#define RO_SVT_CMOSf 8005
#define RO_SVT_CMOS_CPP64f 8006
#define RO_SVT_NMOSf 8007
#define RO_SVT_NMOS_CPP64f 8008
#define RO_SVT_PMOSf 8009
#define RO_SVT_PMOS_CPP64f 8010
#define RO_ULVT_CMOSf 8011
#define RO_ULVT_CMOS_CPP64f 8012
#define RO_ULVT_CMOS_CPP76f 8013
#define RO_ULVT_NMOSf 8014
#define RO_ULVT_NMOS_CPP64f 8015
#define RO_ULVT_PMOSf 8016
#define RO_ULVT_PMOS_CPP64f 8017
#define RPEf 8018
#define RPE_1BIT_ECCERRf 8019
#define RPE_2BIT_ECCERRf 8020
#define RPE_CLK_ENf 8021
#define RPE_IPINTF_WRR_WEIGHTf 8022
#define RPE_PIO_MEMDMA_PKT_DROPf 8023
#define RPE_PIO_MEMDMA_PKT_DROP_CLRf 8024
#define RPE_SCHAN_SBUSDMA_PKT_DROPf 8025
#define RPE_SCHAN_SBUSDMA_PKT_DROP_CLRf 8026
#define RPE_SCHAN_SBUSDMA_SBUS_WRR_WEIGHTf 8027
#define RQEFF_OVRF_INT_ENf 8028
#define RQEFF_OVRF_INT_SETf 8029
#define RQEFF_OVRF_INT_STATf 8030
#define RQEFF_UNDF_INT_ENf 8031
#define RQEFF_UNDF_INT_SETf 8032
#define RQEFF_UNDF_INT_STATf 8033
#define RQE_CELL0_INFOf 8034
#define RQE_CELL1_INFOf 8035
#define RQE_CELL2_INFOf 8036
#define RQE_CELL3_INFOf 8037
#define RQE_CELL4_INFOf 8038
#define RQE_CELL5_INFOf 8039
#define RQE_CELL6_INFOf 8040
#define RQE_CELL7_INFOf 8041
#define RQE_CELL8_INFOf 8042
#define RQE_CELL9_INFOf 8043
#define RQE_CELL_FREE_LISTf 8044
#define RQE_CELL_LINK_LISTf 8045
#define RQE_CELL_QUEUEf 8046
#define RQE_CPU_COSf 8047
#define RQE_FIFOf 8048
#define RQE_FIFO_OVERFLOWf 8049
#define RQE_FIFO_OVERFLOW_STATf 8050
#define RQE_INFOTBL_FL_ERRf 8051
#define RQE_INFO_IDXf 8052
#define RQE_INFO_INDXf 8053
#define RQE_INFO_TABLEf 8054
#define RQE_INT_ENf 8055
#define RQE_INT_SETf 8056
#define RQE_INT_STATf 8057
#define RQE_PFF_OVRF_INT_ENf 8058
#define RQE_PFF_OVRF_INT_SETf 8059
#define RQE_PFF_OVRF_INT_STATf 8060
#define RQE_PFF_UNDF_INT_ENf 8061
#define RQE_PFF_UNDF_INT_SETf 8062
#define RQE_PFF_UNDF_INT_STATf 8063
#define RQE_PIPELINE_FCFIFOf 8064
#define RQE_PKTQ_FREE_LISTf 8065
#define RQE_PKTQ_LINK_LISTf 8066
#define RQE_PKT_INFOf 8067
#define RQE_PKT_QUEUEf 8068
#define RQE_PORT_TO_DEVICE_PORT_MAPPINGf 8069
#define RQE_QUEUEf 8070
#define RQE_Q_NUMf 8071
#define RQE_REPL_PORT_AGG_MAPf 8072
#define RQE_SELECTEDf 8073
#define RSELf 8074
#define RSFEC_SYMBOL_ERROR_MIB_DATAf 8075
#define RSPANv_ADD_GSHf 8076
#define RSPANv_RESERVEDf 8077
#define RSPANv_RSPAN_VLAN_TAGf 8078
#define RSPANv_UNTAG_PAYLOADf 8079
#define RSTB_HWf 8080
#define RSVf 8081
#define RSV0f 8082
#define RSV1f 8083
#define RSVDf 8084
#define RSVD0f 8085
#define RSVD1f 8086
#define RSVD2f 8087
#define RSVD3f 8088
#define RSVD3_1f 8089
#define RSVD4f 8090
#define RSVD_0f 8091
#define RSVD_1f 8092
#define RSVD_2f 8093
#define RSVD_3f 8094
#define RSVD_4f 8095
#define RSVD_5f 8096
#define RS_FEC_CWM_NIBBLE_MATCH_COUNTf 8097
#define RS_FEC_SYMBOL_ERROR_COUNT_THRESHOLDf 8098
#define RS_FEC_SYMBOL_ERROR_WINDOW_MODEf 8099
#define RS_FEC_SYNC_HEADER_MODEf 8100
#define RS_SOFT_RESETf 8101
#define RTAGf 8102
#define RTAG7_FLOW_BASED_HASHf 8103
#define RTAG7_FLOW_BASED_HASH_ECC_ENf 8104
#define RTAG7_PORT_BASED_HASHf 8105
#define RTAG7_PORT_BASED_HASH_ECC_ENf 8106
#define RTAG7_PORT_LBNf 8107
#define RTS0_MHOST0f 8108
#define RTS0_MHOST1f 8109
#define RTS1_MHOST0f 8110
#define RTS1_MHOST1f 8111
#define RUNf 8112
#define RUNT_THRESHOLDf 8113
#define RW_TYPEf 8114
#define RXBUF_THRESHOLDf 8115
#define RXRAMf 8116
#define RX_ANY_STARTf 8117
#define RX_CDC_DOUBLE_BIT_ERRf 8118
#define RX_CDC_ECC_CTRL_ENf 8119
#define RX_CDC_FORCE_DOUBLE_BIT_ERRf 8120
#define RX_CDC_FORCE_SINGLE_BIT_ERRf 8121
#define RX_CDC_MEM_CTRL_TMf 8122
#define RX_CDC_SINGLE_BIT_ERRf 8123
#define RX_DUAL_CYCLE_TDM_ENf 8124
#define RX_ENf 8125
#define RX_FLEX_TDM_ENABLEf 8126
#define RX_FLOWCONTROL_REQ_FULLf 8127
#define RX_LLFC_ENf 8128
#define RX_LLFC_FC_OBJ_LOGICALf 8129
#define RX_LLFC_FC_OBJ_PHYSICALf 8130
#define RX_LLFC_MSG_TYPE_LOGICALf 8131
#define RX_LLFC_MSG_TYPE_PHYSICALf 8132
#define RX_MAX_SIZEf 8133
#define RX_MPP0_1588_STEP_DELAY_FRAC_NS_0f 8134
#define RX_MPP0_1588_STEP_DELAY_FRAC_NS_1f 8135
#define RX_MPP0_1588_STEP_DELAY_FRAC_NS_2f 8136
#define RX_MPP0_1588_STEP_DELAY_FRAC_NS_3f 8137
#define RX_MPP0_1588_STEP_DELAY_INT_NS_0f 8138
#define RX_MPP0_1588_STEP_DELAY_INT_NS_1f 8139
#define RX_MPP0_1588_STEP_DELAY_INT_NS_2f 8140
#define RX_MPP0_1588_STEP_DELAY_INT_NS_3f 8141
#define RX_MPP0_1588_VL_0f 8142
#define RX_MPP0_1588_VL_1f 8143
#define RX_MPP0_1588_VL_2f 8144
#define RX_MPP0_1588_VL_3f 8145
#define RX_MPP1_1588_STEP_DELAY_FRAC_NS_0f 8146
#define RX_MPP1_1588_STEP_DELAY_FRAC_NS_1f 8147
#define RX_MPP1_1588_STEP_DELAY_FRAC_NS_2f 8148
#define RX_MPP1_1588_STEP_DELAY_FRAC_NS_3f 8149
#define RX_MPP1_1588_STEP_DELAY_INT_NS_0f 8150
#define RX_MPP1_1588_STEP_DELAY_INT_NS_1f 8151
#define RX_MPP1_1588_STEP_DELAY_INT_NS_2f 8152
#define RX_MPP1_1588_STEP_DELAY_INT_NS_3f 8153
#define RX_MPP1_1588_VL_0f 8154
#define RX_MPP1_1588_VL_1f 8155
#define RX_MPP1_1588_VL_2f 8156
#define RX_MPP1_1588_VL_3f 8157
#define RX_MSG_OVERFLOWf 8158
#define RX_NON_LINEAR_QUAD_TDM_ENf 8159
#define RX_PASS_CTRLf 8160
#define RX_PASS_PAUSEf 8161
#define RX_PASS_PFCf 8162
#define RX_PAUSE_ENf 8163
#define RX_PFC_ENf 8164
#define RX_PKT_BUF_1BIT_ECCERRf 8165
#define RX_PKT_BUF_2BIT_ECCERRf 8166
#define RX_PKT_OVERFLOWf 8167
#define RX_PORT_ENf 8168
#define RX_SAf 8169
#define RX_TIMER_BYTE_ADJUSTf 8170
#define RX_TIMER_BYTE_ADJUST_ENf 8171
#define RX_TS_DELAY_REQ_DROPf 8172
#define RX_TS_DELAY_REQ_TO_CPUf 8173
#define RX_TS_DELAY_RESP_DROPf 8174
#define RX_TS_DELAY_RESP_TO_CPUf 8175
#define RX_TS_FOLLOW_UP_DROPf 8176
#define RX_TS_FOLLOW_UP_TO_CPUf 8177
#define RX_TS_MSG_TYPE_11_DROPf 8178
#define RX_TS_MSG_TYPE_11_TO_CPUf 8179
#define RX_TS_MSG_TYPE_12_DROPf 8180
#define RX_TS_MSG_TYPE_12_TO_CPUf 8181
#define RX_TS_MSG_TYPE_13_DROPf 8182
#define RX_TS_MSG_TYPE_13_TO_CPUf 8183
#define RX_TS_MSG_TYPE_14_DROPf 8184
#define RX_TS_MSG_TYPE_14_TO_CPUf 8185
#define RX_TS_MSG_TYPE_15_DROPf 8186
#define RX_TS_MSG_TYPE_15_TO_CPUf 8187
#define RX_TS_MSG_TYPE_4_DROPf 8188
#define RX_TS_MSG_TYPE_4_TO_CPUf 8189
#define RX_TS_MSG_TYPE_5_DROPf 8190
#define RX_TS_MSG_TYPE_5_TO_CPUf 8191
#define RX_TS_MSG_TYPE_6_DROPf 8192
#define RX_TS_MSG_TYPE_6_TO_CPUf 8193
#define RX_TS_MSG_TYPE_7_DROPf 8194
#define RX_TS_MSG_TYPE_7_TO_CPUf 8195
#define RX_TS_PDELAY_REQ_DROPf 8196
#define RX_TS_PDELAY_REQ_TO_CPUf 8197
#define RX_TS_PDELAY_RESP_DROPf 8198
#define RX_TS_PDELAY_RESP_FOLLOW_UP_DROPf 8199
#define RX_TS_PDELAY_RESP_FOLLOW_UP_TO_CPUf 8200
#define RX_TS_PDELAY_RESP_TO_CPUf 8201
#define RX_TS_SYNC_DROPf 8202
#define RX_TS_SYNC_TO_CPUf 8203
#define S0f 8204
#define S1f 8205
#define S2f 8206
#define S3f 8207
#define S4f 8208
#define S5f 8209
#define S6f 8210
#define S7f 8211
#define SAf 8212
#define SAF_CELLS_IN_EB_CNTRf 8213
#define SAF_CELL_TAGf 8214
#define SAF_DIS_EX1f 8215
#define SAF_PKTS_IN_EB_CNTRf 8216
#define SAMPLESf 8217
#define SAMPLE_COUNTf 8218
#define SAMPLE_POOLf 8219
#define SAMPLE_POOL_SNAPSHOTf 8220
#define SAMPLE_THRESHOLDf 8221
#define SAMPLE_WINDOWf 8222
#define SAMPLING_PERIODf 8223
#define SAMPLING_WND_START_TIMEf 8224
#define SATURATE_ENABLEf 8225
#define SA_HIf 8226
#define SA_LOf 8227
#define SA_UPDATE_ENABLEf 8228
#define SBUSACK_ERRORf 8229
#define SBUSACK_NACKf 8230
#define SBUSACK_TIMEOUTf 8231
#define SBUSACK_WRONG_BEATCOUNTf 8232
#define SBUSACK_WRONG_OPCODEf 8233
#define SBUSDMA_ACTIVEf 8234
#define SBUSDMA_CH0_1BIT_ECCERRf 8235
#define SBUSDMA_CH0_2BIT_ECCERRf 8236
#define SBUSDMA_CH0_DONEf 8237
#define SBUSDMA_CH1_1BIT_ECCERRf 8238
#define SBUSDMA_CH1_2BIT_ECCERRf 8239
#define SBUSDMA_CH1_DONEf 8240
#define SBUSDMA_CH2_1BIT_ECCERRf 8241
#define SBUSDMA_CH2_2BIT_ECCERRf 8242
#define SBUSDMA_CH2_DONEf 8243
#define SBUSDMA_CH3_1BIT_ECCERRf 8244
#define SBUSDMA_CH3_2BIT_ECCERRf 8245
#define SBUSDMA_CH3_DONEf 8246
#define SBUSDMA_CH4_1BIT_ECCERRf 8247
#define SBUSDMA_CH4_2BIT_ECCERRf 8248
#define SBUSDMA_CH4_DONEf 8249
#define SBUSDMA_CH5_1BIT_ECCERRf 8250
#define SBUSDMA_CH5_2BIT_ECCERRf 8251
#define SBUSDMA_CH5_DONEf 8252
#define SBUSDMA_CH6_1BIT_ECCERRf 8253
#define SBUSDMA_CH6_2BIT_ECCERRf 8254
#define SBUSDMA_CH6_DONEf 8255
#define SBUSDMA_CH7_1BIT_ECCERRf 8256
#define SBUSDMA_CH7_2BIT_ECCERRf 8257
#define SBUSDMA_CH7_DONEf 8258
#define SBUS_BCAST_BLOCK_IDf 8259
#define SBUS_BCAST_BLOCK_ID_MSBf 8260
#define SBUS_CHAIN_LASTf 8261
#define SBUS_OPPORTUNISTICf 8262
#define SBUS_SPACINGf 8263
#define SBUS_SPLIT_ERR_CHK_OVERRIDEf 8264
#define SCALEf 8265
#define SCB_INT_ENf 8266
#define SCB_INT_SETf 8267
#define SCB_INT_STATf 8268
#define SCC_COUNTf 8269
#define SCHAN_CH0_OP_DONEf 8270
#define SCHAN_CH1_OP_DONEf 8271
#define SCHAN_CH2_OP_DONEf 8272
#define SCHAN_CH3_OP_DONEf 8273
#define SCHAN_CH4_OP_DONEf 8274
#define SCHAN_CH5_OP_DONEf 8275
#define SCHAN_CH6_OP_DONEf 8276
#define SCHAN_CH7_OP_DONEf 8277
#define SCHAN_CH8_OP_DONEf 8278
#define SCHAN_CH9_OP_DONEf 8279
#define SCHAN_ERRORf 8280
#define SCHAN_FIFO_0_1BIT_ECCERRf 8281
#define SCHAN_FIFO_0_2BIT_ECCERRf 8282
#define SCHAN_FIFO_0_CH0_DONEf 8283
#define SCHAN_FIFO_0_CH1_DONEf 8284
#define SCHAN_FIFO_0_MEMWR_WRR_WEIGHTf 8285
#define SCHAN_FIFO_1_1BIT_ECCERRf 8286
#define SCHAN_FIFO_1_2BIT_ECCERRf 8287
#define SCHAN_FIFO_1_CH0_DONEf 8288
#define SCHAN_FIFO_1_CH1_DONEf 8289
#define SCHAN_FIFO_1_MEMWR_WRR_WEIGHTf 8290
#define SCHAN_SBUSDMA_1BIT_ECCERRf 8291
#define SCHAN_SBUSDMA_2BIT_ECCERRf 8292
#define SCH_Q_NUM_0f 8293
#define SCH_Q_NUM_1f 8294
#define SCH_Q_NUM_10f 8295
#define SCH_Q_NUM_11f 8296
#define SCH_Q_NUM_2f 8297
#define SCH_Q_NUM_3f 8298
#define SCH_Q_NUM_4f 8299
#define SCH_Q_NUM_5f 8300
#define SCH_Q_NUM_6f 8301
#define SCH_Q_NUM_7f 8302
#define SCH_Q_NUM_8f 8303
#define SCH_Q_NUM_9f 8304
#define SCRATCHf 8305
#define SCR_MODEf 8306
#define SC_RBT_CTRLf 8307
#define SC_WBT_CTRLf 8308
#define SEARCH_MASKf 8309
#define SECOND_TIMEf 8310
#define SEEDf 8311
#define SEED_1f 8312
#define SEED_2f 8313
#define SEED_HIf 8314
#define SEED_LOf 8315
#define SELf 8316
#define SELECTf 8317
#define SELECTOR_0_ENf 8318
#define SELECTOR_1_ENf 8319
#define SELECTOR_2_ENf 8320
#define SELECTOR_3_ENf 8321
#define SELECTOR_4_ENf 8322
#define SELECTOR_5_ENf 8323
#define SELECTOR_6_ENf 8324
#define SELECTOR_7_ENf 8325
#define SELECTOR_FOR_BIT_0f 8326
#define SELECTOR_FOR_BIT_1f 8327
#define SELECTOR_FOR_BIT_2f 8328
#define SELECTOR_FOR_BIT_3f 8329
#define SELECTOR_FOR_BIT_4f 8330
#define SELECTOR_FOR_BIT_5f 8331
#define SELECTOR_FOR_BIT_6f 8332
#define SELECTOR_FOR_BIT_7f 8333
#define SELECT_CURRENT_USED_ENTRIESf 8334
#define SELECT_SP_MPLS_EXP_MAPPING_2f 8335
#define SEL_1f 8336
#define SEL_2f 8337
#define SEL_INT_PHYf 8338
#define SEND_DONEf 8339
#define SENSOR_IDXf 8340
#define SEQUENCER_INITf 8341
#define SEQUENCE_IDf 8342
#define SEQ_MASK_CEN_ROSCf 8343
#define SEQ_MASK_PVT_MNTRf 8344
#define SEQ_NUMf 8345
#define SERVICE_COMPLETEf 8346
#define SER_CHECK_FAILf 8347
#define SER_ENf 8348
#define SER_FIFO_NON_EMPTYf 8349
#define SER_PKT_DROP_ENf 8350
#define SER_STICKY_BIT_CLEARf 8351
#define SET_PROT_STATUSf 8352
#define SFLOWv_SFLOW_HEADER_DAf 8353
#define SFLOWv_SFLOW_HEADER_DA_SAf 8354
#define SFLOWv_SFLOW_HEADER_ETYPEf 8355
#define SFLOWv_SFLOW_HEADER_ETYPE_V4_UDPf 8356
#define SFLOWv_SFLOW_HEADER_SAf 8357
#define SFLOWv_SFLOW_HEADER_UDPf 8358
#define SFLOWv_SFLOW_HEADER_V4f 8359
#define SFLOWv_SFLOW_HEADER_VLAN_TAGf 8360
#define SFLOW_ING_DATA_SOURCEf 8361
#define SFLOW_ING_FLEX_DATA_SOURCEf 8362
#define SFLOW_SETf 8363
#define SFLOW_SET_ENABLEf 8364
#define SFLOW_V6v_SFLOW_HEADER_DAf 8365
#define SFLOW_V6v_SFLOW_HEADER_DA_SAf 8366
#define SFLOW_V6v_SFLOW_HEADER_ETYPEf 8367
#define SFLOW_V6v_SFLOW_HEADER_SAf 8368
#define SFLOW_V6v_SFLOW_HEADER_UDPf 8369
#define SFLOW_V6v_SFLOW_HEADER_V6f 8370
#define SFLOW_V6v_SFLOW_HEADER_V6_UDPf 8371
#define SFLOW_V6v_SFLOW_HEADER_VLAN_TAGf 8372
#define SGf 8373
#define SGN_DETf 8374
#define SHADOW_POOLf 8375
#define SHARED_ALPHAf 8376
#define SHARED_COUNTf 8377
#define SHARED_COUNT_0f 8378
#define SHARED_COUNT_1f 8379
#define SHARED_COUNT_2f 8380
#define SHARED_COUNT_3f 8381
#define SHARED_COUNT_DROP_STATEf 8382
#define SHARED_COUNT_DROP_STATE_0f 8383
#define SHARED_COUNT_DROP_STATE_1f 8384
#define SHARED_COUNT_DROP_STATE_2f 8385
#define SHARED_COUNT_DROP_STATE_3f 8386
#define SHARED_COUNT_MONf 8387
#define SHARED_COUNT_MON_0f 8388
#define SHARED_COUNT_MON_1f 8389
#define SHARED_COUNT_MON_2f 8390
#define SHARED_COUNT_MON_3f 8391
#define SHARED_FRAG_ID_ENABLEf 8392
#define SHARED_LIMITf 8393
#define SHARED_LIMIT_OFFSET_REDf 8394
#define SHARED_LIMIT_OFFSET_YELLOWf 8395
#define SHARED_LIMIT_PCT_REDf 8396
#define SHARED_LIMIT_PCT_YELLOWf 8397
#define SHARED_LIMIT_REDf 8398
#define SHARED_LIMIT_YELLOWf 8399
#define SHARED_RESUMEf 8400
#define SHARED_TABLE_IPMC_SIZEf 8401
#define SHARED_TABLE_L2MC_SIZEf 8402
#define SHIFT_1f 8403
#define SHIFT_2f 8404
#define SIGNATUREf 8405
#define SIG_DETf 8406
#define SINGLE_BIT_ECCERRf 8407
#define SINGLE_BIT_ERRf 8408
#define SINGLE_BIT_ERR_BNK_0f 8409
#define SINGLE_BIT_ERR_BNK_1f 8410
#define SINGLE_BIT_ERR_DETECTEDf 8411
#define SINGLE_BIT_ERR_DETECTED_HOST_MEMf 8412
#define SINGLE_BIT_ERR_DETECTED_IN_HOSTRD_MEMf 8413
#define SINGLE_BIT_ERR_DETECTED_IN_REPLY_MEMf 8414
#define SINGLE_BIT_ERR_DETECTED_IN_REQ_MEMf 8415
#define SINGLE_BIT_ERR_IN_CMD_MEMf 8416
#define SINGLE_BIT_ERR_IN_DATA_MEMf 8417
#define SINGLE_BIT_ERR_IN_LLIST_MEMf 8418
#define SINGLE_BIT_ERR_IN_RESP_MEMf 8419
#define SIPf 8420
#define SIP_0f 8421
#define SIP_1f 8422
#define SIP_IPV4f 8423
#define SIP_IPV6f 8424
#define SIP_IPV6_B0f 8425
#define SIP_IPV6_B1f 8426
#define SIP_IPV6_B2f 8427
#define SIP_IPV6_B3f 8428
#define SIX_CELL_100G_SPACINGf 8429
#define SIX_CELL_200G_SPACINGf 8430
#define SIX_CELL_400G_SPACINGf 8431
#define SIX_CELL_50G_SPACINGf 8432
#define SIX_CELL_CPU_SPACINGf 8433
#define SIZE0_SEL_0f 8434
#define SIZE0_SEL_1f 8435
#define SIZE0_SEL_2f 8436
#define SIZE0_SEL_3f 8437
#define SIZE0_SEL_FULLf 8438
#define SKIPf 8439
#define SKIP_STARTf 8440
#define SLAVE_ABORTf 8441
#define SLAVE_PECf 8442
#define SLAVE_RD_EVENT_ENf 8443
#define SLAVE_RD_STATUSf 8444
#define SLAVE_RX_EVENTf 8445
#define SLAVE_RX_EVENT_ENf 8446
#define SLAVE_RX_FIFO_FLUSHf 8447
#define SLAVE_RX_FIFO_FULLf 8448
#define SLAVE_RX_FIFO_FULL_ENf 8449
#define SLAVE_RX_FIFO_THRESHOLDf 8450
#define SLAVE_RX_PKT_COUNTf 8451
#define SLAVE_RX_THRESHOLD_HITf 8452
#define SLAVE_RX_THRESHOLD_HIT_ENf 8453
#define SLAVE_SMBUS_RD_DATAf 8454
#define SLAVE_SMBUS_WR_DATAf 8455
#define SLAVE_START_BUSYf 8456
#define SLAVE_START_BUSY_COMMANDf 8457
#define SLAVE_START_BUSY_ENf 8458
#define SLAVE_STATUSf 8459
#define SLAVE_TX_FIFO_FLUSHf 8460
#define SLAVE_TX_UNDERRUN_ENf 8461
#define SLAVE_WR_STATUSf 8462
#define SLEEPDEEPf 8463
#define SLEEPHOLDACKf 8464
#define SLEEPHOLDREQNf 8465
#define SLEEPINGf 8466
#define SLICE0_DATA_READ_AXIIDf 8467
#define SLICE0_DATA_READ_WRR_WEIGHTf 8468
#define SLICE0_DATA_WRITE_WRR_WEIGHTf 8469
#define SLICE0_DESC_READ_AXIIDf 8470
#define SLICE0_DESC_READ_WRR_WEIGHTf 8471
#define SLICE0_DESC_WRITE_WRR_WEIGHTf 8472
#define SLICE0_ECC_CHECK_ENf 8473
#define SLICE0_MAX_BUFLIMITf 8474
#define SLICE0_MEMWR_WRR_WEIGHTf 8475
#define SLICE0_MIN_BUFLIMITf 8476
#define SLICE0_THRESHOLDf 8477
#define SLICE0_WRR_WEIGHTf 8478
#define SLICE1_0_PAIRINGf 8479
#define SLICE1_DATA_READ_AXIIDf 8480
#define SLICE1_DATA_READ_WRR_WEIGHTf 8481
#define SLICE1_DATA_WRITE_WRR_WEIGHTf 8482
#define SLICE1_DESC_READ_AXIIDf 8483
#define SLICE1_DESC_READ_WRR_WEIGHTf 8484
#define SLICE1_DESC_WRITE_WRR_WEIGHTf 8485
#define SLICE1_ECC_CHECK_ENf 8486
#define SLICE1_MAX_BUFLIMITf 8487
#define SLICE1_MEMWR_WRR_WEIGHTf 8488
#define SLICE1_MIN_BUFLIMITf 8489
#define SLICE1_THRESHOLDf 8490
#define SLICE1_WRR_WEIGHTf 8491
#define SLICE2_DATA_READ_AXIIDf 8492
#define SLICE2_DATA_READ_WRR_WEIGHTf 8493
#define SLICE2_DATA_WRITE_WRR_WEIGHTf 8494
#define SLICE2_DESC_READ_AXIIDf 8495
#define SLICE2_DESC_READ_WRR_WEIGHTf 8496
#define SLICE2_DESC_WRITE_WRR_WEIGHTf 8497
#define SLICE2_ECC_CHECK_ENf 8498
#define SLICE2_MAX_BUFLIMITf 8499
#define SLICE2_MEMWR_WRR_WEIGHTf 8500
#define SLICE2_MIN_BUFLIMITf 8501
#define SLICE2_THRESHOLDf 8502
#define SLICE2_WRR_WEIGHTf 8503
#define SLICE3_2_PAIRINGf 8504
#define SLICE3_DATA_READ_AXIIDf 8505
#define SLICE3_DATA_READ_WRR_WEIGHTf 8506
#define SLICE3_DATA_WRITE_WRR_WEIGHTf 8507
#define SLICE3_DESC_READ_AXIIDf 8508
#define SLICE3_DESC_READ_WRR_WEIGHTf 8509
#define SLICE3_DESC_WRITE_WRR_WEIGHTf 8510
#define SLICE3_ECC_CHECK_ENf 8511
#define SLICE3_MAX_BUFLIMITf 8512
#define SLICE3_MIN_BUFLIMITf 8513
#define SLICE3_THRESHOLDf 8514
#define SLICE3_WRR_WEIGHTf 8515
#define SLICE_0f 8516
#define SLICE_0_DOUBLE_WIDE_KEY_SELECTf 8517
#define SLICE_0_DOUBLE_WIDE_MODEf 8518
#define SLICE_0_F1f 8519
#define SLICE_0_F2f 8520
#define SLICE_0_F3f 8521
#define SLICE_0_F4f 8522
#define SLICE_0_F6f 8523
#define SLICE_0_F7f 8524
#define SLICE_0_F8f 8525
#define SLICE_0_IPV6_KEY_MODEf 8526
#define SLICE_0_IP_FIELD_SELECTf 8527
#define SLICE_0_MODEf 8528
#define SLICE_0_S_TYPE_SELf 8529
#define SLICE_0_TMf 8530
#define SLICE_1f 8531
#define SLICE_1_DOUBLE_WIDE_KEY_SELECTf 8532
#define SLICE_1_DOUBLE_WIDE_MODEf 8533
#define SLICE_1_F1f 8534
#define SLICE_1_F2f 8535
#define SLICE_1_F3f 8536
#define SLICE_1_F4f 8537
#define SLICE_1_F6f 8538
#define SLICE_1_F7f 8539
#define SLICE_1_F8f 8540
#define SLICE_1_IPV6_KEY_MODEf 8541
#define SLICE_1_IP_FIELD_SELECTf 8542
#define SLICE_1_MODEf 8543
#define SLICE_1_S_TYPE_SELf 8544
#define SLICE_1_TMf 8545
#define SLICE_2f 8546
#define SLICE_2_DOUBLE_WIDE_KEY_SELECTf 8547
#define SLICE_2_DOUBLE_WIDE_MODEf 8548
#define SLICE_2_F1f 8549
#define SLICE_2_F2f 8550
#define SLICE_2_F3f 8551
#define SLICE_2_F4f 8552
#define SLICE_2_F6f 8553
#define SLICE_2_F7f 8554
#define SLICE_2_F8f 8555
#define SLICE_2_IPV6_KEY_MODEf 8556
#define SLICE_2_IP_FIELD_SELECTf 8557
#define SLICE_2_MODEf 8558
#define SLICE_2_S_TYPE_SELf 8559
#define SLICE_2_TMf 8560
#define SLICE_3f 8561
#define SLICE_3_DOUBLE_WIDE_KEY_SELECTf 8562
#define SLICE_3_DOUBLE_WIDE_MODEf 8563
#define SLICE_3_F1f 8564
#define SLICE_3_F2f 8565
#define SLICE_3_F3f 8566
#define SLICE_3_F4f 8567
#define SLICE_3_F6f 8568
#define SLICE_3_F7f 8569
#define SLICE_3_F8f 8570
#define SLICE_3_IPV6_KEY_MODEf 8571
#define SLICE_3_IP_FIELD_SELECTf 8572
#define SLICE_3_MODEf 8573
#define SLICE_3_S_TYPE_SELf 8574
#define SLICE_3_TMf 8575
#define SLICE_ENABLE_SLICE_0f 8576
#define SLICE_ENABLE_SLICE_1f 8577
#define SLICE_ENABLE_SLICE_2f 8578
#define SLICE_ENABLE_SLICE_3f 8579
#define SLIM_COUNTER_SELECTf 8580
#define SLIM_COUNT_A3_A2_A1f 8581
#define SLOT0_PORT_NUMf 8582
#define SLOT1_PORT_NUMf 8583
#define SLOT2_PORT_NUMf 8584
#define SLOT3_PORT_NUMf 8585
#define SLOT_PIPELINE_0_UNCORRECTED_ECC_ERRf 8586
#define SLOT_PIPELINE_1_UNCORRECTED_ECC_ERRf 8587
#define SLOT_PIPELINE_2_UNCORRECTED_ECC_ERRf 8588
#define SLOT_PIPELINE_3_UNCORRECTED_ECC_ERRf 8589
#define SLOT_PIPELINE_ECC_ENf 8590
#define SLOT_PIPELINE_ECC_FORCE_ERRf 8591
#define SLOT_PIPELINE_EN_COR_ERR_RPTf 8592
#define SLOT_PIPELINE_UNCORRECTED_ECC_ERRf 8593
#define SMBCLK_INf 8594
#define SMBCLK_OUT_ENf 8595
#define SMBDAT_INf 8596
#define SMBDAT_OUT_ENf 8597
#define SMBUS_IDLE_TIMEf 8598
#define SMBUS_PROTOCOLf 8599
#define SMB_ENf 8600
#define SMEAR_DONEf 8601
#define SMEAR_TYPEf 8602
#define SM_RESETf 8603
#define SM_SELECTf 8604
#define SM_STATEf 8605
#define SM_STOP_AT_ERRORf 8606
#define SNAPSHOT_ENf 8607
#define SNAP_OTHER_DECODE_ENABLEf 8608
#define SOFTWARE_OVERRIDEf 8609
#define SOFT_RESETf 8610
#define SOFT_RESET_Nf 8611
#define SOPf 8612
#define SOP_DISCARD_MODEf 8613
#define SOP_EOP_ERRf 8614
#define SOP_EOP_ERR_PORT0f 8615
#define SOP_EOP_ERR_PORT1f 8616
#define SOP_EOP_ERR_PORT2f 8617
#define SOP_EOP_ERR_PORT3f 8618
#define SOP_EPARS_TO_EFPMOD_PT_HWY_FIFO_ECC_CORRUPTf 8619
#define SOP_EPARS_TO_EFPMOD_PT_HWY_FIFO_ECC_ENf 8620
#define SOP_EPARS_TO_EFPMOD_PT_HWY_FIFO_EN_COR_ERR_RPTf 8621
#define SOT_OCFI_ACTIONf 8622
#define SOT_OPRI_ACTIONf 8623
#define SOT_OTAG_ACTIONf 8624
#define SOT_POTAG_ACTIONf 8625
#define SOURCEf 8626
#define SOURCE_CLASSf 8627
#define SOURCE_CLASS_MASKf 8628
#define SOURCE_CLASS_MODEf 8629
#define SOURCE_FIELDf 8630
#define SOURCE_FIELD_MASKf 8631
#define SOURCE_IDf 8632
#define SOURCE_OVERFLOW_TYPEf 8633
#define SOURCE_PORT_NUMBERf 8634
#define SOURCE_PORT_NUMBER_MASKf 8635
#define SOURCE_TRUNK_MAP_ECC_ENf 8636
#define SOURCE_TRUNK_MAP_EN_COR_ERR_RPTf 8637
#define SPf 8638
#define SP0_BST_PORT_SHARED_COUNTf 8639
#define SP0_BST_PORT_SHARED_COUNT_MONf 8640
#define SP0_BST_PORT_SHARED_DROP_STATEf 8641
#define SP0_COLOR_LIMIT_ENABLEf 8642
#define SP0_DATAf 8643
#define SP0_RED_LIMITf 8644
#define SP0_SHARED_COUNTf 8645
#define SP0_SHARED_COUNT_MONf 8646
#define SP0_SHARED_LIMITf 8647
#define SP0_TOTAL_COUNTf 8648
#define SP0_YELLOW_LIMITf 8649
#define SP1_BST_PORT_SHARED_COUNTf 8650
#define SP1_BST_PORT_SHARED_COUNT_MONf 8651
#define SP1_BST_PORT_SHARED_DROP_STATEf 8652
#define SP1_COLOR_LIMIT_ENABLEf 8653
#define SP1_DATAf 8654
#define SP1_RED_LIMITf 8655
#define SP1_SHARED_COUNTf 8656
#define SP1_SHARED_COUNT_MONf 8657
#define SP1_SHARED_LIMITf 8658
#define SP1_TOTAL_COUNTf 8659
#define SP1_YELLOW_LIMITf 8660
#define SP2_BST_PORT_SHARED_COUNTf 8661
#define SP2_BST_PORT_SHARED_COUNT_MONf 8662
#define SP2_BST_PORT_SHARED_DROP_STATEf 8663
#define SP2_COLOR_LIMIT_ENABLEf 8664
#define SP2_DATAf 8665
#define SP2_RED_LIMITf 8666
#define SP2_SHARED_COUNTf 8667
#define SP2_SHARED_COUNT_MONf 8668
#define SP2_SHARED_LIMITf 8669
#define SP2_TOTAL_COUNTf 8670
#define SP2_YELLOW_LIMITf 8671
#define SP3_BST_PORT_SHARED_COUNTf 8672
#define SP3_BST_PORT_SHARED_COUNT_MONf 8673
#define SP3_BST_PORT_SHARED_DROP_STATEf 8674
#define SP3_COLOR_LIMIT_ENABLEf 8675
#define SP3_DATAf 8676
#define SP3_RED_LIMITf 8677
#define SP3_SHARED_COUNTf 8678
#define SP3_SHARED_COUNT_MONf 8679
#define SP3_SHARED_LIMITf 8680
#define SP3_TOTAL_COUNTf 8681
#define SP3_YELLOW_LIMITf 8682
#define SPANv_ADD_GSHf 8683
#define SPAPf 8684
#define SPAREf 8685
#define SPARE_HIGHf 8686
#define SPARE_LOWf 8687
#define SPBRf 8688
#define SPDX_RBT_CTRLf 8689
#define SPDX_WBT_CTRLf 8690
#define SPEf 8691
#define SPECIAL_DROP_COUNTf 8692
#define SPEED_BUCKET_IDf 8693
#define SPEED_ID_DATAf 8694
#define SPEED_MODEf 8695
#define SPIDf 8696
#define SPID_MISMATCHf 8697
#define SPID_OVERRIDEf 8698
#define SPIFf 8699
#define SPIFIEf 8700
#define SPLIT_DATA_P0f 8701
#define SPLIT_DATA_P1f 8702
#define SPLIT_DATA_P2f 8703
#define SPLIT_DATA_P3f 8704
#define SPLIT_DATA_P4f 8705
#define SPLIT_DATA_P5f 8706
#define SPLIT_DATA_P6f 8707
#define SPLIT_DATA_P7f 8708
#define SP_BST_TRIGGEREDf 8709
#define SP_L0f 8710
#define SP_L0_CHILDf 8711
#define SP_L0_PARENTf 8712
#define SP_L1f 8713
#define SP_RED_LIMITf 8714
#define SP_SHARED_CNTf 8715
#define SP_SHARED_LIMITf 8716
#define SP_SHARED_TRIGGERf 8717
#define SP_SHARED_TRIGGER_STATUSf 8718
#define SP_TREE_PORT0f 8719
#define SP_TREE_PORT1f 8720
#define SP_TREE_PORT10f 8721
#define SP_TREE_PORT100f 8722
#define SP_TREE_PORT101f 8723
#define SP_TREE_PORT102f 8724
#define SP_TREE_PORT103f 8725
#define SP_TREE_PORT104f 8726
#define SP_TREE_PORT105f 8727
#define SP_TREE_PORT106f 8728
#define SP_TREE_PORT107f 8729
#define SP_TREE_PORT108f 8730
#define SP_TREE_PORT109f 8731
#define SP_TREE_PORT11f 8732
#define SP_TREE_PORT110f 8733
#define SP_TREE_PORT111f 8734
#define SP_TREE_PORT112f 8735
#define SP_TREE_PORT113f 8736
#define SP_TREE_PORT114f 8737
#define SP_TREE_PORT115f 8738
#define SP_TREE_PORT116f 8739
#define SP_TREE_PORT117f 8740
#define SP_TREE_PORT118f 8741
#define SP_TREE_PORT119f 8742
#define SP_TREE_PORT12f 8743
#define SP_TREE_PORT120f 8744
#define SP_TREE_PORT121f 8745
#define SP_TREE_PORT122f 8746
#define SP_TREE_PORT123f 8747
#define SP_TREE_PORT124f 8748
#define SP_TREE_PORT125f 8749
#define SP_TREE_PORT126f 8750
#define SP_TREE_PORT127f 8751
#define SP_TREE_PORT128f 8752
#define SP_TREE_PORT129f 8753
#define SP_TREE_PORT13f 8754
#define SP_TREE_PORT130f 8755
#define SP_TREE_PORT131f 8756
#define SP_TREE_PORT132f 8757
#define SP_TREE_PORT133f 8758
#define SP_TREE_PORT134f 8759
#define SP_TREE_PORT135f 8760
#define SP_TREE_PORT136f 8761
#define SP_TREE_PORT137f 8762
#define SP_TREE_PORT138f 8763
#define SP_TREE_PORT139f 8764
#define SP_TREE_PORT14f 8765
#define SP_TREE_PORT140f 8766
#define SP_TREE_PORT141f 8767
#define SP_TREE_PORT142f 8768
#define SP_TREE_PORT143f 8769
#define SP_TREE_PORT144f 8770
#define SP_TREE_PORT145f 8771
#define SP_TREE_PORT146f 8772
#define SP_TREE_PORT147f 8773
#define SP_TREE_PORT148f 8774
#define SP_TREE_PORT149f 8775
#define SP_TREE_PORT15f 8776
#define SP_TREE_PORT150f 8777
#define SP_TREE_PORT151f 8778
#define SP_TREE_PORT152f 8779
#define SP_TREE_PORT153f 8780
#define SP_TREE_PORT154f 8781
#define SP_TREE_PORT155f 8782
#define SP_TREE_PORT156f 8783
#define SP_TREE_PORT157f 8784
#define SP_TREE_PORT158f 8785
#define SP_TREE_PORT159f 8786
#define SP_TREE_PORT16f 8787
#define SP_TREE_PORT160f 8788
#define SP_TREE_PORT161f 8789
#define SP_TREE_PORT162f 8790
#define SP_TREE_PORT163f 8791
#define SP_TREE_PORT164f 8792
#define SP_TREE_PORT165f 8793
#define SP_TREE_PORT166f 8794
#define SP_TREE_PORT167f 8795
#define SP_TREE_PORT168f 8796
#define SP_TREE_PORT169f 8797
#define SP_TREE_PORT17f 8798
#define SP_TREE_PORT170f 8799
#define SP_TREE_PORT171f 8800
#define SP_TREE_PORT172f 8801
#define SP_TREE_PORT173f 8802
#define SP_TREE_PORT174f 8803
#define SP_TREE_PORT175f 8804
#define SP_TREE_PORT176f 8805
#define SP_TREE_PORT177f 8806
#define SP_TREE_PORT178f 8807
#define SP_TREE_PORT179f 8808
#define SP_TREE_PORT18f 8809
#define SP_TREE_PORT180f 8810
#define SP_TREE_PORT181f 8811
#define SP_TREE_PORT182f 8812
#define SP_TREE_PORT183f 8813
#define SP_TREE_PORT184f 8814
#define SP_TREE_PORT185f 8815
#define SP_TREE_PORT186f 8816
#define SP_TREE_PORT187f 8817
#define SP_TREE_PORT188f 8818
#define SP_TREE_PORT189f 8819
#define SP_TREE_PORT19f 8820
#define SP_TREE_PORT190f 8821
#define SP_TREE_PORT191f 8822
#define SP_TREE_PORT192f 8823
#define SP_TREE_PORT193f 8824
#define SP_TREE_PORT194f 8825
#define SP_TREE_PORT195f 8826
#define SP_TREE_PORT196f 8827
#define SP_TREE_PORT197f 8828
#define SP_TREE_PORT198f 8829
#define SP_TREE_PORT199f 8830
#define SP_TREE_PORT2f 8831
#define SP_TREE_PORT20f 8832
#define SP_TREE_PORT200f 8833
#define SP_TREE_PORT201f 8834
#define SP_TREE_PORT202f 8835
#define SP_TREE_PORT203f 8836
#define SP_TREE_PORT204f 8837
#define SP_TREE_PORT205f 8838
#define SP_TREE_PORT206f 8839
#define SP_TREE_PORT207f 8840
#define SP_TREE_PORT208f 8841
#define SP_TREE_PORT209f 8842
#define SP_TREE_PORT21f 8843
#define SP_TREE_PORT210f 8844
#define SP_TREE_PORT211f 8845
#define SP_TREE_PORT212f 8846
#define SP_TREE_PORT213f 8847
#define SP_TREE_PORT214f 8848
#define SP_TREE_PORT215f 8849
#define SP_TREE_PORT216f 8850
#define SP_TREE_PORT217f 8851
#define SP_TREE_PORT218f 8852
#define SP_TREE_PORT219f 8853
#define SP_TREE_PORT22f 8854
#define SP_TREE_PORT220f 8855
#define SP_TREE_PORT221f 8856
#define SP_TREE_PORT222f 8857
#define SP_TREE_PORT223f 8858
#define SP_TREE_PORT224f 8859
#define SP_TREE_PORT225f 8860
#define SP_TREE_PORT226f 8861
#define SP_TREE_PORT227f 8862
#define SP_TREE_PORT228f 8863
#define SP_TREE_PORT229f 8864
#define SP_TREE_PORT23f 8865
#define SP_TREE_PORT230f 8866
#define SP_TREE_PORT231f 8867
#define SP_TREE_PORT232f 8868
#define SP_TREE_PORT233f 8869
#define SP_TREE_PORT234f 8870
#define SP_TREE_PORT235f 8871
#define SP_TREE_PORT236f 8872
#define SP_TREE_PORT237f 8873
#define SP_TREE_PORT238f 8874
#define SP_TREE_PORT239f 8875
#define SP_TREE_PORT24f 8876
#define SP_TREE_PORT240f 8877
#define SP_TREE_PORT241f 8878
#define SP_TREE_PORT242f 8879
#define SP_TREE_PORT243f 8880
#define SP_TREE_PORT244f 8881
#define SP_TREE_PORT245f 8882
#define SP_TREE_PORT246f 8883
#define SP_TREE_PORT247f 8884
#define SP_TREE_PORT248f 8885
#define SP_TREE_PORT249f 8886
#define SP_TREE_PORT25f 8887
#define SP_TREE_PORT250f 8888
#define SP_TREE_PORT251f 8889
#define SP_TREE_PORT252f 8890
#define SP_TREE_PORT253f 8891
#define SP_TREE_PORT254f 8892
#define SP_TREE_PORT255f 8893
#define SP_TREE_PORT256f 8894
#define SP_TREE_PORT257f 8895
#define SP_TREE_PORT258f 8896
#define SP_TREE_PORT259f 8897
#define SP_TREE_PORT26f 8898
#define SP_TREE_PORT260f 8899
#define SP_TREE_PORT261f 8900
#define SP_TREE_PORT262f 8901
#define SP_TREE_PORT263f 8902
#define SP_TREE_PORT264f 8903
#define SP_TREE_PORT265f 8904
#define SP_TREE_PORT266f 8905
#define SP_TREE_PORT267f 8906
#define SP_TREE_PORT268f 8907
#define SP_TREE_PORT269f 8908
#define SP_TREE_PORT27f 8909
#define SP_TREE_PORT270f 8910
#define SP_TREE_PORT271f 8911
#define SP_TREE_PORT28f 8912
#define SP_TREE_PORT29f 8913
#define SP_TREE_PORT3f 8914
#define SP_TREE_PORT30f 8915
#define SP_TREE_PORT31f 8916
#define SP_TREE_PORT32f 8917
#define SP_TREE_PORT33f 8918
#define SP_TREE_PORT34f 8919
#define SP_TREE_PORT35f 8920
#define SP_TREE_PORT36f 8921
#define SP_TREE_PORT37f 8922
#define SP_TREE_PORT38f 8923
#define SP_TREE_PORT39f 8924
#define SP_TREE_PORT4f 8925
#define SP_TREE_PORT40f 8926
#define SP_TREE_PORT41f 8927
#define SP_TREE_PORT42f 8928
#define SP_TREE_PORT43f 8929
#define SP_TREE_PORT44f 8930
#define SP_TREE_PORT45f 8931
#define SP_TREE_PORT46f 8932
#define SP_TREE_PORT47f 8933
#define SP_TREE_PORT48f 8934
#define SP_TREE_PORT49f 8935
#define SP_TREE_PORT5f 8936
#define SP_TREE_PORT50f 8937
#define SP_TREE_PORT51f 8938
#define SP_TREE_PORT52f 8939
#define SP_TREE_PORT53f 8940
#define SP_TREE_PORT54f 8941
#define SP_TREE_PORT55f 8942
#define SP_TREE_PORT56f 8943
#define SP_TREE_PORT57f 8944
#define SP_TREE_PORT58f 8945
#define SP_TREE_PORT59f 8946
#define SP_TREE_PORT6f 8947
#define SP_TREE_PORT60f 8948
#define SP_TREE_PORT61f 8949
#define SP_TREE_PORT62f 8950
#define SP_TREE_PORT63f 8951
#define SP_TREE_PORT64f 8952
#define SP_TREE_PORT65f 8953
#define SP_TREE_PORT66f 8954
#define SP_TREE_PORT67f 8955
#define SP_TREE_PORT68f 8956
#define SP_TREE_PORT69f 8957
#define SP_TREE_PORT7f 8958
#define SP_TREE_PORT70f 8959
#define SP_TREE_PORT71f 8960
#define SP_TREE_PORT72f 8961
#define SP_TREE_PORT73f 8962
#define SP_TREE_PORT74f 8963
#define SP_TREE_PORT75f 8964
#define SP_TREE_PORT76f 8965
#define SP_TREE_PORT77f 8966
#define SP_TREE_PORT78f 8967
#define SP_TREE_PORT79f 8968
#define SP_TREE_PORT8f 8969
#define SP_TREE_PORT80f 8970
#define SP_TREE_PORT81f 8971
#define SP_TREE_PORT82f 8972
#define SP_TREE_PORT83f 8973
#define SP_TREE_PORT84f 8974
#define SP_TREE_PORT85f 8975
#define SP_TREE_PORT86f 8976
#define SP_TREE_PORT87f 8977
#define SP_TREE_PORT88f 8978
#define SP_TREE_PORT89f 8979
#define SP_TREE_PORT9f 8980
#define SP_TREE_PORT90f 8981
#define SP_TREE_PORT91f 8982
#define SP_TREE_PORT92f 8983
#define SP_TREE_PORT93f 8984
#define SP_TREE_PORT94f 8985
#define SP_TREE_PORT95f 8986
#define SP_TREE_PORT96f 8987
#define SP_TREE_PORT97f 8988
#define SP_TREE_PORT98f 8989
#define SP_TREE_PORT99f 8990
#define SP_YELLOW_LIMITf 8991
#define SRAM_128K_CLK_ENf 8992
#define SRAM_128K_SOFT_RESETf 8993
#define SRAM_OSC_0_BURNINf 8994
#define SRAM_OSC_0_NENf 8995
#define SRAM_OSC_0_PENf 8996
#define SRAM_OSC_0_TRACKf 8997
#define SRAM_PDA_IN_DIAG_DECf 8998
#define SRAM_PDA_OUT_DIAG_DECf 8999
#define SRCROUTE_TOCPUf 9000
#define SRC_CONTAINER_A_SELf 9001
#define SRC_CONTAINER_B_SELf 9002
#define SRC_ENDIANESSf 9003
#define SRC_IDf 9004
#define SRC_PIPE_NUMf 9005
#define SRC_PIPE_NUM_MATCH_ENf 9006
#define SRC_PORTf 9007
#define SRC_PORT_DROP_COUNT_ENABLEf 9008
#define SRC_PORT_NUMf 9009
#define SRC_PORT_NUM_MATCH_ENf 9010
#define SRC_PORT_PACKET_TOTAL_DROPf 9011
#define SRC_PORT_VALIDf 9012
#define SRC_PP_PORTf 9013
#define SRC_PP_PORT_VALIDf 9014
#define SRC_REMOVAL_ENf 9015
#define SRC_REMOVAL_EN_FOR_DELAYED_REDIRECTf 9016
#define SRC_REMOVAL_EN_FOR_REDIRECT_TO_NHIf 9017
#define SRC_TILE_NUMf 9018
#define SRF_TMf 9019
#define SRH_EXPECTED_FLAGSf 9020
#define SRH_EXPECTED_FLAGS_EXCEPTION_ACTION_DROPf 9021
#define SRH_EXPECTED_FLAGS_MASKf 9022
#define SRH_ROUTING_TYPEf 9023
#define SRH_ROUTING_TYPE_VALIDf 9024
#define SRH_VALIDATION_EXCEPTION_ACTION_DROPf 9025
#define SRP_FWD_ACTIONf 9026
#define SRP_PKT_TO_CPUf 9027
#define SRV6v_ACTIONf 9028
#define SRV6v_ACTION_OVERRIDEf 9029
#define SRV6v_DEST_ADDRf 9030
#define SRV6v_DOT1P_MAPPING_PTRf 9031
#define SRV6v_DOT1P_PRI_SELECTf 9032
#define SRV6v_DO_NOT_TERMINATE_INNER_L2f 9033
#define SRV6v_DSCPf 9034
#define SRV6v_DSCP_MAPPING_PTRf 9035
#define SRV6v_DSCP_SELf 9036
#define SRV6v_DSCP_UNUSEDf 9037
#define SRV6v_ECN_ENCAP_MAPPING_PTRf 9038
#define SRV6v_ENTRY_TYPEf 9039
#define SRV6v_ENTRY_TYPE_COPYf 9040
#define SRV6v_FLOW_LABELf 9041
#define SRV6v_FLOW_LABEL_SELf 9042
#define SRV6v_G_CHANGE_DOT1Pf 9043
#define SRV6v_G_CHANGE_DSCPf 9044
#define SRV6v_G_CHANGE_ECNf 9045
#define SRV6v_G_CHANGE_OUTER_CFIf 9046
#define SRV6v_G_DROPf 9047
#define SRV6v_G_NEW_DOT1Pf 9048
#define SRV6v_G_NEW_DSCPf 9049
#define SRV6v_G_NEW_DSCP_MASKf 9050
#define SRV6v_G_NEW_ECNf 9051
#define SRV6v_G_NEW_ECN_MASKf 9052
#define SRV6v_G_NEW_OUTER_CFIf 9053
#define SRV6v_L2f 9054
#define SRV6v_L3_IIF_VALIDf 9055
#define SRV6v_L3_V4f 9056
#define SRV6v_L3_V6f 9057
#define SRV6v_LB_PACKET_PROFILE_CHANGEf 9058
#define SRV6v_LB_PACKET_PROFILE_NEWf 9059
#define SRV6v_LB_PP_PORT_CHANGEf 9060
#define SRV6v_LB_PP_PORT_NEWf 9061
#define SRV6v_LB_SRC_PORT_CHANGEf 9062
#define SRV6v_LB_SRC_PORT_NEWf 9063
#define SRV6v_LB_TYPE_CHANGEf 9064
#define SRV6v_LB_TYPE_NEWf 9065
#define SRV6v_NEW_CFIf 9066
#define SRV6v_NEW_OUTER_VIDf 9067
#define SRV6v_NEW_PRIf 9068
#define SRV6v_NEXT_SID_SELECTf 9069
#define SRV6v_NUM_SEGMENTSf 9070
#define SRV6v_OAM_COPY_TO_CPUf 9071
#define SRV6v_OAM_DROPf 9072
#define SRV6v_OUTER_TPID_INDEXf 9073
#define SRV6v_PSPf 9074
#define SRV6v_REPLACE_OUTER_TPIDf 9075
#define SRV6v_REPLACE_OUTER_VIDf 9076
#define SRV6v_RESERVED_202_187f 9077
#define SRV6v_RESERVED_414_408f 9078
#define SRV6v_RESERVED_ACTIONf 9079
#define SRV6v_SID_0_PREFIX_IDf 9080
#define SRV6v_SID_1_PREFIX_IDf 9081
#define SRV6v_SID_2_PREFIX_IDf 9082
#define SRV6v_SID_ACTIONf 9083
#define SRV6v_SID_LISTf 9084
#define SRV6v_SID_LIST_MODEf 9085
#define SRV6v_SIP_PREFIX_IDf 9086
#define SRV6v_SIP_SUFFIXf 9087
#define SRV6v_SRV6_FLAGSf 9088
#define SRV6v_SRV6_TAGf 9089
#define SRV6v_SRV6_UPDATE_ACTIONf 9090
#define SRV6v_TTLf 9091
#define SRV6v_TUNNEL_TPID_INDEXf 9092
#define SRV6v_USE_OUTER_HDR_DSCPf 9093
#define SRV6v_VLAN_ASSIGN_POLICYf 9094
#define SRV6_ENABLEf 9095
#define SRV6_FLAGS_DEFAULTf 9096
#define SRV6_FLAGS_PROTECTION_UPDATEf 9097
#define SRV6_FUNCTION_MASKf 9098
#define SRV6_LOCATOR_MASK_HIf 9099
#define SRV6_LOCATOR_MASK_LOf 9100
#define SRV6_MY_LOCAL_SID_1v_ACTIONf 9101
#define SRV6_MY_LOCAL_SID_1v_ACTION_OVERRIDEf 9102
#define SRV6_MY_LOCAL_SID_1v_ALLOWED_PORT_BITMAP_PROFILEf 9103
#define SRV6_MY_LOCAL_SID_1v_BFD_ENABLEf 9104
#define SRV6_MY_LOCAL_SID_1v_DATA_1f 9105
#define SRV6_MY_LOCAL_SID_1v_DONOT_CHANGE_INNER_HDR_DSCPf 9106
#define SRV6_MY_LOCAL_SID_1v_DO_NOT_TERMINATE_INNER_L2f 9107
#define SRV6_MY_LOCAL_SID_1v_FLEX_CTR_ACTIONf 9108
#define SRV6_MY_LOCAL_SID_1v_FLEX_CTR_OBJECTf 9109
#define SRV6_MY_LOCAL_SID_1v_KEY_0f 9110
#define SRV6_MY_LOCAL_SID_1v_KEY_1f 9111
#define SRV6_MY_LOCAL_SID_1v_L2f 9112
#define SRV6_MY_LOCAL_SID_1v_L3_IIFf 9113
#define SRV6_MY_LOCAL_SID_1v_L3_IIF_VALIDf 9114
#define SRV6_MY_LOCAL_SID_1v_L3_V4f 9115
#define SRV6_MY_LOCAL_SID_1v_L3_V6f 9116
#define SRV6_MY_LOCAL_SID_1v_NEXT_SID_SELECTf 9117
#define SRV6_MY_LOCAL_SID_1v_OAM_COPY_TO_CPUf 9118
#define SRV6_MY_LOCAL_SID_1v_OAM_DROPf 9119
#define SRV6_MY_LOCAL_SID_1v_PSPf 9120
#define SRV6_MY_LOCAL_SID_1v_RESERVEDf 9121
#define SRV6_MY_LOCAL_SID_1v_RESERVED_KEY_PADDINGf 9122
#define SRV6_MY_LOCAL_SID_1v_RESERVED_KEY_PADDING_0f 9123
#define SRV6_MY_LOCAL_SID_1v_SID_ACTIONf 9124
#define SRV6_MY_LOCAL_SID_1v_SID_LOCATOR_LWRf 9125
#define SRV6_MY_LOCAL_SID_1v_SID_LOCATOR_UPRf 9126
#define SRV6_MY_LOCAL_SID_1v_TUNNEL_CLASS_IDf 9127
#define SRV6_MY_LOCAL_SID_1v_USE_OUTER_HDR_DSCPf 9128
#define SRV6_MY_LOCAL_SID_1v_USE_OUTER_HDR_TTLf 9129
#define SRV6_MY_LOCAL_SID_2v_ACTIONf 9130
#define SRV6_MY_LOCAL_SID_2v_DATA_0f 9131
#define SRV6_MY_LOCAL_SID_2v_DONOT_CHANGE_INNER_HDR_DSCPf 9132
#define SRV6_MY_LOCAL_SID_2v_KEY_0f 9133
#define SRV6_MY_LOCAL_SID_2v_L2f 9134
#define SRV6_MY_LOCAL_SID_2v_L3_IIF_VALIDf 9135
#define SRV6_MY_LOCAL_SID_2v_L3_V4f 9136
#define SRV6_MY_LOCAL_SID_2v_L3_V6f 9137
#define SRV6_MY_LOCAL_SID_2v_NEXT_SID_SELECTf 9138
#define SRV6_MY_LOCAL_SID_2v_OAM_COPY_TO_CPUf 9139
#define SRV6_MY_LOCAL_SID_2v_OAM_DROPf 9140
#define SRV6_MY_LOCAL_SID_2v_PSPf 9141
#define SRV6_MY_LOCAL_SID_2v_RESERVED_0f 9142
#define SRV6_MY_LOCAL_SID_2v_SID_ACTIONf 9143
#define SRV6_MY_LOCAL_SID_2v_SID_FUNCTIONf 9144
#define SRV6_MY_LOCAL_SID_2v_USE_OUTER_HDR_DSCPf 9145
#define SRV6_MY_LOCAL_SID_2v_USE_OUTER_HDR_TTLf 9146
#define SRV6_MY_LOCAL_SID_2v_VRFf 9147
#define SRV6_MY_LOCAL_SID_2v_VRF_VALIDf 9148
#define SRV6_PROC_ERROR_TOCPUf 9149
#define SRV6_TAG_DEFAULTf 9150
#define SRV6_TAG_SELECTf 9151
#define SRV6_VALIDATION_ERROR_TOCPUf 9152
#define SS_DATAf 9153
#define STACK_ERRORf 9154
#define STALL_TXf 9155
#define STARTf 9156
#define STARTING_ADDRESSf 9157
#define STARTTRANSDELAYf 9158
#define START_BITf 9159
#define START_BLOCK_OPf 9160
#define START_CELLf 9161
#define START_CFAP_INITf 9162
#define START_DELAYf 9163
#define START_IDXf 9164
#define START_THRESHf 9165
#define START_TIMEf 9166
#define START_TRIGGER_TYPEf 9167
#define STATf 9168
#define STATEf 9169
#define STATICMOVE_TOCPUf 9170
#define STATUSf 9171
#define STATUS_SELf 9172
#define STAT_8_0f 9173
#define STAT_MODEf 9174
#define STAT_RESETf 9175
#define STAT_SELECTf 9176
#define STAT_UPDATEf 9177
#define STGf 9178
#define STG_CHECK_ENABLEf 9179
#define STKPTRf 9180
#define STNMOVE_ON_L2SRC_DISCf 9181
#define STOP_COOLOFFf 9182
#define STOP_DUE_TO_BUFFER_ACTIVITYf 9183
#define STOP_DUE_TO_EBFF_BACKUPf 9184
#define STOP_THRESHf 9185
#define STOP_TRIGGER_TYPEf 9186
#define STRAP_BISR_BYPASS_AUTOLOADf 9187
#define STRAP_BOOT_DEVf 9188
#define STRAP_DDR_TYPEf 9189
#define STRAP_IPROC_PCIE0_USER_FORCE_GENf 9190
#define STRAP_IPROC_PCIE0_USER_FORCE_LANEf 9191
#define STRAP_IPROC_PCIE0_USER_RC_MODEf 9192
#define STRAP_IPROC_PCIE_USER_DEVICE_IDf 9193
#define STRAP_NAND_PAGEf 9194
#define STRAP_NAND_TYPEf 9195
#define STRAP_PCIE_MODEf 9196
#define STRAP_USB3_PCIE_SELf 9197
#define STRENGTHf 9198
#define STRICT_PREAMBLEf 9199
#define STRICT_SFDf 9200
#define STRIP_CRCf 9201
#define STRIP_PAD_ENf 9202
#define STWT_ADDR_DECODE_ERRf 9203
#define SUB_SEL_DLB_ECMPf 9204
#define SUB_SEL_ECMPf 9205
#define SUB_SEL_ENTROPY_LABELf 9206
#define SUB_SEL_HIER_ECMPf 9207
#define SUB_SEL_HIER_WECMPf 9208
#define SUB_SEL_L2_ECMPf 9209
#define SUB_SEL_L2_HIER_ECMPf 9210
#define SUB_SEL_MPLS_ECMPf 9211
#define SUB_SEL_MPLS_HIER_ECMPf 9212
#define SUB_SEL_PLFSf 9213
#define SUB_SEL_RH_ECMPf 9214
#define SUB_SEL_RH_HIER_ECMPf 9215
#define SUB_SEL_TRUNK_NONUCf 9216
#define SUB_SEL_TRUNK_UCf 9217
#define SUB_SEL_WECMPf 9218
#define SUB_TUNNEL_TYPEf 9219
#define SUMMARY_ENDIANESSf 9220
#define SUMMARY_UPDATE_INTERVALf 9221
#define SUM_GOODf 9222
#define SUM_LINK_INTERRUPTION_STATUSf 9223
#define SUM_LOCAL_FAULT_STATUSf 9224
#define SUM_REMOTE_FAULT_STATUSf 9225
#define SUM_RX_CDC_DOUBLE_BIT_ERRf 9226
#define SUM_RX_CDC_SINGLE_BIT_ERRf 9227
#define SUM_RX_MSG_OVERFLOWf 9228
#define SUM_RX_PKT_OVERFLOWf 9229
#define SUM_TS_ENTRY_VALIDf 9230
#define SUM_TX_CDC_DOUBLE_BIT_ERRf 9231
#define SUM_TX_CDC_SINGLE_BIT_ERRf 9232
#define SUM_TX_LLFC_MSG_OVERFLOWf 9233
#define SUM_TX_PKT_OVERFLOWf 9234
#define SUM_TX_PKT_UNDERFLOWf 9235
#define SUM_TX_TS_FIFO_OVERFLOWf 9236
#define SURPLUS_CNTf 9237
#define SURPLUS_CNT_CLEARf 9238
#define SVL_ENABLEf 9239
#define SVPf 9240
#define SVPv_DATA_0f 9241
#define SVPv_FLEX_CTR_ACTIONf 9242
#define SVPv_FLEX_CTR_OBJECTf 9243
#define SVPv_KEY_0f 9244
#define SVPv_RESERVED_0f 9245
#define SVPv_SVPf 9246
#define SVPv_SVP_FILTERING_BITMAPf 9247
#define SVP_CLASS_IDf 9248
#define SVP_ECC_ENf 9249
#define SVP_EN_COR_ERR_RPTf 9250
#define SVP_NETWORK_GROUPf 9251
#define SVP_VALIDf 9252
#define SWD_ENABLEf 9253
#define SWITCHIDf 9254
#define SW_CFG_SELf 9255
#define SW_DO_MEASUREf 9256
#define SW_EOP_BUFFER_Bf 9257
#define SW_EOP_BUFFER_B_PARITY_FORCE_ERRf 9258
#define SW_LINK_STATUSf 9259
#define SW_LVM_OVERRIDEf 9260
#define SW_LVM_OVERRIDE_SELECTf 9261
#define SW_MDONE_INTR_CLEARf 9262
#define SW_OVERRIDE_PORT_MAPf 9263
#define SW_PORT_STATEf 9264
#define SW_PROGRAMMABLE_PERTSBf 9265
#define SW_RESETf 9266
#define SW_RESET_Nf 9267
#define SW_RST_ENf 9268
#define SW_SENSOR_IDXf 9269
#define SW_SEQ_RST_DONEf 9270
#define SW_SEQ_RST_TIMEOUT_DURATIONf 9271
#define SW_SEQ_RST_TIMEOUT_STATUSf 9272
#define SW_TAKEOVERf 9273
#define SYMBOL_INTERLEAVEf 9274
#define SYMERR_THRESHOLDf 9275
#define SYMERR_WINDOWf 9276
#define SYMMETRIC_HASH_IPV4_Af 9277
#define SYMMETRIC_HASH_IPV4_Bf 9278
#define SYMMETRIC_HASH_IPV6_Af 9279
#define SYMMETRIC_HASH_IPV6_Bf 9280
#define SYMMETRIC_HASH_SUPPRESS_UNIDIR_FIELDS_Af 9281
#define SYMMETRIC_HASH_SUPPRESS_UNIDIR_FIELDS_Bf 9282
#define SYM_ERRf 9283
#define SYNCE_CLK_CAPTURE_DONEf 9284
#define SYNCE_CLK_CAPTURE_OVRDf 9285
#define SYNCE_CLK_EVENT_CAPTURE_ENf 9286
#define SYNCE_CLK_EVENT_SELf 9287
#define SYNCE_CLK_NUM_TAPS_ACTIVEf 9288
#define SYNCE_IO_SEL_CTRLf 9289
#define SYNCE_IO_SRC_CTRLf 9290
#define SYNC_MODEf 9291
#define SYSRESETREQf 9292
#define SYS_TICK_CALIBf 9293
#define SYS_TICK_CLKENf 9294
#define S_IP_ADDR_0f 9295
#define S_IP_ADDR_1f 9296
#define S_RSV_0f 9297
#define S_VALUEf 9298
#define S_VRFf 9299
#define Tf 9300
#define T0_SOP_IFP_TO_ISW_PT_HWY_FIFO_ECC_CORRUPTf 9301
#define T0_SOP_IFP_TO_ISW_PT_HWY_FIFO_ECC_ENf 9302
#define T0_SOP_IFP_TO_ISW_PT_HWY_FIFO_EN_COR_ERR_RPTf 9303
#define T0_SOP_IFWD1_TO_ISW_PT_HWY_FIFO_ECC_CORRUPTf 9304
#define T0_SOP_IFWD1_TO_ISW_PT_HWY_FIFO_ECC_ENf 9305
#define T0_SOP_IFWD1_TO_ISW_PT_HWY_FIFO_EN_COR_ERR_RPTf 9306
#define T0_SOP_IPARS_TO_ISW_PT_HWY_FIFO_ECC_CORRUPTf 9307
#define T0_SOP_IPARS_TO_ISW_PT_HWY_FIFO_ECC_ENf 9308
#define T0_SOP_IPARS_TO_ISW_PT_HWY_FIFO_EN_COR_ERR_RPTf 9309
#define T1_SOP_IFP_TO_ISW_PT_HWY_FIFO_ECC_CORRUPTf 9310
#define T1_SOP_IFP_TO_ISW_PT_HWY_FIFO_ECC_ENf 9311
#define T1_SOP_IFP_TO_ISW_PT_HWY_FIFO_EN_COR_ERR_RPTf 9312
#define T1_SOP_IFWD1_TO_ISW_PT_HWY_FIFO_ECC_CORRUPTf 9313
#define T1_SOP_IFWD1_TO_ISW_PT_HWY_FIFO_ECC_ENf 9314
#define T1_SOP_IFWD1_TO_ISW_PT_HWY_FIFO_EN_COR_ERR_RPTf 9315
#define T1_SOP_IPARS_TO_ISW_PT_HWY_FIFO_ECC_CORRUPTf 9316
#define T1_SOP_IPARS_TO_ISW_PT_HWY_FIFO_ECC_ENf 9317
#define T1_SOP_IPARS_TO_ISW_PT_HWY_FIFO_EN_COR_ERR_RPTf 9318
#define TABLE_FIELDSf 9319
#define TABLE_FIELDS_0f 9320
#define TABLE_FIELDS_1f 9321
#define TABLE_FIELDS_2f 9322
#define TABLE_FIELDS_3f 9323
#define TAG_ACTION_PROFILE_PTRf 9324
#define TAG_BANK0f 9325
#define TAG_BANK1f 9326
#define TAG_BANK2f 9327
#define TAG_BANK3f 9328
#define TAG_SIZEf 9329
#define TAIL_CB_EOP_BITMAPf 9330
#define TAIL_CB_OFFSETf 9331
#define TAIL_CB_PTRf 9332
#define TAIL_CQE_INFO0f 9333
#define TAIL_CQE_INFO1f 9334
#define TAIL_CQE_INFO2f 9335
#define TAIL_CQE_INFO3f 9336
#define TAIL_CQE_INFO4f 9337
#define TAIL_IS_Af 9338
#define TAIL_IS_Bf 9339
#define TAIL_IS_Cf 9340
#define TAIL_IS_Df 9341
#define TAIL_IS_Ef 9342
#define TAIL_PARTIAL_EOP_BMP_0f 9343
#define TAIL_PARTIAL_EOP_BMP_1f 9344
#define TAIL_PARTIAL_EOP_BMP_2f 9345
#define TAIL_PARTIAL_EOP_BMP_3f 9346
#define TAIL_PARTIAL_EOP_BMP_4f 9347
#define TAIL_PARTIAL_NOT_EMPTYf 9348
#define TAIL_PARTIAL_READ_POINTERf 9349
#define TAIL_PARTIAL_WRITE_POINTERf 9350
#define TAIL_PTRf 9351
#define TAIL_PTR0f 9352
#define TAIL_PTR1f 9353
#define TAIL_PTR2f 9354
#define TCAM_DROPf 9355
#define TCAM_ECCP_KEYf 9356
#define TCAM_ECCP_MASKf 9357
#define TCAM_ECC_KEYf 9358
#define TCAM_ECC_MASKf 9359
#define TCAM_PARITY_KEYf 9360
#define TCAM_PARITY_MASKf 9361
#define TCKf 9362
#define TCM_ECC_ENf 9363
#define TCM_FORCE_DOUBLE_BIT_ERRf 9364
#define TCM_FORCE_SINGLE_BIT_ERRf 9365
#define TCM_TMf 9366
#define TCP_FLAGS_CTRL0_SEQ0_ENABLEf 9367
#define TCP_FLAGS_FIN_URG_PSH_SEQ0_ENABLEf 9368
#define TCP_FLAGS_SYN_FIN_ENABLEf 9369
#define TCP_FLAGS_SYN_FRAG_ENABLEf 9370
#define TCP_FNf 9371
#define TCP_FN_ECC_ENf 9372
#define TCP_FN_SELf 9373
#define TCP_HDR_OFFSET_EQ1_ENABLEf 9374
#define TCP_HDR_PARTIAL_ENABLEf 9375
#define TCP_SPORT_EQ_DPORT_ENABLEf 9376
#define TCT_BUFFER_CELL_REDUCTION_CYCLESf 9377
#define TCT_BUFFER_CELL_REDUCTION_NUMBERf 9378
#define TCT_ENABLEf 9379
#define TCT_ON_TO_CT_OFFSETf 9380
#define TCT_ON_TO_TCT_FAIL_TRANSITION_CNTf 9381
#define TCT_SAME_PORT_SPEEDf 9382
#define TCT_UPDATE_AGING_TIMERf 9383
#define TC_XOR_CONTROLf 9384
#define TDC_DISABLE_DITHERINGf 9385
#define TDIf 9386
#define TDOf 9387
#define TECH_PROCESSf 9388
#define TEMPLATE_IDf 9389
#define TERMINAL_COUNTER_VALUEf 9390
#define TERMINATE_GRE_SHIMf 9391
#define TESTBUF_ENf 9392
#define TESTBUF_LOWPWR_ENf 9393
#define TESTBUF_RESADJf 9394
#define TESTBUF_SELf 9395
#define TEST_ENABLEf 9396
#define TEST_INPUTf 9397
#define TEST_INTERVALf 9398
#define TEST_MODEf 9399
#define TEST_OUTPUTf 9400
#define TEST_SELf 9401
#define TGIDf 9402
#define TGID_MASKf 9403
#define TG_SIZEf 9404
#define THDI0_INT_INST_ENf 9405
#define THDI0_INT_INST_SETf 9406
#define THDI0_INT_INST_STATf 9407
#define THDI1_INT_INST_ENf 9408
#define THDI1_INT_INST_SETf 9409
#define THDI1_INT_INST_STATf 9410
#define THDI_INT_ENf 9411
#define THDI_INT_SETf 9412
#define THDI_INT_STATf 9413
#define THDI_MIN_COUNTf 9414
#define THDI_MIN_SIZEf 9415
#define THDI_NA_COUNTf 9416
#define THDI_NA_SIZEf 9417
#define THDI_SHARED_COUNTf 9418
#define THDI_SH_SIZEf 9419
#define THDI_TYPEf 9420
#define THDO0_INT_INST_ENf 9421
#define THDO0_INT_INST_SETf 9422
#define THDO0_INT_INST_STATf 9423
#define THDO1_INT_INST_ENf 9424
#define THDO1_INT_INST_SETf 9425
#define THDO1_INT_INST_STATf 9426
#define THDO_INT_ENf 9427
#define THDO_INT_SETf 9428
#define THDO_INT_STATf 9429
#define THDR0_INT_INST_ENf 9430
#define THDR0_INT_INST_SETf 9431
#define THDR0_INT_INST_STATf 9432
#define THDR1_INT_INST_ENf 9433
#define THDR1_INT_INST_SETf 9434
#define THDR1_INT_INST_STATf 9435
#define THDR_DROPf 9436
#define THDR_INT_ENf 9437
#define THDR_INT_SETf 9438
#define THDR_INT_STATf 9439
#define THD_SELf 9440
#define THIS_PORT_CAL_SLOT_BITMAPf 9441
#define THIS_PORT_NUMBERf 9442
#define THIS_PORT_SPEEDf 9443
#define THIS_SLOT_VALIDf 9444
#define THRESHOLDf 9445
#define THRESHOLD_BYTESf 9446
#define THRESHOLD_MAX0_STATUSf 9447
#define THRESHOLD_MAX0_STATUS_CLEARf 9448
#define THRESHOLD_MAX1_STATUSf 9449
#define THRESHOLD_MAX1_STATUS_CLEARf 9450
#define THRESHOLD_MIN0_STATUSf 9451
#define THRESHOLD_MIN0_STATUS_CLEARf 9452
#define THRESHOLD_MIN1_STATUSf 9453
#define THRESHOLD_MIN1_STATUS_CLEARf 9454
#define THRESHOLD_WARNING0_STATUSf 9455
#define THRESHOLD_WARNING0_STATUS_CLEARf 9456
#define THRESHOLD_WARNING1_STATUSf 9457
#define THRESHOLD_WARNING1_STATUS_CLEARf 9458
#define THRESH_HIf 9459
#define THRESH_LOf 9460
#define THROT_DENOMf 9461
#define THROT_NUMf 9462
#define THRSH_EN_LVT11f 9463
#define THRSH_EN_LVT8f 9464
#define THRSH_EN_SVT11f 9465
#define THRSH_EN_SVT8f 9466
#define THRSH_EN_ULVT11f 9467
#define THRSH_EN_ULVT8f 9468
#define TICK_UNIT_PFC0f 9469
#define TICK_UNIT_PFC1f 9470
#define TICK_UNIT_PFC2f 9471
#define TICK_UNIT_PFC3f 9472
#define TICK_UNIT_PFC4f 9473
#define TICK_UNIT_PFC5f 9474
#define TICK_UNIT_PFC6f 9475
#define TICK_UNIT_PFC7f 9476
#define TILE_NUMf 9477
#define TIMEOUTf 9478
#define TIMEOUT_COUNTf 9479
#define TIMEOUT_COUNT_MSB_BITSf 9480
#define TIMEOUT_CYCLESf 9481
#define TIMEOUT_VALf 9482
#define TIMERf 9483
#define TIMESTAMPf 9484
#define TIMESTAMPING_MODEf 9485
#define TIMESTAMP_CNT_ENf 9486
#define TIMESTAMP_PAGE_BITSf 9487
#define TIMESTAMP_SETf 9488
#define TIMESTAMP_SET_ENABLEf 9489
#define TIMESTAMP_TA_NSECf 9490
#define TIMESTAMP_TOD_NSECf 9491
#define TIMESTAMP_TOD_SECf 9492
#define TIME_DOMAIN_FIELDf 9493
#define TIME_DOMAIN_SELf 9494
#define TIME_STAMPf 9495
#define TIMING_THIGH_100KHZf 9496
#define TIMING_THIGH_400KHZf 9497
#define TIMING_TLOW_100KHZf 9498
#define TIMING_TLOW_400KHZf 9499
#define TLB_BIST_STATUSf 9500
#define TMf 9501
#define TM0f 9502
#define TM1f 9503
#define TMON_CHANNELS_MAX_RST_Lf 9504
#define TMON_CHANNELS_MIN_RST_Lf 9505
#define TMON_HW_RST_HIGHTEMP_CTRL_ENf 9506
#define TMON_INTR_HIGHTEMP_CTRL_ENf 9507
#define TMON_OVERTEMP_RESET_INTR_CLEARf 9508
#define TMON_PWRDNf 9509
#define TMON_THR_INTR_CLEARf 9510
#define TMSf 9511
#define TM_DATA_MEM0f 9512
#define TM_DATA_MEM1f 9513
#define TM_HOSTRD_MEMf 9514
#define TM_HOST_MEMf 9515
#define TM_LLIST_MEMf 9516
#define TM_MEM0f 9517
#define TM_MEM1f 9518
#define TOCPU_TRUNCATION_SIZEf 9519
#define TOO_LONGf 9520
#define TOPMGMT_RSTSEQ_ENf 9521
#define TOPMGMT_RSTSEQ_TIMEOUTf 9522
#define TOP_AVS_RST_Lf 9523
#define TOP_BS_PLL0_POST_RST_Lf 9524
#define TOP_BS_PLL0_RST_Lf 9525
#define TOP_BS_PLL1_POST_RST_Lf 9526
#define TOP_BS_PLL1_RST_Lf 9527
#define TOP_CORE_PLL_POST_RST_Lf 9528
#define TOP_CORE_PLL_RST_Lf 9529
#define TOP_EP_RST_Lf 9530
#define TOP_HALF_CHIP_MODEf 9531
#define TOP_HALF_CHIP_MODE_NUMf 9532
#define TOP_IPROC_PLL_POST_RST_Lf 9533
#define TOP_IPROC_PLL_RST_Lf 9534
#define TOP_IP_RST_Lf 9535
#define TOP_MMU_RST_Lf 9536
#define TOP_PM0_RST_Lf 9537
#define TOP_PM10_RST_Lf 9538
#define TOP_PM11_RST_Lf 9539
#define TOP_PM12_RST_Lf 9540
#define TOP_PM13_RST_Lf 9541
#define TOP_PM14_RST_Lf 9542
#define TOP_PM15_RST_Lf 9543
#define TOP_PM16_RST_Lf 9544
#define TOP_PM17_RST_Lf 9545
#define TOP_PM18_RST_Lf 9546
#define TOP_PM19_RST_Lf 9547
#define TOP_PM1_RST_Lf 9548
#define TOP_PM20_RST_Lf 9549
#define TOP_PM21_RST_Lf 9550
#define TOP_PM22_RST_Lf 9551
#define TOP_PM23_RST_Lf 9552
#define TOP_PM24_RST_Lf 9553
#define TOP_PM25_RST_Lf 9554
#define TOP_PM26_RST_Lf 9555
#define TOP_PM27_RST_Lf 9556
#define TOP_PM28_RST_Lf 9557
#define TOP_PM29_RST_Lf 9558
#define TOP_PM2_RST_Lf 9559
#define TOP_PM30_RST_Lf 9560
#define TOP_PM31_RST_Lf 9561
#define TOP_PM32_RST_Lf 9562
#define TOP_PM33_RST_Lf 9563
#define TOP_PM34_RST_Lf 9564
#define TOP_PM35_RST_Lf 9565
#define TOP_PM36_RST_Lf 9566
#define TOP_PM37_RST_Lf 9567
#define TOP_PM38_RST_Lf 9568
#define TOP_PM39_RST_Lf 9569
#define TOP_PM3_RST_Lf 9570
#define TOP_PM40_RST_Lf 9571
#define TOP_PM41_RST_Lf 9572
#define TOP_PM42_RST_Lf 9573
#define TOP_PM43_RST_Lf 9574
#define TOP_PM44_RST_Lf 9575
#define TOP_PM45_RST_Lf 9576
#define TOP_PM46_RST_Lf 9577
#define TOP_PM47_RST_Lf 9578
#define TOP_PM48_RST_Lf 9579
#define TOP_PM49_RST_Lf 9580
#define TOP_PM4_RST_Lf 9581
#define TOP_PM50_RST_Lf 9582
#define TOP_PM51_RST_Lf 9583
#define TOP_PM52_RST_Lf 9584
#define TOP_PM53_RST_Lf 9585
#define TOP_PM54_RST_Lf 9586
#define TOP_PM55_RST_Lf 9587
#define TOP_PM56_RST_Lf 9588
#define TOP_PM57_RST_Lf 9589
#define TOP_PM58_RST_Lf 9590
#define TOP_PM59_RST_Lf 9591
#define TOP_PM5_RST_Lf 9592
#define TOP_PM60_RST_Lf 9593
#define TOP_PM61_RST_Lf 9594
#define TOP_PM62_RST_Lf 9595
#define TOP_PM63_RST_Lf 9596
#define TOP_PM6_RST_Lf 9597
#define TOP_PM7_RST_Lf 9598
#define TOP_PM8_RST_Lf 9599
#define TOP_PM9_RST_Lf 9600
#define TOP_PM_MGMT_RST_Lf 9601
#define TOP_PP_PLL_POST_RST_Lf 9602
#define TOP_PP_PLL_RST_Lf 9603
#define TOP_TS_PLL_POST_RST_Lf 9604
#define TOP_TS_PLL_RST_Lf 9605
#define TOP_TS_RST_Lf 9606
#define TOQ_CELL_INFOf 9607
#define TOQ_CQEB_INT_ENf 9608
#define TOQ_CQEB_INT_SETf 9609
#define TOQ_CQEB_INT_STATf 9610
#define TOQ_CREDIT_OVERFLOWf 9611
#define TOQ_CREDIT_UNDERFLOWf 9612
#define TOQ_Q_INT_ENf 9613
#define TOQ_Q_INT_SETf 9614
#define TOQ_Q_INT_STATf 9615
#define TOS_FNf 9616
#define TOS_FN_ECC_ENf 9617
#define TOS_FN_SELf 9618
#define TOTALCOUNTf 9619
#define TOTALCOUNT_MONf 9620
#define TOTAL_BUFFER_COUNTf 9621
#define TOTAL_COUNTf 9622
#define TOTAL_PORT_QSIZE_THRESHOLDf 9623
#define TOTAL_PORT_QSIZE_THRESHOLD_SCALING_FACTORf 9624
#define TOTAL_QSIZE_WEIGHTf 9625
#define TPIDf 9626
#define TPID_INDEXf 9627
#define TPID_SELf 9628
#define TP_MODE_ENf 9629
#define TRACE_TYPE_INCREMENTALf 9630
#define TRACE_TYPE_INCREMENTAL_VALIDf 9631
#define TRACKING_MODEf 9632
#define TRACK_MODEf 9633
#define TRAINING_ENf 9634
#define TRANSIT_DELAY_MODEf 9635
#define TRAN_TYPEf 9636
#define TRIGGER_DATAf 9637
#define TRIGGER_DATA_CONDITION_MASKf 9638
#define TRIGGER_DATA_START_TIMEf 9639
#define TRIGGER_DATA_START_VALUEf 9640
#define TRIGGER_DATA_STOP_VALUEf 9641
#define TRIGGER_ENABLEf 9642
#define TRSTf 9643
#define TRUNCATE_CPU_COPYf 9644
#define TRUNCATE_MIRROR_COPYf 9645
#define TRUNK_BITMAPf 9646
#define TRUNK_BITMAP_TABLEf 9647
#define TRUNK_MEMBER_0f 9648
#define TRUNK_MEMBER_1f 9649
#define TRUNK_MEMBER_10f 9650
#define TRUNK_MEMBER_11f 9651
#define TRUNK_MEMBER_12f 9652
#define TRUNK_MEMBER_13f 9653
#define TRUNK_MEMBER_14f 9654
#define TRUNK_MEMBER_15f 9655
#define TRUNK_MEMBER_16f 9656
#define TRUNK_MEMBER_17f 9657
#define TRUNK_MEMBER_18f 9658
#define TRUNK_MEMBER_19f 9659
#define TRUNK_MEMBER_2f 9660
#define TRUNK_MEMBER_20f 9661
#define TRUNK_MEMBER_21f 9662
#define TRUNK_MEMBER_22f 9663
#define TRUNK_MEMBER_23f 9664
#define TRUNK_MEMBER_24f 9665
#define TRUNK_MEMBER_25f 9666
#define TRUNK_MEMBER_26f 9667
#define TRUNK_MEMBER_27f 9668
#define TRUNK_MEMBER_28f 9669
#define TRUNK_MEMBER_29f 9670
#define TRUNK_MEMBER_3f 9671
#define TRUNK_MEMBER_30f 9672
#define TRUNK_MEMBER_31f 9673
#define TRUNK_MEMBER_32f 9674
#define TRUNK_MEMBER_33f 9675
#define TRUNK_MEMBER_34f 9676
#define TRUNK_MEMBER_35f 9677
#define TRUNK_MEMBER_36f 9678
#define TRUNK_MEMBER_37f 9679
#define TRUNK_MEMBER_38f 9680
#define TRUNK_MEMBER_39f 9681
#define TRUNK_MEMBER_4f 9682
#define TRUNK_MEMBER_40f 9683
#define TRUNK_MEMBER_41f 9684
#define TRUNK_MEMBER_42f 9685
#define TRUNK_MEMBER_43f 9686
#define TRUNK_MEMBER_44f 9687
#define TRUNK_MEMBER_45f 9688
#define TRUNK_MEMBER_46f 9689
#define TRUNK_MEMBER_47f 9690
#define TRUNK_MEMBER_48f 9691
#define TRUNK_MEMBER_49f 9692
#define TRUNK_MEMBER_5f 9693
#define TRUNK_MEMBER_50f 9694
#define TRUNK_MEMBER_51f 9695
#define TRUNK_MEMBER_52f 9696
#define TRUNK_MEMBER_53f 9697
#define TRUNK_MEMBER_54f 9698
#define TRUNK_MEMBER_55f 9699
#define TRUNK_MEMBER_56f 9700
#define TRUNK_MEMBER_57f 9701
#define TRUNK_MEMBER_58f 9702
#define TRUNK_MEMBER_59f 9703
#define TRUNK_MEMBER_6f 9704
#define TRUNK_MEMBER_60f 9705
#define TRUNK_MEMBER_61f 9706
#define TRUNK_MEMBER_62f 9707
#define TRUNK_MEMBER_63f 9708
#define TRUNK_MEMBER_7f 9709
#define TRUNK_MEMBER_8f 9710
#define TRUNK_MEMBER_9f 9711
#define TRUNK_MODEf 9712
#define TRUST_DOT1Pf 9713
#define TRUST_DOT1P_PTRf 9714
#define TRUST_DSCPf 9715
#define TRUST_DSCP_PTRf 9716
#define TRUST_DSCP_V4f 9717
#define TRUST_DSCP_V6f 9718
#define TRUST_INCOMING_VIDf 9719
#define TRUST_MPLS_TCf 9720
#define TS0_CNT_OFFSET_UPDATEDf 9721
#define TS0_Lf 9722
#define TS0_Uf 9723
#define TS1_CNT_OFFSET_UPDATEDf 9724
#define TS1_Lf 9725
#define TS1_Mf 9726
#define TS1_TIMESTAMPf 9727
#define TS1_Uf 9728
#define TSC_0_DISABLE_STATUSf 9729
#define TSC_0_ENABLEf 9730
#define TSC_10_DISABLE_STATUSf 9731
#define TSC_10_ENABLEf 9732
#define TSC_11_DISABLE_STATUSf 9733
#define TSC_11_ENABLEf 9734
#define TSC_12_DISABLE_STATUSf 9735
#define TSC_12_ENABLEf 9736
#define TSC_13_DISABLE_STATUSf 9737
#define TSC_13_ENABLEf 9738
#define TSC_14_DISABLE_STATUSf 9739
#define TSC_14_ENABLEf 9740
#define TSC_15_DISABLE_STATUSf 9741
#define TSC_15_ENABLEf 9742
#define TSC_16_DISABLE_STATUSf 9743
#define TSC_16_ENABLEf 9744
#define TSC_17_DISABLE_STATUSf 9745
#define TSC_17_ENABLEf 9746
#define TSC_18_DISABLE_STATUSf 9747
#define TSC_18_ENABLEf 9748
#define TSC_19_DISABLE_STATUSf 9749
#define TSC_19_ENABLEf 9750
#define TSC_1_DISABLE_STATUSf 9751
#define TSC_1_ENABLEf 9752
#define TSC_20_DISABLE_STATUSf 9753
#define TSC_20_ENABLEf 9754
#define TSC_21_DISABLE_STATUSf 9755
#define TSC_21_ENABLEf 9756
#define TSC_22_DISABLE_STATUSf 9757
#define TSC_22_ENABLEf 9758
#define TSC_23_DISABLE_STATUSf 9759
#define TSC_23_ENABLEf 9760
#define TSC_24_DISABLE_STATUSf 9761
#define TSC_24_ENABLEf 9762
#define TSC_25_DISABLE_STATUSf 9763
#define TSC_25_ENABLEf 9764
#define TSC_26_DISABLE_STATUSf 9765
#define TSC_26_ENABLEf 9766
#define TSC_27_DISABLE_STATUSf 9767
#define TSC_27_ENABLEf 9768
#define TSC_28_DISABLE_STATUSf 9769
#define TSC_28_ENABLEf 9770
#define TSC_29_DISABLE_STATUSf 9771
#define TSC_29_ENABLEf 9772
#define TSC_2_DISABLE_STATUSf 9773
#define TSC_2_ENABLEf 9774
#define TSC_30_DISABLE_STATUSf 9775
#define TSC_30_ENABLEf 9776
#define TSC_31_DISABLE_STATUSf 9777
#define TSC_31_ENABLEf 9778
#define TSC_32_DISABLE_STATUSf 9779
#define TSC_32_ENABLEf 9780
#define TSC_33_DISABLE_STATUSf 9781
#define TSC_33_ENABLEf 9782
#define TSC_34_DISABLE_STATUSf 9783
#define TSC_34_ENABLEf 9784
#define TSC_35_DISABLE_STATUSf 9785
#define TSC_35_ENABLEf 9786
#define TSC_36_DISABLE_STATUSf 9787
#define TSC_36_ENABLEf 9788
#define TSC_37_DISABLE_STATUSf 9789
#define TSC_37_ENABLEf 9790
#define TSC_38_DISABLE_STATUSf 9791
#define TSC_38_ENABLEf 9792
#define TSC_39_DISABLE_STATUSf 9793
#define TSC_39_ENABLEf 9794
#define TSC_3_DISABLE_STATUSf 9795
#define TSC_3_ENABLEf 9796
#define TSC_40_DISABLE_STATUSf 9797
#define TSC_40_ENABLEf 9798
#define TSC_41_DISABLE_STATUSf 9799
#define TSC_41_ENABLEf 9800
#define TSC_42_DISABLE_STATUSf 9801
#define TSC_42_ENABLEf 9802
#define TSC_43_DISABLE_STATUSf 9803
#define TSC_43_ENABLEf 9804
#define TSC_44_DISABLE_STATUSf 9805
#define TSC_44_ENABLEf 9806
#define TSC_45_DISABLE_STATUSf 9807
#define TSC_45_ENABLEf 9808
#define TSC_46_DISABLE_STATUSf 9809
#define TSC_46_ENABLEf 9810
#define TSC_47_DISABLE_STATUSf 9811
#define TSC_47_ENABLEf 9812
#define TSC_48_DISABLE_STATUSf 9813
#define TSC_48_ENABLEf 9814
#define TSC_49_DISABLE_STATUSf 9815
#define TSC_49_ENABLEf 9816
#define TSC_4_DISABLE_STATUSf 9817
#define TSC_4_ENABLEf 9818
#define TSC_50_DISABLE_STATUSf 9819
#define TSC_50_ENABLEf 9820
#define TSC_51_DISABLE_STATUSf 9821
#define TSC_51_ENABLEf 9822
#define TSC_52_DISABLE_STATUSf 9823
#define TSC_52_ENABLEf 9824
#define TSC_53_DISABLE_STATUSf 9825
#define TSC_53_ENABLEf 9826
#define TSC_54_DISABLE_STATUSf 9827
#define TSC_54_ENABLEf 9828
#define TSC_55_DISABLE_STATUSf 9829
#define TSC_55_ENABLEf 9830
#define TSC_56_DISABLE_STATUSf 9831
#define TSC_56_ENABLEf 9832
#define TSC_57_DISABLE_STATUSf 9833
#define TSC_57_ENABLEf 9834
#define TSC_58_DISABLE_STATUSf 9835
#define TSC_58_ENABLEf 9836
#define TSC_59_DISABLE_STATUSf 9837
#define TSC_59_ENABLEf 9838
#define TSC_5_DISABLE_STATUSf 9839
#define TSC_5_ENABLEf 9840
#define TSC_60_DISABLE_STATUSf 9841
#define TSC_60_ENABLEf 9842
#define TSC_61_DISABLE_STATUSf 9843
#define TSC_61_ENABLEf 9844
#define TSC_62_DISABLE_STATUSf 9845
#define TSC_62_ENABLEf 9846
#define TSC_63_DISABLE_STATUSf 9847
#define TSC_63_ENABLEf 9848
#define TSC_6_DISABLE_STATUSf 9849
#define TSC_6_ENABLEf 9850
#define TSC_7_DISABLE_STATUSf 9851
#define TSC_7_ENABLEf 9852
#define TSC_8_DISABLE_STATUSf 9853
#define TSC_8_ENABLEf 9854
#define TSC_9_DISABLE_STATUSf 9855
#define TSC_9_ENABLEf 9856
#define TSC_CLK_GATE_OFFf 9857
#define TSC_ECC_1B_ERRf 9858
#define TSC_ECC_2B_ERRf 9859
#define TSC_ERRf 9860
#define TSC_MGMT_ENABLEf 9861
#define TSC_PWRDWNf 9862
#define TSC_REG_ADDRf 9863
#define TSC_REG_DATAf 9864
#define TSC_REG_DATA_MASKf 9865
#define TSC_REG_WRf 9866
#define TSC_RSTBf 9867
#define TSTS_INTERRUPT_STATUSf 9868
#define TS_CAPTURE_OVRDf 9869
#define TS_CPU_FIFO1_ECC_ERR_STATUSf 9870
#define TS_CPU_FIFO2_ECC_ERR_STATUSf 9871
#define TS_ECC_ERRf 9872
#define TS_ENTRY_VALIDf 9873
#define TS_ERRf 9874
#define TS_EVENT_IDf 9875
#define TS_FIFO1_NOT_EMPTYf 9876
#define TS_FIFO1_OVERFLOWf 9877
#define TS_FIFO2_NOT_EMPTYf 9878
#define TS_FIFO2_OVERFLOWf 9879
#define TS_GPIO_0f 9880
#define TS_GPIO_1f 9881
#define TS_GPIO_2f 9882
#define TS_GPIO_3f 9883
#define TS_GPIO_4f 9884
#define TS_GPIO_5f 9885
#define TS_GPIO_CAPTURE_DONEf 9886
#define TS_GPIO_CAPTURE_OVRDf 9887
#define TS_GPIO_EVENT_CAPTURE_ENf 9888
#define TS_GPIO_EVENT_SELf 9889
#define TS_GPIO_NUM_TAPS_ACTIVEf 9890
#define TS_MODEf 9891
#define TS_OSTS_ADJUSTf 9892
#define TS_OVERFLOW_INT_ENf 9893
#define TS_OVERFLOW_INT_SETf 9894
#define TS_OVERFLOW_INT_STATf 9895
#define TS_PLL_LOCKf 9896
#define TS_PORT_MAP_COR_ERR_RPTf 9897
#define TS_PORT_MAP_ECC_ENf 9898
#define TS_RX_ORIGIN_IDf 9899
#define TS_TIMER_31_0_VALUEf 9900
#define TS_TIMER_47_32_VALUEf 9901
#define TS_TIMER_INTf 9902
#define TS_TIMER_OVERRIDEf 9903
#define TS_TSTS_ADJUSTf 9904
#define TS_TX_ORIGIN_IDf 9905
#define TS_UNDERFLOW_INT_ENf 9906
#define TS_UNDERFLOW_INT_SETf 9907
#define TS_UNDERFLOW_INT_STATf 9908
#define TS_USE_CS_OFFSETf 9909
#define TS_VALIDf 9910
#define TTLf 9911
#define TTL_FNf 9912
#define TTL_FN_ECC_ENf 9913
#define TTL_FN_SELf 9914
#define TTL_OVERRIDE_SETf 9915
#define TTL_OVERRIDE_SET_ENABLEf 9916
#define TTL_THRESHOLDf 9917
#define TUNNEL_1v_DATA_0f 9918
#define TUNNEL_1v_FLEX_CTR_ACTIONf 9919
#define TUNNEL_1v_FLEX_CTR_OBJECTf 9920
#define TUNNEL_1v_KEY_0f 9921
#define TUNNEL_1v_L2_TAG_SETf 9922
#define TUNNEL_1v_L2_TAG_SET_L2_OPAQUE_TAG_ACTION_IF_NOT_PRESENTf 9923
#define TUNNEL_1v_L2_TAG_SET_L2_OPAQUE_TAG_ACTION_IF_PRESENTf 9924
#define TUNNEL_1v_L2_TAG_SET_L2_TAG_ACTION_IF_NOT_PRESENTf 9925
#define TUNNEL_1v_L2_TAG_SET_L2_TAG_ACTION_IF_PRESENTf 9926
#define TUNNEL_1v_L2_TAG_SET_L2_TAG_REMARK_CFIf 9927
#define TUNNEL_1v_L2_TAG_SET_OCFIf 9928
#define TUNNEL_1v_L2_TAG_SET_OPRIf 9929
#define TUNNEL_1v_L2_TAG_SET_OPRI_CFI_SELf 9930
#define TUNNEL_1v_L2_TAG_SET_OPRI_MAPPING_PTRf 9931
#define TUNNEL_1v_L2_TAG_SET_OVIDf 9932
#define TUNNEL_1v_L2_TAG_SET_TPID_INDEXf 9933
#define TUNNEL_1v_RESERVED_0f 9934
#define TUNNEL_1v_VNIDf 9935
#define TUNNEL_1v_VRFf 9936
#define TUNNEL_2v_DATA_0f 9937
#define TUNNEL_2v_FLEX_CTR_ACTIONf 9938
#define TUNNEL_2v_FLEX_CTR_OBJECTf 9939
#define TUNNEL_2v_KEY_0f 9940
#define TUNNEL_2v_L2_TAG_SETf 9941
#define TUNNEL_2v_L2_TAG_SET_L2_OPAQUE_TAG_ACTION_IF_NOT_PRESENTf 9942
#define TUNNEL_2v_L2_TAG_SET_L2_OPAQUE_TAG_ACTION_IF_PRESENTf 9943
#define TUNNEL_2v_L2_TAG_SET_L2_TAG_ACTION_IF_NOT_PRESENTf 9944
#define TUNNEL_2v_L2_TAG_SET_L2_TAG_ACTION_IF_PRESENTf 9945
#define TUNNEL_2v_L2_TAG_SET_L2_TAG_REMARK_CFIf 9946
#define TUNNEL_2v_L2_TAG_SET_OCFIf 9947
#define TUNNEL_2v_L2_TAG_SET_OPRIf 9948
#define TUNNEL_2v_L2_TAG_SET_OPRI_CFI_SELf 9949
#define TUNNEL_2v_L2_TAG_SET_OPRI_MAPPING_PTRf 9950
#define TUNNEL_2v_L2_TAG_SET_OVIDf 9951
#define TUNNEL_2v_L2_TAG_SET_TPID_INDEXf 9952
#define TUNNEL_2v_RESERVED_0f 9953
#define TUNNEL_2v_RESERVED_KEY_PADDINGf 9954
#define TUNNEL_2v_TUNNEL_INDEXf 9955
#define TUNNEL_2v_VNIDf 9956
#define TUNNEL_2v_VRFf 9957
#define TUNNEL_CLASS_IDf 9958
#define TUNNEL_ERR_TOCPUf 9959
#define TUNNEL_INDEXf 9960
#define TUNNEL_TYPEf 9961
#define TUNNEL_TYPE_LOOPBACK_TYPEf 9962
#define TUNNEL_TYPE_LOOPBACK_TYPE_MASKf 9963
#define TURNAROUND_COPYTO_CPUf 9964
#define TXEVf 9965
#define TXRAMf 9966
#define TX_1588_LL_0f 9967
#define TX_1588_LL_1f 9968
#define TX_1588_LL_2f 9969
#define TX_1588_LL_3f 9970
#define TX_1588_RESERVED_0f 9971
#define TX_1588_RESERVED_1f 9972
#define TX_1588_RESERVED_2f 9973
#define TX_1588_RESERVED_3f 9974
#define TX_1588_STEP_BIT_COUNT_0f 9975
#define TX_1588_STEP_BIT_COUNT_1f 9976
#define TX_1588_STEP_BIT_COUNT_2f 9977
#define TX_1588_STEP_BIT_COUNT_3f 9978
#define TX_2STEP_1588_SEQIDf 9979
#define TX_2STEP_1588_TIMESTAMPf 9980
#define TX_2STEP_1588_VLDf 9981
#define TX_ANY_STARTf 9982
#define TX_CDC_DOUBLE_BIT_ERRf 9983
#define TX_CDC_ECC_CTRL_ENf 9984
#define TX_CDC_FORCE_DOUBLE_BIT_ERRf 9985
#define TX_CDC_FORCE_SINGLE_BIT_ERRf 9986
#define TX_CDC_MEM_CTRL_TMf 9987
#define TX_CDC_SINGLE_BIT_ERRf 9988
#define TX_CRC_CORRUPTION_MODEf 9989
#define TX_CRC_CORRUPT_ENf 9990
#define TX_ENf 9991
#define TX_ERR_CORRUPTS_CRCf 9992
#define TX_LLFC_ENf 9993
#define TX_LLFC_FC_OBJ_LOGICALf 9994
#define TX_LLFC_MSG_OVERFLOWf 9995
#define TX_LLFC_MSG_TYPE_LOGICALf 9996
#define TX_PAUSE_ENf 9997
#define TX_PFC_ENf 9998
#define TX_PFC_MMU_DISABLEf 9999
#define TX_PFC_OBM_DISABLEf 10000
#define TX_PKT_BUF_1BIT_ECCERRf 10001
#define TX_PKT_BUF_2BIT_ECCERRf 10002
#define TX_PKT_OVERFLOWf 10003
#define TX_PKT_UNDERFLOWf 10004
#define TX_PREAMBLE_LENGTHf 10005
#define TX_PROC_DROP_VECTOR_MASK_ENf 10006
#define TX_THRESHOLDf 10007
#define TX_TIMER_BYTE_ADJUSTf 10008
#define TX_TIMER_BYTE_ADJUST_ENf 10009
#define TX_TS_DELAY_REQf 10010
#define TX_TS_FIFO_OVERFLOWf 10011
#define TX_TS_PDELAY_REQf 10012
#define TX_TS_PDELAY_RESPf 10013
#define TX_TS_SYNCf 10014
#define T_MASKf 10015
#define T_PMA_INPUT_WIDTH_MODEf 10016
#define T_PMA_OUTPUT_WIDTH_MODEf 10017
#define T_PMA_START_MODEf 10018
#define T_PMA_WATERMARKf 10019
#define UC_COSf 10020
#define UC_COS1f 10021
#define UC_COS2f 10022
#define UC_COS_ERROR_INTR_ENf 10023
#define UC_COS_ERROR_INTR_OVRf 10024
#define UC_COS_ERROR_INTR_STATf 10025
#define UC_CQEB_FULL_THRESHOLDf 10026
#define UC_CQEB_OVERFLOWf 10027
#define UC_CQEB_OVERFLOW_STATf 10028
#define UC_CQEB_UNDERFLOWf 10029
#define UC_CQEB_UNDERFLOW_STATf 10030
#define UC_CQEB_USE_COUNTf 10031
#define UC_DATAf 10032
#define UC_DISABLE_SIP_LOOKUPf 10033
#define UC_DROPf 10034
#define UC_OVERFLOW_SIZEf 10035
#define UC_PROG_DONEf 10036
#define UC_Q_THRESH_CAPf 10037
#define UC_SAF_CELLS_IN_ITM_CNTRf 10038
#define UC_SAF_PKTS_IN_ITM_CNTRf 10039
#define UC_SW_COPY_DROPPEDf 10040
#define UDF1_BASE_OFFSET_0f 10041
#define UDF1_BASE_OFFSET_1f 10042
#define UDF1_BASE_OFFSET_2f 10043
#define UDF1_BASE_OFFSET_3f 10044
#define UDF1_BASE_OFFSET_4f 10045
#define UDF1_BASE_OFFSET_5f 10046
#define UDF1_BASE_OFFSET_6f 10047
#define UDF1_BASE_OFFSET_7f 10048
#define UDF1_FA_ADJUST_ENABLEf 10049
#define UDF1_OFFSET0f 10050
#define UDF1_OFFSET1f 10051
#define UDF1_OFFSET2f 10052
#define UDF1_OFFSET3f 10053
#define UDF1_OFFSET4f 10054
#define UDF1_OFFSET5f 10055
#define UDF1_OFFSET6f 10056
#define UDF1_OFFSET7f 10057
#define UDF2_BASE_OFFSET_0f 10058
#define UDF2_BASE_OFFSET_1f 10059
#define UDF2_BASE_OFFSET_2f 10060
#define UDF2_BASE_OFFSET_3f 10061
#define UDF2_BASE_OFFSET_4f 10062
#define UDF2_BASE_OFFSET_5f 10063
#define UDF2_BASE_OFFSET_6f 10064
#define UDF2_BASE_OFFSET_7f 10065
#define UDF2_FA_ADJUST_ENABLEf 10066
#define UDF2_OFFSET0f 10067
#define UDF2_OFFSET1f 10068
#define UDF2_OFFSET2f 10069
#define UDF2_OFFSET3f 10070
#define UDF2_OFFSET4f 10071
#define UDF2_OFFSET5f 10072
#define UDF2_OFFSET6f 10073
#define UDF2_OFFSET7f 10074
#define UDF_CHUNK_ID_1f 10075
#define UDF_CHUNK_ID_10f 10076
#define UDF_CHUNK_ID_11f 10077
#define UDF_CHUNK_ID_12f 10078
#define UDF_CHUNK_ID_13f 10079
#define UDF_CHUNK_ID_2f 10080
#define UDF_CHUNK_ID_3f 10081
#define UDF_CHUNK_ID_4f 10082
#define UDF_CHUNK_ID_5f 10083
#define UDF_CHUNK_ID_6f 10084
#define UDF_CHUNK_ID_7f 10085
#define UDF_CHUNK_ID_8f 10086
#define UDF_CHUNK_ID_9f 10087
#define UDF_CLASS_IDf 10088
#define UDF_MASKf 10089
#define UDF_OFFSET_ECC_ENf 10090
#define UDF_OFFSET_EN_COR_ERR_RPTf 10091
#define UDF_SELf 10092
#define UDF_SEL_1f 10093
#define UDF_SEL_10f 10094
#define UDF_SEL_11f 10095
#define UDF_SEL_12f 10096
#define UDF_SEL_13f 10097
#define UDF_SEL_2f 10098
#define UDF_SEL_3f 10099
#define UDF_SEL_4f 10100
#define UDF_SEL_5f 10101
#define UDF_SEL_6f 10102
#define UDF_SEL_7f 10103
#define UDF_SEL_8f 10104
#define UDF_SEL_9f 10105
#define UDP_DEST_PORTf 10106
#define UDP_DEST_PORT_VALIDf 10107
#define UDP_DST_PORT1f 10108
#define UDP_DST_PORT1_ENf 10109
#define UDP_DST_PORT2f 10110
#define UDP_DST_PORT2_ENf 10111
#define UDP_PORT_0f 10112
#define UDP_PORT_0_OFFSETf 10113
#define UDP_PORT_1f 10114
#define UDP_PORT_1_OFFSETf 10115
#define UDP_SPORT_EQ_DPORT_ENABLEf 10116
#define UINCf 10117
#define UMf 10118
#define UMC_DROPf 10119
#define UMC_IDXf 10120
#define UMC_TOCPUf 10121
#define UM_DATAf 10122
#define UM_PADf 10123
#define UM_TABLE_COUNTf 10124
#define UM_TABLE_INDEXf 10125
#define UNAVAILABLE_RESP_CONFIGf 10126
#define UNCORR_CWf 10127
#define UNDERFLOW_INTR_ENf 10128
#define UNDERFLOW_INTR_OVRf 10129
#define UNDERFLOW_INTR_STATf 10130
#define UNDF_STATUSf 10131
#define UNICAST_PKT_TYPEf 10132
#define UNICAST_PKT_VALIDf 10133
#define UNICAST_QUEUINGf 10134
#define UNKNOWN_1588_VERSION_TO_CPUf 10135
#define UNKNOWN_IPV4_MC_TOCPUf 10136
#define UNKNOWN_IPV6_MC_TOCPUf 10137
#define UNKNOWN_MCAST_BLOCK_MASKf 10138
#define UNKNOWN_MCAST_MASK_SELf 10139
#define UNKNOWN_RH_WITH_NONZERO_SL_ENf 10140
#define UNKNOWN_RH_WITH_NONZERO_SL_ERROR_TOCPUf 10141
#define UNKNOWN_TUNNEL_IPMC_DROPf 10142
#define UNKNOWN_UCAST_BLOCK_MASKf 10143
#define UNKNOWN_UCAST_MASK_SELf 10144
#define UNRESOLVEDL3SRC_TOCPUf 10145
#define UNTAGf 10146
#define UNUSED_0f 10147
#define UNUSED_1f 10148
#define UNUSED_2f 10149
#define UNUSED_3f 10150
#define UOFFSETf 10151
#define UPDATE_IP_LENGTHf 10152
#define UPDATE_O_FLAGf 10153
#define UPDATE_UDP_LENGTHf 10154
#define UPHASEf 10155
#define UPI_FSM_3RD_ENB_WAITf 10156
#define UPI_FSM_4TH_ENB_WAITf 10157
#define UPI_FSM_ENB_FIRST_POS2POS_WAITf 10158
#define UPI_FSM_PCM_FIRST_WAITf 10159
#define UPI_FSM_SW_EN_WAITf 10160
#define UPI_NUM_PC_CORNER_CLKSf 10161
#define UPI_NUM_PC_DEVf 10162
#define UPI_NUM_PC_VT_CLKSf 10163
#define UPI_NUM_PC_WAIT_CLKSf 10164
#define UPPERf 10165
#define UPPER_BOUNDSf 10166
#define UPPER_REGIONf 10167
#define UPPER_SECf 10168
#define UPR_KEYf 10169
#define UPR_KEY0f 10170
#define UPR_KEY0_COMP_V4_KEYf 10171
#define UPR_KEY0_COMP_V4_KEY_IP_ADDRf 10172
#define UPR_KEY0_COMP_V4_KEY_IP_FLAGSf 10173
#define UPR_KEY0_COMP_V4_KEY_IP_PROTf 10174
#define UPR_KEY0_COMP_V4_KEY_IP_TCP_FLAGSf 10175
#define UPR_KEY0_COMP_V4_KEY_L4_PORTf 10176
#define UPR_KEY0_COMP_V4_KEY_MAC_LWRf 10177
#define UPR_KEY0_COMP_V4_KEY_MAC_UPRf 10178
#define UPR_KEY0_COMP_V4_KEY_RSV0f 10179
#define UPR_KEY0_COMP_V4_KEY_RSV1f 10180
#define UPR_KEY0_COMP_V4_KEY_VRF_LWRf 10181
#define UPR_KEY0_COMP_V4_KEY_VRF_UPRf 10182
#define UPR_KEY0_COMP_V6_KEYf 10183
#define UPR_KEY0_COMP_V6_KEY_IP_ADDR_0f 10184
#define UPR_KEY0_COMP_V6_KEY_IP_ADDR_1f 10185
#define UPR_KEY0_COMP_V6_KEY_IP_ADDR_2f 10186
#define UPR_KEY0_COMP_V6_KEY_IP_PROTf 10187
#define UPR_KEY0_COMP_V6_KEY_IP_TCP_FLAGSf 10188
#define UPR_KEY0_COMP_V6_KEY_L4_PORTf 10189
#define UPR_KEY0_COMP_V6_KEY_RSVf 10190
#define UPR_KEY0_COMP_V6_KEY_VRFf 10191
#define UPR_KEY0_IP_ADDRf 10192
#define UPR_KEY0_KEYf 10193
#define UPR_KEY0_KEY_MODEf 10194
#define UPR_KEY0_KEY_TYPEf 10195
#define UPR_KEY0_L3MC_V4_KEYf 10196
#define UPR_KEY0_L3MC_V4_KEY_DIPf 10197
#define UPR_KEY0_L3MC_V4_KEY_L3_IIFf 10198
#define UPR_KEY0_L3MC_V4_KEY_RSV0f 10199
#define UPR_KEY0_L3MC_V4_KEY_SIP_0f 10200
#define UPR_KEY0_L3MC_V4_KEY_SIP_1f 10201
#define UPR_KEY0_L3MC_V4_KEY_VRFf 10202
#define UPR_KEY0_L3MC_V6_KEYf 10203
#define UPR_KEY0_L3MC_V6_KEY_DIP_0f 10204
#define UPR_KEY0_L3MC_V6_KEY_DIP_1f 10205
#define UPR_KEY0_L3MC_V6_KEY_DIP_2f 10206
#define UPR_KEY0_L3MC_V6_KEY_L3_IIFf 10207
#define UPR_KEY0_L3MC_V6_KEY_RSVf 10208
#define UPR_KEY0_L3MC_V6_KEY_SIP_0f 10209
#define UPR_KEY0_L3MC_V6_KEY_SIP_1f 10210
#define UPR_KEY0_L3MC_V6_KEY_VRFf 10211
#define UPR_KEY0_LPM_V4_KEYf 10212
#define UPR_KEY0_LPM_V4_KEY_IP_ADDRf 10213
#define UPR_KEY0_LPM_V4_KEY_RSVf 10214
#define UPR_KEY0_LPM_V4_KEY_VRFf 10215
#define UPR_KEY0_LPM_V6_KEYf 10216
#define UPR_KEY0_LPM_V6_KEY_D_IP_ADDR_0f 10217
#define UPR_KEY0_LPM_V6_KEY_D_IP_ADDR_1f 10218
#define UPR_KEY0_LPM_V6_KEY_D_IP_ADDR_2f 10219
#define UPR_KEY0_LPM_V6_KEY_D_IP_ADDR_3f 10220
#define UPR_KEY0_LPM_V6_KEY_D_RSVf 10221
#define UPR_KEY0_LPM_V6_KEY_D_RSV_0f 10222
#define UPR_KEY0_LPM_V6_KEY_D_RSV_1f 10223
#define UPR_KEY0_LPM_V6_KEY_D_RSV_2f 10224
#define UPR_KEY0_LPM_V6_KEY_D_VRFf 10225
#define UPR_KEY0_LPM_V6_KEY_H_IP_ADDR_0f 10226
#define UPR_KEY0_LPM_V6_KEY_H_VRFf 10227
#define UPR_KEY0_LPM_V6_KEY_S_IP_ADDR_0f 10228
#define UPR_KEY0_LPM_V6_KEY_S_IP_ADDR_1f 10229
#define UPR_KEY0_LPM_V6_KEY_S_RSV_0f 10230
#define UPR_KEY0_LPM_V6_KEY_S_VRFf 10231
#define UPR_KEY0_PROTOCOLf 10232
#define UPR_KEY0_V4_DIPf 10233
#define UPR_KEY0_V4_SIPf 10234
#define UPR_KEY0_VIDf 10235
#define UPR_KEY0_VID_HALFf 10236
#define UPR_KEY1f 10237
#define UPR_KEY1_COMP_V4_KEYf 10238
#define UPR_KEY1_COMP_V4_KEY_IP_ADDRf 10239
#define UPR_KEY1_COMP_V4_KEY_IP_FLAGSf 10240
#define UPR_KEY1_COMP_V4_KEY_IP_PROTf 10241
#define UPR_KEY1_COMP_V4_KEY_IP_TCP_FLAGSf 10242
#define UPR_KEY1_COMP_V4_KEY_L4_PORTf 10243
#define UPR_KEY1_COMP_V4_KEY_MAC_LWRf 10244
#define UPR_KEY1_COMP_V4_KEY_MAC_UPRf 10245
#define UPR_KEY1_COMP_V4_KEY_RSV0f 10246
#define UPR_KEY1_COMP_V4_KEY_RSV1f 10247
#define UPR_KEY1_COMP_V4_KEY_VRF_LWRf 10248
#define UPR_KEY1_COMP_V4_KEY_VRF_UPRf 10249
#define UPR_KEY1_COMP_V6_KEYf 10250
#define UPR_KEY1_COMP_V6_KEY_IP_ADDR_0f 10251
#define UPR_KEY1_COMP_V6_KEY_IP_ADDR_1f 10252
#define UPR_KEY1_COMP_V6_KEY_IP_ADDR_2f 10253
#define UPR_KEY1_COMP_V6_KEY_IP_PROTf 10254
#define UPR_KEY1_COMP_V6_KEY_IP_TCP_FLAGSf 10255
#define UPR_KEY1_COMP_V6_KEY_L4_PORTf 10256
#define UPR_KEY1_COMP_V6_KEY_RSVf 10257
#define UPR_KEY1_COMP_V6_KEY_VRFf 10258
#define UPR_KEY1_IP_ADDRf 10259
#define UPR_KEY1_KEYf 10260
#define UPR_KEY1_KEY_MODEf 10261
#define UPR_KEY1_KEY_TYPEf 10262
#define UPR_KEY1_L3MC_V4_KEYf 10263
#define UPR_KEY1_L3MC_V4_KEY_DIPf 10264
#define UPR_KEY1_L3MC_V4_KEY_L3_IIFf 10265
#define UPR_KEY1_L3MC_V4_KEY_RSV0f 10266
#define UPR_KEY1_L3MC_V4_KEY_SIP_0f 10267
#define UPR_KEY1_L3MC_V4_KEY_SIP_1f 10268
#define UPR_KEY1_L3MC_V4_KEY_VRFf 10269
#define UPR_KEY1_L3MC_V6_KEYf 10270
#define UPR_KEY1_L3MC_V6_KEY_DIP_0f 10271
#define UPR_KEY1_L3MC_V6_KEY_DIP_1f 10272
#define UPR_KEY1_L3MC_V6_KEY_DIP_2f 10273
#define UPR_KEY1_L3MC_V6_KEY_L3_IIFf 10274
#define UPR_KEY1_L3MC_V6_KEY_RSVf 10275
#define UPR_KEY1_L3MC_V6_KEY_SIP_0f 10276
#define UPR_KEY1_L3MC_V6_KEY_SIP_1f 10277
#define UPR_KEY1_L3MC_V6_KEY_VRFf 10278
#define UPR_KEY1_LPM_V4_KEYf 10279
#define UPR_KEY1_LPM_V4_KEY_IP_ADDRf 10280
#define UPR_KEY1_LPM_V4_KEY_RSVf 10281
#define UPR_KEY1_LPM_V4_KEY_VRFf 10282
#define UPR_KEY1_LPM_V6_KEYf 10283
#define UPR_KEY1_LPM_V6_KEY_D_IP_ADDR_0f 10284
#define UPR_KEY1_LPM_V6_KEY_D_IP_ADDR_1f 10285
#define UPR_KEY1_LPM_V6_KEY_D_IP_ADDR_2f 10286
#define UPR_KEY1_LPM_V6_KEY_D_IP_ADDR_3f 10287
#define UPR_KEY1_LPM_V6_KEY_D_RSVf 10288
#define UPR_KEY1_LPM_V6_KEY_D_RSV_0f 10289
#define UPR_KEY1_LPM_V6_KEY_D_RSV_1f 10290
#define UPR_KEY1_LPM_V6_KEY_D_RSV_2f 10291
#define UPR_KEY1_LPM_V6_KEY_D_VRFf 10292
#define UPR_KEY1_LPM_V6_KEY_H_IP_ADDR_0f 10293
#define UPR_KEY1_LPM_V6_KEY_H_VRFf 10294
#define UPR_KEY1_LPM_V6_KEY_S_IP_ADDR_0f 10295
#define UPR_KEY1_LPM_V6_KEY_S_IP_ADDR_1f 10296
#define UPR_KEY1_LPM_V6_KEY_S_RSV_0f 10297
#define UPR_KEY1_LPM_V6_KEY_S_VRFf 10298
#define UPR_KEY1_PROTOCOLf 10299
#define UPR_KEY1_V4_DIPf 10300
#define UPR_KEY1_V4_SIPf 10301
#define UPR_KEY1_VIDf 10302
#define UPR_KEY1_VID_HALFf 10303
#define UPR_KEYSf 10304
#define UPR_MASKf 10305
#define UPR_MASK0f 10306
#define UPR_MASK0_COMP_V4_KEYf 10307
#define UPR_MASK0_COMP_V4_KEY_IP_ADDRf 10308
#define UPR_MASK0_COMP_V4_KEY_IP_FLAGSf 10309
#define UPR_MASK0_COMP_V4_KEY_IP_PROTf 10310
#define UPR_MASK0_COMP_V4_KEY_IP_TCP_FLAGSf 10311
#define UPR_MASK0_COMP_V4_KEY_L4_PORTf 10312
#define UPR_MASK0_COMP_V4_KEY_MAC_LWRf 10313
#define UPR_MASK0_COMP_V4_KEY_MAC_UPRf 10314
#define UPR_MASK0_COMP_V4_KEY_RSV0f 10315
#define UPR_MASK0_COMP_V4_KEY_RSV1f 10316
#define UPR_MASK0_COMP_V4_KEY_VRF_LWRf 10317
#define UPR_MASK0_COMP_V4_KEY_VRF_UPRf 10318
#define UPR_MASK0_COMP_V6_KEYf 10319
#define UPR_MASK0_COMP_V6_KEY_IP_ADDR_0f 10320
#define UPR_MASK0_COMP_V6_KEY_IP_ADDR_1f 10321
#define UPR_MASK0_COMP_V6_KEY_IP_ADDR_2f 10322
#define UPR_MASK0_COMP_V6_KEY_IP_PROTf 10323
#define UPR_MASK0_COMP_V6_KEY_IP_TCP_FLAGSf 10324
#define UPR_MASK0_COMP_V6_KEY_L4_PORTf 10325
#define UPR_MASK0_COMP_V6_KEY_RSVf 10326
#define UPR_MASK0_COMP_V6_KEY_VRFf 10327
#define UPR_MASK0_IP_ADDRf 10328
#define UPR_MASK0_KEYf 10329
#define UPR_MASK0_KEY_MODEf 10330
#define UPR_MASK0_KEY_TYPEf 10331
#define UPR_MASK0_L3MC_V4_KEYf 10332
#define UPR_MASK0_L3MC_V4_KEY_DIPf 10333
#define UPR_MASK0_L3MC_V4_KEY_L3_IIFf 10334
#define UPR_MASK0_L3MC_V4_KEY_RSV0f 10335
#define UPR_MASK0_L3MC_V4_KEY_SIP_0f 10336
#define UPR_MASK0_L3MC_V4_KEY_SIP_1f 10337
#define UPR_MASK0_L3MC_V4_KEY_VRFf 10338
#define UPR_MASK0_L3MC_V6_KEYf 10339
#define UPR_MASK0_L3MC_V6_KEY_DIP_0f 10340
#define UPR_MASK0_L3MC_V6_KEY_DIP_1f 10341
#define UPR_MASK0_L3MC_V6_KEY_DIP_2f 10342
#define UPR_MASK0_L3MC_V6_KEY_L3_IIFf 10343
#define UPR_MASK0_L3MC_V6_KEY_RSVf 10344
#define UPR_MASK0_L3MC_V6_KEY_SIP_0f 10345
#define UPR_MASK0_L3MC_V6_KEY_SIP_1f 10346
#define UPR_MASK0_L3MC_V6_KEY_VRFf 10347
#define UPR_MASK0_LPM_V4_KEYf 10348
#define UPR_MASK0_LPM_V4_KEY_IP_ADDRf 10349
#define UPR_MASK0_LPM_V4_KEY_RSVf 10350
#define UPR_MASK0_LPM_V4_KEY_VRFf 10351
#define UPR_MASK0_LPM_V6_KEYf 10352
#define UPR_MASK0_LPM_V6_KEY_D_IP_ADDR_0f 10353
#define UPR_MASK0_LPM_V6_KEY_D_IP_ADDR_1f 10354
#define UPR_MASK0_LPM_V6_KEY_D_IP_ADDR_2f 10355
#define UPR_MASK0_LPM_V6_KEY_D_IP_ADDR_3f 10356
#define UPR_MASK0_LPM_V6_KEY_D_RSVf 10357
#define UPR_MASK0_LPM_V6_KEY_D_RSV_0f 10358
#define UPR_MASK0_LPM_V6_KEY_D_RSV_1f 10359
#define UPR_MASK0_LPM_V6_KEY_D_RSV_2f 10360
#define UPR_MASK0_LPM_V6_KEY_D_VRFf 10361
#define UPR_MASK0_LPM_V6_KEY_H_IP_ADDR_0f 10362
#define UPR_MASK0_LPM_V6_KEY_H_VRFf 10363
#define UPR_MASK0_LPM_V6_KEY_S_IP_ADDR_0f 10364
#define UPR_MASK0_LPM_V6_KEY_S_IP_ADDR_1f 10365
#define UPR_MASK0_LPM_V6_KEY_S_RSV_0f 10366
#define UPR_MASK0_LPM_V6_KEY_S_VRFf 10367
#define UPR_MASK0_PROTOCOLf 10368
#define UPR_MASK0_V4_DIPf 10369
#define UPR_MASK0_V4_SIPf 10370
#define UPR_MASK0_VIDf 10371
#define UPR_MASK0_VID_HALFf 10372
#define UPR_MASK1f 10373
#define UPR_MASK1_COMP_V4_KEYf 10374
#define UPR_MASK1_COMP_V4_KEY_IP_ADDRf 10375
#define UPR_MASK1_COMP_V4_KEY_IP_FLAGSf 10376
#define UPR_MASK1_COMP_V4_KEY_IP_PROTf 10377
#define UPR_MASK1_COMP_V4_KEY_IP_TCP_FLAGSf 10378
#define UPR_MASK1_COMP_V4_KEY_L4_PORTf 10379
#define UPR_MASK1_COMP_V4_KEY_MAC_LWRf 10380
#define UPR_MASK1_COMP_V4_KEY_MAC_UPRf 10381
#define UPR_MASK1_COMP_V4_KEY_RSV0f 10382
#define UPR_MASK1_COMP_V4_KEY_RSV1f 10383
#define UPR_MASK1_COMP_V4_KEY_VRF_LWRf 10384
#define UPR_MASK1_COMP_V4_KEY_VRF_UPRf 10385
#define UPR_MASK1_COMP_V6_KEYf 10386
#define UPR_MASK1_COMP_V6_KEY_IP_ADDR_0f 10387
#define UPR_MASK1_COMP_V6_KEY_IP_ADDR_1f 10388
#define UPR_MASK1_COMP_V6_KEY_IP_ADDR_2f 10389
#define UPR_MASK1_COMP_V6_KEY_IP_PROTf 10390
#define UPR_MASK1_COMP_V6_KEY_IP_TCP_FLAGSf 10391
#define UPR_MASK1_COMP_V6_KEY_L4_PORTf 10392
#define UPR_MASK1_COMP_V6_KEY_RSVf 10393
#define UPR_MASK1_COMP_V6_KEY_VRFf 10394
#define UPR_MASK1_IP_ADDRf 10395
#define UPR_MASK1_KEYf 10396
#define UPR_MASK1_KEY_MODEf 10397
#define UPR_MASK1_KEY_TYPEf 10398
#define UPR_MASK1_L3MC_V4_KEYf 10399
#define UPR_MASK1_L3MC_V4_KEY_DIPf 10400
#define UPR_MASK1_L3MC_V4_KEY_L3_IIFf 10401
#define UPR_MASK1_L3MC_V4_KEY_RSV0f 10402
#define UPR_MASK1_L3MC_V4_KEY_SIP_0f 10403
#define UPR_MASK1_L3MC_V4_KEY_SIP_1f 10404
#define UPR_MASK1_L3MC_V4_KEY_VRFf 10405
#define UPR_MASK1_L3MC_V6_KEYf 10406
#define UPR_MASK1_L3MC_V6_KEY_DIP_0f 10407
#define UPR_MASK1_L3MC_V6_KEY_DIP_1f 10408
#define UPR_MASK1_L3MC_V6_KEY_DIP_2f 10409
#define UPR_MASK1_L3MC_V6_KEY_L3_IIFf 10410
#define UPR_MASK1_L3MC_V6_KEY_RSVf 10411
#define UPR_MASK1_L3MC_V6_KEY_SIP_0f 10412
#define UPR_MASK1_L3MC_V6_KEY_SIP_1f 10413
#define UPR_MASK1_L3MC_V6_KEY_VRFf 10414
#define UPR_MASK1_LPM_V4_KEYf 10415
#define UPR_MASK1_LPM_V4_KEY_IP_ADDRf 10416
#define UPR_MASK1_LPM_V4_KEY_RSVf 10417
#define UPR_MASK1_LPM_V4_KEY_VRFf 10418
#define UPR_MASK1_LPM_V6_KEYf 10419
#define UPR_MASK1_LPM_V6_KEY_D_IP_ADDR_0f 10420
#define UPR_MASK1_LPM_V6_KEY_D_IP_ADDR_1f 10421
#define UPR_MASK1_LPM_V6_KEY_D_IP_ADDR_2f 10422
#define UPR_MASK1_LPM_V6_KEY_D_IP_ADDR_3f 10423
#define UPR_MASK1_LPM_V6_KEY_D_RSVf 10424
#define UPR_MASK1_LPM_V6_KEY_D_RSV_0f 10425
#define UPR_MASK1_LPM_V6_KEY_D_RSV_1f 10426
#define UPR_MASK1_LPM_V6_KEY_D_RSV_2f 10427
#define UPR_MASK1_LPM_V6_KEY_D_VRFf 10428
#define UPR_MASK1_LPM_V6_KEY_H_IP_ADDR_0f 10429
#define UPR_MASK1_LPM_V6_KEY_H_VRFf 10430
#define UPR_MASK1_LPM_V6_KEY_S_IP_ADDR_0f 10431
#define UPR_MASK1_LPM_V6_KEY_S_IP_ADDR_1f 10432
#define UPR_MASK1_LPM_V6_KEY_S_RSV_0f 10433
#define UPR_MASK1_LPM_V6_KEY_S_VRFf 10434
#define UPR_MASK1_PROTOCOLf 10435
#define UPR_MASK1_V4_DIPf 10436
#define UPR_MASK1_V4_SIPf 10437
#define UPR_MASK1_VIDf 10438
#define UPR_MASK1_VID_HALFf 10439
#define UPR_MASKSf 10440
#define UPR_TCAM_ECCP_KEYf 10441
#define UPR_TCAM_ECCP_MASKf 10442
#define UPR_TCAM_ECC_KEYf 10443
#define UPR_TCAM_ECC_MASKf 10444
#define UPR_TCAM_PARITY_KEYf 10445
#define UPR_TCAM_PARITY_MASKf 10446
#define UPR_VALIDf 10447
#define UPR_VALID0f 10448
#define UPR_VALID1f 10449
#define UPSHIFTDCOf 10450
#define UP_DURATIONf 10451
#define URG_PICK_100G_SPACINGf 10452
#define URG_PICK_200G_SPACINGf 10453
#define URG_PICK_400G_SPACINGf 10454
#define URG_PICK_50G_SPACINGf 10455
#define USEC_CLK_CYCLE_TICK_COUNTf 10456
#define USER_META_DATAf 10457
#define USER_META_OR_CLASS_IDf 10458
#define USE_CL49_BLOCK_SYNCf 10459
#define USE_CRCf 10460
#define USE_EXTERNAL_FAULTS_FOR_TXf 10461
#define USE_FIXEDf 10462
#define USE_FLOW_SEL_DLB_ECMPf 10463
#define USE_FLOW_SEL_ECMPf 10464
#define USE_FLOW_SEL_ENTROPY_LABELf 10465
#define USE_FLOW_SEL_HIER_ECMPf 10466
#define USE_FLOW_SEL_HIER_WECMPf 10467
#define USE_FLOW_SEL_L2_ECMPf 10468
#define USE_FLOW_SEL_L2_HIER_ECMPf 10469
#define USE_FLOW_SEL_MPLS_ECMPf 10470
#define USE_FLOW_SEL_MPLS_HIER_ECMPf 10471
#define USE_FLOW_SEL_PLFSf 10472
#define USE_FLOW_SEL_RH_ECMPf 10473
#define USE_FLOW_SEL_RH_HIER_ECMPf 10474
#define USE_FLOW_SEL_TRUNK_NONUCf 10475
#define USE_FLOW_SEL_TRUNK_UCf 10476
#define USE_FLOW_SEL_WECMPf 10477
#define USE_LEARN_VFIf 10478
#define USE_MPLS_STACK_FOR_HASHINGf 10479
#define USE_OUTER_HDR_DSCPf 10480
#define USE_OUTER_HDR_TTLf 10481
#define USE_PAYLOAD_L4_FOR_ELIGIBILITYf 10482
#define USE_PAYLOAD_L4_FOR_RESPONSIVEf 10483
#define USE_PORT_TABLE_GROUP_IDf 10484
#define USE_QGROUP_MINf 10485
#define USE_SOURCE_PORT_SELf 10486
#define USE_SW_CNFG_LINKf 10487
#define USE_TCP_UDP_PORTSf 10488
#define USE_UPPERf 10489
#define USE_VFP_CLASS_ID_Hf 10490
#define USE_VFP_CLASS_ID_Lf 10491
#define UTC_TIMESTAMP_NSECf 10492
#define UTC_TIMESTAMP_SECf 10493
#define UTSf 10494
#define UT_BITMAPf 10495
#define UT_OCFI_ACTIONf 10496
#define UT_OPRI_ACTIONf 10497
#define UT_OTAG_ACTIONf 10498
#define UT_PORT_BITMAPf 10499
#define UT_PORT_BITMAP_P0f 10500
#define UT_PORT_BITMAP_P1f 10501
#define UT_PORT_BITMAP_P2f 10502
#define UT_PORT_BITMAP_P3f 10503
#define UT_PORT_BITMAP_P4f 10504
#define UT_PORT_BITMAP_P5f 10505
#define UT_PORT_BITMAP_P6f 10506
#define UT_PORT_BITMAP_P7f 10507
#define UUCAST_TOCPUf 10508
#define UUC_DROPf 10509
#define UUC_IDXf 10510
#define UVLAN_TOCPUf 10511
#define U_INTF_NUMf 10512
#define U_INTF_NUM_VALIDf 10513
#define U_NHIf 10514
#define U_NHI_VALIDf 10515
#define U_NHOP_INDEXf 10516
#define U_NHOP_INDEX_VALIDf 10517
#define V4IPMC_ENABLEf 10518
#define V4L3DSTMISS_TOCPUf 10519
#define V4L3ERR_TOCPUf 10520
#define V4L3_ENABLEf 10521
#define V4MC_FLEX_CTR_ACTION_0f 10522
#define V4MC_FLEX_CTR_ACTION_1f 10523
#define V4SRC_FLEX_CTR_ACTION_0f 10524
#define V4SRC_FLEX_CTR_ACTION_1f 10525
#define V4UC_FLEX_CTR_ACTION_0f 10526
#define V4UC_FLEX_CTR_ACTION_1f 10527
#define V4_DIPf 10528
#define V4_SIPf 10529
#define V6IPMC_ENABLEf 10530
#define V6L3DSTMISS_TOCPUf 10531
#define V6L3ERR_TOCPUf 10532
#define V6L3_ENABLEf 10533
#define V6MC_FLEX_CTR_ACTION_0f 10534
#define V6MC_FLEX_CTR_ACTION_1f 10535
#define V6SRC_FLEX_CTR_ACTION_0f 10536
#define V6SRC_FLEX_CTR_ACTION_1f 10537
#define V6UC_FLEX_CTR_ACTION_0f 10538
#define V6UC_FLEX_CTR_ACTION_1f 10539
#define VALf 10540
#define VALIDf 10541
#define VALID0f 10542
#define VALID1f 10543
#define VALID_BANKSf 10544
#define VALID_DATAf 10545
#define VALID_EOPf 10546
#define VALID_EOP_0f 10547
#define VALID_EOP_1f 10548
#define VALID_EOP_2f 10549
#define VALID_EOP_3f 10550
#define VALID_LVT11f 10551
#define VALID_LVT8f 10552
#define VALID_SOPf 10553
#define VALID_SOP_0f 10554
#define VALID_SOP_1f 10555
#define VALID_SOP_2f 10556
#define VALID_SOP_3f 10557
#define VALID_SVT11f 10558
#define VALID_SVT8f 10559
#define VALID_ULVT11f 10560
#define VALID_ULVT8f 10561
#define VALID_VERSIONf 10562
#define VALUEf 10563
#define VCOBYPASSf 10564
#define VDDC_MON_WARNING0_INTR_CLEARf 10565
#define VDDC_MON_WARNING0_INTR_ENABLEf 10566
#define VDDC_MON_WARNING1_INTR_CLEARf 10567
#define VDDC_MON_WARNING1_INTR_ENABLEf 10568
#define VERSIONf 10569
#define VERSION_CONTROLf 10570
#define VFIf 10571
#define VFIv_DATA_0f 10572
#define VFIv_FLEX_CTR_ACTIONf 10573
#define VFIv_FLEX_CTR_OBJECTf 10574
#define VFIv_INNER_L2_TAG_SETf 10575
#define VFIv_INNER_L2_TAG_SET_L2_OPAQUE_TAG_ACTION_IF_NOT_PRESENTf 10576
#define VFIv_INNER_L2_TAG_SET_L2_OPAQUE_TAG_ACTION_IF_PRESENTf 10577
#define VFIv_INNER_L2_TAG_SET_L2_TAG_ACTION_IF_NOT_PRESENTf 10578
#define VFIv_INNER_L2_TAG_SET_L2_TAG_ACTION_IF_PRESENTf 10579
#define VFIv_INNER_L2_TAG_SET_L2_TAG_REMARK_CFIf 10580
#define VFIv_INNER_L2_TAG_SET_OCFIf 10581
#define VFIv_INNER_L2_TAG_SET_OPRIf 10582
#define VFIv_INNER_L2_TAG_SET_OPRI_CFI_SELf 10583
#define VFIv_INNER_L2_TAG_SET_OPRI_MAPPING_PTRf 10584
#define VFIv_INNER_L2_TAG_SET_OVIDf 10585
#define VFIv_INNER_L2_TAG_SET_TPID_INDEXf 10586
#define VFIv_KEY_0f 10587
#define VFIv_RESERVED_0f 10588
#define VFIv_VFIf 10589
#define VFIv_VNIDf 10590
#define VFI_2_ECC_ENf 10591
#define VFI_2_EN_COR_ERR_RPTf 10592
#define VFI_ADAPT_PORT_GROUP_IDv_DATA_0f 10593
#define VFI_ADAPT_PORT_GROUP_IDv_DVPf 10594
#define VFI_ADAPT_PORT_GROUP_IDv_DVP_GROUP_IDf 10595
#define VFI_ADAPT_PORT_GROUP_IDv_FLEX_CTR_ACTIONf 10596
#define VFI_ADAPT_PORT_GROUP_IDv_FLEX_CTR_OBJECTf 10597
#define VFI_ADAPT_PORT_GROUP_IDv_KEY_0f 10598
#define VFI_ADAPT_PORT_GROUP_IDv_L2_TAG_SETf 10599
#define VFI_ADAPT_PORT_GROUP_IDv_L2_TAG_SET_L2_OPAQUE_TAG_ACTION_IF_NOT_PRESENTf 10600
#define VFI_ADAPT_PORT_GROUP_IDv_L2_TAG_SET_L2_OPAQUE_TAG_ACTION_IF_PRESENTf 10601
#define VFI_ADAPT_PORT_GROUP_IDv_L2_TAG_SET_L2_TAG_ACTION_IF_NOT_PRESENTf 10602
#define VFI_ADAPT_PORT_GROUP_IDv_L2_TAG_SET_L2_TAG_ACTION_IF_PRESENTf 10603
#define VFI_ADAPT_PORT_GROUP_IDv_L2_TAG_SET_L2_TAG_REMARK_CFIf 10604
#define VFI_ADAPT_PORT_GROUP_IDv_L2_TAG_SET_OCFIf 10605
#define VFI_ADAPT_PORT_GROUP_IDv_L2_TAG_SET_OPRIf 10606
#define VFI_ADAPT_PORT_GROUP_IDv_L2_TAG_SET_OPRI_CFI_SELf 10607
#define VFI_ADAPT_PORT_GROUP_IDv_L2_TAG_SET_OPRI_MAPPING_PTRf 10608
#define VFI_ADAPT_PORT_GROUP_IDv_L2_TAG_SET_OVIDf 10609
#define VFI_ADAPT_PORT_GROUP_IDv_L2_TAG_SET_TPID_INDEXf 10610
#define VFI_ADAPT_PORT_GROUP_IDv_PORT_GROUP_IDf 10611
#define VFI_ADAPT_PORT_GROUP_IDv_RESERVED_0f 10612
#define VFI_ADAPT_PORT_GROUP_IDv_RESERVED_KEY_PADDINGf 10613
#define VFI_ADAPT_PORT_GROUP_IDv_VFIf 10614
#define VFI_ADAPT_PORT_GROUP_IDv_VXLAN_DECAPf 10615
#define VFI_CLASS_IDf 10616
#define VFI_DVP_GROUP_IDv_DATA_0f 10617
#define VFI_DVP_GROUP_IDv_DVP_GROUP_IDf 10618
#define VFI_DVP_GROUP_IDv_FLEX_CTR_ACTIONf 10619
#define VFI_DVP_GROUP_IDv_FLEX_CTR_OBJECTf 10620
#define VFI_DVP_GROUP_IDv_INNER_L2_TAG_SETf 10621
#define VFI_DVP_GROUP_IDv_INNER_L2_TAG_SET_L2_OPAQUE_TAG_ACTION_IF_NOT_PRESENTf 10622
#define VFI_DVP_GROUP_IDv_INNER_L2_TAG_SET_L2_OPAQUE_TAG_ACTION_IF_PRESENTf 10623
#define VFI_DVP_GROUP_IDv_INNER_L2_TAG_SET_L2_TAG_ACTION_IF_NOT_PRESENTf 10624
#define VFI_DVP_GROUP_IDv_INNER_L2_TAG_SET_L2_TAG_ACTION_IF_PRESENTf 10625
#define VFI_DVP_GROUP_IDv_INNER_L2_TAG_SET_L2_TAG_REMARK_CFIf 10626
#define VFI_DVP_GROUP_IDv_INNER_L2_TAG_SET_OCFIf 10627
#define VFI_DVP_GROUP_IDv_INNER_L2_TAG_SET_OPRIf 10628
#define VFI_DVP_GROUP_IDv_INNER_L2_TAG_SET_OPRI_CFI_SELf 10629
#define VFI_DVP_GROUP_IDv_INNER_L2_TAG_SET_OPRI_MAPPING_PTRf 10630
#define VFI_DVP_GROUP_IDv_INNER_L2_TAG_SET_OVIDf 10631
#define VFI_DVP_GROUP_IDv_INNER_L2_TAG_SET_TPID_INDEXf 10632
#define VFI_DVP_GROUP_IDv_KEY_0f 10633
#define VFI_DVP_GROUP_IDv_RESERVED_0f 10634
#define VFI_DVP_GROUP_IDv_RESERVED_KEY_PADDINGf 10635
#define VFI_DVP_GROUP_IDv_VFIf 10636
#define VFI_DVP_GROUP_IDv_VNIDf 10637
#define VFI_ECC_ENf 10638
#define VFI_MASKf 10639
#define VFI_MEMBERSHIP_PROFILEf 10640
#define VFI_MEMBERSHIP_PROFILE_ECC_ENf 10641
#define VFI_MEMBERSHIP_PROFILE_PTRf 10642
#define VFI_PROFILEf 10643
#define VFI_PROFILE_2f 10644
#define VFI_PROFILE_ECC_ENf 10645
#define VFI_PROFILE_PTRf 10646
#define VFI_STGf 10647
#define VFI_STG_2f 10648
#define VFI_STG_ECC_ENf 10649
#define VFP_CLASS_ID_Hf 10650
#define VFP_CLASS_ID_Lf 10651
#define VFP_ENABLEf 10652
#define VFP_MATCHED_RULEf 10653
#define VFP_POLICY_TABLE_ECC_ENf 10654
#define VFP_POLICY_TABLE_ECC_ERR_RPT_ENf 10655
#define VFP_PORT_GROUP_IDf 10656
#define VFP_PRI_ACTION_FB2_MODEf 10657
#define VFP_VRF_IDf 10658
#define VH_INIT_VAL_0f 10659
#define VH_INIT_VAL_1f 10660
#define VIDf 10661
#define VID_HALFf 10662
#define VIRTUAL_SLICE_0_PHYSICAL_SLICE_NUMBERf 10663
#define VIRTUAL_SLICE_0_VIRTUAL_SLICE_GROUPf 10664
#define VIRTUAL_SLICE_1_PHYSICAL_SLICE_NUMBERf 10665
#define VIRTUAL_SLICE_1_VIRTUAL_SLICE_GROUPf 10666
#define VIRTUAL_SLICE_2_PHYSICAL_SLICE_NUMBERf 10667
#define VIRTUAL_SLICE_2_VIRTUAL_SLICE_GROUPf 10668
#define VIRTUAL_SLICE_3_PHYSICAL_SLICE_NUMBERf 10669
#define VIRTUAL_SLICE_3_VIRTUAL_SLICE_GROUPf 10670
#define VISIBILITY_PACKETf 10671
#define VLANv_ASSOCIATED_DATAf 10672
#define VLANv_CLASS_IDf 10673
#define VLANv_CPUf 10674
#define VLANv_DATAf 10675
#define VLANv_DESTINATIONf 10676
#define VLANv_DESTINATION_1f 10677
#define VLANv_DEST_TYPEf 10678
#define VLANv_DEST_TYPE_1f 10679
#define VLANv_DST_DISCARDf 10680
#define VLANv_DVPf 10681
#define VLANv_DVP_1f 10682
#define VLANv_KEY_0f 10683
#define VLANv_MAC_BLOCK_INDEXf 10684
#define VLANv_PRIf 10685
#define VLANv_RESERVEDf 10686
#define VLANv_RESERVED_0f 10687
#define VLANv_RESERVED_1f 10688
#define VLANv_RESERVED_KEY_PADDINGf 10689
#define VLANv_RPEf 10690
#define VLANv_STATIC_BITf 10691
#define VLANv_VFIf 10692
#define VLAN_BLOCK_ENf 10693
#define VLAN_CHECK_ENf 10694
#define VLAN_IDf 10695
#define VLAN_MATCHf 10696
#define VLAN_VP_ENABLEf 10697
#define VOQ_FAIRNESS_AVG_COUNTf 10698
#define VOQ_FAIRNESS_INST_COUNTf 10699
#define VRFf 10700
#define VRF_ECC_ENf 10701
#define VRF_IDf 10702
#define VRF_LWRf 10703
#define VRF_UPRf 10704
#define VTEST_SELf 10705
#define VXLANv_G_CHANGE_DOT1Pf 10706
#define VXLANv_G_CHANGE_DSCPf 10707
#define VXLANv_G_CHANGE_ECNf 10708
#define VXLANv_G_CHANGE_OUTER_CFIf 10709
#define VXLANv_G_DROPf 10710
#define VXLANv_G_NEW_DOT1Pf 10711
#define VXLANv_G_NEW_DSCPf 10712
#define VXLANv_G_NEW_DSCP_MASKf 10713
#define VXLANv_G_NEW_ECNf 10714
#define VXLANv_G_NEW_ECN_MASKf 10715
#define VXLANv_G_NEW_OUTER_CFIf 10716
#define VXLANv_IGNORE_UDP_CHECKSUMf 10717
#define VXLANv_LB_PACKET_PROFILE_CHANGEf 10718
#define VXLANv_LB_PACKET_PROFILE_NEWf 10719
#define VXLANv_LB_PP_PORT_CHANGEf 10720
#define VXLANv_LB_PP_PORT_NEWf 10721
#define VXLANv_LB_SRC_PORT_CHANGEf 10722
#define VXLANv_LB_SRC_PORT_NEWf 10723
#define VXLANv_LB_TYPE_CHANGEf 10724
#define VXLANv_LB_TYPE_NEWf 10725
#define VXLANv_NEW_OUTER_VIDf 10726
#define VXLANv_OUTER_TPID_INDEXf 10727
#define VXLANv_PAYLOAD_IPV4f 10728
#define VXLANv_PAYLOAD_IPV6f 10729
#define VXLANv_REPLACE_OUTER_TPIDf 10730
#define VXLANv_REPLACE_OUTER_VIDf 10731
#define VXLANv_USE_OUTER_HDR_PHBf 10732
#define VXLANv_VXLAN_FLAGSf 10733
#define VXLANv_VXLAN_RESERVED_1f 10734
#define VXLANv_VXLAN_RESERVED_2f 10735
#define VXLANv_VXLAN_UPDATE_ACTIONf 10736
#define VXLAN_DECAP_ADAPT_LOOKUP_ENABLEf 10737
#define VXLAN_DECAP_ADAPT_LOOKUP_MISS_DROPf 10738
#define VXLAN_DEFAULT_SVP_ENABLEf 10739
#define VXLAN_DIP_LOOKUP_OVID_KEY_ENABLEf 10740
#define VXLAN_DIP_V4v_ALLOWED_PORT_BITMAP_PROFILE_PTRf 10741
#define VXLAN_DIP_V4v_BFD_ENABLEf 10742
#define VXLAN_DIP_V4v_DATA_0f 10743
#define VXLAN_DIP_V4v_DONOT_CHANGE_INNER_HDR_DSCPf 10744
#define VXLAN_DIP_V4v_FLEX_CTR_ACTIONf 10745
#define VXLAN_DIP_V4v_FLEX_CTR_OBJECTf 10746
#define VXLAN_DIP_V4v_IGNORE_UDP_CHECKSUMf 10747
#define VXLAN_DIP_V4v_IINTFf 10748
#define VXLAN_DIP_V4v_KEY_0f 10749
#define VXLAN_DIP_V4v_L3_IIFf 10750
#define VXLAN_DIP_V4v_OVIDf 10751
#define VXLAN_DIP_V4v_O_DIPf 10752
#define VXLAN_DIP_V4v_PAYLOAD_IPV4f 10753
#define VXLAN_DIP_V4v_PAYLOAD_IPV6f 10754
#define VXLAN_DIP_V4v_RESERVED_0f 10755
#define VXLAN_DIP_V4v_RESERVED_KEY_PADDINGf 10756
#define VXLAN_DIP_V4v_TUNNEL_CLASS_IDf 10757
#define VXLAN_DIP_V4v_USE_OUTER_HDR_PHBf 10758
#define VXLAN_DIP_V4v_USE_OUTER_HDR_TTLf 10759
#define VXLAN_DIP_V6v_ALLOWED_PORT_BITMAP_PROFILE_PTRf 10760
#define VXLAN_DIP_V6v_BFD_ENABLEf 10761
#define VXLAN_DIP_V6v_DATA_0f 10762
#define VXLAN_DIP_V6v_DONOT_CHANGE_INNER_HDR_DSCPf 10763
#define VXLAN_DIP_V6v_FLEX_CTR_ACTIONf 10764
#define VXLAN_DIP_V6v_FLEX_CTR_OBJECTf 10765
#define VXLAN_DIP_V6v_IGNORE_UDP_CHECKSUMf 10766
#define VXLAN_DIP_V6v_IINTFf 10767
#define VXLAN_DIP_V6v_KEY_0f 10768
#define VXLAN_DIP_V6v_KEY_1f 10769
#define VXLAN_DIP_V6v_L3_IIFf 10770
#define VXLAN_DIP_V6v_OVIDf 10771
#define VXLAN_DIP_V6v_O_DIP_LWRf 10772
#define VXLAN_DIP_V6v_O_DIP_UPRf 10773
#define VXLAN_DIP_V6v_PAYLOAD_IPV4f 10774
#define VXLAN_DIP_V6v_PAYLOAD_IPV6f 10775
#define VXLAN_DIP_V6v_RESERVED_1f 10776
#define VXLAN_DIP_V6v_RESERVED_KEY_PADDING_1f 10777
#define VXLAN_DIP_V6v_TUNNEL_CLASS_IDf 10778
#define VXLAN_DIP_V6v_USE_OUTER_HDR_PHBf 10779
#define VXLAN_DIP_V6v_USE_OUTER_HDR_TTLf 10780
#define VXLAN_FLAGSf 10781
#define VXLAN_PAYLOAD_HASH_SELECT_Af 10782
#define VXLAN_PAYLOAD_HASH_SELECT_Bf 10783
#define VXLAN_PAYLOAD_L2_BITMAP_Af 10784
#define VXLAN_PAYLOAD_L2_BITMAP_Bf 10785
#define VXLAN_PAYLOAD_L3_BITMAP_Af 10786
#define VXLAN_PAYLOAD_L3_BITMAP_Bf 10787
#define VXLAN_RESERVED_1f 10788
#define VXLAN_RESERVED_2f 10789
#define VXLAN_SIP_DIP_V4v_ALLOWED_PORT_BITMAP_PROFILE_PTRf 10790
#define VXLAN_SIP_DIP_V4v_BFD_ENABLEf 10791
#define VXLAN_SIP_DIP_V4v_DATA_1f 10792
#define VXLAN_SIP_DIP_V4v_DONOT_CHANGE_INNER_HDR_DSCPf 10793
#define VXLAN_SIP_DIP_V4v_FLEX_CTR_ACTIONf 10794
#define VXLAN_SIP_DIP_V4v_FLEX_CTR_OBJECTf 10795
#define VXLAN_SIP_DIP_V4v_IGNORE_UDP_CHECKSUMf 10796
#define VXLAN_SIP_DIP_V4v_IINTFf 10797
#define VXLAN_SIP_DIP_V4v_KEY_0f 10798
#define VXLAN_SIP_DIP_V4v_L3_IIFf 10799
#define VXLAN_SIP_DIP_V4v_OVIDf 10800
#define VXLAN_SIP_DIP_V4v_O_DIPf 10801
#define VXLAN_SIP_DIP_V4v_O_SIPf 10802
#define VXLAN_SIP_DIP_V4v_PAYLOAD_IPV4f 10803
#define VXLAN_SIP_DIP_V4v_PAYLOAD_IPV6f 10804
#define VXLAN_SIP_DIP_V4v_RESERVED_0f 10805
#define VXLAN_SIP_DIP_V4v_RESERVED_1f 10806
#define VXLAN_SIP_DIP_V4v_RESERVED_KEY_PADDINGf 10807
#define VXLAN_SIP_DIP_V4v_TUNNEL_CLASS_IDf 10808
#define VXLAN_SIP_DIP_V4v_USE_OUTER_HDR_PHBf 10809
#define VXLAN_SIP_DIP_V4v_USE_OUTER_HDR_TTLf 10810
#define VXLAN_SIP_DIP_V6v_ALLOWED_PORT_BITMAP_PROFILE_PTRf 10811
#define VXLAN_SIP_DIP_V6v_BFD_ENABLEf 10812
#define VXLAN_SIP_DIP_V6v_DATA_0f 10813
#define VXLAN_SIP_DIP_V6v_DONOT_CHANGE_INNER_HDR_DSCPf 10814
#define VXLAN_SIP_DIP_V6v_FLEX_CTR_ACTIONf 10815
#define VXLAN_SIP_DIP_V6v_FLEX_CTR_OBJECTf 10816
#define VXLAN_SIP_DIP_V6v_IGNORE_UDP_CHECKSUMf 10817
#define VXLAN_SIP_DIP_V6v_IINTFf 10818
#define VXLAN_SIP_DIP_V6v_KEY_0f 10819
#define VXLAN_SIP_DIP_V6v_KEY_1f 10820
#define VXLAN_SIP_DIP_V6v_KEY_2f 10821
#define VXLAN_SIP_DIP_V6v_L3_IIFf 10822
#define VXLAN_SIP_DIP_V6v_OVIDf 10823
#define VXLAN_SIP_DIP_V6v_O_DIP_LWRf 10824
#define VXLAN_SIP_DIP_V6v_O_DIP_UPRf 10825
#define VXLAN_SIP_DIP_V6v_O_SIP_LWRf 10826
#define VXLAN_SIP_DIP_V6v_O_SIP_UPRf 10827
#define VXLAN_SIP_DIP_V6v_PAYLOAD_IPV4f 10828
#define VXLAN_SIP_DIP_V6v_PAYLOAD_IPV6f 10829
#define VXLAN_SIP_DIP_V6v_RESERVED_2f 10830
#define VXLAN_SIP_DIP_V6v_RESERVED_3f 10831
#define VXLAN_SIP_DIP_V6v_RESERVED_KEY_PADDING_0f 10832
#define VXLAN_SIP_DIP_V6v_RESERVED_KEY_PADDING_1f 10833
#define VXLAN_SIP_DIP_V6v_RESERVED_KEY_PADDING_2f 10834
#define VXLAN_SIP_DIP_V6v_TUNNEL_CLASS_IDf 10835
#define VXLAN_SIP_DIP_V6v_USE_OUTER_HDR_PHBf 10836
#define VXLAN_SIP_DIP_V6v_USE_OUTER_HDR_TTLf 10837
#define VXLAN_SIP_LOOKUP_MISS_TOCPUf 10838
#define VXLAN_SIP_LOOKUP_OVID_KEY_ENABLEf 10839
#define VXLAN_SIP_V4v_DATA_0f 10840
#define VXLAN_SIP_V4v_FLEX_CTR_ACTIONf 10841
#define VXLAN_SIP_V4v_FLEX_CTR_OBJECTf 10842
#define VXLAN_SIP_V4v_KEY_0f 10843
#define VXLAN_SIP_V4v_OVIDf 10844
#define VXLAN_SIP_V4v_RESERVED_0f 10845
#define VXLAN_SIP_V4v_SIP_V4f 10846
#define VXLAN_SIP_V4v_SVPf 10847
#define VXLAN_SIP_V4_VNIDv_DATA_0f 10848
#define VXLAN_SIP_V4_VNIDv_FLEX_CTR_ACTIONf 10849
#define VXLAN_SIP_V4_VNIDv_FLEX_CTR_OBJECTf 10850
#define VXLAN_SIP_V4_VNIDv_FWD_TYPEf 10851
#define VXLAN_SIP_V4_VNIDv_KEY_0f 10852
#define VXLAN_SIP_V4_VNIDv_OVIDf 10853
#define VXLAN_SIP_V4_VNIDv_O_SIPf 10854
#define VXLAN_SIP_V4_VNIDv_RESERVED_0f 10855
#define VXLAN_SIP_V4_VNIDv_VFIf 10856
#define VXLAN_SIP_V4_VNIDv_VNIDf 10857
#define VXLAN_SIP_V4_VNIDv_VRFf 10858
#define VXLAN_SIP_V6v_DATA_0f 10859
#define VXLAN_SIP_V6v_FLEX_CTR_ACTIONf 10860
#define VXLAN_SIP_V6v_FLEX_CTR_OBJECTf 10861
#define VXLAN_SIP_V6v_KEY_0f 10862
#define VXLAN_SIP_V6v_KEY_1f 10863
#define VXLAN_SIP_V6v_OVIDf 10864
#define VXLAN_SIP_V6v_RESERVED_0f 10865
#define VXLAN_SIP_V6v_RESERVED_KEY_PADDINGf 10866
#define VXLAN_SIP_V6v_SIP_V6_LWRf 10867
#define VXLAN_SIP_V6v_SIP_V6_UPRf 10868
#define VXLAN_SIP_V6v_SVPf 10869
#define VXLAN_SIP_V6_VNIDv_DATA_0f 10870
#define VXLAN_SIP_V6_VNIDv_FLEX_CTR_ACTIONf 10871
#define VXLAN_SIP_V6_VNIDv_FLEX_CTR_OBJECTf 10872
#define VXLAN_SIP_V6_VNIDv_FWD_TYPEf 10873
#define VXLAN_SIP_V6_VNIDv_KEY_0f 10874
#define VXLAN_SIP_V6_VNIDv_KEY_1f 10875
#define VXLAN_SIP_V6_VNIDv_OVIDf 10876
#define VXLAN_SIP_V6_VNIDv_O_SIP_LWRf 10877
#define VXLAN_SIP_V6_VNIDv_O_SIP_UPRf 10878
#define VXLAN_SIP_V6_VNIDv_RESERVED_0f 10879
#define VXLAN_SIP_V6_VNIDv_RESERVED_KEY_PADDINGf 10880
#define VXLAN_SIP_V6_VNIDv_RESERVED_KEY_PADDING_0f 10881
#define VXLAN_SIP_V6_VNIDv_VFIf 10882
#define VXLAN_SIP_V6_VNIDv_VNIDf 10883
#define VXLAN_SIP_V6_VNIDv_VRFf 10884
#define VXLAN_TERMINATION_ALLOWEDf 10885
#define VXLAN_TERMINATION_KEY_TYPEf 10886
#define VXLAN_VNIDv_DATA_0f 10887
#define VXLAN_VNIDv_FLEX_CTR_ACTIONf 10888
#define VXLAN_VNIDv_FLEX_CTR_OBJECTf 10889
#define VXLAN_VNIDv_FWD_TYPEf 10890
#define VXLAN_VNIDv_KEY_0f 10891
#define VXLAN_VNIDv_OVIDf 10892
#define VXLAN_VNIDv_RESERVED_0f 10893
#define VXLAN_VNIDv_VFIf 10894
#define VXLAN_VNIDv_VNIDf 10895
#define VXLAN_VNIDv_VRFf 10896
#define VXLAN_VNID_LOOKUP_OVID_KEY_ENABLEf 10897
#define VXLAN_VN_ID_LOOKUP_FAIL_COPY_TOCPUf 10898
#define VXLAN_VN_ID_LOOKUP_KEY_TYPEf 10899
#define WADDRf 10900
#define WAKEUPf 10901
#define WARM_UP_BASE_CNTf 10902
#define WARM_UP_MULT_CNTf 10903
#define WATCHDOG_RESETf 10904
#define WATERMARKf 10905
#define WBFF_OVRF_INT_ENf 10906
#define WBFF_OVRF_INT_SETf 10907
#define WBFF_OVRF_INT_STATf 10908
#define WBFF_UNDF_INT_ENf 10909
#define WBFF_UNDF_INT_SETf 10910
#define WBFF_UNDF_INT_STATf 10911
#define WDATAf 10912
#define WDRR_QUANTA_SELECTf 10913
#define WECMPv_NEXT_HOP_INDEX_Af 10914
#define WECMPv_NEXT_HOP_INDEX_Bf 10915
#define WECMPv_WEIGHTf 10916
#define WEIGHTf 10917
#define WEIGHT0f 10918
#define WEIGHT1f 10919
#define WEIGHTSf 10920
#define WEIGHTS_CLEARf 10921
#define WESP_PROTO_NUMBERf 10922
#define WESP_PROTO_NUMBER_ENABLEf 10923
#define WICENACKf 10924
#define WICENREQf 10925
#define WIDE_COUNTERf 10926
#define WINDOW_SIZEf 10927
#define WORDSWAP_IN_64BIT_SBUSDATAf 10928
#define WRf 10929
#define WRAP_AROUNDf 10930
#define WRED_CONG_NOTIFICATION_RESOLUTION_TABLE_DROPPING_INDEXf 10931
#define WRED_CONG_NOTIFICATION_RESOLUTION_TABLE_MARKING_INDEXf 10932
#define WRED_ELIGIBLEf 10933
#define WRED_ENf 10934
#define WRED_INT_ENf 10935
#define WRED_INT_SETf 10936
#define WRED_INT_STATf 10937
#define WRED_MARK_ELIGIBLEf 10938
#define WRED_READYf 10939
#define WRED_RESPf 10940
#define WRED_RESPONSIVEf 10941
#define WRENf 10942
#define WRITEf 10943
#define WRITELOCKf 10944
#define WRITE_DURATIONf 10945
#define WRITE_INST_SELECTf 10946
#define WRITE_STARTf 10947
#define WRT0f 10948
#define WR_CACHE_LEVELf 10949
#define WR_ENf 10950
#define WR_EP_INTF_CREDITSf 10951
#define WR_IP_INTF_CREDITSf 10952
#define WR_NUMBER_OF_ENTRIESf 10953
#define WR_POINTERf 10954
#define WR_PTRf 10955
#define XGMII_IPG_CHECK_DISABLEf 10956
#define XGXS_TEST_MODE_ENf 10957
#define XLMAC_EEE_TIMERS_HIf 10958
#define XLMAC_EEE_TIMERS_LOf 10959
#define XLMAC_PAUSE_CTRL_HIf 10960
#define XLMAC_PAUSE_CTRL_LOf 10961
#define XLMAC_TX_CRC_CORRUPT_CTRL_HIf 10962
#define XLMAC_TX_CRC_CORRUPT_CTRL_LOf 10963
#define XLMAC_TX_CTRL_HIf 10964
#define XLMAC_TX_CTRL_LOf 10965
#define XLMAC_VERSIONf 10966
#define XMAC0_BYPASS_OSTSf 10967
#define XMAC0_RESETf 10968
#define XMIT_START_COUNT_ECC_ENf 10969
#define XMIT_START_COUNT_ENf 10970
#define XOFF_DISABLEf 10971
#define XOFF_REFRESH_TIMEf 10972
#define XPORT0_CORE_PORT_MODEf 10973
#define XPORT0_PHY_PORT_MODEf 10974
#define XPORT_CORE0f 10975
#define YELLOW_RESUMEf 10976
#define YELLOW_RESUME_LIMITf 10977
#define YELLOW_SHARED_LIMITf 10978
#define YELLOW_SP0f 10979
#define YELLOW_SP1f 10980
#define YELLOW_SP2f 10981
#define YELLOW_SP3f 10982
#define ZEROBMPf 10983
#define BCM56990_B0_FIELD_COUNT 10984


#define EGR_DII_EVENT_FIFO_0h 0
#define EGR_DII_EVENT_FIFO_1h 1
#define EGR_DII_EVENT_FIFO_2h 2
#define EGR_DII_EVENT_FIFO_3h 3
#define EGR_DOI_OUTPUT_DATA_FIFO_0h 4
#define EGR_DOI_OUTPUT_DATA_FIFO_1h 5
#define EGR_DOI_OUTPUT_DATA_FIFO_2h 6
#define EGR_DOI_OUTPUT_DATA_FIFO_3h 7
#define EGR_DOI_OUTPUT_FIFO_0h 8
#define EGR_DOI_OUTPUT_FIFO_1h 9
#define EGR_DOI_OUTPUT_FIFO_2h 10
#define EGR_DOI_OUTPUT_FIFO_3h 11
#define EGR_DOI_PKT_BUFFER_0h 12
#define EGR_DOI_PKT_BUFFER_1h 13
#define EGR_DOI_PKT_BUFFER_2h 14
#define EGR_DOI_PKT_BUFFER_3h 15
#define EGR_DOI_SLOT_PIPELINE_0h 16
#define EGR_DOI_SLOT_PIPELINE_1h 17
#define EGR_DOI_SLOT_PIPELINE_2h 18
#define EGR_DOI_SLOT_PIPELINE_3h 19
#define EP_EFPBUFh 20
#define EP_MPB_BUSh 21
#define EP_PACKET_DATA_BUSh 22
#define IFWD1_PASSTHRU_BUSh 23
#define IFWD1_PASSTHRU_BUS_1h 24
#define IFWD1_PASSTHRU_BUS_2Ah 25
#define IFWD1_PASSTHRU_BUS_2Bh 26
#define ING_DII_EVENT_FIFO_0h 27
#define ING_DII_EVENT_FIFO_1h 28
#define ING_DII_EVENT_FIFO_2h 29
#define ING_DII_EVENT_FIFO_3h 30
#define ING_DOI_CELL_QUEUES_0h 31
#define ING_DOI_CELL_QUEUES_1h 32
#define ING_DOI_CELL_QUEUES_2h 33
#define ING_DOI_CELL_QUEUES_3h 34
#define ING_DOI_OUTPUT_FIFO_0h 35
#define ING_DOI_OUTPUT_FIFO_1h 36
#define ING_DOI_OUTPUT_FIFO_2h 37
#define ING_DOI_OUTPUT_FIFO_3h 38
#define ING_DOI_PKT_BUFFER_0h 39
#define ING_DOI_PKT_BUFFER_1h 40
#define ING_DOI_PKT_BUFFER_2h 41
#define ING_DOI_PKT_BUFFER_3h 42
#define ING_DOI_SLOT_PIPELINE_0h 43
#define ING_DOI_SLOT_PIPELINE_1h 44
#define ING_DOI_SLOT_PIPELINE_2h 45
#define ING_DOI_SLOT_PIPELINE_3h 46
#define PT_HWY_IADAPTh 47
#define PT_HWY_IFPh 48
#define SOP_EPARS_TO_EFPMOD_PT_HWY_FIFOh 49
#define SW_EOP_BUFFER_Bh 50
#define T0_SOP_IFP_TO_ISW_PT_HWY_FIFOh 51
#define T0_SOP_IFWD1_TO_ISW_PT_HWY_FIFOh 52
#define T0_SOP_IPARS_TO_ISW_PT_HWY_FIFOh 53
#define T1_SOP_IFP_TO_ISW_PT_HWY_FIFOh 54
#define T1_SOP_IFWD1_TO_ISW_PT_HWY_FIFOh 55
#define T1_SOP_IPARS_TO_ISW_PT_HWY_FIFOh 56
#define BCM56990_B0_RMR_COUNT 57


#endif /* BCM56990_B0_ENUM_H */
