<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - merged.info - tests/ras-test/../../rtl/RAS/RASStack.sv</title>
  <link rel="stylesheet" type="text/css" href="../../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../../index.html">top level</a> - <a href="index.html">tests/ras-test/../../rtl/RAS</a> - RASStack.sv<span style="font-size: 80%;"> (source / <a href="RASStack.sv.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">merged.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">820</td>
            <td class="headerCovTableEntry">1205</td>
            <td class="headerCovTableEntryLo">68.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2024-06-25 14:41:39</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr><td><img src="../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : // Generated by CIRCT firtool-1.62.0</a>
<a name="2"><span class="lineNum">       2 </span>            : // Standard header to adapt well known macros for register randomization.</a>
<a name="3"><span class="lineNum">       3 </span>            : `ifndef RANDOMIZE</a>
<a name="4"><span class="lineNum">       4 </span>            :   `ifdef RANDOMIZE_MEM_INIT</a>
<a name="5"><span class="lineNum">       5 </span>            :     `define RANDOMIZE</a>
<a name="6"><span class="lineNum">       6 </span>            :   `endif // RANDOMIZE_MEM_INIT</a>
<a name="7"><span class="lineNum">       7 </span>            : `endif // not def RANDOMIZE</a>
<a name="8"><span class="lineNum">       8 </span>            : `ifndef RANDOMIZE</a>
<a name="9"><span class="lineNum">       9 </span>            :   `ifdef RANDOMIZE_REG_INIT</a>
<a name="10"><span class="lineNum">      10 </span>            :     `define RANDOMIZE</a>
<a name="11"><span class="lineNum">      11 </span>            :   `endif // RANDOMIZE_REG_INIT</a>
<a name="12"><span class="lineNum">      12 </span>            : `endif // not def RANDOMIZE</a>
<a name="13"><span class="lineNum">      13 </span>            : </a>
<a name="14"><span class="lineNum">      14 </span>            : // RANDOM may be set to an expression that produces a 32-bit random unsigned value.</a>
<a name="15"><span class="lineNum">      15 </span>            : `ifndef RANDOM</a>
<a name="16"><span class="lineNum">      16 </span>            :   `define RANDOM $random</a>
<a name="17"><span class="lineNum">      17 </span>            : `endif // not def RANDOM</a>
<a name="18"><span class="lineNum">      18 </span>            : </a>
<a name="19"><span class="lineNum">      19 </span>            : // Users can define INIT_RANDOM as general code that gets injected into the</a>
<a name="20"><span class="lineNum">      20 </span>            : // initializer block for modules with registers.</a>
<a name="21"><span class="lineNum">      21 </span>            : `ifndef INIT_RANDOM</a>
<a name="22"><span class="lineNum">      22 </span>            :   `define INIT_RANDOM</a>
<a name="23"><span class="lineNum">      23 </span>            : `endif // not def INIT_RANDOM</a>
<a name="24"><span class="lineNum">      24 </span>            : </a>
<a name="25"><span class="lineNum">      25 </span>            : // If using random initialization, you can also define RANDOMIZE_DELAY to</a>
<a name="26"><span class="lineNum">      26 </span>            : // customize the delay used, otherwise 0.002 is used.</a>
<a name="27"><span class="lineNum">      27 </span>            : `ifndef RANDOMIZE_DELAY</a>
<a name="28"><span class="lineNum">      28 </span>            :   `define RANDOMIZE_DELAY 0.002</a>
<a name="29"><span class="lineNum">      29 </span>            : `endif // not def RANDOMIZE_DELAY</a>
<a name="30"><span class="lineNum">      30 </span>            : </a>
<a name="31"><span class="lineNum">      31 </span>            : // Define INIT_RANDOM_PROLOG_ for use in our modules below.</a>
<a name="32"><span class="lineNum">      32 </span>            : `ifndef INIT_RANDOM_PROLOG_</a>
<a name="33"><span class="lineNum">      33 </span>            :   `ifdef RANDOMIZE</a>
<a name="34"><span class="lineNum">      34 </span>            :     `ifdef VERILATOR</a>
<a name="35"><span class="lineNum">      35 </span>            :       `define INIT_RANDOM_PROLOG_ `INIT_RANDOM</a>
<a name="36"><span class="lineNum">      36 </span>            :     `else  // VERILATOR</a>
<a name="37"><span class="lineNum">      37 </span>            :       `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end</a>
<a name="38"><span class="lineNum">      38 </span>            :     `endif // VERILATOR</a>
<a name="39"><span class="lineNum">      39 </span>            :   `else  // RANDOMIZE</a>
<a name="40"><span class="lineNum">      40 </span>            :     `define INIT_RANDOM_PROLOG_</a>
<a name="41"><span class="lineNum">      41 </span>            :   `endif // RANDOMIZE</a>
<a name="42"><span class="lineNum">      42 </span>            : `endif // not def INIT_RANDOM_PROLOG_</a>
<a name="43"><span class="lineNum">      43 </span>            : </a>
<a name="44"><span class="lineNum">      44 </span>            : // Include register initializers in init blocks unless synthesis is set</a>
<a name="45"><span class="lineNum">      45 </span>            : `ifndef SYNTHESIS</a>
<a name="46"><span class="lineNum">      46 </span>            :   `ifndef ENABLE_INITIAL_REG_</a>
<a name="47"><span class="lineNum">      47 </span>            :     `define ENABLE_INITIAL_REG_</a>
<a name="48"><span class="lineNum">      48 </span>            :   `endif // not def ENABLE_INITIAL_REG_</a>
<a name="49"><span class="lineNum">      49 </span>            : `endif // not def SYNTHESIS</a>
<a name="50"><span class="lineNum">      50 </span>            : </a>
<a name="51"><span class="lineNum">      51 </span>            : // Include rmemory initializers in init blocks unless synthesis is set</a>
<a name="52"><span class="lineNum">      52 </span>            : `ifndef SYNTHESIS</a>
<a name="53"><span class="lineNum">      53 </span>            :   `ifndef ENABLE_INITIAL_MEM_</a>
<a name="54"><span class="lineNum">      54 </span>            :     `define ENABLE_INITIAL_MEM_</a>
<a name="55"><span class="lineNum">      55 </span>            :   `endif // not def ENABLE_INITIAL_MEM_</a>
<a name="56"><span class="lineNum">      56 </span>            : `endif // not def SYNTHESIS</a>
<a name="57"><span class="lineNum">      57 </span>            : </a>
<a name="58"><span class="lineNum">      58 </span>            : module RASStack(        // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9]</a>
<a name="59"><span class="lineNum">      59 </span><span class="lineCov">       4696 :   input         clock,  // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9]</span></a>
<a name="60"><span class="lineNum">      60 </span><span class="lineCov">         34 :   input         reset,  // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9]</span></a>
<a name="61"><span class="lineNum">      61 </span><span class="lineCov">        610 :   input         io_spec_push_valid,     // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="62"><span class="lineNum">      62 </span><span class="lineCov">        171 :   input         io_spec_pop_valid,      // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="63"><span class="lineNum">      63 </span><span class="lineCov">       1989 :   input  [40:0] io_spec_push_addr,      // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="64"><span class="lineNum">      64 </span><span class="lineCov">        232 :   input         io_s2_fire,     // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="65"><span class="lineNum">      65 </span><span class="lineCov">        401 :   input         io_s3_fire,     // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="66"><span class="lineNum">      66 </span><span class="lineCov">       1393 :   input         io_s3_cancel,   // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="67"><span class="lineNum">      67 </span><span class="lineCov">        729 :   input  [3:0]  io_s3_meta_ssp, // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="68"><span class="lineNum">      68 </span><span class="lineCov">         20 :   input  [2:0]  io_s3_meta_sctr,        // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="69"><span class="lineNum">      69 </span><span class="lineCov">         13 :   input         io_s3_meta_TOSW_flag,   // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="70"><span class="lineNum">      70 </span><span class="lineCov">        605 :   input  [4:0]  io_s3_meta_TOSW_value,  // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="71"><span class="lineNum">      71 </span><span class="lineCov">         33 :   input         io_s3_meta_TOSR_flag,   // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="72"><span class="lineNum">      72 </span><span class="lineCov">        778 :   input  [4:0]  io_s3_meta_TOSR_value,  // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="73"><span class="lineNum">      73 </span><span class="lineCov">         44 :   input         io_s3_meta_NOS_flag,    // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="74"><span class="lineNum">      74 </span><span class="lineCov">        827 :   input  [4:0]  io_s3_meta_NOS_value,   // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="75"><span class="lineNum">      75 </span><span class="lineCov">        170 :   input         io_s3_missed_pop,       // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="76"><span class="lineNum">      76 </span><span class="lineCov">        611 :   input         io_s3_missed_push,      // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="77"><span class="lineNum">      77 </span><span class="lineCov">       1976 :   input  [40:0] io_s3_pushAddr, // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="78"><span class="lineNum">      78 </span><span class="lineCov">        783 :   output [40:0] io_spec_pop_addr,       // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="79"><span class="lineNum">      79 </span><span class="lineCov">        147 :   input         io_commit_push_valid,   // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="80"><span class="lineNum">      80 </span><span class="lineCov">         81 :   input         io_commit_pop_valid,    // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="81"><span class="lineNum">      81 </span><span class="lineCov">          1 :   input         io_commit_meta_TOSW_flag,       // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="82"><span class="lineNum">      82 </span><span class="lineCov">        348 :   input  [4:0]  io_commit_meta_TOSW_value,      // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="83"><span class="lineNum">      83 </span><span class="lineCov">        433 :   input  [3:0]  io_commit_meta_ssp,     // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="84"><span class="lineNum">      84 </span><span class="lineCov">          6 :   input         io_redirect_valid,      // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="85"><span class="lineNum">      85 </span><span class="lineCov">          5 :   input         io_redirect_isCall,     // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="86"><span class="lineNum">      86 </span><span class="lineCov">          1 :   input         io_redirect_isRet,      // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="87"><span class="lineNum">      87 </span><span class="lineCov">          7 :   input  [3:0]  io_redirect_meta_ssp,   // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="88"><span class="lineNum">      88 </span><span class="lineCov">          1 :   input  [2:0]  io_redirect_meta_sctr,  // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="89"><span class="lineNum">      89 </span><span class="lineNoCov">          0 :   input         io_redirect_meta_TOSW_flag,     // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="90"><span class="lineNum">      90 </span><span class="lineCov">         10 :   input  [4:0]  io_redirect_meta_TOSW_value,    // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="91"><span class="lineNum">      91 </span><span class="lineCov">          2 :   input         io_redirect_meta_TOSR_flag,     // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="92"><span class="lineNum">      92 </span><span class="lineCov">          7 :   input  [4:0]  io_redirect_meta_TOSR_value,    // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="93"><span class="lineNum">      93 </span><span class="lineCov">          3 :   input         io_redirect_meta_NOS_flag,      // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="94"><span class="lineNum">      94 </span><span class="lineCov">          9 :   input  [4:0]  io_redirect_meta_NOS_value,     // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="95"><span class="lineNum">      95 </span><span class="lineCov">         54 :   input  [40:0] io_redirect_callAddr,   // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="96"><span class="lineNum">      96 </span><span class="lineCov">        736 :   output [3:0]  io_ssp, // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="97"><span class="lineNum">      97 </span><span class="lineCov">         19 :   output [2:0]  io_sctr,        // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="98"><span class="lineNum">      98 </span><span class="lineCov">         35 :   output        io_TOSR_flag,   // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="99"><span class="lineNum">      99 </span><span class="lineCov">        788 :   output [4:0]  io_TOSR_value,  // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="100"><span class="lineNum">     100 </span><span class="lineCov">         13 :   output        io_TOSW_flag,   // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="101"><span class="lineNum">     101 </span><span class="lineCov">        608 :   output [4:0]  io_TOSW_value,  // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="102"><span class="lineNum">     102 </span><span class="lineCov">         45 :   output        io_NOS_flag,    // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="103"><span class="lineNum">     103 </span><span class="lineCov">        838 :   output [4:0]  io_NOS_value    // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="104"><span class="lineNum">     104 </span>            : );</a>
<a name="105"><span class="lineNum">     105 </span>            : </a>
<a name="106"><span class="lineNum">     106 </span><span class="lineCov">         65 :   reg  [40:0]       commit_stack_0_retAddr;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31]</span></a>
<a name="107"><span class="lineNum">     107 </span><span class="lineCov">          9 :   reg  [7:0]        commit_stack_0_ctr; // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31]</span></a>
<a name="108"><span class="lineNum">     108 </span><span class="lineCov">         47 :   reg  [40:0]       commit_stack_1_retAddr;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31]</span></a>
<a name="109"><span class="lineNum">     109 </span><span class="lineCov">         10 :   reg  [7:0]        commit_stack_1_ctr; // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31]</span></a>
<a name="110"><span class="lineNum">     110 </span><span class="lineCov">         61 :   reg  [40:0]       commit_stack_2_retAddr;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31]</span></a>
<a name="111"><span class="lineNum">     111 </span><span class="lineCov">          5 :   reg  [7:0]        commit_stack_2_ctr; // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31]</span></a>
<a name="112"><span class="lineNum">     112 </span><span class="lineCov">         58 :   reg  [40:0]       commit_stack_3_retAddr;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31]</span></a>
<a name="113"><span class="lineNum">     113 </span><span class="lineCov">          9 :   reg  [7:0]        commit_stack_3_ctr; // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31]</span></a>
<a name="114"><span class="lineNum">     114 </span><span class="lineCov">         64 :   reg  [40:0]       commit_stack_4_retAddr;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31]</span></a>
<a name="115"><span class="lineNum">     115 </span><span class="lineCov">         11 :   reg  [7:0]        commit_stack_4_ctr; // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31]</span></a>
<a name="116"><span class="lineNum">     116 </span><span class="lineCov">         52 :   reg  [40:0]       commit_stack_5_retAddr;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31]</span></a>
<a name="117"><span class="lineNum">     117 </span><span class="lineCov">          6 :   reg  [7:0]        commit_stack_5_ctr; // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31]</span></a>
<a name="118"><span class="lineNum">     118 </span><span class="lineCov">         60 :   reg  [40:0]       commit_stack_6_retAddr;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31]</span></a>
<a name="119"><span class="lineNum">     119 </span><span class="lineCov">          7 :   reg  [7:0]        commit_stack_6_ctr; // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31]</span></a>
<a name="120"><span class="lineNum">     120 </span><span class="lineCov">         57 :   reg  [40:0]       commit_stack_7_retAddr;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31]</span></a>
<a name="121"><span class="lineNum">     121 </span><span class="lineCov">         10 :   reg  [7:0]        commit_stack_7_ctr; // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31]</span></a>
<a name="122"><span class="lineNum">     122 </span><span class="lineCov">         64 :   reg  [40:0]       commit_stack_8_retAddr;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31]</span></a>
<a name="123"><span class="lineNum">     123 </span><span class="lineCov">         10 :   reg  [7:0]        commit_stack_8_ctr; // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31]</span></a>
<a name="124"><span class="lineNum">     124 </span><span class="lineCov">         49 :   reg  [40:0]       commit_stack_9_retAddr;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31]</span></a>
<a name="125"><span class="lineNum">     125 </span><span class="lineCov">         10 :   reg  [7:0]        commit_stack_9_ctr; // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31]</span></a>
<a name="126"><span class="lineNum">     126 </span><span class="lineCov">         61 :   reg  [40:0]       commit_stack_10_retAddr;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31]</span></a>
<a name="127"><span class="lineNum">     127 </span><span class="lineCov">         10 :   reg  [7:0]        commit_stack_10_ctr;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31]</span></a>
<a name="128"><span class="lineNum">     128 </span><span class="lineCov">         63 :   reg  [40:0]       commit_stack_11_retAddr;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31]</span></a>
<a name="129"><span class="lineNum">     129 </span><span class="lineCov">          8 :   reg  [7:0]        commit_stack_11_ctr;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31]</span></a>
<a name="130"><span class="lineNum">     130 </span><span class="lineCov">         49 :   reg  [40:0]       commit_stack_12_retAddr;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31]</span></a>
<a name="131"><span class="lineNum">     131 </span><span class="lineCov">          9 :   reg  [7:0]        commit_stack_12_ctr;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31]</span></a>
<a name="132"><span class="lineNum">     132 </span><span class="lineCov">         59 :   reg  [40:0]       commit_stack_13_retAddr;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31]</span></a>
<a name="133"><span class="lineNum">     133 </span><span class="lineCov">          6 :   reg  [7:0]        commit_stack_13_ctr;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31]</span></a>
<a name="134"><span class="lineNum">     134 </span><span class="lineCov">         58 :   reg  [40:0]       commit_stack_14_retAddr;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31]</span></a>
<a name="135"><span class="lineNum">     135 </span><span class="lineCov">          6 :   reg  [7:0]        commit_stack_14_ctr;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31]</span></a>
<a name="136"><span class="lineNum">     136 </span><span class="lineCov">         65 :   reg  [40:0]       commit_stack_15_retAddr;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31]</span></a>
<a name="137"><span class="lineNum">     137 </span><span class="lineCov">          5 :   reg  [7:0]        commit_stack_15_ctr;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31]</span></a>
<a name="138"><span class="lineNum">     138 </span><span class="lineCov">         83 :   reg  [40:0]       spec_queue_0_retAddr;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="139"><span class="lineNum">     139 </span><span class="lineCov">         10 :   reg  [7:0]        spec_queue_0_ctr;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="140"><span class="lineNum">     140 </span><span class="lineCov">        100 :   reg  [40:0]       spec_queue_1_retAddr;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="141"><span class="lineNum">     141 </span><span class="lineCov">         11 :   reg  [7:0]        spec_queue_1_ctr;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="142"><span class="lineNum">     142 </span><span class="lineCov">         91 :   reg  [40:0]       spec_queue_2_retAddr;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="143"><span class="lineNum">     143 </span><span class="lineCov">         12 :   reg  [7:0]        spec_queue_2_ctr;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="144"><span class="lineNum">     144 </span><span class="lineCov">        113 :   reg  [40:0]       spec_queue_3_retAddr;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="145"><span class="lineNum">     145 </span><span class="lineCov">         10 :   reg  [7:0]        spec_queue_3_ctr;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="146"><span class="lineNum">     146 </span><span class="lineCov">         86 :   reg  [40:0]       spec_queue_4_retAddr;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="147"><span class="lineNum">     147 </span><span class="lineCov">          9 :   reg  [7:0]        spec_queue_4_ctr;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="148"><span class="lineNum">     148 </span><span class="lineCov">        109 :   reg  [40:0]       spec_queue_5_retAddr;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="149"><span class="lineNum">     149 </span><span class="lineCov">         13 :   reg  [7:0]        spec_queue_5_ctr;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="150"><span class="lineNum">     150 </span><span class="lineCov">        131 :   reg  [40:0]       spec_queue_6_retAddr;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="151"><span class="lineNum">     151 </span><span class="lineCov">         10 :   reg  [7:0]        spec_queue_6_ctr;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="152"><span class="lineNum">     152 </span><span class="lineCov">        119 :   reg  [40:0]       spec_queue_7_retAddr;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="153"><span class="lineNum">     153 </span><span class="lineCov">         13 :   reg  [7:0]        spec_queue_7_ctr;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="154"><span class="lineNum">     154 </span><span class="lineCov">         76 :   reg  [40:0]       spec_queue_8_retAddr;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="155"><span class="lineNum">     155 </span><span class="lineCov">          3 :   reg  [7:0]        spec_queue_8_ctr;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="156"><span class="lineNum">     156 </span><span class="lineCov">        111 :   reg  [40:0]       spec_queue_9_retAddr;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="157"><span class="lineNum">     157 </span><span class="lineCov">         10 :   reg  [7:0]        spec_queue_9_ctr;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="158"><span class="lineNum">     158 </span><span class="lineCov">         95 :   reg  [40:0]       spec_queue_10_retAddr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="159"><span class="lineNum">     159 </span><span class="lineCov">          6 :   reg  [7:0]        spec_queue_10_ctr;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="160"><span class="lineNum">     160 </span><span class="lineCov">        113 :   reg  [40:0]       spec_queue_11_retAddr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="161"><span class="lineNum">     161 </span><span class="lineCov">          8 :   reg  [7:0]        spec_queue_11_ctr;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="162"><span class="lineNum">     162 </span><span class="lineCov">         88 :   reg  [40:0]       spec_queue_12_retAddr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="163"><span class="lineNum">     163 </span><span class="lineCov">          5 :   reg  [7:0]        spec_queue_12_ctr;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="164"><span class="lineNum">     164 </span><span class="lineCov">        104 :   reg  [40:0]       spec_queue_13_retAddr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="165"><span class="lineNum">     165 </span><span class="lineCov">          5 :   reg  [7:0]        spec_queue_13_ctr;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="166"><span class="lineNum">     166 </span><span class="lineCov">        104 :   reg  [40:0]       spec_queue_14_retAddr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="167"><span class="lineNum">     167 </span><span class="lineCov">          7 :   reg  [7:0]        spec_queue_14_ctr;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="168"><span class="lineNum">     168 </span><span class="lineCov">        123 :   reg  [40:0]       spec_queue_15_retAddr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="169"><span class="lineNum">     169 </span><span class="lineCov">          9 :   reg  [7:0]        spec_queue_15_ctr;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="170"><span class="lineNum">     170 </span><span class="lineCov">         82 :   reg  [40:0]       spec_queue_16_retAddr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="171"><span class="lineNum">     171 </span><span class="lineCov">          9 :   reg  [7:0]        spec_queue_16_ctr;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="172"><span class="lineNum">     172 </span><span class="lineCov">         84 :   reg  [40:0]       spec_queue_17_retAddr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="173"><span class="lineNum">     173 </span><span class="lineCov">          4 :   reg  [7:0]        spec_queue_17_ctr;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="174"><span class="lineNum">     174 </span><span class="lineCov">         91 :   reg  [40:0]       spec_queue_18_retAddr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="175"><span class="lineNum">     175 </span><span class="lineCov">          9 :   reg  [7:0]        spec_queue_18_ctr;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="176"><span class="lineNum">     176 </span><span class="lineCov">         97 :   reg  [40:0]       spec_queue_19_retAddr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="177"><span class="lineNum">     177 </span><span class="lineCov">          6 :   reg  [7:0]        spec_queue_19_ctr;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="178"><span class="lineNum">     178 </span><span class="lineCov">         99 :   reg  [40:0]       spec_queue_20_retAddr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="179"><span class="lineNum">     179 </span><span class="lineCov">          5 :   reg  [7:0]        spec_queue_20_ctr;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="180"><span class="lineNum">     180 </span><span class="lineCov">        104 :   reg  [40:0]       spec_queue_21_retAddr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="181"><span class="lineNum">     181 </span><span class="lineCov">          7 :   reg  [7:0]        spec_queue_21_ctr;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="182"><span class="lineNum">     182 </span><span class="lineCov">        106 :   reg  [40:0]       spec_queue_22_retAddr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="183"><span class="lineNum">     183 </span><span class="lineCov">         10 :   reg  [7:0]        spec_queue_22_ctr;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="184"><span class="lineNum">     184 </span><span class="lineCov">        112 :   reg  [40:0]       spec_queue_23_retAddr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="185"><span class="lineNum">     185 </span><span class="lineCov">          9 :   reg  [7:0]        spec_queue_23_ctr;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="186"><span class="lineNum">     186 </span><span class="lineCov">         88 :   reg  [40:0]       spec_queue_24_retAddr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="187"><span class="lineNum">     187 </span><span class="lineCov">          9 :   reg  [7:0]        spec_queue_24_ctr;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="188"><span class="lineNum">     188 </span><span class="lineCov">        101 :   reg  [40:0]       spec_queue_25_retAddr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="189"><span class="lineNum">     189 </span><span class="lineCov">          7 :   reg  [7:0]        spec_queue_25_ctr;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="190"><span class="lineNum">     190 </span><span class="lineCov">        105 :   reg  [40:0]       spec_queue_26_retAddr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="191"><span class="lineNum">     191 </span><span class="lineCov">          3 :   reg  [7:0]        spec_queue_26_ctr;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="192"><span class="lineNum">     192 </span><span class="lineCov">        114 :   reg  [40:0]       spec_queue_27_retAddr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="193"><span class="lineNum">     193 </span><span class="lineCov">          9 :   reg  [7:0]        spec_queue_27_ctr;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="194"><span class="lineNum">     194 </span><span class="lineCov">        106 :   reg  [40:0]       spec_queue_28_retAddr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="195"><span class="lineNum">     195 </span><span class="lineCov">          7 :   reg  [7:0]        spec_queue_28_ctr;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="196"><span class="lineNum">     196 </span><span class="lineCov">        123 :   reg  [40:0]       spec_queue_29_retAddr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="197"><span class="lineNum">     197 </span><span class="lineCov">          8 :   reg  [7:0]        spec_queue_29_ctr;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="198"><span class="lineNum">     198 </span><span class="lineCov">         97 :   reg  [40:0]       spec_queue_30_retAddr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="199"><span class="lineNum">     199 </span><span class="lineCov">          5 :   reg  [7:0]        spec_queue_30_ctr;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="200"><span class="lineNum">     200 </span><span class="lineCov">        109 :   reg  [40:0]       spec_queue_31_retAddr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="201"><span class="lineNum">     201 </span><span class="lineCov">          7 :   reg  [7:0]        spec_queue_31_ctr;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29]</span></a>
<a name="202"><span class="lineNum">     202 </span><span class="lineCov">         31 :   reg               spec_nos_0_flag;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="203"><span class="lineNum">     203 </span><span class="lineCov">        153 :   reg  [4:0]        spec_nos_0_value;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="204"><span class="lineNum">     204 </span><span class="lineCov">          5 :   reg               spec_nos_1_flag;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="205"><span class="lineNum">     205 </span><span class="lineCov">          4 :   reg  [4:0]        spec_nos_1_value;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="206"><span class="lineNum">     206 </span><span class="lineCov">          1 :   reg               spec_nos_2_flag;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="207"><span class="lineNum">     207 </span><span class="lineCov">         33 :   reg  [4:0]        spec_nos_2_value;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="208"><span class="lineNum">     208 </span><span class="lineCov">          1 :   reg               spec_nos_3_flag;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="209"><span class="lineNum">     209 </span><span class="lineCov">         32 :   reg  [4:0]        spec_nos_3_value;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="210"><span class="lineNum">     210 </span><span class="lineCov">          1 :   reg               spec_nos_4_flag;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="211"><span class="lineNum">     211 </span><span class="lineCov">         56 :   reg  [4:0]        spec_nos_4_value;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="212"><span class="lineNum">     212 </span><span class="lineCov">          2 :   reg               spec_nos_5_flag;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="213"><span class="lineNum">     213 </span><span class="lineCov">         31 :   reg  [4:0]        spec_nos_5_value;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="214"><span class="lineNum">     214 </span><span class="lineNoCov">          0 :   reg               spec_nos_6_flag;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="215"><span class="lineNum">     215 </span><span class="lineCov">         48 :   reg  [4:0]        spec_nos_6_value;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="216"><span class="lineNum">     216 </span><span class="lineCov">          1 :   reg               spec_nos_7_flag;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="217"><span class="lineNum">     217 </span><span class="lineCov">         51 :   reg  [4:0]        spec_nos_7_value;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="218"><span class="lineNum">     218 </span><span class="lineCov">          1 :   reg               spec_nos_8_flag;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="219"><span class="lineNum">     219 </span><span class="lineCov">         74 :   reg  [4:0]        spec_nos_8_value;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="220"><span class="lineNum">     220 </span><span class="lineNoCov">          0 :   reg               spec_nos_9_flag;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="221"><span class="lineNum">     221 </span><span class="lineCov">         25 :   reg  [4:0]        spec_nos_9_value;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="222"><span class="lineNum">     222 </span><span class="lineCov">          1 :   reg               spec_nos_10_flag;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="223"><span class="lineNum">     223 </span><span class="lineCov">         35 :   reg  [4:0]        spec_nos_10_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="224"><span class="lineNum">     224 </span><span class="lineNoCov">          0 :   reg               spec_nos_11_flag;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="225"><span class="lineNum">     225 </span><span class="lineCov">         37 :   reg  [4:0]        spec_nos_11_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="226"><span class="lineNum">     226 </span><span class="lineCov">          2 :   reg               spec_nos_12_flag;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="227"><span class="lineNum">     227 </span><span class="lineCov">         55 :   reg  [4:0]        spec_nos_12_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="228"><span class="lineNum">     228 </span><span class="lineCov">          1 :   reg               spec_nos_13_flag;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="229"><span class="lineNum">     229 </span><span class="lineCov">         37 :   reg  [4:0]        spec_nos_13_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="230"><span class="lineNum">     230 </span><span class="lineCov">          1 :   reg               spec_nos_14_flag;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="231"><span class="lineNum">     231 </span><span class="lineCov">         57 :   reg  [4:0]        spec_nos_14_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="232"><span class="lineNum">     232 </span><span class="lineCov">          1 :   reg               spec_nos_15_flag;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="233"><span class="lineNum">     233 </span><span class="lineCov">         51 :   reg  [4:0]        spec_nos_15_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="234"><span class="lineNum">     234 </span><span class="lineCov">          1 :   reg               spec_nos_16_flag;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="235"><span class="lineNum">     235 </span><span class="lineCov">         69 :   reg  [4:0]        spec_nos_16_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="236"><span class="lineNum">     236 </span><span class="lineCov">          4 :   reg               spec_nos_17_flag;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="237"><span class="lineNum">     237 </span><span class="lineCov">         30 :   reg  [4:0]        spec_nos_17_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="238"><span class="lineNum">     238 </span><span class="lineNoCov">          0 :   reg               spec_nos_18_flag;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="239"><span class="lineNum">     239 </span><span class="lineCov">         36 :   reg  [4:0]        spec_nos_18_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="240"><span class="lineNum">     240 </span><span class="lineCov">          1 :   reg               spec_nos_19_flag;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="241"><span class="lineNum">     241 </span><span class="lineCov">         36 :   reg  [4:0]        spec_nos_19_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="242"><span class="lineNum">     242 </span><span class="lineNoCov">          0 :   reg               spec_nos_20_flag;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="243"><span class="lineNum">     243 </span><span class="lineCov">         52 :   reg  [4:0]        spec_nos_20_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="244"><span class="lineNum">     244 </span><span class="lineNoCov">          0 :   reg               spec_nos_21_flag;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="245"><span class="lineNum">     245 </span><span class="lineCov">         35 :   reg  [4:0]        spec_nos_21_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="246"><span class="lineNum">     246 </span><span class="lineCov">          2 :   reg               spec_nos_22_flag;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="247"><span class="lineNum">     247 </span><span class="lineCov">         52 :   reg  [4:0]        spec_nos_22_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="248"><span class="lineNum">     248 </span><span class="lineCov">          1 :   reg               spec_nos_23_flag;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="249"><span class="lineNum">     249 </span><span class="lineCov">         51 :   reg  [4:0]        spec_nos_23_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="250"><span class="lineNum">     250 </span><span class="lineCov">          1 :   reg               spec_nos_24_flag;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="251"><span class="lineNum">     251 </span><span class="lineCov">         69 :   reg  [4:0]        spec_nos_24_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="252"><span class="lineNum">     252 </span><span class="lineCov">          1 :   reg               spec_nos_25_flag;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="253"><span class="lineNum">     253 </span><span class="lineCov">         38 :   reg  [4:0]        spec_nos_25_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="254"><span class="lineNum">     254 </span><span class="lineCov">          1 :   reg               spec_nos_26_flag;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="255"><span class="lineNum">     255 </span><span class="lineCov">         55 :   reg  [4:0]        spec_nos_26_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="256"><span class="lineNum">     256 </span><span class="lineNoCov">          0 :   reg               spec_nos_27_flag;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="257"><span class="lineNum">     257 </span><span class="lineCov">         52 :   reg  [4:0]        spec_nos_27_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="258"><span class="lineNum">     258 </span><span class="lineNoCov">          0 :   reg               spec_nos_28_flag;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="259"><span class="lineNum">     259 </span><span class="lineCov">         66 :   reg  [4:0]        spec_nos_28_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="260"><span class="lineNum">     260 </span><span class="lineCov">          1 :   reg               spec_nos_29_flag;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="261"><span class="lineNum">     261 </span><span class="lineCov">         53 :   reg  [4:0]        spec_nos_29_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="262"><span class="lineNum">     262 </span><span class="lineCov">          2 :   reg               spec_nos_30_flag;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="263"><span class="lineNum">     263 </span><span class="lineCov">         52 :   reg  [4:0]        spec_nos_30_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="264"><span class="lineNum">     264 </span><span class="lineCov">          1 :   reg               spec_nos_31_flag;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="265"><span class="lineNum">     265 </span><span class="lineCov">         51 :   reg  [4:0]        spec_nos_31_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27]</span></a>
<a name="266"><span class="lineNum">     266 </span><span class="lineCov">        211 :   reg  [3:0]        nsp;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:138:22]</span></a>
<a name="267"><span class="lineNum">     267 </span><span class="lineCov">        736 :   reg  [3:0]        ssp;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:139:22]</span></a>
<a name="268"><span class="lineNum">     268 </span><span class="lineCov">         19 :   reg  [2:0]        sctr;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:141:23]</span></a>
<a name="269"><span class="lineNum">     269 </span><span class="lineCov">         35 :   reg               TOSR_flag;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:142:23]</span></a>
<a name="270"><span class="lineNum">     270 </span><span class="lineCov">        788 :   reg  [4:0]        TOSR_value; // @[src/main/scala/xiangshan/frontend/newRAS.scala:142:23]</span></a>
<a name="271"><span class="lineNum">     271 </span><span class="lineCov">         13 :   reg               TOSW_flag;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:143:23]</span></a>
<a name="272"><span class="lineNum">     272 </span><span class="lineCov">        608 :   reg  [4:0]        TOSW_value; // @[src/main/scala/xiangshan/frontend/newRAS.scala:143:23]</span></a>
<a name="273"><span class="lineNum">     273 </span><span class="lineCov">          4 :   reg               BOS_flag;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:144:22]</span></a>
<a name="274"><span class="lineNum">     274 </span><span class="lineCov">        147 :   reg  [4:0]        BOS_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:144:22]</span></a>
<a name="275"><span class="lineNum">     275 </span><span class="lineCov">          2 :   reg               spec_overflowed;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:146:34]</span></a>
<a name="276"><span class="lineNum">     276 </span><span class="lineCov">        635 :   reg  [40:0]       writeBypassEntry_retAddr;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:148:31]</span></a>
<a name="277"><span class="lineNum">     277 </span><span class="lineCov">         20 :   reg  [7:0]        writeBypassEntry_ctr;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:148:31]</span></a>
<a name="278"><span class="lineNum">     278 </span><span class="lineCov">         29 :   reg               writeBypassNos_flag;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:149:29]</span></a>
<a name="279"><span class="lineNum">     279 </span><span class="lineCov">        620 :   reg  [4:0]        writeBypassNos_value;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:149:29]</span></a>
<a name="280"><span class="lineNum">     280 </span><span class="lineCov">        616 :   reg               writeBypassValid;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:151:35]</span></a>
<a name="281"><span class="lineNum">     281 </span>            :   wire              _realPush_T_4 = io_redirect_valid &amp; io_redirect_isCall; // @[src/main/scala/xiangshan/frontend/newRAS.scala:216:29]</a>
<a name="282"><span class="lineNum">     282 </span>            :   wire              _GEN = TOSR_value &gt;= BOS_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:142:23, :144:22, utility/src/main/scala/utility/CircularQueuePtr.scala:73:30]</a>
<a name="283"><span class="lineNum">     283 </span><span class="lineCov">         38 :   wire              topEntry_inflightValid =</span></a>
<a name="284"><span class="lineNum">     284 </span>            :     (TOSR_flag ^ BOS_flag ^ _GEN) &amp; (TOSR_flag ^ TOSW_flag ^ TOSR_value &lt; TOSW_value);   // @[src/main/scala/xiangshan/frontend/newRAS.scala:142:23, :143:23, :144:22, :157:{13,41}, utility/src/main/scala/utility/CircularQueuePtr.scala:73:30, :74:19]</a>
<a name="285"><span class="lineNum">     285 </span>            :   wire [31:0][40:0] _GEN_0 =</a>
<a name="286"><span class="lineNum">     286 </span>            :     {{spec_queue_31_retAddr},</a>
<a name="287"><span class="lineNum">     287 </span>            :      {spec_queue_30_retAddr},</a>
<a name="288"><span class="lineNum">     288 </span>            :      {spec_queue_29_retAddr},</a>
<a name="289"><span class="lineNum">     289 </span>            :      {spec_queue_28_retAddr},</a>
<a name="290"><span class="lineNum">     290 </span>            :      {spec_queue_27_retAddr},</a>
<a name="291"><span class="lineNum">     291 </span>            :      {spec_queue_26_retAddr},</a>
<a name="292"><span class="lineNum">     292 </span>            :      {spec_queue_25_retAddr},</a>
<a name="293"><span class="lineNum">     293 </span>            :      {spec_queue_24_retAddr},</a>
<a name="294"><span class="lineNum">     294 </span>            :      {spec_queue_23_retAddr},</a>
<a name="295"><span class="lineNum">     295 </span>            :      {spec_queue_22_retAddr},</a>
<a name="296"><span class="lineNum">     296 </span>            :      {spec_queue_21_retAddr},</a>
<a name="297"><span class="lineNum">     297 </span>            :      {spec_queue_20_retAddr},</a>
<a name="298"><span class="lineNum">     298 </span>            :      {spec_queue_19_retAddr},</a>
<a name="299"><span class="lineNum">     299 </span>            :      {spec_queue_18_retAddr},</a>
<a name="300"><span class="lineNum">     300 </span>            :      {spec_queue_17_retAddr},</a>
<a name="301"><span class="lineNum">     301 </span>            :      {spec_queue_16_retAddr},</a>
<a name="302"><span class="lineNum">     302 </span>            :      {spec_queue_15_retAddr},</a>
<a name="303"><span class="lineNum">     303 </span>            :      {spec_queue_14_retAddr},</a>
<a name="304"><span class="lineNum">     304 </span>            :      {spec_queue_13_retAddr},</a>
<a name="305"><span class="lineNum">     305 </span>            :      {spec_queue_12_retAddr},</a>
<a name="306"><span class="lineNum">     306 </span>            :      {spec_queue_11_retAddr},</a>
<a name="307"><span class="lineNum">     307 </span>            :      {spec_queue_10_retAddr},</a>
<a name="308"><span class="lineNum">     308 </span>            :      {spec_queue_9_retAddr},</a>
<a name="309"><span class="lineNum">     309 </span>            :      {spec_queue_8_retAddr},</a>
<a name="310"><span class="lineNum">     310 </span>            :      {spec_queue_7_retAddr},</a>
<a name="311"><span class="lineNum">     311 </span>            :      {spec_queue_6_retAddr},</a>
<a name="312"><span class="lineNum">     312 </span>            :      {spec_queue_5_retAddr},</a>
<a name="313"><span class="lineNum">     313 </span>            :      {spec_queue_4_retAddr},</a>
<a name="314"><span class="lineNum">     314 </span>            :      {spec_queue_3_retAddr},</a>
<a name="315"><span class="lineNum">     315 </span>            :      {spec_queue_2_retAddr},</a>
<a name="316"><span class="lineNum">     316 </span>            :      {spec_queue_1_retAddr},</a>
<a name="317"><span class="lineNum">     317 </span>            :      {spec_queue_0_retAddr}};   // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :187:15]</a>
<a name="318"><span class="lineNum">     318 </span>            :   wire [40:0]       _GEN_1 = _GEN_0[TOSR_value];        // @[src/main/scala/xiangshan/frontend/newRAS.scala:142:23, :187:15]</a>
<a name="319"><span class="lineNum">     319 </span>            :   wire [31:0][7:0]  _GEN_2 =</a>
<a name="320"><span class="lineNum">     320 </span>            :     {{spec_queue_31_ctr},</a>
<a name="321"><span class="lineNum">     321 </span>            :      {spec_queue_30_ctr},</a>
<a name="322"><span class="lineNum">     322 </span>            :      {spec_queue_29_ctr},</a>
<a name="323"><span class="lineNum">     323 </span>            :      {spec_queue_28_ctr},</a>
<a name="324"><span class="lineNum">     324 </span>            :      {spec_queue_27_ctr},</a>
<a name="325"><span class="lineNum">     325 </span>            :      {spec_queue_26_ctr},</a>
<a name="326"><span class="lineNum">     326 </span>            :      {spec_queue_25_ctr},</a>
<a name="327"><span class="lineNum">     327 </span>            :      {spec_queue_24_ctr},</a>
<a name="328"><span class="lineNum">     328 </span>            :      {spec_queue_23_ctr},</a>
<a name="329"><span class="lineNum">     329 </span>            :      {spec_queue_22_ctr},</a>
<a name="330"><span class="lineNum">     330 </span>            :      {spec_queue_21_ctr},</a>
<a name="331"><span class="lineNum">     331 </span>            :      {spec_queue_20_ctr},</a>
<a name="332"><span class="lineNum">     332 </span>            :      {spec_queue_19_ctr},</a>
<a name="333"><span class="lineNum">     333 </span>            :      {spec_queue_18_ctr},</a>
<a name="334"><span class="lineNum">     334 </span>            :      {spec_queue_17_ctr},</a>
<a name="335"><span class="lineNum">     335 </span>            :      {spec_queue_16_ctr},</a>
<a name="336"><span class="lineNum">     336 </span>            :      {spec_queue_15_ctr},</a>
<a name="337"><span class="lineNum">     337 </span>            :      {spec_queue_14_ctr},</a>
<a name="338"><span class="lineNum">     338 </span>            :      {spec_queue_13_ctr},</a>
<a name="339"><span class="lineNum">     339 </span>            :      {spec_queue_12_ctr},</a>
<a name="340"><span class="lineNum">     340 </span>            :      {spec_queue_11_ctr},</a>
<a name="341"><span class="lineNum">     341 </span>            :      {spec_queue_10_ctr},</a>
<a name="342"><span class="lineNum">     342 </span>            :      {spec_queue_9_ctr},</a>
<a name="343"><span class="lineNum">     343 </span>            :      {spec_queue_8_ctr},</a>
<a name="344"><span class="lineNum">     344 </span>            :      {spec_queue_7_ctr},</a>
<a name="345"><span class="lineNum">     345 </span>            :      {spec_queue_6_ctr},</a>
<a name="346"><span class="lineNum">     346 </span>            :      {spec_queue_5_ctr},</a>
<a name="347"><span class="lineNum">     347 </span>            :      {spec_queue_4_ctr},</a>
<a name="348"><span class="lineNum">     348 </span>            :      {spec_queue_3_ctr},</a>
<a name="349"><span class="lineNum">     349 </span>            :      {spec_queue_2_ctr},</a>
<a name="350"><span class="lineNum">     350 </span>            :      {spec_queue_1_ctr},</a>
<a name="351"><span class="lineNum">     351 </span>            :      {spec_queue_0_ctr}};       // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :187:15]</a>
<a name="352"><span class="lineNum">     352 </span>            :   wire [15:0][40:0] _GEN_3 =</a>
<a name="353"><span class="lineNum">     353 </span>            :     {{commit_stack_15_retAddr},</a>
<a name="354"><span class="lineNum">     354 </span>            :      {commit_stack_14_retAddr},</a>
<a name="355"><span class="lineNum">     355 </span>            :      {commit_stack_13_retAddr},</a>
<a name="356"><span class="lineNum">     356 </span>            :      {commit_stack_12_retAddr},</a>
<a name="357"><span class="lineNum">     357 </span>            :      {commit_stack_11_retAddr},</a>
<a name="358"><span class="lineNum">     358 </span>            :      {commit_stack_10_retAddr},</a>
<a name="359"><span class="lineNum">     359 </span>            :      {commit_stack_9_retAddr},</a>
<a name="360"><span class="lineNum">     360 </span>            :      {commit_stack_8_retAddr},</a>
<a name="361"><span class="lineNum">     361 </span>            :      {commit_stack_7_retAddr},</a>
<a name="362"><span class="lineNum">     362 </span>            :      {commit_stack_6_retAddr},</a>
<a name="363"><span class="lineNum">     363 </span>            :      {commit_stack_5_retAddr},</a>
<a name="364"><span class="lineNum">     364 </span>            :      {commit_stack_4_retAddr},</a>
<a name="365"><span class="lineNum">     365 </span>            :      {commit_stack_3_retAddr},</a>
<a name="366"><span class="lineNum">     366 </span>            :      {commit_stack_2_retAddr},</a>
<a name="367"><span class="lineNum">     367 </span>            :      {commit_stack_1_retAddr},</a>
<a name="368"><span class="lineNum">     368 </span>            :      {commit_stack_0_retAddr}}; // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :189:15]</a>
<a name="369"><span class="lineNum">     369 </span>            :   wire [40:0]       _GEN_4 = _GEN_3[ssp];       // @[src/main/scala/xiangshan/frontend/newRAS.scala:139:22, :189:15]</a>
<a name="370"><span class="lineNum">     370 </span>            :   wire [15:0][7:0]  _GEN_5 =</a>
<a name="371"><span class="lineNum">     371 </span>            :     {{commit_stack_15_ctr},</a>
<a name="372"><span class="lineNum">     372 </span>            :      {commit_stack_14_ctr},</a>
<a name="373"><span class="lineNum">     373 </span>            :      {commit_stack_13_ctr},</a>
<a name="374"><span class="lineNum">     374 </span>            :      {commit_stack_12_ctr},</a>
<a name="375"><span class="lineNum">     375 </span>            :      {commit_stack_11_ctr},</a>
<a name="376"><span class="lineNum">     376 </span>            :      {commit_stack_10_ctr},</a>
<a name="377"><span class="lineNum">     377 </span>            :      {commit_stack_9_ctr},</a>
<a name="378"><span class="lineNum">     378 </span>            :      {commit_stack_8_ctr},</a>
<a name="379"><span class="lineNum">     379 </span>            :      {commit_stack_7_ctr},</a>
<a name="380"><span class="lineNum">     380 </span>            :      {commit_stack_6_ctr},</a>
<a name="381"><span class="lineNum">     381 </span>            :      {commit_stack_5_ctr},</a>
<a name="382"><span class="lineNum">     382 </span>            :      {commit_stack_4_ctr},</a>
<a name="383"><span class="lineNum">     383 </span>            :      {commit_stack_3_ctr},</a>
<a name="384"><span class="lineNum">     384 </span>            :      {commit_stack_2_ctr},</a>
<a name="385"><span class="lineNum">     385 </span>            :      {commit_stack_1_ctr},</a>
<a name="386"><span class="lineNum">     386 </span>            :      {commit_stack_0_ctr}};     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :189:15]</a>
<a name="387"><span class="lineNum">     387 </span>            :   wire [31:0]       _GEN_6 =</a>
<a name="388"><span class="lineNum">     388 </span>            :     {{spec_nos_31_flag},</a>
<a name="389"><span class="lineNum">     389 </span>            :      {spec_nos_30_flag},</a>
<a name="390"><span class="lineNum">     390 </span>            :      {spec_nos_29_flag},</a>
<a name="391"><span class="lineNum">     391 </span>            :      {spec_nos_28_flag},</a>
<a name="392"><span class="lineNum">     392 </span>            :      {spec_nos_27_flag},</a>
<a name="393"><span class="lineNum">     393 </span>            :      {spec_nos_26_flag},</a>
<a name="394"><span class="lineNum">     394 </span>            :      {spec_nos_25_flag},</a>
<a name="395"><span class="lineNum">     395 </span>            :      {spec_nos_24_flag},</a>
<a name="396"><span class="lineNum">     396 </span>            :      {spec_nos_23_flag},</a>
<a name="397"><span class="lineNum">     397 </span>            :      {spec_nos_22_flag},</a>
<a name="398"><span class="lineNum">     398 </span>            :      {spec_nos_21_flag},</a>
<a name="399"><span class="lineNum">     399 </span>            :      {spec_nos_20_flag},</a>
<a name="400"><span class="lineNum">     400 </span>            :      {spec_nos_19_flag},</a>
<a name="401"><span class="lineNum">     401 </span>            :      {spec_nos_18_flag},</a>
<a name="402"><span class="lineNum">     402 </span>            :      {spec_nos_17_flag},</a>
<a name="403"><span class="lineNum">     403 </span>            :      {spec_nos_16_flag},</a>
<a name="404"><span class="lineNum">     404 </span>            :      {spec_nos_15_flag},</a>
<a name="405"><span class="lineNum">     405 </span>            :      {spec_nos_14_flag},</a>
<a name="406"><span class="lineNum">     406 </span>            :      {spec_nos_13_flag},</a>
<a name="407"><span class="lineNum">     407 </span>            :      {spec_nos_12_flag},</a>
<a name="408"><span class="lineNum">     408 </span>            :      {spec_nos_11_flag},</a>
<a name="409"><span class="lineNum">     409 </span>            :      {spec_nos_10_flag},</a>
<a name="410"><span class="lineNum">     410 </span>            :      {spec_nos_9_flag},</a>
<a name="411"><span class="lineNum">     411 </span>            :      {spec_nos_8_flag},</a>
<a name="412"><span class="lineNum">     412 </span>            :      {spec_nos_7_flag},</a>
<a name="413"><span class="lineNum">     413 </span>            :      {spec_nos_6_flag},</a>
<a name="414"><span class="lineNum">     414 </span>            :      {spec_nos_5_flag},</a>
<a name="415"><span class="lineNum">     415 </span>            :      {spec_nos_4_flag},</a>
<a name="416"><span class="lineNum">     416 </span>            :      {spec_nos_3_flag},</a>
<a name="417"><span class="lineNum">     417 </span>            :      {spec_nos_2_flag},</a>
<a name="418"><span class="lineNum">     418 </span>            :      {spec_nos_1_flag},</a>
<a name="419"><span class="lineNum">     419 </span>            :      {spec_nos_0_flag}};        // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :173:15]</a>
<a name="420"><span class="lineNum">     420 </span>            :   wire [31:0][4:0]  _GEN_7 =</a>
<a name="421"><span class="lineNum">     421 </span>            :     {{spec_nos_31_value},</a>
<a name="422"><span class="lineNum">     422 </span>            :      {spec_nos_30_value},</a>
<a name="423"><span class="lineNum">     423 </span>            :      {spec_nos_29_value},</a>
<a name="424"><span class="lineNum">     424 </span>            :      {spec_nos_28_value},</a>
<a name="425"><span class="lineNum">     425 </span>            :      {spec_nos_27_value},</a>
<a name="426"><span class="lineNum">     426 </span>            :      {spec_nos_26_value},</a>
<a name="427"><span class="lineNum">     427 </span>            :      {spec_nos_25_value},</a>
<a name="428"><span class="lineNum">     428 </span>            :      {spec_nos_24_value},</a>
<a name="429"><span class="lineNum">     429 </span>            :      {spec_nos_23_value},</a>
<a name="430"><span class="lineNum">     430 </span>            :      {spec_nos_22_value},</a>
<a name="431"><span class="lineNum">     431 </span>            :      {spec_nos_21_value},</a>
<a name="432"><span class="lineNum">     432 </span>            :      {spec_nos_20_value},</a>
<a name="433"><span class="lineNum">     433 </span>            :      {spec_nos_19_value},</a>
<a name="434"><span class="lineNum">     434 </span>            :      {spec_nos_18_value},</a>
<a name="435"><span class="lineNum">     435 </span>            :      {spec_nos_17_value},</a>
<a name="436"><span class="lineNum">     436 </span>            :      {spec_nos_16_value},</a>
<a name="437"><span class="lineNum">     437 </span>            :      {spec_nos_15_value},</a>
<a name="438"><span class="lineNum">     438 </span>            :      {spec_nos_14_value},</a>
<a name="439"><span class="lineNum">     439 </span>            :      {spec_nos_13_value},</a>
<a name="440"><span class="lineNum">     440 </span>            :      {spec_nos_12_value},</a>
<a name="441"><span class="lineNum">     441 </span>            :      {spec_nos_11_value},</a>
<a name="442"><span class="lineNum">     442 </span>            :      {spec_nos_10_value},</a>
<a name="443"><span class="lineNum">     443 </span>            :      {spec_nos_9_value},</a>
<a name="444"><span class="lineNum">     444 </span>            :      {spec_nos_8_value},</a>
<a name="445"><span class="lineNum">     445 </span>            :      {spec_nos_7_value},</a>
<a name="446"><span class="lineNum">     446 </span>            :      {spec_nos_6_value},</a>
<a name="447"><span class="lineNum">     447 </span>            :      {spec_nos_5_value},</a>
<a name="448"><span class="lineNum">     448 </span>            :      {spec_nos_4_value},</a>
<a name="449"><span class="lineNum">     449 </span>            :      {spec_nos_3_value},</a>
<a name="450"><span class="lineNum">     450 </span>            :      {spec_nos_2_value},</a>
<a name="451"><span class="lineNum">     451 </span>            :      {spec_nos_1_value},</a>
<a name="452"><span class="lineNum">     452 </span>            :      {spec_nos_0_value}};       // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :173:15]</a>
<a name="453"><span class="lineNum">     453 </span>            :   wire [4:0]        _GEN_8 = _GEN_7[TOSR_value];        // @[src/main/scala/xiangshan/frontend/newRAS.scala:142:23, :173:15]</a>
<a name="454"><span class="lineNum">     454 </span><span class="lineCov">         45 :   wire              topNos_flag =</span></a>
<a name="455"><span class="lineNum">     455 </span>            :     writeBypassValid ? writeBypassNos_flag : _GEN_6[TOSR_value];        // @[src/main/scala/xiangshan/frontend/newRAS.scala:142:23, :149:29, :151:35, :170:33, :171:15, :173:15]</a>
<a name="456"><span class="lineNum">     456 </span><span class="lineCov">        838 :   wire [4:0]        topNos_value = writeBypassValid ? writeBypassNos_value : _GEN_8;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:149:29, :151:35, :170:33, :171:15, :173:15]</span></a>
<a name="457"><span class="lineNum">     457 </span><span class="lineCov">          5 :   wire              differentFlag_15 = io_redirect_meta_TOSR_flag ^ BOS_flag;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:144:22, utility/src/main/scala/utility/CircularQueuePtr.scala:72:35]</span></a>
<a name="458"><span class="lineNum">     458 </span><span class="lineCov">          5 :   wire              compare_15 = io_redirect_meta_TOSR_value &lt; BOS_value;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:144:22, utility/src/main/scala/utility/CircularQueuePtr.scala:73:30]</span></a>
<a name="459"><span class="lineNum">     459 </span><span class="lineCov">          2 :   wire              differentFlag_16 =</span></a>
<a name="460"><span class="lineNum">     460 </span>            :     io_redirect_meta_TOSR_flag ^ io_redirect_meta_TOSW_flag;    // @[utility/src/main/scala/utility/CircularQueuePtr.scala:72:35]</a>
<a name="461"><span class="lineNum">     461 </span><span class="lineCov">          2 :   wire              compare_16 =</span></a>
<a name="462"><span class="lineNum">     462 </span>            :     io_redirect_meta_TOSR_value &lt; io_redirect_meta_TOSW_value;       // @[utility/src/main/scala/utility/CircularQueuePtr.scala:73:30]</a>
<a name="463"><span class="lineNum">     463 </span><span class="lineCov">          6 :   wire              redirectTopEntry_inflightValid =</span></a>
<a name="464"><span class="lineNum">     464 </span>            :     (differentFlag_15 ^ ~compare_15) &amp; (differentFlag_16 ^ compare_16);     // @[src/main/scala/xiangshan/frontend/newRAS.scala:157:{13,41}, utility/src/main/scala/utility/CircularQueuePtr.scala:72:35, :73:30, :74:19]</a>
<a name="465"><span class="lineNum">     465 </span><span class="lineCov">       2023 :   wire [40:0]       writeEntry_retAddr =</span></a>
<a name="466"><span class="lineNum">     466 </span>            :     _realPush_T_4 ? io_redirect_callAddr : io_spec_push_addr;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:216:29, :244:30]</a>
<a name="467"><span class="lineNum">     467 </span>            :   wire              _writeEntry_ctr_T_1 =</a>
<a name="468"><span class="lineNum">     468 </span>            :     (redirectTopEntry_inflightValid</a>
<a name="469"><span class="lineNum">     469 </span>            :        ? _GEN_0[io_redirect_meta_TOSR_value]</a>
<a name="470"><span class="lineNum">     470 </span>            :        : _GEN_3[io_redirect_meta_ssp]) == io_redirect_callAddr; // @[src/main/scala/xiangshan/frontend/newRAS.scala:157:41, :187:15, :189:15, :192:54, :193:15, :195:15, :246:36]</a>
<a name="471"><span class="lineNum">     471 </span>            :   wire [2:0]        _sctr_T_12 = 3'(io_redirect_meta_sctr + 3'h1);      // @[src/main/scala/xiangshan/frontend/newRAS.scala:246:117, :478:38]</a>
<a name="472"><span class="lineNum">     472 </span>            :   wire              _writeEntry_ctr_T_7 =</a>
<a name="473"><span class="lineNum">     473 </span>            :     (writeBypassValid</a>
<a name="474"><span class="lineNum">     474 </span>            :        ? writeBypassEntry_retAddr</a>
<a name="475"><span class="lineNum">     475 </span>            :        : topEntry_inflightValid ? _GEN_1 : _GEN_4) == io_spec_push_addr;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:148:31, :151:35, :157:41, :184:33, :185:15, :186:61, :187:15, :189:15, :247:28]</a>
<a name="476"><span class="lineNum">     476 </span>            :   wire [2:0]        _sctr_T = 3'(sctr + 3'h1);  // @[src/main/scala/xiangshan/frontend/newRAS.scala:141:23, :247:81, :478:38]</a>
<a name="477"><span class="lineNum">     477 </span><span class="lineCov">        783 :   reg  [40:0]       timingTop_retAddr;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:259:28]</span></a>
<a name="478"><span class="lineNum">     478 </span><span class="lineCov">       2014 :   reg  [40:0]       realWriteEntry_next_retAddr;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:361:40]</span></a>
<a name="479"><span class="lineNum">     479 </span><span class="lineCov">        670 :   reg  [7:0]        realWriteEntry_next_ctr;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:361:40]</span></a>
<a name="480"><span class="lineNum">     480 </span>            :   wire              _GEN_9 = io_redirect_isCall | ~io_s3_missed_push;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</a>
<a name="481"><span class="lineNum">     481 </span><span class="lineCov">       2021 :   wire [40:0]       realWriteEntry_retAddr =</span></a>
<a name="482"><span class="lineNum">     482 </span>            :     _GEN_9 ? realWriteEntry_next_retAddr : io_s3_pushAddr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:361:40, :373:26]</a>
<a name="483"><span class="lineNum">     483 </span><span class="lineCov">        607 :   reg  [4:0]        realWriteAddr_next_value;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:377:39]</span></a>
<a name="484"><span class="lineNum">     484 </span><span class="lineCov">         34 :   reg               realNos_next_flag;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:381:33]</span></a>
<a name="485"><span class="lineNum">     485 </span><span class="lineCov">        787 :   reg  [4:0]        realNos_next_value; // @[src/main/scala/xiangshan/frontend/newRAS.scala:381:33]</span></a>
<a name="486"><span class="lineNum">     486 </span><span class="lineCov">        611 :   reg               realPush_r; // @[src/main/scala/xiangshan/frontend/newRAS.scala:386:59]</span></a>
<a name="487"><span class="lineNum">     487 </span><span class="lineCov">          5 :   reg               realPush_REG;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:386:125]</span></a>
<a name="488"><span class="lineNum">     488 </span><span class="lineCov">        615 :   wire              realPush =</span></a>
<a name="489"><span class="lineNum">     489 </span>            :     io_s3_fire &amp; (~io_s3_cancel &amp; realPush_r | io_s3_missed_push) | realPush_REG;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:386:{29,33,47,59,92,115,125}]</a>
<a name="490"><span class="lineNum">     490 </span>            :   wire              _GEN_10 = _writeEntry_ctr_T_1 &amp; io_redirect_meta_sctr != 3'h7;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:246:{36,85}, :397:{42,57}]</a>
<a name="491"><span class="lineNum">     491 </span>            :   wire              _GEN_11 =</a>
<a name="492"><span class="lineNum">     492 </span>            :     io_redirect_isRet &amp; (differentFlag_15 ^ ~compare_15)</a>
<a name="493"><span class="lineNum">     493 </span>            :     &amp; (differentFlag_16 ^ compare_16);      // @[src/main/scala/xiangshan/frontend/newRAS.scala:157:13, :415:52, :416:14, :523:33, :526:32, utility/src/main/scala/utility/CircularQueuePtr.scala:72:35, :73:30, :74:19]</a>
<a name="494"><span class="lineNum">     494 </span>            :   wire [3:0]        _sctr_T_16 = 4'(io_redirect_meta_ssp - 4'h1);       // @[src/main/scala/xiangshan/frontend/newRAS.scala:206:33]</a>
<a name="495"><span class="lineNum">     495 </span>            :   wire [3:0]        _sctr_T_8 = 4'(io_s3_meta_ssp - 4'h1);      // @[src/main/scala/xiangshan/frontend/newRAS.scala:206:33]</a>
<a name="496"><span class="lineNum">     496 </span>            :   wire              _GEN_12 = _writeEntry_ctr_T_7 &amp; sctr != 3'h7;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:141:23, :246:85, :247:28, :397:{42,57}]</a>
<a name="497"><span class="lineNum">     497 </span>            :   wire [3:0]        _sctr_T_4 = 4'(ssp - 4'h1); // @[src/main/scala/xiangshan/frontend/newRAS.scala:139:22, :206:33]</a>
<a name="498"><span class="lineNum">     498 </span><span class="lineCov">        614 :   wire              writeBypassValidWire =</span></a>
<a name="499"><span class="lineNum">     499 </span>            :     _realPush_T_4 | ~io_redirect_valid</a>
<a name="500"><span class="lineNum">     500 </span>            :     &amp; (io_s2_fire ? io_spec_push_valid : ~io_s3_fire &amp; writeBypassValid);       // @[src/main/scala/xiangshan/frontend/newRAS.scala:151:35, :216:{29,52}, :218:24, :219:37, :222:24, :223:30, :225:24, :226:30, :228:24]</a>
<a name="501"><span class="lineNum">     501 </span><span class="lineCov">         38 :   wire              differentFlag_10 = io_s3_meta_TOSR_flag ^ BOS_flag; // @[src/main/scala/xiangshan/frontend/newRAS.scala:144:22, utility/src/main/scala/utility/CircularQueuePtr.scala:72:35]</span></a>
<a name="502"><span class="lineNum">     502 </span><span class="lineCov">         10 :   wire              compare_10 = io_s3_meta_TOSR_value &lt; BOS_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:144:22, utility/src/main/scala/utility/CircularQueuePtr.scala:73:30]</span></a>
<a name="503"><span class="lineNum">     503 </span><span class="lineCov">         45 :   wire              differentFlag_11 = io_s3_meta_TOSR_flag ^ io_s3_meta_TOSW_flag;     // @[utility/src/main/scala/utility/CircularQueuePtr.scala:72:35]</span></a>
<a name="504"><span class="lineNum">     504 </span><span class="lineCov">         42 :   wire              compare_11 = io_s3_meta_TOSR_value &lt; io_s3_meta_TOSW_value;      // @[utility/src/main/scala/utility/CircularQueuePtr.scala:73:30]</span></a>
<a name="505"><span class="lineNum">     505 </span><span class="lineCov">         39 :   wire              s3TopEntry_inflightValid =</span></a>
<a name="506"><span class="lineNum">     506 </span>            :     (differentFlag_10 ^ ~compare_10) &amp; (differentFlag_11 ^ compare_11);     // @[src/main/scala/xiangshan/frontend/newRAS.scala:157:{13,41}, utility/src/main/scala/utility/CircularQueuePtr.scala:72:35, :73:30, :74:19]</a>
<a name="507"><span class="lineNum">     507 </span>            :   wire              _GEN_13 = io_redirect_meta_NOS_value &gt;= BOS_value;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:144:22, utility/src/main/scala/utility/CircularQueuePtr.scala:73:30]</a>
<a name="508"><span class="lineNum">     508 </span>            :   wire              _GEN_14 = io_redirect_meta_NOS_flag ^ BOS_flag ^ _GEN_13;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:144:22, :157:13, utility/src/main/scala/utility/CircularQueuePtr.scala:73:30]</a>
<a name="509"><span class="lineNum">     509 </span>            :   wire              _GEN_15 = topNos_value &gt;= BOS_value;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:144:22, :170:33, :171:15, :173:15, utility/src/main/scala/utility/CircularQueuePtr.scala:73:30]</a>
<a name="510"><span class="lineNum">     510 </span>            :   wire              _GEN_16 = topNos_flag ^ BOS_flag ^ _GEN_15; // @[src/main/scala/xiangshan/frontend/newRAS.scala:144:22, :157:13, :170:33, :171:15, :173:15, utility/src/main/scala/utility/CircularQueuePtr.scala:73:30]</a>
<a name="511"><span class="lineNum">     511 </span>            :   wire              _GEN_17 = io_s3_meta_NOS_value &gt;= BOS_value;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:144:22, utility/src/main/scala/utility/CircularQueuePtr.scala:73:30]</a>
<a name="512"><span class="lineNum">     512 </span>            :   wire              _GEN_18 = io_s3_meta_NOS_flag ^ BOS_flag ^ _GEN_17; // @[src/main/scala/xiangshan/frontend/newRAS.scala:144:22, :157:13, utility/src/main/scala/utility/CircularQueuePtr.scala:73:30]</a>
<a name="513"><span class="lineNum">     513 </span>            :   wire              _s3_missPushEntry_ctr_T =</a>
<a name="514"><span class="lineNum">     514 </span>            :     (s3TopEntry_inflightValid</a>
<a name="515"><span class="lineNum">     515 </span>            :        ? _GEN_0[io_s3_meta_TOSR_value]</a>
<a name="516"><span class="lineNum">     516 </span>            :        : _GEN_3[io_s3_meta_ssp]) == io_s3_pushAddr;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:157:41, :187:15, :189:15, :192:54, :193:15, :195:15, :367:52]</a>
<a name="517"><span class="lineNum">     517 </span>            :   wire [2:0]        _sctr_T_10 = 3'(io_s3_meta_sctr + 3'h1);    // @[src/main/scala/xiangshan/frontend/newRAS.scala:367:115, :478:38]</a>
<a name="518"><span class="lineNum">     518 </span><span class="lineCov">        663 :   wire [7:0]        s3_missPushEntry_ctr =</span></a>
<a name="519"><span class="lineNum">     519 </span>            :     {5'h0,</a>
<a name="520"><span class="lineNum">     520 </span>            :      _s3_missPushEntry_ctr_T</a>
<a name="521"><span class="lineNum">     521 </span>            :      &amp; (s3TopEntry_inflightValid</a>
<a name="522"><span class="lineNum">     522 </span>            :           ? _GEN_2[io_s3_meta_TOSR_value]</a>
<a name="523"><span class="lineNum">     523 </span>            :           : _GEN_5[io_s3_meta_ssp]) &lt; 8'h7</a>
<a name="524"><span class="lineNum">     524 </span>            :        ? _sctr_T_10</a>
<a name="525"><span class="lineNum">     525 </span>            :        : 3'h0}; // @[src/main/scala/xiangshan/frontend/newRAS.scala:141:23, :157:41, :187:15, :189:15, :192:54, :193:15, :195:15, :246:85, :260:41, :367:{26,32,52,71,89,115}]</a>
<a name="526"><span class="lineNum">     526 </span><span class="lineCov">        606 :   wire [4:0]        realWriteAddr_value =</span></a>
<a name="527"><span class="lineNum">     527 </span>            :     _GEN_9 ? realWriteAddr_next_value : io_s3_meta_TOSW_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26, :377:39, :378:28]</a>
<a name="528"><span class="lineNum">     528 </span><span class="lineCov">         35 :   wire              realNos_flag = _GEN_9 ? realNos_next_flag : io_s3_meta_TOSR_flag;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26, :381:33, :382:22]</span></a>
<a name="529"><span class="lineNum">     529 </span><span class="lineCov">        789 :   wire [4:0]        realNos_value = _GEN_9 ? realNos_next_value : io_s3_meta_TOSR_value;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26, :381:33, :382:22]</span></a>
<a name="530"><span class="lineNum">     530 </span>            :   wire [5:0]        _GEN_19 = {TOSW_flag, TOSW_value};  // @[src/main/scala/xiangshan/frontend/newRAS.scala:143:23, utility/src/main/scala/utility/CircularQueuePtr.scala:39:46]</a>
<a name="531"><span class="lineNum">     531 </span>            :   wire [5:0]        _GEN_20 = {BOS_flag, BOS_value};    // @[src/main/scala/xiangshan/frontend/newRAS.scala:144:22, utility/src/main/scala/utility/CircularQueuePtr.scala:39:46]</a>
<a name="532"><span class="lineNum">     532 </span>            :   wire              _GEN_21 =</a>
<a name="533"><span class="lineNum">     533 </span>            :     io_spec_push_valid &amp; 6'(_GEN_19 + 6'h1) == {BOS_flag, BOS_value};       // @[src/main/scala/xiangshan/frontend/newRAS.scala:144:22, :404:46, :405:13, :410:31, utility/src/main/scala/utility/CircularQueuePtr.scala:39:46, :61:{47,56}]</a>
<a name="534"><span class="lineNum">     534 </span>            :   wire [5:0]        _GEN_22 = {io_s3_meta_TOSW_flag, io_s3_meta_TOSW_value};    // @[utility/src/main/scala/utility/CircularQueuePtr.scala:39:46]</a>
<a name="535"><span class="lineNum">     535 </span>            :   wire              _GEN_23 = 6'(_GEN_22 + 6'h1) == {BOS_flag, BOS_value};      // @[src/main/scala/xiangshan/frontend/newRAS.scala:144:22, utility/src/main/scala/utility/CircularQueuePtr.scala:39:46, :61:{47,56}]</a>
<a name="536"><span class="lineNum">     536 </span>            :   wire [7:0]        _GEN_24 = _GEN_5[nsp];      // @[src/main/scala/xiangshan/frontend/newRAS.scala:138:22, :189:15, :477:27]</a>
<a name="537"><span class="lineNum">     537 </span>            :   wire [7:0]        _commit_stack_ctr_T = 8'(_GEN_24 - 8'h1);   // @[src/main/scala/xiangshan/frontend/newRAS.scala:477:27, :478:55]</a>
<a name="538"><span class="lineNum">     538 </span>            :   wire              _GEN_25 = io_commit_meta_ssp == 4'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:138:22, :478:38]</a>
<a name="539"><span class="lineNum">     539 </span>            :   wire              _GEN_26 = io_commit_pop_valid &amp; (|_GEN_24) &amp; _GEN_25;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:{27,34}, :478:38]</a>
<a name="540"><span class="lineNum">     540 </span>            :   wire              _GEN_27 = io_commit_meta_ssp == 4'h1;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:478:38]</a>
<a name="541"><span class="lineNum">     541 </span>            :   wire              _GEN_28 = io_commit_pop_valid &amp; (|_GEN_24) &amp; _GEN_27;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:{27,34}, :478:38]</a>
<a name="542"><span class="lineNum">     542 </span>            :   wire              _GEN_29 = io_commit_meta_ssp == 4'h2;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:478:38]</a>
<a name="543"><span class="lineNum">     543 </span>            :   wire              _GEN_30 = io_commit_pop_valid &amp; (|_GEN_24) &amp; _GEN_29;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:{27,34}, :478:38]</a>
<a name="544"><span class="lineNum">     544 </span>            :   wire              _GEN_31 = io_commit_meta_ssp == 4'h3;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:478:38]</a>
<a name="545"><span class="lineNum">     545 </span>            :   wire              _GEN_32 = io_commit_pop_valid &amp; (|_GEN_24) &amp; _GEN_31;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:{27,34}, :478:38]</a>
<a name="546"><span class="lineNum">     546 </span>            :   wire              _GEN_33 = io_commit_meta_ssp == 4'h4;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:478:38]</a>
<a name="547"><span class="lineNum">     547 </span>            :   wire              _GEN_34 = io_commit_pop_valid &amp; (|_GEN_24) &amp; _GEN_33;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:{27,34}, :478:38]</a>
<a name="548"><span class="lineNum">     548 </span>            :   wire              _GEN_35 = io_commit_meta_ssp == 4'h5;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:478:38]</a>
<a name="549"><span class="lineNum">     549 </span>            :   wire              _GEN_36 = io_commit_pop_valid &amp; (|_GEN_24) &amp; _GEN_35;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:{27,34}, :478:38]</a>
<a name="550"><span class="lineNum">     550 </span>            :   wire              _GEN_37 = io_commit_meta_ssp == 4'h6;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:478:38]</a>
<a name="551"><span class="lineNum">     551 </span>            :   wire              _GEN_38 = io_commit_pop_valid &amp; (|_GEN_24) &amp; _GEN_37;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:{27,34}, :478:38]</a>
<a name="552"><span class="lineNum">     552 </span>            :   wire              _GEN_39 = io_commit_meta_ssp == 4'h7;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:478:38]</a>
<a name="553"><span class="lineNum">     553 </span>            :   wire              _GEN_40 = io_commit_pop_valid &amp; (|_GEN_24) &amp; _GEN_39;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:{27,34}, :478:38]</a>
<a name="554"><span class="lineNum">     554 </span>            :   wire              _GEN_41 = io_commit_meta_ssp == 4'h8;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:478:38]</a>
<a name="555"><span class="lineNum">     555 </span>            :   wire              _GEN_42 = io_commit_pop_valid &amp; (|_GEN_24) &amp; _GEN_41;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:{27,34}, :478:38]</a>
<a name="556"><span class="lineNum">     556 </span>            :   wire              _GEN_43 = io_commit_meta_ssp == 4'h9;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:478:38]</a>
<a name="557"><span class="lineNum">     557 </span>            :   wire              _GEN_44 = io_commit_pop_valid &amp; (|_GEN_24) &amp; _GEN_43;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:{27,34}, :478:38]</a>
<a name="558"><span class="lineNum">     558 </span>            :   wire              _GEN_45 = io_commit_meta_ssp == 4'hA;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:478:38]</a>
<a name="559"><span class="lineNum">     559 </span>            :   wire              _GEN_46 = io_commit_pop_valid &amp; (|_GEN_24) &amp; _GEN_45;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:{27,34}, :478:38]</a>
<a name="560"><span class="lineNum">     560 </span>            :   wire              _GEN_47 = io_commit_meta_ssp == 4'hB;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:478:38]</a>
<a name="561"><span class="lineNum">     561 </span>            :   wire              _GEN_48 = io_commit_pop_valid &amp; (|_GEN_24) &amp; _GEN_47;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:{27,34}, :478:38]</a>
<a name="562"><span class="lineNum">     562 </span>            :   wire              _GEN_49 = io_commit_meta_ssp == 4'hC;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:478:38]</a>
<a name="563"><span class="lineNum">     563 </span>            :   wire              _GEN_50 = io_commit_pop_valid &amp; (|_GEN_24) &amp; _GEN_49;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:{27,34}, :478:38]</a>
<a name="564"><span class="lineNum">     564 </span>            :   wire              _GEN_51 = io_commit_meta_ssp == 4'hD;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:478:38]</a>
<a name="565"><span class="lineNum">     565 </span>            :   wire              _GEN_52 = io_commit_pop_valid &amp; (|_GEN_24) &amp; _GEN_51;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:{27,34}, :478:38]</a>
<a name="566"><span class="lineNum">     566 </span>            :   wire              _GEN_53 = io_commit_meta_ssp == 4'hE;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:478:38]</a>
<a name="567"><span class="lineNum">     567 </span>            :   wire              _GEN_54 = io_commit_pop_valid &amp; (|_GEN_24) &amp; _GEN_53;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:{27,34}, :478:38]</a>
<a name="568"><span class="lineNum">     568 </span>            :   wire              _GEN_55 = io_commit_pop_valid &amp; (|_GEN_24) &amp; (&amp;io_commit_meta_ssp);     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:{27,34}, :478:38]</a>
<a name="569"><span class="lineNum">     569 </span>            :   wire              _GEN_56 =</a>
<a name="570"><span class="lineNum">     570 </span>            :     _GEN_24 &lt; 8'h7 &amp; _GEN_3[nsp] == _GEN_0[io_commit_meta_TOSW_value];   // @[src/main/scala/xiangshan/frontend/newRAS.scala:138:22, :187:15, :189:15, :246:85, :477:27, :499:{27,36,57}]</a>
<a name="571"><span class="lineNum">     571 </span>            :   wire [3:0]        _nsp_T_2 = 4'(io_commit_meta_ssp + 4'h1);   // @[src/main/scala/xiangshan/frontend/newRAS.scala:205:33, :478:38]</a>
<a name="572"><span class="lineNum">     572 </span>            :   wire              _GEN_57 = _nsp_T_2 == 4'h0; // @[src/main/scala/xiangshan/frontend/newRAS.scala:138:22, :205:33, :504:50]</a>
<a name="573"><span class="lineNum">     573 </span>            :   wire              _GEN_58 = _nsp_T_2 == 4'h1; // @[src/main/scala/xiangshan/frontend/newRAS.scala:205:33, :478:38, :504:50]</a>
<a name="574"><span class="lineNum">     574 </span>            :   wire              _GEN_59 = _nsp_T_2 == 4'h2; // @[src/main/scala/xiangshan/frontend/newRAS.scala:205:33, :478:38, :504:50]</a>
<a name="575"><span class="lineNum">     575 </span>            :   wire              _GEN_60 = _nsp_T_2 == 4'h3; // @[src/main/scala/xiangshan/frontend/newRAS.scala:205:33, :478:38, :504:50]</a>
<a name="576"><span class="lineNum">     576 </span>            :   wire              _GEN_61 = _nsp_T_2 == 4'h4; // @[src/main/scala/xiangshan/frontend/newRAS.scala:205:33, :478:38, :504:50]</a>
<a name="577"><span class="lineNum">     577 </span>            :   wire              _GEN_62 = _nsp_T_2 == 4'h5; // @[src/main/scala/xiangshan/frontend/newRAS.scala:205:33, :478:38, :504:50]</a>
<a name="578"><span class="lineNum">     578 </span>            :   wire              _GEN_63 = _nsp_T_2 == 4'h6; // @[src/main/scala/xiangshan/frontend/newRAS.scala:205:33, :478:38, :504:50]</a>
<a name="579"><span class="lineNum">     579 </span>            :   wire              _GEN_64 = _nsp_T_2 == 4'h7; // @[src/main/scala/xiangshan/frontend/newRAS.scala:205:33, :478:38, :504:50]</a>
<a name="580"><span class="lineNum">     580 </span>            :   wire              _GEN_65 = _nsp_T_2 == 4'h8; // @[src/main/scala/xiangshan/frontend/newRAS.scala:205:33, :478:38, :504:50]</a>
<a name="581"><span class="lineNum">     581 </span>            :   wire              _GEN_66 = _nsp_T_2 == 4'h9; // @[src/main/scala/xiangshan/frontend/newRAS.scala:205:33, :478:38, :504:50]</a>
<a name="582"><span class="lineNum">     582 </span>            :   wire              _GEN_67 = _nsp_T_2 == 4'hA; // @[src/main/scala/xiangshan/frontend/newRAS.scala:205:33, :478:38, :504:50]</a>
<a name="583"><span class="lineNum">     583 </span>            :   wire              _GEN_68 = _nsp_T_2 == 4'hB; // @[src/main/scala/xiangshan/frontend/newRAS.scala:205:33, :478:38, :504:50]</a>
<a name="584"><span class="lineNum">     584 </span>            :   wire              _GEN_69 = _nsp_T_2 == 4'hC; // @[src/main/scala/xiangshan/frontend/newRAS.scala:205:33, :478:38, :504:50]</a>
<a name="585"><span class="lineNum">     585 </span>            :   wire              _GEN_70 = _nsp_T_2 == 4'hD; // @[src/main/scala/xiangshan/frontend/newRAS.scala:205:33, :478:38, :504:50]</a>
<a name="586"><span class="lineNum">     586 </span>            :   wire              _GEN_71 = _nsp_T_2 == 4'hE; // @[src/main/scala/xiangshan/frontend/newRAS.scala:205:33, :478:38, :504:50]</a>
<a name="587"><span class="lineNum">     587 </span>            :   wire [5:0]        _GEN_72 = {io_commit_meta_TOSW_flag, io_commit_meta_TOSW_value};    // @[utility/src/main/scala/utility/CircularQueuePtr.scala:39:46]</a>
<a name="588"><span class="lineNum">     588 </span>            :   wire [5:0]        _new_ptr_T_11 = 6'(_GEN_72 + 6'h1); // @[utility/src/main/scala/utility/CircularQueuePtr.scala:39:46]</a>
<a name="589"><span class="lineNum">     589 </span>            :   wire              _GEN_73 =</a>
<a name="590"><span class="lineNum">     590 </span>            :     io_commit_push_valid</a>
<a name="591"><span class="lineNum">     591 </span>            :     &amp; (~spec_overflowed | _new_ptr_T_11[5] ^ BOS_flag ^ _new_ptr_T_11[4:0] &gt; BOS_value); // @[src/main/scala/xiangshan/frontend/newRAS.scala:144:22, :146:34, :447:25, :490:33, :508:{13,30,80}, :509:13, utility/src/main/scala/utility/CircularQueuePtr.scala:39:{46,59}, :67:30, :68:19]</a>
<a name="592"><span class="lineNum">     592 </span>            :   wire [5:0]        _GEN_74 = {io_redirect_meta_TOSW_flag, io_redirect_meta_TOSW_value};        // @[utility/src/main/scala/utility/CircularQueuePtr.scala:39:46]</a>
<a name="593"><span class="lineNum">     593 </span>            :   wire              _GEN_75 =</a>
<a name="594"><span class="lineNum">     594 </span>            :     io_redirect_valid &amp; io_redirect_isCall &amp; 6'(_GEN_74 + 6'h1) == {BOS_flag, BOS_value};       // @[src/main/scala/xiangshan/frontend/newRAS.scala:144:22, :404:46, :405:13, :490:33, :517:30, :523:33, utility/src/main/scala/utility/CircularQueuePtr.scala:39:46, :61:{47,56}]</a>
<a name="595"><span class="lineNum">     595 </span>            :   wire [7:0]        _commit_stack_ctr_T_2 = 8'(_GEN_24 + 8'h1); // @[src/main/scala/xiangshan/frontend/newRAS.scala:477:27, :478:55, :500:55]</a>
<a name="596"><span class="lineNum">     596 </span>            :   wire [5:0]        _GEN_76 = 6'(_GEN_74 + 6'h1);       // @[utility/src/main/scala/utility/CircularQueuePtr.scala:39:46]</a>
<a name="597"><span class="lineNum">     597 </span><span class="lineCov">          1 :   wire              inflightValid_8 =</span></a>
<a name="598"><span class="lineNum">     598 </span>            :     _GEN_14</a>
<a name="599"><span class="lineNum">     599 </span>            :     &amp; (io_redirect_meta_NOS_flag ^ io_redirect_meta_TOSW_flag</a>
<a name="600"><span class="lineNum">     600 </span>            :        ^ io_redirect_meta_NOS_value &lt; io_redirect_meta_TOSW_value);  // @[src/main/scala/xiangshan/frontend/newRAS.scala:157:{13,41}, utility/src/main/scala/utility/CircularQueuePtr.scala:73:30, :74:19]</a>
<a name="601"><span class="lineNum">     601 </span>            :   wire              _GEN_77 =</a>
<a name="602"><span class="lineNum">     602 </span>            :     io_s3_missed_pop &amp; (differentFlag_10 ^ ~compare_10) &amp; (differentFlag_11 ^ compare_11);      // @[src/main/scala/xiangshan/frontend/newRAS.scala:157:13, :415:52, :416:14, :449:12, :455:31, utility/src/main/scala/utility/CircularQueuePtr.scala:72:35, :73:30, :74:19]</a>
<a name="603"><span class="lineNum">     603 </span><span class="lineCov">         42 :   wire              inflightValid_6 =</span></a>
<a name="604"><span class="lineNum">     604 </span>            :     _GEN_18</a>
<a name="605"><span class="lineNum">     605 </span>            :     &amp; (io_s3_meta_NOS_flag ^ io_s3_meta_TOSW_flag</a>
<a name="606"><span class="lineNum">     606 </span>            :        ^ io_s3_meta_NOS_value &lt; io_s3_meta_TOSW_value);      // @[src/main/scala/xiangshan/frontend/newRAS.scala:157:{13,41}, utility/src/main/scala/utility/CircularQueuePtr.scala:73:30, :74:19]</a>
<a name="607"><span class="lineNum">     607 </span>            :   wire [5:0]        _GEN_78 = 6'(_GEN_22 + 6'h1);       // @[utility/src/main/scala/utility/CircularQueuePtr.scala:39:46]</a>
<a name="608"><span class="lineNum">     608 </span>            :   wire              _GEN_79 = _s3_missPushEntry_ctr_T &amp; io_s3_meta_sctr != 3'h7;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:246:85, :367:52, :397:{42,57}]</a>
<a name="609"><span class="lineNum">     609 </span><span class="lineCov">         37 :   wire              inflightValid_4 =</span></a>
<a name="610"><span class="lineNum">     610 </span>            :     _GEN_16 &amp; (topNos_flag ^ TOSW_flag ^ topNos_value &lt; TOSW_value);     // @[src/main/scala/xiangshan/frontend/newRAS.scala:143:23, :157:{13,41}, :170:33, :171:15, :173:15, utility/src/main/scala/utility/CircularQueuePtr.scala:73:30, :74:19]</a>
<a name="611"><span class="lineNum">     611 </span>            :   wire [5:0]        _GEN_80 = 6'(_GEN_19 + 6'h1);       // @[utility/src/main/scala/utility/CircularQueuePtr.scala:39:46]</a>
<a name="612"><span class="lineNum">     612 </span>            :   wire [5:0]        _BOS_new_ptr_T_16 = 6'(_GEN_20 + 6'h1);     // @[utility/src/main/scala/utility/CircularQueuePtr.scala:39:46]</a>
<a name="613"><span class="lineNum">     613 </span>            :   wire [5:0]        _BOS_new_ptr_T_11 = 6'(_GEN_72 + 6'h1);     // @[utility/src/main/scala/utility/CircularQueuePtr.scala:39:46]</a>
<a name="614"><span class="lineNum">     614 </span>            :   wire [5:0]        _BOS_new_ptr_T_6 = 6'(_GEN_20 + 6'h1);      // @[utility/src/main/scala/utility/CircularQueuePtr.scala:39:46]</a>
<a name="615"><span class="lineNum">     615 </span>            :   wire [5:0]        _BOS_new_ptr_T_1 = 6'(_GEN_20 + 6'h1);      // @[utility/src/main/scala/utility/CircularQueuePtr.scala:39:46]</a>
<a name="616"><span class="lineNum">     616 </span><span class="lineCov">       4730 :   always @(posedge clock or posedge reset) begin        // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9]</span></a>
<a name="617"><span class="lineNum">     617 </span><span class="lineCov">         68 :     if (reset) begin    // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9]</span></a>
<a name="618"><span class="lineNum">     618 </span><span class="lineCov">         34 :       commit_stack_0_retAddr &lt;= 41'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="619"><span class="lineNum">     619 </span><span class="lineCov">         34 :       commit_stack_0_ctr &lt;= 8'h0;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="620"><span class="lineNum">     620 </span><span class="lineCov">         34 :       commit_stack_1_retAddr &lt;= 41'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="621"><span class="lineNum">     621 </span><span class="lineCov">         34 :       commit_stack_1_ctr &lt;= 8'h0;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="622"><span class="lineNum">     622 </span><span class="lineCov">         34 :       commit_stack_2_retAddr &lt;= 41'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="623"><span class="lineNum">     623 </span><span class="lineCov">         34 :       commit_stack_2_ctr &lt;= 8'h0;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="624"><span class="lineNum">     624 </span><span class="lineCov">         34 :       commit_stack_3_retAddr &lt;= 41'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="625"><span class="lineNum">     625 </span><span class="lineCov">         34 :       commit_stack_3_ctr &lt;= 8'h0;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="626"><span class="lineNum">     626 </span><span class="lineCov">         34 :       commit_stack_4_retAddr &lt;= 41'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="627"><span class="lineNum">     627 </span><span class="lineCov">         34 :       commit_stack_4_ctr &lt;= 8'h0;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="628"><span class="lineNum">     628 </span><span class="lineCov">         34 :       commit_stack_5_retAddr &lt;= 41'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="629"><span class="lineNum">     629 </span><span class="lineCov">         34 :       commit_stack_5_ctr &lt;= 8'h0;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="630"><span class="lineNum">     630 </span><span class="lineCov">         34 :       commit_stack_6_retAddr &lt;= 41'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="631"><span class="lineNum">     631 </span><span class="lineCov">         34 :       commit_stack_6_ctr &lt;= 8'h0;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="632"><span class="lineNum">     632 </span><span class="lineCov">         34 :       commit_stack_7_retAddr &lt;= 41'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="633"><span class="lineNum">     633 </span><span class="lineCov">         34 :       commit_stack_7_ctr &lt;= 8'h0;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="634"><span class="lineNum">     634 </span><span class="lineCov">         34 :       commit_stack_8_retAddr &lt;= 41'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="635"><span class="lineNum">     635 </span><span class="lineCov">         34 :       commit_stack_8_ctr &lt;= 8'h0;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="636"><span class="lineNum">     636 </span><span class="lineCov">         34 :       commit_stack_9_retAddr &lt;= 41'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="637"><span class="lineNum">     637 </span><span class="lineCov">         34 :       commit_stack_9_ctr &lt;= 8'h0;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="638"><span class="lineNum">     638 </span><span class="lineCov">         34 :       commit_stack_10_retAddr &lt;= 41'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="639"><span class="lineNum">     639 </span><span class="lineCov">         34 :       commit_stack_10_ctr &lt;= 8'h0;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="640"><span class="lineNum">     640 </span><span class="lineCov">         34 :       commit_stack_11_retAddr &lt;= 41'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="641"><span class="lineNum">     641 </span><span class="lineCov">         34 :       commit_stack_11_ctr &lt;= 8'h0;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="642"><span class="lineNum">     642 </span><span class="lineCov">         34 :       commit_stack_12_retAddr &lt;= 41'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="643"><span class="lineNum">     643 </span><span class="lineCov">         34 :       commit_stack_12_ctr &lt;= 8'h0;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="644"><span class="lineNum">     644 </span><span class="lineCov">         34 :       commit_stack_13_retAddr &lt;= 41'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="645"><span class="lineNum">     645 </span><span class="lineCov">         34 :       commit_stack_13_ctr &lt;= 8'h0;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="646"><span class="lineNum">     646 </span><span class="lineCov">         34 :       commit_stack_14_retAddr &lt;= 41'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="647"><span class="lineNum">     647 </span><span class="lineCov">         34 :       commit_stack_14_ctr &lt;= 8'h0;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="648"><span class="lineNum">     648 </span><span class="lineCov">         34 :       commit_stack_15_retAddr &lt;= 41'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="649"><span class="lineNum">     649 </span><span class="lineCov">         34 :       commit_stack_15_ctr &lt;= 8'h0;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="650"><span class="lineNum">     650 </span><span class="lineCov">         34 :       spec_queue_0_retAddr &lt;= 41'h0; // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="651"><span class="lineNum">     651 </span><span class="lineCov">         34 :       spec_queue_0_ctr &lt;= 8'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="652"><span class="lineNum">     652 </span><span class="lineCov">         34 :       spec_queue_1_retAddr &lt;= 41'h0; // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="653"><span class="lineNum">     653 </span><span class="lineCov">         34 :       spec_queue_1_ctr &lt;= 8'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="654"><span class="lineNum">     654 </span><span class="lineCov">         34 :       spec_queue_2_retAddr &lt;= 41'h0; // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="655"><span class="lineNum">     655 </span><span class="lineCov">         34 :       spec_queue_2_ctr &lt;= 8'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="656"><span class="lineNum">     656 </span><span class="lineCov">         34 :       spec_queue_3_retAddr &lt;= 41'h0; // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="657"><span class="lineNum">     657 </span><span class="lineCov">         34 :       spec_queue_3_ctr &lt;= 8'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="658"><span class="lineNum">     658 </span><span class="lineCov">         34 :       spec_queue_4_retAddr &lt;= 41'h0; // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="659"><span class="lineNum">     659 </span><span class="lineCov">         34 :       spec_queue_4_ctr &lt;= 8'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="660"><span class="lineNum">     660 </span><span class="lineCov">         34 :       spec_queue_5_retAddr &lt;= 41'h0; // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="661"><span class="lineNum">     661 </span><span class="lineCov">         34 :       spec_queue_5_ctr &lt;= 8'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="662"><span class="lineNum">     662 </span><span class="lineCov">         34 :       spec_queue_6_retAddr &lt;= 41'h0; // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="663"><span class="lineNum">     663 </span><span class="lineCov">         34 :       spec_queue_6_ctr &lt;= 8'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="664"><span class="lineNum">     664 </span><span class="lineCov">         34 :       spec_queue_7_retAddr &lt;= 41'h0; // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="665"><span class="lineNum">     665 </span><span class="lineCov">         34 :       spec_queue_7_ctr &lt;= 8'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="666"><span class="lineNum">     666 </span><span class="lineCov">         34 :       spec_queue_8_retAddr &lt;= 41'h0; // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="667"><span class="lineNum">     667 </span><span class="lineCov">         34 :       spec_queue_8_ctr &lt;= 8'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="668"><span class="lineNum">     668 </span><span class="lineCov">         34 :       spec_queue_9_retAddr &lt;= 41'h0; // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="669"><span class="lineNum">     669 </span><span class="lineCov">         34 :       spec_queue_9_ctr &lt;= 8'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="670"><span class="lineNum">     670 </span><span class="lineCov">         34 :       spec_queue_10_retAddr &lt;= 41'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="671"><span class="lineNum">     671 </span><span class="lineCov">         34 :       spec_queue_10_ctr &lt;= 8'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="672"><span class="lineNum">     672 </span><span class="lineCov">         34 :       spec_queue_11_retAddr &lt;= 41'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="673"><span class="lineNum">     673 </span><span class="lineCov">         34 :       spec_queue_11_ctr &lt;= 8'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="674"><span class="lineNum">     674 </span><span class="lineCov">         34 :       spec_queue_12_retAddr &lt;= 41'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="675"><span class="lineNum">     675 </span><span class="lineCov">         34 :       spec_queue_12_ctr &lt;= 8'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="676"><span class="lineNum">     676 </span><span class="lineCov">         34 :       spec_queue_13_retAddr &lt;= 41'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="677"><span class="lineNum">     677 </span><span class="lineCov">         34 :       spec_queue_13_ctr &lt;= 8'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="678"><span class="lineNum">     678 </span><span class="lineCov">         34 :       spec_queue_14_retAddr &lt;= 41'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="679"><span class="lineNum">     679 </span><span class="lineCov">         34 :       spec_queue_14_ctr &lt;= 8'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="680"><span class="lineNum">     680 </span><span class="lineCov">         34 :       spec_queue_15_retAddr &lt;= 41'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="681"><span class="lineNum">     681 </span><span class="lineCov">         34 :       spec_queue_15_ctr &lt;= 8'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="682"><span class="lineNum">     682 </span><span class="lineCov">         34 :       spec_queue_16_retAddr &lt;= 41'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="683"><span class="lineNum">     683 </span><span class="lineCov">         34 :       spec_queue_16_ctr &lt;= 8'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="684"><span class="lineNum">     684 </span><span class="lineCov">         34 :       spec_queue_17_retAddr &lt;= 41'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="685"><span class="lineNum">     685 </span><span class="lineCov">         34 :       spec_queue_17_ctr &lt;= 8'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="686"><span class="lineNum">     686 </span><span class="lineCov">         34 :       spec_queue_18_retAddr &lt;= 41'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="687"><span class="lineNum">     687 </span><span class="lineCov">         34 :       spec_queue_18_ctr &lt;= 8'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="688"><span class="lineNum">     688 </span><span class="lineCov">         34 :       spec_queue_19_retAddr &lt;= 41'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="689"><span class="lineNum">     689 </span><span class="lineCov">         34 :       spec_queue_19_ctr &lt;= 8'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="690"><span class="lineNum">     690 </span><span class="lineCov">         34 :       spec_queue_20_retAddr &lt;= 41'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="691"><span class="lineNum">     691 </span><span class="lineCov">         34 :       spec_queue_20_ctr &lt;= 8'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="692"><span class="lineNum">     692 </span><span class="lineCov">         34 :       spec_queue_21_retAddr &lt;= 41'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="693"><span class="lineNum">     693 </span><span class="lineCov">         34 :       spec_queue_21_ctr &lt;= 8'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="694"><span class="lineNum">     694 </span><span class="lineCov">         34 :       spec_queue_22_retAddr &lt;= 41'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="695"><span class="lineNum">     695 </span><span class="lineCov">         34 :       spec_queue_22_ctr &lt;= 8'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="696"><span class="lineNum">     696 </span><span class="lineCov">         34 :       spec_queue_23_retAddr &lt;= 41'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="697"><span class="lineNum">     697 </span><span class="lineCov">         34 :       spec_queue_23_ctr &lt;= 8'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="698"><span class="lineNum">     698 </span><span class="lineCov">         34 :       spec_queue_24_retAddr &lt;= 41'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="699"><span class="lineNum">     699 </span><span class="lineCov">         34 :       spec_queue_24_ctr &lt;= 8'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="700"><span class="lineNum">     700 </span><span class="lineCov">         34 :       spec_queue_25_retAddr &lt;= 41'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="701"><span class="lineNum">     701 </span><span class="lineCov">         34 :       spec_queue_25_ctr &lt;= 8'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="702"><span class="lineNum">     702 </span><span class="lineCov">         34 :       spec_queue_26_retAddr &lt;= 41'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="703"><span class="lineNum">     703 </span><span class="lineCov">         34 :       spec_queue_26_ctr &lt;= 8'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="704"><span class="lineNum">     704 </span><span class="lineCov">         34 :       spec_queue_27_retAddr &lt;= 41'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="705"><span class="lineNum">     705 </span><span class="lineCov">         34 :       spec_queue_27_ctr &lt;= 8'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="706"><span class="lineNum">     706 </span><span class="lineCov">         34 :       spec_queue_28_retAddr &lt;= 41'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="707"><span class="lineNum">     707 </span><span class="lineCov">         34 :       spec_queue_28_ctr &lt;= 8'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="708"><span class="lineNum">     708 </span><span class="lineCov">         34 :       spec_queue_29_retAddr &lt;= 41'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="709"><span class="lineNum">     709 </span><span class="lineCov">         34 :       spec_queue_29_ctr &lt;= 8'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="710"><span class="lineNum">     710 </span><span class="lineCov">         34 :       spec_queue_30_retAddr &lt;= 41'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="711"><span class="lineNum">     711 </span><span class="lineCov">         34 :       spec_queue_30_ctr &lt;= 8'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="712"><span class="lineNum">     712 </span><span class="lineCov">         34 :       spec_queue_31_retAddr &lt;= 41'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="713"><span class="lineNum">     713 </span><span class="lineCov">         34 :       spec_queue_31_ctr &lt;= 8'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="714"><span class="lineNum">     714 </span><span class="lineCov">         34 :       spec_nos_0_flag &lt;= 1'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="715"><span class="lineNum">     715 </span><span class="lineCov">         34 :       spec_nos_0_value &lt;= 5'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="716"><span class="lineNum">     716 </span><span class="lineCov">         34 :       spec_nos_1_flag &lt;= 1'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="717"><span class="lineNum">     717 </span><span class="lineCov">         34 :       spec_nos_1_value &lt;= 5'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="718"><span class="lineNum">     718 </span><span class="lineCov">         34 :       spec_nos_2_flag &lt;= 1'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="719"><span class="lineNum">     719 </span><span class="lineCov">         34 :       spec_nos_2_value &lt;= 5'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="720"><span class="lineNum">     720 </span><span class="lineCov">         34 :       spec_nos_3_flag &lt;= 1'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="721"><span class="lineNum">     721 </span><span class="lineCov">         34 :       spec_nos_3_value &lt;= 5'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="722"><span class="lineNum">     722 </span><span class="lineCov">         34 :       spec_nos_4_flag &lt;= 1'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="723"><span class="lineNum">     723 </span><span class="lineCov">         34 :       spec_nos_4_value &lt;= 5'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="724"><span class="lineNum">     724 </span><span class="lineCov">         34 :       spec_nos_5_flag &lt;= 1'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="725"><span class="lineNum">     725 </span><span class="lineCov">         34 :       spec_nos_5_value &lt;= 5'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="726"><span class="lineNum">     726 </span><span class="lineCov">         34 :       spec_nos_6_flag &lt;= 1'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="727"><span class="lineNum">     727 </span><span class="lineCov">         34 :       spec_nos_6_value &lt;= 5'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="728"><span class="lineNum">     728 </span><span class="lineCov">         34 :       spec_nos_7_flag &lt;= 1'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="729"><span class="lineNum">     729 </span><span class="lineCov">         34 :       spec_nos_7_value &lt;= 5'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="730"><span class="lineNum">     730 </span><span class="lineCov">         34 :       spec_nos_8_flag &lt;= 1'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="731"><span class="lineNum">     731 </span><span class="lineCov">         34 :       spec_nos_8_value &lt;= 5'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="732"><span class="lineNum">     732 </span><span class="lineCov">         34 :       spec_nos_9_flag &lt;= 1'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="733"><span class="lineNum">     733 </span><span class="lineCov">         34 :       spec_nos_9_value &lt;= 5'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="734"><span class="lineNum">     734 </span><span class="lineCov">         34 :       spec_nos_10_flag &lt;= 1'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="735"><span class="lineNum">     735 </span><span class="lineCov">         34 :       spec_nos_10_value &lt;= 5'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="736"><span class="lineNum">     736 </span><span class="lineCov">         34 :       spec_nos_11_flag &lt;= 1'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="737"><span class="lineNum">     737 </span><span class="lineCov">         34 :       spec_nos_11_value &lt;= 5'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="738"><span class="lineNum">     738 </span><span class="lineCov">         34 :       spec_nos_12_flag &lt;= 1'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="739"><span class="lineNum">     739 </span><span class="lineCov">         34 :       spec_nos_12_value &lt;= 5'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="740"><span class="lineNum">     740 </span><span class="lineCov">         34 :       spec_nos_13_flag &lt;= 1'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="741"><span class="lineNum">     741 </span><span class="lineCov">         34 :       spec_nos_13_value &lt;= 5'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="742"><span class="lineNum">     742 </span><span class="lineCov">         34 :       spec_nos_14_flag &lt;= 1'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="743"><span class="lineNum">     743 </span><span class="lineCov">         34 :       spec_nos_14_value &lt;= 5'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="744"><span class="lineNum">     744 </span><span class="lineCov">         34 :       spec_nos_15_flag &lt;= 1'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="745"><span class="lineNum">     745 </span><span class="lineCov">         34 :       spec_nos_15_value &lt;= 5'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="746"><span class="lineNum">     746 </span><span class="lineCov">         34 :       spec_nos_16_flag &lt;= 1'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="747"><span class="lineNum">     747 </span><span class="lineCov">         34 :       spec_nos_16_value &lt;= 5'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="748"><span class="lineNum">     748 </span><span class="lineCov">         34 :       spec_nos_17_flag &lt;= 1'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="749"><span class="lineNum">     749 </span><span class="lineCov">         34 :       spec_nos_17_value &lt;= 5'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="750"><span class="lineNum">     750 </span><span class="lineCov">         34 :       spec_nos_18_flag &lt;= 1'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="751"><span class="lineNum">     751 </span><span class="lineCov">         34 :       spec_nos_18_value &lt;= 5'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="752"><span class="lineNum">     752 </span><span class="lineCov">         34 :       spec_nos_19_flag &lt;= 1'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="753"><span class="lineNum">     753 </span><span class="lineCov">         34 :       spec_nos_19_value &lt;= 5'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="754"><span class="lineNum">     754 </span><span class="lineCov">         34 :       spec_nos_20_flag &lt;= 1'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="755"><span class="lineNum">     755 </span><span class="lineCov">         34 :       spec_nos_20_value &lt;= 5'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="756"><span class="lineNum">     756 </span><span class="lineCov">         34 :       spec_nos_21_flag &lt;= 1'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="757"><span class="lineNum">     757 </span><span class="lineCov">         34 :       spec_nos_21_value &lt;= 5'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="758"><span class="lineNum">     758 </span><span class="lineCov">         34 :       spec_nos_22_flag &lt;= 1'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="759"><span class="lineNum">     759 </span><span class="lineCov">         34 :       spec_nos_22_value &lt;= 5'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="760"><span class="lineNum">     760 </span><span class="lineCov">         34 :       spec_nos_23_flag &lt;= 1'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="761"><span class="lineNum">     761 </span><span class="lineCov">         34 :       spec_nos_23_value &lt;= 5'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="762"><span class="lineNum">     762 </span><span class="lineCov">         34 :       spec_nos_24_flag &lt;= 1'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="763"><span class="lineNum">     763 </span><span class="lineCov">         34 :       spec_nos_24_value &lt;= 5'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="764"><span class="lineNum">     764 </span><span class="lineCov">         34 :       spec_nos_25_flag &lt;= 1'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="765"><span class="lineNum">     765 </span><span class="lineCov">         34 :       spec_nos_25_value &lt;= 5'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="766"><span class="lineNum">     766 </span><span class="lineCov">         34 :       spec_nos_26_flag &lt;= 1'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="767"><span class="lineNum">     767 </span><span class="lineCov">         34 :       spec_nos_26_value &lt;= 5'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="768"><span class="lineNum">     768 </span><span class="lineCov">         34 :       spec_nos_27_flag &lt;= 1'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="769"><span class="lineNum">     769 </span><span class="lineCov">         34 :       spec_nos_27_value &lt;= 5'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="770"><span class="lineNum">     770 </span><span class="lineCov">         34 :       spec_nos_28_flag &lt;= 1'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="771"><span class="lineNum">     771 </span><span class="lineCov">         34 :       spec_nos_28_value &lt;= 5'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="772"><span class="lineNum">     772 </span><span class="lineCov">         34 :       spec_nos_29_flag &lt;= 1'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="773"><span class="lineNum">     773 </span><span class="lineCov">         34 :       spec_nos_29_value &lt;= 5'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="774"><span class="lineNum">     774 </span><span class="lineCov">         34 :       spec_nos_30_flag &lt;= 1'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="775"><span class="lineNum">     775 </span><span class="lineCov">         34 :       spec_nos_30_value &lt;= 5'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="776"><span class="lineNum">     776 </span><span class="lineCov">         34 :       spec_nos_31_flag &lt;= 1'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="777"><span class="lineNum">     777 </span><span class="lineCov">         34 :       spec_nos_31_value &lt;= 5'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="778"><span class="lineNum">     778 </span><span class="lineCov">         34 :       nsp &lt;= 4'h0;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:138:22]</span></a>
<a name="779"><span class="lineNum">     779 </span><span class="lineCov">         34 :       ssp &lt;= 4'h0;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:138:22, :139:22]</span></a>
<a name="780"><span class="lineNum">     780 </span><span class="lineCov">         34 :       sctr &lt;= 3'h0;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:141:23]</span></a>
<a name="781"><span class="lineNum">     781 </span><span class="lineCov">         34 :       TOSR_flag &lt;= 1'h1;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:40:14, :142:23]</span></a>
<a name="782"><span class="lineNum">     782 </span><span class="lineCov">         34 :       TOSR_value &lt;= 5'h1F;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:41:15, :142:23]</span></a>
<a name="783"><span class="lineNum">     783 </span><span class="lineCov">         34 :       TOSW_flag &lt;= 1'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :143:23]</span></a>
<a name="784"><span class="lineNum">     784 </span><span class="lineCov">         34 :       TOSW_value &lt;= 5'h0;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:143:23, :260:41]</span></a>
<a name="785"><span class="lineNum">     785 </span><span class="lineCov">         34 :       BOS_flag &lt;= 1'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :144:22]</span></a>
<a name="786"><span class="lineNum">     786 </span><span class="lineCov">         34 :       BOS_value &lt;= 5'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:144:22, :260:41]</span></a>
<a name="787"><span class="lineNum">     787 </span><span class="lineCov">         34 :       spec_overflowed &lt;= 1'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :146:34]</span></a>
<a name="788"><span class="lineNum">     788 </span><span class="lineCov">         34 :       writeBypassValid &lt;= 1'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :151:35]</span></a>
<a name="789"><span class="lineNum">     789 </span><span class="lineCov">         34 :       timingTop_retAddr &lt;= 41'h0;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:259:{28,41}]</span></a>
<a name="790"><span class="lineNum">     790 </span>            :     end</a>
<a name="791"><span class="lineNum">     791 </span><span class="lineCov">       2331 :     else begin  // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9]</span></a>
<a name="792"><span class="lineNum">     792 </span><span class="lineCov">          4 :       if (~io_commit_push_valid | _GEN_56 | ~_GEN_57) begin     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :490:33, :499:{36,79}, :504:50]</span></a>
<a name="793"><span class="lineNum">     793 </span>            :       end</a>
<a name="794"><span class="lineNum">     794 </span>            :       else      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :490:33, :499:79]</a>
<a name="795"><span class="lineNum">     795 </span><span class="lineCov">          4 :         commit_stack_0_retAddr &lt;= _GEN_0[io_commit_meta_TOSW_value]; // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :187:15, :499:57]</span></a>
<a name="796"><span class="lineNum">     796 </span><span class="lineCov">        146 :       if (io_commit_push_valid) begin   // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="797"><span class="lineNum">     797 </span><span class="lineCov">          2 :         if (_GEN_56) begin      // @[src/main/scala/xiangshan/frontend/newRAS.scala:499:36]</span></a>
<a name="798"><span class="lineNum">     798 </span><span class="lineNoCov">          0 :           if (_GEN_25)  // @[src/main/scala/xiangshan/frontend/newRAS.scala:478:38]</span></a>
<a name="799"><span class="lineNum">     799 </span><span class="lineNoCov">          0 :             commit_stack_0_ctr &lt;= _commit_stack_ctr_T_2;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :500:55]</span></a>
<a name="800"><span class="lineNum">     800 </span><span class="lineNoCov">          0 :           else if (_GEN_26)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:34, :478:38]</span></a>
<a name="801"><span class="lineNum">     801 </span><span class="lineNoCov">          0 :             commit_stack_0_ctr &lt;= _commit_stack_ctr_T;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :478:55]</span></a>
<a name="802"><span class="lineNum">     802 </span><span class="lineCov">          2 :           if (_GEN_27)  // @[src/main/scala/xiangshan/frontend/newRAS.scala:478:38]</span></a>
<a name="803"><span class="lineNum">     803 </span><span class="lineCov">          1 :             commit_stack_1_ctr &lt;= _commit_stack_ctr_T_2;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :500:55]</span></a>
<a name="804"><span class="lineNum">     804 </span><span class="lineNoCov">          0 :           else if (_GEN_28)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:34, :478:38]</span></a>
<a name="805"><span class="lineNum">     805 </span><span class="lineNoCov">          0 :             commit_stack_1_ctr &lt;= _commit_stack_ctr_T;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :478:55]</span></a>
<a name="806"><span class="lineNum">     806 </span><span class="lineNoCov">          0 :           if (_GEN_29)  // @[src/main/scala/xiangshan/frontend/newRAS.scala:478:38]</span></a>
<a name="807"><span class="lineNum">     807 </span><span class="lineNoCov">          0 :             commit_stack_2_ctr &lt;= _commit_stack_ctr_T_2;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :500:55]</span></a>
<a name="808"><span class="lineNum">     808 </span><span class="lineNoCov">          0 :           else if (_GEN_30)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:34, :478:38]</span></a>
<a name="809"><span class="lineNum">     809 </span><span class="lineNoCov">          0 :             commit_stack_2_ctr &lt;= _commit_stack_ctr_T;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :478:55]</span></a>
<a name="810"><span class="lineNum">     810 </span><span class="lineNoCov">          0 :           if (_GEN_31)  // @[src/main/scala/xiangshan/frontend/newRAS.scala:478:38]</span></a>
<a name="811"><span class="lineNum">     811 </span><span class="lineNoCov">          0 :             commit_stack_3_ctr &lt;= _commit_stack_ctr_T_2;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :500:55]</span></a>
<a name="812"><span class="lineNum">     812 </span><span class="lineNoCov">          0 :           else if (_GEN_32)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:34, :478:38]</span></a>
<a name="813"><span class="lineNum">     813 </span><span class="lineNoCov">          0 :             commit_stack_3_ctr &lt;= _commit_stack_ctr_T;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :478:55]</span></a>
<a name="814"><span class="lineNum">     814 </span><span class="lineNoCov">          0 :           if (_GEN_33)  // @[src/main/scala/xiangshan/frontend/newRAS.scala:478:38]</span></a>
<a name="815"><span class="lineNum">     815 </span><span class="lineNoCov">          0 :             commit_stack_4_ctr &lt;= _commit_stack_ctr_T_2;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :500:55]</span></a>
<a name="816"><span class="lineNum">     816 </span><span class="lineNoCov">          0 :           else if (_GEN_34)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:34, :478:38]</span></a>
<a name="817"><span class="lineNum">     817 </span><span class="lineNoCov">          0 :             commit_stack_4_ctr &lt;= _commit_stack_ctr_T;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :478:55]</span></a>
<a name="818"><span class="lineNum">     818 </span><span class="lineNoCov">          0 :           if (_GEN_35)  // @[src/main/scala/xiangshan/frontend/newRAS.scala:478:38]</span></a>
<a name="819"><span class="lineNum">     819 </span><span class="lineNoCov">          0 :             commit_stack_5_ctr &lt;= _commit_stack_ctr_T_2;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :500:55]</span></a>
<a name="820"><span class="lineNum">     820 </span><span class="lineNoCov">          0 :           else if (_GEN_36)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:34, :478:38]</span></a>
<a name="821"><span class="lineNum">     821 </span><span class="lineNoCov">          0 :             commit_stack_5_ctr &lt;= _commit_stack_ctr_T;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :478:55]</span></a>
<a name="822"><span class="lineNum">     822 </span><span class="lineNoCov">          0 :           if (_GEN_37)  // @[src/main/scala/xiangshan/frontend/newRAS.scala:478:38]</span></a>
<a name="823"><span class="lineNum">     823 </span><span class="lineNoCov">          0 :             commit_stack_6_ctr &lt;= _commit_stack_ctr_T_2;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :500:55]</span></a>
<a name="824"><span class="lineNum">     824 </span><span class="lineNoCov">          0 :           else if (_GEN_38)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:34, :478:38]</span></a>
<a name="825"><span class="lineNum">     825 </span><span class="lineNoCov">          0 :             commit_stack_6_ctr &lt;= _commit_stack_ctr_T;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :478:55]</span></a>
<a name="826"><span class="lineNum">     826 </span><span class="lineNoCov">          0 :           if (_GEN_39)  // @[src/main/scala/xiangshan/frontend/newRAS.scala:478:38]</span></a>
<a name="827"><span class="lineNum">     827 </span><span class="lineNoCov">          0 :             commit_stack_7_ctr &lt;= _commit_stack_ctr_T_2;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :500:55]</span></a>
<a name="828"><span class="lineNum">     828 </span><span class="lineNoCov">          0 :           else if (_GEN_40)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:34, :478:38]</span></a>
<a name="829"><span class="lineNum">     829 </span><span class="lineNoCov">          0 :             commit_stack_7_ctr &lt;= _commit_stack_ctr_T;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :478:55]</span></a>
<a name="830"><span class="lineNum">     830 </span><span class="lineNoCov">          0 :           if (_GEN_41)  // @[src/main/scala/xiangshan/frontend/newRAS.scala:478:38]</span></a>
<a name="831"><span class="lineNum">     831 </span><span class="lineNoCov">          0 :             commit_stack_8_ctr &lt;= _commit_stack_ctr_T_2;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :500:55]</span></a>
<a name="832"><span class="lineNum">     832 </span><span class="lineNoCov">          0 :           else if (_GEN_42)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:34, :478:38]</span></a>
<a name="833"><span class="lineNum">     833 </span><span class="lineNoCov">          0 :             commit_stack_8_ctr &lt;= _commit_stack_ctr_T;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :478:55]</span></a>
<a name="834"><span class="lineNum">     834 </span><span class="lineNoCov">          0 :           if (_GEN_43)  // @[src/main/scala/xiangshan/frontend/newRAS.scala:478:38]</span></a>
<a name="835"><span class="lineNum">     835 </span><span class="lineNoCov">          0 :             commit_stack_9_ctr &lt;= _commit_stack_ctr_T_2;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :500:55]</span></a>
<a name="836"><span class="lineNum">     836 </span><span class="lineNoCov">          0 :           else if (_GEN_44)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:34, :478:38]</span></a>
<a name="837"><span class="lineNum">     837 </span><span class="lineNoCov">          0 :             commit_stack_9_ctr &lt;= _commit_stack_ctr_T;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :478:55]</span></a>
<a name="838"><span class="lineNum">     838 </span><span class="lineNoCov">          0 :           if (_GEN_45)  // @[src/main/scala/xiangshan/frontend/newRAS.scala:478:38]</span></a>
<a name="839"><span class="lineNum">     839 </span><span class="lineNoCov">          0 :             commit_stack_10_ctr &lt;= _commit_stack_ctr_T_2;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :500:55]</span></a>
<a name="840"><span class="lineNum">     840 </span><span class="lineNoCov">          0 :           else if (_GEN_46)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:34, :478:38]</span></a>
<a name="841"><span class="lineNum">     841 </span><span class="lineNoCov">          0 :             commit_stack_10_ctr &lt;= _commit_stack_ctr_T;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :478:55]</span></a>
<a name="842"><span class="lineNum">     842 </span><span class="lineNoCov">          0 :           if (_GEN_47)  // @[src/main/scala/xiangshan/frontend/newRAS.scala:478:38]</span></a>
<a name="843"><span class="lineNum">     843 </span><span class="lineNoCov">          0 :             commit_stack_11_ctr &lt;= _commit_stack_ctr_T_2;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :500:55]</span></a>
<a name="844"><span class="lineNum">     844 </span><span class="lineNoCov">          0 :           else if (_GEN_48)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:34, :478:38]</span></a>
<a name="845"><span class="lineNum">     845 </span><span class="lineNoCov">          0 :             commit_stack_11_ctr &lt;= _commit_stack_ctr_T;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :478:55]</span></a>
<a name="846"><span class="lineNum">     846 </span><span class="lineNoCov">          0 :           if (_GEN_49)  // @[src/main/scala/xiangshan/frontend/newRAS.scala:478:38]</span></a>
<a name="847"><span class="lineNum">     847 </span><span class="lineNoCov">          0 :             commit_stack_12_ctr &lt;= _commit_stack_ctr_T_2;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :500:55]</span></a>
<a name="848"><span class="lineNum">     848 </span><span class="lineNoCov">          0 :           else if (_GEN_50)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:34, :478:38]</span></a>
<a name="849"><span class="lineNum">     849 </span><span class="lineNoCov">          0 :             commit_stack_12_ctr &lt;= _commit_stack_ctr_T;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :478:55]</span></a>
<a name="850"><span class="lineNum">     850 </span><span class="lineNoCov">          0 :           if (_GEN_51)  // @[src/main/scala/xiangshan/frontend/newRAS.scala:478:38]</span></a>
<a name="851"><span class="lineNum">     851 </span><span class="lineNoCov">          0 :             commit_stack_13_ctr &lt;= _commit_stack_ctr_T_2;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :500:55]</span></a>
<a name="852"><span class="lineNum">     852 </span><span class="lineNoCov">          0 :           else if (_GEN_52)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:34, :478:38]</span></a>
<a name="853"><span class="lineNum">     853 </span><span class="lineNoCov">          0 :             commit_stack_13_ctr &lt;= _commit_stack_ctr_T;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :478:55]</span></a>
<a name="854"><span class="lineNum">     854 </span><span class="lineNoCov">          0 :           if (_GEN_53)  // @[src/main/scala/xiangshan/frontend/newRAS.scala:478:38]</span></a>
<a name="855"><span class="lineNum">     855 </span><span class="lineNoCov">          0 :             commit_stack_14_ctr &lt;= _commit_stack_ctr_T_2;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :500:55]</span></a>
<a name="856"><span class="lineNum">     856 </span><span class="lineNoCov">          0 :           else if (_GEN_54)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:34, :478:38]</span></a>
<a name="857"><span class="lineNum">     857 </span><span class="lineNoCov">          0 :             commit_stack_14_ctr &lt;= _commit_stack_ctr_T;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :478:55]</span></a>
<a name="858"><span class="lineNum">     858 </span><span class="lineNoCov">          0 :           if (&amp;io_commit_meta_ssp)  // @[src/main/scala/xiangshan/frontend/newRAS.scala:478:38]</span></a>
<a name="859"><span class="lineNum">     859 </span><span class="lineNoCov">          0 :             commit_stack_15_ctr &lt;= _commit_stack_ctr_T_2;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :500:55]</span></a>
<a name="860"><span class="lineNum">     860 </span><span class="lineNoCov">          0 :           else if (_GEN_55)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:34, :478:38]</span></a>
<a name="861"><span class="lineNum">     861 </span><span class="lineNoCov">          0 :             commit_stack_15_ctr &lt;= _commit_stack_ctr_T;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :478:55]</span></a>
<a name="862"><span class="lineNum">     862 </span><span class="lineCov">          1 :           nsp &lt;= io_commit_meta_ssp; // @[src/main/scala/xiangshan/frontend/newRAS.scala:138:22]</span></a>
<a name="863"><span class="lineNum">     863 </span>            :         end</a>
<a name="864"><span class="lineNum">     864 </span><span class="lineCov">         72 :         else begin      // @[src/main/scala/xiangshan/frontend/newRAS.scala:499:36]</span></a>
<a name="865"><span class="lineNum">     865 </span><span class="lineCov">          8 :           if (_GEN_57)  // @[src/main/scala/xiangshan/frontend/newRAS.scala:504:50]</span></a>
<a name="866"><span class="lineNum">     866 </span><span class="lineCov">          4 :             commit_stack_0_ctr &lt;= 8'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="867"><span class="lineNum">     867 </span><span class="lineNoCov">          0 :           else if (_GEN_26)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:34, :478:38]</span></a>
<a name="868"><span class="lineNum">     868 </span><span class="lineNoCov">          0 :             commit_stack_0_ctr &lt;= _commit_stack_ctr_T;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :478:55]</span></a>
<a name="869"><span class="lineNum">     869 </span><span class="lineCov">          8 :           if (_GEN_58)  // @[src/main/scala/xiangshan/frontend/newRAS.scala:504:50]</span></a>
<a name="870"><span class="lineNum">     870 </span><span class="lineCov">          4 :             commit_stack_1_ctr &lt;= 8'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="871"><span class="lineNum">     871 </span><span class="lineNoCov">          0 :           else if (_GEN_28)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:34, :478:38]</span></a>
<a name="872"><span class="lineNum">     872 </span><span class="lineNoCov">          0 :             commit_stack_1_ctr &lt;= _commit_stack_ctr_T;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :478:55]</span></a>
<a name="873"><span class="lineNum">     873 </span><span class="lineCov">         14 :           if (_GEN_59)  // @[src/main/scala/xiangshan/frontend/newRAS.scala:504:50]</span></a>
<a name="874"><span class="lineNum">     874 </span><span class="lineCov">          7 :             commit_stack_2_ctr &lt;= 8'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="875"><span class="lineNum">     875 </span><span class="lineNoCov">          0 :           else if (_GEN_30)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:34, :478:38]</span></a>
<a name="876"><span class="lineNum">     876 </span><span class="lineNoCov">          0 :             commit_stack_2_ctr &lt;= _commit_stack_ctr_T;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :478:55]</span></a>
<a name="877"><span class="lineNum">     877 </span><span class="lineCov">         10 :           if (_GEN_60)  // @[src/main/scala/xiangshan/frontend/newRAS.scala:504:50]</span></a>
<a name="878"><span class="lineNum">     878 </span><span class="lineCov">          5 :             commit_stack_3_ctr &lt;= 8'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="879"><span class="lineNum">     879 </span><span class="lineNoCov">          0 :           else if (_GEN_32)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:34, :478:38]</span></a>
<a name="880"><span class="lineNum">     880 </span><span class="lineNoCov">          0 :             commit_stack_3_ctr &lt;= _commit_stack_ctr_T;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :478:55]</span></a>
<a name="881"><span class="lineNum">     881 </span><span class="lineCov">         10 :           if (_GEN_61)  // @[src/main/scala/xiangshan/frontend/newRAS.scala:504:50]</span></a>
<a name="882"><span class="lineNum">     882 </span><span class="lineCov">          5 :             commit_stack_4_ctr &lt;= 8'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="883"><span class="lineNum">     883 </span><span class="lineNoCov">          0 :           else if (_GEN_34)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:34, :478:38]</span></a>
<a name="884"><span class="lineNum">     884 </span><span class="lineNoCov">          0 :             commit_stack_4_ctr &lt;= _commit_stack_ctr_T;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :478:55]</span></a>
<a name="885"><span class="lineNum">     885 </span><span class="lineCov">         10 :           if (_GEN_62)  // @[src/main/scala/xiangshan/frontend/newRAS.scala:504:50]</span></a>
<a name="886"><span class="lineNum">     886 </span><span class="lineCov">          5 :             commit_stack_5_ctr &lt;= 8'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="887"><span class="lineNum">     887 </span><span class="lineNoCov">          0 :           else if (_GEN_36)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:34, :478:38]</span></a>
<a name="888"><span class="lineNum">     888 </span><span class="lineNoCov">          0 :             commit_stack_5_ctr &lt;= _commit_stack_ctr_T;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :478:55]</span></a>
<a name="889"><span class="lineNum">     889 </span><span class="lineCov">         10 :           if (_GEN_63)  // @[src/main/scala/xiangshan/frontend/newRAS.scala:504:50]</span></a>
<a name="890"><span class="lineNum">     890 </span><span class="lineCov">          5 :             commit_stack_6_ctr &lt;= 8'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="891"><span class="lineNum">     891 </span><span class="lineNoCov">          0 :           else if (_GEN_38)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:34, :478:38]</span></a>
<a name="892"><span class="lineNum">     892 </span><span class="lineNoCov">          0 :             commit_stack_6_ctr &lt;= _commit_stack_ctr_T;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :478:55]</span></a>
<a name="893"><span class="lineNum">     893 </span><span class="lineCov">         10 :           if (_GEN_64)  // @[src/main/scala/xiangshan/frontend/newRAS.scala:504:50]</span></a>
<a name="894"><span class="lineNum">     894 </span><span class="lineCov">          5 :             commit_stack_7_ctr &lt;= 8'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="895"><span class="lineNum">     895 </span><span class="lineNoCov">          0 :           else if (_GEN_40)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:34, :478:38]</span></a>
<a name="896"><span class="lineNum">     896 </span><span class="lineNoCov">          0 :             commit_stack_7_ctr &lt;= _commit_stack_ctr_T;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :478:55]</span></a>
<a name="897"><span class="lineNum">     897 </span><span class="lineCov">          8 :           if (_GEN_65)  // @[src/main/scala/xiangshan/frontend/newRAS.scala:504:50]</span></a>
<a name="898"><span class="lineNum">     898 </span><span class="lineCov">          4 :             commit_stack_8_ctr &lt;= 8'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="899"><span class="lineNum">     899 </span><span class="lineNoCov">          0 :           else if (_GEN_42)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:34, :478:38]</span></a>
<a name="900"><span class="lineNum">     900 </span><span class="lineNoCov">          0 :             commit_stack_8_ctr &lt;= _commit_stack_ctr_T;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :478:55]</span></a>
<a name="901"><span class="lineNum">     901 </span><span class="lineCov">          8 :           if (_GEN_66)  // @[src/main/scala/xiangshan/frontend/newRAS.scala:504:50]</span></a>
<a name="902"><span class="lineNum">     902 </span><span class="lineCov">          4 :             commit_stack_9_ctr &lt;= 8'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="903"><span class="lineNum">     903 </span><span class="lineNoCov">          0 :           else if (_GEN_44)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:34, :478:38]</span></a>
<a name="904"><span class="lineNum">     904 </span><span class="lineNoCov">          0 :             commit_stack_9_ctr &lt;= _commit_stack_ctr_T;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :478:55]</span></a>
<a name="905"><span class="lineNum">     905 </span><span class="lineCov">          8 :           if (_GEN_67)  // @[src/main/scala/xiangshan/frontend/newRAS.scala:504:50]</span></a>
<a name="906"><span class="lineNum">     906 </span><span class="lineCov">          4 :             commit_stack_10_ctr &lt;= 8'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="907"><span class="lineNum">     907 </span><span class="lineNoCov">          0 :           else if (_GEN_46)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:34, :478:38]</span></a>
<a name="908"><span class="lineNum">     908 </span><span class="lineNoCov">          0 :             commit_stack_10_ctr &lt;= _commit_stack_ctr_T;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :478:55]</span></a>
<a name="909"><span class="lineNum">     909 </span><span class="lineCov">          8 :           if (_GEN_68)  // @[src/main/scala/xiangshan/frontend/newRAS.scala:504:50]</span></a>
<a name="910"><span class="lineNum">     910 </span><span class="lineCov">          4 :             commit_stack_11_ctr &lt;= 8'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="911"><span class="lineNum">     911 </span><span class="lineNoCov">          0 :           else if (_GEN_48)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:34, :478:38]</span></a>
<a name="912"><span class="lineNum">     912 </span><span class="lineNoCov">          0 :             commit_stack_11_ctr &lt;= _commit_stack_ctr_T;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :478:55]</span></a>
<a name="913"><span class="lineNum">     913 </span><span class="lineCov">          8 :           if (_GEN_69)  // @[src/main/scala/xiangshan/frontend/newRAS.scala:504:50]</span></a>
<a name="914"><span class="lineNum">     914 </span><span class="lineCov">          4 :             commit_stack_12_ctr &lt;= 8'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="915"><span class="lineNum">     915 </span><span class="lineNoCov">          0 :           else if (_GEN_50)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:34, :478:38]</span></a>
<a name="916"><span class="lineNum">     916 </span><span class="lineNoCov">          0 :             commit_stack_12_ctr &lt;= _commit_stack_ctr_T;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :478:55]</span></a>
<a name="917"><span class="lineNum">     917 </span><span class="lineCov">          8 :           if (_GEN_70)  // @[src/main/scala/xiangshan/frontend/newRAS.scala:504:50]</span></a>
<a name="918"><span class="lineNum">     918 </span><span class="lineCov">          4 :             commit_stack_13_ctr &lt;= 8'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="919"><span class="lineNum">     919 </span><span class="lineNoCov">          0 :           else if (_GEN_52)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:34, :478:38]</span></a>
<a name="920"><span class="lineNum">     920 </span><span class="lineNoCov">          0 :             commit_stack_13_ctr &lt;= _commit_stack_ctr_T;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :478:55]</span></a>
<a name="921"><span class="lineNum">     921 </span><span class="lineCov">          8 :           if (_GEN_71)  // @[src/main/scala/xiangshan/frontend/newRAS.scala:504:50]</span></a>
<a name="922"><span class="lineNum">     922 </span><span class="lineCov">          4 :             commit_stack_14_ctr &lt;= 8'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="923"><span class="lineNum">     923 </span><span class="lineNoCov">          0 :           else if (_GEN_54)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:34, :478:38]</span></a>
<a name="924"><span class="lineNum">     924 </span><span class="lineNoCov">          0 :             commit_stack_14_ctr &lt;= _commit_stack_ctr_T;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :478:55]</span></a>
<a name="925"><span class="lineNum">     925 </span><span class="lineCov">          8 :           if (&amp;_nsp_T_2)    // @[src/main/scala/xiangshan/frontend/newRAS.scala:205:33, :504:50]</span></a>
<a name="926"><span class="lineNum">     926 </span><span class="lineCov">          4 :             commit_stack_15_ctr &lt;= 8'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="927"><span class="lineNum">     927 </span><span class="lineNoCov">          0 :           else if (_GEN_55)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:34, :478:38]</span></a>
<a name="928"><span class="lineNum">     928 </span><span class="lineNoCov">          0 :             commit_stack_15_ctr &lt;= _commit_stack_ctr_T;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :478:55]</span></a>
<a name="929"><span class="lineNum">     929 </span><span class="lineCov">         72 :           nsp &lt;= _nsp_T_2;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:138:22, :205:33]</span></a>
<a name="930"><span class="lineNum">     930 </span>            :         end</a>
<a name="931"><span class="lineNum">     931 </span>            :       end</a>
<a name="932"><span class="lineNum">     932 </span><span class="lineCov">       2258 :       else begin        // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="933"><span class="lineNum">     933 </span><span class="lineNoCov">          0 :         if (_GEN_26)    // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:34, :478:38]</span></a>
<a name="934"><span class="lineNum">     934 </span><span class="lineNoCov">          0 :           commit_stack_0_ctr &lt;= _commit_stack_ctr_T; // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :478:55]</span></a>
<a name="935"><span class="lineNum">     935 </span><span class="lineNoCov">          0 :         if (_GEN_28)    // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:34, :478:38]</span></a>
<a name="936"><span class="lineNum">     936 </span><span class="lineNoCov">          0 :           commit_stack_1_ctr &lt;= _commit_stack_ctr_T; // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :478:55]</span></a>
<a name="937"><span class="lineNum">     937 </span><span class="lineNoCov">          0 :         if (_GEN_30)    // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:34, :478:38]</span></a>
<a name="938"><span class="lineNum">     938 </span><span class="lineNoCov">          0 :           commit_stack_2_ctr &lt;= _commit_stack_ctr_T; // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :478:55]</span></a>
<a name="939"><span class="lineNum">     939 </span><span class="lineNoCov">          0 :         if (_GEN_32)    // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:34, :478:38]</span></a>
<a name="940"><span class="lineNum">     940 </span><span class="lineNoCov">          0 :           commit_stack_3_ctr &lt;= _commit_stack_ctr_T; // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :478:55]</span></a>
<a name="941"><span class="lineNum">     941 </span><span class="lineNoCov">          0 :         if (_GEN_34)    // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:34, :478:38]</span></a>
<a name="942"><span class="lineNum">     942 </span><span class="lineNoCov">          0 :           commit_stack_4_ctr &lt;= _commit_stack_ctr_T; // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :478:55]</span></a>
<a name="943"><span class="lineNum">     943 </span><span class="lineNoCov">          0 :         if (_GEN_36)    // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:34, :478:38]</span></a>
<a name="944"><span class="lineNum">     944 </span><span class="lineNoCov">          0 :           commit_stack_5_ctr &lt;= _commit_stack_ctr_T; // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :478:55]</span></a>
<a name="945"><span class="lineNum">     945 </span><span class="lineNoCov">          0 :         if (_GEN_38)    // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:34, :478:38]</span></a>
<a name="946"><span class="lineNum">     946 </span><span class="lineNoCov">          0 :           commit_stack_6_ctr &lt;= _commit_stack_ctr_T; // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :478:55]</span></a>
<a name="947"><span class="lineNum">     947 </span><span class="lineNoCov">          0 :         if (_GEN_40)    // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:34, :478:38]</span></a>
<a name="948"><span class="lineNum">     948 </span><span class="lineNoCov">          0 :           commit_stack_7_ctr &lt;= _commit_stack_ctr_T; // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :478:55]</span></a>
<a name="949"><span class="lineNum">     949 </span><span class="lineNoCov">          0 :         if (_GEN_42)    // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:34, :478:38]</span></a>
<a name="950"><span class="lineNum">     950 </span><span class="lineNoCov">          0 :           commit_stack_8_ctr &lt;= _commit_stack_ctr_T; // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :478:55]</span></a>
<a name="951"><span class="lineNum">     951 </span><span class="lineNoCov">          0 :         if (_GEN_44)    // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:34, :478:38]</span></a>
<a name="952"><span class="lineNum">     952 </span><span class="lineNoCov">          0 :           commit_stack_9_ctr &lt;= _commit_stack_ctr_T; // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :478:55]</span></a>
<a name="953"><span class="lineNum">     953 </span><span class="lineNoCov">          0 :         if (_GEN_46)    // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:34, :478:38]</span></a>
<a name="954"><span class="lineNum">     954 </span><span class="lineNoCov">          0 :           commit_stack_10_ctr &lt;= _commit_stack_ctr_T;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :478:55]</span></a>
<a name="955"><span class="lineNum">     955 </span><span class="lineNoCov">          0 :         if (_GEN_48)    // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:34, :478:38]</span></a>
<a name="956"><span class="lineNum">     956 </span><span class="lineNoCov">          0 :           commit_stack_11_ctr &lt;= _commit_stack_ctr_T;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :478:55]</span></a>
<a name="957"><span class="lineNum">     957 </span><span class="lineNoCov">          0 :         if (_GEN_50)    // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:34, :478:38]</span></a>
<a name="958"><span class="lineNum">     958 </span><span class="lineNoCov">          0 :           commit_stack_12_ctr &lt;= _commit_stack_ctr_T;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :478:55]</span></a>
<a name="959"><span class="lineNum">     959 </span><span class="lineNoCov">          0 :         if (_GEN_52)    // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:34, :478:38]</span></a>
<a name="960"><span class="lineNum">     960 </span><span class="lineNoCov">          0 :           commit_stack_13_ctr &lt;= _commit_stack_ctr_T;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :478:55]</span></a>
<a name="961"><span class="lineNum">     961 </span><span class="lineNoCov">          0 :         if (_GEN_54)    // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:34, :478:38]</span></a>
<a name="962"><span class="lineNum">     962 </span><span class="lineNoCov">          0 :           commit_stack_14_ctr &lt;= _commit_stack_ctr_T;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :478:55]</span></a>
<a name="963"><span class="lineNum">     963 </span><span class="lineNoCov">          0 :         if (_GEN_55)    // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :466:32, :477:34, :478:38]</span></a>
<a name="964"><span class="lineNum">     964 </span><span class="lineNoCov">          0 :           commit_stack_15_ctr &lt;= _commit_stack_ctr_T;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :478:55]</span></a>
<a name="965"><span class="lineNum">     965 </span><span class="lineCov">         80 :         if (io_commit_pop_valid) begin  // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="966"><span class="lineNum">     966 </span><span class="lineNoCov">          0 :           if (|_GEN_24) // @[src/main/scala/xiangshan/frontend/newRAS.scala:477:27]</span></a>
<a name="967"><span class="lineNum">     967 </span><span class="lineNoCov">          0 :             nsp &lt;= io_commit_meta_ssp;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:138:22]</span></a>
<a name="968"><span class="lineNum">     968 </span>            :           else  // @[src/main/scala/xiangshan/frontend/newRAS.scala:477:27]</a>
<a name="969"><span class="lineNum">     969 </span><span class="lineCov">         40 :             nsp &lt;= 4'(io_commit_meta_ssp - 4'h1);    // @[src/main/scala/xiangshan/frontend/newRAS.scala:138:22, :206:33]</span></a>
<a name="970"><span class="lineNum">     970 </span>            :         end</a>
<a name="971"><span class="lineNum">     971 </span>            :       end</a>
<a name="972"><span class="lineNum">     972 </span><span class="lineCov">          4 :       if (~io_commit_push_valid | _GEN_56 | ~_GEN_58) begin     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :490:33, :499:{36,79}, :504:50]</span></a>
<a name="973"><span class="lineNum">     973 </span>            :       end</a>
<a name="974"><span class="lineNum">     974 </span>            :       else      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :490:33, :499:79]</a>
<a name="975"><span class="lineNum">     975 </span><span class="lineCov">          4 :         commit_stack_1_retAddr &lt;= _GEN_0[io_commit_meta_TOSW_value]; // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :187:15, :499:57]</span></a>
<a name="976"><span class="lineNum">     976 </span><span class="lineCov">          7 :       if (~io_commit_push_valid | _GEN_56 | ~_GEN_59) begin     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :490:33, :499:{36,79}, :504:50]</span></a>
<a name="977"><span class="lineNum">     977 </span>            :       end</a>
<a name="978"><span class="lineNum">     978 </span>            :       else      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :490:33, :499:79]</a>
<a name="979"><span class="lineNum">     979 </span><span class="lineCov">          7 :         commit_stack_2_retAddr &lt;= _GEN_0[io_commit_meta_TOSW_value]; // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :187:15, :499:57]</span></a>
<a name="980"><span class="lineNum">     980 </span><span class="lineCov">          5 :       if (~io_commit_push_valid | _GEN_56 | ~_GEN_60) begin     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :490:33, :499:{36,79}, :504:50]</span></a>
<a name="981"><span class="lineNum">     981 </span>            :       end</a>
<a name="982"><span class="lineNum">     982 </span>            :       else      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :490:33, :499:79]</a>
<a name="983"><span class="lineNum">     983 </span><span class="lineCov">          5 :         commit_stack_3_retAddr &lt;= _GEN_0[io_commit_meta_TOSW_value]; // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :187:15, :499:57]</span></a>
<a name="984"><span class="lineNum">     984 </span><span class="lineCov">          5 :       if (~io_commit_push_valid | _GEN_56 | ~_GEN_61) begin     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :490:33, :499:{36,79}, :504:50]</span></a>
<a name="985"><span class="lineNum">     985 </span>            :       end</a>
<a name="986"><span class="lineNum">     986 </span>            :       else      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :490:33, :499:79]</a>
<a name="987"><span class="lineNum">     987 </span><span class="lineCov">          5 :         commit_stack_4_retAddr &lt;= _GEN_0[io_commit_meta_TOSW_value]; // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :187:15, :499:57]</span></a>
<a name="988"><span class="lineNum">     988 </span><span class="lineCov">          5 :       if (~io_commit_push_valid | _GEN_56 | ~_GEN_62) begin     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :490:33, :499:{36,79}, :504:50]</span></a>
<a name="989"><span class="lineNum">     989 </span>            :       end</a>
<a name="990"><span class="lineNum">     990 </span>            :       else      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :490:33, :499:79]</a>
<a name="991"><span class="lineNum">     991 </span><span class="lineCov">          5 :         commit_stack_5_retAddr &lt;= _GEN_0[io_commit_meta_TOSW_value]; // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :187:15, :499:57]</span></a>
<a name="992"><span class="lineNum">     992 </span><span class="lineCov">          5 :       if (~io_commit_push_valid | _GEN_56 | ~_GEN_63) begin     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :490:33, :499:{36,79}, :504:50]</span></a>
<a name="993"><span class="lineNum">     993 </span>            :       end</a>
<a name="994"><span class="lineNum">     994 </span>            :       else      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :490:33, :499:79]</a>
<a name="995"><span class="lineNum">     995 </span><span class="lineCov">          5 :         commit_stack_6_retAddr &lt;= _GEN_0[io_commit_meta_TOSW_value]; // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :187:15, :499:57]</span></a>
<a name="996"><span class="lineNum">     996 </span><span class="lineCov">          5 :       if (~io_commit_push_valid | _GEN_56 | ~_GEN_64) begin     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :490:33, :499:{36,79}, :504:50]</span></a>
<a name="997"><span class="lineNum">     997 </span>            :       end</a>
<a name="998"><span class="lineNum">     998 </span>            :       else      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :490:33, :499:79]</a>
<a name="999"><span class="lineNum">     999 </span><span class="lineCov">          5 :         commit_stack_7_retAddr &lt;= _GEN_0[io_commit_meta_TOSW_value]; // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :187:15, :499:57]</span></a>
<a name="1000"><span class="lineNum">    1000 </span><span class="lineCov">          4 :       if (~io_commit_push_valid | _GEN_56 | ~_GEN_65) begin     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :490:33, :499:{36,79}, :504:50]</span></a>
<a name="1001"><span class="lineNum">    1001 </span>            :       end</a>
<a name="1002"><span class="lineNum">    1002 </span>            :       else      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :490:33, :499:79]</a>
<a name="1003"><span class="lineNum">    1003 </span><span class="lineCov">          4 :         commit_stack_8_retAddr &lt;= _GEN_0[io_commit_meta_TOSW_value]; // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :187:15, :499:57]</span></a>
<a name="1004"><span class="lineNum">    1004 </span><span class="lineCov">          4 :       if (~io_commit_push_valid | _GEN_56 | ~_GEN_66) begin     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :490:33, :499:{36,79}, :504:50]</span></a>
<a name="1005"><span class="lineNum">    1005 </span>            :       end</a>
<a name="1006"><span class="lineNum">    1006 </span>            :       else      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :490:33, :499:79]</a>
<a name="1007"><span class="lineNum">    1007 </span><span class="lineCov">          4 :         commit_stack_9_retAddr &lt;= _GEN_0[io_commit_meta_TOSW_value]; // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :187:15, :499:57]</span></a>
<a name="1008"><span class="lineNum">    1008 </span><span class="lineCov">          4 :       if (~io_commit_push_valid | _GEN_56 | ~_GEN_67) begin     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :490:33, :499:{36,79}, :504:50]</span></a>
<a name="1009"><span class="lineNum">    1009 </span>            :       end</a>
<a name="1010"><span class="lineNum">    1010 </span>            :       else      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :490:33, :499:79]</a>
<a name="1011"><span class="lineNum">    1011 </span><span class="lineCov">          4 :         commit_stack_10_retAddr &lt;= _GEN_0[io_commit_meta_TOSW_value];        // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :187:15, :499:57]</span></a>
<a name="1012"><span class="lineNum">    1012 </span><span class="lineCov">          4 :       if (~io_commit_push_valid | _GEN_56 | ~_GEN_68) begin     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :490:33, :499:{36,79}, :504:50]</span></a>
<a name="1013"><span class="lineNum">    1013 </span>            :       end</a>
<a name="1014"><span class="lineNum">    1014 </span>            :       else      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :490:33, :499:79]</a>
<a name="1015"><span class="lineNum">    1015 </span><span class="lineCov">          4 :         commit_stack_11_retAddr &lt;= _GEN_0[io_commit_meta_TOSW_value];        // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :187:15, :499:57]</span></a>
<a name="1016"><span class="lineNum">    1016 </span><span class="lineCov">          4 :       if (~io_commit_push_valid | _GEN_56 | ~_GEN_69) begin     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :490:33, :499:{36,79}, :504:50]</span></a>
<a name="1017"><span class="lineNum">    1017 </span>            :       end</a>
<a name="1018"><span class="lineNum">    1018 </span>            :       else      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :490:33, :499:79]</a>
<a name="1019"><span class="lineNum">    1019 </span><span class="lineCov">          4 :         commit_stack_12_retAddr &lt;= _GEN_0[io_commit_meta_TOSW_value];        // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :187:15, :499:57]</span></a>
<a name="1020"><span class="lineNum">    1020 </span><span class="lineCov">          4 :       if (~io_commit_push_valid | _GEN_56 | ~_GEN_70) begin     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :490:33, :499:{36,79}, :504:50]</span></a>
<a name="1021"><span class="lineNum">    1021 </span>            :       end</a>
<a name="1022"><span class="lineNum">    1022 </span>            :       else      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :490:33, :499:79]</a>
<a name="1023"><span class="lineNum">    1023 </span><span class="lineCov">          4 :         commit_stack_13_retAddr &lt;= _GEN_0[io_commit_meta_TOSW_value];        // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :187:15, :499:57]</span></a>
<a name="1024"><span class="lineNum">    1024 </span><span class="lineCov">          4 :       if (~io_commit_push_valid | _GEN_56 | ~_GEN_71) begin     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :490:33, :499:{36,79}, :504:50]</span></a>
<a name="1025"><span class="lineNum">    1025 </span>            :       end</a>
<a name="1026"><span class="lineNum">    1026 </span>            :       else      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :490:33, :499:79]</a>
<a name="1027"><span class="lineNum">    1027 </span><span class="lineCov">          4 :         commit_stack_14_retAddr &lt;= _GEN_0[io_commit_meta_TOSW_value];        // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :187:15, :499:57]</span></a>
<a name="1028"><span class="lineNum">    1028 </span><span class="lineCov">          4 :       if (~io_commit_push_valid | _GEN_56 | ~(&amp;_nsp_T_2)) begin     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :205:33, :490:33, :499:{36,79}, :504:50]</span></a>
<a name="1029"><span class="lineNum">    1029 </span>            :       end</a>
<a name="1030"><span class="lineNum">    1030 </span>            :       else      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :490:33, :499:79]</a>
<a name="1031"><span class="lineNum">    1031 </span><span class="lineCov">          4 :         commit_stack_15_retAddr &lt;= _GEN_0[io_commit_meta_TOSW_value];        // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :187:15, :499:57]</span></a>
<a name="1032"><span class="lineNum">    1032 </span><span class="lineCov">         40 :       if (realPush &amp; realWriteAddr_value == 5'h0) begin     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :260:41, :378:28, :386:115, :388:21, :389:39]</span></a>
<a name="1033"><span class="lineNum">    1033 </span><span class="lineCov">         20 :         spec_queue_0_retAddr &lt;= realWriteEntry_retAddr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :373:26]</span></a>
<a name="1034"><span class="lineNum">    1034 </span><span class="lineCov">          2 :         if (_GEN_9)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</span></a>
<a name="1035"><span class="lineNum">    1035 </span><span class="lineCov">         18 :           spec_queue_0_ctr &lt;= realWriteEntry_next_ctr;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :361:40]</span></a>
<a name="1036"><span class="lineNum">    1036 </span>            :         else    // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</a>
<a name="1037"><span class="lineNum">    1037 </span><span class="lineCov">          2 :           spec_queue_0_ctr &lt;= s3_missPushEntry_ctr;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :367:26]</span></a>
<a name="1038"><span class="lineNum">    1038 </span><span class="lineCov">         20 :         spec_nos_0_flag &lt;= realNos_flag;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1039"><span class="lineNum">    1039 </span><span class="lineCov">         20 :         spec_nos_0_value &lt;= realNos_value;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1040"><span class="lineNum">    1040 </span>            :       end</a>
<a name="1041"><span class="lineNum">    1041 </span><span class="lineCov">         32 :       if (realPush &amp; realWriteAddr_value == 5'h1) begin     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :378:28, :386:115, :388:21, :389:39]</span></a>
<a name="1042"><span class="lineNum">    1042 </span><span class="lineCov">         16 :         spec_queue_1_retAddr &lt;= realWriteEntry_retAddr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :373:26]</span></a>
<a name="1043"><span class="lineNum">    1043 </span><span class="lineNoCov">          0 :         if (_GEN_9)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</span></a>
<a name="1044"><span class="lineNum">    1044 </span><span class="lineCov">         16 :           spec_queue_1_ctr &lt;= realWriteEntry_next_ctr;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :361:40]</span></a>
<a name="1045"><span class="lineNum">    1045 </span>            :         else    // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</a>
<a name="1046"><span class="lineNum">    1046 </span><span class="lineNoCov">          0 :           spec_queue_1_ctr &lt;= s3_missPushEntry_ctr;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :367:26]</span></a>
<a name="1047"><span class="lineNum">    1047 </span><span class="lineCov">         16 :         spec_nos_1_flag &lt;= realNos_flag;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1048"><span class="lineNum">    1048 </span><span class="lineCov">         16 :         spec_nos_1_value &lt;= realNos_value;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1049"><span class="lineNum">    1049 </span>            :       end</a>
<a name="1050"><span class="lineNum">    1050 </span><span class="lineCov">         26 :       if (realPush &amp; realWriteAddr_value == 5'h2) begin     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :378:28, :386:115, :388:21, :389:39]</span></a>
<a name="1051"><span class="lineNum">    1051 </span><span class="lineCov">         13 :         spec_queue_2_retAddr &lt;= realWriteEntry_retAddr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :373:26]</span></a>
<a name="1052"><span class="lineNum">    1052 </span><span class="lineNoCov">          0 :         if (_GEN_9)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</span></a>
<a name="1053"><span class="lineNum">    1053 </span><span class="lineCov">         13 :           spec_queue_2_ctr &lt;= realWriteEntry_next_ctr;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :361:40]</span></a>
<a name="1054"><span class="lineNum">    1054 </span>            :         else    // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</a>
<a name="1055"><span class="lineNum">    1055 </span><span class="lineNoCov">          0 :           spec_queue_2_ctr &lt;= s3_missPushEntry_ctr;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :367:26]</span></a>
<a name="1056"><span class="lineNum">    1056 </span><span class="lineCov">         13 :         spec_nos_2_flag &lt;= realNos_flag;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1057"><span class="lineNum">    1057 </span><span class="lineCov">         13 :         spec_nos_2_value &lt;= realNos_value;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1058"><span class="lineNum">    1058 </span>            :       end</a>
<a name="1059"><span class="lineNum">    1059 </span><span class="lineCov">         26 :       if (realPush &amp; realWriteAddr_value == 5'h3) begin     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :378:28, :386:115, :388:21, :389:39]</span></a>
<a name="1060"><span class="lineNum">    1060 </span><span class="lineCov">         13 :         spec_queue_3_retAddr &lt;= realWriteEntry_retAddr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :373:26]</span></a>
<a name="1061"><span class="lineNum">    1061 </span><span class="lineNoCov">          0 :         if (_GEN_9)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</span></a>
<a name="1062"><span class="lineNum">    1062 </span><span class="lineCov">         13 :           spec_queue_3_ctr &lt;= realWriteEntry_next_ctr;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :361:40]</span></a>
<a name="1063"><span class="lineNum">    1063 </span>            :         else    // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</a>
<a name="1064"><span class="lineNum">    1064 </span><span class="lineNoCov">          0 :           spec_queue_3_ctr &lt;= s3_missPushEntry_ctr;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :367:26]</span></a>
<a name="1065"><span class="lineNum">    1065 </span><span class="lineCov">         13 :         spec_nos_3_flag &lt;= realNos_flag;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1066"><span class="lineNum">    1066 </span><span class="lineCov">         13 :         spec_nos_3_value &lt;= realNos_value;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1067"><span class="lineNum">    1067 </span>            :       end</a>
<a name="1068"><span class="lineNum">    1068 </span><span class="lineCov">         26 :       if (realPush &amp; realWriteAddr_value == 5'h4) begin     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :378:28, :386:115, :388:21, :389:39]</span></a>
<a name="1069"><span class="lineNum">    1069 </span><span class="lineCov">         13 :         spec_queue_4_retAddr &lt;= realWriteEntry_retAddr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :373:26]</span></a>
<a name="1070"><span class="lineNum">    1070 </span><span class="lineNoCov">          0 :         if (_GEN_9)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</span></a>
<a name="1071"><span class="lineNum">    1071 </span><span class="lineCov">         13 :           spec_queue_4_ctr &lt;= realWriteEntry_next_ctr;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :361:40]</span></a>
<a name="1072"><span class="lineNum">    1072 </span>            :         else    // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</a>
<a name="1073"><span class="lineNum">    1073 </span><span class="lineNoCov">          0 :           spec_queue_4_ctr &lt;= s3_missPushEntry_ctr;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :367:26]</span></a>
<a name="1074"><span class="lineNum">    1074 </span><span class="lineCov">         13 :         spec_nos_4_flag &lt;= realNos_flag;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1075"><span class="lineNum">    1075 </span><span class="lineCov">         13 :         spec_nos_4_value &lt;= realNos_value;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1076"><span class="lineNum">    1076 </span>            :       end</a>
<a name="1077"><span class="lineNum">    1077 </span><span class="lineCov">         26 :       if (realPush &amp; realWriteAddr_value == 5'h5) begin     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :378:28, :386:115, :388:21, :389:39]</span></a>
<a name="1078"><span class="lineNum">    1078 </span><span class="lineCov">         13 :         spec_queue_5_retAddr &lt;= realWriteEntry_retAddr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :373:26]</span></a>
<a name="1079"><span class="lineNum">    1079 </span><span class="lineNoCov">          0 :         if (_GEN_9)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</span></a>
<a name="1080"><span class="lineNum">    1080 </span><span class="lineCov">         13 :           spec_queue_5_ctr &lt;= realWriteEntry_next_ctr;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :361:40]</span></a>
<a name="1081"><span class="lineNum">    1081 </span>            :         else    // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</a>
<a name="1082"><span class="lineNum">    1082 </span><span class="lineNoCov">          0 :           spec_queue_5_ctr &lt;= s3_missPushEntry_ctr;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :367:26]</span></a>
<a name="1083"><span class="lineNum">    1083 </span><span class="lineCov">         13 :         spec_nos_5_flag &lt;= realNos_flag;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1084"><span class="lineNum">    1084 </span><span class="lineCov">         13 :         spec_nos_5_value &lt;= realNos_value;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1085"><span class="lineNum">    1085 </span>            :       end</a>
<a name="1086"><span class="lineNum">    1086 </span><span class="lineCov">         26 :       if (realPush &amp; realWriteAddr_value == 5'h6) begin     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :378:28, :386:115, :388:21, :389:39]</span></a>
<a name="1087"><span class="lineNum">    1087 </span><span class="lineCov">         13 :         spec_queue_6_retAddr &lt;= realWriteEntry_retAddr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :373:26]</span></a>
<a name="1088"><span class="lineNum">    1088 </span><span class="lineNoCov">          0 :         if (_GEN_9)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</span></a>
<a name="1089"><span class="lineNum">    1089 </span><span class="lineCov">         13 :           spec_queue_6_ctr &lt;= realWriteEntry_next_ctr;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :361:40]</span></a>
<a name="1090"><span class="lineNum">    1090 </span>            :         else    // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</a>
<a name="1091"><span class="lineNum">    1091 </span><span class="lineNoCov">          0 :           spec_queue_6_ctr &lt;= s3_missPushEntry_ctr;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :367:26]</span></a>
<a name="1092"><span class="lineNum">    1092 </span><span class="lineCov">         13 :         spec_nos_6_flag &lt;= realNos_flag;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1093"><span class="lineNum">    1093 </span><span class="lineCov">         13 :         spec_nos_6_value &lt;= realNos_value;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1094"><span class="lineNum">    1094 </span>            :       end</a>
<a name="1095"><span class="lineNum">    1095 </span><span class="lineCov">         24 :       if (realPush &amp; realWriteAddr_value == 5'h7) begin     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :378:28, :386:115, :388:21, :389:39]</span></a>
<a name="1096"><span class="lineNum">    1096 </span><span class="lineCov">         12 :         spec_queue_7_retAddr &lt;= realWriteEntry_retAddr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :373:26]</span></a>
<a name="1097"><span class="lineNum">    1097 </span><span class="lineNoCov">          0 :         if (_GEN_9)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</span></a>
<a name="1098"><span class="lineNum">    1098 </span><span class="lineCov">         12 :           spec_queue_7_ctr &lt;= realWriteEntry_next_ctr;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :361:40]</span></a>
<a name="1099"><span class="lineNum">    1099 </span>            :         else    // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</a>
<a name="1100"><span class="lineNum">    1100 </span><span class="lineNoCov">          0 :           spec_queue_7_ctr &lt;= s3_missPushEntry_ctr;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :367:26]</span></a>
<a name="1101"><span class="lineNum">    1101 </span><span class="lineCov">         12 :         spec_nos_7_flag &lt;= realNos_flag;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1102"><span class="lineNum">    1102 </span><span class="lineCov">         12 :         spec_nos_7_value &lt;= realNos_value;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1103"><span class="lineNum">    1103 </span>            :       end</a>
<a name="1104"><span class="lineNum">    1104 </span><span class="lineCov">         24 :       if (realPush &amp; realWriteAddr_value == 5'h8) begin     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :378:28, :386:115, :388:21, :389:39]</span></a>
<a name="1105"><span class="lineNum">    1105 </span><span class="lineCov">         12 :         spec_queue_8_retAddr &lt;= realWriteEntry_retAddr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :373:26]</span></a>
<a name="1106"><span class="lineNum">    1106 </span><span class="lineNoCov">          0 :         if (_GEN_9)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</span></a>
<a name="1107"><span class="lineNum">    1107 </span><span class="lineCov">         12 :           spec_queue_8_ctr &lt;= realWriteEntry_next_ctr;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :361:40]</span></a>
<a name="1108"><span class="lineNum">    1108 </span>            :         else    // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</a>
<a name="1109"><span class="lineNum">    1109 </span><span class="lineNoCov">          0 :           spec_queue_8_ctr &lt;= s3_missPushEntry_ctr;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :367:26]</span></a>
<a name="1110"><span class="lineNum">    1110 </span><span class="lineCov">         12 :         spec_nos_8_flag &lt;= realNos_flag;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1111"><span class="lineNum">    1111 </span><span class="lineCov">         12 :         spec_nos_8_value &lt;= realNos_value;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1112"><span class="lineNum">    1112 </span>            :       end</a>
<a name="1113"><span class="lineNum">    1113 </span><span class="lineCov">         22 :       if (realPush &amp; realWriteAddr_value == 5'h9) begin     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :378:28, :386:115, :388:21, :389:39]</span></a>
<a name="1114"><span class="lineNum">    1114 </span><span class="lineCov">         11 :         spec_queue_9_retAddr &lt;= realWriteEntry_retAddr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :373:26]</span></a>
<a name="1115"><span class="lineNum">    1115 </span><span class="lineNoCov">          0 :         if (_GEN_9)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</span></a>
<a name="1116"><span class="lineNum">    1116 </span><span class="lineCov">         11 :           spec_queue_9_ctr &lt;= realWriteEntry_next_ctr;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :361:40]</span></a>
<a name="1117"><span class="lineNum">    1117 </span>            :         else    // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</a>
<a name="1118"><span class="lineNum">    1118 </span><span class="lineNoCov">          0 :           spec_queue_9_ctr &lt;= s3_missPushEntry_ctr;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :367:26]</span></a>
<a name="1119"><span class="lineNum">    1119 </span><span class="lineCov">         11 :         spec_nos_9_flag &lt;= realNos_flag;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1120"><span class="lineNum">    1120 </span><span class="lineCov">         11 :         spec_nos_9_value &lt;= realNos_value;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1121"><span class="lineNum">    1121 </span>            :       end</a>
<a name="1122"><span class="lineNum">    1122 </span><span class="lineCov">         16 :       if (realPush &amp; realWriteAddr_value == 5'hA) begin     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :378:28, :386:115, :388:21, :389:39]</span></a>
<a name="1123"><span class="lineNum">    1123 </span><span class="lineCov">          8 :         spec_queue_10_retAddr &lt;= realWriteEntry_retAddr;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :373:26]</span></a>
<a name="1124"><span class="lineNum">    1124 </span><span class="lineNoCov">          0 :         if (_GEN_9)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</span></a>
<a name="1125"><span class="lineNum">    1125 </span><span class="lineCov">          8 :           spec_queue_10_ctr &lt;= realWriteEntry_next_ctr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :361:40]</span></a>
<a name="1126"><span class="lineNum">    1126 </span>            :         else    // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</a>
<a name="1127"><span class="lineNum">    1127 </span><span class="lineNoCov">          0 :           spec_queue_10_ctr &lt;= s3_missPushEntry_ctr; // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :367:26]</span></a>
<a name="1128"><span class="lineNum">    1128 </span><span class="lineCov">          8 :         spec_nos_10_flag &lt;= realNos_flag;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1129"><span class="lineNum">    1129 </span><span class="lineCov">          8 :         spec_nos_10_value &lt;= realNos_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1130"><span class="lineNum">    1130 </span>            :       end</a>
<a name="1131"><span class="lineNum">    1131 </span><span class="lineCov">         16 :       if (realPush &amp; realWriteAddr_value == 5'hB) begin     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :378:28, :386:115, :388:21, :389:39]</span></a>
<a name="1132"><span class="lineNum">    1132 </span><span class="lineCov">          8 :         spec_queue_11_retAddr &lt;= realWriteEntry_retAddr;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :373:26]</span></a>
<a name="1133"><span class="lineNum">    1133 </span><span class="lineNoCov">          0 :         if (_GEN_9)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</span></a>
<a name="1134"><span class="lineNum">    1134 </span><span class="lineCov">          8 :           spec_queue_11_ctr &lt;= realWriteEntry_next_ctr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :361:40]</span></a>
<a name="1135"><span class="lineNum">    1135 </span>            :         else    // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</a>
<a name="1136"><span class="lineNum">    1136 </span><span class="lineNoCov">          0 :           spec_queue_11_ctr &lt;= s3_missPushEntry_ctr; // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :367:26]</span></a>
<a name="1137"><span class="lineNum">    1137 </span><span class="lineCov">          8 :         spec_nos_11_flag &lt;= realNos_flag;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1138"><span class="lineNum">    1138 </span><span class="lineCov">          8 :         spec_nos_11_value &lt;= realNos_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1139"><span class="lineNum">    1139 </span>            :       end</a>
<a name="1140"><span class="lineNum">    1140 </span><span class="lineCov">         16 :       if (realPush &amp; realWriteAddr_value == 5'hC) begin     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :378:28, :386:115, :388:21, :389:39]</span></a>
<a name="1141"><span class="lineNum">    1141 </span><span class="lineCov">          8 :         spec_queue_12_retAddr &lt;= realWriteEntry_retAddr;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :373:26]</span></a>
<a name="1142"><span class="lineNum">    1142 </span><span class="lineNoCov">          0 :         if (_GEN_9)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</span></a>
<a name="1143"><span class="lineNum">    1143 </span><span class="lineCov">          8 :           spec_queue_12_ctr &lt;= realWriteEntry_next_ctr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :361:40]</span></a>
<a name="1144"><span class="lineNum">    1144 </span>            :         else    // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</a>
<a name="1145"><span class="lineNum">    1145 </span><span class="lineNoCov">          0 :           spec_queue_12_ctr &lt;= s3_missPushEntry_ctr; // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :367:26]</span></a>
<a name="1146"><span class="lineNum">    1146 </span><span class="lineCov">          8 :         spec_nos_12_flag &lt;= realNos_flag;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1147"><span class="lineNum">    1147 </span><span class="lineCov">          8 :         spec_nos_12_value &lt;= realNos_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1148"><span class="lineNum">    1148 </span>            :       end</a>
<a name="1149"><span class="lineNum">    1149 </span><span class="lineCov">         16 :       if (realPush &amp; realWriteAddr_value == 5'hD) begin     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :378:28, :386:115, :388:21, :389:39]</span></a>
<a name="1150"><span class="lineNum">    1150 </span><span class="lineCov">          8 :         spec_queue_13_retAddr &lt;= realWriteEntry_retAddr;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :373:26]</span></a>
<a name="1151"><span class="lineNum">    1151 </span><span class="lineNoCov">          0 :         if (_GEN_9)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</span></a>
<a name="1152"><span class="lineNum">    1152 </span><span class="lineCov">          8 :           spec_queue_13_ctr &lt;= realWriteEntry_next_ctr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :361:40]</span></a>
<a name="1153"><span class="lineNum">    1153 </span>            :         else    // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</a>
<a name="1154"><span class="lineNum">    1154 </span><span class="lineNoCov">          0 :           spec_queue_13_ctr &lt;= s3_missPushEntry_ctr; // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :367:26]</span></a>
<a name="1155"><span class="lineNum">    1155 </span><span class="lineCov">          8 :         spec_nos_13_flag &lt;= realNos_flag;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1156"><span class="lineNum">    1156 </span><span class="lineCov">          8 :         spec_nos_13_value &lt;= realNos_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1157"><span class="lineNum">    1157 </span>            :       end</a>
<a name="1158"><span class="lineNum">    1158 </span><span class="lineCov">         16 :       if (realPush &amp; realWriteAddr_value == 5'hE) begin     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :378:28, :386:115, :388:21, :389:39]</span></a>
<a name="1159"><span class="lineNum">    1159 </span><span class="lineCov">          8 :         spec_queue_14_retAddr &lt;= realWriteEntry_retAddr;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :373:26]</span></a>
<a name="1160"><span class="lineNum">    1160 </span><span class="lineNoCov">          0 :         if (_GEN_9)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</span></a>
<a name="1161"><span class="lineNum">    1161 </span><span class="lineCov">          8 :           spec_queue_14_ctr &lt;= realWriteEntry_next_ctr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :361:40]</span></a>
<a name="1162"><span class="lineNum">    1162 </span>            :         else    // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</a>
<a name="1163"><span class="lineNum">    1163 </span><span class="lineNoCov">          0 :           spec_queue_14_ctr &lt;= s3_missPushEntry_ctr; // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :367:26]</span></a>
<a name="1164"><span class="lineNum">    1164 </span><span class="lineCov">          8 :         spec_nos_14_flag &lt;= realNos_flag;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1165"><span class="lineNum">    1165 </span><span class="lineCov">          8 :         spec_nos_14_value &lt;= realNos_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1166"><span class="lineNum">    1166 </span>            :       end</a>
<a name="1167"><span class="lineNum">    1167 </span><span class="lineCov">         16 :       if (realPush &amp; realWriteAddr_value == 5'hF) begin     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :378:28, :386:115, :388:21, :389:39]</span></a>
<a name="1168"><span class="lineNum">    1168 </span><span class="lineCov">          8 :         spec_queue_15_retAddr &lt;= realWriteEntry_retAddr;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :373:26]</span></a>
<a name="1169"><span class="lineNum">    1169 </span><span class="lineNoCov">          0 :         if (_GEN_9)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</span></a>
<a name="1170"><span class="lineNum">    1170 </span><span class="lineCov">          8 :           spec_queue_15_ctr &lt;= realWriteEntry_next_ctr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :361:40]</span></a>
<a name="1171"><span class="lineNum">    1171 </span>            :         else    // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</a>
<a name="1172"><span class="lineNum">    1172 </span><span class="lineNoCov">          0 :           spec_queue_15_ctr &lt;= s3_missPushEntry_ctr; // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :367:26]</span></a>
<a name="1173"><span class="lineNum">    1173 </span><span class="lineCov">          8 :         spec_nos_15_flag &lt;= realNos_flag;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1174"><span class="lineNum">    1174 </span><span class="lineCov">          8 :         spec_nos_15_value &lt;= realNos_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1175"><span class="lineNum">    1175 </span>            :       end</a>
<a name="1176"><span class="lineNum">    1176 </span><span class="lineCov">         16 :       if (realPush &amp; realWriteAddr_value == 5'h10) begin    // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :378:28, :386:115, :388:21, :389:39]</span></a>
<a name="1177"><span class="lineNum">    1177 </span><span class="lineCov">          8 :         spec_queue_16_retAddr &lt;= realWriteEntry_retAddr;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :373:26]</span></a>
<a name="1178"><span class="lineNum">    1178 </span><span class="lineNoCov">          0 :         if (_GEN_9)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</span></a>
<a name="1179"><span class="lineNum">    1179 </span><span class="lineCov">          8 :           spec_queue_16_ctr &lt;= realWriteEntry_next_ctr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :361:40]</span></a>
<a name="1180"><span class="lineNum">    1180 </span>            :         else    // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</a>
<a name="1181"><span class="lineNum">    1181 </span><span class="lineNoCov">          0 :           spec_queue_16_ctr &lt;= s3_missPushEntry_ctr; // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :367:26]</span></a>
<a name="1182"><span class="lineNum">    1182 </span><span class="lineCov">          8 :         spec_nos_16_flag &lt;= realNos_flag;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1183"><span class="lineNum">    1183 </span><span class="lineCov">          8 :         spec_nos_16_value &lt;= realNos_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1184"><span class="lineNum">    1184 </span>            :       end</a>
<a name="1185"><span class="lineNum">    1185 </span><span class="lineCov">         16 :       if (realPush &amp; realWriteAddr_value == 5'h11) begin    // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :378:28, :386:115, :388:21, :389:39]</span></a>
<a name="1186"><span class="lineNum">    1186 </span><span class="lineCov">          8 :         spec_queue_17_retAddr &lt;= realWriteEntry_retAddr;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :373:26]</span></a>
<a name="1187"><span class="lineNum">    1187 </span><span class="lineNoCov">          0 :         if (_GEN_9)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</span></a>
<a name="1188"><span class="lineNum">    1188 </span><span class="lineCov">          8 :           spec_queue_17_ctr &lt;= realWriteEntry_next_ctr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :361:40]</span></a>
<a name="1189"><span class="lineNum">    1189 </span>            :         else    // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</a>
<a name="1190"><span class="lineNum">    1190 </span><span class="lineNoCov">          0 :           spec_queue_17_ctr &lt;= s3_missPushEntry_ctr; // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :367:26]</span></a>
<a name="1191"><span class="lineNum">    1191 </span><span class="lineCov">          8 :         spec_nos_17_flag &lt;= realNos_flag;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1192"><span class="lineNum">    1192 </span><span class="lineCov">          8 :         spec_nos_17_value &lt;= realNos_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1193"><span class="lineNum">    1193 </span>            :       end</a>
<a name="1194"><span class="lineNum">    1194 </span><span class="lineCov">         16 :       if (realPush &amp; realWriteAddr_value == 5'h12) begin    // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :378:28, :386:115, :388:21, :389:39]</span></a>
<a name="1195"><span class="lineNum">    1195 </span><span class="lineCov">          8 :         spec_queue_18_retAddr &lt;= realWriteEntry_retAddr;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :373:26]</span></a>
<a name="1196"><span class="lineNum">    1196 </span><span class="lineNoCov">          0 :         if (_GEN_9)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</span></a>
<a name="1197"><span class="lineNum">    1197 </span><span class="lineCov">          8 :           spec_queue_18_ctr &lt;= realWriteEntry_next_ctr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :361:40]</span></a>
<a name="1198"><span class="lineNum">    1198 </span>            :         else    // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</a>
<a name="1199"><span class="lineNum">    1199 </span><span class="lineNoCov">          0 :           spec_queue_18_ctr &lt;= s3_missPushEntry_ctr; // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :367:26]</span></a>
<a name="1200"><span class="lineNum">    1200 </span><span class="lineCov">          8 :         spec_nos_18_flag &lt;= realNos_flag;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1201"><span class="lineNum">    1201 </span><span class="lineCov">          8 :         spec_nos_18_value &lt;= realNos_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1202"><span class="lineNum">    1202 </span>            :       end</a>
<a name="1203"><span class="lineNum">    1203 </span><span class="lineCov">         16 :       if (realPush &amp; realWriteAddr_value == 5'h13) begin    // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :378:28, :386:115, :388:21, :389:39]</span></a>
<a name="1204"><span class="lineNum">    1204 </span><span class="lineCov">          8 :         spec_queue_19_retAddr &lt;= realWriteEntry_retAddr;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :373:26]</span></a>
<a name="1205"><span class="lineNum">    1205 </span><span class="lineNoCov">          0 :         if (_GEN_9)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</span></a>
<a name="1206"><span class="lineNum">    1206 </span><span class="lineCov">          8 :           spec_queue_19_ctr &lt;= realWriteEntry_next_ctr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :361:40]</span></a>
<a name="1207"><span class="lineNum">    1207 </span>            :         else    // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</a>
<a name="1208"><span class="lineNum">    1208 </span><span class="lineNoCov">          0 :           spec_queue_19_ctr &lt;= s3_missPushEntry_ctr; // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :367:26]</span></a>
<a name="1209"><span class="lineNum">    1209 </span><span class="lineCov">          8 :         spec_nos_19_flag &lt;= realNos_flag;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1210"><span class="lineNum">    1210 </span><span class="lineCov">          8 :         spec_nos_19_value &lt;= realNos_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1211"><span class="lineNum">    1211 </span>            :       end</a>
<a name="1212"><span class="lineNum">    1212 </span><span class="lineCov">         16 :       if (realPush &amp; realWriteAddr_value == 5'h14) begin    // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :378:28, :386:115, :388:21, :389:39]</span></a>
<a name="1213"><span class="lineNum">    1213 </span><span class="lineCov">          8 :         spec_queue_20_retAddr &lt;= realWriteEntry_retAddr;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :373:26]</span></a>
<a name="1214"><span class="lineNum">    1214 </span><span class="lineNoCov">          0 :         if (_GEN_9)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</span></a>
<a name="1215"><span class="lineNum">    1215 </span><span class="lineCov">          8 :           spec_queue_20_ctr &lt;= realWriteEntry_next_ctr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :361:40]</span></a>
<a name="1216"><span class="lineNum">    1216 </span>            :         else    // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</a>
<a name="1217"><span class="lineNum">    1217 </span><span class="lineNoCov">          0 :           spec_queue_20_ctr &lt;= s3_missPushEntry_ctr; // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :367:26]</span></a>
<a name="1218"><span class="lineNum">    1218 </span><span class="lineCov">          8 :         spec_nos_20_flag &lt;= realNos_flag;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1219"><span class="lineNum">    1219 </span><span class="lineCov">          8 :         spec_nos_20_value &lt;= realNos_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1220"><span class="lineNum">    1220 </span>            :       end</a>
<a name="1221"><span class="lineNum">    1221 </span><span class="lineCov">         16 :       if (realPush &amp; realWriteAddr_value == 5'h15) begin    // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :378:28, :386:115, :388:21, :389:39]</span></a>
<a name="1222"><span class="lineNum">    1222 </span><span class="lineCov">          8 :         spec_queue_21_retAddr &lt;= realWriteEntry_retAddr;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :373:26]</span></a>
<a name="1223"><span class="lineNum">    1223 </span><span class="lineNoCov">          0 :         if (_GEN_9)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</span></a>
<a name="1224"><span class="lineNum">    1224 </span><span class="lineCov">          8 :           spec_queue_21_ctr &lt;= realWriteEntry_next_ctr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :361:40]</span></a>
<a name="1225"><span class="lineNum">    1225 </span>            :         else    // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</a>
<a name="1226"><span class="lineNum">    1226 </span><span class="lineNoCov">          0 :           spec_queue_21_ctr &lt;= s3_missPushEntry_ctr; // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :367:26]</span></a>
<a name="1227"><span class="lineNum">    1227 </span><span class="lineCov">          8 :         spec_nos_21_flag &lt;= realNos_flag;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1228"><span class="lineNum">    1228 </span><span class="lineCov">          8 :         spec_nos_21_value &lt;= realNos_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1229"><span class="lineNum">    1229 </span>            :       end</a>
<a name="1230"><span class="lineNum">    1230 </span><span class="lineCov">         16 :       if (realPush &amp; realWriteAddr_value == 5'h16) begin    // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :378:28, :386:115, :388:21, :389:39]</span></a>
<a name="1231"><span class="lineNum">    1231 </span><span class="lineCov">          8 :         spec_queue_22_retAddr &lt;= realWriteEntry_retAddr;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :373:26]</span></a>
<a name="1232"><span class="lineNum">    1232 </span><span class="lineNoCov">          0 :         if (_GEN_9)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</span></a>
<a name="1233"><span class="lineNum">    1233 </span><span class="lineCov">          8 :           spec_queue_22_ctr &lt;= realWriteEntry_next_ctr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :361:40]</span></a>
<a name="1234"><span class="lineNum">    1234 </span>            :         else    // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</a>
<a name="1235"><span class="lineNum">    1235 </span><span class="lineNoCov">          0 :           spec_queue_22_ctr &lt;= s3_missPushEntry_ctr; // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :367:26]</span></a>
<a name="1236"><span class="lineNum">    1236 </span><span class="lineCov">          8 :         spec_nos_22_flag &lt;= realNos_flag;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1237"><span class="lineNum">    1237 </span><span class="lineCov">          8 :         spec_nos_22_value &lt;= realNos_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1238"><span class="lineNum">    1238 </span>            :       end</a>
<a name="1239"><span class="lineNum">    1239 </span><span class="lineCov">         16 :       if (realPush &amp; realWriteAddr_value == 5'h17) begin    // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :378:28, :386:115, :388:21, :389:39]</span></a>
<a name="1240"><span class="lineNum">    1240 </span><span class="lineCov">          8 :         spec_queue_23_retAddr &lt;= realWriteEntry_retAddr;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :373:26]</span></a>
<a name="1241"><span class="lineNum">    1241 </span><span class="lineNoCov">          0 :         if (_GEN_9)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</span></a>
<a name="1242"><span class="lineNum">    1242 </span><span class="lineCov">          8 :           spec_queue_23_ctr &lt;= realWriteEntry_next_ctr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :361:40]</span></a>
<a name="1243"><span class="lineNum">    1243 </span>            :         else    // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</a>
<a name="1244"><span class="lineNum">    1244 </span><span class="lineNoCov">          0 :           spec_queue_23_ctr &lt;= s3_missPushEntry_ctr; // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :367:26]</span></a>
<a name="1245"><span class="lineNum">    1245 </span><span class="lineCov">          8 :         spec_nos_23_flag &lt;= realNos_flag;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1246"><span class="lineNum">    1246 </span><span class="lineCov">          8 :         spec_nos_23_value &lt;= realNos_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1247"><span class="lineNum">    1247 </span>            :       end</a>
<a name="1248"><span class="lineNum">    1248 </span><span class="lineCov">         16 :       if (realPush &amp; realWriteAddr_value == 5'h18) begin    // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :378:28, :386:115, :388:21, :389:39]</span></a>
<a name="1249"><span class="lineNum">    1249 </span><span class="lineCov">          8 :         spec_queue_24_retAddr &lt;= realWriteEntry_retAddr;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :373:26]</span></a>
<a name="1250"><span class="lineNum">    1250 </span><span class="lineNoCov">          0 :         if (_GEN_9)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</span></a>
<a name="1251"><span class="lineNum">    1251 </span><span class="lineCov">          8 :           spec_queue_24_ctr &lt;= realWriteEntry_next_ctr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :361:40]</span></a>
<a name="1252"><span class="lineNum">    1252 </span>            :         else    // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</a>
<a name="1253"><span class="lineNum">    1253 </span><span class="lineNoCov">          0 :           spec_queue_24_ctr &lt;= s3_missPushEntry_ctr; // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :367:26]</span></a>
<a name="1254"><span class="lineNum">    1254 </span><span class="lineCov">          8 :         spec_nos_24_flag &lt;= realNos_flag;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1255"><span class="lineNum">    1255 </span><span class="lineCov">          8 :         spec_nos_24_value &lt;= realNos_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1256"><span class="lineNum">    1256 </span>            :       end</a>
<a name="1257"><span class="lineNum">    1257 </span><span class="lineCov">         16 :       if (realPush &amp; realWriteAddr_value == 5'h19) begin    // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :378:28, :386:115, :388:21, :389:39]</span></a>
<a name="1258"><span class="lineNum">    1258 </span><span class="lineCov">          8 :         spec_queue_25_retAddr &lt;= realWriteEntry_retAddr;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :373:26]</span></a>
<a name="1259"><span class="lineNum">    1259 </span><span class="lineNoCov">          0 :         if (_GEN_9)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</span></a>
<a name="1260"><span class="lineNum">    1260 </span><span class="lineCov">          8 :           spec_queue_25_ctr &lt;= realWriteEntry_next_ctr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :361:40]</span></a>
<a name="1261"><span class="lineNum">    1261 </span>            :         else    // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</a>
<a name="1262"><span class="lineNum">    1262 </span><span class="lineNoCov">          0 :           spec_queue_25_ctr &lt;= s3_missPushEntry_ctr; // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :367:26]</span></a>
<a name="1263"><span class="lineNum">    1263 </span><span class="lineCov">          8 :         spec_nos_25_flag &lt;= realNos_flag;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1264"><span class="lineNum">    1264 </span><span class="lineCov">          8 :         spec_nos_25_value &lt;= realNos_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1265"><span class="lineNum">    1265 </span>            :       end</a>
<a name="1266"><span class="lineNum">    1266 </span><span class="lineCov">         16 :       if (realPush &amp; realWriteAddr_value == 5'h1A) begin    // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :378:28, :386:115, :388:21, :389:39]</span></a>
<a name="1267"><span class="lineNum">    1267 </span><span class="lineCov">          8 :         spec_queue_26_retAddr &lt;= realWriteEntry_retAddr;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :373:26]</span></a>
<a name="1268"><span class="lineNum">    1268 </span><span class="lineNoCov">          0 :         if (_GEN_9)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</span></a>
<a name="1269"><span class="lineNum">    1269 </span><span class="lineCov">          8 :           spec_queue_26_ctr &lt;= realWriteEntry_next_ctr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :361:40]</span></a>
<a name="1270"><span class="lineNum">    1270 </span>            :         else    // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</a>
<a name="1271"><span class="lineNum">    1271 </span><span class="lineNoCov">          0 :           spec_queue_26_ctr &lt;= s3_missPushEntry_ctr; // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :367:26]</span></a>
<a name="1272"><span class="lineNum">    1272 </span><span class="lineCov">          8 :         spec_nos_26_flag &lt;= realNos_flag;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1273"><span class="lineNum">    1273 </span><span class="lineCov">          8 :         spec_nos_26_value &lt;= realNos_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1274"><span class="lineNum">    1274 </span>            :       end</a>
<a name="1275"><span class="lineNum">    1275 </span><span class="lineCov">         16 :       if (realPush &amp; realWriteAddr_value == 5'h1B) begin    // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :378:28, :386:115, :388:21, :389:39]</span></a>
<a name="1276"><span class="lineNum">    1276 </span><span class="lineCov">          8 :         spec_queue_27_retAddr &lt;= realWriteEntry_retAddr;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :373:26]</span></a>
<a name="1277"><span class="lineNum">    1277 </span><span class="lineNoCov">          0 :         if (_GEN_9)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</span></a>
<a name="1278"><span class="lineNum">    1278 </span><span class="lineCov">          8 :           spec_queue_27_ctr &lt;= realWriteEntry_next_ctr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :361:40]</span></a>
<a name="1279"><span class="lineNum">    1279 </span>            :         else    // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</a>
<a name="1280"><span class="lineNum">    1280 </span><span class="lineNoCov">          0 :           spec_queue_27_ctr &lt;= s3_missPushEntry_ctr; // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :367:26]</span></a>
<a name="1281"><span class="lineNum">    1281 </span><span class="lineCov">          8 :         spec_nos_27_flag &lt;= realNos_flag;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1282"><span class="lineNum">    1282 </span><span class="lineCov">          8 :         spec_nos_27_value &lt;= realNos_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1283"><span class="lineNum">    1283 </span>            :       end</a>
<a name="1284"><span class="lineNum">    1284 </span><span class="lineCov">         16 :       if (realPush &amp; realWriteAddr_value == 5'h1C) begin    // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :378:28, :386:115, :388:21, :389:39]</span></a>
<a name="1285"><span class="lineNum">    1285 </span><span class="lineCov">          8 :         spec_queue_28_retAddr &lt;= realWriteEntry_retAddr;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :373:26]</span></a>
<a name="1286"><span class="lineNum">    1286 </span><span class="lineNoCov">          0 :         if (_GEN_9)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</span></a>
<a name="1287"><span class="lineNum">    1287 </span><span class="lineCov">          8 :           spec_queue_28_ctr &lt;= realWriteEntry_next_ctr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :361:40]</span></a>
<a name="1288"><span class="lineNum">    1288 </span>            :         else    // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</a>
<a name="1289"><span class="lineNum">    1289 </span><span class="lineNoCov">          0 :           spec_queue_28_ctr &lt;= s3_missPushEntry_ctr; // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :367:26]</span></a>
<a name="1290"><span class="lineNum">    1290 </span><span class="lineCov">          8 :         spec_nos_28_flag &lt;= realNos_flag;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1291"><span class="lineNum">    1291 </span><span class="lineCov">          8 :         spec_nos_28_value &lt;= realNos_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1292"><span class="lineNum">    1292 </span>            :       end</a>
<a name="1293"><span class="lineNum">    1293 </span><span class="lineCov">         16 :       if (realPush &amp; realWriteAddr_value == 5'h1D) begin    // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :378:28, :386:115, :388:21, :389:39]</span></a>
<a name="1294"><span class="lineNum">    1294 </span><span class="lineCov">          8 :         spec_queue_29_retAddr &lt;= realWriteEntry_retAddr;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :373:26]</span></a>
<a name="1295"><span class="lineNum">    1295 </span><span class="lineNoCov">          0 :         if (_GEN_9)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</span></a>
<a name="1296"><span class="lineNum">    1296 </span><span class="lineCov">          8 :           spec_queue_29_ctr &lt;= realWriteEntry_next_ctr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :361:40]</span></a>
<a name="1297"><span class="lineNum">    1297 </span>            :         else    // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</a>
<a name="1298"><span class="lineNum">    1298 </span><span class="lineNoCov">          0 :           spec_queue_29_ctr &lt;= s3_missPushEntry_ctr; // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :367:26]</span></a>
<a name="1299"><span class="lineNum">    1299 </span><span class="lineCov">          8 :         spec_nos_29_flag &lt;= realNos_flag;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1300"><span class="lineNum">    1300 </span><span class="lineCov">          8 :         spec_nos_29_value &lt;= realNos_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1301"><span class="lineNum">    1301 </span>            :       end</a>
<a name="1302"><span class="lineNum">    1302 </span><span class="lineCov">         12 :       if (realPush &amp; realWriteAddr_value == 5'h1E) begin    // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :378:28, :386:115, :388:21, :389:39]</span></a>
<a name="1303"><span class="lineNum">    1303 </span><span class="lineCov">          6 :         spec_queue_30_retAddr &lt;= realWriteEntry_retAddr;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :373:26]</span></a>
<a name="1304"><span class="lineNum">    1304 </span><span class="lineNoCov">          0 :         if (_GEN_9)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</span></a>
<a name="1305"><span class="lineNum">    1305 </span><span class="lineCov">          6 :           spec_queue_30_ctr &lt;= realWriteEntry_next_ctr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :361:40]</span></a>
<a name="1306"><span class="lineNum">    1306 </span>            :         else    // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</a>
<a name="1307"><span class="lineNum">    1307 </span><span class="lineNoCov">          0 :           spec_queue_30_ctr &lt;= s3_missPushEntry_ctr; // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :367:26]</span></a>
<a name="1308"><span class="lineNum">    1308 </span><span class="lineCov">          6 :         spec_nos_30_flag &lt;= realNos_flag;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1309"><span class="lineNum">    1309 </span><span class="lineCov">          6 :         spec_nos_30_value &lt;= realNos_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1310"><span class="lineNum">    1310 </span>            :       end</a>
<a name="1311"><span class="lineNum">    1311 </span><span class="lineCov">         12 :       if (realPush &amp; (&amp;realWriteAddr_value)) begin      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :378:28, :386:115, :388:21, :389:39]</span></a>
<a name="1312"><span class="lineNum">    1312 </span><span class="lineCov">          6 :         spec_queue_31_retAddr &lt;= realWriteEntry_retAddr;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :373:26]</span></a>
<a name="1313"><span class="lineNum">    1313 </span><span class="lineNoCov">          0 :         if (_GEN_9)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</span></a>
<a name="1314"><span class="lineNum">    1314 </span><span class="lineCov">          6 :           spec_queue_31_ctr &lt;= realWriteEntry_next_ctr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :361:40]</span></a>
<a name="1315"><span class="lineNum">    1315 </span>            :         else    // @[src/main/scala/xiangshan/frontend/newRAS.scala:373:26]</a>
<a name="1316"><span class="lineNum">    1316 </span><span class="lineNoCov">          0 :           spec_queue_31_ctr &lt;= s3_missPushEntry_ctr; // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :367:26]</span></a>
<a name="1317"><span class="lineNum">    1317 </span><span class="lineCov">          6 :         spec_nos_31_flag &lt;= realNos_flag;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1318"><span class="lineNum">    1318 </span><span class="lineCov">          6 :         spec_nos_31_value &lt;= realNos_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :382:22]</span></a>
<a name="1319"><span class="lineNum">    1319 </span>            :       end</a>
<a name="1320"><span class="lineNum">    1320 </span><span class="lineCov">          6 :       if (io_redirect_valid) begin      // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="1321"><span class="lineNum">    1321 </span><span class="lineCov">          3 :         ssp &lt;=</span></a>
<a name="1322"><span class="lineNum">    1322 </span><span class="lineCov">          3 :           ~io_redirect_isRet | (|io_redirect_meta_sctr)</span></a>
<a name="1323"><span class="lineNum">    1323 </span><span class="lineCov">          3 :             ? (~io_redirect_isCall | _GEN_10</span></a>
<a name="1324"><span class="lineNum">    1324 </span><span class="lineCov">          3 :                  ? io_redirect_meta_ssp</span></a>
<a name="1325"><span class="lineNum">    1325 </span><span class="lineCov">          3 :                  : 4'(io_redirect_meta_ssp + 4'h1))</span></a>
<a name="1326"><span class="lineNum">    1326 </span><span class="lineCov">          3 :             : inflightValid_8 ? 4'(io_redirect_meta_ssp - 4'h1) : _sctr_T_16;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:139:22, :157:41, :205:33, :206:33, :278:35, :397:{42,67}, :419:32, :421:61, :423:13, :427:13, :478:38, :520:11, :523:33, :526:32]</span></a>
<a name="1327"><span class="lineNum">    1327 </span><span class="lineCov">          3 :         sctr &lt;=</span></a>
<a name="1328"><span class="lineNum">    1328 </span><span class="lineCov">          3 :           io_redirect_isRet</span></a>
<a name="1329"><span class="lineNum">    1329 </span><span class="lineCov">          3 :             ? ((|io_redirect_meta_sctr)</span></a>
<a name="1330"><span class="lineNum">    1330 </span><span class="lineCov">          3 :                  ? 3'(io_redirect_meta_sctr - 3'h1)</span></a>
<a name="1331"><span class="lineNum">    1331 </span><span class="lineCov">          3 :                  : inflightValid_8</span></a>
<a name="1332"><span class="lineNum">    1332 </span><span class="lineCov">          3 :                      ? _GEN_2[io_redirect_meta_NOS_value][2:0]</span></a>
<a name="1333"><span class="lineNum">    1333 </span><span class="lineCov">          3 :                      : _GEN_5[_sctr_T_16][2:0])</span></a>
<a name="1334"><span class="lineNum">    1334 </span><span class="lineCov">          3 :             : io_redirect_isCall ? (_GEN_10 ? _sctr_T_12 : 3'h0) : io_redirect_meta_sctr;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:141:23, :157:41, :187:15, :189:15, :206:33, :246:117, :278:35, :397:{42,67}, :398:14, :401:14, :419:32, :420:{14,29}, :421:61, :424:14, :428:14, :521:12, :523:33, :526:32]</span></a>
<a name="1335"><span class="lineNum">    1335 </span><span class="lineCov">          3 :         TOSR_flag &lt;=</span></a>
<a name="1336"><span class="lineNum">    1336 </span><span class="lineCov">          3 :           _GEN_11</span></a>
<a name="1337"><span class="lineNum">    1337 </span><span class="lineCov">          3 :             ? io_redirect_meta_NOS_flag</span></a>
<a name="1338"><span class="lineNum">    1338 </span><span class="lineCov">          3 :             : io_redirect_isCall</span></a>
<a name="1339"><span class="lineNum">    1339 </span><span class="lineCov">          3 :                 ? io_redirect_meta_TOSW_flag</span></a>
<a name="1340"><span class="lineNum">    1340 </span><span class="lineCov">          3 :                 : io_redirect_meta_TOSR_flag;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:142:23, :394:12, :415:52, :416:14, :518:12, :523:33, :526:32]</span></a>
<a name="1341"><span class="lineNum">    1341 </span><span class="lineCov">          3 :         TOSR_value &lt;=</span></a>
<a name="1342"><span class="lineNum">    1342 </span><span class="lineCov">          3 :           _GEN_11</span></a>
<a name="1343"><span class="lineNum">    1343 </span><span class="lineCov">          3 :             ? io_redirect_meta_NOS_value</span></a>
<a name="1344"><span class="lineNum">    1344 </span><span class="lineCov">          3 :             : io_redirect_isCall</span></a>
<a name="1345"><span class="lineNum">    1345 </span><span class="lineCov">          3 :                 ? io_redirect_meta_TOSW_value</span></a>
<a name="1346"><span class="lineNum">    1346 </span><span class="lineCov">          3 :                 : io_redirect_meta_TOSR_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:142:23, :394:12, :415:52, :416:14, :518:12, :523:33, :526:32]</span></a>
<a name="1347"><span class="lineNum">    1347 </span><span class="lineCov">          3 :         TOSW_flag &lt;= io_redirect_isCall ? _GEN_76[5] : io_redirect_meta_TOSW_flag;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:143:23, :395:12, :519:12, :523:33, utility/src/main/scala/utility/CircularQueuePtr.scala:39:{46,59}]</span></a>
<a name="1348"><span class="lineNum">    1348 </span><span class="lineCov">          3 :         TOSW_value &lt;= io_redirect_isCall ? _GEN_76[4:0] : io_redirect_meta_TOSW_value;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:143:23, :395:12, :519:12, :523:33, utility/src/main/scala/utility/CircularQueuePtr.scala:39:{46,59}]</span></a>
<a name="1349"><span class="lineNum">    1349 </span>            :       end</a>
<a name="1350"><span class="lineNum">    1350 </span><span class="lineCov">         12 :       else if (io_s3_cancel) begin      // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="1351"><span class="lineNum">    1351 </span><span class="lineCov">          6 :         ssp &lt;=</span></a>
<a name="1352"><span class="lineNum">    1352 </span><span class="lineCov">          6 :           ~io_s3_missed_push | _GEN_79</span></a>
<a name="1353"><span class="lineNum">    1353 </span><span class="lineCov">          6 :             ? (~io_s3_missed_pop | (|io_s3_meta_sctr)</span></a>
<a name="1354"><span class="lineNum">    1354 </span><span class="lineCov">          6 :                  ? io_s3_meta_ssp</span></a>
<a name="1355"><span class="lineNum">    1355 </span><span class="lineCov">          6 :                  : inflightValid_6 ? 4'(io_s3_meta_ssp - 4'h1) : _sctr_T_8)</span></a>
<a name="1356"><span class="lineNum">    1356 </span><span class="lineCov">          6 :             : 4'(io_s3_meta_ssp + 4'h1);        // @[src/main/scala/xiangshan/frontend/newRAS.scala:139:22, :157:41, :205:33, :206:33, :335:31, :373:26, :397:{42,67}, :419:32, :421:61, :423:13, :427:13, :451:11, :455:31, :458:32, :478:38]</span></a>
<a name="1357"><span class="lineNum">    1357 </span><span class="lineCov">          6 :         sctr &lt;=</span></a>
<a name="1358"><span class="lineNum">    1358 </span><span class="lineCov">          6 :           io_s3_missed_push</span></a>
<a name="1359"><span class="lineNum">    1359 </span><span class="lineCov">          6 :             ? (_GEN_79 ? _sctr_T_10 : 3'h0)</span></a>
<a name="1360"><span class="lineNum">    1360 </span><span class="lineCov">          6 :             : io_s3_missed_pop</span></a>
<a name="1361"><span class="lineNum">    1361 </span><span class="lineCov">          6 :                 ? ((|io_s3_meta_sctr)</span></a>
<a name="1362"><span class="lineNum">    1362 </span><span class="lineCov">          6 :                      ? 3'(io_s3_meta_sctr - 3'h1)</span></a>
<a name="1363"><span class="lineNum">    1363 </span><span class="lineCov">          6 :                      : inflightValid_6</span></a>
<a name="1364"><span class="lineNum">    1364 </span><span class="lineCov">          6 :                          ? _GEN_2[io_s3_meta_NOS_value][2:0]</span></a>
<a name="1365"><span class="lineNum">    1365 </span><span class="lineCov">          6 :                          : _GEN_5[_sctr_T_8][2:0])</span></a>
<a name="1366"><span class="lineNum">    1366 </span><span class="lineCov">          6 :                 : io_s3_meta_sctr;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:141:23, :157:41, :187:15, :189:15, :206:33, :335:31, :367:115, :397:{42,67}, :398:14, :401:14, :419:32, :420:{14,29}, :421:61, :424:14, :428:14, :452:12, :455:31, :458:32]</span></a>
<a name="1367"><span class="lineNum">    1367 </span><span class="lineCov">          6 :         TOSR_flag &lt;=</span></a>
<a name="1368"><span class="lineNum">    1368 </span><span class="lineCov">          6 :           io_s3_missed_push</span></a>
<a name="1369"><span class="lineNum">    1369 </span><span class="lineCov">          6 :             ? io_s3_meta_TOSW_flag</span></a>
<a name="1370"><span class="lineNum">    1370 </span><span class="lineCov">          6 :             : _GEN_77 ? io_s3_meta_NOS_flag : io_s3_meta_TOSR_flag;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:142:23, :394:12, :415:52, :416:14, :449:12, :455:31, :458:32]</span></a>
<a name="1371"><span class="lineNum">    1371 </span><span class="lineCov">          6 :         TOSR_value &lt;=</span></a>
<a name="1372"><span class="lineNum">    1372 </span><span class="lineCov">          6 :           io_s3_missed_push</span></a>
<a name="1373"><span class="lineNum">    1373 </span><span class="lineCov">          6 :             ? io_s3_meta_TOSW_value</span></a>
<a name="1374"><span class="lineNum">    1374 </span><span class="lineCov">          6 :             : _GEN_77 ? io_s3_meta_NOS_value : io_s3_meta_TOSR_value;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:142:23, :394:12, :415:52, :416:14, :449:12, :455:31, :458:32]</span></a>
<a name="1375"><span class="lineNum">    1375 </span><span class="lineCov">          6 :         TOSW_flag &lt;= io_s3_missed_push ? _GEN_78[5] : io_s3_meta_TOSW_flag;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:143:23, :395:12, :450:12, :458:32, utility/src/main/scala/utility/CircularQueuePtr.scala:39:{46,59}]</span></a>
<a name="1376"><span class="lineNum">    1376 </span><span class="lineCov">          6 :         TOSW_value &lt;= io_s3_missed_push ? _GEN_78[4:0] : io_s3_meta_TOSW_value;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:143:23, :395:12, :450:12, :458:32, utility/src/main/scala/utility/CircularQueuePtr.scala:39:{46,59}]</span></a>
<a name="1377"><span class="lineNum">    1377 </span>            :       end</a>
<a name="1378"><span class="lineNum">    1378 </span><span class="lineCov">       2322 :       else begin        // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="1379"><span class="lineNum">    1379 </span><span class="lineCov">       4474 :         if (~io_spec_pop_valid | (|sctr)) begin // @[src/main/scala/xiangshan/frontend/newRAS.scala:141:23, :306:18, :410:31, :419:32, :432:30]</span></a>
<a name="1380"><span class="lineNum">    1380 </span><span class="lineCov">        298 :           if (~io_spec_push_valid | _GEN_12) begin      // @[src/main/scala/xiangshan/frontend/newRAS.scala:139:22, :397:{42,67}, :410:31]</span></a>
<a name="1381"><span class="lineNum">    1381 </span>            :           end</a>
<a name="1382"><span class="lineNum">    1382 </span>            :           else  // @[src/main/scala/xiangshan/frontend/newRAS.scala:139:22, :397:67, :410:31]</a>
<a name="1383"><span class="lineNum">    1383 </span><span class="lineCov">        298 :             ssp &lt;= 4'(ssp + 4'h1);   // @[src/main/scala/xiangshan/frontend/newRAS.scala:139:22, :205:33, :478:38]</span></a>
<a name="1384"><span class="lineNum">    1384 </span>            :         end</a>
<a name="1385"><span class="lineNum">    1385 </span><span class="lineCov">         37 :         else if (inflightValid_4)       // @[src/main/scala/xiangshan/frontend/newRAS.scala:157:41]</span></a>
<a name="1386"><span class="lineNum">    1386 </span><span class="lineCov">         48 :           ssp &lt;= 4'(ssp - 4'h1);     // @[src/main/scala/xiangshan/frontend/newRAS.scala:139:22, :206:33]</span></a>
<a name="1387"><span class="lineNum">    1387 </span>            :         else    // @[src/main/scala/xiangshan/frontend/newRAS.scala:157:41]</a>
<a name="1388"><span class="lineNum">    1388 </span><span class="lineCov">         37 :           ssp &lt;= _sctr_T_4;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:139:22, :206:33]</span></a>
<a name="1389"><span class="lineNum">    1389 </span><span class="lineCov">        170 :         if (io_spec_pop_valid) begin    // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="1390"><span class="lineNum">    1390 </span><span class="lineNoCov">          0 :           if (|sctr)    // @[src/main/scala/xiangshan/frontend/newRAS.scala:141:23, :306:18]</span></a>
<a name="1391"><span class="lineNum">    1391 </span><span class="lineNoCov">          0 :             sctr &lt;= 3'(sctr - 3'h1); // @[src/main/scala/xiangshan/frontend/newRAS.scala:141:23, :420:29]</span></a>
<a name="1392"><span class="lineNum">    1392 </span>            :           else  // @[src/main/scala/xiangshan/frontend/newRAS.scala:306:18]</a>
<a name="1393"><span class="lineNum">    1393 </span><span class="lineCov">         85 :             sctr &lt;= inflightValid_4 ? _GEN_2[topNos_value][2:0] : _GEN_5[_sctr_T_4][2:0];    // @[src/main/scala/xiangshan/frontend/newRAS.scala:141:23, :157:41, :170:33, :171:15, :173:15, :187:15, :189:15, :206:33, :421:61, :424:14, :428:14]</span></a>
<a name="1394"><span class="lineNum">    1394 </span>            :         end</a>
<a name="1395"><span class="lineNum">    1395 </span><span class="lineCov">        610 :         else if (io_spec_push_valid) begin      // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="1396"><span class="lineNum">    1396 </span><span class="lineCov">         14 :           if (_GEN_12)  // @[src/main/scala/xiangshan/frontend/newRAS.scala:397:42]</span></a>
<a name="1397"><span class="lineNum">    1397 </span><span class="lineCov">          7 :             sctr &lt;= _sctr_T; // @[src/main/scala/xiangshan/frontend/newRAS.scala:141:23, :247:81]</span></a>
<a name="1398"><span class="lineNum">    1398 </span>            :           else  // @[src/main/scala/xiangshan/frontend/newRAS.scala:397:42]</a>
<a name="1399"><span class="lineNum">    1399 </span><span class="lineCov">        298 :             sctr &lt;= 3'h0;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:141:23]</span></a>
<a name="1400"><span class="lineNum">    1400 </span>            :         end</a>
<a name="1401"><span class="lineNum">    1401 </span><span class="lineCov">        102 :         if (io_spec_pop_valid &amp; (TOSR_flag ^ BOS_flag ^ _GEN)</span></a>
<a name="1402"><span class="lineNum">    1402 </span><span class="lineCov">         51 :             &amp; (TOSR_flag ^ TOSW_flag ^ TOSR_value &lt; TOSW_value)) begin   // @[src/main/scala/xiangshan/frontend/newRAS.scala:142:23, :143:23, :144:22, :157:13, :410:31, :415:52, :416:14, :432:30, utility/src/main/scala/utility/CircularQueuePtr.scala:73:30, :74:19]</span></a>
<a name="1403"><span class="lineNum">    1403 </span><span class="lineCov">         51 :           TOSR_flag &lt;= topNos_flag;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:142:23, :170:33, :171:15, :173:15]</span></a>
<a name="1404"><span class="lineNum">    1404 </span><span class="lineNoCov">          0 :           if (writeBypassValid) // @[src/main/scala/xiangshan/frontend/newRAS.scala:151:35]</span></a>
<a name="1405"><span class="lineNum">    1405 </span><span class="lineNoCov">          0 :             TOSR_value &lt;= writeBypassNos_value;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:142:23, :149:29]</span></a>
<a name="1406"><span class="lineNum">    1406 </span>            :           else  // @[src/main/scala/xiangshan/frontend/newRAS.scala:151:35]</a>
<a name="1407"><span class="lineNum">    1407 </span><span class="lineCov">         51 :             TOSR_value &lt;= _GEN_8;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:142:23, :173:15]</span></a>
<a name="1408"><span class="lineNum">    1408 </span>            :         end</a>
<a name="1409"><span class="lineNum">    1409 </span><span class="lineCov">        610 :         else if (io_spec_push_valid) begin      // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="1410"><span class="lineNum">    1410 </span><span class="lineCov">        305 :           TOSR_flag &lt;= TOSW_flag;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:142:23, :143:23]</span></a>
<a name="1411"><span class="lineNum">    1411 </span><span class="lineCov">        305 :           TOSR_value &lt;= TOSW_value;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:142:23, :143:23]</span></a>
<a name="1412"><span class="lineNum">    1412 </span>            :         end</a>
<a name="1413"><span class="lineNum">    1413 </span><span class="lineCov">        610 :         if (io_spec_push_valid) begin   // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="1414"><span class="lineNum">    1414 </span><span class="lineCov">        305 :           TOSW_flag &lt;= _GEN_80[5];   // @[src/main/scala/xiangshan/frontend/newRAS.scala:143:23, utility/src/main/scala/utility/CircularQueuePtr.scala:39:{46,59}]</span></a>
<a name="1415"><span class="lineNum">    1415 </span><span class="lineCov">        305 :           TOSW_value &lt;= _GEN_80[4:0];        // @[src/main/scala/xiangshan/frontend/newRAS.scala:143:23, utility/src/main/scala/utility/CircularQueuePtr.scala:39:{46,59}]</span></a>
<a name="1416"><span class="lineNum">    1416 </span>            :         end</a>
<a name="1417"><span class="lineNum">    1417 </span>            :       end</a>
<a name="1418"><span class="lineNum">    1418 </span><span class="lineNoCov">          0 :       if (_GEN_75) begin        // @[src/main/scala/xiangshan/frontend/newRAS.scala:404:46, :405:13, :490:33, :517:30, :523:33]</span></a>
<a name="1419"><span class="lineNum">    1419 </span><span class="lineNoCov">          0 :         BOS_flag &lt;= _BOS_new_ptr_T_16[5];    // @[src/main/scala/xiangshan/frontend/newRAS.scala:144:22, utility/src/main/scala/utility/CircularQueuePtr.scala:39:{46,59}]</span></a>
<a name="1420"><span class="lineNum">    1420 </span><span class="lineNoCov">          0 :         BOS_value &lt;= _BOS_new_ptr_T_16[4:0]; // @[src/main/scala/xiangshan/frontend/newRAS.scala:144:22, utility/src/main/scala/utility/CircularQueuePtr.scala:39:{46,59}]</span></a>
<a name="1421"><span class="lineNum">    1421 </span>            :       end</a>
<a name="1422"><span class="lineNum">    1422 </span><span class="lineCov">        146 :       else if (_GEN_73) begin   // @[src/main/scala/xiangshan/frontend/newRAS.scala:447:25, :490:33, :508:80, :509:13]</span></a>
<a name="1423"><span class="lineNum">    1423 </span><span class="lineCov">         73 :         BOS_flag &lt;= _BOS_new_ptr_T_11[5];    // @[src/main/scala/xiangshan/frontend/newRAS.scala:144:22, utility/src/main/scala/utility/CircularQueuePtr.scala:39:{46,59}]</span></a>
<a name="1424"><span class="lineNum">    1424 </span><span class="lineCov">         73 :         BOS_value &lt;= _BOS_new_ptr_T_11[4:0]; // @[src/main/scala/xiangshan/frontend/newRAS.scala:144:22, utility/src/main/scala/utility/CircularQueuePtr.scala:39:{46,59}]</span></a>
<a name="1425"><span class="lineNum">    1425 </span>            :       end</a>
<a name="1426"><span class="lineNum">    1426 </span><span class="lineNoCov">          0 :       else if (io_s3_cancel &amp; io_s3_missed_push &amp; _GEN_23) begin        // @[src/main/scala/xiangshan/frontend/newRAS.scala:404:46, :405:13, :410:31, :447:25, :458:32, utility/src/main/scala/utility/CircularQueuePtr.scala:61:47]</span></a>
<a name="1427"><span class="lineNum">    1427 </span><span class="lineNoCov">          0 :         BOS_flag &lt;= _BOS_new_ptr_T_6[5];     // @[src/main/scala/xiangshan/frontend/newRAS.scala:144:22, utility/src/main/scala/utility/CircularQueuePtr.scala:39:{46,59}]</span></a>
<a name="1428"><span class="lineNum">    1428 </span><span class="lineNoCov">          0 :         BOS_value &lt;= _BOS_new_ptr_T_6[4:0];  // @[src/main/scala/xiangshan/frontend/newRAS.scala:144:22, utility/src/main/scala/utility/CircularQueuePtr.scala:39:{46,59}]</span></a>
<a name="1429"><span class="lineNum">    1429 </span>            :       end</a>
<a name="1430"><span class="lineNum">    1430 </span><span class="lineNoCov">          0 :       else if (_GEN_21) begin   // @[src/main/scala/xiangshan/frontend/newRAS.scala:144:22, :404:46, :405:13, :410:31]</span></a>
<a name="1431"><span class="lineNum">    1431 </span><span class="lineNoCov">          0 :         BOS_flag &lt;= _BOS_new_ptr_T_1[5];     // @[src/main/scala/xiangshan/frontend/newRAS.scala:144:22, utility/src/main/scala/utility/CircularQueuePtr.scala:39:{46,59}]</span></a>
<a name="1432"><span class="lineNum">    1432 </span><span class="lineNoCov">          0 :         BOS_value &lt;= _BOS_new_ptr_T_1[4:0];  // @[src/main/scala/xiangshan/frontend/newRAS.scala:144:22, utility/src/main/scala/utility/CircularQueuePtr.scala:39:{46,59}]</span></a>
<a name="1433"><span class="lineNum">    1433 </span>            :       end</a>
<a name="1434"><span class="lineNum">    1434 </span><span class="lineCov">       2331 :       spec_overflowed &lt;=</span></a>
<a name="1435"><span class="lineNum">    1435 </span><span class="lineCov">       2331 :         _GEN_75 | ~_GEN_73</span></a>
<a name="1436"><span class="lineNum">    1436 </span><span class="lineCov">       2331 :         &amp; (io_s3_cancel &amp; io_s3_missed_push</span></a>
<a name="1437"><span class="lineNum">    1437 </span><span class="lineCov">       2331 :              ? _GEN_23 | _GEN_21 | spec_overflowed</span></a>
<a name="1438"><span class="lineNum">    1438 </span><span class="lineCov">       2331 :              : _GEN_21 | spec_overflowed);      // @[src/main/scala/xiangshan/frontend/newRAS.scala:144:22, :146:34, :404:46, :405:13, :406:25, :410:31, :447:25, :458:32, :490:33, :508:80, :509:13, :510:25, :517:30, :523:33, utility/src/main/scala/utility/CircularQueuePtr.scala:61:47]</span></a>
<a name="1439"><span class="lineNum">    1439 </span><span class="lineCov">       2331 :       writeBypassValid &lt;= writeBypassValidWire;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:151:35, :216:52, :218:24, :219:37]</span></a>
<a name="1440"><span class="lineNum">    1440 </span><span class="lineCov">       2331 :       timingTop_retAddr &lt;=</span></a>
<a name="1441"><span class="lineNum">    1441 </span><span class="lineCov">       2331 :         writeBypassValidWire</span></a>
<a name="1442"><span class="lineNum">    1442 </span><span class="lineCov">       2331 :           ? (_realPush_T_4 | io_spec_push_valid</span></a>
<a name="1443"><span class="lineNum">    1443 </span><span class="lineCov">       2331 :                ? writeEntry_retAddr</span></a>
<a name="1444"><span class="lineNum">    1444 </span><span class="lineCov">       2331 :                : writeBypassEntry_retAddr)</span></a>
<a name="1445"><span class="lineNum">    1445 </span><span class="lineCov">       2331 :           : io_redirect_valid &amp; io_redirect_isRet</span></a>
<a name="1446"><span class="lineNum">    1446 </span><span class="lineCov">       2331 :               ? ((io_redirect_meta_NOS_flag ^ BOS_flag ^ _GEN_13)</span></a>
<a name="1447"><span class="lineNum">    1447 </span><span class="lineCov">       2331 :                  &amp; (io_redirect_meta_NOS_flag ^ io_redirect_meta_TOSW_flag</span></a>
<a name="1448"><span class="lineNum">    1448 </span><span class="lineCov">       2331 :                     ^ io_redirect_meta_NOS_value &lt; io_redirect_meta_TOSW_value)</span></a>
<a name="1449"><span class="lineNum">    1449 </span><span class="lineCov">       2331 :                    ? _GEN_0[io_redirect_meta_NOS_value]</span></a>
<a name="1450"><span class="lineNum">    1450 </span><span class="lineCov">       2331 :                    : _GEN_3[(|io_redirect_meta_sctr)</span></a>
<a name="1451"><span class="lineNum">    1451 </span><span class="lineCov">       2331 :                               ? io_redirect_meta_ssp</span></a>
<a name="1452"><span class="lineNum">    1452 </span><span class="lineCov">       2331 :                               : _GEN_14</span></a>
<a name="1453"><span class="lineNum">    1453 </span><span class="lineCov">       2331 :                                 &amp; (io_redirect_meta_NOS_flag ^ TOSW_flag</span></a>
<a name="1454"><span class="lineNum">    1454 </span><span class="lineCov">       2331 :                                    ^ io_redirect_meta_NOS_value &lt; TOSW_value)</span></a>
<a name="1455"><span class="lineNum">    1455 </span><span class="lineCov">       2331 :                                   ? 4'(io_redirect_meta_ssp - 4'h1)</span></a>
<a name="1456"><span class="lineNum">    1456 </span><span class="lineCov">       2331 :                                   : 4'(io_redirect_meta_ssp - 4'h1)])</span></a>
<a name="1457"><span class="lineNum">    1457 </span><span class="lineCov">       2331 :               : io_redirect_valid</span></a>
<a name="1458"><span class="lineNum">    1458 </span><span class="lineCov">       2331 :                   ? ((differentFlag_15 ^ ~compare_15) &amp; (differentFlag_16 ^ compare_16)</span></a>
<a name="1459"><span class="lineNum">    1459 </span><span class="lineCov">       2331 :                        ? _GEN_0[io_redirect_meta_TOSR_value]</span></a>
<a name="1460"><span class="lineNum">    1460 </span><span class="lineCov">       2331 :                        : _GEN_3[io_redirect_meta_ssp])</span></a>
<a name="1461"><span class="lineNum">    1461 </span><span class="lineCov">       2331 :                   : io_spec_pop_valid</span></a>
<a name="1462"><span class="lineNum">    1462 </span><span class="lineCov">       2331 :                       ? ((topNos_flag ^ BOS_flag ^ _GEN_15)</span></a>
<a name="1463"><span class="lineNum">    1463 </span><span class="lineCov">       2331 :                          &amp; (topNos_flag ^ TOSW_flag ^ topNos_value &lt; TOSW_value)</span></a>
<a name="1464"><span class="lineNum">    1464 </span><span class="lineCov">       2331 :                            ? _GEN_0[topNos_value]</span></a>
<a name="1465"><span class="lineNum">    1465 </span><span class="lineCov">       2331 :                            : _GEN_3[(|sctr)</span></a>
<a name="1466"><span class="lineNum">    1466 </span><span class="lineCov">       2331 :                                       ? ssp</span></a>
<a name="1467"><span class="lineNum">    1467 </span><span class="lineCov">       2331 :                                       : _GEN_16</span></a>
<a name="1468"><span class="lineNum">    1468 </span><span class="lineCov">       2331 :                                         &amp; (topNos_flag ^ TOSW_flag</span></a>
<a name="1469"><span class="lineNum">    1469 </span><span class="lineCov">       2331 :                                            ^ topNos_value &lt; TOSW_value)</span></a>
<a name="1470"><span class="lineNum">    1470 </span><span class="lineCov">       2331 :                                           ? 4'(ssp - 4'h1)</span></a>
<a name="1471"><span class="lineNum">    1471 </span><span class="lineCov">       2331 :                                           : 4'(ssp - 4'h1)])</span></a>
<a name="1472"><span class="lineNum">    1472 </span><span class="lineCov">       2331 :                       : realPush</span></a>
<a name="1473"><span class="lineNum">    1473 </span><span class="lineCov">       2331 :                           ? realWriteEntry_retAddr</span></a>
<a name="1474"><span class="lineNum">    1474 </span><span class="lineCov">       2331 :                           : io_s3_cancel</span></a>
<a name="1475"><span class="lineNum">    1475 </span><span class="lineCov">       2331 :                               ? (io_s3_missed_push</span></a>
<a name="1476"><span class="lineNum">    1476 </span><span class="lineCov">       2331 :                                    ? io_s3_pushAddr</span></a>
<a name="1477"><span class="lineNum">    1477 </span><span class="lineCov">       2331 :                                    : io_s3_missed_pop</span></a>
<a name="1478"><span class="lineNum">    1478 </span><span class="lineCov">       2331 :                                        ? ((io_s3_meta_NOS_flag ^ BOS_flag ^ _GEN_17)</span></a>
<a name="1479"><span class="lineNum">    1479 </span><span class="lineCov">       2331 :                                           &amp; (io_s3_meta_NOS_flag ^ io_s3_meta_TOSW_flag</span></a>
<a name="1480"><span class="lineNum">    1480 </span><span class="lineCov">       2331 :                                              ^ io_s3_meta_NOS_value &lt; io_s3_meta_TOSW_value)</span></a>
<a name="1481"><span class="lineNum">    1481 </span><span class="lineCov">       2331 :                                             ? _GEN_0[io_s3_meta_NOS_value]</span></a>
<a name="1482"><span class="lineNum">    1482 </span><span class="lineCov">       2331 :                                             : _GEN_3[(|io_s3_meta_sctr)</span></a>
<a name="1483"><span class="lineNum">    1483 </span><span class="lineCov">       2331 :                                                        ? io_s3_meta_ssp</span></a>
<a name="1484"><span class="lineNum">    1484 </span><span class="lineCov">       2331 :                                                        : _GEN_18</span></a>
<a name="1485"><span class="lineNum">    1485 </span><span class="lineCov">       2331 :                                                          &amp; (io_s3_meta_NOS_flag</span></a>
<a name="1486"><span class="lineNum">    1486 </span><span class="lineCov">       2331 :                                                             ^ io_s3_meta_TOSW_flag</span></a>
<a name="1487"><span class="lineNum">    1487 </span><span class="lineCov">       2331 :                                                             ^ io_s3_meta_NOS_value &lt; io_s3_meta_TOSW_value)</span></a>
<a name="1488"><span class="lineNum">    1488 </span><span class="lineCov">       2331 :                                                            ? 4'(io_s3_meta_ssp - 4'h1)</span></a>
<a name="1489"><span class="lineNum">    1489 </span><span class="lineCov">       2331 :                                                            : 4'(io_s3_meta_ssp - 4'h1)])</span></a>
<a name="1490"><span class="lineNum">    1490 </span><span class="lineCov">       2331 :                                        : (differentFlag_10 ^ ~compare_10)</span></a>
<a name="1491"><span class="lineNum">    1491 </span><span class="lineCov">       2331 :                                          &amp; (differentFlag_11 ^ compare_11)</span></a>
<a name="1492"><span class="lineNum">    1492 </span><span class="lineCov">       2331 :                                            ? _GEN_0[io_s3_meta_TOSR_value]</span></a>
<a name="1493"><span class="lineNum">    1493 </span><span class="lineCov">       2331 :                                            : _GEN_3[io_s3_meta_ssp])</span></a>
<a name="1494"><span class="lineNum">    1494 </span><span class="lineCov">       2331 :                               : (TOSR_flag ^ BOS_flag ^ _GEN)</span></a>
<a name="1495"><span class="lineNum">    1495 </span><span class="lineCov">       2331 :                                 &amp; (TOSR_flag ^ TOSW_flag ^ TOSR_value &lt; TOSW_value)</span></a>
<a name="1496"><span class="lineNum">    1496 </span><span class="lineCov">       2331 :                                   ? _GEN_1</span></a>
<a name="1497"><span class="lineNum">    1497 </span><span class="lineCov">       2331 :                                   : _GEN_4;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:139:22, :141:23, :142:23, :143:23, :144:22, :148:31, :157:{13,41}, :170:33, :171:15, :173:15, :187:15, :189:15, :192:54, :193:15, :195:15, :206:33, :216:{29,52}, :218:24, :219:37, :244:30, :259:28, :262:33, :263:{55,78}, :264:19, :267:19, :271:{36,58}, :278:{35,42}, :280:19, :281:51, :282:19, :285:19, :289:17, :290:37, :297:17, :299:37, :306:{18,25}, :308:16, :309:48, :310:16, :313:16, :317:17, :318:28, :320:17, :321:32, :323:17, :324:32, :326:19, :329:38, :335:{31,38}, :337:24, :338:65, :339:24, :342:24, :346:19, :354:17, :373:26, :386:115, utility/src/main/scala/utility/CircularQueuePtr.scala:72:35, :73:30, :74:19]</span></a>
<a name="1498"><span class="lineNum">    1498 </span>            :     end</a>
<a name="1499"><span class="lineNum">    1499 </span>            :   end // always @(posedge, posedge)</a>
<a name="1500"><span class="lineNum">    1500 </span><span class="lineCov">        679 :   wire [7:0]        writeEntry_ctr =</span></a>
<a name="1501"><span class="lineNum">    1501 </span>            :     {5'h0,</a>
<a name="1502"><span class="lineNum">    1502 </span>            :      _realPush_T_4</a>
<a name="1503"><span class="lineNum">    1503 </span>            :        ? (_writeEntry_ctr_T_1</a>
<a name="1504"><span class="lineNum">    1504 </span>            :           &amp; (redirectTopEntry_inflightValid</a>
<a name="1505"><span class="lineNum">    1505 </span>            :                ? _GEN_2[io_redirect_meta_TOSR_value]</a>
<a name="1506"><span class="lineNum">    1506 </span>            :                : _GEN_5[io_redirect_meta_ssp]) &lt; 8'h7</a>
<a name="1507"><span class="lineNum">    1507 </span>            :             ? _sctr_T_12</a>
<a name="1508"><span class="lineNum">    1508 </span>            :             : 3'h0)</a>
<a name="1509"><span class="lineNum">    1509 </span>            :        : _writeEntry_ctr_T_7</a>
<a name="1510"><span class="lineNum">    1510 </span>            :          &amp; (writeBypassValid</a>
<a name="1511"><span class="lineNum">    1511 </span>            :               ? writeBypassEntry_ctr</a>
<a name="1512"><span class="lineNum">    1512 </span>            :               : topEntry_inflightValid ? _GEN_2[TOSR_value] : _GEN_5[ssp]) &lt; 8'h7</a>
<a name="1513"><span class="lineNum">    1513 </span>            :            ? _sctr_T</a>
<a name="1514"><span class="lineNum">    1514 </span>            :            : 3'h0};     // @[src/main/scala/xiangshan/frontend/newRAS.scala:139:22, :141:23, :142:23, :148:31, :151:35, :157:41, :184:33, :185:15, :186:61, :187:15, :189:15, :192:54, :193:15, :195:15, :216:29, :245:{20,26}, :246:{10,36,61,85,117}, :247:{10,28,50,66,81}, :260:41]</a>
<a name="1515"><span class="lineNum">    1515 </span><span class="lineCov">       4696 :   always @(posedge clock) begin // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9]</span></a>
<a name="1516"><span class="lineNum">    1516 </span><span class="lineCov">        614 :     if (io_spec_push_valid | _realPush_T_4) begin       // @[src/main/scala/xiangshan/frontend/newRAS.scala:216:29, :252:30]</span></a>
<a name="1517"><span class="lineNum">    1517 </span><span class="lineCov">        307 :       writeBypassEntry_retAddr &lt;= writeEntry_retAddr;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:148:31, :244:30]</span></a>
<a name="1518"><span class="lineNum">    1518 </span><span class="lineCov">        307 :       writeBypassEntry_ctr &lt;= writeEntry_ctr;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:148:31, :245:20]</span></a>
<a name="1519"><span class="lineNum">    1519 </span><span class="lineCov">        307 :       writeBypassNos_flag &lt;= _realPush_T_4 ? io_redirect_meta_NOS_flag : TOSR_flag;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:142:23, :149:29, :216:29, :249:20]</span></a>
<a name="1520"><span class="lineNum">    1520 </span><span class="lineCov">        307 :       writeBypassNos_value &lt;= _realPush_T_4 ? io_redirect_meta_NOS_value : TOSR_value;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:142:23, :149:29, :216:29, :249:20]</span></a>
<a name="1521"><span class="lineNum">    1521 </span>            :     end</a>
<a name="1522"><span class="lineNum">    1522 </span><span class="lineCov">        120 :     if (io_s2_fire | io_redirect_isCall) begin  // @[src/main/scala/xiangshan/frontend/newRAS.scala:361:64]</span></a>
<a name="1523"><span class="lineNum">    1523 </span><span class="lineCov">       2228 :       realWriteEntry_next_retAddr &lt;= writeEntry_retAddr;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:244:30, :361:40]</span></a>
<a name="1524"><span class="lineNum">    1524 </span><span class="lineCov">       2228 :       realWriteEntry_next_ctr &lt;= writeEntry_ctr;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:245:20, :361:40]</span></a>
<a name="1525"><span class="lineNum">    1525 </span>            :     end</a>
<a name="1526"><span class="lineNum">    1526 </span><span class="lineCov">        120 :     if (io_s2_fire | _realPush_T_4)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:216:29, :377:126]</span></a>
<a name="1527"><span class="lineNum">    1527 </span><span class="lineCov">       2228 :       realWriteAddr_next_value &lt;=</span></a>
<a name="1528"><span class="lineNum">    1528 </span><span class="lineCov">       2228 :         _realPush_T_4 ? io_redirect_meta_TOSW_value : TOSW_value;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:143:23, :216:29, :377:{39,43}]</span></a>
<a name="1529"><span class="lineNum">    1529 </span><span class="lineCov">        120 :     if (io_s2_fire | _realPush_T_4) begin       // @[src/main/scala/xiangshan/frontend/newRAS.scala:216:29, :381:120]</span></a>
<a name="1530"><span class="lineNum">    1530 </span><span class="lineCov">       2228 :       realNos_next_flag &lt;= _realPush_T_4 ? io_redirect_meta_TOSR_flag : TOSR_flag;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:142:23, :216:29, :381:{33,37}]</span></a>
<a name="1531"><span class="lineNum">    1531 </span><span class="lineCov">       2228 :       realNos_next_value &lt;= _realPush_T_4 ? io_redirect_meta_TOSR_value : TOSR_value;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:142:23, :216:29, :381:{33,37}]</span></a>
<a name="1532"><span class="lineNum">    1532 </span>            :     end</a>
<a name="1533"><span class="lineNum">    1533 </span><span class="lineCov">        122 :     if (io_s2_fire)     // @[src/main/scala/xiangshan/frontend/newRAS.scala:89:16]</span></a>
<a name="1534"><span class="lineNum">    1534 </span><span class="lineCov">       2226 :       realPush_r &lt;= io_spec_push_valid;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:386:59]</span></a>
<a name="1535"><span class="lineNum">    1535 </span><span class="lineCov">       2348 :     realPush_REG &lt;= _realPush_T_4;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:216:29, :386:125]</span></a>
<a name="1536"><span class="lineNum">    1536 </span>            :   end // always @(posedge)</a>
<a name="1537"><span class="lineNum">    1537 </span>            :   `ifdef ENABLE_INITIAL_REG_    // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9]</a>
<a name="1538"><span class="lineNum">    1538 </span>            :     `ifdef FIRRTL_BEFORE_INITIAL        // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9]</a>
<a name="1539"><span class="lineNum">    1539 </span>            :       `FIRRTL_BEFORE_INITIAL    // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9]</a>
<a name="1540"><span class="lineNum">    1540 </span>            :     `endif // FIRRTL_BEFORE_INITIAL</a>
<a name="1541"><span class="lineNum">    1541 </span>            :     logic [31:0] _RANDOM[0:85]; // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9]</a>
<a name="1542"><span class="lineNum">    1542 </span><span class="lineCov">          2 :     initial begin       // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9]</span></a>
<a name="1543"><span class="lineNum">    1543 </span>            :       `ifdef INIT_RANDOM_PROLOG_        // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9]</a>
<a name="1544"><span class="lineNum">    1544 </span>            :         `INIT_RANDOM_PROLOG_    // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9]</a>
<a name="1545"><span class="lineNum">    1545 </span>            :       `endif // INIT_RANDOM_PROLOG_</a>
<a name="1546"><span class="lineNum">    1546 </span>            :       `ifdef RANDOMIZE_REG_INIT // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9]</a>
<a name="1547"><span class="lineNum">    1547 </span>            :         for (logic [6:0] i = 7'h0; i &lt; 7'h56; i += 7'h1) begin</a>
<a name="1548"><span class="lineNum">    1548 </span>            :           _RANDOM[i] = `RANDOM; // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9]</a>
<a name="1549"><span class="lineNum">    1549 </span>            :         end     // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9]</a>
<a name="1550"><span class="lineNum">    1550 </span>            :         commit_stack_0_retAddr = {_RANDOM[7'h0], _RANDOM[7'h1][8:0]};   // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :134:31]</a>
<a name="1551"><span class="lineNum">    1551 </span>            :         commit_stack_0_ctr = _RANDOM[7'h1][16:9];       // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :134:31]</a>
<a name="1552"><span class="lineNum">    1552 </span>            :         commit_stack_1_retAddr = {_RANDOM[7'h1][31:17], _RANDOM[7'h2][25:0]};   // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :134:31]</a>
<a name="1553"><span class="lineNum">    1553 </span>            :         commit_stack_1_ctr = {_RANDOM[7'h2][31:26], _RANDOM[7'h3][1:0]};        // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :134:31]</a>
<a name="1554"><span class="lineNum">    1554 </span>            :         commit_stack_2_retAddr = {_RANDOM[7'h3][31:2], _RANDOM[7'h4][10:0]};    // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :134:31]</a>
<a name="1555"><span class="lineNum">    1555 </span>            :         commit_stack_2_ctr = _RANDOM[7'h4][18:11];      // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :134:31]</a>
<a name="1556"><span class="lineNum">    1556 </span>            :         commit_stack_3_retAddr = {_RANDOM[7'h4][31:19], _RANDOM[7'h5][27:0]};   // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :134:31]</a>
<a name="1557"><span class="lineNum">    1557 </span>            :         commit_stack_3_ctr = {_RANDOM[7'h5][31:28], _RANDOM[7'h6][3:0]};        // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :134:31]</a>
<a name="1558"><span class="lineNum">    1558 </span>            :         commit_stack_4_retAddr = {_RANDOM[7'h6][31:4], _RANDOM[7'h7][12:0]};    // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :134:31]</a>
<a name="1559"><span class="lineNum">    1559 </span>            :         commit_stack_4_ctr = _RANDOM[7'h7][20:13];      // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :134:31]</a>
<a name="1560"><span class="lineNum">    1560 </span>            :         commit_stack_5_retAddr = {_RANDOM[7'h7][31:21], _RANDOM[7'h8][29:0]};   // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :134:31]</a>
<a name="1561"><span class="lineNum">    1561 </span>            :         commit_stack_5_ctr = {_RANDOM[7'h8][31:30], _RANDOM[7'h9][5:0]};        // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :134:31]</a>
<a name="1562"><span class="lineNum">    1562 </span>            :         commit_stack_6_retAddr = {_RANDOM[7'h9][31:6], _RANDOM[7'hA][14:0]};    // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :134:31]</a>
<a name="1563"><span class="lineNum">    1563 </span>            :         commit_stack_6_ctr = _RANDOM[7'hA][22:15];      // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :134:31]</a>
<a name="1564"><span class="lineNum">    1564 </span>            :         commit_stack_7_retAddr = {_RANDOM[7'hA][31:23], _RANDOM[7'hB]}; // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :134:31]</a>
<a name="1565"><span class="lineNum">    1565 </span>            :         commit_stack_7_ctr = _RANDOM[7'hC][7:0];        // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :134:31]</a>
<a name="1566"><span class="lineNum">    1566 </span>            :         commit_stack_8_retAddr = {_RANDOM[7'hC][31:8], _RANDOM[7'hD][16:0]};    // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :134:31]</a>
<a name="1567"><span class="lineNum">    1567 </span>            :         commit_stack_8_ctr = _RANDOM[7'hD][24:17];      // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :134:31]</a>
<a name="1568"><span class="lineNum">    1568 </span>            :         commit_stack_9_retAddr =</a>
<a name="1569"><span class="lineNum">    1569 </span>            :           {_RANDOM[7'hD][31:25], _RANDOM[7'hE], _RANDOM[7'hF][1:0]};    // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :134:31]</a>
<a name="1570"><span class="lineNum">    1570 </span>            :         commit_stack_9_ctr = _RANDOM[7'hF][9:2];        // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :134:31]</a>
<a name="1571"><span class="lineNum">    1571 </span>            :         commit_stack_10_retAddr = {_RANDOM[7'hF][31:10], _RANDOM[7'h10][18:0]}; // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :134:31]</a>
<a name="1572"><span class="lineNum">    1572 </span>            :         commit_stack_10_ctr = _RANDOM[7'h10][26:19];    // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :134:31]</a>
<a name="1573"><span class="lineNum">    1573 </span>            :         commit_stack_11_retAddr =</a>
<a name="1574"><span class="lineNum">    1574 </span>            :           {_RANDOM[7'h10][31:27], _RANDOM[7'h11], _RANDOM[7'h12][3:0]}; // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :134:31]</a>
<a name="1575"><span class="lineNum">    1575 </span>            :         commit_stack_11_ctr = _RANDOM[7'h12][11:4];     // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :134:31]</a>
<a name="1576"><span class="lineNum">    1576 </span>            :         commit_stack_12_retAddr = {_RANDOM[7'h12][31:12], _RANDOM[7'h13][20:0]};        // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :134:31]</a>
<a name="1577"><span class="lineNum">    1577 </span>            :         commit_stack_12_ctr = _RANDOM[7'h13][28:21];    // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :134:31]</a>
<a name="1578"><span class="lineNum">    1578 </span>            :         commit_stack_13_retAddr =</a>
<a name="1579"><span class="lineNum">    1579 </span>            :           {_RANDOM[7'h13][31:29], _RANDOM[7'h14], _RANDOM[7'h15][5:0]}; // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :134:31]</a>
<a name="1580"><span class="lineNum">    1580 </span>            :         commit_stack_13_ctr = _RANDOM[7'h15][13:6];     // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :134:31]</a>
<a name="1581"><span class="lineNum">    1581 </span>            :         commit_stack_14_retAddr = {_RANDOM[7'h15][31:14], _RANDOM[7'h16][22:0]};        // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :134:31]</a>
<a name="1582"><span class="lineNum">    1582 </span>            :         commit_stack_14_ctr = _RANDOM[7'h16][30:23];    // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :134:31]</a>
<a name="1583"><span class="lineNum">    1583 </span>            :         commit_stack_15_retAddr =</a>
<a name="1584"><span class="lineNum">    1584 </span>            :           {_RANDOM[7'h16][31], _RANDOM[7'h17], _RANDOM[7'h18][7:0]};    // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :134:31]</a>
<a name="1585"><span class="lineNum">    1585 </span>            :         commit_stack_15_ctr = _RANDOM[7'h18][15:8];     // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :134:31]</a>
<a name="1586"><span class="lineNum">    1586 </span>            :         spec_queue_0_retAddr = {_RANDOM[7'h18][31:16], _RANDOM[7'h19][24:0]};   // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :134:31, :135:29]</a>
<a name="1587"><span class="lineNum">    1587 </span>            :         spec_queue_0_ctr = {_RANDOM[7'h19][31:25], _RANDOM[7'h1A][0]};  // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1588"><span class="lineNum">    1588 </span>            :         spec_queue_1_retAddr = {_RANDOM[7'h1A][31:1], _RANDOM[7'h1B][9:0]};     // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1589"><span class="lineNum">    1589 </span>            :         spec_queue_1_ctr = _RANDOM[7'h1B][17:10];       // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1590"><span class="lineNum">    1590 </span>            :         spec_queue_2_retAddr = {_RANDOM[7'h1B][31:18], _RANDOM[7'h1C][26:0]};   // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1591"><span class="lineNum">    1591 </span>            :         spec_queue_2_ctr = {_RANDOM[7'h1C][31:27], _RANDOM[7'h1D][2:0]};        // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1592"><span class="lineNum">    1592 </span>            :         spec_queue_3_retAddr = {_RANDOM[7'h1D][31:3], _RANDOM[7'h1E][11:0]};    // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1593"><span class="lineNum">    1593 </span>            :         spec_queue_3_ctr = _RANDOM[7'h1E][19:12];       // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1594"><span class="lineNum">    1594 </span>            :         spec_queue_4_retAddr = {_RANDOM[7'h1E][31:20], _RANDOM[7'h1F][28:0]};   // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1595"><span class="lineNum">    1595 </span>            :         spec_queue_4_ctr = {_RANDOM[7'h1F][31:29], _RANDOM[7'h20][4:0]};        // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1596"><span class="lineNum">    1596 </span>            :         spec_queue_5_retAddr = {_RANDOM[7'h20][31:5], _RANDOM[7'h21][13:0]};    // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1597"><span class="lineNum">    1597 </span>            :         spec_queue_5_ctr = _RANDOM[7'h21][21:14];       // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1598"><span class="lineNum">    1598 </span>            :         spec_queue_6_retAddr = {_RANDOM[7'h21][31:22], _RANDOM[7'h22][30:0]};   // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1599"><span class="lineNum">    1599 </span>            :         spec_queue_6_ctr = {_RANDOM[7'h22][31], _RANDOM[7'h23][6:0]};   // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1600"><span class="lineNum">    1600 </span>            :         spec_queue_7_retAddr = {_RANDOM[7'h23][31:7], _RANDOM[7'h24][15:0]};    // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1601"><span class="lineNum">    1601 </span>            :         spec_queue_7_ctr = _RANDOM[7'h24][23:16];       // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1602"><span class="lineNum">    1602 </span>            :         spec_queue_8_retAddr = {_RANDOM[7'h24][31:24], _RANDOM[7'h25], _RANDOM[7'h26][0]};      // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1603"><span class="lineNum">    1603 </span>            :         spec_queue_8_ctr = _RANDOM[7'h26][8:1]; // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1604"><span class="lineNum">    1604 </span>            :         spec_queue_9_retAddr = {_RANDOM[7'h26][31:9], _RANDOM[7'h27][17:0]};    // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1605"><span class="lineNum">    1605 </span>            :         spec_queue_9_ctr = _RANDOM[7'h27][25:18];       // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1606"><span class="lineNum">    1606 </span>            :         spec_queue_10_retAddr =</a>
<a name="1607"><span class="lineNum">    1607 </span>            :           {_RANDOM[7'h27][31:26], _RANDOM[7'h28], _RANDOM[7'h29][2:0]}; // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1608"><span class="lineNum">    1608 </span>            :         spec_queue_10_ctr = _RANDOM[7'h29][10:3];       // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1609"><span class="lineNum">    1609 </span>            :         spec_queue_11_retAddr = {_RANDOM[7'h29][31:11], _RANDOM[7'h2A][19:0]};  // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1610"><span class="lineNum">    1610 </span>            :         spec_queue_11_ctr = _RANDOM[7'h2A][27:20];      // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1611"><span class="lineNum">    1611 </span>            :         spec_queue_12_retAddr =</a>
<a name="1612"><span class="lineNum">    1612 </span>            :           {_RANDOM[7'h2A][31:28], _RANDOM[7'h2B], _RANDOM[7'h2C][4:0]}; // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1613"><span class="lineNum">    1613 </span>            :         spec_queue_12_ctr = _RANDOM[7'h2C][12:5];       // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1614"><span class="lineNum">    1614 </span>            :         spec_queue_13_retAddr = {_RANDOM[7'h2C][31:13], _RANDOM[7'h2D][21:0]};  // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1615"><span class="lineNum">    1615 </span>            :         spec_queue_13_ctr = _RANDOM[7'h2D][29:22];      // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1616"><span class="lineNum">    1616 </span>            :         spec_queue_14_retAddr =</a>
<a name="1617"><span class="lineNum">    1617 </span>            :           {_RANDOM[7'h2D][31:30], _RANDOM[7'h2E], _RANDOM[7'h2F][6:0]}; // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1618"><span class="lineNum">    1618 </span>            :         spec_queue_14_ctr = _RANDOM[7'h2F][14:7];       // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1619"><span class="lineNum">    1619 </span>            :         spec_queue_15_retAddr = {_RANDOM[7'h2F][31:15], _RANDOM[7'h30][23:0]};  // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1620"><span class="lineNum">    1620 </span>            :         spec_queue_15_ctr = _RANDOM[7'h30][31:24];      // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1621"><span class="lineNum">    1621 </span>            :         spec_queue_16_retAddr = {_RANDOM[7'h31], _RANDOM[7'h32][8:0]};  // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1622"><span class="lineNum">    1622 </span>            :         spec_queue_16_ctr = _RANDOM[7'h32][16:9];       // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1623"><span class="lineNum">    1623 </span>            :         spec_queue_17_retAddr = {_RANDOM[7'h32][31:17], _RANDOM[7'h33][25:0]};  // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1624"><span class="lineNum">    1624 </span>            :         spec_queue_17_ctr = {_RANDOM[7'h33][31:26], _RANDOM[7'h34][1:0]};       // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1625"><span class="lineNum">    1625 </span>            :         spec_queue_18_retAddr = {_RANDOM[7'h34][31:2], _RANDOM[7'h35][10:0]};   // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1626"><span class="lineNum">    1626 </span>            :         spec_queue_18_ctr = _RANDOM[7'h35][18:11];      // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1627"><span class="lineNum">    1627 </span>            :         spec_queue_19_retAddr = {_RANDOM[7'h35][31:19], _RANDOM[7'h36][27:0]};  // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1628"><span class="lineNum">    1628 </span>            :         spec_queue_19_ctr = {_RANDOM[7'h36][31:28], _RANDOM[7'h37][3:0]};       // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1629"><span class="lineNum">    1629 </span>            :         spec_queue_20_retAddr = {_RANDOM[7'h37][31:4], _RANDOM[7'h38][12:0]};   // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1630"><span class="lineNum">    1630 </span>            :         spec_queue_20_ctr = _RANDOM[7'h38][20:13];      // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1631"><span class="lineNum">    1631 </span>            :         spec_queue_21_retAddr = {_RANDOM[7'h38][31:21], _RANDOM[7'h39][29:0]};  // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1632"><span class="lineNum">    1632 </span>            :         spec_queue_21_ctr = {_RANDOM[7'h39][31:30], _RANDOM[7'h3A][5:0]};       // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1633"><span class="lineNum">    1633 </span>            :         spec_queue_22_retAddr = {_RANDOM[7'h3A][31:6], _RANDOM[7'h3B][14:0]};   // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1634"><span class="lineNum">    1634 </span>            :         spec_queue_22_ctr = _RANDOM[7'h3B][22:15];      // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1635"><span class="lineNum">    1635 </span>            :         spec_queue_23_retAddr = {_RANDOM[7'h3B][31:23], _RANDOM[7'h3C]};        // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1636"><span class="lineNum">    1636 </span>            :         spec_queue_23_ctr = _RANDOM[7'h3D][7:0];        // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1637"><span class="lineNum">    1637 </span>            :         spec_queue_24_retAddr = {_RANDOM[7'h3D][31:8], _RANDOM[7'h3E][16:0]};   // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1638"><span class="lineNum">    1638 </span>            :         spec_queue_24_ctr = _RANDOM[7'h3E][24:17];      // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1639"><span class="lineNum">    1639 </span>            :         spec_queue_25_retAddr =</a>
<a name="1640"><span class="lineNum">    1640 </span>            :           {_RANDOM[7'h3E][31:25], _RANDOM[7'h3F], _RANDOM[7'h40][1:0]}; // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1641"><span class="lineNum">    1641 </span>            :         spec_queue_25_ctr = _RANDOM[7'h40][9:2];        // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1642"><span class="lineNum">    1642 </span>            :         spec_queue_26_retAddr = {_RANDOM[7'h40][31:10], _RANDOM[7'h41][18:0]};  // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1643"><span class="lineNum">    1643 </span>            :         spec_queue_26_ctr = _RANDOM[7'h41][26:19];      // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1644"><span class="lineNum">    1644 </span>            :         spec_queue_27_retAddr =</a>
<a name="1645"><span class="lineNum">    1645 </span>            :           {_RANDOM[7'h41][31:27], _RANDOM[7'h42], _RANDOM[7'h43][3:0]}; // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1646"><span class="lineNum">    1646 </span>            :         spec_queue_27_ctr = _RANDOM[7'h43][11:4];       // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1647"><span class="lineNum">    1647 </span>            :         spec_queue_28_retAddr = {_RANDOM[7'h43][31:12], _RANDOM[7'h44][20:0]};  // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1648"><span class="lineNum">    1648 </span>            :         spec_queue_28_ctr = _RANDOM[7'h44][28:21];      // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1649"><span class="lineNum">    1649 </span>            :         spec_queue_29_retAddr =</a>
<a name="1650"><span class="lineNum">    1650 </span>            :           {_RANDOM[7'h44][31:29], _RANDOM[7'h45], _RANDOM[7'h46][5:0]}; // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1651"><span class="lineNum">    1651 </span>            :         spec_queue_29_ctr = _RANDOM[7'h46][13:6];       // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1652"><span class="lineNum">    1652 </span>            :         spec_queue_30_retAddr = {_RANDOM[7'h46][31:14], _RANDOM[7'h47][22:0]};  // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1653"><span class="lineNum">    1653 </span>            :         spec_queue_30_ctr = _RANDOM[7'h47][30:23];      // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1654"><span class="lineNum">    1654 </span>            :         spec_queue_31_retAddr = {_RANDOM[7'h47][31], _RANDOM[7'h48], _RANDOM[7'h49][7:0]};      // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1655"><span class="lineNum">    1655 </span>            :         spec_queue_31_ctr = _RANDOM[7'h49][15:8];       // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29]</a>
<a name="1656"><span class="lineNum">    1656 </span>            :         spec_nos_0_flag = _RANDOM[7'h49][16];   // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29, :136:27]</a>
<a name="1657"><span class="lineNum">    1657 </span>            :         spec_nos_0_value = _RANDOM[7'h49][21:17];       // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29, :136:27]</a>
<a name="1658"><span class="lineNum">    1658 </span>            :         spec_nos_1_flag = _RANDOM[7'h49][22];   // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29, :136:27]</a>
<a name="1659"><span class="lineNum">    1659 </span>            :         spec_nos_1_value = _RANDOM[7'h49][27:23];       // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29, :136:27]</a>
<a name="1660"><span class="lineNum">    1660 </span>            :         spec_nos_2_flag = _RANDOM[7'h49][28];   // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29, :136:27]</a>
<a name="1661"><span class="lineNum">    1661 </span>            :         spec_nos_2_value = {_RANDOM[7'h49][31:29], _RANDOM[7'h4A][1:0]};        // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :135:29, :136:27]</a>
<a name="1662"><span class="lineNum">    1662 </span>            :         spec_nos_3_flag = _RANDOM[7'h4A][2];    // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1663"><span class="lineNum">    1663 </span>            :         spec_nos_3_value = _RANDOM[7'h4A][7:3]; // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1664"><span class="lineNum">    1664 </span>            :         spec_nos_4_flag = _RANDOM[7'h4A][8];    // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1665"><span class="lineNum">    1665 </span>            :         spec_nos_4_value = _RANDOM[7'h4A][13:9];        // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1666"><span class="lineNum">    1666 </span>            :         spec_nos_5_flag = _RANDOM[7'h4A][14];   // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1667"><span class="lineNum">    1667 </span>            :         spec_nos_5_value = _RANDOM[7'h4A][19:15];       // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1668"><span class="lineNum">    1668 </span>            :         spec_nos_6_flag = _RANDOM[7'h4A][20];   // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1669"><span class="lineNum">    1669 </span>            :         spec_nos_6_value = _RANDOM[7'h4A][25:21];       // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1670"><span class="lineNum">    1670 </span>            :         spec_nos_7_flag = _RANDOM[7'h4A][26];   // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1671"><span class="lineNum">    1671 </span>            :         spec_nos_7_value = _RANDOM[7'h4A][31:27];       // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1672"><span class="lineNum">    1672 </span>            :         spec_nos_8_flag = _RANDOM[7'h4B][0];    // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1673"><span class="lineNum">    1673 </span>            :         spec_nos_8_value = _RANDOM[7'h4B][5:1]; // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1674"><span class="lineNum">    1674 </span>            :         spec_nos_9_flag = _RANDOM[7'h4B][6];    // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1675"><span class="lineNum">    1675 </span>            :         spec_nos_9_value = _RANDOM[7'h4B][11:7];        // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1676"><span class="lineNum">    1676 </span>            :         spec_nos_10_flag = _RANDOM[7'h4B][12];  // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1677"><span class="lineNum">    1677 </span>            :         spec_nos_10_value = _RANDOM[7'h4B][17:13];      // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1678"><span class="lineNum">    1678 </span>            :         spec_nos_11_flag = _RANDOM[7'h4B][18];  // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1679"><span class="lineNum">    1679 </span>            :         spec_nos_11_value = _RANDOM[7'h4B][23:19];      // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1680"><span class="lineNum">    1680 </span>            :         spec_nos_12_flag = _RANDOM[7'h4B][24];  // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1681"><span class="lineNum">    1681 </span>            :         spec_nos_12_value = _RANDOM[7'h4B][29:25];      // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1682"><span class="lineNum">    1682 </span>            :         spec_nos_13_flag = _RANDOM[7'h4B][30];  // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1683"><span class="lineNum">    1683 </span>            :         spec_nos_13_value = {_RANDOM[7'h4B][31], _RANDOM[7'h4C][3:0]};  // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1684"><span class="lineNum">    1684 </span>            :         spec_nos_14_flag = _RANDOM[7'h4C][4];   // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1685"><span class="lineNum">    1685 </span>            :         spec_nos_14_value = _RANDOM[7'h4C][9:5];        // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1686"><span class="lineNum">    1686 </span>            :         spec_nos_15_flag = _RANDOM[7'h4C][10];  // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1687"><span class="lineNum">    1687 </span>            :         spec_nos_15_value = _RANDOM[7'h4C][15:11];      // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1688"><span class="lineNum">    1688 </span>            :         spec_nos_16_flag = _RANDOM[7'h4C][16];  // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1689"><span class="lineNum">    1689 </span>            :         spec_nos_16_value = _RANDOM[7'h4C][21:17];      // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1690"><span class="lineNum">    1690 </span>            :         spec_nos_17_flag = _RANDOM[7'h4C][22];  // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1691"><span class="lineNum">    1691 </span>            :         spec_nos_17_value = _RANDOM[7'h4C][27:23];      // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1692"><span class="lineNum">    1692 </span>            :         spec_nos_18_flag = _RANDOM[7'h4C][28];  // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1693"><span class="lineNum">    1693 </span>            :         spec_nos_18_value = {_RANDOM[7'h4C][31:29], _RANDOM[7'h4D][1:0]};       // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1694"><span class="lineNum">    1694 </span>            :         spec_nos_19_flag = _RANDOM[7'h4D][2];   // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1695"><span class="lineNum">    1695 </span>            :         spec_nos_19_value = _RANDOM[7'h4D][7:3];        // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1696"><span class="lineNum">    1696 </span>            :         spec_nos_20_flag = _RANDOM[7'h4D][8];   // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1697"><span class="lineNum">    1697 </span>            :         spec_nos_20_value = _RANDOM[7'h4D][13:9];       // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1698"><span class="lineNum">    1698 </span>            :         spec_nos_21_flag = _RANDOM[7'h4D][14];  // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1699"><span class="lineNum">    1699 </span>            :         spec_nos_21_value = _RANDOM[7'h4D][19:15];      // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1700"><span class="lineNum">    1700 </span>            :         spec_nos_22_flag = _RANDOM[7'h4D][20];  // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1701"><span class="lineNum">    1701 </span>            :         spec_nos_22_value = _RANDOM[7'h4D][25:21];      // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1702"><span class="lineNum">    1702 </span>            :         spec_nos_23_flag = _RANDOM[7'h4D][26];  // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1703"><span class="lineNum">    1703 </span>            :         spec_nos_23_value = _RANDOM[7'h4D][31:27];      // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1704"><span class="lineNum">    1704 </span>            :         spec_nos_24_flag = _RANDOM[7'h4E][0];   // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1705"><span class="lineNum">    1705 </span>            :         spec_nos_24_value = _RANDOM[7'h4E][5:1];        // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1706"><span class="lineNum">    1706 </span>            :         spec_nos_25_flag = _RANDOM[7'h4E][6];   // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1707"><span class="lineNum">    1707 </span>            :         spec_nos_25_value = _RANDOM[7'h4E][11:7];       // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1708"><span class="lineNum">    1708 </span>            :         spec_nos_26_flag = _RANDOM[7'h4E][12];  // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1709"><span class="lineNum">    1709 </span>            :         spec_nos_26_value = _RANDOM[7'h4E][17:13];      // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1710"><span class="lineNum">    1710 </span>            :         spec_nos_27_flag = _RANDOM[7'h4E][18];  // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1711"><span class="lineNum">    1711 </span>            :         spec_nos_27_value = _RANDOM[7'h4E][23:19];      // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1712"><span class="lineNum">    1712 </span>            :         spec_nos_28_flag = _RANDOM[7'h4E][24];  // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1713"><span class="lineNum">    1713 </span>            :         spec_nos_28_value = _RANDOM[7'h4E][29:25];      // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1714"><span class="lineNum">    1714 </span>            :         spec_nos_29_flag = _RANDOM[7'h4E][30];  // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1715"><span class="lineNum">    1715 </span>            :         spec_nos_29_value = {_RANDOM[7'h4E][31], _RANDOM[7'h4F][3:0]};  // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1716"><span class="lineNum">    1716 </span>            :         spec_nos_30_flag = _RANDOM[7'h4F][4];   // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1717"><span class="lineNum">    1717 </span>            :         spec_nos_30_value = _RANDOM[7'h4F][9:5];        // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1718"><span class="lineNum">    1718 </span>            :         spec_nos_31_flag = _RANDOM[7'h4F][10];  // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1719"><span class="lineNum">    1719 </span>            :         spec_nos_31_value = _RANDOM[7'h4F][15:11];      // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27]</a>
<a name="1720"><span class="lineNum">    1720 </span>            :         nsp = _RANDOM[7'h4F][19:16];    // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27, :138:22]</a>
<a name="1721"><span class="lineNum">    1721 </span>            :         ssp = _RANDOM[7'h4F][23:20];    // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27, :139:22]</a>
<a name="1722"><span class="lineNum">    1722 </span>            :         sctr = _RANDOM[7'h4F][26:24];   // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27, :141:23]</a>
<a name="1723"><span class="lineNum">    1723 </span>            :         TOSR_flag = _RANDOM[7'h4F][27]; // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27, :142:23]</a>
<a name="1724"><span class="lineNum">    1724 </span>            :         TOSR_value = {_RANDOM[7'h4F][31:28], _RANDOM[7'h50][0]};        // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :136:27, :142:23]</a>
<a name="1725"><span class="lineNum">    1725 </span>            :         TOSW_flag = _RANDOM[7'h50][1];  // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :142:23, :143:23]</a>
<a name="1726"><span class="lineNum">    1726 </span>            :         TOSW_value = _RANDOM[7'h50][6:2];       // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :142:23, :143:23]</a>
<a name="1727"><span class="lineNum">    1727 </span>            :         BOS_flag = _RANDOM[7'h50][7];   // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :142:23, :144:22]</a>
<a name="1728"><span class="lineNum">    1728 </span>            :         BOS_value = _RANDOM[7'h50][12:8];       // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :142:23, :144:22]</a>
<a name="1729"><span class="lineNum">    1729 </span>            :         spec_overflowed = _RANDOM[7'h50][13];   // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :142:23, :146:34]</a>
<a name="1730"><span class="lineNum">    1730 </span>            :         writeBypassEntry_retAddr = {_RANDOM[7'h50][31:14], _RANDOM[7'h51][22:0]};       // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :142:23, :148:31]</a>
<a name="1731"><span class="lineNum">    1731 </span>            :         writeBypassEntry_ctr = _RANDOM[7'h51][30:23];   // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :148:31]</a>
<a name="1732"><span class="lineNum">    1732 </span>            :         writeBypassNos_flag = _RANDOM[7'h51][31];       // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :148:31, :149:29]</a>
<a name="1733"><span class="lineNum">    1733 </span>            :         writeBypassNos_value = _RANDOM[7'h52][4:0];     // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :149:29]</a>
<a name="1734"><span class="lineNum">    1734 </span>            :         writeBypassValid = _RANDOM[7'h52][5];   // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :149:29, :151:35]</a>
<a name="1735"><span class="lineNum">    1735 </span>            :         timingTop_retAddr = {_RANDOM[7'h52][31:6], _RANDOM[7'h53][14:0]};       // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :149:29, :259:28]</a>
<a name="1736"><span class="lineNum">    1736 </span>            :         realWriteEntry_next_retAddr =</a>
<a name="1737"><span class="lineNum">    1737 </span>            :           {_RANDOM[7'h53][31:29], _RANDOM[7'h54], _RANDOM[7'h55][5:0]}; // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :259:28, :361:40]</a>
<a name="1738"><span class="lineNum">    1738 </span>            :         realWriteEntry_next_ctr = _RANDOM[7'h55][13:6]; // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :361:40]</a>
<a name="1739"><span class="lineNum">    1739 </span>            :         realWriteAddr_next_value = _RANDOM[7'h55][19:15];       // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :361:40, :377:39]</a>
<a name="1740"><span class="lineNum">    1740 </span>            :         realNos_next_flag = _RANDOM[7'h55][20]; // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :361:40, :381:33]</a>
<a name="1741"><span class="lineNum">    1741 </span>            :         realNos_next_value = _RANDOM[7'h55][25:21];     // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :361:40, :381:33]</a>
<a name="1742"><span class="lineNum">    1742 </span>            :         realPush_r = _RANDOM[7'h55][26];        // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :361:40, :386:59]</a>
<a name="1743"><span class="lineNum">    1743 </span>            :         realPush_REG = _RANDOM[7'h55][27];      // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :361:40, :386:125]</a>
<a name="1744"><span class="lineNum">    1744 </span>            :       `endif // RANDOMIZE_REG_INIT</a>
<a name="1745"><span class="lineNum">    1745 </span><span class="lineNoCov">          0 :       if (reset) begin  // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9]</span></a>
<a name="1746"><span class="lineNum">    1746 </span><span class="lineNoCov">          0 :         commit_stack_0_retAddr = 41'h0; // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="1747"><span class="lineNum">    1747 </span><span class="lineNoCov">          0 :         commit_stack_0_ctr = 8'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="1748"><span class="lineNum">    1748 </span><span class="lineNoCov">          0 :         commit_stack_1_retAddr = 41'h0; // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="1749"><span class="lineNum">    1749 </span><span class="lineNoCov">          0 :         commit_stack_1_ctr = 8'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="1750"><span class="lineNum">    1750 </span><span class="lineNoCov">          0 :         commit_stack_2_retAddr = 41'h0; // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="1751"><span class="lineNum">    1751 </span><span class="lineNoCov">          0 :         commit_stack_2_ctr = 8'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="1752"><span class="lineNum">    1752 </span><span class="lineNoCov">          0 :         commit_stack_3_retAddr = 41'h0; // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="1753"><span class="lineNum">    1753 </span><span class="lineNoCov">          0 :         commit_stack_3_ctr = 8'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="1754"><span class="lineNum">    1754 </span><span class="lineNoCov">          0 :         commit_stack_4_retAddr = 41'h0; // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="1755"><span class="lineNum">    1755 </span><span class="lineNoCov">          0 :         commit_stack_4_ctr = 8'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="1756"><span class="lineNum">    1756 </span><span class="lineNoCov">          0 :         commit_stack_5_retAddr = 41'h0; // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="1757"><span class="lineNum">    1757 </span><span class="lineNoCov">          0 :         commit_stack_5_ctr = 8'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="1758"><span class="lineNum">    1758 </span><span class="lineNoCov">          0 :         commit_stack_6_retAddr = 41'h0; // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="1759"><span class="lineNum">    1759 </span><span class="lineNoCov">          0 :         commit_stack_6_ctr = 8'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="1760"><span class="lineNum">    1760 </span><span class="lineNoCov">          0 :         commit_stack_7_retAddr = 41'h0; // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="1761"><span class="lineNum">    1761 </span><span class="lineNoCov">          0 :         commit_stack_7_ctr = 8'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="1762"><span class="lineNum">    1762 </span><span class="lineNoCov">          0 :         commit_stack_8_retAddr = 41'h0; // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="1763"><span class="lineNum">    1763 </span><span class="lineNoCov">          0 :         commit_stack_8_ctr = 8'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="1764"><span class="lineNum">    1764 </span><span class="lineNoCov">          0 :         commit_stack_9_retAddr = 41'h0; // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="1765"><span class="lineNum">    1765 </span><span class="lineNoCov">          0 :         commit_stack_9_ctr = 8'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="1766"><span class="lineNum">    1766 </span><span class="lineNoCov">          0 :         commit_stack_10_retAddr = 41'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="1767"><span class="lineNum">    1767 </span><span class="lineNoCov">          0 :         commit_stack_10_ctr = 8'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="1768"><span class="lineNum">    1768 </span><span class="lineNoCov">          0 :         commit_stack_11_retAddr = 41'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="1769"><span class="lineNum">    1769 </span><span class="lineNoCov">          0 :         commit_stack_11_ctr = 8'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="1770"><span class="lineNum">    1770 </span><span class="lineNoCov">          0 :         commit_stack_12_retAddr = 41'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="1771"><span class="lineNum">    1771 </span><span class="lineNoCov">          0 :         commit_stack_12_ctr = 8'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="1772"><span class="lineNum">    1772 </span><span class="lineNoCov">          0 :         commit_stack_13_retAddr = 41'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="1773"><span class="lineNum">    1773 </span><span class="lineNoCov">          0 :         commit_stack_13_ctr = 8'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="1774"><span class="lineNum">    1774 </span><span class="lineNoCov">          0 :         commit_stack_14_retAddr = 41'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="1775"><span class="lineNum">    1775 </span><span class="lineNoCov">          0 :         commit_stack_14_ctr = 8'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="1776"><span class="lineNum">    1776 </span><span class="lineNoCov">          0 :         commit_stack_15_retAddr = 41'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="1777"><span class="lineNum">    1777 </span><span class="lineNoCov">          0 :         commit_stack_15_ctr = 8'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:134:31, :259:41]</span></a>
<a name="1778"><span class="lineNum">    1778 </span><span class="lineNoCov">          0 :         spec_queue_0_retAddr = 41'h0;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1779"><span class="lineNum">    1779 </span><span class="lineNoCov">          0 :         spec_queue_0_ctr = 8'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1780"><span class="lineNum">    1780 </span><span class="lineNoCov">          0 :         spec_queue_1_retAddr = 41'h0;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1781"><span class="lineNum">    1781 </span><span class="lineNoCov">          0 :         spec_queue_1_ctr = 8'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1782"><span class="lineNum">    1782 </span><span class="lineNoCov">          0 :         spec_queue_2_retAddr = 41'h0;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1783"><span class="lineNum">    1783 </span><span class="lineNoCov">          0 :         spec_queue_2_ctr = 8'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1784"><span class="lineNum">    1784 </span><span class="lineNoCov">          0 :         spec_queue_3_retAddr = 41'h0;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1785"><span class="lineNum">    1785 </span><span class="lineNoCov">          0 :         spec_queue_3_ctr = 8'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1786"><span class="lineNum">    1786 </span><span class="lineNoCov">          0 :         spec_queue_4_retAddr = 41'h0;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1787"><span class="lineNum">    1787 </span><span class="lineNoCov">          0 :         spec_queue_4_ctr = 8'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1788"><span class="lineNum">    1788 </span><span class="lineNoCov">          0 :         spec_queue_5_retAddr = 41'h0;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1789"><span class="lineNum">    1789 </span><span class="lineNoCov">          0 :         spec_queue_5_ctr = 8'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1790"><span class="lineNum">    1790 </span><span class="lineNoCov">          0 :         spec_queue_6_retAddr = 41'h0;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1791"><span class="lineNum">    1791 </span><span class="lineNoCov">          0 :         spec_queue_6_ctr = 8'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1792"><span class="lineNum">    1792 </span><span class="lineNoCov">          0 :         spec_queue_7_retAddr = 41'h0;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1793"><span class="lineNum">    1793 </span><span class="lineNoCov">          0 :         spec_queue_7_ctr = 8'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1794"><span class="lineNum">    1794 </span><span class="lineNoCov">          0 :         spec_queue_8_retAddr = 41'h0;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1795"><span class="lineNum">    1795 </span><span class="lineNoCov">          0 :         spec_queue_8_ctr = 8'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1796"><span class="lineNum">    1796 </span><span class="lineNoCov">          0 :         spec_queue_9_retAddr = 41'h0;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1797"><span class="lineNum">    1797 </span><span class="lineNoCov">          0 :         spec_queue_9_ctr = 8'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1798"><span class="lineNum">    1798 </span><span class="lineNoCov">          0 :         spec_queue_10_retAddr = 41'h0;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1799"><span class="lineNum">    1799 </span><span class="lineNoCov">          0 :         spec_queue_10_ctr = 8'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1800"><span class="lineNum">    1800 </span><span class="lineNoCov">          0 :         spec_queue_11_retAddr = 41'h0;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1801"><span class="lineNum">    1801 </span><span class="lineNoCov">          0 :         spec_queue_11_ctr = 8'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1802"><span class="lineNum">    1802 </span><span class="lineNoCov">          0 :         spec_queue_12_retAddr = 41'h0;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1803"><span class="lineNum">    1803 </span><span class="lineNoCov">          0 :         spec_queue_12_ctr = 8'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1804"><span class="lineNum">    1804 </span><span class="lineNoCov">          0 :         spec_queue_13_retAddr = 41'h0;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1805"><span class="lineNum">    1805 </span><span class="lineNoCov">          0 :         spec_queue_13_ctr = 8'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1806"><span class="lineNum">    1806 </span><span class="lineNoCov">          0 :         spec_queue_14_retAddr = 41'h0;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1807"><span class="lineNum">    1807 </span><span class="lineNoCov">          0 :         spec_queue_14_ctr = 8'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1808"><span class="lineNum">    1808 </span><span class="lineNoCov">          0 :         spec_queue_15_retAddr = 41'h0;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1809"><span class="lineNum">    1809 </span><span class="lineNoCov">          0 :         spec_queue_15_ctr = 8'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1810"><span class="lineNum">    1810 </span><span class="lineNoCov">          0 :         spec_queue_16_retAddr = 41'h0;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1811"><span class="lineNum">    1811 </span><span class="lineNoCov">          0 :         spec_queue_16_ctr = 8'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1812"><span class="lineNum">    1812 </span><span class="lineNoCov">          0 :         spec_queue_17_retAddr = 41'h0;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1813"><span class="lineNum">    1813 </span><span class="lineNoCov">          0 :         spec_queue_17_ctr = 8'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1814"><span class="lineNum">    1814 </span><span class="lineNoCov">          0 :         spec_queue_18_retAddr = 41'h0;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1815"><span class="lineNum">    1815 </span><span class="lineNoCov">          0 :         spec_queue_18_ctr = 8'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1816"><span class="lineNum">    1816 </span><span class="lineNoCov">          0 :         spec_queue_19_retAddr = 41'h0;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1817"><span class="lineNum">    1817 </span><span class="lineNoCov">          0 :         spec_queue_19_ctr = 8'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1818"><span class="lineNum">    1818 </span><span class="lineNoCov">          0 :         spec_queue_20_retAddr = 41'h0;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1819"><span class="lineNum">    1819 </span><span class="lineNoCov">          0 :         spec_queue_20_ctr = 8'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1820"><span class="lineNum">    1820 </span><span class="lineNoCov">          0 :         spec_queue_21_retAddr = 41'h0;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1821"><span class="lineNum">    1821 </span><span class="lineNoCov">          0 :         spec_queue_21_ctr = 8'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1822"><span class="lineNum">    1822 </span><span class="lineNoCov">          0 :         spec_queue_22_retAddr = 41'h0;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1823"><span class="lineNum">    1823 </span><span class="lineNoCov">          0 :         spec_queue_22_ctr = 8'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1824"><span class="lineNum">    1824 </span><span class="lineNoCov">          0 :         spec_queue_23_retAddr = 41'h0;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1825"><span class="lineNum">    1825 </span><span class="lineNoCov">          0 :         spec_queue_23_ctr = 8'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1826"><span class="lineNum">    1826 </span><span class="lineNoCov">          0 :         spec_queue_24_retAddr = 41'h0;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1827"><span class="lineNum">    1827 </span><span class="lineNoCov">          0 :         spec_queue_24_ctr = 8'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1828"><span class="lineNum">    1828 </span><span class="lineNoCov">          0 :         spec_queue_25_retAddr = 41'h0;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1829"><span class="lineNum">    1829 </span><span class="lineNoCov">          0 :         spec_queue_25_ctr = 8'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1830"><span class="lineNum">    1830 </span><span class="lineNoCov">          0 :         spec_queue_26_retAddr = 41'h0;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1831"><span class="lineNum">    1831 </span><span class="lineNoCov">          0 :         spec_queue_26_ctr = 8'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1832"><span class="lineNum">    1832 </span><span class="lineNoCov">          0 :         spec_queue_27_retAddr = 41'h0;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1833"><span class="lineNum">    1833 </span><span class="lineNoCov">          0 :         spec_queue_27_ctr = 8'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1834"><span class="lineNum">    1834 </span><span class="lineNoCov">          0 :         spec_queue_28_retAddr = 41'h0;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1835"><span class="lineNum">    1835 </span><span class="lineNoCov">          0 :         spec_queue_28_ctr = 8'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1836"><span class="lineNum">    1836 </span><span class="lineNoCov">          0 :         spec_queue_29_retAddr = 41'h0;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1837"><span class="lineNum">    1837 </span><span class="lineNoCov">          0 :         spec_queue_29_ctr = 8'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1838"><span class="lineNum">    1838 </span><span class="lineNoCov">          0 :         spec_queue_30_retAddr = 41'h0;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1839"><span class="lineNum">    1839 </span><span class="lineNoCov">          0 :         spec_queue_30_ctr = 8'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1840"><span class="lineNum">    1840 </span><span class="lineNoCov">          0 :         spec_queue_31_retAddr = 41'h0;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1841"><span class="lineNum">    1841 </span><span class="lineNoCov">          0 :         spec_queue_31_ctr = 8'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:135:29, :259:41]</span></a>
<a name="1842"><span class="lineNum">    1842 </span><span class="lineNoCov">          0 :         spec_nos_0_flag = 1'h0; // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="1843"><span class="lineNum">    1843 </span><span class="lineNoCov">          0 :         spec_nos_0_value = 5'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="1844"><span class="lineNum">    1844 </span><span class="lineNoCov">          0 :         spec_nos_1_flag = 1'h0; // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="1845"><span class="lineNum">    1845 </span><span class="lineNoCov">          0 :         spec_nos_1_value = 5'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="1846"><span class="lineNum">    1846 </span><span class="lineNoCov">          0 :         spec_nos_2_flag = 1'h0; // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="1847"><span class="lineNum">    1847 </span><span class="lineNoCov">          0 :         spec_nos_2_value = 5'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="1848"><span class="lineNum">    1848 </span><span class="lineNoCov">          0 :         spec_nos_3_flag = 1'h0; // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="1849"><span class="lineNum">    1849 </span><span class="lineNoCov">          0 :         spec_nos_3_value = 5'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="1850"><span class="lineNum">    1850 </span><span class="lineNoCov">          0 :         spec_nos_4_flag = 1'h0; // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="1851"><span class="lineNum">    1851 </span><span class="lineNoCov">          0 :         spec_nos_4_value = 5'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="1852"><span class="lineNum">    1852 </span><span class="lineNoCov">          0 :         spec_nos_5_flag = 1'h0; // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="1853"><span class="lineNum">    1853 </span><span class="lineNoCov">          0 :         spec_nos_5_value = 5'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="1854"><span class="lineNum">    1854 </span><span class="lineNoCov">          0 :         spec_nos_6_flag = 1'h0; // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="1855"><span class="lineNum">    1855 </span><span class="lineNoCov">          0 :         spec_nos_6_value = 5'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="1856"><span class="lineNum">    1856 </span><span class="lineNoCov">          0 :         spec_nos_7_flag = 1'h0; // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="1857"><span class="lineNum">    1857 </span><span class="lineNoCov">          0 :         spec_nos_7_value = 5'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="1858"><span class="lineNum">    1858 </span><span class="lineNoCov">          0 :         spec_nos_8_flag = 1'h0; // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="1859"><span class="lineNum">    1859 </span><span class="lineNoCov">          0 :         spec_nos_8_value = 5'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="1860"><span class="lineNum">    1860 </span><span class="lineNoCov">          0 :         spec_nos_9_flag = 1'h0; // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="1861"><span class="lineNum">    1861 </span><span class="lineNoCov">          0 :         spec_nos_9_value = 5'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="1862"><span class="lineNum">    1862 </span><span class="lineNoCov">          0 :         spec_nos_10_flag = 1'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="1863"><span class="lineNum">    1863 </span><span class="lineNoCov">          0 :         spec_nos_10_value = 5'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="1864"><span class="lineNum">    1864 </span><span class="lineNoCov">          0 :         spec_nos_11_flag = 1'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="1865"><span class="lineNum">    1865 </span><span class="lineNoCov">          0 :         spec_nos_11_value = 5'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="1866"><span class="lineNum">    1866 </span><span class="lineNoCov">          0 :         spec_nos_12_flag = 1'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="1867"><span class="lineNum">    1867 </span><span class="lineNoCov">          0 :         spec_nos_12_value = 5'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="1868"><span class="lineNum">    1868 </span><span class="lineNoCov">          0 :         spec_nos_13_flag = 1'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="1869"><span class="lineNum">    1869 </span><span class="lineNoCov">          0 :         spec_nos_13_value = 5'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="1870"><span class="lineNum">    1870 </span><span class="lineNoCov">          0 :         spec_nos_14_flag = 1'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="1871"><span class="lineNum">    1871 </span><span class="lineNoCov">          0 :         spec_nos_14_value = 5'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="1872"><span class="lineNum">    1872 </span><span class="lineNoCov">          0 :         spec_nos_15_flag = 1'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="1873"><span class="lineNum">    1873 </span><span class="lineNoCov">          0 :         spec_nos_15_value = 5'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="1874"><span class="lineNum">    1874 </span><span class="lineNoCov">          0 :         spec_nos_16_flag = 1'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="1875"><span class="lineNum">    1875 </span><span class="lineNoCov">          0 :         spec_nos_16_value = 5'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="1876"><span class="lineNum">    1876 </span><span class="lineNoCov">          0 :         spec_nos_17_flag = 1'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="1877"><span class="lineNum">    1877 </span><span class="lineNoCov">          0 :         spec_nos_17_value = 5'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="1878"><span class="lineNum">    1878 </span><span class="lineNoCov">          0 :         spec_nos_18_flag = 1'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="1879"><span class="lineNum">    1879 </span><span class="lineNoCov">          0 :         spec_nos_18_value = 5'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="1880"><span class="lineNum">    1880 </span><span class="lineNoCov">          0 :         spec_nos_19_flag = 1'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="1881"><span class="lineNum">    1881 </span><span class="lineNoCov">          0 :         spec_nos_19_value = 5'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="1882"><span class="lineNum">    1882 </span><span class="lineNoCov">          0 :         spec_nos_20_flag = 1'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="1883"><span class="lineNum">    1883 </span><span class="lineNoCov">          0 :         spec_nos_20_value = 5'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="1884"><span class="lineNum">    1884 </span><span class="lineNoCov">          0 :         spec_nos_21_flag = 1'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="1885"><span class="lineNum">    1885 </span><span class="lineNoCov">          0 :         spec_nos_21_value = 5'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="1886"><span class="lineNum">    1886 </span><span class="lineNoCov">          0 :         spec_nos_22_flag = 1'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="1887"><span class="lineNum">    1887 </span><span class="lineNoCov">          0 :         spec_nos_22_value = 5'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="1888"><span class="lineNum">    1888 </span><span class="lineNoCov">          0 :         spec_nos_23_flag = 1'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="1889"><span class="lineNum">    1889 </span><span class="lineNoCov">          0 :         spec_nos_23_value = 5'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="1890"><span class="lineNum">    1890 </span><span class="lineNoCov">          0 :         spec_nos_24_flag = 1'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="1891"><span class="lineNum">    1891 </span><span class="lineNoCov">          0 :         spec_nos_24_value = 5'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="1892"><span class="lineNum">    1892 </span><span class="lineNoCov">          0 :         spec_nos_25_flag = 1'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="1893"><span class="lineNum">    1893 </span><span class="lineNoCov">          0 :         spec_nos_25_value = 5'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="1894"><span class="lineNum">    1894 </span><span class="lineNoCov">          0 :         spec_nos_26_flag = 1'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="1895"><span class="lineNum">    1895 </span><span class="lineNoCov">          0 :         spec_nos_26_value = 5'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="1896"><span class="lineNum">    1896 </span><span class="lineNoCov">          0 :         spec_nos_27_flag = 1'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="1897"><span class="lineNum">    1897 </span><span class="lineNoCov">          0 :         spec_nos_27_value = 5'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="1898"><span class="lineNum">    1898 </span><span class="lineNoCov">          0 :         spec_nos_28_flag = 1'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="1899"><span class="lineNum">    1899 </span><span class="lineNoCov">          0 :         spec_nos_28_value = 5'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="1900"><span class="lineNum">    1900 </span><span class="lineNoCov">          0 :         spec_nos_29_flag = 1'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="1901"><span class="lineNum">    1901 </span><span class="lineNoCov">          0 :         spec_nos_29_value = 5'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="1902"><span class="lineNum">    1902 </span><span class="lineNoCov">          0 :         spec_nos_30_flag = 1'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="1903"><span class="lineNum">    1903 </span><span class="lineNoCov">          0 :         spec_nos_30_value = 5'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="1904"><span class="lineNum">    1904 </span><span class="lineNoCov">          0 :         spec_nos_31_flag = 1'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :136:27]</span></a>
<a name="1905"><span class="lineNum">    1905 </span><span class="lineNoCov">          0 :         spec_nos_31_value = 5'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:136:27, :260:41]</span></a>
<a name="1906"><span class="lineNum">    1906 </span><span class="lineNoCov">          0 :         nsp = 4'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:138:22]</span></a>
<a name="1907"><span class="lineNum">    1907 </span><span class="lineNoCov">          0 :         ssp = 4'h0;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:138:22, :139:22]</span></a>
<a name="1908"><span class="lineNum">    1908 </span><span class="lineNoCov">          0 :         sctr = 3'h0;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:141:23]</span></a>
<a name="1909"><span class="lineNum">    1909 </span><span class="lineNoCov">          0 :         TOSR_flag = 1'h1;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:40:14, :142:23]</span></a>
<a name="1910"><span class="lineNum">    1910 </span><span class="lineNoCov">          0 :         TOSR_value = 5'h1F;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:41:15, :142:23]</span></a>
<a name="1911"><span class="lineNum">    1911 </span><span class="lineNoCov">          0 :         TOSW_flag = 1'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :143:23]</span></a>
<a name="1912"><span class="lineNum">    1912 </span><span class="lineNoCov">          0 :         TOSW_value = 5'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:143:23, :260:41]</span></a>
<a name="1913"><span class="lineNum">    1913 </span><span class="lineNoCov">          0 :         BOS_flag = 1'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :144:22]</span></a>
<a name="1914"><span class="lineNum">    1914 </span><span class="lineNoCov">          0 :         BOS_value = 5'h0;       // @[src/main/scala/xiangshan/frontend/newRAS.scala:144:22, :260:41]</span></a>
<a name="1915"><span class="lineNum">    1915 </span><span class="lineNoCov">          0 :         spec_overflowed = 1'h0; // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :146:34]</span></a>
<a name="1916"><span class="lineNum">    1916 </span><span class="lineNoCov">          0 :         writeBypassValid = 1'h0;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:81:17, :151:35]</span></a>
<a name="1917"><span class="lineNum">    1917 </span><span class="lineNoCov">          0 :         timingTop_retAddr = 41'h0;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:259:{28,41}]</span></a>
<a name="1918"><span class="lineNum">    1918 </span>            :       end</a>
<a name="1919"><span class="lineNum">    1919 </span>            :     end // initial</a>
<a name="1920"><span class="lineNum">    1920 </span>            :     `ifdef FIRRTL_AFTER_INITIAL // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9]</a>
<a name="1921"><span class="lineNum">    1921 </span>            :       `FIRRTL_AFTER_INITIAL     // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9]</a>
<a name="1922"><span class="lineNum">    1922 </span>            :     `endif // FIRRTL_AFTER_INITIAL</a>
<a name="1923"><span class="lineNum">    1923 </span>            :   `endif // ENABLE_INITIAL_REG_</a>
<a name="1924"><span class="lineNum">    1924 </span>            :   assign io_spec_pop_addr = timingTop_retAddr;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :259:28]</a>
<a name="1925"><span class="lineNum">    1925 </span>            :   assign io_ssp = ssp;  // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :139:22]</a>
<a name="1926"><span class="lineNum">    1926 </span>            :   assign io_sctr = sctr;        // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :141:23]</a>
<a name="1927"><span class="lineNum">    1927 </span>            :   assign io_TOSR_flag = TOSR_flag;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :142:23]</a>
<a name="1928"><span class="lineNum">    1928 </span>            :   assign io_TOSR_value = TOSR_value;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :142:23]</a>
<a name="1929"><span class="lineNum">    1929 </span>            :   assign io_TOSW_flag = TOSW_flag;      // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :143:23]</a>
<a name="1930"><span class="lineNum">    1930 </span>            :   assign io_TOSW_value = TOSW_value;    // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :143:23]</a>
<a name="1931"><span class="lineNum">    1931 </span>            :   assign io_NOS_flag = topNos_flag;     // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :170:33, :171:15, :173:15]</a>
<a name="1932"><span class="lineNum">    1932 </span>            :   assign io_NOS_value = topNos_value;   // @[src/main/scala/xiangshan/frontend/newRAS.scala:88:9, :170:33, :171:15, :173:15]</a>
<a name="1933"><span class="lineNum">    1933 </span>            : endmodule</a>
<a name="1934"><span class="lineNum">    1934 </span>            : </a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
