
CWChaoticWithoutProtect.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001c2c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000118  00802000  00001c2c  00001cc0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000012a  00802118  00802118  00001dd8  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001dd8  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001e08  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000290  00000000  00000000  00001e48  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000850d  00000000  00000000  000020d8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00002e81  00000000  00000000  0000a5e5  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00003403  00000000  00000000  0000d466  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000d08  00000000  00000000  0001086c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00026f49  00000000  00000000  00011574  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00003794  00000000  00000000  000384bd  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000260  00000000  00000000  0003bc51  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  000084f4  00000000  00000000  0003beb1  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c5 c0       	rjmp	.+394    	; 0x18c <__ctors_end>
       2:	00 00       	nop
       4:	e4 c0       	rjmp	.+456    	; 0x1ce <__bad_interrupt>
       6:	00 00       	nop
       8:	e2 c0       	rjmp	.+452    	; 0x1ce <__bad_interrupt>
       a:	00 00       	nop
       c:	e0 c0       	rjmp	.+448    	; 0x1ce <__bad_interrupt>
       e:	00 00       	nop
      10:	de c0       	rjmp	.+444    	; 0x1ce <__bad_interrupt>
      12:	00 00       	nop
      14:	dc c0       	rjmp	.+440    	; 0x1ce <__bad_interrupt>
      16:	00 00       	nop
      18:	da c0       	rjmp	.+436    	; 0x1ce <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d8 c0       	rjmp	.+432    	; 0x1ce <__bad_interrupt>
      1e:	00 00       	nop
      20:	d6 c0       	rjmp	.+428    	; 0x1ce <__bad_interrupt>
      22:	00 00       	nop
      24:	d4 c0       	rjmp	.+424    	; 0x1ce <__bad_interrupt>
      26:	00 00       	nop
      28:	d2 c0       	rjmp	.+420    	; 0x1ce <__bad_interrupt>
      2a:	00 00       	nop
      2c:	d0 c0       	rjmp	.+416    	; 0x1ce <__bad_interrupt>
      2e:	00 00       	nop
      30:	ce c0       	rjmp	.+412    	; 0x1ce <__bad_interrupt>
      32:	00 00       	nop
      34:	cc c0       	rjmp	.+408    	; 0x1ce <__bad_interrupt>
      36:	00 00       	nop
      38:	c3 c5       	rjmp	.+2950   	; 0xbc0 <__vector_14>
      3a:	00 00       	nop
      3c:	ee c5       	rjmp	.+3036   	; 0xc1a <__vector_15>
      3e:	00 00       	nop
      40:	19 c6       	rjmp	.+3122   	; 0xc74 <__vector_16>
      42:	00 00       	nop
      44:	44 c6       	rjmp	.+3208   	; 0xcce <__vector_17>
      46:	00 00       	nop
      48:	6f c6       	rjmp	.+3294   	; 0xd28 <__vector_18>
      4a:	00 00       	nop
      4c:	9a c6       	rjmp	.+3380   	; 0xd82 <__vector_19>
      4e:	00 00       	nop
      50:	c5 c6       	rjmp	.+3466   	; 0xddc <__vector_20>
      52:	00 00       	nop
      54:	f0 c6       	rjmp	.+3552   	; 0xe36 <__vector_21>
      56:	00 00       	nop
      58:	1b c7       	rjmp	.+3638   	; 0xe90 <__vector_22>
      5a:	00 00       	nop
      5c:	46 c7       	rjmp	.+3724   	; 0xeea <__vector_23>
      5e:	00 00       	nop
      60:	b6 c0       	rjmp	.+364    	; 0x1ce <__bad_interrupt>
      62:	00 00       	nop
      64:	b4 c0       	rjmp	.+360    	; 0x1ce <__bad_interrupt>
      66:	00 00       	nop
      68:	b2 c0       	rjmp	.+356    	; 0x1ce <__bad_interrupt>
      6a:	00 00       	nop
      6c:	b0 c0       	rjmp	.+352    	; 0x1ce <__bad_interrupt>
      6e:	00 00       	nop
      70:	ae c0       	rjmp	.+348    	; 0x1ce <__bad_interrupt>
      72:	00 00       	nop
      74:	ac c0       	rjmp	.+344    	; 0x1ce <__bad_interrupt>
      76:	00 00       	nop
      78:	aa c0       	rjmp	.+340    	; 0x1ce <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a8 c0       	rjmp	.+336    	; 0x1ce <__bad_interrupt>
      7e:	00 00       	nop
      80:	a6 c0       	rjmp	.+332    	; 0x1ce <__bad_interrupt>
      82:	00 00       	nop
      84:	a4 c0       	rjmp	.+328    	; 0x1ce <__bad_interrupt>
      86:	00 00       	nop
      88:	a2 c0       	rjmp	.+324    	; 0x1ce <__bad_interrupt>
      8a:	00 00       	nop
      8c:	a0 c0       	rjmp	.+320    	; 0x1ce <__bad_interrupt>
      8e:	00 00       	nop
      90:	9e c0       	rjmp	.+316    	; 0x1ce <__bad_interrupt>
      92:	00 00       	nop
      94:	9c c0       	rjmp	.+312    	; 0x1ce <__bad_interrupt>
      96:	00 00       	nop
      98:	9a c0       	rjmp	.+308    	; 0x1ce <__bad_interrupt>
      9a:	00 00       	nop
      9c:	98 c0       	rjmp	.+304    	; 0x1ce <__bad_interrupt>
      9e:	00 00       	nop
      a0:	96 c0       	rjmp	.+300    	; 0x1ce <__bad_interrupt>
      a2:	00 00       	nop
      a4:	94 c0       	rjmp	.+296    	; 0x1ce <__bad_interrupt>
      a6:	00 00       	nop
      a8:	92 c0       	rjmp	.+292    	; 0x1ce <__bad_interrupt>
      aa:	00 00       	nop
      ac:	90 c0       	rjmp	.+288    	; 0x1ce <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8e c0       	rjmp	.+284    	; 0x1ce <__bad_interrupt>
      b2:	00 00       	nop
      b4:	8c c0       	rjmp	.+280    	; 0x1ce <__bad_interrupt>
      b6:	00 00       	nop
      b8:	8a c0       	rjmp	.+276    	; 0x1ce <__bad_interrupt>
      ba:	00 00       	nop
      bc:	0c 94 b0 08 	jmp	0x1160	; 0x1160 <__vector_47>
      c0:	0c 94 dd 08 	jmp	0x11ba	; 0x11ba <__vector_48>
      c4:	0c 94 0a 09 	jmp	0x1214	; 0x1214 <__vector_49>
      c8:	0c 94 37 09 	jmp	0x126e	; 0x126e <__vector_50>
      cc:	0c 94 64 09 	jmp	0x12c8	; 0x12c8 <__vector_51>
      d0:	0c 94 91 09 	jmp	0x1322	; 0x1322 <__vector_52>
      d4:	7c c0       	rjmp	.+248    	; 0x1ce <__bad_interrupt>
      d6:	00 00       	nop
      d8:	7a c0       	rjmp	.+244    	; 0x1ce <__bad_interrupt>
      da:	00 00       	nop
      dc:	78 c0       	rjmp	.+240    	; 0x1ce <__bad_interrupt>
      de:	00 00       	nop
      e0:	76 c0       	rjmp	.+236    	; 0x1ce <__bad_interrupt>
      e2:	00 00       	nop
      e4:	74 c0       	rjmp	.+232    	; 0x1ce <__bad_interrupt>
      e6:	00 00       	nop
      e8:	72 c0       	rjmp	.+228    	; 0x1ce <__bad_interrupt>
      ea:	00 00       	nop
      ec:	70 c0       	rjmp	.+224    	; 0x1ce <__bad_interrupt>
      ee:	00 00       	nop
      f0:	6e c0       	rjmp	.+220    	; 0x1ce <__bad_interrupt>
      f2:	00 00       	nop
      f4:	6c c0       	rjmp	.+216    	; 0x1ce <__bad_interrupt>
      f6:	00 00       	nop
      f8:	6a c0       	rjmp	.+212    	; 0x1ce <__bad_interrupt>
      fa:	00 00       	nop
      fc:	68 c0       	rjmp	.+208    	; 0x1ce <__bad_interrupt>
      fe:	00 00       	nop
     100:	66 c0       	rjmp	.+204    	; 0x1ce <__bad_interrupt>
     102:	00 00       	nop
     104:	64 c0       	rjmp	.+200    	; 0x1ce <__bad_interrupt>
     106:	00 00       	nop
     108:	62 c0       	rjmp	.+196    	; 0x1ce <__bad_interrupt>
     10a:	00 00       	nop
     10c:	60 c0       	rjmp	.+192    	; 0x1ce <__bad_interrupt>
     10e:	00 00       	nop
     110:	5e c0       	rjmp	.+188    	; 0x1ce <__bad_interrupt>
     112:	00 00       	nop
     114:	5c c0       	rjmp	.+184    	; 0x1ce <__bad_interrupt>
     116:	00 00       	nop
     118:	5a c0       	rjmp	.+180    	; 0x1ce <__bad_interrupt>
     11a:	00 00       	nop
     11c:	58 c0       	rjmp	.+176    	; 0x1ce <__bad_interrupt>
     11e:	00 00       	nop
     120:	56 c0       	rjmp	.+172    	; 0x1ce <__bad_interrupt>
     122:	00 00       	nop
     124:	54 c0       	rjmp	.+168    	; 0x1ce <__bad_interrupt>
     126:	00 00       	nop
     128:	52 c0       	rjmp	.+164    	; 0x1ce <__bad_interrupt>
     12a:	00 00       	nop
     12c:	50 c0       	rjmp	.+160    	; 0x1ce <__bad_interrupt>
     12e:	00 00       	nop
     130:	4e c0       	rjmp	.+156    	; 0x1ce <__bad_interrupt>
     132:	00 00       	nop
     134:	07 c7       	rjmp	.+3598   	; 0xf44 <__vector_77>
     136:	00 00       	nop
     138:	32 c7       	rjmp	.+3684   	; 0xf9e <__vector_78>
     13a:	00 00       	nop
     13c:	5d c7       	rjmp	.+3770   	; 0xff8 <__vector_79>
     13e:	00 00       	nop
     140:	88 c7       	rjmp	.+3856   	; 0x1052 <__vector_80>
     142:	00 00       	nop
     144:	b3 c7       	rjmp	.+3942   	; 0x10ac <__vector_81>
     146:	00 00       	nop
     148:	de c7       	rjmp	.+4028   	; 0x1106 <__vector_82>
     14a:	00 00       	nop
     14c:	40 c0       	rjmp	.+128    	; 0x1ce <__bad_interrupt>
     14e:	00 00       	nop
     150:	3e c0       	rjmp	.+124    	; 0x1ce <__bad_interrupt>
     152:	00 00       	nop
     154:	3c c0       	rjmp	.+120    	; 0x1ce <__bad_interrupt>
     156:	00 00       	nop
     158:	3a c0       	rjmp	.+116    	; 0x1ce <__bad_interrupt>
     15a:	00 00       	nop
     15c:	38 c0       	rjmp	.+112    	; 0x1ce <__bad_interrupt>
     15e:	00 00       	nop
     160:	36 c0       	rjmp	.+108    	; 0x1ce <__bad_interrupt>
     162:	00 00       	nop
     164:	34 c0       	rjmp	.+104    	; 0x1ce <__bad_interrupt>
     166:	00 00       	nop
     168:	32 c0       	rjmp	.+100    	; 0x1ce <__bad_interrupt>
     16a:	00 00       	nop
     16c:	c1 04       	cpc	r12, r1
     16e:	c4 04       	cpc	r12, r4
     170:	c7 04       	cpc	r12, r7
     172:	ca 04       	cpc	r12, r10
     174:	cd 04       	cpc	r12, r13
     176:	d0 04       	cpc	r13, r0
     178:	d3 04       	cpc	r13, r3
     17a:	d6 04       	cpc	r13, r6
     17c:	d9 04       	cpc	r13, r9
     17e:	dc 04       	cpc	r13, r12
     180:	df 04       	cpc	r13, r15
     182:	e2 04       	cpc	r14, r2
     184:	e5 04       	cpc	r14, r5
     186:	e8 04       	cpc	r14, r8
     188:	eb 04       	cpc	r14, r11
     18a:	ee 04       	cpc	r14, r14

0000018c <__ctors_end>:
     18c:	11 24       	eor	r1, r1
     18e:	1f be       	out	0x3f, r1	; 63
     190:	cf ef       	ldi	r28, 0xFF	; 255
     192:	cd bf       	out	0x3d, r28	; 61
     194:	df e3       	ldi	r29, 0x3F	; 63
     196:	de bf       	out	0x3e, r29	; 62
     198:	00 e0       	ldi	r16, 0x00	; 0
     19a:	0c bf       	out	0x3c, r16	; 60

0000019c <__do_copy_data>:
     19c:	11 e2       	ldi	r17, 0x21	; 33
     19e:	a0 e0       	ldi	r26, 0x00	; 0
     1a0:	b0 e2       	ldi	r27, 0x20	; 32
     1a2:	ec e2       	ldi	r30, 0x2C	; 44
     1a4:	fc e1       	ldi	r31, 0x1C	; 28
     1a6:	00 e0       	ldi	r16, 0x00	; 0
     1a8:	0b bf       	out	0x3b, r16	; 59
     1aa:	02 c0       	rjmp	.+4      	; 0x1b0 <__do_copy_data+0x14>
     1ac:	07 90       	elpm	r0, Z+
     1ae:	0d 92       	st	X+, r0
     1b0:	a8 31       	cpi	r26, 0x18	; 24
     1b2:	b1 07       	cpc	r27, r17
     1b4:	d9 f7       	brne	.-10     	; 0x1ac <__do_copy_data+0x10>

000001b6 <__do_clear_bss>:
     1b6:	22 e2       	ldi	r18, 0x22	; 34
     1b8:	a8 e1       	ldi	r26, 0x18	; 24
     1ba:	b1 e2       	ldi	r27, 0x21	; 33
     1bc:	01 c0       	rjmp	.+2      	; 0x1c0 <.do_clear_bss_start>

000001be <.do_clear_bss_loop>:
     1be:	1d 92       	st	X+, r1

000001c0 <.do_clear_bss_start>:
     1c0:	a2 34       	cpi	r26, 0x42	; 66
     1c2:	b2 07       	cpc	r27, r18
     1c4:	e1 f7       	brne	.-8      	; 0x1be <.do_clear_bss_loop>
     1c6:	0e 94 33 0b 	call	0x1666	; 0x1666 <main>
     1ca:	0c 94 14 0e 	jmp	0x1c28	; 0x1c28 <_exit>

000001ce <__bad_interrupt>:
     1ce:	18 cf       	rjmp	.-464    	; 0x0 <__vectors>

000001d0 <usart_putchar>:

	if (baud_offset != USART_BAUD_UNDEFINED) {
		(usart)->BAUDCTRLB = (uint8_t)((uint16_t)baudctrl);
		(usart)->BAUDCTRLA = (uint8_t)((uint16_t)baudctrl >> 8);
	}
}
     1d0:	fc 01       	movw	r30, r24
     1d2:	91 81       	ldd	r25, Z+1	; 0x01
     1d4:	95 ff       	sbrs	r25, 5
     1d6:	fd cf       	rjmp	.-6      	; 0x1d2 <usart_putchar+0x2>
     1d8:	60 83       	st	Z, r22
     1da:	80 e0       	ldi	r24, 0x00	; 0
     1dc:	90 e0       	ldi	r25, 0x00	; 0
     1de:	08 95       	ret

000001e0 <usart_getchar>:
     1e0:	fc 01       	movw	r30, r24
     1e2:	91 81       	ldd	r25, Z+1	; 0x01
     1e4:	99 23       	and	r25, r25
     1e6:	ec f7       	brge	.-6      	; 0x1e2 <usart_getchar+0x2>
     1e8:	80 81       	ld	r24, Z
     1ea:	08 95       	ret

000001ec <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
     1ec:	4f 92       	push	r4
     1ee:	5f 92       	push	r5
     1f0:	6f 92       	push	r6
     1f2:	7f 92       	push	r7
     1f4:	8f 92       	push	r8
     1f6:	9f 92       	push	r9
     1f8:	af 92       	push	r10
     1fa:	bf 92       	push	r11
     1fc:	ef 92       	push	r14
     1fe:	ff 92       	push	r15
     200:	0f 93       	push	r16
     202:	1f 93       	push	r17
     204:	cf 93       	push	r28
     206:	7c 01       	movw	r14, r24
     208:	4a 01       	movw	r8, r20
     20a:	5b 01       	movw	r10, r22
     20c:	28 01       	movw	r4, r16
     20e:	39 01       	movw	r6, r18
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
     210:	fc 01       	movw	r30, r24
     212:	84 81       	ldd	r24, Z+4	; 0x04
     214:	82 ff       	sbrs	r24, 2
     216:	16 c0       	rjmp	.+44     	; 0x244 <usart_set_baudrate+0x58>

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
     218:	d9 01       	movw	r26, r18
     21a:	c8 01       	movw	r24, r16
     21c:	68 94       	set
     21e:	12 f8       	bld	r1, 2
     220:	b6 95       	lsr	r27
     222:	a7 95       	ror	r26
     224:	97 95       	ror	r25
     226:	87 95       	ror	r24
     228:	16 94       	lsr	r1
     22a:	d1 f7       	brne	.-12     	; 0x220 <usart_set_baudrate+0x34>
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;
     22c:	b9 01       	movw	r22, r18
     22e:	a8 01       	movw	r20, r16
     230:	03 2e       	mov	r0, r19
     232:	36 e1       	ldi	r19, 0x16	; 22
     234:	76 95       	lsr	r23
     236:	67 95       	ror	r22
     238:	57 95       	ror	r21
     23a:	47 95       	ror	r20
     23c:	3a 95       	dec	r19
     23e:	d1 f7       	brne	.-12     	; 0x234 <usart_set_baudrate+0x48>
     240:	30 2d       	mov	r19, r0
     242:	15 c0       	rjmp	.+42     	; 0x26e <usart_set_baudrate+0x82>

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
		max_rate /= 2;
     244:	d9 01       	movw	r26, r18
     246:	c8 01       	movw	r24, r16
     248:	68 94       	set
     24a:	13 f8       	bld	r1, 3
     24c:	b6 95       	lsr	r27
     24e:	a7 95       	ror	r26
     250:	97 95       	ror	r25
     252:	87 95       	ror	r24
     254:	16 94       	lsr	r1
     256:	d1 f7       	brne	.-12     	; 0x24c <usart_set_baudrate+0x60>
		min_rate /= 2;
     258:	b9 01       	movw	r22, r18
     25a:	a8 01       	movw	r20, r16
     25c:	03 2e       	mov	r0, r19
     25e:	37 e1       	ldi	r19, 0x17	; 23
     260:	76 95       	lsr	r23
     262:	67 95       	ror	r22
     264:	57 95       	ror	r21
     266:	47 95       	ror	r20
     268:	3a 95       	dec	r19
     26a:	d1 f7       	brne	.-12     	; 0x260 <usart_set_baudrate+0x74>
     26c:	30 2d       	mov	r19, r0
	}

	if ((baud > max_rate) || (baud < min_rate)) {
     26e:	88 15       	cp	r24, r8
     270:	99 05       	cpc	r25, r9
     272:	aa 05       	cpc	r26, r10
     274:	bb 05       	cpc	r27, r11
     276:	08 f4       	brcc	.+2      	; 0x27a <usart_set_baudrate+0x8e>
     278:	a6 c0       	rjmp	.+332    	; 0x3c6 <usart_set_baudrate+0x1da>
     27a:	84 16       	cp	r8, r20
     27c:	95 06       	cpc	r9, r21
     27e:	a6 06       	cpc	r10, r22
     280:	b7 06       	cpc	r11, r23
     282:	08 f4       	brcc	.+2      	; 0x286 <usart_set_baudrate+0x9a>
     284:	a2 c0       	rjmp	.+324    	; 0x3ca <usart_set_baudrate+0x1de>
		return false;
	}

	/* Check if double speed is enabled. */
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
     286:	f7 01       	movw	r30, r14
     288:	84 81       	ldd	r24, Z+4	; 0x04
     28a:	82 fd       	sbrc	r24, 2
     28c:	04 c0       	rjmp	.+8      	; 0x296 <usart_set_baudrate+0xaa>
		baud *= 2;
     28e:	88 0c       	add	r8, r8
     290:	99 1c       	adc	r9, r9
     292:	aa 1c       	adc	r10, r10
     294:	bb 1c       	adc	r11, r11
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;
     296:	c3 01       	movw	r24, r6
     298:	b2 01       	movw	r22, r4
     29a:	a5 01       	movw	r20, r10
     29c:	94 01       	movw	r18, r8
     29e:	0e 94 db 0d 	call	0x1bb6	; 0x1bb6 <__udivmodsi4>

	for (exp = -7; exp < 7; exp++) {
		if (ratio < limit) {
     2a2:	2f 3f       	cpi	r18, 0xFF	; 255
     2a4:	31 05       	cpc	r19, r1
     2a6:	41 05       	cpc	r20, r1
     2a8:	51 05       	cpc	r21, r1
     2aa:	08 f4       	brcc	.+2      	; 0x2ae <usart_set_baudrate+0xc2>
     2ac:	90 c0       	rjmp	.+288    	; 0x3ce <usart_set_baudrate+0x1e2>
     2ae:	8f ef       	ldi	r24, 0xFF	; 255
     2b0:	90 e0       	ldi	r25, 0x00	; 0
     2b2:	a0 e0       	ldi	r26, 0x00	; 0
     2b4:	b0 e0       	ldi	r27, 0x00	; 0
     2b6:	c9 ef       	ldi	r28, 0xF9	; 249
     2b8:	05 c0       	rjmp	.+10     	; 0x2c4 <usart_set_baudrate+0xd8>
     2ba:	28 17       	cp	r18, r24
     2bc:	39 07       	cpc	r19, r25
     2be:	4a 07       	cpc	r20, r26
     2c0:	5b 07       	cpc	r21, r27
     2c2:	58 f0       	brcs	.+22     	; 0x2da <usart_set_baudrate+0xee>
			break;
		}

		limit <<= 1;
     2c4:	88 0f       	add	r24, r24
     2c6:	99 1f       	adc	r25, r25
     2c8:	aa 1f       	adc	r26, r26
     2ca:	bb 1f       	adc	r27, r27

		if (exp < -3) {
     2cc:	cd 3f       	cpi	r28, 0xFD	; 253
     2ce:	0c f4       	brge	.+2      	; 0x2d2 <usart_set_baudrate+0xe6>
			limit |= 1;
     2d0:	81 60       	ori	r24, 0x01	; 1
     2d2:	cf 5f       	subi	r28, 0xFF	; 255

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
     2d4:	c7 30       	cpi	r28, 0x07	; 7
     2d6:	89 f7       	brne	.-30     	; 0x2ba <usart_set_baudrate+0xce>
     2d8:	4f c0       	rjmp	.+158    	; 0x378 <usart_set_baudrate+0x18c>
	 * point.
	 *
	 * The formula for calculating BSEL is slightly different when exp is
	 * negative than it is when exp is positive.
	 */
	if (exp < 0) {
     2da:	cc 23       	and	r28, r28
     2dc:	0c f0       	brlt	.+2      	; 0x2e0 <usart_set_baudrate+0xf4>
     2de:	4c c0       	rjmp	.+152    	; 0x378 <usart_set_baudrate+0x18c>
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
     2e0:	d5 01       	movw	r26, r10
     2e2:	c4 01       	movw	r24, r8
     2e4:	88 0f       	add	r24, r24
     2e6:	99 1f       	adc	r25, r25
     2e8:	aa 1f       	adc	r26, r26
     2ea:	bb 1f       	adc	r27, r27
     2ec:	88 0f       	add	r24, r24
     2ee:	99 1f       	adc	r25, r25
     2f0:	aa 1f       	adc	r26, r26
     2f2:	bb 1f       	adc	r27, r27
     2f4:	88 0f       	add	r24, r24
     2f6:	99 1f       	adc	r25, r25
     2f8:	aa 1f       	adc	r26, r26
     2fa:	bb 1f       	adc	r27, r27
     2fc:	48 1a       	sub	r4, r24
     2fe:	59 0a       	sbc	r5, r25
     300:	6a 0a       	sbc	r6, r26
     302:	7b 0a       	sbc	r7, r27
		/* If we end up with a left-shift after taking the final
		 * divide-by-8 into account, do the shift before the divide.
		 * Otherwise, left-shift the denominator instead (effectively
		 * resulting in an overall right shift.)
		 */
		if (exp <= -3) {
     304:	ce 3f       	cpi	r28, 0xFE	; 254
     306:	f4 f4       	brge	.+60     	; 0x344 <usart_set_baudrate+0x158>
			div = ((cpu_hz << (-exp - 3)) + baud / 2) / baud;
     308:	8d ef       	ldi	r24, 0xFD	; 253
     30a:	9f ef       	ldi	r25, 0xFF	; 255
     30c:	8c 1b       	sub	r24, r28
     30e:	91 09       	sbc	r25, r1
     310:	c7 fd       	sbrc	r28, 7
     312:	93 95       	inc	r25
     314:	04 c0       	rjmp	.+8      	; 0x31e <usart_set_baudrate+0x132>
     316:	44 0c       	add	r4, r4
     318:	55 1c       	adc	r5, r5
     31a:	66 1c       	adc	r6, r6
     31c:	77 1c       	adc	r7, r7
     31e:	8a 95       	dec	r24
     320:	d2 f7       	brpl	.-12     	; 0x316 <usart_set_baudrate+0x12a>
     322:	d5 01       	movw	r26, r10
     324:	c4 01       	movw	r24, r8
     326:	b6 95       	lsr	r27
     328:	a7 95       	ror	r26
     32a:	97 95       	ror	r25
     32c:	87 95       	ror	r24
     32e:	bc 01       	movw	r22, r24
     330:	cd 01       	movw	r24, r26
     332:	64 0d       	add	r22, r4
     334:	75 1d       	adc	r23, r5
     336:	86 1d       	adc	r24, r6
     338:	97 1d       	adc	r25, r7
     33a:	a5 01       	movw	r20, r10
     33c:	94 01       	movw	r18, r8
     33e:	0e 94 db 0d 	call	0x1bb6	; 0x1bb6 <__udivmodsi4>
     342:	37 c0       	rjmp	.+110    	; 0x3b2 <usart_set_baudrate+0x1c6>
		} else {
			baud <<= exp + 3;
     344:	83 e0       	ldi	r24, 0x03	; 3
     346:	8c 0f       	add	r24, r28
     348:	a5 01       	movw	r20, r10
     34a:	94 01       	movw	r18, r8
     34c:	04 c0       	rjmp	.+8      	; 0x356 <usart_set_baudrate+0x16a>
     34e:	22 0f       	add	r18, r18
     350:	33 1f       	adc	r19, r19
     352:	44 1f       	adc	r20, r20
     354:	55 1f       	adc	r21, r21
     356:	8a 95       	dec	r24
     358:	d2 f7       	brpl	.-12     	; 0x34e <usart_set_baudrate+0x162>
			div = (cpu_hz + baud / 2) / baud;
     35a:	da 01       	movw	r26, r20
     35c:	c9 01       	movw	r24, r18
     35e:	b6 95       	lsr	r27
     360:	a7 95       	ror	r26
     362:	97 95       	ror	r25
     364:	87 95       	ror	r24
     366:	bc 01       	movw	r22, r24
     368:	cd 01       	movw	r24, r26
     36a:	64 0d       	add	r22, r4
     36c:	75 1d       	adc	r23, r5
     36e:	86 1d       	adc	r24, r6
     370:	97 1d       	adc	r25, r7
     372:	0e 94 db 0d 	call	0x1bb6	; 0x1bb6 <__udivmodsi4>
     376:	1d c0       	rjmp	.+58     	; 0x3b2 <usart_set_baudrate+0x1c6>
		}
	} else {
		/* We will always do a right shift in this case, but we need to
		 * shift three extra positions because of the divide-by-8.
		 */
		baud <<= exp + 3;
     378:	83 e0       	ldi	r24, 0x03	; 3
     37a:	8c 0f       	add	r24, r28
     37c:	a5 01       	movw	r20, r10
     37e:	94 01       	movw	r18, r8
     380:	04 c0       	rjmp	.+8      	; 0x38a <usart_set_baudrate+0x19e>
     382:	22 0f       	add	r18, r18
     384:	33 1f       	adc	r19, r19
     386:	44 1f       	adc	r20, r20
     388:	55 1f       	adc	r21, r21
     38a:	8a 95       	dec	r24
     38c:	d2 f7       	brpl	.-12     	; 0x382 <usart_set_baudrate+0x196>
		div = (cpu_hz + baud / 2) / baud - 1;
     38e:	da 01       	movw	r26, r20
     390:	c9 01       	movw	r24, r18
     392:	b6 95       	lsr	r27
     394:	a7 95       	ror	r26
     396:	97 95       	ror	r25
     398:	87 95       	ror	r24
     39a:	bc 01       	movw	r22, r24
     39c:	cd 01       	movw	r24, r26
     39e:	64 0d       	add	r22, r4
     3a0:	75 1d       	adc	r23, r5
     3a2:	86 1d       	adc	r24, r6
     3a4:	97 1d       	adc	r25, r7
     3a6:	0e 94 db 0d 	call	0x1bb6	; 0x1bb6 <__udivmodsi4>
     3aa:	21 50       	subi	r18, 0x01	; 1
     3ac:	31 09       	sbc	r19, r1
     3ae:	41 09       	sbc	r20, r1
     3b0:	51 09       	sbc	r21, r1
	}

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
     3b2:	83 2f       	mov	r24, r19
     3b4:	8f 70       	andi	r24, 0x0F	; 15
     3b6:	c2 95       	swap	r28
     3b8:	c0 7f       	andi	r28, 0xF0	; 240
     3ba:	c8 2b       	or	r28, r24
     3bc:	f7 01       	movw	r30, r14
     3be:	c7 83       	std	Z+7, r28	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)div;
     3c0:	26 83       	std	Z+6, r18	; 0x06

	return true;
     3c2:	81 e0       	ldi	r24, 0x01	; 1
     3c4:	18 c0       	rjmp	.+48     	; 0x3f6 <usart_set_baudrate+0x20a>
		max_rate /= 2;
		min_rate /= 2;
	}

	if ((baud > max_rate) || (baud < min_rate)) {
		return false;
     3c6:	80 e0       	ldi	r24, 0x00	; 0
     3c8:	16 c0       	rjmp	.+44     	; 0x3f6 <usart_set_baudrate+0x20a>
     3ca:	80 e0       	ldi	r24, 0x00	; 0
     3cc:	14 c0       	rjmp	.+40     	; 0x3f6 <usart_set_baudrate+0x20a>
	if (exp < 0) {
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
     3ce:	d5 01       	movw	r26, r10
     3d0:	c4 01       	movw	r24, r8
     3d2:	88 0f       	add	r24, r24
     3d4:	99 1f       	adc	r25, r25
     3d6:	aa 1f       	adc	r26, r26
     3d8:	bb 1f       	adc	r27, r27
     3da:	88 0f       	add	r24, r24
     3dc:	99 1f       	adc	r25, r25
     3de:	aa 1f       	adc	r26, r26
     3e0:	bb 1f       	adc	r27, r27
     3e2:	88 0f       	add	r24, r24
     3e4:	99 1f       	adc	r25, r25
     3e6:	aa 1f       	adc	r26, r26
     3e8:	bb 1f       	adc	r27, r27
     3ea:	48 1a       	sub	r4, r24
     3ec:	59 0a       	sbc	r5, r25
     3ee:	6a 0a       	sbc	r6, r26
     3f0:	7b 0a       	sbc	r7, r27

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
     3f2:	c9 ef       	ldi	r28, 0xF9	; 249
     3f4:	89 cf       	rjmp	.-238    	; 0x308 <usart_set_baudrate+0x11c>

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
	(usart)->BAUDCTRLA = (uint8_t)div;

	return true;
}
     3f6:	cf 91       	pop	r28
     3f8:	1f 91       	pop	r17
     3fa:	0f 91       	pop	r16
     3fc:	ff 90       	pop	r15
     3fe:	ef 90       	pop	r14
     400:	bf 90       	pop	r11
     402:	af 90       	pop	r10
     404:	9f 90       	pop	r9
     406:	8f 90       	pop	r8
     408:	7f 90       	pop	r7
     40a:	6f 90       	pop	r6
     40c:	5f 90       	pop	r5
     40e:	4f 90       	pop	r4
     410:	08 95       	ret

00000412 <usart_init_rs232>:
 *
 * \retval true if the initialization was successfull
 * \retval false if the initialization failed (error in baud rate calculation)
 */
bool usart_init_rs232(USART_t *usart, const usart_rs232_options_t *opt)
{
     412:	0f 93       	push	r16
     414:	1f 93       	push	r17
     416:	cf 93       	push	r28
     418:	df 93       	push	r29
     41a:	ec 01       	movw	r28, r24
     41c:	8b 01       	movw	r16, r22
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
     41e:	89 2b       	or	r24, r25
     420:	09 f4       	brne	.+2      	; 0x424 <usart_init_rs232+0x12>
     422:	77 c0       	rjmp	.+238    	; 0x512 <usart_init_rs232+0x100>
	else if (module == &EBI) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EBI);
	}
#endif
#ifdef RTC
	else if (module == &RTC) {
     424:	c1 15       	cp	r28, r1
     426:	84 e0       	ldi	r24, 0x04	; 4
     428:	d8 07       	cpc	r29, r24
     42a:	21 f4       	brne	.+8      	; 0x434 <usart_init_rs232+0x22>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
     42c:	64 e0       	ldi	r22, 0x04	; 4
     42e:	80 e0       	ldi	r24, 0x00	; 0
     430:	b1 d3       	rcall	.+1890   	; 0xb94 <sysclk_enable_module>
     432:	6f c0       	rjmp	.+222    	; 0x512 <usart_init_rs232+0x100>
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
     434:	c0 38       	cpi	r28, 0x80	; 128
     436:	e1 e0       	ldi	r30, 0x01	; 1
     438:	de 07       	cpc	r29, r30
     43a:	21 f4       	brne	.+8      	; 0x444 <usart_init_rs232+0x32>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
     43c:	62 e0       	ldi	r22, 0x02	; 2
     43e:	80 e0       	ldi	r24, 0x00	; 0
     440:	a9 d3       	rcall	.+1874   	; 0xb94 <sysclk_enable_module>
     442:	67 c0       	rjmp	.+206    	; 0x512 <usart_init_rs232+0x100>
	else if (module == &EDMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
     444:	c0 38       	cpi	r28, 0x80	; 128
     446:	f3 e0       	ldi	r31, 0x03	; 3
     448:	df 07       	cpc	r29, r31
     44a:	21 f4       	brne	.+8      	; 0x454 <usart_init_rs232+0x42>
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
     44c:	61 e0       	ldi	r22, 0x01	; 1
     44e:	81 e0       	ldi	r24, 0x01	; 1
     450:	a1 d3       	rcall	.+1858   	; 0xb94 <sysclk_enable_module>
     452:	5f c0       	rjmp	.+190    	; 0x512 <usart_init_rs232+0x100>
	else if (module == &ACB) {
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
     454:	c1 15       	cp	r28, r1
     456:	82 e0       	ldi	r24, 0x02	; 2
     458:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     45a:	21 f4       	brne	.+8      	; 0x464 <usart_init_rs232+0x52>
     45c:	62 e0       	ldi	r22, 0x02	; 2
     45e:	81 e0       	ldi	r24, 0x01	; 1
     460:	99 d3       	rcall	.+1842   	; 0xb94 <sysclk_enable_module>
     462:	57 c0       	rjmp	.+174    	; 0x512 <usart_init_rs232+0x100>
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_DAC);
	}
#endif
#endif // Workaround end
#ifdef TCC0
	else if (module == &TCC0) {
     464:	c1 15       	cp	r28, r1
     466:	e8 e0       	ldi	r30, 0x08	; 8
     468:	de 07       	cpc	r29, r30
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
     46a:	21 f4       	brne	.+8      	; 0x474 <usart_init_rs232+0x62>
     46c:	61 e0       	ldi	r22, 0x01	; 1
     46e:	83 e0       	ldi	r24, 0x03	; 3
     470:	91 d3       	rcall	.+1826   	; 0xb94 <sysclk_enable_module>
     472:	4f c0       	rjmp	.+158    	; 0x512 <usart_init_rs232+0x100>
	}
#endif
#ifdef TCD0
	else if (module == &TCD0) {
     474:	c1 15       	cp	r28, r1
     476:	f9 e0       	ldi	r31, 0x09	; 9
     478:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
     47a:	21 f4       	brne	.+8      	; 0x484 <usart_init_rs232+0x72>
     47c:	61 e0       	ldi	r22, 0x01	; 1
     47e:	84 e0       	ldi	r24, 0x04	; 4
     480:	89 d3       	rcall	.+1810   	; 0xb94 <sysclk_enable_module>
     482:	47 c0       	rjmp	.+142    	; 0x512 <usart_init_rs232+0x100>
	}
#endif
#ifdef TCE0
	else if (module == &TCE0) {
     484:	c1 15       	cp	r28, r1
     486:	8a e0       	ldi	r24, 0x0A	; 10
     488:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
     48a:	21 f4       	brne	.+8      	; 0x494 <usart_init_rs232+0x82>
     48c:	61 e0       	ldi	r22, 0x01	; 1
     48e:	85 e0       	ldi	r24, 0x05	; 5
     490:	81 d3       	rcall	.+1794   	; 0xb94 <sysclk_enable_module>
	else if (module == &TCF0) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
	}
#endif
#ifdef TCC1
	else if (module == &TCC1) {
     492:	3f c0       	rjmp	.+126    	; 0x512 <usart_init_rs232+0x100>
     494:	c0 34       	cpi	r28, 0x40	; 64
     496:	e8 e0       	ldi	r30, 0x08	; 8
     498:	de 07       	cpc	r29, r30
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
     49a:	21 f4       	brne	.+8      	; 0x4a4 <usart_init_rs232+0x92>
     49c:	62 e0       	ldi	r22, 0x02	; 2
     49e:	83 e0       	ldi	r24, 0x03	; 3
     4a0:	79 d3       	rcall	.+1778   	; 0xb94 <sysclk_enable_module>
	else if (module == &TCD5) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
     4a2:	37 c0       	rjmp	.+110    	; 0x512 <usart_init_rs232+0x100>
     4a4:	c0 39       	cpi	r28, 0x90	; 144
     4a6:	f8 e0       	ldi	r31, 0x08	; 8
     4a8:	df 07       	cpc	r29, r31
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
     4aa:	21 f4       	brne	.+8      	; 0x4b4 <usart_init_rs232+0xa2>
     4ac:	64 e0       	ldi	r22, 0x04	; 4
     4ae:	83 e0       	ldi	r24, 0x03	; 3
     4b0:	71 d3       	rcall	.+1762   	; 0xb94 <sysclk_enable_module>
	else if (module == &HIRESF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
     4b2:	2f c0       	rjmp	.+94     	; 0x512 <usart_init_rs232+0x100>
     4b4:	c0 3c       	cpi	r28, 0xC0	; 192
     4b6:	88 e0       	ldi	r24, 0x08	; 8
     4b8:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
     4ba:	21 f4       	brne	.+8      	; 0x4c4 <usart_init_rs232+0xb2>
     4bc:	68 e0       	ldi	r22, 0x08	; 8
     4be:	83 e0       	ldi	r24, 0x03	; 3
     4c0:	69 d3       	rcall	.+1746   	; 0xb94 <sysclk_enable_module>
	}
#endif
#ifdef SPID
	else if (module == &SPID) {
     4c2:	27 c0       	rjmp	.+78     	; 0x512 <usart_init_rs232+0x100>
     4c4:	c0 3c       	cpi	r28, 0xC0	; 192
     4c6:	e9 e0       	ldi	r30, 0x09	; 9
     4c8:	de 07       	cpc	r29, r30
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_SPI);
     4ca:	21 f4       	brne	.+8      	; 0x4d4 <usart_init_rs232+0xc2>
     4cc:	68 e0       	ldi	r22, 0x08	; 8
     4ce:	84 e0       	ldi	r24, 0x04	; 4
     4d0:	61 d3       	rcall	.+1730   	; 0xb94 <sysclk_enable_module>
	else if (module == &SPIF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
     4d2:	1f c0       	rjmp	.+62     	; 0x512 <usart_init_rs232+0x100>
     4d4:	c0 3a       	cpi	r28, 0xA0	; 160
     4d6:	f8 e0       	ldi	r31, 0x08	; 8
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
     4d8:	df 07       	cpc	r29, r31
     4da:	21 f4       	brne	.+8      	; 0x4e4 <usart_init_rs232+0xd2>
     4dc:	60 e1       	ldi	r22, 0x10	; 16
     4de:	83 e0       	ldi	r24, 0x03	; 3
     4e0:	59 d3       	rcall	.+1714   	; 0xb94 <sysclk_enable_module>
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
     4e2:	17 c0       	rjmp	.+46     	; 0x512 <usart_init_rs232+0x100>
     4e4:	c0 3a       	cpi	r28, 0xA0	; 160
     4e6:	89 e0       	ldi	r24, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
     4e8:	d8 07       	cpc	r29, r24
     4ea:	21 f4       	brne	.+8      	; 0x4f4 <usart_init_rs232+0xe2>
     4ec:	60 e1       	ldi	r22, 0x10	; 16
     4ee:	84 e0       	ldi	r24, 0x04	; 4
     4f0:	51 d3       	rcall	.+1698   	; 0xb94 <sysclk_enable_module>
	else if (module == &USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
     4f2:	0f c0       	rjmp	.+30     	; 0x512 <usart_init_rs232+0x100>
     4f4:	c0 38       	cpi	r28, 0x80	; 128
     4f6:	e4 e0       	ldi	r30, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
     4f8:	de 07       	cpc	r29, r30
     4fa:	21 f4       	brne	.+8      	; 0x504 <usart_init_rs232+0xf2>
     4fc:	60 e4       	ldi	r22, 0x40	; 64
     4fe:	83 e0       	ldi	r24, 0x03	; 3
     500:	49 d3       	rcall	.+1682   	; 0xb94 <sysclk_enable_module>
	else if (module == &TWID) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
     502:	07 c0       	rjmp	.+14     	; 0x512 <usart_init_rs232+0x100>
     504:	c0 3a       	cpi	r28, 0xA0	; 160
     506:	f4 e0       	ldi	r31, 0x04	; 4
     508:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
     50a:	19 f4       	brne	.+6      	; 0x512 <usart_init_rs232+0x100>
     50c:	60 e4       	ldi	r22, 0x40	; 64
     50e:	85 e0       	ldi	r24, 0x05	; 5
     510:	41 d3       	rcall	.+1666   	; 0xb94 <sysclk_enable_module>
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
     512:	8d 81       	ldd	r24, Y+5	; 0x05
     514:	8f 73       	andi	r24, 0x3F	; 63
     516:	8d 83       	std	Y+5, r24	; 0x05
 *  \param twoStopBits Enable two stop bit mode. Use bool type.
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
	(usart)->CTRLC = (uint8_t)charSize | parityMode
     518:	f8 01       	movw	r30, r16
     51a:	95 81       	ldd	r25, Z+5	; 0x05
     51c:	84 81       	ldd	r24, Z+4	; 0x04
     51e:	89 2b       	or	r24, r25
     520:	96 81       	ldd	r25, Z+6	; 0x06
     522:	91 11       	cpse	r25, r1
     524:	98 e0       	ldi	r25, 0x08	; 8
     526:	89 2b       	or	r24, r25
	bool result;
	sysclk_enable_peripheral_clock(usart);
	usart_set_mode(usart, USART_CMODE_ASYNCHRONOUS_gc);
	usart_format_set(usart, opt->charlength, opt->paritytype,
			opt->stopbits);
	result = usart_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
     528:	8d 83       	std	Y+5, r24	; 0x05
     52a:	f8 01       	movw	r30, r16
     52c:	40 81       	ld	r20, Z
     52e:	51 81       	ldd	r21, Z+1	; 0x01
     530:	62 81       	ldd	r22, Z+2	; 0x02
     532:	73 81       	ldd	r23, Z+3	; 0x03
     534:	00 e1       	ldi	r16, 0x10	; 16
     536:	15 e7       	ldi	r17, 0x75	; 117
     538:	20 e7       	ldi	r18, 0x70	; 112
     53a:	30 e0       	ldi	r19, 0x00	; 0
     53c:	ce 01       	movw	r24, r28
     53e:	56 de       	rcall	.-852    	; 0x1ec <usart_set_baudrate>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
     540:	9c 81       	ldd	r25, Y+4	; 0x04
     542:	98 60       	ori	r25, 0x08	; 8
     544:	9c 83       	std	Y+4, r25	; 0x04
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_RXEN_bm;
     546:	9c 81       	ldd	r25, Y+4	; 0x04
     548:	90 61       	ori	r25, 0x10	; 16
     54a:	9c 83       	std	Y+4, r25	; 0x04
	usart_tx_enable(usart);
	usart_rx_enable(usart);
	
	return result;
}
     54c:	df 91       	pop	r29
     54e:	cf 91       	pop	r28
     550:	1f 91       	pop	r17
     552:	0f 91       	pop	r16
     554:	08 95       	ret

00000556 <hex_decode>:
 */ 
#include <stdint-gcc.h>
char hex_lookup[16] = {'0', '1', '2', '3', '4', '5', '6', '7', '8', '9', 'A', 'B', 'C', 'D', 'E', 'F'};

uint8_t* hex_decode(const char *in, int len,uint8_t *out)//将ASCII数据转化为真实的数字
{
     556:	ef 92       	push	r14
     558:	ff 92       	push	r15
     55a:	0f 93       	push	r16
     55c:	1f 93       	push	r17
     55e:	cf 93       	push	r28
     560:	df 93       	push	r29
	unsigned int i, t, hn, ln;

	for (t = 0,i = 0; i < len; i+=2,++t)
     562:	06 2f       	mov	r16, r22
     564:	17 2f       	mov	r17, r23
     566:	01 15       	cp	r16, r1
     568:	11 05       	cpc	r17, r1
     56a:	89 f1       	breq	.+98     	; 0x5ce <hex_decode+0x78>
     56c:	e8 2f       	mov	r30, r24
     56e:	f9 2f       	mov	r31, r25
     570:	e4 2e       	mov	r14, r20
     572:	f5 2e       	mov	r15, r21
     574:	a0 e0       	ldi	r26, 0x00	; 0
     576:	b0 e0       	ldi	r27, 0x00	; 0
     578:	bf 01       	movw	r22, r30
	{
		hn = in[i] > '9' ? (in[i]|32) - 'a' + 10 : in[i] - '0';//将16进制转化为10进制，并且忽略大小写的区别比如A和a
     57a:	20 81       	ld	r18, Z
     57c:	2a 33       	cpi	r18, 0x3A	; 58
     57e:	3c f0       	brlt	.+14     	; 0x58e <hex_decode+0x38>
     580:	20 62       	ori	r18, 0x20	; 32
     582:	02 2e       	mov	r0, r18
     584:	00 0c       	add	r0, r0
     586:	33 0b       	sbc	r19, r19
     588:	27 55       	subi	r18, 0x57	; 87
     58a:	31 09       	sbc	r19, r1
     58c:	05 c0       	rjmp	.+10     	; 0x598 <hex_decode+0x42>
     58e:	02 2e       	mov	r0, r18
     590:	00 0c       	add	r0, r0
     592:	33 0b       	sbc	r19, r19
     594:	20 53       	subi	r18, 0x30	; 48
     596:	31 09       	sbc	r19, r1
		ln = in[i+1] > '9' ? (in[i+1]|32) - 'a' + 10 : in[i+1] - '0';
     598:	eb 01       	movw	r28, r22
     59a:	69 81       	ldd	r22, Y+1	; 0x01
     59c:	6a 33       	cpi	r22, 0x3A	; 58
     59e:	3c f0       	brlt	.+14     	; 0x5ae <hex_decode+0x58>
     5a0:	60 62       	ori	r22, 0x20	; 32
     5a2:	06 2e       	mov	r0, r22
     5a4:	00 0c       	add	r0, r0
     5a6:	77 0b       	sbc	r23, r23
     5a8:	67 55       	subi	r22, 0x57	; 87
     5aa:	71 09       	sbc	r23, r1
     5ac:	05 c0       	rjmp	.+10     	; 0x5b8 <hex_decode+0x62>
     5ae:	06 2e       	mov	r0, r22
     5b0:	00 0c       	add	r0, r0
     5b2:	77 0b       	sbc	r23, r23
     5b4:	60 53       	subi	r22, 0x30	; 48
     5b6:	71 09       	sbc	r23, r1
		out[t] = (hn << 4 ) | ln;
     5b8:	22 95       	swap	r18
     5ba:	20 7f       	andi	r18, 0xF0	; 240
     5bc:	62 2b       	or	r22, r18
     5be:	e7 01       	movw	r28, r14
     5c0:	69 93       	st	Y+, r22
     5c2:	7e 01       	movw	r14, r28

uint8_t* hex_decode(const char *in, int len,uint8_t *out)//将ASCII数据转化为真实的数字
{
	unsigned int i, t, hn, ln;

	for (t = 0,i = 0; i < len; i+=2,++t)
     5c4:	12 96       	adiw	r26, 0x02	; 2
     5c6:	32 96       	adiw	r30, 0x02	; 2
     5c8:	a0 17       	cp	r26, r16
     5ca:	b1 07       	cpc	r27, r17
     5cc:	a8 f2       	brcs	.-86     	; 0x578 <hex_decode+0x22>
		hn = in[i] > '9' ? (in[i]|32) - 'a' + 10 : in[i] - '0';//将16进制转化为10进制，并且忽略大小写的区别比如A和a
		ln = in[i+1] > '9' ? (in[i+1]|32) - 'a' + 10 : in[i+1] - '0';
		out[t] = (hn << 4 ) | ln;
	}
	return out;
}
     5ce:	84 2f       	mov	r24, r20
     5d0:	95 2f       	mov	r25, r21
     5d2:	df 91       	pop	r29
     5d4:	cf 91       	pop	r28
     5d6:	1f 91       	pop	r17
     5d8:	0f 91       	pop	r16
     5da:	ff 90       	pop	r15
     5dc:	ef 90       	pop	r14
     5de:	08 95       	ret

000005e0 <hex_print>:

void hex_print(const uint8_t *in, int len, char *out)//将数字转化为ASCII
{
     5e0:	cf 93       	push	r28
     5e2:	df 93       	push	r29
	unsigned int i,j;
	j=0;
	for (i=0; i < len; i++)
     5e4:	61 15       	cp	r22, r1
     5e6:	71 05       	cpc	r23, r1
     5e8:	e9 f0       	breq	.+58     	; 0x624 <hex_print+0x44>
     5ea:	ea 01       	movw	r28, r20
     5ec:	dc 01       	movw	r26, r24
     5ee:	86 0f       	add	r24, r22
     5f0:	97 1f       	adc	r25, r23
     5f2:	9d 01       	movw	r18, r26
	{
		out[j++] = hex_lookup[in[i] >> 4];
     5f4:	ed 91       	ld	r30, X+
     5f6:	e2 95       	swap	r30
     5f8:	ef 70       	andi	r30, 0x0F	; 15
     5fa:	f0 e0       	ldi	r31, 0x00	; 0
     5fc:	e0 50       	subi	r30, 0x00	; 0
     5fe:	f0 4e       	sbci	r31, 0xE0	; 224
     600:	e0 81       	ld	r30, Z
     602:	e8 83       	st	Y, r30
		out[j++] = hex_lookup[in[i] & 0x0F];
     604:	f9 01       	movw	r30, r18
     606:	20 81       	ld	r18, Z
     608:	e2 2f       	mov	r30, r18
     60a:	ef 70       	andi	r30, 0x0F	; 15
     60c:	f0 e0       	ldi	r31, 0x00	; 0
     60e:	e0 50       	subi	r30, 0x00	; 0
     610:	f0 4e       	sbci	r31, 0xE0	; 224
     612:	20 81       	ld	r18, Z
     614:	29 83       	std	Y+1, r18	; 0x01
     616:	22 96       	adiw	r28, 0x02	; 2

void hex_print(const uint8_t *in, int len, char *out)//将数字转化为ASCII
{
	unsigned int i,j;
	j=0;
	for (i=0; i < len; i++)
     618:	a8 17       	cp	r26, r24
     61a:	b9 07       	cpc	r27, r25
     61c:	51 f7       	brne	.-44     	; 0x5f2 <hex_print+0x12>
     61e:	66 0f       	add	r22, r22
     620:	77 1f       	adc	r23, r23
     622:	02 c0       	rjmp	.+4      	; 0x628 <hex_print+0x48>
}

void hex_print(const uint8_t *in, int len, char *out)//将数字转化为ASCII
{
	unsigned int i,j;
	j=0;
     624:	60 e0       	ldi	r22, 0x00	; 0
     626:	70 e0       	ldi	r23, 0x00	; 0
	for (i=0; i < len; i++)
	{
		out[j++] = hex_lookup[in[i] >> 4];
		out[j++] = hex_lookup[in[i] & 0x0F];
	}
	out[j] = 0;
     628:	fa 01       	movw	r30, r20
     62a:	e6 0f       	add	r30, r22
     62c:	f7 1f       	adc	r31, r23
     62e:	10 82       	st	Z, r1
}
     630:	df 91       	pop	r29
     632:	cf 91       	pop	r28
     634:	08 95       	ret

00000636 <roundKeyGen>:
		ciphertext[i] = intermediate[i];
}

//**************************Round Key Gen*****************************//
void roundKeyGen(float x0, uint8_t randnum[])//num指丢弃前多少个值
{
     636:	5f 92       	push	r5
     638:	6f 92       	push	r6
     63a:	7f 92       	push	r7
     63c:	8f 92       	push	r8
     63e:	9f 92       	push	r9
     640:	af 92       	push	r10
     642:	bf 92       	push	r11
     644:	cf 92       	push	r12
     646:	df 92       	push	r13
     648:	ef 92       	push	r14
     64a:	ff 92       	push	r15
     64c:	0f 93       	push	r16
     64e:	1f 93       	push	r17
     650:	cf 93       	push	r28
     652:	df 93       	push	r29
     654:	6b 01       	movw	r12, r22
     656:	7c 01       	movw	r14, r24
     658:	3a 01       	movw	r6, r20
     65a:	c2 e3       	ldi	r28, 0x32	; 50
     65c:	d2 e2       	ldi	r29, 0x22	; 34
     65e:	02 e4       	ldi	r16, 0x42	; 66
     660:	12 e2       	ldi	r17, 0x22	; 34
	float xn = x0; float a;
	for (uint8_t i = 0; i < 16; i++)
	{
		a = (float)0.51 + (float)key[i] / 1000;
     662:	69 91       	ld	r22, Y+
     664:	70 e0       	ldi	r23, 0x00	; 0
     666:	80 e0       	ldi	r24, 0x00	; 0
     668:	90 e0       	ldi	r25, 0x00	; 0
     66a:	0e 94 c2 0c 	call	0x1984	; 0x1984 <__floatunsisf>
     66e:	20 e0       	ldi	r18, 0x00	; 0
     670:	30 e0       	ldi	r19, 0x00	; 0
     672:	4a e7       	ldi	r20, 0x7A	; 122
     674:	54 e4       	ldi	r21, 0x44	; 68
     676:	0e 94 2e 0c 	call	0x185c	; 0x185c <__divsf3>
     67a:	2c e5       	ldi	r18, 0x5C	; 92
     67c:	3f e8       	ldi	r19, 0x8F	; 143
     67e:	42 e0       	ldi	r20, 0x02	; 2
     680:	5f e3       	ldi	r21, 0x3F	; 63
     682:	0e 94 ca 0b 	call	0x1794	; 0x1794 <__addsf3>
     686:	4b 01       	movw	r8, r22
     688:	5c 01       	movw	r10, r24
     68a:	0f 2e       	mov	r0, r31
     68c:	f4 e1       	ldi	r31, 0x14	; 20
     68e:	5f 2e       	mov	r5, r31
     690:	f0 2d       	mov	r31, r0
}

//**************************帐篷映射模块********************************//
float tentn(float xn, float a)
{
	if (xn < a)
     692:	a7 01       	movw	r20, r14
     694:	96 01       	movw	r18, r12
     696:	c5 01       	movw	r24, r10
     698:	b4 01       	movw	r22, r8
     69a:	0e 94 74 0d 	call	0x1ae8	; 0x1ae8 <__gesf2>
     69e:	18 16       	cp	r1, r24
     6a0:	4c f4       	brge	.+18     	; 0x6b4 <roundKeyGen+0x7e>
	xn = xn / a;
     6a2:	a5 01       	movw	r20, r10
     6a4:	94 01       	movw	r18, r8
     6a6:	c7 01       	movw	r24, r14
     6a8:	b6 01       	movw	r22, r12
     6aa:	0e 94 2e 0c 	call	0x185c	; 0x185c <__divsf3>
     6ae:	6b 01       	movw	r12, r22
     6b0:	7c 01       	movw	r14, r24
     6b2:	1a c0       	rjmp	.+52     	; 0x6e8 <roundKeyGen+0xb2>
	else
	xn = (1 - xn) / (1 - a);
     6b4:	a7 01       	movw	r20, r14
     6b6:	96 01       	movw	r18, r12
     6b8:	60 e0       	ldi	r22, 0x00	; 0
     6ba:	70 e0       	ldi	r23, 0x00	; 0
     6bc:	80 e8       	ldi	r24, 0x80	; 128
     6be:	9f e3       	ldi	r25, 0x3F	; 63
     6c0:	0e 94 c9 0b 	call	0x1792	; 0x1792 <__subsf3>
     6c4:	6b 01       	movw	r12, r22
     6c6:	7c 01       	movw	r14, r24
     6c8:	a5 01       	movw	r20, r10
     6ca:	94 01       	movw	r18, r8
     6cc:	60 e0       	ldi	r22, 0x00	; 0
     6ce:	70 e0       	ldi	r23, 0x00	; 0
     6d0:	80 e8       	ldi	r24, 0x80	; 128
     6d2:	9f e3       	ldi	r25, 0x3F	; 63
     6d4:	0e 94 c9 0b 	call	0x1792	; 0x1792 <__subsf3>
     6d8:	9b 01       	movw	r18, r22
     6da:	ac 01       	movw	r20, r24
     6dc:	c7 01       	movw	r24, r14
     6de:	b6 01       	movw	r22, r12
     6e0:	0e 94 2e 0c 	call	0x185c	; 0x185c <__divsf3>
     6e4:	6b 01       	movw	r12, r22
     6e6:	7c 01       	movw	r14, r24
     6e8:	5a 94       	dec	r5
{
	float xn = x0; float a;
	for (uint8_t i = 0; i < 16; i++)
	{
		a = (float)0.51 + (float)key[i] / 1000;
		for (uint8_t j = 0; j < 20; j++)
     6ea:	51 10       	cpse	r5, r1
     6ec:	d2 cf       	rjmp	.-92     	; 0x692 <roundKeyGen+0x5c>

//**************************Round Key Gen*****************************//
void roundKeyGen(float x0, uint8_t randnum[])//num指丢弃前多少个值
{
	float xn = x0; float a;
	for (uint8_t i = 0; i < 16; i++)
     6ee:	c0 17       	cp	r28, r16
     6f0:	d1 07       	cpc	r29, r17
     6f2:	09 f0       	breq	.+2      	; 0x6f6 <roundKeyGen+0xc0>
     6f4:	b6 cf       	rjmp	.-148    	; 0x662 <roundKeyGen+0x2c>
     6f6:	e3 01       	movw	r28, r6
     6f8:	83 01       	movw	r16, r6
     6fa:	00 5d       	subi	r16, 0xD0	; 208
     6fc:	1f 4f       	sbci	r17, 0xFF	; 255
}

//**************************帐篷映射模块********************************//
float tentn(float xn, float a)
{
	if (xn < a)
     6fe:	a7 01       	movw	r20, r14
     700:	96 01       	movw	r18, r12
     702:	c5 01       	movw	r24, r10
     704:	b4 01       	movw	r22, r8
     706:	0e 94 74 0d 	call	0x1ae8	; 0x1ae8 <__gesf2>
     70a:	18 16       	cp	r1, r24
     70c:	4c f4       	brge	.+18     	; 0x720 <roundKeyGen+0xea>
	xn = xn / a;
     70e:	a5 01       	movw	r20, r10
     710:	94 01       	movw	r18, r8
     712:	c7 01       	movw	r24, r14
     714:	b6 01       	movw	r22, r12
     716:	0e 94 2e 0c 	call	0x185c	; 0x185c <__divsf3>
     71a:	6b 01       	movw	r12, r22
     71c:	7c 01       	movw	r14, r24
     71e:	1a c0       	rjmp	.+52     	; 0x754 <roundKeyGen+0x11e>
	else
	xn = (1 - xn) / (1 - a);
     720:	a7 01       	movw	r20, r14
     722:	96 01       	movw	r18, r12
     724:	60 e0       	ldi	r22, 0x00	; 0
     726:	70 e0       	ldi	r23, 0x00	; 0
     728:	80 e8       	ldi	r24, 0x80	; 128
     72a:	9f e3       	ldi	r25, 0x3F	; 63
     72c:	0e 94 c9 0b 	call	0x1792	; 0x1792 <__subsf3>
     730:	6b 01       	movw	r12, r22
     732:	7c 01       	movw	r14, r24
     734:	a5 01       	movw	r20, r10
     736:	94 01       	movw	r18, r8
     738:	60 e0       	ldi	r22, 0x00	; 0
     73a:	70 e0       	ldi	r23, 0x00	; 0
     73c:	80 e8       	ldi	r24, 0x80	; 128
     73e:	9f e3       	ldi	r25, 0x3F	; 63
     740:	0e 94 c9 0b 	call	0x1792	; 0x1792 <__subsf3>
     744:	9b 01       	movw	r18, r22
     746:	ac 01       	movw	r20, r24
     748:	c7 01       	movw	r24, r14
     74a:	b6 01       	movw	r22, r12
     74c:	0e 94 2e 0c 	call	0x185c	; 0x185c <__divsf3>
     750:	6b 01       	movw	r12, r22
     752:	7c 01       	movw	r14, r24
		}
	}
	for (uint8_t i = 0; i < 16 * ROUND; i++)
	{
		xn = tentn(xn, a);
		randnum[i] = (uint8_t)(xn * 256);
     754:	20 e0       	ldi	r18, 0x00	; 0
     756:	30 e0       	ldi	r19, 0x00	; 0
     758:	40 e8       	ldi	r20, 0x80	; 128
     75a:	53 e4       	ldi	r21, 0x43	; 67
     75c:	c7 01       	movw	r24, r14
     75e:	b6 01       	movw	r22, r12
     760:	0e 94 78 0d 	call	0x1af0	; 0x1af0 <__mulsf3>
     764:	0e 94 96 0c 	call	0x192c	; 0x192c <__fixunssfsi>
     768:	69 93       	st	Y+, r22
		for (uint8_t j = 0; j < 20; j++)
		{
			xn = tentn(xn, a);
		}
	}
	for (uint8_t i = 0; i < 16 * ROUND; i++)
     76a:	0c 17       	cp	r16, r28
     76c:	1d 07       	cpc	r17, r29
     76e:	39 f6       	brne	.-114    	; 0x6fe <roundKeyGen+0xc8>
}

//**************************帐篷映射模块********************************//
float tentn(float xn, float a)
{
	if (xn < a)
     770:	a7 01       	movw	r20, r14
     772:	96 01       	movw	r18, r12
     774:	c5 01       	movw	r24, r10
     776:	b4 01       	movw	r22, r8
     778:	0e 94 74 0d 	call	0x1ae8	; 0x1ae8 <__gesf2>
     77c:	18 16       	cp	r1, r24
     77e:	3c f4       	brge	.+14     	; 0x78e <roundKeyGen+0x158>
	xn = xn / a;
     780:	a5 01       	movw	r20, r10
     782:	94 01       	movw	r18, r8
     784:	c7 01       	movw	r24, r14
     786:	b6 01       	movw	r22, r12
     788:	0e 94 2e 0c 	call	0x185c	; 0x185c <__divsf3>
     78c:	16 c0       	rjmp	.+44     	; 0x7ba <roundKeyGen+0x184>
	else
	xn = (1 - xn) / (1 - a);
     78e:	a7 01       	movw	r20, r14
     790:	96 01       	movw	r18, r12
     792:	60 e0       	ldi	r22, 0x00	; 0
     794:	70 e0       	ldi	r23, 0x00	; 0
     796:	80 e8       	ldi	r24, 0x80	; 128
     798:	9f e3       	ldi	r25, 0x3F	; 63
     79a:	fb d7       	rcall	.+4086   	; 0x1792 <__subsf3>
     79c:	6b 01       	movw	r12, r22
     79e:	7c 01       	movw	r14, r24
     7a0:	a5 01       	movw	r20, r10
     7a2:	94 01       	movw	r18, r8
     7a4:	60 e0       	ldi	r22, 0x00	; 0
     7a6:	70 e0       	ldi	r23, 0x00	; 0
     7a8:	80 e8       	ldi	r24, 0x80	; 128
     7aa:	9f e3       	ldi	r25, 0x3F	; 63
     7ac:	f2 d7       	rcall	.+4068   	; 0x1792 <__subsf3>
     7ae:	9b 01       	movw	r18, r22
     7b0:	ac 01       	movw	r20, r24
     7b2:	c7 01       	movw	r24, r14
     7b4:	b6 01       	movw	r22, r12
     7b6:	0e 94 2e 0c 	call	0x185c	; 0x185c <__divsf3>
	for (uint8_t i = 0; i < 16 * ROUND; i++)
	{
		xn = tentn(xn, a);
		randnum[i] = (uint8_t)(xn * 256);
	}
	seed = tentn(xn, a);
     7ba:	60 93 18 21 	sts	0x2118, r22	; 0x802118 <__data_end>
     7be:	70 93 19 21 	sts	0x2119, r23	; 0x802119 <__data_end+0x1>
     7c2:	80 93 1a 21 	sts	0x211A, r24	; 0x80211a <__data_end+0x2>
     7c6:	90 93 1b 21 	sts	0x211B, r25	; 0x80211b <__data_end+0x3>
}
     7ca:	df 91       	pop	r29
     7cc:	cf 91       	pop	r28
     7ce:	1f 91       	pop	r17
     7d0:	0f 91       	pop	r16
     7d2:	ff 90       	pop	r15
     7d4:	ef 90       	pop	r14
     7d6:	df 90       	pop	r13
     7d8:	cf 90       	pop	r12
     7da:	bf 90       	pop	r11
     7dc:	af 90       	pop	r10
     7de:	9f 90       	pop	r9
     7e0:	8f 90       	pop	r8
     7e2:	7f 90       	pop	r7
     7e4:	6f 90       	pop	r6
     7e6:	5f 90       	pop	r5
     7e8:	08 95       	ret

000007ea <encryptionInit>:

uint8_t intermediate[16];

void encryptionInit(void)
{
	roundKeyGen((float)0.5987, RDKey);
     7ea:	48 e4       	ldi	r20, 0x48	; 72
     7ec:	51 e2       	ldi	r21, 0x21	; 33
     7ee:	67 e6       	ldi	r22, 0x67	; 103
     7f0:	74 e4       	ldi	r23, 0x44	; 68
     7f2:	89 e1       	ldi	r24, 0x19	; 25
     7f4:	9f e3       	ldi	r25, 0x3F	; 63
     7f6:	1f cf       	rjmp	.-450    	; 0x636 <roundKeyGen>
     7f8:	08 95       	ret

000007fa <addroundkey>:
	seed = tentn(xn, a);
}

//**************************Add Round Key*****************************//
void addroundkey(uint8_t	*interarray, uint8_t *roundkey)//
{
     7fa:	db 01       	movw	r26, r22
     7fc:	fc 01       	movw	r30, r24
     7fe:	ac 01       	movw	r20, r24
     800:	40 5f       	subi	r20, 0xF0	; 240
     802:	5f 4f       	sbci	r21, 0xFF	; 255
	for (uint8_t index = 0; index < 16; index++)
	{
		*(interarray + index) = (*(interarray + index)) ^ (*(roundkey + index));
     804:	9d 91       	ld	r25, X+
     806:	20 81       	ld	r18, Z
     808:	92 27       	eor	r25, r18
     80a:	91 93       	st	Z+, r25
}

//**************************Add Round Key*****************************//
void addroundkey(uint8_t	*interarray, uint8_t *roundkey)//
{
	for (uint8_t index = 0; index < 16; index++)
     80c:	e4 17       	cp	r30, r20
     80e:	f5 07       	cpc	r31, r21
     810:	c9 f7       	brne	.-14     	; 0x804 <addroundkey+0xa>
	{
		*(interarray + index) = (*(interarray + index)) ^ (*(roundkey + index));
	}
}
     812:	08 95       	ret

00000814 <getboxvalue>:

//**************************S-box变换********************************//
void getboxvalue(uint8_t interarray[], uint8_t box[])//进行S-box正变换或者反变换
{
     814:	fc 01       	movw	r30, r24
     816:	9c 01       	movw	r18, r24
     818:	20 5f       	subi	r18, 0xF0	; 240
     81a:	3f 4f       	sbci	r19, 0xFF	; 255
	for (uint8_t index = 0; index < 16; index++)
	{
		interarray[index] = box[interarray[index]];
     81c:	90 81       	ld	r25, Z
     81e:	db 01       	movw	r26, r22
     820:	a9 0f       	add	r26, r25
     822:	b1 1d       	adc	r27, r1
     824:	9c 91       	ld	r25, X
     826:	91 93       	st	Z+, r25
}

//**************************S-box变换********************************//
void getboxvalue(uint8_t interarray[], uint8_t box[])//进行S-box正变换或者反变换
{
	for (uint8_t index = 0; index < 16; index++)
     828:	e2 17       	cp	r30, r18
     82a:	f3 07       	cpc	r31, r19
     82c:	b9 f7       	brne	.-18     	; 0x81c <getboxvalue+0x8>
	{
		interarray[index] = box[interarray[index]];
	}
}
     82e:	08 95       	ret

00000830 <XTIME>:

//****************************扩散模块**********************************//
unsigned char XTIME(unsigned char x)
{
	return ((x << 1) ^ ((x & 0x80) ? 0x1b : 0x00));
     830:	28 2f       	mov	r18, r24
     832:	30 e0       	ldi	r19, 0x00	; 0
     834:	22 0f       	add	r18, r18
     836:	33 1f       	adc	r19, r19
     838:	88 23       	and	r24, r24
     83a:	14 f0       	brlt	.+4      	; 0x840 <XTIME+0x10>
     83c:	80 e0       	ldi	r24, 0x00	; 0
     83e:	01 c0       	rjmp	.+2      	; 0x842 <XTIME+0x12>
     840:	8b e1       	ldi	r24, 0x1B	; 27
}
     842:	82 27       	eor	r24, r18
     844:	08 95       	ret

00000846 <multiply>:

unsigned char multiply(unsigned char a, unsigned char b)
{
     846:	cf 92       	push	r12
     848:	df 92       	push	r13
     84a:	ef 92       	push	r14
     84c:	ff 92       	push	r15
     84e:	0f 93       	push	r16
     850:	1f 93       	push	r17
     852:	cf 93       	push	r28
     854:	df 93       	push	r29
     856:	cd b7       	in	r28, 0x3d	; 61
     858:	de b7       	in	r29, 0x3e	; 62
     85a:	28 97       	sbiw	r28, 0x08	; 8
     85c:	cd bf       	out	0x3d, r28	; 61
     85e:	de bf       	out	0x3e, r29	; 62
     860:	e8 2e       	mov	r14, r24
     862:	f6 2e       	mov	r15, r22
	unsigned char temp[8] = { a };
     864:	fe 01       	movw	r30, r28
     866:	31 96       	adiw	r30, 0x01	; 1
     868:	88 e0       	ldi	r24, 0x08	; 8
     86a:	df 01       	movw	r26, r30
     86c:	1d 92       	st	X+, r1
     86e:	8a 95       	dec	r24
     870:	e9 f7       	brne	.-6      	; 0x86c <multiply+0x26>
     872:	e9 82       	std	Y+1, r14	; 0x01
     874:	8f 01       	movw	r16, r30
     876:	6e 01       	movw	r12, r28
     878:	b8 e0       	ldi	r27, 0x08	; 8
     87a:	cb 0e       	add	r12, r27
     87c:	d1 1c       	adc	r13, r1
	unsigned char tempmultiply = 0x00;
	for (int i = 1; i < 8; i++)
	{
		temp[i] = XTIME(temp[i - 1]);
     87e:	f8 01       	movw	r30, r16
     880:	81 91       	ld	r24, Z+
     882:	8f 01       	movw	r16, r30
     884:	d5 df       	rcall	.-86     	; 0x830 <XTIME>
     886:	d8 01       	movw	r26, r16
     888:	8c 93       	st	X, r24

unsigned char multiply(unsigned char a, unsigned char b)
{
	unsigned char temp[8] = { a };
	unsigned char tempmultiply = 0x00;
	for (int i = 1; i < 8; i++)
     88a:	0c 15       	cp	r16, r12
     88c:	1d 05       	cpc	r17, r13
     88e:	b9 f7       	brne	.-18     	; 0x87e <multiply+0x38>
	{
		temp[i] = XTIME(temp[i - 1]);
	}
	tempmultiply = (b & 0x01)*a;
     890:	8f 2d       	mov	r24, r15
     892:	81 70       	andi	r24, 0x01	; 1
     894:	8e 9d       	mul	r24, r14
     896:	80 2d       	mov	r24, r0
     898:	11 24       	eor	r1, r1
     89a:	fe 01       	movw	r30, r28
     89c:	32 96       	adiw	r30, 0x02	; 2
	for (int i = 1; i < 8; i++)
     89e:	41 e0       	ldi	r20, 0x01	; 1
     8a0:	50 e0       	ldi	r21, 0x00	; 0
	{
		tempmultiply ^= (((b >> i) & 0x01)*temp[i]);
     8a2:	6f 2d       	mov	r22, r15
     8a4:	70 e0       	ldi	r23, 0x00	; 0
     8a6:	91 91       	ld	r25, Z+
     8a8:	9b 01       	movw	r18, r22
     8aa:	04 2e       	mov	r0, r20
     8ac:	02 c0       	rjmp	.+4      	; 0x8b2 <multiply+0x6c>
     8ae:	35 95       	asr	r19
     8b0:	27 95       	ror	r18
     8b2:	0a 94       	dec	r0
     8b4:	e2 f7       	brpl	.-8      	; 0x8ae <multiply+0x68>
     8b6:	21 70       	andi	r18, 0x01	; 1
     8b8:	29 9f       	mul	r18, r25
     8ba:	20 2d       	mov	r18, r0
     8bc:	11 24       	eor	r1, r1
     8be:	82 27       	eor	r24, r18
	for (int i = 1; i < 8; i++)
	{
		temp[i] = XTIME(temp[i - 1]);
	}
	tempmultiply = (b & 0x01)*a;
	for (int i = 1; i < 8; i++)
     8c0:	4f 5f       	subi	r20, 0xFF	; 255
     8c2:	5f 4f       	sbci	r21, 0xFF	; 255
     8c4:	48 30       	cpi	r20, 0x08	; 8
     8c6:	51 05       	cpc	r21, r1
     8c8:	71 f7       	brne	.-36     	; 0x8a6 <multiply+0x60>
	{
		tempmultiply ^= (((b >> i) & 0x01)*temp[i]);
	}
	return tempmultiply;
}
     8ca:	28 96       	adiw	r28, 0x08	; 8
     8cc:	cd bf       	out	0x3d, r28	; 61
     8ce:	de bf       	out	0x3e, r29	; 62
     8d0:	df 91       	pop	r29
     8d2:	cf 91       	pop	r28
     8d4:	1f 91       	pop	r17
     8d6:	0f 91       	pop	r16
     8d8:	ff 90       	pop	r15
     8da:	ef 90       	pop	r14
     8dc:	df 90       	pop	r13
     8de:	cf 90       	pop	r12
     8e0:	08 95       	ret

000008e2 <diffusionmodule>:
void diffusionmodule(uint8_t interarray[])
{
     8e2:	0f 93       	push	r16
     8e4:	1f 93       	push	r17
     8e6:	cf 93       	push	r28
     8e8:	df 93       	push	r29
     8ea:	8c 01       	movw	r16, r24
     8ec:	fc 01       	movw	r30, r24
     8ee:	ac 01       	movw	r20, r24
     8f0:	41 5f       	subi	r20, 0xF1	; 241
     8f2:	5f 4f       	sbci	r21, 0xFF	; 255
     8f4:	df 01       	movw	r26, r30
     8f6:	31 96       	adiw	r30, 0x01	; 1
	for (uint8_t i = 1; i < 16; i++)//正加
	{
		interarray[i] ^= interarray[i - 1];
     8f8:	11 96       	adiw	r26, 0x01	; 1
     8fa:	2c 91       	ld	r18, X
     8fc:	11 97       	sbiw	r26, 0x01	; 1
     8fe:	9c 91       	ld	r25, X
     900:	92 27       	eor	r25, r18
     902:	90 83       	st	Z, r25
	}
	return tempmultiply;
}
void diffusionmodule(uint8_t interarray[])
{
	for (uint8_t i = 1; i < 16; i++)//正加
     904:	4e 17       	cp	r20, r30
     906:	5f 07       	cpc	r21, r31
     908:	a9 f7       	brne	.-22     	; 0x8f4 <diffusionmodule+0x12>
     90a:	e8 01       	movw	r28, r16
     90c:	2e 96       	adiw	r28, 0x0e	; 14
     90e:	01 50       	subi	r16, 0x01	; 1
     910:	11 09       	sbc	r17, r1
	{
		interarray[i] ^= interarray[i - 1];
	}
	for (uint8_t i = 15; i > 0; i--)//反乘
	{
		if (interarray[i] == 0) continue;
     912:	89 81       	ldd	r24, Y+1	; 0x01
     914:	88 23       	and	r24, r24
     916:	19 f0       	breq	.+6      	; 0x91e <diffusionmodule+0x3c>
		interarray[i - 1] = multiply(interarray[i], interarray[i - 1]);
     918:	68 81       	ld	r22, Y
     91a:	95 df       	rcall	.-214    	; 0x846 <multiply>
     91c:	88 83       	st	Y, r24
     91e:	21 97       	sbiw	r28, 0x01	; 1
{
	for (uint8_t i = 1; i < 16; i++)//正加
	{
		interarray[i] ^= interarray[i - 1];
	}
	for (uint8_t i = 15; i > 0; i--)//反乘
     920:	c0 17       	cp	r28, r16
     922:	d1 07       	cpc	r29, r17
     924:	b1 f7       	brne	.-20     	; 0x912 <diffusionmodule+0x30>
	{
		if (interarray[i] == 0) continue;
		interarray[i - 1] = multiply(interarray[i], interarray[i - 1]);
	}
}
     926:	df 91       	pop	r29
     928:	cf 91       	pop	r28
     92a:	1f 91       	pop	r17
     92c:	0f 91       	pop	r16
     92e:	08 95       	ret

00000930 <catmap>:

//****************************猫映射*****************************//
void catmap(uint8_t origin[], uint8_t count, uint8_t a, uint8_t b)//a,b:猫映射系数
{
     930:	3f 92       	push	r3
     932:	4f 92       	push	r4
     934:	5f 92       	push	r5
     936:	6f 92       	push	r6
     938:	7f 92       	push	r7
     93a:	8f 92       	push	r8
     93c:	9f 92       	push	r9
     93e:	af 92       	push	r10
     940:	bf 92       	push	r11
     942:	cf 92       	push	r12
     944:	df 92       	push	r13
     946:	ef 92       	push	r14
     948:	ff 92       	push	r15
     94a:	0f 93       	push	r16
     94c:	1f 93       	push	r17
     94e:	cf 93       	push	r28
     950:	df 93       	push	r29
     952:	cd b7       	in	r28, 0x3d	; 61
     954:	de b7       	in	r29, 0x3e	; 62
     956:	60 97       	sbiw	r28, 0x10	; 16
     958:	cd bf       	out	0x3d, r28	; 61
     95a:	de bf       	out	0x3e, r29	; 62
     95c:	8c 01       	movw	r16, r24
	uint8_t dest[16];//目标数组
	//uint8_t orix = 0, oriy = 0, desx = 0, desy = 0;//origin x,y  dest x,y
	while (count>0)
     95e:	61 11       	cpse	r22, r1
     960:	6d c0       	rjmp	.+218    	; 0xa3c <catmap+0x10c>
     962:	80 c0       	rjmp	.+256    	; 0xa64 <catmap+0x134>
     964:	2f 5f       	subi	r18, 0xFF	; 255
	{
		for (uint8_t index = 0; index<16; index++)
		{
			switch (index)
     966:	8f ef       	ldi	r24, 0xFF	; 255
     968:	82 0f       	add	r24, r18
     96a:	90 e0       	ldi	r25, 0x00	; 0
     96c:	80 31       	cpi	r24, 0x10	; 16
     96e:	91 05       	cpc	r25, r1
     970:	08 f0       	brcs	.+2      	; 0x974 <catmap+0x44>
     972:	47 c0       	rjmp	.+142    	; 0xa02 <catmap+0xd2>
     974:	fc 01       	movw	r30, r24
     976:	88 27       	eor	r24, r24
     978:	ea 54       	subi	r30, 0x4A	; 74
     97a:	ff 4f       	sbci	r31, 0xFF	; 255
     97c:	8f 4f       	sbci	r24, 0xFF	; 255
     97e:	0c 94 fd 0d 	jmp	0x1bfa	; 0x1bfa <__tablejump2__>
			{
				case 0:dest[index] = origin[0]; break;
     982:	f8 01       	movw	r30, r16
     984:	30 81       	ld	r19, Z
     986:	ee cf       	rjmp	.-36     	; 0x964 <catmap+0x34>
				case 1:dest[index] = origin[14]; break;
     988:	f8 01       	movw	r30, r16
     98a:	76 85       	ldd	r23, Z+14	; 0x0e
     98c:	eb cf       	rjmp	.-42     	; 0x964 <catmap+0x34>
				case 2:dest[index] = origin[8]; break;
     98e:	f8 01       	movw	r30, r16
     990:	f0 84       	ldd	r15, Z+8	; 0x08
     992:	e8 cf       	rjmp	.-48     	; 0x964 <catmap+0x34>
				case 3:dest[index] = origin[6]; break;
     994:	f8 01       	movw	r30, r16
     996:	e6 80       	ldd	r14, Z+6	; 0x06
     998:	e5 cf       	rjmp	.-54     	; 0x964 <catmap+0x34>
				case 4:dest[index] = origin[7]; break;
     99a:	f8 01       	movw	r30, r16
     99c:	d7 80       	ldd	r13, Z+7	; 0x07
     99e:	e2 cf       	rjmp	.-60     	; 0x964 <catmap+0x34>
				case 5:dest[index] = origin[1]; break;
     9a0:	f8 01       	movw	r30, r16
     9a2:	c1 80       	ldd	r12, Z+1	; 0x01
     9a4:	df cf       	rjmp	.-66     	; 0x964 <catmap+0x34>
				case 6:dest[index] = origin[15]; break;
     9a6:	f8 01       	movw	r30, r16
     9a8:	b7 84       	ldd	r11, Z+15	; 0x0f
     9aa:	dc cf       	rjmp	.-72     	; 0x964 <catmap+0x34>
				case 7:dest[index] = origin[9]; break;
     9ac:	f8 01       	movw	r30, r16
     9ae:	a1 84       	ldd	r10, Z+9	; 0x09
     9b0:	d9 cf       	rjmp	.-78     	; 0x964 <catmap+0x34>
				case 8:dest[index] = origin[10]; break;
     9b2:	f8 01       	movw	r30, r16
     9b4:	92 84       	ldd	r9, Z+10	; 0x0a
     9b6:	d6 cf       	rjmp	.-84     	; 0x964 <catmap+0x34>
				case 9:dest[index] = origin[4]; break;
     9b8:	f8 01       	movw	r30, r16
     9ba:	84 80       	ldd	r8, Z+4	; 0x04
     9bc:	d3 cf       	rjmp	.-90     	; 0x964 <catmap+0x34>
				case 10:dest[index] = origin[2]; break;
     9be:	f8 01       	movw	r30, r16
     9c0:	72 80       	ldd	r7, Z+2	; 0x02
     9c2:	d0 cf       	rjmp	.-96     	; 0x964 <catmap+0x34>
				case 11:dest[index] = origin[12]; break;
     9c4:	f8 01       	movw	r30, r16
     9c6:	64 84       	ldd	r6, Z+12	; 0x0c
     9c8:	cd cf       	rjmp	.-102    	; 0x964 <catmap+0x34>
				case 12:dest[index] = origin[13]; break;
     9ca:	f8 01       	movw	r30, r16
     9cc:	55 84       	ldd	r5, Z+13	; 0x0d
     9ce:	ca cf       	rjmp	.-108    	; 0x964 <catmap+0x34>
				case 13:dest[index] = origin[11]; break;
     9d0:	f8 01       	movw	r30, r16
     9d2:	43 84       	ldd	r4, Z+11	; 0x0b
     9d4:	c7 cf       	rjmp	.-114    	; 0x964 <catmap+0x34>
				case 14:dest[index] = origin[5]; break;
     9d6:	f8 01       	movw	r30, r16
     9d8:	35 80       	ldd	r3, Z+5	; 0x05
     9da:	c4 cf       	rjmp	.-120    	; 0x964 <catmap+0x34>
     9dc:	39 83       	std	Y+1, r19	; 0x01
     9de:	7a 83       	std	Y+2, r23	; 0x02
     9e0:	fb 82       	std	Y+3, r15	; 0x03
     9e2:	ec 82       	std	Y+4, r14	; 0x04
     9e4:	dd 82       	std	Y+5, r13	; 0x05
     9e6:	ce 82       	std	Y+6, r12	; 0x06
     9e8:	a8 86       	std	Y+8, r10	; 0x08
     9ea:	99 86       	std	Y+9, r9	; 0x09
     9ec:	8a 86       	std	Y+10, r8	; 0x0a
     9ee:	7b 86       	std	Y+11, r7	; 0x0b
     9f0:	6c 86       	std	Y+12, r6	; 0x0c
     9f2:	5d 86       	std	Y+13, r5	; 0x0d
     9f4:	4e 86       	std	Y+14, r4	; 0x0e
     9f6:	3f 86       	std	Y+15, r3	; 0x0f
     9f8:	bf 82       	std	Y+7, r11	; 0x07
				case 15:dest[index] = origin[3]; break;
     9fa:	f8 01       	movw	r30, r16
     9fc:	83 81       	ldd	r24, Z+3	; 0x03
     9fe:	88 8b       	std	Y+16, r24	; 0x10
     a00:	12 c0       	rjmp	.+36     	; 0xa26 <catmap+0xf6>
{
	uint8_t dest[16];//目标数组
	//uint8_t orix = 0, oriy = 0, desx = 0, desy = 0;//origin x,y  dest x,y
	while (count>0)
	{
		for (uint8_t index = 0; index<16; index++)
     a02:	20 31       	cpi	r18, 0x10	; 16
     a04:	08 f4       	brcc	.+2      	; 0xa08 <catmap+0xd8>
     a06:	ae cf       	rjmp	.-164    	; 0x964 <catmap+0x34>
     a08:	39 83       	std	Y+1, r19	; 0x01
     a0a:	7a 83       	std	Y+2, r23	; 0x02
     a0c:	fb 82       	std	Y+3, r15	; 0x03
     a0e:	ec 82       	std	Y+4, r14	; 0x04
     a10:	dd 82       	std	Y+5, r13	; 0x05
     a12:	ce 82       	std	Y+6, r12	; 0x06
     a14:	a8 86       	std	Y+8, r10	; 0x08
     a16:	99 86       	std	Y+9, r9	; 0x09
     a18:	8a 86       	std	Y+10, r8	; 0x0a
     a1a:	7b 86       	std	Y+11, r7	; 0x0b
     a1c:	6c 86       	std	Y+12, r6	; 0x0c
     a1e:	5d 86       	std	Y+13, r5	; 0x0d
     a20:	4e 86       	std	Y+14, r4	; 0x0e
     a22:	3f 86       	std	Y+15, r3	; 0x0f
     a24:	bf 82       	std	Y+7, r11	; 0x07
     a26:	fe 01       	movw	r30, r28
     a28:	31 96       	adiw	r30, 0x01	; 1
     a2a:	d8 01       	movw	r26, r16
				case 15:dest[index] = origin[3]; break;
			}
		}
		for (uint8_t index = 0; index < 16; index++)
		{
			origin[index] = dest[index];
     a2c:	81 91       	ld	r24, Z+
     a2e:	8d 93       	st	X+, r24
				case 13:dest[index] = origin[11]; break;
				case 14:dest[index] = origin[5]; break;
				case 15:dest[index] = origin[3]; break;
			}
		}
		for (uint8_t index = 0; index < 16; index++)
     a30:	e4 17       	cp	r30, r20
     a32:	f5 07       	cpc	r31, r21
     a34:	d9 f7       	brne	.-10     	; 0xa2c <catmap+0xfc>
		{
			origin[index] = dest[index];
		}
		count--;
     a36:	61 50       	subi	r22, 0x01	; 1
//****************************猫映射*****************************//
void catmap(uint8_t origin[], uint8_t count, uint8_t a, uint8_t b)//a,b:猫映射系数
{
	uint8_t dest[16];//目标数组
	//uint8_t orix = 0, oriy = 0, desx = 0, desy = 0;//origin x,y  dest x,y
	while (count>0)
     a38:	21 f4       	brne	.+8      	; 0xa42 <catmap+0x112>
     a3a:	14 c0       	rjmp	.+40     	; 0xa64 <catmap+0x134>
     a3c:	ae 01       	movw	r20, r28
     a3e:	4f 5e       	subi	r20, 0xEF	; 239
     a40:	5f 4f       	sbci	r21, 0xFF	; 255
     a42:	3f 84       	ldd	r3, Y+15	; 0x0f
     a44:	4e 84       	ldd	r4, Y+14	; 0x0e
     a46:	5d 84       	ldd	r5, Y+13	; 0x0d
     a48:	6c 84       	ldd	r6, Y+12	; 0x0c
     a4a:	7b 84       	ldd	r7, Y+11	; 0x0b
     a4c:	8a 84       	ldd	r8, Y+10	; 0x0a
     a4e:	99 84       	ldd	r9, Y+9	; 0x09
     a50:	a8 84       	ldd	r10, Y+8	; 0x08
     a52:	bf 80       	ldd	r11, Y+7	; 0x07
     a54:	ce 80       	ldd	r12, Y+6	; 0x06
     a56:	dd 80       	ldd	r13, Y+5	; 0x05
     a58:	ec 80       	ldd	r14, Y+4	; 0x04
     a5a:	fb 80       	ldd	r15, Y+3	; 0x03
     a5c:	7a 81       	ldd	r23, Y+2	; 0x02
     a5e:	39 81       	ldd	r19, Y+1	; 0x01
	}
}

//****************************猫映射*****************************//
void catmap(uint8_t origin[], uint8_t count, uint8_t a, uint8_t b)//a,b:猫映射系数
{
     a60:	21 e0       	ldi	r18, 0x01	; 1
     a62:	81 cf       	rjmp	.-254    	; 0x966 <catmap+0x36>
		{
			origin[index] = dest[index];
		}
		count--;
	}
}
     a64:	60 96       	adiw	r28, 0x10	; 16
     a66:	cd bf       	out	0x3d, r28	; 61
     a68:	de bf       	out	0x3e, r29	; 62
     a6a:	df 91       	pop	r29
     a6c:	cf 91       	pop	r28
     a6e:	1f 91       	pop	r17
     a70:	0f 91       	pop	r16
     a72:	ff 90       	pop	r15
     a74:	ef 90       	pop	r14
     a76:	df 90       	pop	r13
     a78:	cf 90       	pop	r12
     a7a:	bf 90       	pop	r11
     a7c:	af 90       	pop	r10
     a7e:	9f 90       	pop	r9
     a80:	8f 90       	pop	r8
     a82:	7f 90       	pop	r7
     a84:	6f 90       	pop	r6
     a86:	5f 90       	pop	r5
     a88:	4f 90       	pop	r4
     a8a:	3f 90       	pop	r3
     a8c:	08 95       	ret

00000a8e <encryption>:
void encryptionInit(void)
{
	roundKeyGen((float)0.5987, RDKey);
}
void encryption(uint8_t ciphertext[], uint8_t plaintext[])
{
     a8e:	af 92       	push	r10
     a90:	bf 92       	push	r11
     a92:	cf 92       	push	r12
     a94:	df 92       	push	r13
     a96:	ef 92       	push	r14
     a98:	ff 92       	push	r15
     a9a:	0f 93       	push	r16
     a9c:	1f 93       	push	r17
     a9e:	cf 93       	push	r28
     aa0:	df 93       	push	r29
     aa2:	a8 2e       	mov	r10, r24
     aa4:	b9 2e       	mov	r11, r25
     aa6:	db 01       	movw	r26, r22
     aa8:	c8 e7       	ldi	r28, 0x78	; 120
     aaa:	d1 e2       	ldi	r29, 0x21	; 33
     aac:	08 e8       	ldi	r16, 0x88	; 136
     aae:	11 e2       	ldi	r17, 0x21	; 33
     ab0:	fe 01       	movw	r30, r28
	for (uint8_t i = 0; i < 16; i++)
		intermediate[i] = plaintext[i];
     ab2:	8d 91       	ld	r24, X+
     ab4:	81 93       	st	Z+, r24
{
	roundKeyGen((float)0.5987, RDKey);
}
void encryption(uint8_t ciphertext[], uint8_t plaintext[])
{
	for (uint8_t i = 0; i < 16; i++)
     ab6:	e0 17       	cp	r30, r16
     ab8:	f1 07       	cpc	r31, r17
     aba:	d9 f7       	brne	.-10     	; 0xab2 <encryption+0x24>
     abc:	0f 2e       	mov	r0, r31
     abe:	f8 e4       	ldi	r31, 0x48	; 72
     ac0:	ef 2e       	mov	r14, r31
     ac2:	f1 e2       	ldi	r31, 0x21	; 33
     ac4:	ff 2e       	mov	r15, r31
     ac6:	f0 2d       	mov	r31, r0
     ac8:	0f 2e       	mov	r0, r31
     aca:	f8 e7       	ldi	r31, 0x78	; 120
     acc:	cf 2e       	mov	r12, r31
     ace:	f1 e2       	ldi	r31, 0x21	; 33
     ad0:	df 2e       	mov	r13, r31
     ad2:	f0 2d       	mov	r31, r0
		intermediate[i] = plaintext[i];

	////////////////////////////////////////////////////////////////////////////////////
	for (uint8_t i = 0; i < ROUND; i++)
	{
		addroundkey(intermediate, RDKey + 16 * i);//i是指轮数，RDKey+16*i是指选择哪一轮轮密钥//
     ad4:	b7 01       	movw	r22, r14
     ad6:	88 e7       	ldi	r24, 0x78	; 120
     ad8:	91 e2       	ldi	r25, 0x21	; 33
     ada:	8f de       	rcall	.-738    	; 0x7fa <addroundkey>
		getboxvalue(intermediate, sbox);//
     adc:	60 e1       	ldi	r22, 0x10	; 16
     ade:	70 e2       	ldi	r23, 0x20	; 32
     ae0:	88 e7       	ldi	r24, 0x78	; 120
     ae2:	91 e2       	ldi	r25, 0x21	; 33
     ae4:	97 de       	rcall	.-722    	; 0x814 <getboxvalue>

		diffusionmodule(intermediate);
     ae6:	88 e7       	ldi	r24, 0x78	; 120
     ae8:	91 e2       	ldi	r25, 0x21	; 33
     aea:	fb de       	rcall	.-522    	; 0x8e2 <diffusionmodule>
		catmap(intermediate, 1, 1, 1);
     aec:	21 e0       	ldi	r18, 0x01	; 1
     aee:	41 e0       	ldi	r20, 0x01	; 1
     af0:	61 e0       	ldi	r22, 0x01	; 1
     af2:	88 e7       	ldi	r24, 0x78	; 120
     af4:	91 e2       	ldi	r25, 0x21	; 33
     af6:	1c df       	rcall	.-456    	; 0x930 <catmap>
     af8:	80 e1       	ldi	r24, 0x10	; 16
     afa:	e8 0e       	add	r14, r24
     afc:	f1 1c       	adc	r15, r1
{
	for (uint8_t i = 0; i < 16; i++)
		intermediate[i] = plaintext[i];

	////////////////////////////////////////////////////////////////////////////////////
	for (uint8_t i = 0; i < ROUND; i++)
     afe:	ec 14       	cp	r14, r12
     b00:	fd 04       	cpc	r15, r13
     b02:	41 f7       	brne	.-48     	; 0xad4 <encryption+0x46>
     b04:	ea 2d       	mov	r30, r10
     b06:	fb 2d       	mov	r31, r11

		diffusionmodule(intermediate);
		catmap(intermediate, 1, 1, 1);
	}
	for (uint8_t i = 0; i < 16; i++)
		ciphertext[i] = intermediate[i];
     b08:	89 91       	ld	r24, Y+
     b0a:	81 93       	st	Z+, r24
		getboxvalue(intermediate, sbox);//

		diffusionmodule(intermediate);
		catmap(intermediate, 1, 1, 1);
	}
	for (uint8_t i = 0; i < 16; i++)
     b0c:	c0 17       	cp	r28, r16
     b0e:	d1 07       	cpc	r29, r17
     b10:	d9 f7       	brne	.-10     	; 0xb08 <encryption+0x7a>
		ciphertext[i] = intermediate[i];
}
     b12:	df 91       	pop	r29
     b14:	cf 91       	pop	r28
     b16:	1f 91       	pop	r17
     b18:	0f 91       	pop	r16
     b1a:	ff 90       	pop	r15
     b1c:	ef 90       	pop	r14
     b1e:	df 90       	pop	r13
     b20:	cf 90       	pop	r12
     b22:	bf 90       	pop	r11
     b24:	af 90       	pop	r10
     b26:	08 95       	ret

00000b28 <sysclk_init>:
#  include <nvm.h>
#endif


void sysclk_init(void)
{
     b28:	cf 93       	push	r28
     b2a:	df 93       	push	r29
     b2c:	1f 92       	push	r1
     b2e:	1f 92       	push	r1
     b30:	cd b7       	in	r28, 0x3d	; 61
     b32:	de b7       	in	r29, 0x3e	; 62
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
		*(reg++) = 0xff;
     b34:	8f ef       	ldi	r24, 0xFF	; 255
     b36:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x700070>
     b3a:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <__TEXT_REGION_LENGTH__+0x700071>
     b3e:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <__TEXT_REGION_LENGTH__+0x700072>
     b42:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x700073>
     b46:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x700074>
     b4a:	80 93 75 00 	sts	0x0075, r24	; 0x800075 <__TEXT_REGION_LENGTH__+0x700075>
     b4e:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <__TEXT_REGION_LENGTH__+0x700076>

#ifndef CONFIG_XOSC_32KHZ_LPM
#  if (XMEGA_E && (BOARD_XOSC_TYPE == XOSC_TYPE_EXTERNAL) && defined(CONFIG_XOSC_EXTERNAL_PC4))
	OSC.XOSCCTRL = OSC_XOSCSEL4_bm;
#  else
	OSC.XOSCCTRL = BOARD_XOSC_TYPE | (CONFIG_XOSC_STARTUP << 2) |
     b52:	e0 e5       	ldi	r30, 0x50	; 80
     b54:	f0 e0       	ldi	r31, 0x00	; 0
     b56:	12 82       	std	Z+2, r1	; 0x02

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     b58:	8f b7       	in	r24, 0x3f	; 63
     b5a:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
     b5c:	f8 94       	cli
	return flags;
     b5e:	9a 81       	ldd	r25, Y+2	; 0x02
	OSC.XOSCCTRL = BOARD_XOSC_TYPE | (CONFIG_XOSC_STARTUP << 2) |
			CONFIG_XOSC_RANGE | OSC_X32KLPM_bm;
#endif /* CONFIG_XOSC_32KHZ_LPM */

	flags = cpu_irq_save();
	OSC.CTRL |= id;
     b60:	80 81       	ld	r24, Z
     b62:	88 60       	ori	r24, 0x08	; 8
     b64:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     b66:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
     b68:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
     b6a:	83 ff       	sbrs	r24, 3
     b6c:	fd cf       	rjmp	.-6      	; 0xb68 <sysclk_init+0x40>
		default:
			//unhandled_case(CONFIG_SYSCLK_SOURCE);
			return;
		}

		ccp_write_io((uint8_t *)&CLK.CTRL, CONFIG_SYSCLK_SOURCE);
     b6e:	63 e0       	ldi	r22, 0x03	; 3
     b70:	80 e4       	ldi	r24, 0x40	; 64
     b72:	90 e0       	ldi	r25, 0x00	; 0
     b74:	53 d4       	rcall	.+2214   	; 0x141c <ccp_write_io>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     b76:	8f b7       	in	r24, 0x3f	; 63
     b78:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     b7a:	f8 94       	cli
	return flags;
     b7c:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL &= ~id;
     b7e:	e0 e5       	ldi	r30, 0x50	; 80
     b80:	f0 e0       	ldi	r31, 0x00	; 0
     b82:	80 81       	ld	r24, Z
     b84:	8e 7f       	andi	r24, 0xFE	; 254
     b86:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     b88:	9f bf       	out	0x3f, r25	; 63
	}

#ifdef CONFIG_RTC_SOURCE
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
#endif
}
     b8a:	0f 90       	pop	r0
     b8c:	0f 90       	pop	r0
     b8e:	df 91       	pop	r29
     b90:	cf 91       	pop	r28
     b92:	08 95       	ret

00000b94 <sysclk_enable_module>:

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
     b94:	cf 93       	push	r28
     b96:	df 93       	push	r29
     b98:	1f 92       	push	r1
     b9a:	cd b7       	in	r28, 0x3d	; 61
     b9c:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     b9e:	9f b7       	in	r25, 0x3f	; 63
     ba0:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
     ba2:	f8 94       	cli
	return flags;
     ba4:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
     ba6:	e8 2f       	mov	r30, r24
     ba8:	f0 e0       	ldi	r31, 0x00	; 0
     baa:	e0 59       	subi	r30, 0x90	; 144
     bac:	ff 4f       	sbci	r31, 0xFF	; 255
     bae:	60 95       	com	r22
     bb0:	80 81       	ld	r24, Z
     bb2:	68 23       	and	r22, r24
     bb4:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     bb6:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
     bb8:	0f 90       	pop	r0
     bba:	df 91       	pop	r29
     bbc:	cf 91       	pop	r28
     bbe:	08 95       	ret

00000bc0 <__vector_14>:
 *
 * This function will handle interrupt on Timer Counter CO overflow and
 * call the callback function.
 */
ISR(TCC0_OVF_vect)
{
     bc0:	1f 92       	push	r1
     bc2:	0f 92       	push	r0
     bc4:	0f b6       	in	r0, 0x3f	; 63
     bc6:	0f 92       	push	r0
     bc8:	11 24       	eor	r1, r1
     bca:	0b b6       	in	r0, 0x3b	; 59
     bcc:	0f 92       	push	r0
     bce:	2f 93       	push	r18
     bd0:	3f 93       	push	r19
     bd2:	4f 93       	push	r20
     bd4:	5f 93       	push	r21
     bd6:	6f 93       	push	r22
     bd8:	7f 93       	push	r23
     bda:	8f 93       	push	r24
     bdc:	9f 93       	push	r25
     bde:	af 93       	push	r26
     be0:	bf 93       	push	r27
     be2:	ef 93       	push	r30
     be4:	ff 93       	push	r31
	if (tc_tcc0_ovf_callback) {
     be6:	e0 91 46 21 	lds	r30, 0x2146	; 0x802146 <tc_tcc0_ovf_callback>
     bea:	f0 91 47 21 	lds	r31, 0x2147	; 0x802147 <tc_tcc0_ovf_callback+0x1>
     bee:	30 97       	sbiw	r30, 0x00	; 0
     bf0:	09 f0       	breq	.+2      	; 0xbf4 <__vector_14+0x34>
		tc_tcc0_ovf_callback();
     bf2:	19 95       	eicall
	}
}
     bf4:	ff 91       	pop	r31
     bf6:	ef 91       	pop	r30
     bf8:	bf 91       	pop	r27
     bfa:	af 91       	pop	r26
     bfc:	9f 91       	pop	r25
     bfe:	8f 91       	pop	r24
     c00:	7f 91       	pop	r23
     c02:	6f 91       	pop	r22
     c04:	5f 91       	pop	r21
     c06:	4f 91       	pop	r20
     c08:	3f 91       	pop	r19
     c0a:	2f 91       	pop	r18
     c0c:	0f 90       	pop	r0
     c0e:	0b be       	out	0x3b, r0	; 59
     c10:	0f 90       	pop	r0
     c12:	0f be       	out	0x3f, r0	; 63
     c14:	0f 90       	pop	r0
     c16:	1f 90       	pop	r1
     c18:	18 95       	reti

00000c1a <__vector_15>:
 *
 * This function will handle interrupt on Timer Counter CO error and
 * call the callback function.
 */
ISR(TCC0_ERR_vect)
{
     c1a:	1f 92       	push	r1
     c1c:	0f 92       	push	r0
     c1e:	0f b6       	in	r0, 0x3f	; 63
     c20:	0f 92       	push	r0
     c22:	11 24       	eor	r1, r1
     c24:	0b b6       	in	r0, 0x3b	; 59
     c26:	0f 92       	push	r0
     c28:	2f 93       	push	r18
     c2a:	3f 93       	push	r19
     c2c:	4f 93       	push	r20
     c2e:	5f 93       	push	r21
     c30:	6f 93       	push	r22
     c32:	7f 93       	push	r23
     c34:	8f 93       	push	r24
     c36:	9f 93       	push	r25
     c38:	af 93       	push	r26
     c3a:	bf 93       	push	r27
     c3c:	ef 93       	push	r30
     c3e:	ff 93       	push	r31
	if (tc_tcc0_err_callback) {
     c40:	e0 91 44 21 	lds	r30, 0x2144	; 0x802144 <tc_tcc0_err_callback>
     c44:	f0 91 45 21 	lds	r31, 0x2145	; 0x802145 <tc_tcc0_err_callback+0x1>
     c48:	30 97       	sbiw	r30, 0x00	; 0
     c4a:	09 f0       	breq	.+2      	; 0xc4e <__vector_15+0x34>
		tc_tcc0_err_callback();
     c4c:	19 95       	eicall
	}
}
     c4e:	ff 91       	pop	r31
     c50:	ef 91       	pop	r30
     c52:	bf 91       	pop	r27
     c54:	af 91       	pop	r26
     c56:	9f 91       	pop	r25
     c58:	8f 91       	pop	r24
     c5a:	7f 91       	pop	r23
     c5c:	6f 91       	pop	r22
     c5e:	5f 91       	pop	r21
     c60:	4f 91       	pop	r20
     c62:	3f 91       	pop	r19
     c64:	2f 91       	pop	r18
     c66:	0f 90       	pop	r0
     c68:	0b be       	out	0x3b, r0	; 59
     c6a:	0f 90       	pop	r0
     c6c:	0f be       	out	0x3f, r0	; 63
     c6e:	0f 90       	pop	r0
     c70:	1f 90       	pop	r1
     c72:	18 95       	reti

00000c74 <__vector_16>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureA and
 * call the callback function.
 */
ISR(TCC0_CCA_vect)
{
     c74:	1f 92       	push	r1
     c76:	0f 92       	push	r0
     c78:	0f b6       	in	r0, 0x3f	; 63
     c7a:	0f 92       	push	r0
     c7c:	11 24       	eor	r1, r1
     c7e:	0b b6       	in	r0, 0x3b	; 59
     c80:	0f 92       	push	r0
     c82:	2f 93       	push	r18
     c84:	3f 93       	push	r19
     c86:	4f 93       	push	r20
     c88:	5f 93       	push	r21
     c8a:	6f 93       	push	r22
     c8c:	7f 93       	push	r23
     c8e:	8f 93       	push	r24
     c90:	9f 93       	push	r25
     c92:	af 93       	push	r26
     c94:	bf 93       	push	r27
     c96:	ef 93       	push	r30
     c98:	ff 93       	push	r31
	if (tc_tcc0_cca_callback) {
     c9a:	e0 91 42 21 	lds	r30, 0x2142	; 0x802142 <tc_tcc0_cca_callback>
     c9e:	f0 91 43 21 	lds	r31, 0x2143	; 0x802143 <tc_tcc0_cca_callback+0x1>
     ca2:	30 97       	sbiw	r30, 0x00	; 0
     ca4:	09 f0       	breq	.+2      	; 0xca8 <__vector_16+0x34>
		tc_tcc0_cca_callback();
     ca6:	19 95       	eicall
	}
}
     ca8:	ff 91       	pop	r31
     caa:	ef 91       	pop	r30
     cac:	bf 91       	pop	r27
     cae:	af 91       	pop	r26
     cb0:	9f 91       	pop	r25
     cb2:	8f 91       	pop	r24
     cb4:	7f 91       	pop	r23
     cb6:	6f 91       	pop	r22
     cb8:	5f 91       	pop	r21
     cba:	4f 91       	pop	r20
     cbc:	3f 91       	pop	r19
     cbe:	2f 91       	pop	r18
     cc0:	0f 90       	pop	r0
     cc2:	0b be       	out	0x3b, r0	; 59
     cc4:	0f 90       	pop	r0
     cc6:	0f be       	out	0x3f, r0	; 63
     cc8:	0f 90       	pop	r0
     cca:	1f 90       	pop	r1
     ccc:	18 95       	reti

00000cce <__vector_17>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureB and
 * call the callback function.
 */
ISR(TCC0_CCB_vect)
{
     cce:	1f 92       	push	r1
     cd0:	0f 92       	push	r0
     cd2:	0f b6       	in	r0, 0x3f	; 63
     cd4:	0f 92       	push	r0
     cd6:	11 24       	eor	r1, r1
     cd8:	0b b6       	in	r0, 0x3b	; 59
     cda:	0f 92       	push	r0
     cdc:	2f 93       	push	r18
     cde:	3f 93       	push	r19
     ce0:	4f 93       	push	r20
     ce2:	5f 93       	push	r21
     ce4:	6f 93       	push	r22
     ce6:	7f 93       	push	r23
     ce8:	8f 93       	push	r24
     cea:	9f 93       	push	r25
     cec:	af 93       	push	r26
     cee:	bf 93       	push	r27
     cf0:	ef 93       	push	r30
     cf2:	ff 93       	push	r31
	if (tc_tcc0_ccb_callback) {
     cf4:	e0 91 40 21 	lds	r30, 0x2140	; 0x802140 <tc_tcc0_ccb_callback>
     cf8:	f0 91 41 21 	lds	r31, 0x2141	; 0x802141 <tc_tcc0_ccb_callback+0x1>
     cfc:	30 97       	sbiw	r30, 0x00	; 0
     cfe:	09 f0       	breq	.+2      	; 0xd02 <__vector_17+0x34>
		tc_tcc0_ccb_callback();
     d00:	19 95       	eicall
	}
}
     d02:	ff 91       	pop	r31
     d04:	ef 91       	pop	r30
     d06:	bf 91       	pop	r27
     d08:	af 91       	pop	r26
     d0a:	9f 91       	pop	r25
     d0c:	8f 91       	pop	r24
     d0e:	7f 91       	pop	r23
     d10:	6f 91       	pop	r22
     d12:	5f 91       	pop	r21
     d14:	4f 91       	pop	r20
     d16:	3f 91       	pop	r19
     d18:	2f 91       	pop	r18
     d1a:	0f 90       	pop	r0
     d1c:	0b be       	out	0x3b, r0	; 59
     d1e:	0f 90       	pop	r0
     d20:	0f be       	out	0x3f, r0	; 63
     d22:	0f 90       	pop	r0
     d24:	1f 90       	pop	r1
     d26:	18 95       	reti

00000d28 <__vector_18>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureC and
 * call the callback function.
 */
ISR(TCC0_CCC_vect)
{
     d28:	1f 92       	push	r1
     d2a:	0f 92       	push	r0
     d2c:	0f b6       	in	r0, 0x3f	; 63
     d2e:	0f 92       	push	r0
     d30:	11 24       	eor	r1, r1
     d32:	0b b6       	in	r0, 0x3b	; 59
     d34:	0f 92       	push	r0
     d36:	2f 93       	push	r18
     d38:	3f 93       	push	r19
     d3a:	4f 93       	push	r20
     d3c:	5f 93       	push	r21
     d3e:	6f 93       	push	r22
     d40:	7f 93       	push	r23
     d42:	8f 93       	push	r24
     d44:	9f 93       	push	r25
     d46:	af 93       	push	r26
     d48:	bf 93       	push	r27
     d4a:	ef 93       	push	r30
     d4c:	ff 93       	push	r31
	if (tc_tcc0_ccc_callback) {
     d4e:	e0 91 3e 21 	lds	r30, 0x213E	; 0x80213e <tc_tcc0_ccc_callback>
     d52:	f0 91 3f 21 	lds	r31, 0x213F	; 0x80213f <tc_tcc0_ccc_callback+0x1>
     d56:	30 97       	sbiw	r30, 0x00	; 0
     d58:	09 f0       	breq	.+2      	; 0xd5c <__vector_18+0x34>
		tc_tcc0_ccc_callback();
     d5a:	19 95       	eicall
	}
}
     d5c:	ff 91       	pop	r31
     d5e:	ef 91       	pop	r30
     d60:	bf 91       	pop	r27
     d62:	af 91       	pop	r26
     d64:	9f 91       	pop	r25
     d66:	8f 91       	pop	r24
     d68:	7f 91       	pop	r23
     d6a:	6f 91       	pop	r22
     d6c:	5f 91       	pop	r21
     d6e:	4f 91       	pop	r20
     d70:	3f 91       	pop	r19
     d72:	2f 91       	pop	r18
     d74:	0f 90       	pop	r0
     d76:	0b be       	out	0x3b, r0	; 59
     d78:	0f 90       	pop	r0
     d7a:	0f be       	out	0x3f, r0	; 63
     d7c:	0f 90       	pop	r0
     d7e:	1f 90       	pop	r1
     d80:	18 95       	reti

00000d82 <__vector_19>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureD and
 * call the callback function.
 */
ISR(TCC0_CCD_vect)
{
     d82:	1f 92       	push	r1
     d84:	0f 92       	push	r0
     d86:	0f b6       	in	r0, 0x3f	; 63
     d88:	0f 92       	push	r0
     d8a:	11 24       	eor	r1, r1
     d8c:	0b b6       	in	r0, 0x3b	; 59
     d8e:	0f 92       	push	r0
     d90:	2f 93       	push	r18
     d92:	3f 93       	push	r19
     d94:	4f 93       	push	r20
     d96:	5f 93       	push	r21
     d98:	6f 93       	push	r22
     d9a:	7f 93       	push	r23
     d9c:	8f 93       	push	r24
     d9e:	9f 93       	push	r25
     da0:	af 93       	push	r26
     da2:	bf 93       	push	r27
     da4:	ef 93       	push	r30
     da6:	ff 93       	push	r31
	if (tc_tcc0_ccd_callback) {
     da8:	e0 91 3c 21 	lds	r30, 0x213C	; 0x80213c <tc_tcc0_ccd_callback>
     dac:	f0 91 3d 21 	lds	r31, 0x213D	; 0x80213d <tc_tcc0_ccd_callback+0x1>
     db0:	30 97       	sbiw	r30, 0x00	; 0
     db2:	09 f0       	breq	.+2      	; 0xdb6 <__vector_19+0x34>
		tc_tcc0_ccd_callback();
     db4:	19 95       	eicall
	}
}
     db6:	ff 91       	pop	r31
     db8:	ef 91       	pop	r30
     dba:	bf 91       	pop	r27
     dbc:	af 91       	pop	r26
     dbe:	9f 91       	pop	r25
     dc0:	8f 91       	pop	r24
     dc2:	7f 91       	pop	r23
     dc4:	6f 91       	pop	r22
     dc6:	5f 91       	pop	r21
     dc8:	4f 91       	pop	r20
     dca:	3f 91       	pop	r19
     dcc:	2f 91       	pop	r18
     dce:	0f 90       	pop	r0
     dd0:	0b be       	out	0x3b, r0	; 59
     dd2:	0f 90       	pop	r0
     dd4:	0f be       	out	0x3f, r0	; 63
     dd6:	0f 90       	pop	r0
     dd8:	1f 90       	pop	r1
     dda:	18 95       	reti

00000ddc <__vector_20>:
 *
 * This function will handle interrupt on Timer Counter C1 overflow and
 * call the callback function.
 */
ISR(TCC1_OVF_vect)
{
     ddc:	1f 92       	push	r1
     dde:	0f 92       	push	r0
     de0:	0f b6       	in	r0, 0x3f	; 63
     de2:	0f 92       	push	r0
     de4:	11 24       	eor	r1, r1
     de6:	0b b6       	in	r0, 0x3b	; 59
     de8:	0f 92       	push	r0
     dea:	2f 93       	push	r18
     dec:	3f 93       	push	r19
     dee:	4f 93       	push	r20
     df0:	5f 93       	push	r21
     df2:	6f 93       	push	r22
     df4:	7f 93       	push	r23
     df6:	8f 93       	push	r24
     df8:	9f 93       	push	r25
     dfa:	af 93       	push	r26
     dfc:	bf 93       	push	r27
     dfe:	ef 93       	push	r30
     e00:	ff 93       	push	r31
	if (tc_tcc1_ovf_callback) {
     e02:	e0 91 3a 21 	lds	r30, 0x213A	; 0x80213a <tc_tcc1_ovf_callback>
     e06:	f0 91 3b 21 	lds	r31, 0x213B	; 0x80213b <tc_tcc1_ovf_callback+0x1>
     e0a:	30 97       	sbiw	r30, 0x00	; 0
     e0c:	09 f0       	breq	.+2      	; 0xe10 <__vector_20+0x34>
		tc_tcc1_ovf_callback();
     e0e:	19 95       	eicall
	}
}
     e10:	ff 91       	pop	r31
     e12:	ef 91       	pop	r30
     e14:	bf 91       	pop	r27
     e16:	af 91       	pop	r26
     e18:	9f 91       	pop	r25
     e1a:	8f 91       	pop	r24
     e1c:	7f 91       	pop	r23
     e1e:	6f 91       	pop	r22
     e20:	5f 91       	pop	r21
     e22:	4f 91       	pop	r20
     e24:	3f 91       	pop	r19
     e26:	2f 91       	pop	r18
     e28:	0f 90       	pop	r0
     e2a:	0b be       	out	0x3b, r0	; 59
     e2c:	0f 90       	pop	r0
     e2e:	0f be       	out	0x3f, r0	; 63
     e30:	0f 90       	pop	r0
     e32:	1f 90       	pop	r1
     e34:	18 95       	reti

00000e36 <__vector_21>:
 *
 * This function will handle interrupt on Timer Counter C1 error and
 * call the callback function.
 */
ISR(TCC1_ERR_vect)
{
     e36:	1f 92       	push	r1
     e38:	0f 92       	push	r0
     e3a:	0f b6       	in	r0, 0x3f	; 63
     e3c:	0f 92       	push	r0
     e3e:	11 24       	eor	r1, r1
     e40:	0b b6       	in	r0, 0x3b	; 59
     e42:	0f 92       	push	r0
     e44:	2f 93       	push	r18
     e46:	3f 93       	push	r19
     e48:	4f 93       	push	r20
     e4a:	5f 93       	push	r21
     e4c:	6f 93       	push	r22
     e4e:	7f 93       	push	r23
     e50:	8f 93       	push	r24
     e52:	9f 93       	push	r25
     e54:	af 93       	push	r26
     e56:	bf 93       	push	r27
     e58:	ef 93       	push	r30
     e5a:	ff 93       	push	r31
	if (tc_tcc1_err_callback) {
     e5c:	e0 91 38 21 	lds	r30, 0x2138	; 0x802138 <tc_tcc1_err_callback>
     e60:	f0 91 39 21 	lds	r31, 0x2139	; 0x802139 <tc_tcc1_err_callback+0x1>
     e64:	30 97       	sbiw	r30, 0x00	; 0
     e66:	09 f0       	breq	.+2      	; 0xe6a <__vector_21+0x34>
		tc_tcc1_err_callback();
     e68:	19 95       	eicall
	}
}
     e6a:	ff 91       	pop	r31
     e6c:	ef 91       	pop	r30
     e6e:	bf 91       	pop	r27
     e70:	af 91       	pop	r26
     e72:	9f 91       	pop	r25
     e74:	8f 91       	pop	r24
     e76:	7f 91       	pop	r23
     e78:	6f 91       	pop	r22
     e7a:	5f 91       	pop	r21
     e7c:	4f 91       	pop	r20
     e7e:	3f 91       	pop	r19
     e80:	2f 91       	pop	r18
     e82:	0f 90       	pop	r0
     e84:	0b be       	out	0x3b, r0	; 59
     e86:	0f 90       	pop	r0
     e88:	0f be       	out	0x3f, r0	; 63
     e8a:	0f 90       	pop	r0
     e8c:	1f 90       	pop	r1
     e8e:	18 95       	reti

00000e90 <__vector_22>:
 *
 * This function will handle interrupt on Timer Counter C1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCC1_CCA_vect)
{
     e90:	1f 92       	push	r1
     e92:	0f 92       	push	r0
     e94:	0f b6       	in	r0, 0x3f	; 63
     e96:	0f 92       	push	r0
     e98:	11 24       	eor	r1, r1
     e9a:	0b b6       	in	r0, 0x3b	; 59
     e9c:	0f 92       	push	r0
     e9e:	2f 93       	push	r18
     ea0:	3f 93       	push	r19
     ea2:	4f 93       	push	r20
     ea4:	5f 93       	push	r21
     ea6:	6f 93       	push	r22
     ea8:	7f 93       	push	r23
     eaa:	8f 93       	push	r24
     eac:	9f 93       	push	r25
     eae:	af 93       	push	r26
     eb0:	bf 93       	push	r27
     eb2:	ef 93       	push	r30
     eb4:	ff 93       	push	r31
	if (tc_tcc1_cca_callback) {
     eb6:	e0 91 36 21 	lds	r30, 0x2136	; 0x802136 <tc_tcc1_cca_callback>
     eba:	f0 91 37 21 	lds	r31, 0x2137	; 0x802137 <tc_tcc1_cca_callback+0x1>
     ebe:	30 97       	sbiw	r30, 0x00	; 0
     ec0:	09 f0       	breq	.+2      	; 0xec4 <__vector_22+0x34>
		tc_tcc1_cca_callback();
     ec2:	19 95       	eicall
	}
}
     ec4:	ff 91       	pop	r31
     ec6:	ef 91       	pop	r30
     ec8:	bf 91       	pop	r27
     eca:	af 91       	pop	r26
     ecc:	9f 91       	pop	r25
     ece:	8f 91       	pop	r24
     ed0:	7f 91       	pop	r23
     ed2:	6f 91       	pop	r22
     ed4:	5f 91       	pop	r21
     ed6:	4f 91       	pop	r20
     ed8:	3f 91       	pop	r19
     eda:	2f 91       	pop	r18
     edc:	0f 90       	pop	r0
     ede:	0b be       	out	0x3b, r0	; 59
     ee0:	0f 90       	pop	r0
     ee2:	0f be       	out	0x3f, r0	; 63
     ee4:	0f 90       	pop	r0
     ee6:	1f 90       	pop	r1
     ee8:	18 95       	reti

00000eea <__vector_23>:
 *
 * This function will handle interrupt on Timer Counter C1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCC1_CCB_vect)
{
     eea:	1f 92       	push	r1
     eec:	0f 92       	push	r0
     eee:	0f b6       	in	r0, 0x3f	; 63
     ef0:	0f 92       	push	r0
     ef2:	11 24       	eor	r1, r1
     ef4:	0b b6       	in	r0, 0x3b	; 59
     ef6:	0f 92       	push	r0
     ef8:	2f 93       	push	r18
     efa:	3f 93       	push	r19
     efc:	4f 93       	push	r20
     efe:	5f 93       	push	r21
     f00:	6f 93       	push	r22
     f02:	7f 93       	push	r23
     f04:	8f 93       	push	r24
     f06:	9f 93       	push	r25
     f08:	af 93       	push	r26
     f0a:	bf 93       	push	r27
     f0c:	ef 93       	push	r30
     f0e:	ff 93       	push	r31
	if (tc_tcc1_ccb_callback) {
     f10:	e0 91 34 21 	lds	r30, 0x2134	; 0x802134 <tc_tcc1_ccb_callback>
     f14:	f0 91 35 21 	lds	r31, 0x2135	; 0x802135 <tc_tcc1_ccb_callback+0x1>
     f18:	30 97       	sbiw	r30, 0x00	; 0
     f1a:	09 f0       	breq	.+2      	; 0xf1e <__vector_23+0x34>
		tc_tcc1_ccb_callback();
     f1c:	19 95       	eicall
	}
}
     f1e:	ff 91       	pop	r31
     f20:	ef 91       	pop	r30
     f22:	bf 91       	pop	r27
     f24:	af 91       	pop	r26
     f26:	9f 91       	pop	r25
     f28:	8f 91       	pop	r24
     f2a:	7f 91       	pop	r23
     f2c:	6f 91       	pop	r22
     f2e:	5f 91       	pop	r21
     f30:	4f 91       	pop	r20
     f32:	3f 91       	pop	r19
     f34:	2f 91       	pop	r18
     f36:	0f 90       	pop	r0
     f38:	0b be       	out	0x3b, r0	; 59
     f3a:	0f 90       	pop	r0
     f3c:	0f be       	out	0x3f, r0	; 63
     f3e:	0f 90       	pop	r0
     f40:	1f 90       	pop	r1
     f42:	18 95       	reti

00000f44 <__vector_77>:
 *
 * This function will handle interrupt on Timer Counter D0 overflow and
 * call the callback function.
 */
ISR(TCD0_OVF_vect)
{
     f44:	1f 92       	push	r1
     f46:	0f 92       	push	r0
     f48:	0f b6       	in	r0, 0x3f	; 63
     f4a:	0f 92       	push	r0
     f4c:	11 24       	eor	r1, r1
     f4e:	0b b6       	in	r0, 0x3b	; 59
     f50:	0f 92       	push	r0
     f52:	2f 93       	push	r18
     f54:	3f 93       	push	r19
     f56:	4f 93       	push	r20
     f58:	5f 93       	push	r21
     f5a:	6f 93       	push	r22
     f5c:	7f 93       	push	r23
     f5e:	8f 93       	push	r24
     f60:	9f 93       	push	r25
     f62:	af 93       	push	r26
     f64:	bf 93       	push	r27
     f66:	ef 93       	push	r30
     f68:	ff 93       	push	r31
	if (tc_tcd0_ovf_callback) {
     f6a:	e0 91 32 21 	lds	r30, 0x2132	; 0x802132 <tc_tcd0_ovf_callback>
     f6e:	f0 91 33 21 	lds	r31, 0x2133	; 0x802133 <tc_tcd0_ovf_callback+0x1>
     f72:	30 97       	sbiw	r30, 0x00	; 0
     f74:	09 f0       	breq	.+2      	; 0xf78 <__vector_77+0x34>
		tc_tcd0_ovf_callback();
     f76:	19 95       	eicall
	}
}
     f78:	ff 91       	pop	r31
     f7a:	ef 91       	pop	r30
     f7c:	bf 91       	pop	r27
     f7e:	af 91       	pop	r26
     f80:	9f 91       	pop	r25
     f82:	8f 91       	pop	r24
     f84:	7f 91       	pop	r23
     f86:	6f 91       	pop	r22
     f88:	5f 91       	pop	r21
     f8a:	4f 91       	pop	r20
     f8c:	3f 91       	pop	r19
     f8e:	2f 91       	pop	r18
     f90:	0f 90       	pop	r0
     f92:	0b be       	out	0x3b, r0	; 59
     f94:	0f 90       	pop	r0
     f96:	0f be       	out	0x3f, r0	; 63
     f98:	0f 90       	pop	r0
     f9a:	1f 90       	pop	r1
     f9c:	18 95       	reti

00000f9e <__vector_78>:
 *
 * This function will handle interrupt on Timer Counter D0 error and
 * call the callback function.
 */
ISR(TCD0_ERR_vect)
{
     f9e:	1f 92       	push	r1
     fa0:	0f 92       	push	r0
     fa2:	0f b6       	in	r0, 0x3f	; 63
     fa4:	0f 92       	push	r0
     fa6:	11 24       	eor	r1, r1
     fa8:	0b b6       	in	r0, 0x3b	; 59
     faa:	0f 92       	push	r0
     fac:	2f 93       	push	r18
     fae:	3f 93       	push	r19
     fb0:	4f 93       	push	r20
     fb2:	5f 93       	push	r21
     fb4:	6f 93       	push	r22
     fb6:	7f 93       	push	r23
     fb8:	8f 93       	push	r24
     fba:	9f 93       	push	r25
     fbc:	af 93       	push	r26
     fbe:	bf 93       	push	r27
     fc0:	ef 93       	push	r30
     fc2:	ff 93       	push	r31
	if (tc_tcd0_err_callback) {
     fc4:	e0 91 30 21 	lds	r30, 0x2130	; 0x802130 <tc_tcd0_err_callback>
     fc8:	f0 91 31 21 	lds	r31, 0x2131	; 0x802131 <tc_tcd0_err_callback+0x1>
     fcc:	30 97       	sbiw	r30, 0x00	; 0
     fce:	09 f0       	breq	.+2      	; 0xfd2 <__vector_78+0x34>
		tc_tcd0_err_callback();
     fd0:	19 95       	eicall
	}
}
     fd2:	ff 91       	pop	r31
     fd4:	ef 91       	pop	r30
     fd6:	bf 91       	pop	r27
     fd8:	af 91       	pop	r26
     fda:	9f 91       	pop	r25
     fdc:	8f 91       	pop	r24
     fde:	7f 91       	pop	r23
     fe0:	6f 91       	pop	r22
     fe2:	5f 91       	pop	r21
     fe4:	4f 91       	pop	r20
     fe6:	3f 91       	pop	r19
     fe8:	2f 91       	pop	r18
     fea:	0f 90       	pop	r0
     fec:	0b be       	out	0x3b, r0	; 59
     fee:	0f 90       	pop	r0
     ff0:	0f be       	out	0x3f, r0	; 63
     ff2:	0f 90       	pop	r0
     ff4:	1f 90       	pop	r1
     ff6:	18 95       	reti

00000ff8 <__vector_79>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCD0_CCA_vect)
{
     ff8:	1f 92       	push	r1
     ffa:	0f 92       	push	r0
     ffc:	0f b6       	in	r0, 0x3f	; 63
     ffe:	0f 92       	push	r0
    1000:	11 24       	eor	r1, r1
    1002:	0b b6       	in	r0, 0x3b	; 59
    1004:	0f 92       	push	r0
    1006:	2f 93       	push	r18
    1008:	3f 93       	push	r19
    100a:	4f 93       	push	r20
    100c:	5f 93       	push	r21
    100e:	6f 93       	push	r22
    1010:	7f 93       	push	r23
    1012:	8f 93       	push	r24
    1014:	9f 93       	push	r25
    1016:	af 93       	push	r26
    1018:	bf 93       	push	r27
    101a:	ef 93       	push	r30
    101c:	ff 93       	push	r31
	if (tc_tcd0_cca_callback) {
    101e:	e0 91 2e 21 	lds	r30, 0x212E	; 0x80212e <tc_tcd0_cca_callback>
    1022:	f0 91 2f 21 	lds	r31, 0x212F	; 0x80212f <tc_tcd0_cca_callback+0x1>
    1026:	30 97       	sbiw	r30, 0x00	; 0
    1028:	09 f0       	breq	.+2      	; 0x102c <__vector_79+0x34>
		tc_tcd0_cca_callback();
    102a:	19 95       	eicall
	}
}
    102c:	ff 91       	pop	r31
    102e:	ef 91       	pop	r30
    1030:	bf 91       	pop	r27
    1032:	af 91       	pop	r26
    1034:	9f 91       	pop	r25
    1036:	8f 91       	pop	r24
    1038:	7f 91       	pop	r23
    103a:	6f 91       	pop	r22
    103c:	5f 91       	pop	r21
    103e:	4f 91       	pop	r20
    1040:	3f 91       	pop	r19
    1042:	2f 91       	pop	r18
    1044:	0f 90       	pop	r0
    1046:	0b be       	out	0x3b, r0	; 59
    1048:	0f 90       	pop	r0
    104a:	0f be       	out	0x3f, r0	; 63
    104c:	0f 90       	pop	r0
    104e:	1f 90       	pop	r1
    1050:	18 95       	reti

00001052 <__vector_80>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCD0_CCB_vect)
{
    1052:	1f 92       	push	r1
    1054:	0f 92       	push	r0
    1056:	0f b6       	in	r0, 0x3f	; 63
    1058:	0f 92       	push	r0
    105a:	11 24       	eor	r1, r1
    105c:	0b b6       	in	r0, 0x3b	; 59
    105e:	0f 92       	push	r0
    1060:	2f 93       	push	r18
    1062:	3f 93       	push	r19
    1064:	4f 93       	push	r20
    1066:	5f 93       	push	r21
    1068:	6f 93       	push	r22
    106a:	7f 93       	push	r23
    106c:	8f 93       	push	r24
    106e:	9f 93       	push	r25
    1070:	af 93       	push	r26
    1072:	bf 93       	push	r27
    1074:	ef 93       	push	r30
    1076:	ff 93       	push	r31
	if (tc_tcd0_ccb_callback) {
    1078:	e0 91 2c 21 	lds	r30, 0x212C	; 0x80212c <tc_tcd0_ccb_callback>
    107c:	f0 91 2d 21 	lds	r31, 0x212D	; 0x80212d <tc_tcd0_ccb_callback+0x1>
    1080:	30 97       	sbiw	r30, 0x00	; 0
    1082:	09 f0       	breq	.+2      	; 0x1086 <__vector_80+0x34>
		tc_tcd0_ccb_callback();
    1084:	19 95       	eicall
	}
}
    1086:	ff 91       	pop	r31
    1088:	ef 91       	pop	r30
    108a:	bf 91       	pop	r27
    108c:	af 91       	pop	r26
    108e:	9f 91       	pop	r25
    1090:	8f 91       	pop	r24
    1092:	7f 91       	pop	r23
    1094:	6f 91       	pop	r22
    1096:	5f 91       	pop	r21
    1098:	4f 91       	pop	r20
    109a:	3f 91       	pop	r19
    109c:	2f 91       	pop	r18
    109e:	0f 90       	pop	r0
    10a0:	0b be       	out	0x3b, r0	; 59
    10a2:	0f 90       	pop	r0
    10a4:	0f be       	out	0x3f, r0	; 63
    10a6:	0f 90       	pop	r0
    10a8:	1f 90       	pop	r1
    10aa:	18 95       	reti

000010ac <__vector_81>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureC and
 * call the callback function.
 */
ISR(TCD0_CCC_vect)
{
    10ac:	1f 92       	push	r1
    10ae:	0f 92       	push	r0
    10b0:	0f b6       	in	r0, 0x3f	; 63
    10b2:	0f 92       	push	r0
    10b4:	11 24       	eor	r1, r1
    10b6:	0b b6       	in	r0, 0x3b	; 59
    10b8:	0f 92       	push	r0
    10ba:	2f 93       	push	r18
    10bc:	3f 93       	push	r19
    10be:	4f 93       	push	r20
    10c0:	5f 93       	push	r21
    10c2:	6f 93       	push	r22
    10c4:	7f 93       	push	r23
    10c6:	8f 93       	push	r24
    10c8:	9f 93       	push	r25
    10ca:	af 93       	push	r26
    10cc:	bf 93       	push	r27
    10ce:	ef 93       	push	r30
    10d0:	ff 93       	push	r31
	if (tc_tcd0_ccc_callback) {
    10d2:	e0 91 2a 21 	lds	r30, 0x212A	; 0x80212a <tc_tcd0_ccc_callback>
    10d6:	f0 91 2b 21 	lds	r31, 0x212B	; 0x80212b <tc_tcd0_ccc_callback+0x1>
    10da:	30 97       	sbiw	r30, 0x00	; 0
    10dc:	09 f0       	breq	.+2      	; 0x10e0 <__vector_81+0x34>
		tc_tcd0_ccc_callback();
    10de:	19 95       	eicall
	}
}
    10e0:	ff 91       	pop	r31
    10e2:	ef 91       	pop	r30
    10e4:	bf 91       	pop	r27
    10e6:	af 91       	pop	r26
    10e8:	9f 91       	pop	r25
    10ea:	8f 91       	pop	r24
    10ec:	7f 91       	pop	r23
    10ee:	6f 91       	pop	r22
    10f0:	5f 91       	pop	r21
    10f2:	4f 91       	pop	r20
    10f4:	3f 91       	pop	r19
    10f6:	2f 91       	pop	r18
    10f8:	0f 90       	pop	r0
    10fa:	0b be       	out	0x3b, r0	; 59
    10fc:	0f 90       	pop	r0
    10fe:	0f be       	out	0x3f, r0	; 63
    1100:	0f 90       	pop	r0
    1102:	1f 90       	pop	r1
    1104:	18 95       	reti

00001106 <__vector_82>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureD and
 * call the callback function.
 */
ISR(TCD0_CCD_vect)
{
    1106:	1f 92       	push	r1
    1108:	0f 92       	push	r0
    110a:	0f b6       	in	r0, 0x3f	; 63
    110c:	0f 92       	push	r0
    110e:	11 24       	eor	r1, r1
    1110:	0b b6       	in	r0, 0x3b	; 59
    1112:	0f 92       	push	r0
    1114:	2f 93       	push	r18
    1116:	3f 93       	push	r19
    1118:	4f 93       	push	r20
    111a:	5f 93       	push	r21
    111c:	6f 93       	push	r22
    111e:	7f 93       	push	r23
    1120:	8f 93       	push	r24
    1122:	9f 93       	push	r25
    1124:	af 93       	push	r26
    1126:	bf 93       	push	r27
    1128:	ef 93       	push	r30
    112a:	ff 93       	push	r31
	if (tc_tcd0_ccd_callback) {
    112c:	e0 91 28 21 	lds	r30, 0x2128	; 0x802128 <tc_tcd0_ccd_callback>
    1130:	f0 91 29 21 	lds	r31, 0x2129	; 0x802129 <tc_tcd0_ccd_callback+0x1>
    1134:	30 97       	sbiw	r30, 0x00	; 0
    1136:	09 f0       	breq	.+2      	; 0x113a <__vector_82+0x34>
		tc_tcd0_ccd_callback();
    1138:	19 95       	eicall
	}
}
    113a:	ff 91       	pop	r31
    113c:	ef 91       	pop	r30
    113e:	bf 91       	pop	r27
    1140:	af 91       	pop	r26
    1142:	9f 91       	pop	r25
    1144:	8f 91       	pop	r24
    1146:	7f 91       	pop	r23
    1148:	6f 91       	pop	r22
    114a:	5f 91       	pop	r21
    114c:	4f 91       	pop	r20
    114e:	3f 91       	pop	r19
    1150:	2f 91       	pop	r18
    1152:	0f 90       	pop	r0
    1154:	0b be       	out	0x3b, r0	; 59
    1156:	0f 90       	pop	r0
    1158:	0f be       	out	0x3f, r0	; 63
    115a:	0f 90       	pop	r0
    115c:	1f 90       	pop	r1
    115e:	18 95       	reti

00001160 <__vector_47>:
 *
 * This function will handle interrupt on Timer Counter E0 overflow and
 * call the callback function.
 */
ISR(TCE0_OVF_vect)
{
    1160:	1f 92       	push	r1
    1162:	0f 92       	push	r0
    1164:	0f b6       	in	r0, 0x3f	; 63
    1166:	0f 92       	push	r0
    1168:	11 24       	eor	r1, r1
    116a:	0b b6       	in	r0, 0x3b	; 59
    116c:	0f 92       	push	r0
    116e:	2f 93       	push	r18
    1170:	3f 93       	push	r19
    1172:	4f 93       	push	r20
    1174:	5f 93       	push	r21
    1176:	6f 93       	push	r22
    1178:	7f 93       	push	r23
    117a:	8f 93       	push	r24
    117c:	9f 93       	push	r25
    117e:	af 93       	push	r26
    1180:	bf 93       	push	r27
    1182:	ef 93       	push	r30
    1184:	ff 93       	push	r31
	if (tc_tce0_ovf_callback) {
    1186:	e0 91 26 21 	lds	r30, 0x2126	; 0x802126 <tc_tce0_ovf_callback>
    118a:	f0 91 27 21 	lds	r31, 0x2127	; 0x802127 <tc_tce0_ovf_callback+0x1>
    118e:	30 97       	sbiw	r30, 0x00	; 0
    1190:	09 f0       	breq	.+2      	; 0x1194 <__vector_47+0x34>
		tc_tce0_ovf_callback();
    1192:	19 95       	eicall
	}
}
    1194:	ff 91       	pop	r31
    1196:	ef 91       	pop	r30
    1198:	bf 91       	pop	r27
    119a:	af 91       	pop	r26
    119c:	9f 91       	pop	r25
    119e:	8f 91       	pop	r24
    11a0:	7f 91       	pop	r23
    11a2:	6f 91       	pop	r22
    11a4:	5f 91       	pop	r21
    11a6:	4f 91       	pop	r20
    11a8:	3f 91       	pop	r19
    11aa:	2f 91       	pop	r18
    11ac:	0f 90       	pop	r0
    11ae:	0b be       	out	0x3b, r0	; 59
    11b0:	0f 90       	pop	r0
    11b2:	0f be       	out	0x3f, r0	; 63
    11b4:	0f 90       	pop	r0
    11b6:	1f 90       	pop	r1
    11b8:	18 95       	reti

000011ba <__vector_48>:
 *
 * This function will handle interrupt on Timer Counter E0 error and
 * call the callback function.
 */
ISR(TCE0_ERR_vect)
{
    11ba:	1f 92       	push	r1
    11bc:	0f 92       	push	r0
    11be:	0f b6       	in	r0, 0x3f	; 63
    11c0:	0f 92       	push	r0
    11c2:	11 24       	eor	r1, r1
    11c4:	0b b6       	in	r0, 0x3b	; 59
    11c6:	0f 92       	push	r0
    11c8:	2f 93       	push	r18
    11ca:	3f 93       	push	r19
    11cc:	4f 93       	push	r20
    11ce:	5f 93       	push	r21
    11d0:	6f 93       	push	r22
    11d2:	7f 93       	push	r23
    11d4:	8f 93       	push	r24
    11d6:	9f 93       	push	r25
    11d8:	af 93       	push	r26
    11da:	bf 93       	push	r27
    11dc:	ef 93       	push	r30
    11de:	ff 93       	push	r31
	if (tc_tce0_err_callback) {
    11e0:	e0 91 24 21 	lds	r30, 0x2124	; 0x802124 <tc_tce0_err_callback>
    11e4:	f0 91 25 21 	lds	r31, 0x2125	; 0x802125 <tc_tce0_err_callback+0x1>
    11e8:	30 97       	sbiw	r30, 0x00	; 0
    11ea:	09 f0       	breq	.+2      	; 0x11ee <__vector_48+0x34>
		tc_tce0_err_callback();
    11ec:	19 95       	eicall
	}
}
    11ee:	ff 91       	pop	r31
    11f0:	ef 91       	pop	r30
    11f2:	bf 91       	pop	r27
    11f4:	af 91       	pop	r26
    11f6:	9f 91       	pop	r25
    11f8:	8f 91       	pop	r24
    11fa:	7f 91       	pop	r23
    11fc:	6f 91       	pop	r22
    11fe:	5f 91       	pop	r21
    1200:	4f 91       	pop	r20
    1202:	3f 91       	pop	r19
    1204:	2f 91       	pop	r18
    1206:	0f 90       	pop	r0
    1208:	0b be       	out	0x3b, r0	; 59
    120a:	0f 90       	pop	r0
    120c:	0f be       	out	0x3f, r0	; 63
    120e:	0f 90       	pop	r0
    1210:	1f 90       	pop	r1
    1212:	18 95       	reti

00001214 <__vector_49>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCE0_CCA_vect)
{
    1214:	1f 92       	push	r1
    1216:	0f 92       	push	r0
    1218:	0f b6       	in	r0, 0x3f	; 63
    121a:	0f 92       	push	r0
    121c:	11 24       	eor	r1, r1
    121e:	0b b6       	in	r0, 0x3b	; 59
    1220:	0f 92       	push	r0
    1222:	2f 93       	push	r18
    1224:	3f 93       	push	r19
    1226:	4f 93       	push	r20
    1228:	5f 93       	push	r21
    122a:	6f 93       	push	r22
    122c:	7f 93       	push	r23
    122e:	8f 93       	push	r24
    1230:	9f 93       	push	r25
    1232:	af 93       	push	r26
    1234:	bf 93       	push	r27
    1236:	ef 93       	push	r30
    1238:	ff 93       	push	r31
	if (tc_tce0_cca_callback) {
    123a:	e0 91 22 21 	lds	r30, 0x2122	; 0x802122 <tc_tce0_cca_callback>
    123e:	f0 91 23 21 	lds	r31, 0x2123	; 0x802123 <tc_tce0_cca_callback+0x1>
    1242:	30 97       	sbiw	r30, 0x00	; 0
    1244:	09 f0       	breq	.+2      	; 0x1248 <__vector_49+0x34>
		tc_tce0_cca_callback();
    1246:	19 95       	eicall
	}
}
    1248:	ff 91       	pop	r31
    124a:	ef 91       	pop	r30
    124c:	bf 91       	pop	r27
    124e:	af 91       	pop	r26
    1250:	9f 91       	pop	r25
    1252:	8f 91       	pop	r24
    1254:	7f 91       	pop	r23
    1256:	6f 91       	pop	r22
    1258:	5f 91       	pop	r21
    125a:	4f 91       	pop	r20
    125c:	3f 91       	pop	r19
    125e:	2f 91       	pop	r18
    1260:	0f 90       	pop	r0
    1262:	0b be       	out	0x3b, r0	; 59
    1264:	0f 90       	pop	r0
    1266:	0f be       	out	0x3f, r0	; 63
    1268:	0f 90       	pop	r0
    126a:	1f 90       	pop	r1
    126c:	18 95       	reti

0000126e <__vector_50>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCE0_CCB_vect)
{
    126e:	1f 92       	push	r1
    1270:	0f 92       	push	r0
    1272:	0f b6       	in	r0, 0x3f	; 63
    1274:	0f 92       	push	r0
    1276:	11 24       	eor	r1, r1
    1278:	0b b6       	in	r0, 0x3b	; 59
    127a:	0f 92       	push	r0
    127c:	2f 93       	push	r18
    127e:	3f 93       	push	r19
    1280:	4f 93       	push	r20
    1282:	5f 93       	push	r21
    1284:	6f 93       	push	r22
    1286:	7f 93       	push	r23
    1288:	8f 93       	push	r24
    128a:	9f 93       	push	r25
    128c:	af 93       	push	r26
    128e:	bf 93       	push	r27
    1290:	ef 93       	push	r30
    1292:	ff 93       	push	r31
	if (tc_tce0_ccb_callback) {
    1294:	e0 91 20 21 	lds	r30, 0x2120	; 0x802120 <tc_tce0_ccb_callback>
    1298:	f0 91 21 21 	lds	r31, 0x2121	; 0x802121 <tc_tce0_ccb_callback+0x1>
    129c:	30 97       	sbiw	r30, 0x00	; 0
    129e:	09 f0       	breq	.+2      	; 0x12a2 <__vector_50+0x34>
		tc_tce0_ccb_callback();
    12a0:	19 95       	eicall
	}
}
    12a2:	ff 91       	pop	r31
    12a4:	ef 91       	pop	r30
    12a6:	bf 91       	pop	r27
    12a8:	af 91       	pop	r26
    12aa:	9f 91       	pop	r25
    12ac:	8f 91       	pop	r24
    12ae:	7f 91       	pop	r23
    12b0:	6f 91       	pop	r22
    12b2:	5f 91       	pop	r21
    12b4:	4f 91       	pop	r20
    12b6:	3f 91       	pop	r19
    12b8:	2f 91       	pop	r18
    12ba:	0f 90       	pop	r0
    12bc:	0b be       	out	0x3b, r0	; 59
    12be:	0f 90       	pop	r0
    12c0:	0f be       	out	0x3f, r0	; 63
    12c2:	0f 90       	pop	r0
    12c4:	1f 90       	pop	r1
    12c6:	18 95       	reti

000012c8 <__vector_51>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureC and
 * call the callback function.
 */
ISR(TCE0_CCC_vect)
{
    12c8:	1f 92       	push	r1
    12ca:	0f 92       	push	r0
    12cc:	0f b6       	in	r0, 0x3f	; 63
    12ce:	0f 92       	push	r0
    12d0:	11 24       	eor	r1, r1
    12d2:	0b b6       	in	r0, 0x3b	; 59
    12d4:	0f 92       	push	r0
    12d6:	2f 93       	push	r18
    12d8:	3f 93       	push	r19
    12da:	4f 93       	push	r20
    12dc:	5f 93       	push	r21
    12de:	6f 93       	push	r22
    12e0:	7f 93       	push	r23
    12e2:	8f 93       	push	r24
    12e4:	9f 93       	push	r25
    12e6:	af 93       	push	r26
    12e8:	bf 93       	push	r27
    12ea:	ef 93       	push	r30
    12ec:	ff 93       	push	r31
	if (tc_tce0_ccc_callback) {
    12ee:	e0 91 1e 21 	lds	r30, 0x211E	; 0x80211e <tc_tce0_ccc_callback>
    12f2:	f0 91 1f 21 	lds	r31, 0x211F	; 0x80211f <tc_tce0_ccc_callback+0x1>
    12f6:	30 97       	sbiw	r30, 0x00	; 0
    12f8:	09 f0       	breq	.+2      	; 0x12fc <__vector_51+0x34>
		tc_tce0_ccc_callback();
    12fa:	19 95       	eicall
	}
}
    12fc:	ff 91       	pop	r31
    12fe:	ef 91       	pop	r30
    1300:	bf 91       	pop	r27
    1302:	af 91       	pop	r26
    1304:	9f 91       	pop	r25
    1306:	8f 91       	pop	r24
    1308:	7f 91       	pop	r23
    130a:	6f 91       	pop	r22
    130c:	5f 91       	pop	r21
    130e:	4f 91       	pop	r20
    1310:	3f 91       	pop	r19
    1312:	2f 91       	pop	r18
    1314:	0f 90       	pop	r0
    1316:	0b be       	out	0x3b, r0	; 59
    1318:	0f 90       	pop	r0
    131a:	0f be       	out	0x3f, r0	; 63
    131c:	0f 90       	pop	r0
    131e:	1f 90       	pop	r1
    1320:	18 95       	reti

00001322 <__vector_52>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureD and
 * call the callback function.
 */
ISR(TCE0_CCD_vect)
{
    1322:	1f 92       	push	r1
    1324:	0f 92       	push	r0
    1326:	0f b6       	in	r0, 0x3f	; 63
    1328:	0f 92       	push	r0
    132a:	11 24       	eor	r1, r1
    132c:	0b b6       	in	r0, 0x3b	; 59
    132e:	0f 92       	push	r0
    1330:	2f 93       	push	r18
    1332:	3f 93       	push	r19
    1334:	4f 93       	push	r20
    1336:	5f 93       	push	r21
    1338:	6f 93       	push	r22
    133a:	7f 93       	push	r23
    133c:	8f 93       	push	r24
    133e:	9f 93       	push	r25
    1340:	af 93       	push	r26
    1342:	bf 93       	push	r27
    1344:	ef 93       	push	r30
    1346:	ff 93       	push	r31
	if (tc_tce0_ccd_callback) {
    1348:	e0 91 1c 21 	lds	r30, 0x211C	; 0x80211c <tc_tce0_ccd_callback>
    134c:	f0 91 1d 21 	lds	r31, 0x211D	; 0x80211d <tc_tce0_ccd_callback+0x1>
    1350:	30 97       	sbiw	r30, 0x00	; 0
    1352:	09 f0       	breq	.+2      	; 0x1356 <__vector_52+0x34>
		tc_tce0_ccd_callback();
    1354:	19 95       	eicall
	}
}
    1356:	ff 91       	pop	r31
    1358:	ef 91       	pop	r30
    135a:	bf 91       	pop	r27
    135c:	af 91       	pop	r26
    135e:	9f 91       	pop	r25
    1360:	8f 91       	pop	r24
    1362:	7f 91       	pop	r23
    1364:	6f 91       	pop	r22
    1366:	5f 91       	pop	r21
    1368:	4f 91       	pop	r20
    136a:	3f 91       	pop	r19
    136c:	2f 91       	pop	r18
    136e:	0f 90       	pop	r0
    1370:	0b be       	out	0x3b, r0	; 59
    1372:	0f 90       	pop	r0
    1374:	0f be       	out	0x3f, r0	; 63
    1376:	0f 90       	pop	r0
    1378:	1f 90       	pop	r1
    137a:	18 95       	reti

0000137c <tc_enable>:
 *
 * \note
 * unmask TC clock (sysclk), but does not configure the TC clock source.
 */
void tc_enable(volatile void *tc)
{
    137c:	1f 93       	push	r17
    137e:	cf 93       	push	r28
    1380:	df 93       	push	r29
    1382:	1f 92       	push	r1
    1384:	1f 92       	push	r1
    1386:	cd b7       	in	r28, 0x3d	; 61
    1388:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    138a:	2f b7       	in	r18, 0x3f	; 63
    138c:	2a 83       	std	Y+2, r18	; 0x02
	cpu_irq_disable();
    138e:	f8 94       	cli
	return flags;
    1390:	1a 81       	ldd	r17, Y+2	; 0x02
	irqflags_t iflags = cpu_irq_save();

#ifdef TCC0
	if ((uintptr_t) tc == (uintptr_t) & TCC0) {
    1392:	28 2f       	mov	r18, r24
    1394:	39 2f       	mov	r19, r25
    1396:	21 15       	cp	r18, r1
    1398:	88 e0       	ldi	r24, 0x08	; 8
    139a:	38 07       	cpc	r19, r24
    139c:	39 f4       	brne	.+14     	; 0x13ac <tc_enable+0x30>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
    139e:	61 e0       	ldi	r22, 0x01	; 1
    13a0:	83 e0       	ldi	r24, 0x03	; 3
    13a2:	f8 db       	rcall	.-2064   	; 0xb94 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    13a4:	64 e0       	ldi	r22, 0x04	; 4
    13a6:	83 e0       	ldi	r24, 0x03	; 3
    13a8:	f5 db       	rcall	.-2070   	; 0xb94 <sysclk_enable_module>
    13aa:	22 c0       	rjmp	.+68     	; 0x13f0 <tc_enable+0x74>
	} else
#endif
#ifdef TCC1
	if ((uintptr_t) tc == (uintptr_t) & TCC1) {
    13ac:	20 34       	cpi	r18, 0x40	; 64
    13ae:	88 e0       	ldi	r24, 0x08	; 8
    13b0:	38 07       	cpc	r19, r24
    13b2:	39 f4       	brne	.+14     	; 0x13c2 <tc_enable+0x46>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
    13b4:	62 e0       	ldi	r22, 0x02	; 2
    13b6:	83 e0       	ldi	r24, 0x03	; 3
    13b8:	ed db       	rcall	.-2086   	; 0xb94 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    13ba:	64 e0       	ldi	r22, 0x04	; 4
    13bc:	83 e0       	ldi	r24, 0x03	; 3
    13be:	ea db       	rcall	.-2092   	; 0xb94 <sysclk_enable_module>
    13c0:	17 c0       	rjmp	.+46     	; 0x13f0 <tc_enable+0x74>
    13c2:	21 15       	cp	r18, r1
	} else
#endif
#ifdef TCD0
	if ((uintptr_t) tc == (uintptr_t) & TCD0) {
    13c4:	89 e0       	ldi	r24, 0x09	; 9
    13c6:	38 07       	cpc	r19, r24
    13c8:	39 f4       	brne	.+14     	; 0x13d8 <tc_enable+0x5c>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
    13ca:	61 e0       	ldi	r22, 0x01	; 1
    13cc:	84 e0       	ldi	r24, 0x04	; 4
    13ce:	e2 db       	rcall	.-2108   	; 0xb94 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    13d0:	64 e0       	ldi	r22, 0x04	; 4
    13d2:	84 e0       	ldi	r24, 0x04	; 4
    13d4:	df db       	rcall	.-2114   	; 0xb94 <sysclk_enable_module>
    13d6:	0c c0       	rjmp	.+24     	; 0x13f0 <tc_enable+0x74>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
	} else
#endif
#ifdef TCE0
	if ((uintptr_t) tc == (uintptr_t) & TCE0) {
    13d8:	21 15       	cp	r18, r1
    13da:	3a 40       	sbci	r19, 0x0A	; 10
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
    13dc:	39 f4       	brne	.+14     	; 0x13ec <tc_enable+0x70>
    13de:	61 e0       	ldi	r22, 0x01	; 1
    13e0:	85 e0       	ldi	r24, 0x05	; 5
    13e2:	d8 db       	rcall	.-2128   	; 0xb94 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
    13e4:	64 e0       	ldi	r22, 0x04	; 4
    13e6:	85 e0       	ldi	r24, 0x05	; 5
    13e8:	d5 db       	rcall	.-2134   	; 0xb94 <sysclk_enable_module>
    13ea:	02 c0       	rjmp	.+4      	; 0x13f0 <tc_enable+0x74>
    13ec:	1f bf       	out	0x3f, r17	; 63
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    13ee:	10 c0       	rjmp	.+32     	; 0x1410 <tc_enable+0x94>
    13f0:	80 91 9d 21 	lds	r24, 0x219D	; 0x80219d <sleepmgr_locks+0x1>
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
    13f4:	8f 3f       	cpi	r24, 0xFF	; 255
    13f6:	09 f4       	brne	.+2      	; 0x13fa <tc_enable+0x7e>
    13f8:	ff cf       	rjmp	.-2      	; 0x13f8 <tc_enable+0x7c>
    13fa:	8f b7       	in	r24, 0x3f	; 63

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    13fc:	89 83       	std	Y+1, r24	; 0x01
    13fe:	f8 94       	cli
	cpu_irq_disable();
    1400:	99 81       	ldd	r25, Y+1	; 0x01
	return flags;
    1402:	ec e9       	ldi	r30, 0x9C	; 156
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
    1404:	f1 e2       	ldi	r31, 0x21	; 33
    1406:	81 81       	ldd	r24, Z+1	; 0x01
    1408:	8f 5f       	subi	r24, 0xFF	; 255
    140a:	81 83       	std	Z+1, r24	; 0x01
    140c:	9f bf       	out	0x3f, r25	; 63
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    140e:	1f bf       	out	0x3f, r17	; 63
    1410:	0f 90       	pop	r0
		cpu_irq_restore(iflags);
		return;
	}
	sleepmgr_lock_mode(SLEEPMGR_IDLE);
	cpu_irq_restore(iflags);
}
    1412:	0f 90       	pop	r0
    1414:	df 91       	pop	r29
    1416:	cf 91       	pop	r28
    1418:	1f 91       	pop	r17
    141a:	08 95       	ret

0000141c <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
    141c:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
    141e:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
    1420:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
    1422:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
    1424:	60 83       	st	Z, r22
	ret                             // Return to caller
    1426:	08 95       	ret

00001428 <CWPlatInit>:
	}
	return 1;
}

void CWPlatInit( void )
{
    1428:	cf 93       	push	r28
    142a:	df 93       	push	r29
    142c:	cd b7       	in	r28, 0x3d	; 61
    142e:	de b7       	in	r29, 0x3e	; 62
    1430:	27 97       	sbiw	r28, 0x07	; 7
    1432:	cd bf       	out	0x3d, r28	; 61
    1434:	de bf       	out	0x3e, r29	; 62
	//时钟初始化,使用外部时钟，7370000 hz
	sysclk_init();
    1436:	78 db       	rcall	.-2320   	; 0xb28 <sysclk_init>
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
    1438:	e0 e4       	ldi	r30, 0x40	; 64
    143a:	f6 e0       	ldi	r31, 0x06	; 6
    143c:	88 e0       	ldi	r24, 0x08	; 8
    143e:	81 83       	std	Z+1, r24	; 0x01
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIRCLR = arch_ioport_pin_to_mask(pin);
    1440:	84 e0       	ldi	r24, 0x04	; 4
    1442:	82 83       	std	Z+2, r24	; 0x02
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
    1444:	e0 e0       	ldi	r30, 0x00	; 0
    1446:	f6 e0       	ldi	r31, 0x06	; 6
    1448:	81 e0       	ldi	r24, 0x01	; 1
    144a:	81 83       	std	Z+1, r24	; 0x01
    144c:	80 e2       	ldi	r24, 0x20	; 32
    144e:	81 83       	std	Z+1, r24	; 0x01
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    1450:	86 83       	std	Z+6, r24	; 0x06
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
    1452:	80 e4       	ldi	r24, 0x40	; 64
    1454:	81 83       	std	Z+1, r24	; 0x01
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    1456:	85 83       	std	Z+5, r24	; 0x05
static inline bool usart_serial_init(usart_if usart, const
		usart_serial_options_t *options)
{
	// USART options.
	usart_rs232_options_t usart_rs232_options;
	usart_rs232_options.charlength   = options->charlength;
    1458:	e0 e1       	ldi	r30, 0x10	; 16
    145a:	f1 e2       	ldi	r31, 0x21	; 33
    145c:	84 81       	ldd	r24, Z+4	; 0x04
    145e:	8d 83       	std	Y+5, r24	; 0x05
	usart_rs232_options.paritytype   = options->paritytype;
    1460:	85 81       	ldd	r24, Z+5	; 0x05
    1462:	8e 83       	std	Y+6, r24	; 0x06
	usart_rs232_options.stopbits     = options->stopbits;
    1464:	86 81       	ldd	r24, Z+6	; 0x06
    1466:	8f 83       	std	Y+7, r24	; 0x07
	usart_rs232_options.baudrate     = options->baudrate;
    1468:	80 81       	ld	r24, Z
    146a:	91 81       	ldd	r25, Z+1	; 0x01
    146c:	a2 81       	ldd	r26, Z+2	; 0x02
    146e:	b3 81       	ldd	r27, Z+3	; 0x03
    1470:	89 83       	std	Y+1, r24	; 0x01
    1472:	9a 83       	std	Y+2, r25	; 0x02
    1474:	ab 83       	std	Y+3, r26	; 0x03
    1476:	bc 83       	std	Y+4, r27	; 0x04

#ifdef USARTC0
	if((uint16_t)usart == (uint16_t)&USARTC0) {
		sysclk_enable_module(SYSCLK_PORT_C,PR_USART0_bm);
    1478:	60 e1       	ldi	r22, 0x10	; 16
    147a:	83 e0       	ldi	r24, 0x03	; 3
    147c:	8b db       	rcall	.-2282   	; 0xb94 <sysclk_enable_module>
#ifdef USARTF1
	if((uint16_t)usart == (uint16_t)&USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F,PR_USART1_bm);
	}
#endif
	if (usart_init_rs232(usart, &usart_rs232_options)) {
    147e:	be 01       	movw	r22, r28
    1480:	6f 5f       	subi	r22, 0xFF	; 255
    1482:	7f 4f       	sbci	r23, 0xFF	; 255
    1484:	80 ea       	ldi	r24, 0xA0	; 160
    1486:	98 e0       	ldi	r25, 0x08	; 8
    1488:	0e 94 09 02 	call	0x412	; 0x412 <usart_init_rs232>
		.paritytype = USART_SERIAL_PARITY,
		.stopbits = USART_SERIAL_STOP_BIT
	};
	usart_serial_init(USART_SERIAL, &usart_options);
	//定时器初始化设置
	tc_enable(&TCC0);
    148c:	80 e0       	ldi	r24, 0x00	; 0
    148e:	98 e0       	ldi	r25, 0x08	; 8
    1490:	75 df       	rcall	.-278    	; 0x137c <tc_enable>
 * \param tc Pointer to TC module.
 * \param wgm : waveform generator
 */
static inline void tc_set_wgm(volatile void *tc, enum tc_wg_mode_t wgm)
{
	((TC0_t *)tc)->CTRLB = (((TC0_t *)tc)->CTRLB & ~TC0_WGMODE_gm) | wgm;
    1492:	e0 e0       	ldi	r30, 0x00	; 0
    1494:	f8 e0       	ldi	r31, 0x08	; 8
    1496:	81 81       	ldd	r24, Z+1	; 0x01
    1498:	88 7f       	andi	r24, 0xF8	; 248
    149a:	81 83       	std	Z+1, r24	; 0x01
 * \param dir Timer direction :
 */
static inline void tc_set_direction(volatile void *tc, enum tc_dir_t dir)
{
	if (dir == TC_UP) {
		((TC0_t *)tc)->CTRLFCLR |= ~TC0_DIR_bm;
    149c:	80 85       	ldd	r24, Z+8	; 0x08
    149e:	8e 6f       	ori	r24, 0xFE	; 254
    14a0:	80 87       	std	Z+8, r24	; 0x08
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
    14a2:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
    14a4:	80 7f       	andi	r24, 0xF0	; 240
    14a6:	83 60       	ori	r24, 0x03	; 3
    14a8:	80 83       	st	Z, r24
	tc_set_wgm(&TCC0,TC_WG_NORMAL);
	tc_set_direction(&TCC0,TC_UP);
	tc_write_clock_source(&TCC0,TC_CLKSEL_DIV4_gc);//开始计时
}
    14aa:	27 96       	adiw	r28, 0x07	; 7
    14ac:	cd bf       	out	0x3d, r28	; 61
    14ae:	de bf       	out	0x3e, r29	; 62
    14b0:	df 91       	pop	r29
    14b2:	cf 91       	pop	r28
    14b4:	08 95       	ret

000014b6 <sendUint16>:
void sendUint16(uint16_t value16)//通过串口返回一个uint16类型的数据
{
    14b6:	ef 92       	push	r14
    14b8:	ff 92       	push	r15
    14ba:	0f 93       	push	r16
    14bc:	1f 93       	push	r17
    14be:	cf 93       	push	r28
    14c0:	df 93       	push	r29
    14c2:	cd b7       	in	r28, 0x3d	; 61
    14c4:	de b7       	in	r29, 0x3e	; 62
    14c6:	25 97       	sbiw	r28, 0x05	; 5
    14c8:	cd bf       	out	0x3d, r28	; 61
    14ca:	de bf       	out	0x3e, r29	; 62
    14cc:	fc 01       	movw	r30, r24
	uint8_t valueBuff[5];
	valueBuff[0]=value16/10000;valueBuff[1]=(value16/1000)%10;valueBuff[2]=(value16/100)%10;valueBuff[3]=(value16/10)%10;valueBuff[4]=(value16)%10;
    14ce:	9c 01       	movw	r18, r24
    14d0:	32 95       	swap	r19
    14d2:	22 95       	swap	r18
    14d4:	2f 70       	andi	r18, 0x0F	; 15
    14d6:	23 27       	eor	r18, r19
    14d8:	3f 70       	andi	r19, 0x0F	; 15
    14da:	23 27       	eor	r18, r19
    14dc:	a7 e4       	ldi	r26, 0x47	; 71
    14de:	b3 e0       	ldi	r27, 0x03	; 3
    14e0:	94 d3       	rcall	.+1832   	; 0x1c0a <__umulhisi3>
    14e2:	96 95       	lsr	r25
    14e4:	87 95       	ror	r24
    14e6:	96 95       	lsr	r25
    14e8:	87 95       	ror	r24
    14ea:	96 95       	lsr	r25
    14ec:	87 95       	ror	r24
    14ee:	89 83       	std	Y+1, r24	; 0x01
    14f0:	9f 01       	movw	r18, r30
    14f2:	36 95       	lsr	r19
    14f4:	27 95       	ror	r18
    14f6:	36 95       	lsr	r19
    14f8:	27 95       	ror	r18
    14fa:	36 95       	lsr	r19
    14fc:	27 95       	ror	r18
    14fe:	a5 ec       	ldi	r26, 0xC5	; 197
    1500:	b0 e2       	ldi	r27, 0x20	; 32
    1502:	83 d3       	rcall	.+1798   	; 0x1c0a <__umulhisi3>
    1504:	ac 01       	movw	r20, r24
    1506:	52 95       	swap	r21
    1508:	42 95       	swap	r20
    150a:	4f 70       	andi	r20, 0x0F	; 15
    150c:	45 27       	eor	r20, r21
    150e:	5f 70       	andi	r21, 0x0F	; 15
    1510:	45 27       	eor	r20, r21
    1512:	9a 01       	movw	r18, r20
    1514:	ad ec       	ldi	r26, 0xCD	; 205
    1516:	bc ec       	ldi	r27, 0xCC	; 204
    1518:	78 d3       	rcall	.+1776   	; 0x1c0a <__umulhisi3>
    151a:	96 95       	lsr	r25
    151c:	87 95       	ror	r24
    151e:	96 95       	lsr	r25
    1520:	87 95       	ror	r24
    1522:	96 95       	lsr	r25
    1524:	87 95       	ror	r24
    1526:	9c 01       	movw	r18, r24
    1528:	22 0f       	add	r18, r18
    152a:	33 1f       	adc	r19, r19
    152c:	88 0f       	add	r24, r24
    152e:	99 1f       	adc	r25, r25
    1530:	88 0f       	add	r24, r24
    1532:	99 1f       	adc	r25, r25
    1534:	88 0f       	add	r24, r24
    1536:	99 1f       	adc	r25, r25
    1538:	82 0f       	add	r24, r18
    153a:	93 1f       	adc	r25, r19
    153c:	48 1b       	sub	r20, r24
    153e:	59 0b       	sbc	r21, r25
    1540:	4a 83       	std	Y+2, r20	; 0x02
    1542:	9f 01       	movw	r18, r30
    1544:	36 95       	lsr	r19
    1546:	27 95       	ror	r18
    1548:	36 95       	lsr	r19
    154a:	27 95       	ror	r18
    154c:	ab e7       	ldi	r26, 0x7B	; 123
    154e:	b4 e1       	ldi	r27, 0x14	; 20
    1550:	5c d3       	rcall	.+1720   	; 0x1c0a <__umulhisi3>
    1552:	ac 01       	movw	r20, r24
    1554:	56 95       	lsr	r21
    1556:	47 95       	ror	r20
    1558:	9a 01       	movw	r18, r20
    155a:	ad ec       	ldi	r26, 0xCD	; 205
    155c:	bc ec       	ldi	r27, 0xCC	; 204
    155e:	55 d3       	rcall	.+1706   	; 0x1c0a <__umulhisi3>
    1560:	96 95       	lsr	r25
    1562:	87 95       	ror	r24
    1564:	96 95       	lsr	r25
    1566:	87 95       	ror	r24
    1568:	96 95       	lsr	r25
    156a:	87 95       	ror	r24
    156c:	9c 01       	movw	r18, r24
    156e:	22 0f       	add	r18, r18
    1570:	33 1f       	adc	r19, r19
    1572:	88 0f       	add	r24, r24
    1574:	99 1f       	adc	r25, r25
    1576:	88 0f       	add	r24, r24
    1578:	99 1f       	adc	r25, r25
    157a:	88 0f       	add	r24, r24
    157c:	99 1f       	adc	r25, r25
    157e:	82 0f       	add	r24, r18
    1580:	93 1f       	adc	r25, r19
    1582:	48 1b       	sub	r20, r24
    1584:	59 0b       	sbc	r21, r25
    1586:	4b 83       	std	Y+3, r20	; 0x03
    1588:	9f 01       	movw	r18, r30
    158a:	3f d3       	rcall	.+1662   	; 0x1c0a <__umulhisi3>
    158c:	ac 01       	movw	r20, r24
    158e:	56 95       	lsr	r21
    1590:	47 95       	ror	r20
    1592:	56 95       	lsr	r21
    1594:	47 95       	ror	r20
    1596:	56 95       	lsr	r21
    1598:	47 95       	ror	r20
    159a:	9a 01       	movw	r18, r20
    159c:	36 d3       	rcall	.+1644   	; 0x1c0a <__umulhisi3>
    159e:	96 95       	lsr	r25
    15a0:	87 95       	ror	r24
    15a2:	96 95       	lsr	r25
    15a4:	87 95       	ror	r24
    15a6:	96 95       	lsr	r25
    15a8:	87 95       	ror	r24
    15aa:	9c 01       	movw	r18, r24
    15ac:	22 0f       	add	r18, r18
    15ae:	33 1f       	adc	r19, r19
    15b0:	88 0f       	add	r24, r24
    15b2:	99 1f       	adc	r25, r25
    15b4:	88 0f       	add	r24, r24
    15b6:	99 1f       	adc	r25, r25
    15b8:	88 0f       	add	r24, r24
    15ba:	99 1f       	adc	r25, r25
    15bc:	82 0f       	add	r24, r18
    15be:	93 1f       	adc	r25, r19
    15c0:	9a 01       	movw	r18, r20
    15c2:	28 1b       	sub	r18, r24
    15c4:	39 0b       	sbc	r19, r25
    15c6:	2c 83       	std	Y+4, r18	; 0x04
    15c8:	ca 01       	movw	r24, r20
    15ca:	88 0f       	add	r24, r24
    15cc:	99 1f       	adc	r25, r25
    15ce:	44 0f       	add	r20, r20
    15d0:	55 1f       	adc	r21, r21
    15d2:	44 0f       	add	r20, r20
    15d4:	55 1f       	adc	r21, r21
    15d6:	44 0f       	add	r20, r20
    15d8:	55 1f       	adc	r21, r21
    15da:	48 0f       	add	r20, r24
    15dc:	59 1f       	adc	r21, r25
    15de:	e4 1b       	sub	r30, r20
    15e0:	f5 0b       	sbc	r31, r21
    15e2:	ed 83       	std	Y+5, r30	; 0x05
    15e4:	8e 01       	movw	r16, r28
    15e6:	0f 5f       	subi	r16, 0xFF	; 255
    15e8:	1f 4f       	sbci	r17, 0xFF	; 255
    15ea:	7e 01       	movw	r14, r28
    15ec:	36 e0       	ldi	r19, 0x06	; 6
    15ee:	e3 0e       	add	r14, r19
    15f0:	f1 1c       	adc	r15, r1
	for (uint8_t i=0;i<5;i++)
	{
		usart_serial_putchar(USART_SERIAL,48+valueBuff[i]);//
    15f2:	f8 01       	movw	r30, r16
    15f4:	61 91       	ld	r22, Z+
    15f6:	8f 01       	movw	r16, r30
 *
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(usart_if usart, uint8_t c)
{
	return usart_putchar(usart, c);
    15f8:	60 5d       	subi	r22, 0xD0	; 208
    15fa:	80 ea       	ldi	r24, 0xA0	; 160
    15fc:	98 e0       	ldi	r25, 0x08	; 8
    15fe:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <usart_putchar>
}
void sendUint16(uint16_t value16)//通过串口返回一个uint16类型的数据
{
	uint8_t valueBuff[5];
	valueBuff[0]=value16/10000;valueBuff[1]=(value16/1000)%10;valueBuff[2]=(value16/100)%10;valueBuff[3]=(value16/10)%10;valueBuff[4]=(value16)%10;
	for (uint8_t i=0;i<5;i++)
    1602:	0e 15       	cp	r16, r14
    1604:	1f 05       	cpc	r17, r15
    1606:	a9 f7       	brne	.-22     	; 0x15f2 <sendUint16+0x13c>
    1608:	6a e0       	ldi	r22, 0x0A	; 10
    160a:	80 ea       	ldi	r24, 0xA0	; 160
    160c:	98 e0       	ldi	r25, 0x08	; 8
    160e:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <usart_putchar>
	{
		usart_serial_putchar(USART_SERIAL,48+valueBuff[i]);//
	}
	usart_serial_putchar(USART_SERIAL,'\n');
}
    1612:	25 96       	adiw	r28, 0x05	; 5
    1614:	cd bf       	out	0x3d, r28	; 61
    1616:	de bf       	out	0x3e, r29	; 62
    1618:	df 91       	pop	r29
    161a:	cf 91       	pop	r28
    161c:	1f 91       	pop	r17
    161e:	0f 91       	pop	r16
    1620:	ff 90       	pop	r15
    1622:	ef 90       	pop	r14
    1624:	08 95       	ret

00001626 <sendUint8>:
void sendUint8(uint8_t value8)//通过串口返回一个8bit寄存器的状态
{
    1626:	1f 93       	push	r17
    1628:	cf 93       	push	r28
    162a:	df 93       	push	r29
    162c:	18 2f       	mov	r17, r24
    162e:	c8 e0       	ldi	r28, 0x08	; 8
	uint8_t bitMask=128;
    1630:	d0 e8       	ldi	r29, 0x80	; 128
	for (uint8_t i=0;i<8;i++)
	{
		(value8 & bitMask)?usart_serial_putchar(USART_SERIAL,49):usart_serial_putchar(USART_SERIAL,48);
    1632:	81 2f       	mov	r24, r17
    1634:	8d 23       	and	r24, r29
    1636:	31 f0       	breq	.+12     	; 0x1644 <sendUint8+0x1e>
    1638:	61 e3       	ldi	r22, 0x31	; 49
    163a:	80 ea       	ldi	r24, 0xA0	; 160
    163c:	98 e0       	ldi	r25, 0x08	; 8
    163e:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <usart_putchar>
    1642:	05 c0       	rjmp	.+10     	; 0x164e <sendUint8+0x28>
    1644:	60 e3       	ldi	r22, 0x30	; 48
    1646:	80 ea       	ldi	r24, 0xA0	; 160
    1648:	98 e0       	ldi	r25, 0x08	; 8
    164a:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <usart_putchar>
		bitMask=bitMask>>1;
    164e:	d6 95       	lsr	r29
    1650:	c1 50       	subi	r28, 0x01	; 1
	usart_serial_putchar(USART_SERIAL,'\n');
}
void sendUint8(uint8_t value8)//通过串口返回一个8bit寄存器的状态
{
	uint8_t bitMask=128;
	for (uint8_t i=0;i<8;i++)
    1652:	79 f7       	brne	.-34     	; 0x1632 <sendUint8+0xc>
    1654:	6a e0       	ldi	r22, 0x0A	; 10
    1656:	80 ea       	ldi	r24, 0xA0	; 160
    1658:	98 e0       	ldi	r25, 0x08	; 8
    165a:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <usart_putchar>
	{
		(value8 & bitMask)?usart_serial_putchar(USART_SERIAL,49):usart_serial_putchar(USART_SERIAL,48);
		bitMask=bitMask>>1;
	}
	usart_serial_putchar(USART_SERIAL,'\n');
}
    165e:	df 91       	pop	r29
    1660:	cf 91       	pop	r28
    1662:	1f 91       	pop	r17
    1664:	08 95       	ret

00001666 <main>:

int main (void)
{
	uint16_t timeCost=0;
	//初始化平台
	CWPlatInit();
    1666:	e0 de       	rcall	.-576    	; 0x1428 <CWPlatInit>
	
	//加密程序
	uint8_t received_byte; 
	uint8_t ptr=0;
	enum statesel{IDLE,KEY,PLAIN}state;
	state=IDLE;
    1668:	10 e0       	ldi	r17, 0x00	; 0
	//初始化平台
	CWPlatInit();
	
	//加密程序
	uint8_t received_byte; 
	uint8_t ptr=0;
    166a:	71 2c       	mov	r7, r1
 * \param tc Pointer to TC module.
 * \param cnt_value Counter value :
 */
static inline void tc_write_count(volatile void *tc, uint16_t cnt_value)
{
	((TC0_t *)tc)->CNT = cnt_value;
    166c:	e1 2c       	mov	r14, r1
    166e:	68 94       	set
    1670:	ff 24       	eor	r15, r15
    1672:	f3 f8       	bld	r15, 3
    1674:	0f 2e       	mov	r0, r31
    1676:	81 2c       	mov	r8, r1
    1678:	f6 e0       	ldi	r31, 0x06	; 6
    167a:	9f 2e       	mov	r9, r31
    167c:	f0 2d       	mov	r31, r0
    167e:	66 24       	eor	r6, r6
    1680:	63 94       	inc	r6
    1682:	c2 ec       	ldi	r28, 0xC2	; 194
    1684:	d1 e2       	ldi	r29, 0x21	; 33
					usart_serial_putchar(USART_SERIAL,asciibuf[i]);
				}
				usart_serial_putchar(USART_SERIAL,'\n');
				
				sendUint16(timeCost);//返回时间消耗
				sendUint8(CLK.CTRL);
    1686:	68 94       	set
    1688:	aa 24       	eor	r10, r10
    168a:	a6 f8       	bld	r10, 6
    168c:	b1 2c       	mov	r11, r1
    168e:	0a c0       	rjmp	.+20     	; 0x16a4 <main+0x3e>
	{
		usart_serial_getchar(USART_SERIAL, &received_byte);
		if (received_byte=='x')
		{
			ptr=0;
			state=IDLE;
    1690:	10 e0       	ldi	r17, 0x00	; 0
	while(1)
	{
		usart_serial_getchar(USART_SERIAL, &received_byte);
		if (received_byte=='x')
		{
			ptr=0;
    1692:	71 2c       	mov	r7, r1
    1694:	07 c0       	rjmp	.+14     	; 0x16a4 <main+0x3e>
			continue;
		}
		else if (received_byte=='k')
		{
			ptr=0;
			state=KEY;
    1696:	16 2d       	mov	r17, r6
			state=IDLE;
			continue;
		}
		else if (received_byte=='k')
		{
			ptr=0;
    1698:	71 2c       	mov	r7, r1
    169a:	04 c0       	rjmp	.+8      	; 0x16a4 <main+0x3e>
			continue;
		}
		else if (received_byte=='p')
		{
			ptr=0;
			state=PLAIN;
    169c:	12 e0       	ldi	r17, 0x02	; 2
			state=KEY;
			continue;
		}
		else if (received_byte=='p')
		{
			ptr=0;
    169e:	71 2c       	mov	r7, r1
    16a0:	01 c0       	rjmp	.+2      	; 0x16a4 <main+0x3e>
			}
			else
			{
				if (ptr>=BUFLEN)
				{
					state=IDLE;
    16a2:	10 e0       	ldi	r17, 0x00	; 0
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if usart, uint8_t *data)
{
	*data = usart_getchar(usart);
    16a4:	80 ea       	ldi	r24, 0xA0	; 160
    16a6:	98 e0       	ldi	r25, 0x08	; 8
    16a8:	0e 94 f0 00 	call	0x1e0	; 0x1e0 <usart_getchar>
	state=IDLE;
	
	while(1)
	{
		usart_serial_getchar(USART_SERIAL, &received_byte);
		if (received_byte=='x')
    16ac:	88 37       	cpi	r24, 0x78	; 120
    16ae:	81 f3       	breq	.-32     	; 0x1690 <main+0x2a>
		{
			ptr=0;
			state=IDLE;
			continue;
		}
		else if (received_byte=='k')
    16b0:	8b 36       	cpi	r24, 0x6B	; 107
    16b2:	89 f3       	breq	.-30     	; 0x1696 <main+0x30>
		{
			ptr=0;
			state=KEY;
			continue;
		}
		else if (received_byte=='p')
    16b4:	80 37       	cpi	r24, 0x70	; 112
    16b6:	91 f3       	breq	.-28     	; 0x169c <main+0x36>
		{
			ptr=0;
			state=PLAIN;
			continue;
		}
		else if (state==KEY)
    16b8:	11 30       	cpi	r17, 0x01	; 1
    16ba:	c9 f4       	brne	.+50     	; 0x16ee <main+0x88>
		{
			if ((received_byte=='\n')||(received_byte=='\r'))
    16bc:	8a 30       	cpi	r24, 0x0A	; 10
    16be:	11 f0       	breq	.+4      	; 0x16c4 <main+0x5e>
    16c0:	8d 30       	cpi	r24, 0x0D	; 13
    16c2:	71 f4       	brne	.+28     	; 0x16e0 <main+0x7a>
			{
				asciibuf[ptr]=0;
    16c4:	67 2d       	mov	r22, r7
    16c6:	70 e0       	ldi	r23, 0x00	; 0
    16c8:	fb 01       	movw	r30, r22
    16ca:	ee 55       	subi	r30, 0x5E	; 94
    16cc:	fe 4d       	sbci	r31, 0xDE	; 222
    16ce:	10 82       	st	Z, r1
				hex_decode(asciibuf,ptr,key);
    16d0:	42 e3       	ldi	r20, 0x32	; 50
    16d2:	52 e2       	ldi	r21, 0x22	; 34
    16d4:	82 ea       	ldi	r24, 0xA2	; 162
    16d6:	91 e2       	ldi	r25, 0x21	; 33
    16d8:	0e 94 ab 02 	call	0x556	; 0x556 <hex_decode>
				state=IDLE;
    16dc:	10 e0       	ldi	r17, 0x00	; 0
    16de:	e2 cf       	rjmp	.-60     	; 0x16a4 <main+0x3e>
			}
			else
			{
				asciibuf[ptr++]=received_byte;
    16e0:	e7 2d       	mov	r30, r7
    16e2:	f0 e0       	ldi	r31, 0x00	; 0
    16e4:	ee 55       	subi	r30, 0x5E	; 94
    16e6:	fe 4d       	sbci	r31, 0xDE	; 222
    16e8:	80 83       	st	Z, r24
    16ea:	73 94       	inc	r7
    16ec:	db cf       	rjmp	.-74     	; 0x16a4 <main+0x3e>
			}
		}
		else if (state==PLAIN)
    16ee:	12 30       	cpi	r17, 0x02	; 2
    16f0:	c9 f6       	brne	.-78     	; 0x16a4 <main+0x3e>
		{
			if ((received_byte=='\n')||(received_byte=='\r'))
    16f2:	8a 30       	cpi	r24, 0x0A	; 10
    16f4:	19 f0       	breq	.+6      	; 0x16fc <main+0x96>
    16f6:	8d 30       	cpi	r24, 0x0D	; 13
    16f8:	09 f0       	breq	.+2      	; 0x16fc <main+0x96>
    16fa:	40 c0       	rjmp	.+128    	; 0x177c <main+0x116>
			{
				asciibuf[ptr]=0;
    16fc:	67 2d       	mov	r22, r7
    16fe:	70 e0       	ldi	r23, 0x00	; 0
    1700:	fb 01       	movw	r30, r22
    1702:	ee 55       	subi	r30, 0x5E	; 94
    1704:	fe 4d       	sbci	r31, 0xDE	; 222
    1706:	10 82       	st	Z, r1
				hex_decode(asciibuf,ptr,pt);
    1708:	42 ee       	ldi	r20, 0xE2	; 226
    170a:	51 e2       	ldi	r21, 0x21	; 33
    170c:	82 ea       	ldi	r24, 0xA2	; 162
    170e:	91 e2       	ldi	r25, 0x21	; 33
    1710:	0e 94 ab 02 	call	0x556	; 0x556 <hex_decode>
    1714:	f7 01       	movw	r30, r14
    1716:	10 a2       	std	Z+32, r1	; 0x20
				//**************进行加密**************//
				tc_write_count(&TCC0,0);//清零计数器
				
				encryptionInit();//加密准备工作
    1718:	11 a2       	std	Z+33, r1	; 0x21
    171a:	67 d8       	rcall	.-3890   	; 0x7ea <encryptionInit>
    171c:	f4 01       	movw	r30, r8
    171e:	65 82       	std	Z+5, r6	; 0x05
				ioport_set_pin_high(TRIGGER);//置高 PA0，触发能耗统计
				encryption(pt,pt);
    1720:	62 ee       	ldi	r22, 0xE2	; 226
    1722:	71 e2       	ldi	r23, 0x21	; 33
    1724:	cb 01       	movw	r24, r22
    1726:	b3 d9       	rcall	.-3226   	; 0xa8e <encryption>
 * \param tc Pointer to TC module.
 * \note Output the Counter value CNT
 */
static inline uint16_t tc_read_count(volatile void *tc)
{
	return (((TC0_t *)tc)->CNT);
    1728:	f7 01       	movw	r30, r14
    172a:	c0 a0       	ldd	r12, Z+32	; 0x20
    172c:	d1 a0       	ldd	r13, Z+33	; 0x21
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    172e:	f4 01       	movw	r30, r8
    1730:	66 82       	std	Z+6, r6	; 0x06

				timeCost=tc_read_count(&TCC0);//定时结束
				ioport_set_pin_low(TRIGGER);//置零 PA0;
				//***********将密文转化为字符*********//
				hex_print(pt,16,asciibuf);
    1732:	42 ea       	ldi	r20, 0xA2	; 162
    1734:	51 e2       	ldi	r21, 0x21	; 33
    1736:	60 e1       	ldi	r22, 0x10	; 16
    1738:	70 e0       	ldi	r23, 0x00	; 0
    173a:	82 ee       	ldi	r24, 0xE2	; 226
    173c:	91 e2       	ldi	r25, 0x21	; 33
    173e:	0e 94 f0 02 	call	0x5e0	; 0x5e0 <hex_print>
 *
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(usart_if usart, uint8_t c)
{
	return usart_putchar(usart, c);
    1742:	62 e7       	ldi	r22, 0x72	; 114
    1744:	80 ea       	ldi	r24, 0xA0	; 160
    1746:	98 e0       	ldi	r25, 0x08	; 8
    1748:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <usart_putchar>
    174c:	02 ea       	ldi	r16, 0xA2	; 162
    174e:	11 e2       	ldi	r17, 0x21	; 33
				//*************串口发送密文***********//
				usart_serial_putchar(USART_SERIAL,'r');
				for(uint8_t i=0;i<32;i++)
				{
					usart_serial_putchar(USART_SERIAL,asciibuf[i]);
    1750:	f8 01       	movw	r30, r16
    1752:	61 91       	ld	r22, Z+
    1754:	8f 01       	movw	r16, r30
    1756:	80 ea       	ldi	r24, 0xA0	; 160
    1758:	98 e0       	ldi	r25, 0x08	; 8
    175a:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <usart_putchar>
				ioport_set_pin_low(TRIGGER);//置零 PA0;
				//***********将密文转化为字符*********//
				hex_print(pt,16,asciibuf);
				//*************串口发送密文***********//
				usart_serial_putchar(USART_SERIAL,'r');
				for(uint8_t i=0;i<32;i++)
    175e:	0c 17       	cp	r16, r28
    1760:	1d 07       	cpc	r17, r29
    1762:	b1 f7       	brne	.-20     	; 0x1750 <main+0xea>
    1764:	6a e0       	ldi	r22, 0x0A	; 10
    1766:	80 ea       	ldi	r24, 0xA0	; 160
    1768:	98 e0       	ldi	r25, 0x08	; 8
    176a:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <usart_putchar>
				{
					usart_serial_putchar(USART_SERIAL,asciibuf[i]);
				}
				usart_serial_putchar(USART_SERIAL,'\n');
				
				sendUint16(timeCost);//返回时间消耗
    176e:	c6 01       	movw	r24, r12
				sendUint8(CLK.CTRL);
    1770:	a2 de       	rcall	.-700    	; 0x14b6 <sendUint16>
    1772:	f5 01       	movw	r30, r10
    1774:	80 81       	ld	r24, Z
    1776:	57 df       	rcall	.-338    	; 0x1626 <sendUint8>
				state=IDLE;
    1778:	10 e0       	ldi	r17, 0x00	; 0
    177a:	94 cf       	rjmp	.-216    	; 0x16a4 <main+0x3e>
			}
			else
			{
				if (ptr>=BUFLEN)
    177c:	ff e3       	ldi	r31, 0x3F	; 63
    177e:	f7 15       	cp	r31, r7
    1780:	08 f4       	brcc	.+2      	; 0x1784 <main+0x11e>
    1782:	8f cf       	rjmp	.-226    	; 0x16a2 <main+0x3c>
				{
					state=IDLE;
				}
				else
				{
					asciibuf[ptr++]=received_byte;
    1784:	e7 2d       	mov	r30, r7
    1786:	f0 e0       	ldi	r31, 0x00	; 0
    1788:	ee 55       	subi	r30, 0x5E	; 94
    178a:	fe 4d       	sbci	r31, 0xDE	; 222
    178c:	80 83       	st	Z, r24
    178e:	73 94       	inc	r7
    1790:	89 cf       	rjmp	.-238    	; 0x16a4 <main+0x3e>

00001792 <__subsf3>:
    1792:	50 58       	subi	r21, 0x80	; 128

00001794 <__addsf3>:
    1794:	bb 27       	eor	r27, r27
    1796:	aa 27       	eor	r26, r26
    1798:	0e d0       	rcall	.+28     	; 0x17b6 <__addsf3x>
    179a:	6c c1       	rjmp	.+728    	; 0x1a74 <__fp_round>
    179c:	5d d1       	rcall	.+698    	; 0x1a58 <__fp_pscA>
    179e:	30 f0       	brcs	.+12     	; 0x17ac <__addsf3+0x18>
    17a0:	62 d1       	rcall	.+708    	; 0x1a66 <__fp_pscB>
    17a2:	20 f0       	brcs	.+8      	; 0x17ac <__addsf3+0x18>
    17a4:	31 f4       	brne	.+12     	; 0x17b2 <__addsf3+0x1e>
    17a6:	9f 3f       	cpi	r25, 0xFF	; 255
    17a8:	11 f4       	brne	.+4      	; 0x17ae <__addsf3+0x1a>
    17aa:	1e f4       	brtc	.+6      	; 0x17b2 <__addsf3+0x1e>
    17ac:	52 c1       	rjmp	.+676    	; 0x1a52 <__fp_nan>
    17ae:	0e f4       	brtc	.+2      	; 0x17b2 <__addsf3+0x1e>
    17b0:	e0 95       	com	r30
    17b2:	e7 fb       	bst	r30, 7
    17b4:	48 c1       	rjmp	.+656    	; 0x1a46 <__fp_inf>

000017b6 <__addsf3x>:
    17b6:	e9 2f       	mov	r30, r25
    17b8:	6e d1       	rcall	.+732    	; 0x1a96 <__fp_split3>
    17ba:	80 f3       	brcs	.-32     	; 0x179c <__addsf3+0x8>
    17bc:	ba 17       	cp	r27, r26
    17be:	62 07       	cpc	r22, r18
    17c0:	73 07       	cpc	r23, r19
    17c2:	84 07       	cpc	r24, r20
    17c4:	95 07       	cpc	r25, r21
    17c6:	18 f0       	brcs	.+6      	; 0x17ce <__addsf3x+0x18>
    17c8:	71 f4       	brne	.+28     	; 0x17e6 <__addsf3x+0x30>
    17ca:	9e f5       	brtc	.+102    	; 0x1832 <__addsf3x+0x7c>
    17cc:	86 c1       	rjmp	.+780    	; 0x1ada <__fp_zero>
    17ce:	0e f4       	brtc	.+2      	; 0x17d2 <__addsf3x+0x1c>
    17d0:	e0 95       	com	r30
    17d2:	0b 2e       	mov	r0, r27
    17d4:	ba 2f       	mov	r27, r26
    17d6:	a0 2d       	mov	r26, r0
    17d8:	0b 01       	movw	r0, r22
    17da:	b9 01       	movw	r22, r18
    17dc:	90 01       	movw	r18, r0
    17de:	0c 01       	movw	r0, r24
    17e0:	ca 01       	movw	r24, r20
    17e2:	a0 01       	movw	r20, r0
    17e4:	11 24       	eor	r1, r1
    17e6:	ff 27       	eor	r31, r31
    17e8:	59 1b       	sub	r21, r25
    17ea:	99 f0       	breq	.+38     	; 0x1812 <__addsf3x+0x5c>
    17ec:	59 3f       	cpi	r21, 0xF9	; 249
    17ee:	50 f4       	brcc	.+20     	; 0x1804 <__addsf3x+0x4e>
    17f0:	50 3e       	cpi	r21, 0xE0	; 224
    17f2:	68 f1       	brcs	.+90     	; 0x184e <__addsf3x+0x98>
    17f4:	1a 16       	cp	r1, r26
    17f6:	f0 40       	sbci	r31, 0x00	; 0
    17f8:	a2 2f       	mov	r26, r18
    17fa:	23 2f       	mov	r18, r19
    17fc:	34 2f       	mov	r19, r20
    17fe:	44 27       	eor	r20, r20
    1800:	58 5f       	subi	r21, 0xF8	; 248
    1802:	f3 cf       	rjmp	.-26     	; 0x17ea <__addsf3x+0x34>
    1804:	46 95       	lsr	r20
    1806:	37 95       	ror	r19
    1808:	27 95       	ror	r18
    180a:	a7 95       	ror	r26
    180c:	f0 40       	sbci	r31, 0x00	; 0
    180e:	53 95       	inc	r21
    1810:	c9 f7       	brne	.-14     	; 0x1804 <__addsf3x+0x4e>
    1812:	7e f4       	brtc	.+30     	; 0x1832 <__addsf3x+0x7c>
    1814:	1f 16       	cp	r1, r31
    1816:	ba 0b       	sbc	r27, r26
    1818:	62 0b       	sbc	r22, r18
    181a:	73 0b       	sbc	r23, r19
    181c:	84 0b       	sbc	r24, r20
    181e:	ba f0       	brmi	.+46     	; 0x184e <__addsf3x+0x98>
    1820:	91 50       	subi	r25, 0x01	; 1
    1822:	a1 f0       	breq	.+40     	; 0x184c <__addsf3x+0x96>
    1824:	ff 0f       	add	r31, r31
    1826:	bb 1f       	adc	r27, r27
    1828:	66 1f       	adc	r22, r22
    182a:	77 1f       	adc	r23, r23
    182c:	88 1f       	adc	r24, r24
    182e:	c2 f7       	brpl	.-16     	; 0x1820 <__addsf3x+0x6a>
    1830:	0e c0       	rjmp	.+28     	; 0x184e <__addsf3x+0x98>
    1832:	ba 0f       	add	r27, r26
    1834:	62 1f       	adc	r22, r18
    1836:	73 1f       	adc	r23, r19
    1838:	84 1f       	adc	r24, r20
    183a:	48 f4       	brcc	.+18     	; 0x184e <__addsf3x+0x98>
    183c:	87 95       	ror	r24
    183e:	77 95       	ror	r23
    1840:	67 95       	ror	r22
    1842:	b7 95       	ror	r27
    1844:	f7 95       	ror	r31
    1846:	9e 3f       	cpi	r25, 0xFE	; 254
    1848:	08 f0       	brcs	.+2      	; 0x184c <__addsf3x+0x96>
    184a:	b3 cf       	rjmp	.-154    	; 0x17b2 <__addsf3+0x1e>
    184c:	93 95       	inc	r25
    184e:	88 0f       	add	r24, r24
    1850:	08 f0       	brcs	.+2      	; 0x1854 <__addsf3x+0x9e>
    1852:	99 27       	eor	r25, r25
    1854:	ee 0f       	add	r30, r30
    1856:	97 95       	ror	r25
    1858:	87 95       	ror	r24
    185a:	08 95       	ret

0000185c <__divsf3>:
    185c:	0c d0       	rcall	.+24     	; 0x1876 <__divsf3x>
    185e:	0a c1       	rjmp	.+532    	; 0x1a74 <__fp_round>
    1860:	02 d1       	rcall	.+516    	; 0x1a66 <__fp_pscB>
    1862:	40 f0       	brcs	.+16     	; 0x1874 <__divsf3+0x18>
    1864:	f9 d0       	rcall	.+498    	; 0x1a58 <__fp_pscA>
    1866:	30 f0       	brcs	.+12     	; 0x1874 <__divsf3+0x18>
    1868:	21 f4       	brne	.+8      	; 0x1872 <__divsf3+0x16>
    186a:	5f 3f       	cpi	r21, 0xFF	; 255
    186c:	19 f0       	breq	.+6      	; 0x1874 <__divsf3+0x18>
    186e:	eb c0       	rjmp	.+470    	; 0x1a46 <__fp_inf>
    1870:	51 11       	cpse	r21, r1
    1872:	34 c1       	rjmp	.+616    	; 0x1adc <__fp_szero>
    1874:	ee c0       	rjmp	.+476    	; 0x1a52 <__fp_nan>

00001876 <__divsf3x>:
    1876:	0f d1       	rcall	.+542    	; 0x1a96 <__fp_split3>
    1878:	98 f3       	brcs	.-26     	; 0x1860 <__divsf3+0x4>

0000187a <__divsf3_pse>:
    187a:	99 23       	and	r25, r25
    187c:	c9 f3       	breq	.-14     	; 0x1870 <__divsf3+0x14>
    187e:	55 23       	and	r21, r21
    1880:	b1 f3       	breq	.-20     	; 0x186e <__divsf3+0x12>
    1882:	95 1b       	sub	r25, r21
    1884:	55 0b       	sbc	r21, r21
    1886:	bb 27       	eor	r27, r27
    1888:	aa 27       	eor	r26, r26
    188a:	62 17       	cp	r22, r18
    188c:	73 07       	cpc	r23, r19
    188e:	84 07       	cpc	r24, r20
    1890:	38 f0       	brcs	.+14     	; 0x18a0 <__divsf3_pse+0x26>
    1892:	9f 5f       	subi	r25, 0xFF	; 255
    1894:	5f 4f       	sbci	r21, 0xFF	; 255
    1896:	22 0f       	add	r18, r18
    1898:	33 1f       	adc	r19, r19
    189a:	44 1f       	adc	r20, r20
    189c:	aa 1f       	adc	r26, r26
    189e:	a9 f3       	breq	.-22     	; 0x188a <__divsf3_pse+0x10>
    18a0:	33 d0       	rcall	.+102    	; 0x1908 <__divsf3_pse+0x8e>
    18a2:	0e 2e       	mov	r0, r30
    18a4:	3a f0       	brmi	.+14     	; 0x18b4 <__divsf3_pse+0x3a>
    18a6:	e0 e8       	ldi	r30, 0x80	; 128
    18a8:	30 d0       	rcall	.+96     	; 0x190a <__divsf3_pse+0x90>
    18aa:	91 50       	subi	r25, 0x01	; 1
    18ac:	50 40       	sbci	r21, 0x00	; 0
    18ae:	e6 95       	lsr	r30
    18b0:	00 1c       	adc	r0, r0
    18b2:	ca f7       	brpl	.-14     	; 0x18a6 <__divsf3_pse+0x2c>
    18b4:	29 d0       	rcall	.+82     	; 0x1908 <__divsf3_pse+0x8e>
    18b6:	fe 2f       	mov	r31, r30
    18b8:	27 d0       	rcall	.+78     	; 0x1908 <__divsf3_pse+0x8e>
    18ba:	66 0f       	add	r22, r22
    18bc:	77 1f       	adc	r23, r23
    18be:	88 1f       	adc	r24, r24
    18c0:	bb 1f       	adc	r27, r27
    18c2:	26 17       	cp	r18, r22
    18c4:	37 07       	cpc	r19, r23
    18c6:	48 07       	cpc	r20, r24
    18c8:	ab 07       	cpc	r26, r27
    18ca:	b0 e8       	ldi	r27, 0x80	; 128
    18cc:	09 f0       	breq	.+2      	; 0x18d0 <__divsf3_pse+0x56>
    18ce:	bb 0b       	sbc	r27, r27
    18d0:	80 2d       	mov	r24, r0
    18d2:	bf 01       	movw	r22, r30
    18d4:	ff 27       	eor	r31, r31
    18d6:	93 58       	subi	r25, 0x83	; 131
    18d8:	5f 4f       	sbci	r21, 0xFF	; 255
    18da:	2a f0       	brmi	.+10     	; 0x18e6 <__divsf3_pse+0x6c>
    18dc:	9e 3f       	cpi	r25, 0xFE	; 254
    18de:	51 05       	cpc	r21, r1
    18e0:	68 f0       	brcs	.+26     	; 0x18fc <__divsf3_pse+0x82>
    18e2:	b1 c0       	rjmp	.+354    	; 0x1a46 <__fp_inf>
    18e4:	fb c0       	rjmp	.+502    	; 0x1adc <__fp_szero>
    18e6:	5f 3f       	cpi	r21, 0xFF	; 255
    18e8:	ec f3       	brlt	.-6      	; 0x18e4 <__divsf3_pse+0x6a>
    18ea:	98 3e       	cpi	r25, 0xE8	; 232
    18ec:	dc f3       	brlt	.-10     	; 0x18e4 <__divsf3_pse+0x6a>
    18ee:	86 95       	lsr	r24
    18f0:	77 95       	ror	r23
    18f2:	67 95       	ror	r22
    18f4:	b7 95       	ror	r27
    18f6:	f7 95       	ror	r31
    18f8:	9f 5f       	subi	r25, 0xFF	; 255
    18fa:	c9 f7       	brne	.-14     	; 0x18ee <__divsf3_pse+0x74>
    18fc:	88 0f       	add	r24, r24
    18fe:	91 1d       	adc	r25, r1
    1900:	96 95       	lsr	r25
    1902:	87 95       	ror	r24
    1904:	97 f9       	bld	r25, 7
    1906:	08 95       	ret
    1908:	e1 e0       	ldi	r30, 0x01	; 1
    190a:	66 0f       	add	r22, r22
    190c:	77 1f       	adc	r23, r23
    190e:	88 1f       	adc	r24, r24
    1910:	bb 1f       	adc	r27, r27
    1912:	62 17       	cp	r22, r18
    1914:	73 07       	cpc	r23, r19
    1916:	84 07       	cpc	r24, r20
    1918:	ba 07       	cpc	r27, r26
    191a:	20 f0       	brcs	.+8      	; 0x1924 <__divsf3_pse+0xaa>
    191c:	62 1b       	sub	r22, r18
    191e:	73 0b       	sbc	r23, r19
    1920:	84 0b       	sbc	r24, r20
    1922:	ba 0b       	sbc	r27, r26
    1924:	ee 1f       	adc	r30, r30
    1926:	88 f7       	brcc	.-30     	; 0x190a <__divsf3_pse+0x90>
    1928:	e0 95       	com	r30
    192a:	08 95       	ret

0000192c <__fixunssfsi>:
    192c:	bc d0       	rcall	.+376    	; 0x1aa6 <__fp_splitA>
    192e:	88 f0       	brcs	.+34     	; 0x1952 <__fixunssfsi+0x26>
    1930:	9f 57       	subi	r25, 0x7F	; 127
    1932:	90 f0       	brcs	.+36     	; 0x1958 <__fixunssfsi+0x2c>
    1934:	b9 2f       	mov	r27, r25
    1936:	99 27       	eor	r25, r25
    1938:	b7 51       	subi	r27, 0x17	; 23
    193a:	a0 f0       	brcs	.+40     	; 0x1964 <__fixunssfsi+0x38>
    193c:	d1 f0       	breq	.+52     	; 0x1972 <__fixunssfsi+0x46>
    193e:	66 0f       	add	r22, r22
    1940:	77 1f       	adc	r23, r23
    1942:	88 1f       	adc	r24, r24
    1944:	99 1f       	adc	r25, r25
    1946:	1a f0       	brmi	.+6      	; 0x194e <__fixunssfsi+0x22>
    1948:	ba 95       	dec	r27
    194a:	c9 f7       	brne	.-14     	; 0x193e <__fixunssfsi+0x12>
    194c:	12 c0       	rjmp	.+36     	; 0x1972 <__fixunssfsi+0x46>
    194e:	b1 30       	cpi	r27, 0x01	; 1
    1950:	81 f0       	breq	.+32     	; 0x1972 <__fixunssfsi+0x46>
    1952:	c3 d0       	rcall	.+390    	; 0x1ada <__fp_zero>
    1954:	b1 e0       	ldi	r27, 0x01	; 1
    1956:	08 95       	ret
    1958:	c0 c0       	rjmp	.+384    	; 0x1ada <__fp_zero>
    195a:	67 2f       	mov	r22, r23
    195c:	78 2f       	mov	r23, r24
    195e:	88 27       	eor	r24, r24
    1960:	b8 5f       	subi	r27, 0xF8	; 248
    1962:	39 f0       	breq	.+14     	; 0x1972 <__fixunssfsi+0x46>
    1964:	b9 3f       	cpi	r27, 0xF9	; 249
    1966:	cc f3       	brlt	.-14     	; 0x195a <__fixunssfsi+0x2e>
    1968:	86 95       	lsr	r24
    196a:	77 95       	ror	r23
    196c:	67 95       	ror	r22
    196e:	b3 95       	inc	r27
    1970:	d9 f7       	brne	.-10     	; 0x1968 <__fixunssfsi+0x3c>
    1972:	3e f4       	brtc	.+14     	; 0x1982 <__fixunssfsi+0x56>
    1974:	90 95       	com	r25
    1976:	80 95       	com	r24
    1978:	70 95       	com	r23
    197a:	61 95       	neg	r22
    197c:	7f 4f       	sbci	r23, 0xFF	; 255
    197e:	8f 4f       	sbci	r24, 0xFF	; 255
    1980:	9f 4f       	sbci	r25, 0xFF	; 255
    1982:	08 95       	ret

00001984 <__floatunsisf>:
    1984:	e8 94       	clt
    1986:	09 c0       	rjmp	.+18     	; 0x199a <__floatsisf+0x12>

00001988 <__floatsisf>:
    1988:	97 fb       	bst	r25, 7
    198a:	3e f4       	brtc	.+14     	; 0x199a <__floatsisf+0x12>
    198c:	90 95       	com	r25
    198e:	80 95       	com	r24
    1990:	70 95       	com	r23
    1992:	61 95       	neg	r22
    1994:	7f 4f       	sbci	r23, 0xFF	; 255
    1996:	8f 4f       	sbci	r24, 0xFF	; 255
    1998:	9f 4f       	sbci	r25, 0xFF	; 255
    199a:	99 23       	and	r25, r25
    199c:	a9 f0       	breq	.+42     	; 0x19c8 <__floatsisf+0x40>
    199e:	f9 2f       	mov	r31, r25
    19a0:	96 e9       	ldi	r25, 0x96	; 150
    19a2:	bb 27       	eor	r27, r27
    19a4:	93 95       	inc	r25
    19a6:	f6 95       	lsr	r31
    19a8:	87 95       	ror	r24
    19aa:	77 95       	ror	r23
    19ac:	67 95       	ror	r22
    19ae:	b7 95       	ror	r27
    19b0:	f1 11       	cpse	r31, r1
    19b2:	f8 cf       	rjmp	.-16     	; 0x19a4 <__floatsisf+0x1c>
    19b4:	fa f4       	brpl	.+62     	; 0x19f4 <__floatsisf+0x6c>
    19b6:	bb 0f       	add	r27, r27
    19b8:	11 f4       	brne	.+4      	; 0x19be <__floatsisf+0x36>
    19ba:	60 ff       	sbrs	r22, 0
    19bc:	1b c0       	rjmp	.+54     	; 0x19f4 <__floatsisf+0x6c>
    19be:	6f 5f       	subi	r22, 0xFF	; 255
    19c0:	7f 4f       	sbci	r23, 0xFF	; 255
    19c2:	8f 4f       	sbci	r24, 0xFF	; 255
    19c4:	9f 4f       	sbci	r25, 0xFF	; 255
    19c6:	16 c0       	rjmp	.+44     	; 0x19f4 <__floatsisf+0x6c>
    19c8:	88 23       	and	r24, r24
    19ca:	11 f0       	breq	.+4      	; 0x19d0 <__floatsisf+0x48>
    19cc:	96 e9       	ldi	r25, 0x96	; 150
    19ce:	11 c0       	rjmp	.+34     	; 0x19f2 <__floatsisf+0x6a>
    19d0:	77 23       	and	r23, r23
    19d2:	21 f0       	breq	.+8      	; 0x19dc <__floatsisf+0x54>
    19d4:	9e e8       	ldi	r25, 0x8E	; 142
    19d6:	87 2f       	mov	r24, r23
    19d8:	76 2f       	mov	r23, r22
    19da:	05 c0       	rjmp	.+10     	; 0x19e6 <__floatsisf+0x5e>
    19dc:	66 23       	and	r22, r22
    19de:	71 f0       	breq	.+28     	; 0x19fc <__floatsisf+0x74>
    19e0:	96 e8       	ldi	r25, 0x86	; 134
    19e2:	86 2f       	mov	r24, r22
    19e4:	70 e0       	ldi	r23, 0x00	; 0
    19e6:	60 e0       	ldi	r22, 0x00	; 0
    19e8:	2a f0       	brmi	.+10     	; 0x19f4 <__floatsisf+0x6c>
    19ea:	9a 95       	dec	r25
    19ec:	66 0f       	add	r22, r22
    19ee:	77 1f       	adc	r23, r23
    19f0:	88 1f       	adc	r24, r24
    19f2:	da f7       	brpl	.-10     	; 0x19ea <__floatsisf+0x62>
    19f4:	88 0f       	add	r24, r24
    19f6:	96 95       	lsr	r25
    19f8:	87 95       	ror	r24
    19fa:	97 f9       	bld	r25, 7
    19fc:	08 95       	ret

000019fe <__fp_cmp>:
    19fe:	99 0f       	add	r25, r25
    1a00:	00 08       	sbc	r0, r0
    1a02:	55 0f       	add	r21, r21
    1a04:	aa 0b       	sbc	r26, r26
    1a06:	e0 e8       	ldi	r30, 0x80	; 128
    1a08:	fe ef       	ldi	r31, 0xFE	; 254
    1a0a:	16 16       	cp	r1, r22
    1a0c:	17 06       	cpc	r1, r23
    1a0e:	e8 07       	cpc	r30, r24
    1a10:	f9 07       	cpc	r31, r25
    1a12:	c0 f0       	brcs	.+48     	; 0x1a44 <__fp_cmp+0x46>
    1a14:	12 16       	cp	r1, r18
    1a16:	13 06       	cpc	r1, r19
    1a18:	e4 07       	cpc	r30, r20
    1a1a:	f5 07       	cpc	r31, r21
    1a1c:	98 f0       	brcs	.+38     	; 0x1a44 <__fp_cmp+0x46>
    1a1e:	62 1b       	sub	r22, r18
    1a20:	73 0b       	sbc	r23, r19
    1a22:	84 0b       	sbc	r24, r20
    1a24:	95 0b       	sbc	r25, r21
    1a26:	39 f4       	brne	.+14     	; 0x1a36 <__fp_cmp+0x38>
    1a28:	0a 26       	eor	r0, r26
    1a2a:	61 f0       	breq	.+24     	; 0x1a44 <__fp_cmp+0x46>
    1a2c:	23 2b       	or	r18, r19
    1a2e:	24 2b       	or	r18, r20
    1a30:	25 2b       	or	r18, r21
    1a32:	21 f4       	brne	.+8      	; 0x1a3c <__fp_cmp+0x3e>
    1a34:	08 95       	ret
    1a36:	0a 26       	eor	r0, r26
    1a38:	09 f4       	brne	.+2      	; 0x1a3c <__fp_cmp+0x3e>
    1a3a:	a1 40       	sbci	r26, 0x01	; 1
    1a3c:	a6 95       	lsr	r26
    1a3e:	8f ef       	ldi	r24, 0xFF	; 255
    1a40:	81 1d       	adc	r24, r1
    1a42:	81 1d       	adc	r24, r1
    1a44:	08 95       	ret

00001a46 <__fp_inf>:
    1a46:	97 f9       	bld	r25, 7
    1a48:	9f 67       	ori	r25, 0x7F	; 127
    1a4a:	80 e8       	ldi	r24, 0x80	; 128
    1a4c:	70 e0       	ldi	r23, 0x00	; 0
    1a4e:	60 e0       	ldi	r22, 0x00	; 0
    1a50:	08 95       	ret

00001a52 <__fp_nan>:
    1a52:	9f ef       	ldi	r25, 0xFF	; 255
    1a54:	80 ec       	ldi	r24, 0xC0	; 192
    1a56:	08 95       	ret

00001a58 <__fp_pscA>:
    1a58:	00 24       	eor	r0, r0
    1a5a:	0a 94       	dec	r0
    1a5c:	16 16       	cp	r1, r22
    1a5e:	17 06       	cpc	r1, r23
    1a60:	18 06       	cpc	r1, r24
    1a62:	09 06       	cpc	r0, r25
    1a64:	08 95       	ret

00001a66 <__fp_pscB>:
    1a66:	00 24       	eor	r0, r0
    1a68:	0a 94       	dec	r0
    1a6a:	12 16       	cp	r1, r18
    1a6c:	13 06       	cpc	r1, r19
    1a6e:	14 06       	cpc	r1, r20
    1a70:	05 06       	cpc	r0, r21
    1a72:	08 95       	ret

00001a74 <__fp_round>:
    1a74:	09 2e       	mov	r0, r25
    1a76:	03 94       	inc	r0
    1a78:	00 0c       	add	r0, r0
    1a7a:	11 f4       	brne	.+4      	; 0x1a80 <__fp_round+0xc>
    1a7c:	88 23       	and	r24, r24
    1a7e:	52 f0       	brmi	.+20     	; 0x1a94 <__fp_round+0x20>
    1a80:	bb 0f       	add	r27, r27
    1a82:	40 f4       	brcc	.+16     	; 0x1a94 <__fp_round+0x20>
    1a84:	bf 2b       	or	r27, r31
    1a86:	11 f4       	brne	.+4      	; 0x1a8c <__fp_round+0x18>
    1a88:	60 ff       	sbrs	r22, 0
    1a8a:	04 c0       	rjmp	.+8      	; 0x1a94 <__fp_round+0x20>
    1a8c:	6f 5f       	subi	r22, 0xFF	; 255
    1a8e:	7f 4f       	sbci	r23, 0xFF	; 255
    1a90:	8f 4f       	sbci	r24, 0xFF	; 255
    1a92:	9f 4f       	sbci	r25, 0xFF	; 255
    1a94:	08 95       	ret

00001a96 <__fp_split3>:
    1a96:	57 fd       	sbrc	r21, 7
    1a98:	90 58       	subi	r25, 0x80	; 128
    1a9a:	44 0f       	add	r20, r20
    1a9c:	55 1f       	adc	r21, r21
    1a9e:	59 f0       	breq	.+22     	; 0x1ab6 <__fp_splitA+0x10>
    1aa0:	5f 3f       	cpi	r21, 0xFF	; 255
    1aa2:	71 f0       	breq	.+28     	; 0x1ac0 <__fp_splitA+0x1a>
    1aa4:	47 95       	ror	r20

00001aa6 <__fp_splitA>:
    1aa6:	88 0f       	add	r24, r24
    1aa8:	97 fb       	bst	r25, 7
    1aaa:	99 1f       	adc	r25, r25
    1aac:	61 f0       	breq	.+24     	; 0x1ac6 <__fp_splitA+0x20>
    1aae:	9f 3f       	cpi	r25, 0xFF	; 255
    1ab0:	79 f0       	breq	.+30     	; 0x1ad0 <__fp_splitA+0x2a>
    1ab2:	87 95       	ror	r24
    1ab4:	08 95       	ret
    1ab6:	12 16       	cp	r1, r18
    1ab8:	13 06       	cpc	r1, r19
    1aba:	14 06       	cpc	r1, r20
    1abc:	55 1f       	adc	r21, r21
    1abe:	f2 cf       	rjmp	.-28     	; 0x1aa4 <__fp_split3+0xe>
    1ac0:	46 95       	lsr	r20
    1ac2:	f1 df       	rcall	.-30     	; 0x1aa6 <__fp_splitA>
    1ac4:	08 c0       	rjmp	.+16     	; 0x1ad6 <__fp_splitA+0x30>
    1ac6:	16 16       	cp	r1, r22
    1ac8:	17 06       	cpc	r1, r23
    1aca:	18 06       	cpc	r1, r24
    1acc:	99 1f       	adc	r25, r25
    1ace:	f1 cf       	rjmp	.-30     	; 0x1ab2 <__fp_splitA+0xc>
    1ad0:	86 95       	lsr	r24
    1ad2:	71 05       	cpc	r23, r1
    1ad4:	61 05       	cpc	r22, r1
    1ad6:	08 94       	sec
    1ad8:	08 95       	ret

00001ada <__fp_zero>:
    1ada:	e8 94       	clt

00001adc <__fp_szero>:
    1adc:	bb 27       	eor	r27, r27
    1ade:	66 27       	eor	r22, r22
    1ae0:	77 27       	eor	r23, r23
    1ae2:	cb 01       	movw	r24, r22
    1ae4:	97 f9       	bld	r25, 7
    1ae6:	08 95       	ret

00001ae8 <__gesf2>:
    1ae8:	8a df       	rcall	.-236    	; 0x19fe <__fp_cmp>
    1aea:	08 f4       	brcc	.+2      	; 0x1aee <__gesf2+0x6>
    1aec:	8f ef       	ldi	r24, 0xFF	; 255
    1aee:	08 95       	ret

00001af0 <__mulsf3>:
    1af0:	0b d0       	rcall	.+22     	; 0x1b08 <__mulsf3x>
    1af2:	c0 cf       	rjmp	.-128    	; 0x1a74 <__fp_round>
    1af4:	b1 df       	rcall	.-158    	; 0x1a58 <__fp_pscA>
    1af6:	28 f0       	brcs	.+10     	; 0x1b02 <__mulsf3+0x12>
    1af8:	b6 df       	rcall	.-148    	; 0x1a66 <__fp_pscB>
    1afa:	18 f0       	brcs	.+6      	; 0x1b02 <__mulsf3+0x12>
    1afc:	95 23       	and	r25, r21
    1afe:	09 f0       	breq	.+2      	; 0x1b02 <__mulsf3+0x12>
    1b00:	a2 cf       	rjmp	.-188    	; 0x1a46 <__fp_inf>
    1b02:	a7 cf       	rjmp	.-178    	; 0x1a52 <__fp_nan>
    1b04:	11 24       	eor	r1, r1
    1b06:	ea cf       	rjmp	.-44     	; 0x1adc <__fp_szero>

00001b08 <__mulsf3x>:
    1b08:	c6 df       	rcall	.-116    	; 0x1a96 <__fp_split3>
    1b0a:	a0 f3       	brcs	.-24     	; 0x1af4 <__mulsf3+0x4>

00001b0c <__mulsf3_pse>:
    1b0c:	95 9f       	mul	r25, r21
    1b0e:	d1 f3       	breq	.-12     	; 0x1b04 <__mulsf3+0x14>
    1b10:	95 0f       	add	r25, r21
    1b12:	50 e0       	ldi	r21, 0x00	; 0
    1b14:	55 1f       	adc	r21, r21
    1b16:	62 9f       	mul	r22, r18
    1b18:	f0 01       	movw	r30, r0
    1b1a:	72 9f       	mul	r23, r18
    1b1c:	bb 27       	eor	r27, r27
    1b1e:	f0 0d       	add	r31, r0
    1b20:	b1 1d       	adc	r27, r1
    1b22:	63 9f       	mul	r22, r19
    1b24:	aa 27       	eor	r26, r26
    1b26:	f0 0d       	add	r31, r0
    1b28:	b1 1d       	adc	r27, r1
    1b2a:	aa 1f       	adc	r26, r26
    1b2c:	64 9f       	mul	r22, r20
    1b2e:	66 27       	eor	r22, r22
    1b30:	b0 0d       	add	r27, r0
    1b32:	a1 1d       	adc	r26, r1
    1b34:	66 1f       	adc	r22, r22
    1b36:	82 9f       	mul	r24, r18
    1b38:	22 27       	eor	r18, r18
    1b3a:	b0 0d       	add	r27, r0
    1b3c:	a1 1d       	adc	r26, r1
    1b3e:	62 1f       	adc	r22, r18
    1b40:	73 9f       	mul	r23, r19
    1b42:	b0 0d       	add	r27, r0
    1b44:	a1 1d       	adc	r26, r1
    1b46:	62 1f       	adc	r22, r18
    1b48:	83 9f       	mul	r24, r19
    1b4a:	a0 0d       	add	r26, r0
    1b4c:	61 1d       	adc	r22, r1
    1b4e:	22 1f       	adc	r18, r18
    1b50:	74 9f       	mul	r23, r20
    1b52:	33 27       	eor	r19, r19
    1b54:	a0 0d       	add	r26, r0
    1b56:	61 1d       	adc	r22, r1
    1b58:	23 1f       	adc	r18, r19
    1b5a:	84 9f       	mul	r24, r20
    1b5c:	60 0d       	add	r22, r0
    1b5e:	21 1d       	adc	r18, r1
    1b60:	82 2f       	mov	r24, r18
    1b62:	76 2f       	mov	r23, r22
    1b64:	6a 2f       	mov	r22, r26
    1b66:	11 24       	eor	r1, r1
    1b68:	9f 57       	subi	r25, 0x7F	; 127
    1b6a:	50 40       	sbci	r21, 0x00	; 0
    1b6c:	8a f0       	brmi	.+34     	; 0x1b90 <__mulsf3_pse+0x84>
    1b6e:	e1 f0       	breq	.+56     	; 0x1ba8 <__mulsf3_pse+0x9c>
    1b70:	88 23       	and	r24, r24
    1b72:	4a f0       	brmi	.+18     	; 0x1b86 <__mulsf3_pse+0x7a>
    1b74:	ee 0f       	add	r30, r30
    1b76:	ff 1f       	adc	r31, r31
    1b78:	bb 1f       	adc	r27, r27
    1b7a:	66 1f       	adc	r22, r22
    1b7c:	77 1f       	adc	r23, r23
    1b7e:	88 1f       	adc	r24, r24
    1b80:	91 50       	subi	r25, 0x01	; 1
    1b82:	50 40       	sbci	r21, 0x00	; 0
    1b84:	a9 f7       	brne	.-22     	; 0x1b70 <__mulsf3_pse+0x64>
    1b86:	9e 3f       	cpi	r25, 0xFE	; 254
    1b88:	51 05       	cpc	r21, r1
    1b8a:	70 f0       	brcs	.+28     	; 0x1ba8 <__mulsf3_pse+0x9c>
    1b8c:	5c cf       	rjmp	.-328    	; 0x1a46 <__fp_inf>
    1b8e:	a6 cf       	rjmp	.-180    	; 0x1adc <__fp_szero>
    1b90:	5f 3f       	cpi	r21, 0xFF	; 255
    1b92:	ec f3       	brlt	.-6      	; 0x1b8e <__mulsf3_pse+0x82>
    1b94:	98 3e       	cpi	r25, 0xE8	; 232
    1b96:	dc f3       	brlt	.-10     	; 0x1b8e <__mulsf3_pse+0x82>
    1b98:	86 95       	lsr	r24
    1b9a:	77 95       	ror	r23
    1b9c:	67 95       	ror	r22
    1b9e:	b7 95       	ror	r27
    1ba0:	f7 95       	ror	r31
    1ba2:	e7 95       	ror	r30
    1ba4:	9f 5f       	subi	r25, 0xFF	; 255
    1ba6:	c1 f7       	brne	.-16     	; 0x1b98 <__mulsf3_pse+0x8c>
    1ba8:	fe 2b       	or	r31, r30
    1baa:	88 0f       	add	r24, r24
    1bac:	91 1d       	adc	r25, r1
    1bae:	96 95       	lsr	r25
    1bb0:	87 95       	ror	r24
    1bb2:	97 f9       	bld	r25, 7
    1bb4:	08 95       	ret

00001bb6 <__udivmodsi4>:
    1bb6:	a1 e2       	ldi	r26, 0x21	; 33
    1bb8:	1a 2e       	mov	r1, r26
    1bba:	aa 1b       	sub	r26, r26
    1bbc:	bb 1b       	sub	r27, r27
    1bbe:	fd 01       	movw	r30, r26
    1bc0:	0d c0       	rjmp	.+26     	; 0x1bdc <__udivmodsi4_ep>

00001bc2 <__udivmodsi4_loop>:
    1bc2:	aa 1f       	adc	r26, r26
    1bc4:	bb 1f       	adc	r27, r27
    1bc6:	ee 1f       	adc	r30, r30
    1bc8:	ff 1f       	adc	r31, r31
    1bca:	a2 17       	cp	r26, r18
    1bcc:	b3 07       	cpc	r27, r19
    1bce:	e4 07       	cpc	r30, r20
    1bd0:	f5 07       	cpc	r31, r21
    1bd2:	20 f0       	brcs	.+8      	; 0x1bdc <__udivmodsi4_ep>
    1bd4:	a2 1b       	sub	r26, r18
    1bd6:	b3 0b       	sbc	r27, r19
    1bd8:	e4 0b       	sbc	r30, r20
    1bda:	f5 0b       	sbc	r31, r21

00001bdc <__udivmodsi4_ep>:
    1bdc:	66 1f       	adc	r22, r22
    1bde:	77 1f       	adc	r23, r23
    1be0:	88 1f       	adc	r24, r24
    1be2:	99 1f       	adc	r25, r25
    1be4:	1a 94       	dec	r1
    1be6:	69 f7       	brne	.-38     	; 0x1bc2 <__udivmodsi4_loop>
    1be8:	60 95       	com	r22
    1bea:	70 95       	com	r23
    1bec:	80 95       	com	r24
    1bee:	90 95       	com	r25
    1bf0:	9b 01       	movw	r18, r22
    1bf2:	ac 01       	movw	r20, r24
    1bf4:	bd 01       	movw	r22, r26
    1bf6:	cf 01       	movw	r24, r30
    1bf8:	08 95       	ret

00001bfa <__tablejump2__>:
    1bfa:	ee 0f       	add	r30, r30
    1bfc:	ff 1f       	adc	r31, r31
    1bfe:	88 1f       	adc	r24, r24
    1c00:	8b bf       	out	0x3b, r24	; 59
    1c02:	07 90       	elpm	r0, Z+
    1c04:	f6 91       	elpm	r31, Z
    1c06:	e0 2d       	mov	r30, r0
    1c08:	19 94       	eijmp

00001c0a <__umulhisi3>:
    1c0a:	a2 9f       	mul	r26, r18
    1c0c:	b0 01       	movw	r22, r0
    1c0e:	b3 9f       	mul	r27, r19
    1c10:	c0 01       	movw	r24, r0
    1c12:	a3 9f       	mul	r26, r19
    1c14:	70 0d       	add	r23, r0
    1c16:	81 1d       	adc	r24, r1
    1c18:	11 24       	eor	r1, r1
    1c1a:	91 1d       	adc	r25, r1
    1c1c:	b2 9f       	mul	r27, r18
    1c1e:	70 0d       	add	r23, r0
    1c20:	81 1d       	adc	r24, r1
    1c22:	11 24       	eor	r1, r1
    1c24:	91 1d       	adc	r25, r1
    1c26:	08 95       	ret

00001c28 <_exit>:
    1c28:	f8 94       	cli

00001c2a <__stop_program>:
    1c2a:	ff cf       	rjmp	.-2      	; 0x1c2a <__stop_program>
