<pre>name: final
description: The 'final' keyword should be reserved
should_fail: 1
tags: 5.6.2
files: <a href="../../../../tests/generated/keywords/5.6.2--keyword_final.sv.html" target="file-frame">tests/generated/keywords/5.6.2--keyword_final.sv</a>
incdirs: 
top_module: 
rc: 10

%Error: <a href="../../../../tests/generated/keywords/5.6.2--keyword_final.sv.html" target="file-frame">tests/generated/keywords/5.6.2--keyword_final.sv</a>:8: Unexpected "final": "final" is a SystemVerilog keyword misused as an identifier.
%Error: <a href="../../../../tests/generated/keywords/5.6.2--keyword_final.sv.html" target="file-frame">tests/generated/keywords/5.6.2--keyword_final.sv</a>:8: Modify the Verilog-2001 code to avoid SV keywords, or use `begin_keywords or --language.
%Error: Exiting due to 2 error(s)
%Error: Command Failed /usr/bin/verilator_bin -Wno-fatal --cc <a href="../../../../tests/generated/keywords/5.6.2--keyword_final.sv.html" target="file-frame">tests/generated/keywords/5.6.2--keyword_final.sv</a>
</pre>