Analysis & Synthesis report for testbench
Thu Nov 08 23:18:28 2018
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for top:dut|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated
 15. Source assignments for top:dut|mips:mips1|datapath:dp|regfile:rf|altsyncram:mem_rtl_0|altsyncram_46j1:auto_generated
 16. Source assignments for top:dut|mips:mips1|datapath:dp|regfile:rf|altsyncram:mem_rtl_1|altsyncram_46j1:auto_generated
 17. Parameter Settings for User Entity Instance: top:dut|mips:mips1|datapath:dp|mux2:pcbrmux
 18. Parameter Settings for User Entity Instance: top:dut|mips:mips1|datapath:dp|mux2:pcmux
 19. Parameter Settings for User Entity Instance: top:dut|mips:mips1|datapath:dp|flopr:pcreg
 20. Parameter Settings for User Entity Instance: top:dut|mips:mips1|datapath:dp|registrador_n:if_reg
 21. Parameter Settings for User Entity Instance: top:dut|mips:mips1|datapath:dp|mux2:wrmux
 22. Parameter Settings for User Entity Instance: top:dut|mips:mips1|datapath:dp|registrador_n:id_reg
 23. Parameter Settings for User Entity Instance: top:dut|mips:mips1|datapath:dp|mux2:srcbmux
 24. Parameter Settings for User Entity Instance: top:dut|mips:mips1|datapath:dp|registrador_n:ex_reg
 25. Parameter Settings for User Entity Instance: top:dut|mips:mips1|datapath:dp|registrador_n:mem_reg
 26. Parameter Settings for User Entity Instance: top:dut|mips:mips1|datapath:dp|mux2:resmux
 27. Parameter Settings for Inferred Entity Instance: top:dut|dmem:dmem1|altsyncram:mem_rtl_0
 28. Parameter Settings for Inferred Entity Instance: top:dut|mips:mips1|datapath:dp|regfile:rf|altsyncram:mem_rtl_0
 29. Parameter Settings for Inferred Entity Instance: top:dut|mips:mips1|datapath:dp|regfile:rf|altsyncram:mem_rtl_1
 30. altsyncram Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "top:dut|mips:mips1|datapath:dp|registrador_n:mem_reg"
 32. Port Connectivity Checks: "top:dut|mips:mips1|datapath:dp|registrador_n:ex_reg"
 33. Port Connectivity Checks: "top:dut|mips:mips1|datapath:dp|registrador_n:id_reg"
 34. Port Connectivity Checks: "top:dut|mips:mips1|datapath:dp|registrador_n:if_reg"
 35. Port Connectivity Checks: "top:dut|mips:mips1|datapath:dp|adder:pcadd1"
 36. Port Connectivity Checks: "top:dut|mips:mips1|datapath:dp|mux2:pcmux"
 37. Port Connectivity Checks: "top:dut|mips:mips1"
 38. Post-Synthesis Netlist Statistics for Top Partition
 39. Elapsed Time Per Partition
 40. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Nov 08 23:18:28 2018       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; testbench                                   ;
; Top-level Entity Name           ; testbench                                   ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 375                                         ;
; Total pins                      ; 67                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 4,096                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; testbench          ; testbench          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; registrador_n.vhd                ; yes             ; User VHDL File               ; C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/registrador_n.vhd      ;         ;
; top.vhd                          ; yes             ; User VHDL File               ; C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd                ;         ;
; testbench.vhd                    ; yes             ; User VHDL File               ; C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/testbench.vhd          ;         ;
; sl2.vhd                          ; yes             ; User VHDL File               ; C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/sl2.vhd                ;         ;
; signext.vhd                      ; yes             ; User VHDL File               ; C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/signext.vhd            ;         ;
; regfile.vhd                      ; yes             ; User VHDL File               ; C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/regfile.vhd            ;         ;
; mux2.vhd                         ; yes             ; User VHDL File               ; C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/mux2.vhd               ;         ;
; mips.vhd                         ; yes             ; User VHDL File               ; C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/mips.vhd               ;         ;
; maindec.vhd                      ; yes             ; User VHDL File               ; C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/maindec.vhd            ;         ;
; imem.vhd                         ; yes             ; User VHDL File               ; C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/imem.vhd               ;         ;
; flopr.vhd                        ; yes             ; User VHDL File               ; C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/flopr.vhd              ;         ;
; dmem.vhd                         ; yes             ; User VHDL File               ; C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/dmem.vhd               ;         ;
; datapath.vhd                     ; yes             ; User VHDL File               ; C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd           ;         ;
; controller.vhd                   ; yes             ; User VHDL File               ; C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/controller.vhd         ;         ;
; aludec.vhd                       ; yes             ; User VHDL File               ; C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/aludec.vhd             ;         ;
; alu.vhd                          ; yes             ; User VHDL File               ; C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/alu.vhd                ;         ;
; adder.vhd                        ; yes             ; User VHDL File               ; C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/adder.vhd              ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_a3n1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_a3n1.tdf ;         ;
; db/altsyncram_46j1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_46j1.tdf ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 232       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 251       ;
;     -- 7 input functions                    ; 1         ;
;     -- 6 input functions                    ; 44        ;
;     -- 5 input functions                    ; 40        ;
;     -- 4 input functions                    ; 80        ;
;     -- <=3 input functions                  ; 86        ;
;                                             ;           ;
; Dedicated logic registers                   ; 375       ;
;                                             ;           ;
; I/O pins                                    ; 67        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 4096      ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 471       ;
; Total fan-out                               ; 3435      ;
; Average fan-out                             ; 4.01      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                     ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                         ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                      ; Entity Name     ; Library Name ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |testbench                                         ; 251 (15)            ; 375 (1)                   ; 4096              ; 0          ; 67   ; 0            ; |testbench                                                                                               ; testbench       ; work         ;
;    |top:dut|                                       ; 236 (0)             ; 374 (0)                   ; 4096              ; 0          ; 0    ; 0            ; |testbench|top:dut                                                                                       ; top             ; work         ;
;       |dmem:dmem1|                                 ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |testbench|top:dut|dmem:dmem1                                                                            ; dmem            ; work         ;
;          |altsyncram:mem_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |testbench|top:dut|dmem:dmem1|altsyncram:mem_rtl_0                                                       ; altsyncram      ; work         ;
;             |altsyncram_a3n1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |testbench|top:dut|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated                        ; altsyncram_a3n1 ; work         ;
;       |imem:imem1|                                 ; 23 (23)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |testbench|top:dut|imem:imem1                                                                            ; imem            ; work         ;
;       |mips:mips1|                                 ; 213 (0)             ; 374 (0)                   ; 2048              ; 0          ; 0    ; 0            ; |testbench|top:dut|mips:mips1                                                                            ; mips            ; work         ;
;          |controller:cont|                         ; 10 (1)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |testbench|top:dut|mips:mips1|controller:cont                                                            ; controller      ; work         ;
;             |aludec:ad|                            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |testbench|top:dut|mips:mips1|controller:cont|aludec:ad                                                  ; aludec          ; work         ;
;             |maindec:md|                           ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |testbench|top:dut|mips:mips1|controller:cont|maindec:md                                                 ; maindec         ; work         ;
;          |datapath:dp|                             ; 203 (0)             ; 374 (0)                   ; 2048              ; 0          ; 0    ; 0            ; |testbench|top:dut|mips:mips1|datapath:dp                                                                ; datapath        ; work         ;
;             |adder:pcadd1|                         ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |testbench|top:dut|mips:mips1|datapath:dp|adder:pcadd1                                                   ; adder           ; work         ;
;             |adder:pcadd2|                         ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |testbench|top:dut|mips:mips1|datapath:dp|adder:pcadd2                                                   ; adder           ; work         ;
;             |alu:mainalu|                          ; 112 (112)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |testbench|top:dut|mips:mips1|datapath:dp|alu:mainalu                                                    ; alu             ; work         ;
;             |flopr:pcreg|                          ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |testbench|top:dut|mips:mips1|datapath:dp|flopr:pcreg                                                    ; flopr           ; work         ;
;             |mux2:pcmux|                           ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |testbench|top:dut|mips:mips1|datapath:dp|mux2:pcmux                                                     ; mux2            ; work         ;
;             |mux2:resmux|                          ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |testbench|top:dut|mips:mips1|datapath:dp|mux2:resmux                                                    ; mux2            ; work         ;
;             |mux2:srcbmux|                         ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |testbench|top:dut|mips:mips1|datapath:dp|mux2:srcbmux                                                   ; mux2            ; work         ;
;             |mux2:wrmux|                           ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |testbench|top:dut|mips:mips1|datapath:dp|mux2:wrmux                                                     ; mux2            ; work         ;
;             |regfile:rf|                           ; 4 (4)               ; 131 (131)                 ; 2048              ; 0          ; 0    ; 0            ; |testbench|top:dut|mips:mips1|datapath:dp|regfile:rf                                                     ; regfile         ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |testbench|top:dut|mips:mips1|datapath:dp|regfile:rf|altsyncram:mem_rtl_0                                ; altsyncram      ; work         ;
;                   |altsyncram_46j1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |testbench|top:dut|mips:mips1|datapath:dp|regfile:rf|altsyncram:mem_rtl_0|altsyncram_46j1:auto_generated ; altsyncram_46j1 ; work         ;
;                |altsyncram:mem_rtl_1|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |testbench|top:dut|mips:mips1|datapath:dp|regfile:rf|altsyncram:mem_rtl_1                                ; altsyncram      ; work         ;
;                   |altsyncram_46j1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |testbench|top:dut|mips:mips1|datapath:dp|regfile:rf|altsyncram:mem_rtl_1|altsyncram_46j1:auto_generated ; altsyncram_46j1 ; work         ;
;             |registrador_n:ex_reg|                 ; 0 (0)               ; 70 (70)                   ; 0                 ; 0          ; 0    ; 0            ; |testbench|top:dut|mips:mips1|datapath:dp|registrador_n:ex_reg                                           ; registrador_n   ; work         ;
;             |registrador_n:id_reg|                 ; 0 (0)               ; 86 (86)                   ; 0                 ; 0          ; 0    ; 0            ; |testbench|top:dut|mips:mips1|datapath:dp|registrador_n:id_reg                                           ; registrador_n   ; work         ;
;             |registrador_n:if_reg|                 ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |testbench|top:dut|mips:mips1|datapath:dp|registrador_n:if_reg                                           ; registrador_n   ; work         ;
;             |registrador_n:mem_reg|                ; 0 (0)               ; 69 (69)                   ; 0                 ; 0          ; 0    ; 0            ; |testbench|top:dut|mips:mips1|datapath:dp|registrador_n:mem_reg                                          ; registrador_n   ; work         ;
;             |signext:se|                           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |testbench|top:dut|mips:mips1|datapath:dp|signext:se                                                     ; signext         ; work         ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; top:dut|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ALTSYNCRAM                        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048 ; None ;
; top:dut|mips:mips1|datapath:dp|regfile:rf|altsyncram:mem_rtl_0|altsyncram_46j1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
; top:dut|mips:mips1|datapath:dp|regfile:rf|altsyncram:mem_rtl_1|altsyncram_46j1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
+----------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                             ;
+----------------------------------------------------------------------+-------------------------------------------------------------------------+
; Register name                                                        ; Reason for Removal                                                      ;
+----------------------------------------------------------------------+-------------------------------------------------------------------------+
; top:dut|mips:mips1|datapath:dp|registrador_n:if_reg|IQ[15]           ; Merged with top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[21]  ;
; top:dut|mips:mips1|datapath:dp|registrador_n:if_reg|IQ[14]           ; Merged with top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[20]  ;
; top:dut|mips:mips1|datapath:dp|registrador_n:if_reg|IQ[13]           ; Merged with top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[19]  ;
; top:dut|mips:mips1|datapath:dp|registrador_n:if_reg|IQ[12]           ; Merged with top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[18]  ;
; top:dut|mips:mips1|datapath:dp|registrador_n:if_reg|IQ[11]           ; Merged with top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[17]  ;
; top:dut|mips:mips1|datapath:dp|registrador_n:if_reg|IQ[10]           ; Merged with top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[16]  ;
; top:dut|mips:mips1|datapath:dp|registrador_n:if_reg|IQ[9]            ; Merged with top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[15]  ;
; top:dut|mips:mips1|datapath:dp|registrador_n:if_reg|IQ[8]            ; Merged with top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[14]  ;
; top:dut|mips:mips1|datapath:dp|registrador_n:if_reg|IQ[7]            ; Merged with top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[13]  ;
; top:dut|mips:mips1|datapath:dp|registrador_n:if_reg|IQ[6]            ; Merged with top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[12]  ;
; top:dut|mips:mips1|datapath:dp|registrador_n:if_reg|IQ[5]            ; Merged with top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[11]  ;
; top:dut|mips:mips1|datapath:dp|registrador_n:if_reg|IQ[4]            ; Merged with top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[10]  ;
; top:dut|mips:mips1|datapath:dp|registrador_n:if_reg|IQ[3]            ; Merged with top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[9]   ;
; top:dut|mips:mips1|datapath:dp|registrador_n:if_reg|IQ[2]            ; Merged with top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[8]   ;
; top:dut|mips:mips1|datapath:dp|registrador_n:if_reg|IQ[1]            ; Merged with top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[7]   ;
; top:dut|mips:mips1|datapath:dp|registrador_n:if_reg|IQ[0]            ; Merged with top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[6]   ;
; top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[23..37]       ; Merged with top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[22]  ;
; top:dut|mips:mips1|datapath:dp|flopr:pcreg|q[1]                      ; Merged with top:dut|mips:mips1|datapath:dp|flopr:pcreg|q[0]             ;
; top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[103]          ; Merged with top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[102] ;
; top:dut|mips:mips1|datapath:dp|registrador_n:if_reg|IQ[33]           ; Merged with top:dut|mips:mips1|datapath:dp|registrador_n:if_reg|IQ[32]  ;
; top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[13..16,20]    ; Merged with top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[21]  ;
; top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[11]           ; Merged with top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[19]  ;
; top:dut|mips:mips1|datapath:dp|registrador_n:if_reg|IQ[19,20,24]     ; Merged with top:dut|mips:mips1|datapath:dp|registrador_n:if_reg|IQ[25]  ;
; top:dut|mips:mips1|datapath:dp|registrador_n:if_reg|IQ[25]           ; Stuck at GND due to stuck port data_in                                  ;
; top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[4]            ; Merged with top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[5]   ;
; top:dut|mips:mips1|datapath:dp|registrador_n:ex_reg|IQ[4]            ; Merged with top:dut|mips:mips1|datapath:dp|registrador_n:ex_reg|IQ[5]   ;
; top:dut|mips:mips1|datapath:dp|registrador_n:mem_reg|IQ[4]           ; Merged with top:dut|mips:mips1|datapath:dp|registrador_n:mem_reg|IQ[5]  ;
; top:dut|mips:mips1|datapath:dp|flopr:pcreg|q[0,8..30]                ; Lost fanout                                                             ;
; top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[102,110..132] ; Lost fanout                                                             ;
; top:dut|mips:mips1|datapath:dp|registrador_n:if_reg|IQ[32,40..62]    ; Lost fanout                                                             ;
; Total Number of Removed Registers = 119                              ;                                                                         ;
+----------------------------------------------------------------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                           ;
+------------------------------------------------------------+---------------------------+--------------------------------------------------------------+
; Register name                                              ; Reason for Removal        ; Registers Removed due to This Register                       ;
+------------------------------------------------------------+---------------------------+--------------------------------------------------------------+
; top:dut|mips:mips1|datapath:dp|registrador_n:if_reg|IQ[25] ; Stuck at GND              ; top:dut|mips:mips1|datapath:dp|flopr:pcreg|q[0],             ;
;                                                            ; due to stuck port data_in ; top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[102], ;
;                                                            ;                           ; top:dut|mips:mips1|datapath:dp|registrador_n:if_reg|IQ[32]   ;
; top:dut|mips:mips1|datapath:dp|flopr:pcreg|q[8]            ; Lost Fanouts              ; top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[110], ;
;                                                            ;                           ; top:dut|mips:mips1|datapath:dp|registrador_n:if_reg|IQ[40]   ;
; top:dut|mips:mips1|datapath:dp|flopr:pcreg|q[9]            ; Lost Fanouts              ; top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[111], ;
;                                                            ;                           ; top:dut|mips:mips1|datapath:dp|registrador_n:if_reg|IQ[41]   ;
; top:dut|mips:mips1|datapath:dp|flopr:pcreg|q[10]           ; Lost Fanouts              ; top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[112], ;
;                                                            ;                           ; top:dut|mips:mips1|datapath:dp|registrador_n:if_reg|IQ[42]   ;
; top:dut|mips:mips1|datapath:dp|flopr:pcreg|q[11]           ; Lost Fanouts              ; top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[113], ;
;                                                            ;                           ; top:dut|mips:mips1|datapath:dp|registrador_n:if_reg|IQ[43]   ;
; top:dut|mips:mips1|datapath:dp|flopr:pcreg|q[12]           ; Lost Fanouts              ; top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[114], ;
;                                                            ;                           ; top:dut|mips:mips1|datapath:dp|registrador_n:if_reg|IQ[44]   ;
; top:dut|mips:mips1|datapath:dp|flopr:pcreg|q[13]           ; Lost Fanouts              ; top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[115], ;
;                                                            ;                           ; top:dut|mips:mips1|datapath:dp|registrador_n:if_reg|IQ[45]   ;
; top:dut|mips:mips1|datapath:dp|flopr:pcreg|q[14]           ; Lost Fanouts              ; top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[116], ;
;                                                            ;                           ; top:dut|mips:mips1|datapath:dp|registrador_n:if_reg|IQ[46]   ;
; top:dut|mips:mips1|datapath:dp|flopr:pcreg|q[15]           ; Lost Fanouts              ; top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[117], ;
;                                                            ;                           ; top:dut|mips:mips1|datapath:dp|registrador_n:if_reg|IQ[47]   ;
; top:dut|mips:mips1|datapath:dp|flopr:pcreg|q[16]           ; Lost Fanouts              ; top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[118], ;
;                                                            ;                           ; top:dut|mips:mips1|datapath:dp|registrador_n:if_reg|IQ[48]   ;
; top:dut|mips:mips1|datapath:dp|flopr:pcreg|q[17]           ; Lost Fanouts              ; top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[119], ;
;                                                            ;                           ; top:dut|mips:mips1|datapath:dp|registrador_n:if_reg|IQ[49]   ;
; top:dut|mips:mips1|datapath:dp|flopr:pcreg|q[18]           ; Lost Fanouts              ; top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[120], ;
;                                                            ;                           ; top:dut|mips:mips1|datapath:dp|registrador_n:if_reg|IQ[50]   ;
; top:dut|mips:mips1|datapath:dp|flopr:pcreg|q[19]           ; Lost Fanouts              ; top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[121], ;
;                                                            ;                           ; top:dut|mips:mips1|datapath:dp|registrador_n:if_reg|IQ[51]   ;
; top:dut|mips:mips1|datapath:dp|flopr:pcreg|q[20]           ; Lost Fanouts              ; top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[122], ;
;                                                            ;                           ; top:dut|mips:mips1|datapath:dp|registrador_n:if_reg|IQ[52]   ;
; top:dut|mips:mips1|datapath:dp|flopr:pcreg|q[21]           ; Lost Fanouts              ; top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[123], ;
;                                                            ;                           ; top:dut|mips:mips1|datapath:dp|registrador_n:if_reg|IQ[53]   ;
; top:dut|mips:mips1|datapath:dp|flopr:pcreg|q[22]           ; Lost Fanouts              ; top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[124], ;
;                                                            ;                           ; top:dut|mips:mips1|datapath:dp|registrador_n:if_reg|IQ[54]   ;
; top:dut|mips:mips1|datapath:dp|flopr:pcreg|q[23]           ; Lost Fanouts              ; top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[125], ;
;                                                            ;                           ; top:dut|mips:mips1|datapath:dp|registrador_n:if_reg|IQ[55]   ;
; top:dut|mips:mips1|datapath:dp|flopr:pcreg|q[24]           ; Lost Fanouts              ; top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[126], ;
;                                                            ;                           ; top:dut|mips:mips1|datapath:dp|registrador_n:if_reg|IQ[56]   ;
; top:dut|mips:mips1|datapath:dp|flopr:pcreg|q[25]           ; Lost Fanouts              ; top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[127], ;
;                                                            ;                           ; top:dut|mips:mips1|datapath:dp|registrador_n:if_reg|IQ[57]   ;
; top:dut|mips:mips1|datapath:dp|flopr:pcreg|q[26]           ; Lost Fanouts              ; top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[128], ;
;                                                            ;                           ; top:dut|mips:mips1|datapath:dp|registrador_n:if_reg|IQ[58]   ;
; top:dut|mips:mips1|datapath:dp|flopr:pcreg|q[27]           ; Lost Fanouts              ; top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[129], ;
;                                                            ;                           ; top:dut|mips:mips1|datapath:dp|registrador_n:if_reg|IQ[59]   ;
; top:dut|mips:mips1|datapath:dp|flopr:pcreg|q[28]           ; Lost Fanouts              ; top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[130], ;
;                                                            ;                           ; top:dut|mips:mips1|datapath:dp|registrador_n:if_reg|IQ[60]   ;
; top:dut|mips:mips1|datapath:dp|flopr:pcreg|q[29]           ; Lost Fanouts              ; top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[131], ;
;                                                            ;                           ; top:dut|mips:mips1|datapath:dp|registrador_n:if_reg|IQ[61]   ;
; top:dut|mips:mips1|datapath:dp|flopr:pcreg|q[30]           ; Lost Fanouts              ; top:dut|mips:mips1|datapath:dp|registrador_n:id_reg|IQ[132], ;
;                                                            ;                           ; top:dut|mips:mips1|datapath:dp|registrador_n:if_reg|IQ[62]   ;
+------------------------------------------------------------+---------------------------+--------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 375   ;
; Number of registers using Synchronous Clear  ; 65    ;
; Number of registers using Synchronous Load   ; 64    ;
; Number of registers using Asynchronous Clear ; 245   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 64    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                       ;
+------------------------------+------------------------------+------+
; Register Name                ; Megafunction                 ; Type ;
+------------------------------+------------------------------+------+
; top:dut|dmem:dmem1|rd[0..31] ; top:dut|dmem:dmem1|mem_rtl_0 ; RAM  ;
+------------------------------+------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |testbench|top:dut|mips:mips1|datapath:dp|flopr:pcreg|q[21]  ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |testbench|top:dut|mips:mips1|datapath:dp|flopr:pcreg|q[28]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |testbench|top:dut|mips:mips1|datapath:dp|regfile:rf|rd2[19] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |testbench|top:dut|mips:mips1|datapath:dp|regfile:rf|rd1[31] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |testbench|top:dut|mips:mips1|controller:cont|aludec:ad|Mux1 ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |testbench|top:dut|mips:mips1|datapath:dp|alu:mainalu|Mux0   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for top:dut|dmem:dmem1|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:dut|mips:mips1|datapath:dp|regfile:rf|altsyncram:mem_rtl_0|altsyncram_46j1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:dut|mips:mips1|datapath:dp|regfile:rf|altsyncram:mem_rtl_1|altsyncram_46j1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|mips:mips1|datapath:dp|mux2:pcbrmux ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|mips:mips1|datapath:dp|mux2:pcmux ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|mips:mips1|datapath:dp|flopr:pcreg ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|mips:mips1|datapath:dp|registrador_n:if_reg ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 64    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|mips:mips1|datapath:dp|mux2:wrmux ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; width          ; 5     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|mips:mips1|datapath:dp|registrador_n:id_reg ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 134   ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|mips:mips1|datapath:dp|mux2:srcbmux ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|mips:mips1|datapath:dp|registrador_n:ex_reg ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 103   ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|mips:mips1|datapath:dp|registrador_n:mem_reg ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 70    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|mips:mips1|datapath:dp|mux2:resmux ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: top:dut|dmem:dmem1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                      ;
; WIDTH_A                            ; 32                   ; Untyped                      ;
; WIDTHAD_A                          ; 6                    ; Untyped                      ;
; NUMWORDS_A                         ; 64                   ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 32                   ; Untyped                      ;
; WIDTHAD_B                          ; 6                    ; Untyped                      ;
; NUMWORDS_B                         ; 64                   ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_a3n1      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: top:dut|mips:mips1|datapath:dp|regfile:rf|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 32                   ; Untyped                                             ;
; WIDTHAD_A                          ; 5                    ; Untyped                                             ;
; NUMWORDS_A                         ; 32                   ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 32                   ; Untyped                                             ;
; WIDTHAD_B                          ; 5                    ; Untyped                                             ;
; NUMWORDS_B                         ; 32                   ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_46j1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: top:dut|mips:mips1|datapath:dp|regfile:rf|altsyncram:mem_rtl_1 ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 32                   ; Untyped                                             ;
; WIDTHAD_A                          ; 5                    ; Untyped                                             ;
; NUMWORDS_A                         ; 32                   ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 32                   ; Untyped                                             ;
; WIDTHAD_B                          ; 5                    ; Untyped                                             ;
; NUMWORDS_B                         ; 32                   ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_46j1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                           ;
+-------------------------------------------+----------------------------------------------------------------+
; Name                                      ; Value                                                          ;
+-------------------------------------------+----------------------------------------------------------------+
; Number of entity instances                ; 3                                                              ;
; Entity Instance                           ; top:dut|dmem:dmem1|altsyncram:mem_rtl_0                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                      ;
;     -- WIDTH_A                            ; 32                                                             ;
;     -- NUMWORDS_A                         ; 64                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                   ;
;     -- WIDTH_B                            ; 32                                                             ;
;     -- NUMWORDS_B                         ; 64                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                       ;
; Entity Instance                           ; top:dut|mips:mips1|datapath:dp|regfile:rf|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                      ;
;     -- WIDTH_A                            ; 32                                                             ;
;     -- NUMWORDS_A                         ; 32                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                   ;
;     -- WIDTH_B                            ; 32                                                             ;
;     -- NUMWORDS_B                         ; 32                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
; Entity Instance                           ; top:dut|mips:mips1|datapath:dp|regfile:rf|altsyncram:mem_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                      ;
;     -- WIDTH_A                            ; 32                                                             ;
;     -- NUMWORDS_A                         ; 32                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                   ;
;     -- WIDTH_B                            ; 32                                                             ;
;     -- NUMWORDS_B                         ; 32                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
+-------------------------------------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:dut|mips:mips1|datapath:dp|registrador_n:mem_reg" ;
+--------+-------+----------+------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                              ;
+--------+-------+----------+------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                         ;
+--------+-------+----------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:dut|mips:mips1|datapath:dp|registrador_n:ex_reg"                                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; enable     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q[102..71] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:dut|mips:mips1|datapath:dp|registrador_n:id_reg" ;
+--------+-------+----------+-----------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                             ;
+--------+-------+----------+-----------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                        ;
+--------+-------+----------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:dut|mips:mips1|datapath:dp|registrador_n:if_reg"                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; enable    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q[31..26] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "top:dut|mips:mips1|datapath:dp|adder:pcadd1" ;
+----------+-------+----------+-------------------------------------------+
; Port     ; Type  ; Severity ; Details                                   ;
+----------+-------+----------+-------------------------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND                              ;
; b[1..0]  ; Input ; Info     ; Stuck at GND                              ;
; b[2]     ; Input ; Info     ; Stuck at VCC                              ;
+----------+-------+----------+-------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "top:dut|mips:mips1|datapath:dp|mux2:pcmux" ;
+----------+-------+----------+-----------------------------------------+
; Port     ; Type  ; Severity ; Details                                 ;
+----------+-------+----------+-----------------------------------------+
; d1[1..0] ; Input ; Info     ; Stuck at GND                            ;
+----------+-------+----------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:dut|mips:mips1"                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; pc[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pc[1..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 375                         ;
;     CLR               ; 244                         ;
;     CLR SCLR          ; 1                           ;
;     ENA               ; 64                          ;
;     SCLR SLD          ; 64                          ;
;     plain             ; 2                           ;
; arriav_lcell_comb     ; 251                         ;
;     arith             ; 12                          ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 6                           ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 206                         ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 5                           ;
;         3 data inputs ; 36                          ;
;         4 data inputs ; 80                          ;
;         5 data inputs ; 40                          ;
;         6 data inputs ; 44                          ;
;     shared            ; 32                          ;
;         0 data inputs ; 1                           ;
;         3 data inputs ; 31                          ;
; boundary_port         ; 67                          ;
; stratixv_ram_block    ; 96                          ;
;                       ;                             ;
; Max LUT depth         ; 8.10                        ;
; Average LUT depth     ; 3.10                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Nov 08 23:18:07 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_projeto -c testbench
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file registrador_n.vhd
    Info (12022): Found design unit 1: registrador_n-registrador_n File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/registrador_n.vhd Line: 16
    Info (12023): Found entity 1: registrador_n File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/registrador_n.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file top.vhd
    Info (12022): Found design unit 1: top-test File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd Line: 12
    Info (12023): Found entity 1: top File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file testbench.vhd
    Info (12022): Found design unit 1: testbench-test File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/testbench.vhd Line: 12
    Info (12023): Found entity 1: testbench File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/testbench.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file sl2.vhd
    Info (12022): Found design unit 1: sl2-behave File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/sl2.vhd Line: 9
    Info (12023): Found entity 1: sl2 File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/sl2.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file signext.vhd
    Info (12022): Found design unit 1: signext-behave File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/signext.vhd Line: 10
    Info (12023): Found entity 1: signext File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/signext.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file regfile.vhd
    Info (12022): Found design unit 1: regfile-behave File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/regfile.vhd Line: 14
    Info (12023): Found entity 1: regfile File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/regfile.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux2.vhd
    Info (12022): Found design unit 1: mux2-behave File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/mux2.vhd Line: 12
    Info (12023): Found entity 1: mux2 File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/mux2.vhd Line: 5
Info (12021): Found 0 design units, including 0 entities, in source file mipssingle.vhd
Info (12021): Found 2 design units, including 1 entities, in source file mips.vhd
    Info (12022): Found design unit 1: mips-struct File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/mips.vhd Line: 13
    Info (12023): Found entity 1: mips File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/mips.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file maindec.vhd
    Info (12022): Found design unit 1: maindec-behave File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/maindec.vhd Line: 13
    Info (12023): Found entity 1: maindec File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/maindec.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file imem.vhd
    Info (12022): Found design unit 1: imem-behave File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/imem.vhd Line: 11
    Info (12023): Found entity 1: imem File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/imem.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file flopr.vhd
    Info (12022): Found design unit 1: flopr-asynchronous File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/flopr.vhd Line: 14
    Info (12023): Found entity 1: flopr File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/flopr.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file dmem.vhd
    Info (12022): Found design unit 1: dmem-behave File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/dmem.vhd Line: 13
    Info (12023): Found entity 1: dmem File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/dmem.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: datapath-struct File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd Line: 19
    Info (12023): Found entity 1: datapath File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file controller.vhd
    Info (12022): Found design unit 1: controller-struct File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/controller.vhd Line: 15
    Info (12023): Found entity 1: controller File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/controller.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file aludec.vhd
    Info (12022): Found design unit 1: aludec-behave File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/aludec.vhd Line: 10
    Info (12023): Found entity 1: aludec File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/aludec.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-behave File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/alu.vhd Line: 14
    Info (12023): Found entity 1: alu File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/alu.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file adder.vhd
    Info (12022): Found design unit 1: adder-behave File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/adder.vhd Line: 10
    Info (12023): Found entity 1: adder File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/adder.vhd Line: 5
Info (12127): Elaborating entity "testbench" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at testbench.vhd(51): signal "s_memwrite" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/testbench.vhd Line: 51
Info (12128): Elaborating entity "top" for hierarchy "top:dut" File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/testbench.vhd Line: 24
Info (12128): Elaborating entity "mips" for hierarchy "top:dut|mips:mips1" File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd Line: 34
Info (12128): Elaborating entity "controller" for hierarchy "top:dut|mips:mips1|controller:cont" File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/mips.vhd Line: 40
Info (12128): Elaborating entity "maindec" for hierarchy "top:dut|mips:mips1|controller:cont|maindec:md" File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/controller.vhd Line: 33
Info (12128): Elaborating entity "aludec" for hierarchy "top:dut|mips:mips1|controller:cont|aludec:ad" File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/controller.vhd Line: 35
Warning (10492): VHDL Process Statement warning at aludec.vhd(17): signal "funct" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/aludec.vhd Line: 17
Info (12128): Elaborating entity "datapath" for hierarchy "top:dut|mips:mips1|datapath:dp" File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/mips.vhd Line: 43
Info (12128): Elaborating entity "mux2" for hierarchy "top:dut|mips:mips1|datapath:dp|mux2:pcbrmux" File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd Line: 88
Info (12128): Elaborating entity "flopr" for hierarchy "top:dut|mips:mips1|datapath:dp|flopr:pcreg" File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd Line: 96
Info (12128): Elaborating entity "adder" for hierarchy "top:dut|mips:mips1|datapath:dp|adder:pcadd1" File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd Line: 100
Info (12128): Elaborating entity "registrador_n" for hierarchy "top:dut|mips:mips1|datapath:dp|registrador_n:if_reg" File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd Line: 105
Info (12128): Elaborating entity "mux2" for hierarchy "top:dut|mips:mips1|datapath:dp|mux2:wrmux" File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd Line: 112
Info (12128): Elaborating entity "regfile" for hierarchy "top:dut|mips:mips1|datapath:dp|regfile:rf" File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd Line: 118
Info (12128): Elaborating entity "signext" for hierarchy "top:dut|mips:mips1|datapath:dp|signext:se" File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd Line: 125
Info (12128): Elaborating entity "registrador_n" for hierarchy "top:dut|mips:mips1|datapath:dp|registrador_n:id_reg" File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd Line: 134
Info (12128): Elaborating entity "sl2" for hierarchy "top:dut|mips:mips1|datapath:dp|sl2:immsh" File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd Line: 142
Info (12128): Elaborating entity "alu" for hierarchy "top:dut|mips:mips1|datapath:dp|alu:mainalu" File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd Line: 153
Info (12128): Elaborating entity "registrador_n" for hierarchy "top:dut|mips:mips1|datapath:dp|registrador_n:ex_reg" File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd Line: 159
Info (12128): Elaborating entity "registrador_n" for hierarchy "top:dut|mips:mips1|datapath:dp|registrador_n:mem_reg" File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/datapath.vhd Line: 173
Info (12128): Elaborating entity "imem" for hierarchy "top:dut|imem:imem1" File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd Line: 36
Warning (10541): VHDL Signal Declaration warning at imem.vhd(13): used implicit default value for signal "memoria" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/imem.vhd Line: 13
Info (12128): Elaborating entity "dmem" for hierarchy "top:dut|dmem:dmem1" File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/top.vhd Line: 37
Warning (276027): Inferred dual-clock RAM node "top:dut|mips:mips1|datapath:dp|regfile:rf|mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "top:dut|mips:mips1|datapath:dp|regfile:rf|mem_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "top:dut|imem:imem1|memoria" is uninferred due to inappropriate RAM size File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/imem.vhd Line: 13
Critical Warning (127005): Memory depth (64) in the design file differs from memory depth (32) in the Memory Initialization File "C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/instrucao_inicial.mif" -- setting initial value for remaining addresses to 0
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "top:dut|dmem:dmem1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "top:dut|mips:mips1|datapath:dp|regfile:rf|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "top:dut|mips:mips1|datapath:dp|regfile:rf|mem_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "top:dut|dmem:dmem1|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "top:dut|dmem:dmem1|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a3n1.tdf
    Info (12023): Found entity 1: altsyncram_a3n1 File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_a3n1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "top:dut|mips:mips1|datapath:dp|regfile:rf|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "top:dut|mips:mips1|datapath:dp|regfile:rf|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_46j1.tdf
    Info (12023): Found entity 1: altsyncram_46j1 File: C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_quartus/db/altsyncram_46j1.tdf Line: 27
Info (286030): Timing-Driven Synthesis is running
Info (17049): 72 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 735 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 65 output pins
    Info (21061): Implemented 572 logic cells
    Info (21064): Implemented 96 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4877 megabytes
    Info: Processing ended: Thu Nov 08 23:18:28 2018
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:41


