Timing Report Max Delay Analysis

SmartTime Version v11.8
Microsemi Corporation - Microsemi Libero Software Release v11.8 (Version 11.8.0.26)
Date: Tue Jul 04 13:31:23 2017


Design: PROC_SUBSYSTEM
Family: SmartFusion2
Die: M2S150
Package: 1152 FC
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: STD
Design State: Post-Layout
Data source: Production
Min Operating Conditions: BEST - 1.26 V - 0 C
Max Operating Conditions: WORST - 1.14 V - 85 C
Scenario for Timing Analysis: timing_analysis


-----------------------------------------------------
SUMMARY

Clock Domain:               CLK0_PAD                                                                        
Period (ns):                1.980                                                                           
Frequency (MHz):            505.051                                                                         
Required Period (ns):       20.000                                                                          
Required Frequency (MHz):   50.000                                                                          
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               MSS_SUBSYSTEM_sb_0/CCC_0/GL0                                                    
Period (ns):                12.240                                                                          
Frequency (MHz):            81.699                                                                          
Required Period (ns):       12.048                                                                          
Required Frequency (MHz):   83.001                                                                          
External Setup (ns):        2.481                                                                           
External Hold (ns):         0.438                                                                           
Min Clock-To-Out (ns):      7.184                                                                           
Max Clock-To-Out (ns):      16.151                                                                          

Clock Domain:               MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT                             
Period (ns):                4.582                                                                           
Frequency (MHz):            218.245                                                                         
Required Period (ns):       20.000                                                                          
Required Frequency (MHz):   50.000                                                                          
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/CLK_CONFIG_APB                        
Period (ns):                10.034                                                                          
Frequency (MHz):            99.661                                                                          
Required Period (ns):       48.193                                                                          
Required Frequency (MHz):   20.750                                                                          
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               TCK                                                                             
Period (ns):                29.858                                                                          
Frequency (MHz):            33.492                                                                          
Required Period (ns):       166.670                                                                         
Required Frequency (MHz):   6.000                                                                           
External Setup (ns):        0.321                                                                           
External Hold (ns):         3.982                                                                           
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

                            Input to Output                                                                 
Min Delay (ns):             0.027                                                                           
Max Delay (ns):             0.047                                                                           

END SUMMARY
-----------------------------------------------------

Clock Domain CLK0_PAD

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin MSS_SUBSYSTEM_sb_0/CCC_0/CLK0_PAD_INST/U_IOPAD:PAD

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain MSS_SUBSYSTEM_sb_0/CCC_0/GL0

SET Register to Register

Path 1
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_0/INST_RAM1K18_IP:A_DOUT_CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/s1_vaddr[10]:EN
  Delay (ns):                  11.647                                                                          
  Slack (ns):                  -0.192                                                                          
  Arrival (ns):                18.140                                                                          
  Required (ns):               17.948                                                                          
  Setup (ns):                  0.394                                                                           
  Minimum Period (ns):         12.240                                                                          

Path 2
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_0/INST_RAM1K18_IP:A_DOUT_CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/tag_array_0_tag_array_0_0_0/INST_RAM64x18_IP:B_ADDR[8]
  Delay (ns):                  11.793                                                                          
  Slack (ns):                  -0.098                                                                          
  Arrival (ns):                18.286                                                                          
  Required (ns):               18.188                                                                          
  Setup (ns):                  0.332                                                                           
  Minimum Period (ns):         12.146                                                                          

Path 3
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_2/INST_RAM1K18_IP:A_DOUT_CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/s1_vaddr[10]:EN
  Delay (ns):                  11.527                                                                          
  Slack (ns):                  -0.073                                                                          
  Arrival (ns):                18.021                                                                          
  Required (ns):               17.948                                                                          
  Setup (ns):                  0.394                                                                           
  Minimum Period (ns):         12.121                                                                          

Path 4
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_0/INST_RAM1K18_IP:A_DOUT_CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/s1_vaddr[6]:EN
  Delay (ns):                  11.509                                                                          
  Slack (ns):                  -0.047                                                                          
  Arrival (ns):                18.002                                                                          
  Required (ns):               17.955                                                                          
  Setup (ns):                  0.394                                                                           
  Minimum Period (ns):         12.095                                                                          

Path 5
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_0/INST_RAM1K18_IP:A_DOUT_CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/s1_vaddr[7]:EN
  Delay (ns):                  11.509                                                                          
  Slack (ns):                  -0.037                                                                          
  Arrival (ns):                18.002                                                                          
  Required (ns):               17.965                                                                          
  Setup (ns):                  0.394                                                                           
  Minimum Period (ns):         12.085                                                                          


Expanded Path 1
  From: CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_0/INST_RAM1K18_IP:A_DOUT_CLK
  To: CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/s1_vaddr[10]:EN
  data required time                             17.948    
  data arrival time                          -   18.140    
  slack                                          -0.192    
  ________________________________________________________
  Data arrival time calculation
  0.000                        MSS_SUBSYSTEM_sb_0/CCC_0/GL0
               +     0.000          Clock source
  0.000                        MSS_SUBSYSTEM_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     4.091          Clock generation
  4.091                        
               +     0.339          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_net
  4.430                        MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST:An (r)
               +     0.168          cell: ADLIB:GBM
  4.598                        MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST:YEn (f)
               +     0.718          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_YWn_GEast
  5.316                        MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1:An (f)
               +     0.372          cell: ADLIB:RGB
  5.688                        MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1:YL (r)
               +     0.636          net: MSS_SUBSYSTEM_sb_0_FIC_0_CLK
  6.324                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_0/FF_1:CLK (r)
               +     0.070          cell: ADLIB:SLE_IP_CLK
  6.394                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_0/FF_1:IPCLKn (f)
               +     0.099          net: CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_0/A_DOUT_CLK_net
  6.493                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_0/INST_RAM1K18_IP:A_DOUT_CLK (r)
               +     0.390          cell: ADLIB:RAM1K18_IP
  6.883                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_0/INST_RAM1K18_IP:A_DOUT[6] (f)
               +     1.080          net: CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache_io_resp_bits_datablock[6]
  7.963                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/fetch_data[6]:A (f)
               +     0.102          cell: ADLIB:CFG3
  8.065                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/fetch_data[6]:Y (f)
               +     0.391          net: CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache_io_cpu_resp_bits_data_0[6]
  8.456                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_6961_1:D (f)
               +     0.381          cell: ADLIB:CFG4
  8.837                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_6961_1:Y (r)
               +     0.367          net: CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_6961_1
  9.204                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_6961:D (r)
               +     0.317          cell: ADLIB:CFG4
  9.521                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_6961:Y (r)
               +     1.244          net: CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_6961
  10.765                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_7702_RNO:B (r)
               +     0.317          cell: ADLIB:CFG4
  11.082                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_7702_RNO:Y (r)
               +     0.751          net: CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_7700
  11.833                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_7702:A (r)
               +     0.088          cell: ADLIB:CFG4
  11.921                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_7702:Y (r)
               +     1.179          net: CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_7702
  13.100                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/ctrl_stalld_4:C (r)
               +     0.237          cell: ADLIB:CFG4
  13.337                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/ctrl_stalld_4:Y (r)
               +     0.908          net: CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/ctrl_stalld_4
  14.245                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/stall:A (r)
               +     0.237          cell: ADLIB:CFG4
  14.482                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/stall:Y (r)
               +     0.804          net: CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/stall
  15.286                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_830_i_1:B (r)
               +     0.237          cell: ADLIB:CFG4
  15.523                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_830_i_1:Y (r)
               +     0.752          net: CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_830_i_1
  16.275                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_830_i_1_RNI99IQ:C (r)
               +     0.168          cell: ADLIB:CFG3
  16.443                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_830_i_1_RNI99IQ:Y (f)
               +     1.697          net: CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/N_1328_i
  18.140                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/s1_vaddr[10]:EN (f)
                                    
  18.140                       data arrival time
  ________________________________________________________
  Data required time calculation
  12.048                       MSS_SUBSYSTEM_sb_0/CCC_0/GL0
               +     0.000          Clock source
  12.048                       MSS_SUBSYSTEM_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     4.091          Clock generation
  16.139                       
               +     0.339          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_net
  16.478                       MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST:An (r)
               +     0.168          cell: ADLIB:GBM
  16.646                       MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST:YEn (f)
               +     0.717          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_YWn_GEast
  17.363                       MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB2:An (f)
               +     0.372          cell: ADLIB:RGB
  17.735                       MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB2:YL (r)
               +     0.607          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB2_rgbl_net_1
  18.342                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/s1_vaddr[10]:CLK (r)
               -     0.394          Library setup time: ADLIB:SLE
  17.948                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/s1_vaddr[10]:EN
                                    
  17.948                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                        GPIO_IN[3]
  To:                          CoreGPIO_IN/xhdl1.GEN_BITS_3_.gpin1:D
  Delay (ns):                  8.429                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                8.429                                                                           
  Required (ns):                                                                                               
  Setup (ns):                  0.204                                                                           
  External Setup (ns):         2.481                                                                           

Path 2
  From:                        GPIO_IN[2]
  To:                          CoreGPIO_IN/xhdl1.GEN_BITS_2_.gpin1:D
  Delay (ns):                  8.421                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                8.421                                                                           
  Required (ns):                                                                                               
  Setup (ns):                  0.204                                                                           
  External Setup (ns):         2.461                                                                           

Path 3
  From:                        GPIO_IN[0]
  To:                          CoreGPIO_IN/xhdl1.GEN_BITS_0_.gpin1:D
  Delay (ns):                  8.132                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                8.132                                                                           
  Required (ns):                                                                                               
  Setup (ns):                  0.299                                                                           
  External Setup (ns):         2.243                                                                           

Path 4
  From:                        GPIO_IN[1]
  To:                          CoreGPIO_IN/xhdl1.GEN_BITS_1_.gpin1:D
  Delay (ns):                  7.604                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                7.604                                                                           
  Required (ns):                                                                                               
  Setup (ns):                  0.204                                                                           
  External Setup (ns):         1.696                                                                           

Path 5
  From:                        SPI_FLASH_SDI
  To:                          CORESPI_0/USPI/UCC/msrxs_datain[0]:D
  Delay (ns):                  7.664                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                7.664                                                                           
  Required (ns):                                                                                               
  Setup (ns):                  0.204                                                                           
  External Setup (ns):         1.692                                                                           


Expanded Path 1
  From: GPIO_IN[3]
  To: CoreGPIO_IN/xhdl1.GEN_BITS_3_.gpin1:D
  data required time                             N/C       
  data arrival time                          -   8.429     
  slack                                          N/C       
  ________________________________________________________
  Data arrival time calculation
  0.000                        GPIO_IN[3] (f)
               +     0.000          net: GPIO_IN[3]
  0.000                        GPIO_IN_ibuf[3]/U0/U_IOPAD:PAD (f)
               +     2.098          cell: ADLIB:IOPAD_IN
  2.098                        GPIO_IN_ibuf[3]/U0/U_IOPAD:Y (f)
               +     0.053          net: GPIO_IN_ibuf[3]/U0/YIN1
  2.151                        GPIO_IN_ibuf[3]/U0/U_IOINFF:A (f)
               +     0.106          cell: ADLIB:IOINFF_BYPASS
  2.257                        GPIO_IN_ibuf[3]/U0/U_IOINFF:Y (f)
               +     6.172          net: GPIO_IN_c[3]
  8.429                        CoreGPIO_IN/xhdl1.GEN_BITS_3_.gpin1:D (f)
                                    
  8.429                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          MSS_SUBSYSTEM_sb_0/CCC_0/GL0
               +     0.000          Clock source
  N/C                          MSS_SUBSYSTEM_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     3.968          Clock generation
  N/C                          
               +     0.329          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_net
  N/C                          MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST:An (r)
               +     0.163          cell: ADLIB:GBM
  N/C                          MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST:YEn (f)
               +     0.688          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_YWn_GEast
  N/C                          MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB9:An (f)
               +     0.361          cell: ADLIB:RGB
  N/C                          MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB9:YR (r)
               +     0.643          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB9_rgbr_net_1
  N/C                          CoreGPIO_IN/xhdl1.GEN_BITS_3_.gpin1:CLK (r)
               -     0.204          Library setup time: ADLIB:SLE
  N/C                          CoreGPIO_IN/xhdl1.GEN_BITS_3_.gpin1:D


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                        CoreGPIO_OUT/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:CLK
  To:                          GPIO_OUT[1]
  Delay (ns):                  9.787                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                16.151                                                                          
  Required (ns):                                                                                               
  Clock to Out (ns):           16.151                                                                          

Path 2
  From:                        CoreGPIO_OUT/xhdl1.GEN_BITS[7].APB_32.GPOUT_reg[7]:CLK
  To:                          GPIO_OUT[7]
  Delay (ns):                  9.768                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                16.111                                                                          
  Required (ns):                                                                                               
  Clock to Out (ns):           16.111                                                                          

Path 3
  From:                        CoreGPIO_OUT/xhdl1.GEN_BITS[6].APB_32.GPOUT_reg[6]:CLK
  To:                          GPIO_OUT[6]
  Delay (ns):                  9.778                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                16.108                                                                          
  Required (ns):                                                                                               
  Clock to Out (ns):           16.108                                                                          

Path 4
  From:                        CoreGPIO_OUT/xhdl1.GEN_BITS[4].APB_32.GPOUT_reg[4]:CLK
  To:                          GPIO_OUT[4]
  Delay (ns):                  9.773                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                16.103                                                                          
  Required (ns):                                                                                               
  Clock to Out (ns):           16.103                                                                          

Path 5
  From:                        CoreGPIO_OUT/xhdl1.GEN_BITS[2].APB_32.GPOUT_reg[2]:CLK
  To:                          GPIO_OUT[2]
  Delay (ns):                  9.724                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                16.088                                                                          
  Required (ns):                                                                                               
  Clock to Out (ns):           16.088                                                                          


Expanded Path 1
  From: CoreGPIO_OUT/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:CLK
  To: GPIO_OUT[1]
  data required time                             N/C       
  data arrival time                          -   16.151    
  slack                                          N/C       
  ________________________________________________________
  Data arrival time calculation
  0.000                        MSS_SUBSYSTEM_sb_0/CCC_0/GL0
               +     0.000          Clock source
  0.000                        MSS_SUBSYSTEM_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     4.091          Clock generation
  4.091                        
               +     0.339          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_net
  4.430                        MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST:An (r)
               +     0.168          cell: ADLIB:GBM
  4.598                        MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST:YEn (f)
               +     0.711          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_YWn_GEast
  5.309                        MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB7:An (f)
               +     0.372          cell: ADLIB:RGB
  5.681                        MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB7:YR (r)
               +     0.683          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB7_rgbr_net_1
  6.364                        CoreGPIO_OUT/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  6.472                        CoreGPIO_OUT/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:Q (r)
               +     5.391          net: GPIO_OUT_c[1]
  11.863                       GPIO_OUT_obuf[1]/U0/U_IOOUTFF:A (r)
               +     0.415          cell: ADLIB:IOOUTFF_BYPASS
  12.278                       GPIO_OUT_obuf[1]/U0/U_IOOUTFF:Y (r)
               +     0.147          net: GPIO_OUT_obuf[1]/U0/DOUT
  12.425                       GPIO_OUT_obuf[1]/U0/U_IOPAD:D (r)
               +     3.726          cell: ADLIB:IOPAD_TRI
  16.151                       GPIO_OUT_obuf[1]/U0/U_IOPAD:PAD (r)
               +     0.000          net: GPIO_OUT[1]
  16.151                       GPIO_OUT[1] (r)
                                    
  16.151                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          MSS_SUBSYSTEM_sb_0/CCC_0/GL0
               +     0.000          Clock source
  N/C                          MSS_SUBSYSTEM_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     4.091          Clock generation
  N/C                          
                                    
  N/C                          GPIO_OUT[1] (r)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/INIT_DONE_int:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrGrayReg_sync[1]:ALn
  Delay (ns):                  8.615                                                                           
  Slack (ns):                  3.002                                                                           
  Arrival (ns):                14.928                                                                          
  Required (ns):               17.930                                                                          
  Recovery (ns):               0.415                                                                           
  Minimum Period (ns):         9.046                                                                           
  Skew (ns):                   0.016                                                                           

Path 2
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/INIT_DONE_int:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrGrayReg_sync[0]:ALn
  Delay (ns):                  8.615                                                                           
  Slack (ns):                  3.002                                                                           
  Arrival (ns):                14.928                                                                          
  Required (ns):               17.930                                                                          
  Recovery (ns):               0.415                                                                           
  Minimum Period (ns):         9.046                                                                           
  Skew (ns):                   0.016                                                                           

Path 3
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/INIT_DONE_int:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrGrayReg_r[1]:ALn
  Delay (ns):                  8.615                                                                           
  Slack (ns):                  3.013                                                                           
  Arrival (ns):                14.928                                                                          
  Required (ns):               17.941                                                                          
  Recovery (ns):               0.415                                                                           
  Minimum Period (ns):         9.035                                                                           
  Skew (ns):                   0.005                                                                           

Path 4
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/INIT_DONE_int:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrReg_r[0]:ALn
  Delay (ns):                  8.615                                                                           
  Slack (ns):                  3.013                                                                           
  Arrival (ns):                14.928                                                                          
  Required (ns):               17.941                                                                          
  Recovery (ns):               0.415                                                                           
  Minimum Period (ns):         9.035                                                                           
  Skew (ns):                   0.005                                                                           

Path 5
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/INIT_DONE_int:CLK
  To:                          CORERISCV_AXI4_0/debugBusRespFifo/genblk2.rdAddrGrayReg_w[1]:ALn
  Delay (ns):                  8.621                                                                           
  Slack (ns):                  3.027                                                                           
  Arrival (ns):                14.934                                                                          
  Required (ns):               17.961                                                                          
  Recovery (ns):               0.415                                                                           
  Minimum Period (ns):         9.021                                                                           
  Skew (ns):                   -0.015                                                                          


Expanded Path 1
  From: MSS_SUBSYSTEM_sb_0/CORERESETP_0/INIT_DONE_int:CLK
  To: CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrGrayReg_sync[1]:ALn
  data required time                             17.930    
  data arrival time                          -   14.928    
  slack                                          3.002     
  ________________________________________________________
  Data arrival time calculation
  0.000                        MSS_SUBSYSTEM_sb_0/CCC_0/GL0
               +     0.000          Clock source
  0.000                        MSS_SUBSYSTEM_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     4.091          Clock generation
  4.091                        
               +     0.339          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_net
  4.430                        MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST:An (r)
               +     0.168          cell: ADLIB:GBM
  4.598                        MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST:YEn (f)
               +     0.709          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_YWn_GEast
  5.307                        MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB10:An (f)
               +     0.372          cell: ADLIB:RGB
  5.679                        MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB10:YL (r)
               +     0.634          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB10_rgbl_net_1
  6.313                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/INIT_DONE_int:CLK (r)
               +     0.102          cell: ADLIB:SLE
  6.415                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/INIT_DONE_int:Q (r)
               +     2.831          net: MSS_SUBSYSTEM_sb_0/CORERESETP_0/INIT_DONE_int
  9.246                        CORERISCV_AXI4_0/debugBusReqFifo/rd_reset:B (r)
               +     0.088          cell: ADLIB:CFG2
  9.334                        CORERISCV_AXI4_0/debugBusReqFifo/rd_reset:Y (r)
               +     3.449          net: CORERISCV_AXI4_0/debugBusReqFifo/rd_reset
  12.783                       CORERISCV_AXI4_0/debugBusReqFifo/rd_reset_RNI5HA5:An (f)
               +     0.420          cell: ADLIB:GBM
  13.203                       CORERISCV_AXI4_0/debugBusReqFifo/rd_reset_RNI5HA5:YEn (f)
               +     0.693          net: CORERISCV_AXI4_0/debugBusReqFifo/rd_reset_RNI5HA5/U0_YWn_GEast
  13.896                       CORERISCV_AXI4_0/debugBusReqFifo/rd_reset_RNI5HA5/U0_RGB1_RGB0:An (f)
               +     0.372          cell: ADLIB:RGB
  14.268                       CORERISCV_AXI4_0/debugBusReqFifo/rd_reset_RNI5HA5/U0_RGB1_RGB0:YR (r)
               +     0.660          net: CORERISCV_AXI4_0/debugBusReqFifo/rd_reset_RNI5HA5/U0_RGB1_RGB0_rgbr_net_1
  14.928                       CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrGrayReg_sync[1]:ALn (r)
                                    
  14.928                       data arrival time
  ________________________________________________________
  Data required time calculation
  12.048                       MSS_SUBSYSTEM_sb_0/CCC_0/GL0
               +     0.000          Clock source
  12.048                       MSS_SUBSYSTEM_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     4.091          Clock generation
  16.139                       
               +     0.339          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_net
  16.478                       MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST:An (r)
               +     0.168          cell: ADLIB:GBM
  16.646                       MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST:YEn (f)
               +     0.711          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_YWn_GEast
  17.357                       MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB30:An (f)
               +     0.372          cell: ADLIB:RGB
  17.729                       MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB30:YR (r)
               +     0.616          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB30_rgbr_net_1
  18.345                       CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrGrayReg_sync[1]:CLK (r)
               -     0.415          Library recovery time: ADLIB:SLE
  17.930                       CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrGrayReg_sync[1]:ALn
                                    
  17.930                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                        TCK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk1.reset_sync_reg[0]:ALn
  Delay (ns):                  8.384                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                8.384                                                                           
  Required (ns):                                                                                               
  Recovery (ns):               0.415                                                                           
  External Recovery (ns):      2.680                                                                           

Path 2
  From:                        TRSTB
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk1.reset_sync_reg[0]:ALn
  Delay (ns):                  8.384                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                8.384                                                                           
  Required (ns):                                                                                               
  Recovery (ns):               0.415                                                                           
  External Recovery (ns):      2.680                                                                           

Path 3
  From:                        TCK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk1.reset_sync_reg[1]:ALn
  Delay (ns):                  8.384                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                8.384                                                                           
  Required (ns):                                                                                               
  Recovery (ns):               0.415                                                                           
  External Recovery (ns):      2.671                                                                           

Path 4
  From:                        TRSTB
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk1.reset_sync_reg[1]:ALn
  Delay (ns):                  8.384                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                8.384                                                                           
  Required (ns):                                                                                               
  Recovery (ns):               0.415                                                                           
  External Recovery (ns):      2.671                                                                           


Expanded Path 1
  From: TCK
  To: CORERISCV_AXI4_0/debugBusReqFifo/genblk1.reset_sync_reg[0]:ALn
  data required time                             N/C       
  data arrival time                          -   8.384     
  slack                                          N/C       
  ________________________________________________________
  Data arrival time calculation
  0.000                        TCK (r)
               +     0.000          net: TCK
  0.000                        COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TCK (r)
               +     0.046          cell: ADLIB:UJTAG_SYSRESET_FF_IP
  0.046                        COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:URSTB (r)
               +     6.197          net: COREJTAGDEBUG_0/UJTAG_0_URSTB
  6.243                        COREJTAGDEBUG_0/genblk1.UJTAG_0_RNIFG38:An (f)
               +     0.420          cell: ADLIB:GBM
  6.663                        COREJTAGDEBUG_0/genblk1.UJTAG_0_RNIFG38:YEn (f)
               +     0.697          net: COREJTAGDEBUG_0/genblk1_UJTAG_0_RNIFG38/U0_YWn_GEast
  7.360                        COREJTAGDEBUG_0/genblk1_UJTAG_0_RNIFG38/U0_RGB1_RGB2:An (f)
               +     0.372          cell: ADLIB:RGB
  7.732                        COREJTAGDEBUG_0/genblk1_UJTAG_0_RNIFG38/U0_RGB1_RGB2:YR (r)
               +     0.652          net: COREJTAGDEBUG_0/genblk1_UJTAG_0_RNIFG38/U0_RGB1_RGB2_rgbr_net_1
  8.384                        CORERISCV_AXI4_0/debugBusReqFifo/genblk1.reset_sync_reg[0]:ALn (r)
                                    
  8.384                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          MSS_SUBSYSTEM_sb_0/CCC_0/GL0
               +     0.000          Clock source
  N/C                          MSS_SUBSYSTEM_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     3.968          Clock generation
  N/C                          
               +     0.329          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_net
  N/C                          MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST:An (r)
               +     0.163          cell: ADLIB:GBM
  N/C                          MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST:YEn (f)
               +     0.690          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_YWn_GEast
  N/C                          MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB31:An (f)
               +     0.361          cell: ADLIB:RGB
  N/C                          MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB31:YR (r)
               +     0.608          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB31_rgbr_net_1
  N/C                          CORERISCV_AXI4_0/debugBusReqFifo/genblk1.reset_sync_reg[0]:CLK (r)
               -     0.415          Library recovery time: ADLIB:SLE
  N/C                          CORERISCV_AXI4_0/debugBusReqFifo/genblk1.reset_sync_reg[0]:ALn


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT to MSS_SUBSYSTEM_sb_0/CCC_0/GL0

No Path 

END SET MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT to MSS_SUBSYSTEM_sb_0/CCC_0/GL0

----------------------------------------------------

SET MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/CLK_CONFIG_APB to MSS_SUBSYSTEM_sb_0/CCC_0/GL0

No Path 

END SET MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/CLK_CONFIG_APB to MSS_SUBSYSTEM_sb_0/CCC_0/GL0

----------------------------------------------------

SET TCK to MSS_SUBSYSTEM_sb_0/CCC_0/GL0

No Path 

END SET TCK to MSS_SUBSYSTEM_sb_0/CCC_0/GL0

----------------------------------------------------

Clock Domain MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT

SET Register to Register

Path 1
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[9]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/ddr_settled:EN
  Delay (ns):                  3.000                                                                           
  Slack (ns):                  16.554                                                                          
  Arrival (ns):                12.265                                                                          
  Required (ns):               28.819                                                                          
  Setup (ns):                  0.394                                                                           
  Minimum Period (ns):         3.446                                                                           

Path 2
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[4]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/ddr_settled:EN
  Delay (ns):                  2.846                                                                           
  Slack (ns):                  16.722                                                                          
  Arrival (ns):                12.097                                                                          
  Required (ns):               28.819                                                                          
  Setup (ns):                  0.394                                                                           
  Minimum Period (ns):         3.278                                                                           

Path 3
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[5]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/ddr_settled:EN
  Delay (ns):                  2.757                                                                           
  Slack (ns):                  16.796                                                                          
  Arrival (ns):                12.023                                                                          
  Required (ns):               28.819                                                                          
  Setup (ns):                  0.394                                                                           
  Minimum Period (ns):         3.204                                                                           

Path 4
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[8]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/ddr_settled:EN
  Delay (ns):                  2.770                                                                           
  Slack (ns):                  16.798                                                                          
  Arrival (ns):                12.021                                                                          
  Required (ns):               28.819                                                                          
  Setup (ns):                  0.394                                                                           
  Minimum Period (ns):         3.202                                                                           

Path 5
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[2]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/ddr_settled:EN
  Delay (ns):                  2.739                                                                           
  Slack (ns):                  16.829                                                                          
  Arrival (ns):                11.990                                                                          
  Required (ns):               28.819                                                                          
  Setup (ns):                  0.394                                                                           
  Minimum Period (ns):         3.171                                                                           


Expanded Path 1
  From: MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[9]:CLK
  To: MSS_SUBSYSTEM_sb_0/CORERESETP_0/ddr_settled:EN
  data required time                             28.819    
  data arrival time                          -   12.265    
  slack                                          16.554    
  ________________________________________________________
  Data arrival time calculation
  0.000                        MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  0.000                        MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     1.042          net: MSS_SUBSYSTEM_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKOUT
  1.042                        MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.179          cell: ADLIB:RCOSC_25_50MHZ_FAB
  1.221                        MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     5.883          net: MSS_SUBSYSTEM_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  7.104                        MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.420          cell: ADLIB:GBM
  7.524                        MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.700          net: MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  8.224                        MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:An (f)
               +     0.372          cell: ADLIB:RGB
  8.596                        MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:YL (r)
               +     0.669          net: MSS_SUBSYSTEM_sb_0/FABOSC_0_RCOSC_25_50MHZ_O2F
  9.265                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[9]:CLK (r)
               +     0.127          cell: ADLIB:SLE
  9.392                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[9]:Q (f)
               +     0.806          net: MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[9]
  10.198                       MSS_SUBSYSTEM_sb_0/CORERESETP_0/ddr_settled4_7:B (f)
               +     0.338          cell: ADLIB:CFG4
  10.536                       MSS_SUBSYSTEM_sb_0/CORERESETP_0/ddr_settled4_7:Y (f)
               +     0.262          net: MSS_SUBSYSTEM_sb_0/CORERESETP_0/ddr_settled4_7
  10.798                       MSS_SUBSYSTEM_sb_0/CORERESETP_0/ddr_settled4:A (f)
               +     0.193          cell: ADLIB:CFG4
  10.991                       MSS_SUBSYSTEM_sb_0/CORERESETP_0/ddr_settled4:Y (f)
               +     1.274          net: MSS_SUBSYSTEM_sb_0/CORERESETP_0/ddr_settled4
  12.265                       MSS_SUBSYSTEM_sb_0/CORERESETP_0/ddr_settled:EN (f)
                                    
  12.265                       data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  20.000                       MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     1.042          net: MSS_SUBSYSTEM_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKOUT
  21.042                       MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.179          cell: ADLIB:RCOSC_25_50MHZ_FAB
  21.221                       MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     5.883          net: MSS_SUBSYSTEM_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  27.104                       MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.420          cell: ADLIB:GBM
  27.524                       MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.700          net: MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  28.224                       MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:An (f)
               +     0.372          cell: ADLIB:RGB
  28.596                       MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:YL (r)
               +     0.617          net: MSS_SUBSYSTEM_sb_0/FABOSC_0_RCOSC_25_50MHZ_O2F
  29.213                       MSS_SUBSYSTEM_sb_0/CORERESETP_0/ddr_settled:CLK (r)
               -     0.394          Library setup time: ADLIB:SLE
  28.819                       MSS_SUBSYSTEM_sb_0/CORERESETP_0/ddr_settled:EN
                                    
  28.819                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[10]:ALn
  Delay (ns):                  4.169                                                                           
  Slack (ns):                  15.418                                                                          
  Arrival (ns):                13.398                                                                          
  Required (ns):               28.816                                                                          
  Recovery (ns):               0.415                                                                           
  Minimum Period (ns):         4.582                                                                           
  Skew (ns):                   -0.002                                                                          

Path 2
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[6]:ALn
  Delay (ns):                  4.169                                                                           
  Slack (ns):                  15.418                                                                          
  Arrival (ns):                13.398                                                                          
  Required (ns):               28.816                                                                          
  Recovery (ns):               0.415                                                                           
  Minimum Period (ns):         4.582                                                                           
  Skew (ns):                   -0.002                                                                          

Path 3
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[2]:ALn
  Delay (ns):                  4.169                                                                           
  Slack (ns):                  15.418                                                                          
  Arrival (ns):                13.398                                                                          
  Required (ns):               28.816                                                                          
  Recovery (ns):               0.415                                                                           
  Minimum Period (ns):         4.582                                                                           
  Skew (ns):                   -0.002                                                                          

Path 4
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[4]:ALn
  Delay (ns):                  4.169                                                                           
  Slack (ns):                  15.418                                                                          
  Arrival (ns):                13.398                                                                          
  Required (ns):               28.816                                                                          
  Recovery (ns):               0.415                                                                           
  Minimum Period (ns):         4.582                                                                           
  Skew (ns):                   -0.002                                                                          

Path 5
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[8]:ALn
  Delay (ns):                  4.169                                                                           
  Slack (ns):                  15.418                                                                          
  Arrival (ns):                13.398                                                                          
  Required (ns):               28.816                                                                          
  Recovery (ns):               0.415                                                                           
  Minimum Period (ns):         4.582                                                                           
  Skew (ns):                   -0.002                                                                          


Expanded Path 1
  From: MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc:CLK
  To: MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[10]:ALn
  data required time                             28.816    
  data arrival time                          -   13.398    
  slack                                          15.418    
  ________________________________________________________
  Data arrival time calculation
  0.000                        MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  0.000                        MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     1.042          net: MSS_SUBSYSTEM_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKOUT
  1.042                        MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.179          cell: ADLIB:RCOSC_25_50MHZ_FAB
  1.221                        MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     5.883          net: MSS_SUBSYSTEM_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  7.104                        MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.420          cell: ADLIB:GBM
  7.524                        MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.703          net: MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  8.227                        MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB1:An (f)
               +     0.372          cell: ADLIB:RGB
  8.599                        MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB1:YL (r)
               +     0.630          net: MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB1_rgbl_net_1
  9.229                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc:CLK (r)
               +     0.102          cell: ADLIB:SLE
  9.331                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc:Q (r)
               +     1.870          net: MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc_0
  11.201                       MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNI4N5C:An (f)
               +     0.420          cell: ADLIB:GBM
  11.621                       MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNI4N5C:YEn (f)
               +     0.706          net: MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNI4N5C/U0_YWn_GEast
  12.327                       MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNI4N5C/U0_RGB1:An (f)
               +     0.372          cell: ADLIB:RGB
  12.699                       MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNI4N5C/U0_RGB1:YL (r)
               +     0.699          net: MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc
  13.398                       MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[10]:ALn (r)
                                    
  13.398                       data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  20.000                       MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     1.042          net: MSS_SUBSYSTEM_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKOUT
  21.042                       MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.179          cell: ADLIB:RCOSC_25_50MHZ_FAB
  21.221                       MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     5.883          net: MSS_SUBSYSTEM_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  27.104                       MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.420          cell: ADLIB:GBM
  27.524                       MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.700          net: MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  28.224                       MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:An (f)
               +     0.372          cell: ADLIB:RGB
  28.596                       MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:YL (r)
               +     0.635          net: MSS_SUBSYSTEM_sb_0/FABOSC_0_RCOSC_25_50MHZ_O2F
  29.231                       MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[10]:CLK (r)
               -     0.415          Library recovery time: ADLIB:SLE
  28.816                       MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[10]:ALn
                                    
  28.816                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET MSS_SUBSYSTEM_sb_0/CCC_0/GL0 to MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT

No Path 

END SET MSS_SUBSYSTEM_sb_0/CCC_0/GL0 to MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT

----------------------------------------------------

Clock Domain MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/CLK_CONFIG_APB

SET Register to Register

Path 1
  From:                        MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:CLK_CONFIG_APB
  To:                          MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY:EN
  Delay (ns):                  3.191                                                                           
  Slack (ns):                  4.009                                                                           
  Arrival (ns):                3.191                                                                           
  Required (ns):               7.200                                                                           
  Setup (ns):                  0.394                                                                           
  Minimum Period (ns):         -4.009                                                                          

Path 2
  From:                        MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:CLK_CONFIG_APB
  To:                          MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/state[0]:D
  Delay (ns):                  2.577                                                                           
  Slack (ns):                  4.707                                                                           
  Arrival (ns):                2.577                                                                           
  Required (ns):               7.284                                                                           
  Setup (ns):                  0.298                                                                           
  Minimum Period (ns):         -4.707                                                                          

Path 3
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/psel:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[7]:D
  Delay (ns):                  3.821                                                                           
  Slack (ns):                  19.557                                                                          
  Arrival (ns):                11.833                                                                          
  Required (ns):               31.390                                                                          
  Setup (ns):                  0.298                                                                           
  Minimum Period (ns):         9.080                                                                           

Path 4
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/psel:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[13]:D
  Delay (ns):                  3.820                                                                           
  Slack (ns):                  19.573                                                                          
  Arrival (ns):                11.832                                                                          
  Required (ns):               31.405                                                                          
  Setup (ns):                  0.298                                                                           
  Minimum Period (ns):         9.048                                                                           

Path 5
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/psel:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[6]:D
  Delay (ns):                  3.819                                                                           
  Slack (ns):                  19.573                                                                          
  Arrival (ns):                11.831                                                                          
  Required (ns):               31.404                                                                          
  Setup (ns):                  0.298                                                                           
  Minimum Period (ns):         9.048                                                                           


Expanded Path 1
  From: MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:CLK_CONFIG_APB
  To: MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY:EN
  data required time                             7.200     
  data arrival time                          -   3.191     
  slack                                          4.009     
  ________________________________________________________
  Data arrival time calculation
  0.000                        MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  0.000                        MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:CLK_CONFIG_APB (r)
               +     0.365          cell: ADLIB:MSS_120_IP
  0.365                        MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:PER2_FABRIC_PENABLE (r)
               +     1.807          net: MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_TMP_0_FIC_2_APB_MASTER_PENABLE
  2.172                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/next_state4:A (r)
               +     0.168          cell: ADLIB:CFG2
  2.340                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/next_state4:Y (f)
               +     0.117          net: MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/next_state4
  2.457                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0:C (f)
               +     0.102          cell: ADLIB:CFG4
  2.559                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0:Y (f)
               +     0.632          net: MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0
  3.191                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY:EN (f)
                                    
  3.191                        data arrival time
  ________________________________________________________
  Data required time calculation
  0.000                        MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  0.000                        MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:CLK_CONFIG_APB (r)
               +     5.457          net: MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/CLK_CONFIG_APB
  5.457                        MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST_RNI1HN6:An (f)
               +     0.420          cell: ADLIB:GBM
  5.877                        MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST_RNI1HN6:YEn (f)
               +     0.694          net: MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST_RNI1HN6/U0_YWn_GEast
  6.571                        MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST_RNI1HN6/U0_RGB1_RGB0:An (f)
               +     0.372          cell: ADLIB:RGB
  6.943                        MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST_RNI1HN6/U0_RGB1_RGB0:YR (r)
               +     0.651          net: MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST_RNI1HN6/U0_RGB1_RGB0_rgbr_net_1
  7.594                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY:CLK (r)
               -     0.394          Library setup time: ADLIB:SLE
  7.200                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY:EN
                                    
  7.200                        data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET MSS_SUBSYSTEM_sb_0/CCC_0/GL0 to MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/CLK_CONFIG_APB

No Path 

END SET MSS_SUBSYSTEM_sb_0/CCC_0/GL0 to MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/CLK_CONFIG_APB

----------------------------------------------------

Clock Domain TCK

SET Register to Register

Path 1
  From:                        COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/utdo:CLK
  To:                          COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):                  4.511                                                                           
  Slack (ns):                  68.402                                                                          
  Arrival (ns):                14.606                                                                          
  Required (ns):               83.008                                                                          
  Setup (ns):                  0.322                                                                           
  Minimum Period (ns):         29.858                                                                          

Path 2
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/irReg_ret[1]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/busyReg:EN
  Delay (ns):                  3.934                                                                           
  Slack (ns):                  77.476                                                                          
  Arrival (ns):                16.406                                                                          
  Required (ns):               93.882                                                                          
  Setup (ns):                  0.394                                                                           
  Minimum Period (ns):         11.727                                                                          

Path 3
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/irReg_ret[4]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/busyReg:EN
  Delay (ns):                  3.855                                                                           
  Slack (ns):                  77.594                                                                          
  Arrival (ns):                16.288                                                                          
  Required (ns):               93.882                                                                          
  Setup (ns):                  0.394                                                                           
  Minimum Period (ns):         11.491                                                                          

Path 4
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/irReg_ret_4:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/busyReg:EN
  Delay (ns):                  3.735                                                                           
  Slack (ns):                  77.676                                                                          
  Arrival (ns):                16.206                                                                          
  Required (ns):               93.882                                                                          
  Setup (ns):                  0.394                                                                           
  Minimum Period (ns):         11.327                                                                          

Path 5
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/irReg_ret[3]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/busyReg:EN
  Delay (ns):                  3.734                                                                           
  Slack (ns):                  77.688                                                                          
  Arrival (ns):                16.194                                                                          
  Required (ns):               93.882                                                                          
  Setup (ns):                  0.394                                                                           
  Minimum Period (ns):         11.303                                                                          


Expanded Path 1
  From: COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/utdo:CLK
  To: COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:UTDO
  data required time                             83.008    
  data arrival time                          -   14.606    
  slack                                          68.402    
  ________________________________________________________
  Data arrival time calculation
  0.000                        TCK
               +     0.000          Clock source
  0.000                        TCK (r)
               +     0.000          net: TCK
  0.000                        COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TCK (r)
               +     0.046          cell: ADLIB:UJTAG_SYSRESET_FF_IP
  0.046                        COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:UDRCK (r)
               +     7.911          net: COREJTAGDEBUG_0/iUDRCK
  7.957                        COREJTAGDEBUG_0/genblk1.udrck_clkint:An (f)
               +     0.420          cell: ADLIB:GBM
  8.377                        COREJTAGDEBUG_0/genblk1.udrck_clkint:YEn (f)
               +     0.695          net: COREJTAGDEBUG_0/genblk1_udrck_clkint/U0_YWn_GEast
  9.072                        COREJTAGDEBUG_0/genblk1_udrck_clkint/U0_RGB1_RGB0:An (f)
               +     0.372          cell: ADLIB:RGB
  9.444                        COREJTAGDEBUG_0/genblk1_udrck_clkint/U0_RGB1_RGB0:YR (r)
               +     0.651          net: COREJTAGDEBUG_0/genblk1_udrck_clkint/U0_RGB1_RGB0_rgbr_net_1
  10.095                       COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/utdo:CLK (r)
               +     0.127          cell: ADLIB:SLE
  10.222                       COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/utdo:Q (f)
               +     4.087          net: COREJTAGDEBUG_0/UTDO_INT
  14.309                       COREJTAGDEBUG_0/genblk1.UJTAG_0/IP_INTERFACE_0:A (f)
               +     0.234          cell: ADLIB:IP_INTERFACE
  14.543                       COREJTAGDEBUG_0/genblk1.UJTAG_0/IP_INTERFACE_0:IPA (f)
               +     0.063          net: COREJTAGDEBUG_0/genblk1_UJTAG_0/UTDO_net
  14.606                       COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:UTDO (f)
                                    
  14.606                       data arrival time
  ________________________________________________________
  Data required time calculation
  83.330                       TCK
               +     0.000          Clock source
  83.330                       TCK (f)
               +     0.000          net: TCK
  83.330                       COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TCK (f)
               -     0.322          Library setup time: ADLIB:UJTAG_SYSRESET_FF_IP
  83.008                       COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:UTDO
                                    
  83.008                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                        TDI
  To:                          COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TDI
  Delay (ns):                  0.000                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                0.000                                                                           
  Required (ns):                                                                                               
  Setup (ns):                  0.321                                                                           
  External Setup (ns):         0.321                                                                           

Path 2
  From:                        TMS
  To:                          COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TMS
  Delay (ns):                  0.000                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                0.000                                                                           
  Required (ns):                                                                                               
  Setup (ns):                  0.321                                                                           
  External Setup (ns):         0.321                                                                           

Path 3
  From:                        TDI
  To:                          COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state[2]:D
  Delay (ns):                  9.071                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                9.071                                                                           
  Required (ns):                                                                                               
  Setup (ns):                  0.298                                                                           
  External Setup (ns):         -0.414                                                                          

Path 4
  From:                        TRSTB
  To:                          COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state[2]:D
  Delay (ns):                  9.004                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                9.004                                                                           
  Required (ns):                                                                                               
  Setup (ns):                  0.298                                                                           
  External Setup (ns):         -0.481                                                                          

Path 5
  From:                        TDI
  To:                          COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state[1]:D
  Delay (ns):                  9.029                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                9.029                                                                           
  Required (ns):                                                                                               
  Setup (ns):                  0.298                                                                           
  External Setup (ns):         -0.487                                                                          


Expanded Path 1
  From: TDI
  To: COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TDI
  data required time                             N/C       
  data arrival time                          -   0.000     
  slack                                          N/C       
  ________________________________________________________
  Data arrival time calculation
  0.000                        TDI (r)
               +     0.000          net: TDI
  0.000                        COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TDI (r)
                                    
  0.000                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          TCK
               +     0.000          Clock source
  N/C                          TCK (r)
               +     0.000          net: TCK
  N/C                          COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TCK (r)
               -     0.321          Library setup time: ADLIB:UJTAG_SYSRESET_FF_IP
  N/C                          COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TDI


END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                        TRSTB
  To:                          COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TRSTB
  Delay (ns):                  0.000                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                0.000                                                                           
  Required (ns):                                                                                               
  Recovery (ns):               0.321                                                                           
  External Recovery (ns):      0.321                                                                           

Path 2
  From:                        TRSTB
  To:                          COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/pauselow:ALn
  Delay (ns):                  8.413                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                8.413                                                                           
  Required (ns):                                                                                               
  Recovery (ns):               0.415                                                                           
  External Recovery (ns):      -0.958                                                                          

Path 3
  From:                        TRSTB
  To:                          COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/tckgo:ALn
  Delay (ns):                  8.413                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                8.413                                                                           
  Required (ns):                                                                                               
  Recovery (ns):               0.415                                                                           
  External Recovery (ns):      -0.958                                                                          

Path 4
  From:                        TRSTB
  To:                          COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state[0]:ALn
  Delay (ns):                  8.413                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                8.413                                                                           
  Required (ns):                                                                                               
  Recovery (ns):               0.415                                                                           
  External Recovery (ns):      -0.968                                                                          

Path 5
  From:                        TRSTB
  To:                          COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state_ret_3:ALn
  Delay (ns):                  8.415                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                8.415                                                                           
  Required (ns):                                                                                               
  Recovery (ns):               0.415                                                                           
  External Recovery (ns):      -0.970                                                                          


Expanded Path 1
  From: TRSTB
  To: COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TRSTB
  data required time                             N/C       
  data arrival time                          -   0.000     
  slack                                          N/C       
  ________________________________________________________
  Data arrival time calculation
  0.000                        TRSTB (r)
               +     0.000          net: TRSTB
  0.000                        COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TRSTB (r)
                                    
  0.000                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          TCK
               +     0.000          Clock source
  N/C                          TCK (r)
               +     0.000          net: TCK
  N/C                          COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TCK (r)
               -     0.321          Library recovery time: ADLIB:UJTAG_SYSRESET_FF_IP
  N/C                          COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TRSTB


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET MSS_SUBSYSTEM_sb_0/CCC_0/GL0 to TCK

No Path 

END SET MSS_SUBSYSTEM_sb_0/CCC_0/GL0 to TCK

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

Path 1
  From:                        TCK
  To:                          TDO
  Delay (ns):                  0.047                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                0.047                                                                           
  Required (ns):                                                                                               


Expanded Path 1
  From: TCK
  To: TDO
  data required time                             N/C       
  data arrival time                          -   0.047     
  slack                                          N/C       
  ________________________________________________________
  Data arrival time calculation
  0.000                        TCK (f)
               +     0.000          net: TCK
  0.000                        COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TCK (f)
               +     0.047          cell: ADLIB:UJTAG_SYSRESET_FF_IP
  0.047                        COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TDO (f)
               +     0.000          net: TDO
  0.047                        TDO (f)
                                    
  0.047                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          TCK (f)
                                    
  N/C                          TDO (f)
                                    
  N/C                          data required time


END SET Input to Output

----------------------------------------------------

Path set User Sets

