# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Step1.srcs/sources_1/new/Step1.vhd" \
"../../../../Step1.srcs/sources_1/new/Tb_DFF.vhd" \

# Do not sort compile order
nosort
