{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09071,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09618,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00929155,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00892636,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00441796,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00892636,
	"finish__design__instance__count__class:buffer": 14,
	"finish__design__instance__area__class:buffer": 25.536,
	"finish__design__instance__count__class:clock_buffer": 5,
	"finish__design__instance__area__class:clock_buffer": 6.65,
	"finish__design__instance__count__class:timing_repair_buffer": 97,
	"finish__design__instance__area__class:timing_repair_buffer": 103.474,
	"finish__design__instance__count__class:inverter": 85,
	"finish__design__instance__area__class:inverter": 60.914,
	"finish__design__instance__count__class:clock_inverter": 3,
	"finish__design__instance__area__class:clock_inverter": 2.66,
	"finish__design__instance__count__class:sequential_cell": 35,
	"finish__design__instance__area__class:sequential_cell": 158.802,
	"finish__design__instance__count__class:multi_input_combinational_cell": 369,
	"finish__design__instance__area__class:multi_input_combinational_cell": 483.322,
	"finish__design__instance__count": 608,
	"finish__design__instance__area": 841.358,
	"finish__timing__setup__tns": -1.12436,
	"finish__timing__setup__ws": -0.0620584,
	"finish__clock__skew__setup": 0.00148861,
	"finish__clock__skew__hold": 0.00148861,
	"finish__timing__drv__max_slew_limit": 0.758529,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.777946,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 44,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00175024,
	"finish__power__switching__total": 0.00145783,
	"finish__power__leakage__total": 2.28615e-05,
	"finish__power__total": 0.00323094,
	"finish__design__io": 54,
	"finish__design__die__area": 1323.5,
	"finish__design__core__area": 1149.12,
	"finish__design__instance__count": 656,
	"finish__design__instance__area": 854.126,
	"finish__design__instance__count__stdcell": 656,
	"finish__design__instance__area__stdcell": 854.126,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.743287,
	"finish__design__instance__utilization__stdcell": 0.743287,
	"finish__design__rows": 24,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 24,
	"finish__design__sites": 4320,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 4320,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}