{"151LA": {"printInScheduleOfClasses": true, "meetings": [{"dayAbbrvs": "We", "location": {"code": "CORY125", "description": "Cory 125"}, "endTime": "19:59:00", "instructors": [], "startTime": "17:00:00", "days": {"Friday": false, "Wednesday": true, "Tuesday": false, "Sunday": false, "Thursday": false, "Saturday": false, "Monday": false}}], "title": "Application Specific Integrated Circuits Laboratory", "displayName": "EECS 151LA", "description": "This lab lays the foundation of modern digital design by first presenting the scripting and hardware description language base for specification of digital systems and interactions with tool flows. The labs are centered on a large design with the focus on rapid design space exploration. The lab exercises culminate with a project design, e.g., implementation of a three-stage RISC-V processor with a register file and caches. The design is mapped to simulation and layout specification.", "units": {"value": {"units": 2.0}, "type": "fixed"}, "id": 26820, "sections": [{"printInScheduleOfClasses": true, "enrolled": 8, "waitlisted": 0, "enrollCapacity": 20, "id": 26820, "status": {"code": "O", "description": "Open"}, "meetings": [{"dayAbbrvs": "We", "location": {"code": "CORY125", "description": "Cory 125"}, "endTime": "19:59:00", "instructors": [], "startTime": "17:00:00", "days": {"Friday": false, "Wednesday": true, "Tuesday": false, "Sunday": false, "Thursday": false, "Saturday": false, "Monday": false}}], "associatedPrimarySectionId": 26820, "waitlistCapacity": 5, "number": "101", "isPrimary": true, "type": "LAB"}]}, "151LB": {"printInScheduleOfClasses": true, "meetings": [{"dayAbbrvs": "Tu", "location": {"code": "CORY125", "description": "Cory 125"}, "endTime": "19:59:00", "instructors": [], "startTime": "17:00:00", "days": {"Friday": false, "Wednesday": false, "Tuesday": true, "Sunday": false, "Thursday": false, "Saturday": false, "Monday": false}}], "title": "Application Specific Integrated Circuits Laboratory", "displayName": "EECS 151LB", "description": "This lab covers the design of modern digital systems with Field-Programmable Gate Array (FPGA) platforms.  A series of lab exercises provide the background and practice of digital design using a modern FPGA design tool flow.  Digital synthesis, partitioning, placement, routing, and simulation tools for FPGAs are covered in detail.  The labs exercises culminate with a large design project, e.g., an implementation of a full three-stage RISC-V processor system, with caches, graphics acceleration, and external peripheral components.  The design is mapped and demonstrated on an FPGA hardware platform.", "units": {"value": {"units": 2.0}, "type": "fixed"}, "id": 26822, "sections": [{"printInScheduleOfClasses": true, "enrolled": 11, "waitlisted": 0, "enrollCapacity": 20, "id": 26822, "status": {"code": "O", "description": "Open"}, "meetings": [{"dayAbbrvs": "Tu", "location": {"code": "CORY125", "description": "Cory 125"}, "endTime": "19:59:00", "instructors": [], "startTime": "17:00:00", "days": {"Friday": false, "Wednesday": false, "Tuesday": true, "Sunday": false, "Thursday": false, "Saturday": false, "Monday": false}}], "associatedPrimarySectionId": 26822, "waitlistCapacity": 5, "number": "101", "isPrimary": true, "type": "LAB"}, {"printInScheduleOfClasses": true, "enrolled": 13, "waitlisted": 0, "enrollCapacity": 20, "id": 26823, "status": {"code": "O", "description": "Open"}, "meetings": [{"dayAbbrvs": "We", "location": {"code": "CORY125", "description": "Cory 125"}, "endTime": "16:59:00", "instructors": [], "startTime": "14:00:00", "days": {"Friday": false, "Wednesday": true, "Tuesday": false, "Sunday": false, "Thursday": false, "Saturday": false, "Monday": false}}], "associatedPrimarySectionId": 26823, "waitlistCapacity": 5, "number": "102", "isPrimary": true, "type": "LAB"}]}, "251LA": {"printInScheduleOfClasses": true, "meetings": [{"dayAbbrvs": "We", "location": {"code": "CORY125", "description": "Cory 125"}, "endTime": "19:59:00", "instructors": [], "startTime": "17:00:00", "days": {"Friday": false, "Wednesday": true, "Tuesday": false, "Sunday": false, "Thursday": false, "Saturday": false, "Monday": false}}], "title": "Introduction to Digital Design and Integrated Circuits Lab", "displayName": "EECS 251LA", "description": "This lab lays the foundation of modern digital design by first presenting the scripting and hardware description language base for specification of digital systems and interactions with tool flows. The labs are centered on a large design with the focus on rapid design space exploration. The lab exercises culminate with a project design, e.g. implementation of a 3-stage RISC-V processor with a register file and caches. The design is mapped to simulation and layout specification.", "units": {"value": {"units": 2.0}, "type": "fixed"}, "id": 26828, "sections": [{"printInScheduleOfClasses": true, "enrolled": 2, "waitlisted": 0, "enrollCapacity": 20, "id": 26828, "status": {"code": "O", "description": "Open"}, "meetings": [{"dayAbbrvs": "We", "location": {"code": "CORY125", "description": "Cory 125"}, "endTime": "19:59:00", "instructors": [], "startTime": "17:00:00", "days": {"Friday": false, "Wednesday": true, "Tuesday": false, "Sunday": false, "Thursday": false, "Saturday": false, "Monday": false}}], "associatedPrimarySectionId": 26828, "waitlistCapacity": 5, "number": "101", "isPrimary": true, "type": "LAB"}]}, "251LB": {"printInScheduleOfClasses": true, "meetings": [{"dayAbbrvs": "Tu", "location": {"code": "CORY125", "description": "Cory 125"}, "endTime": "19:59:00", "instructors": [], "startTime": "17:00:00", "days": {"Friday": false, "Wednesday": false, "Tuesday": true, "Sunday": false, "Thursday": false, "Saturday": false, "Monday": false}}], "title": "Introduction to Digital Design and Integrated Circuits", "displayName": "EECS 251LB", "description": "This lab covers the design of modern digital systems with Field-Programmable Gate Array (FPGA) platforms.  A series of lab exercises provide the background and practice of digital design using a modern FPGA design tool flow.  Digital synthesis, partitioning, placement, routing, and simulation tools for FPGAs are covered in detail.  The labs exercises culminate with a large design project, e.g., an implementation of a full 3-stage RISC-V processor system, with caches, graphics acceleration, and external peripheral components.  The design is mapped and demonstrated on an FPGA hardware platform.", "units": {"value": {"units": 2.0}, "type": "fixed"}, "id": 26830, "sections": [{"printInScheduleOfClasses": true, "enrolled": 0, "waitlisted": 0, "enrollCapacity": 20, "id": 26830, "status": {"code": "O", "description": "Open"}, "meetings": [{"dayAbbrvs": "Tu", "location": {"code": "CORY125", "description": "Cory 125"}, "endTime": "19:59:00", "instructors": [], "startTime": "17:00:00", "days": {"Friday": false, "Wednesday": false, "Tuesday": true, "Sunday": false, "Thursday": false, "Saturday": false, "Monday": false}}], "associatedPrimarySectionId": 26830, "waitlistCapacity": 5, "number": "101", "isPrimary": true, "type": "LAB"}, {"printInScheduleOfClasses": true, "enrolled": 2, "waitlisted": 0, "enrollCapacity": 20, "id": 26831, "status": {"code": "O", "description": "Open"}, "meetings": [{"dayAbbrvs": "We", "location": {"code": "CORY125", "description": "Cory 125"}, "endTime": "16:59:00", "instructors": [], "startTime": "14:00:00", "days": {"Friday": false, "Wednesday": true, "Tuesday": false, "Sunday": false, "Thursday": false, "Saturday": false, "Monday": false}}], "associatedPrimarySectionId": 26831, "waitlistCapacity": 5, "number": "102", "isPrimary": true, "type": "LAB"}]}, "151": {"printInScheduleOfClasses": true, "meetings": [{"dayAbbrvs": "TuTh", "location": {"code": "DWIN182", "description": "Dwinelle 182"}, "endTime": "13:59:00", "instructors": [{"name": "Elad  Alon", "role": "1-TIC"}], "startTime": "12:30:00", "days": {"Friday": false, "Wednesday": false, "Tuesday": true, "Sunday": false, "Thursday": true, "Saturday": false, "Monday": false}}], "title": "Introduction to Digital Design and Integrated Circuits", "displayName": "EECS 151", "description": "An introduction to digital and system design. The material provides a top-down view of the principles, components, and methodologies for large scale digital system design. The underlying CMOS devices and manufacturing technologies are introduced, but quickly abstracted to higher-levels to focus the class on design of larger digital modules for both FPGAs (field programmable gate arrays) and ASICs (application specific integrated circuits). The class includes extensive use of industrial grade design automation and verification tools for assignments, labs and projects.  \nThe class has two lab options: ASIC Lab (EECS 151LA) and FPGA Lab (EECS 151LB). Students must enroll in at least one of the labs concurrently with the class.", "units": {"value": {"units": 3.0}, "type": "fixed"}, "id": 26817, "sections": [{"printInScheduleOfClasses": true, "enrolled": 31, "waitlisted": 3, "enrollCapacity": 31, "id": 26817, "status": {"code": "C", "description": "Closed"}, "meetings": [{"dayAbbrvs": "TuTh", "location": {"code": "DWIN182", "description": "Dwinelle 182"}, "endTime": "13:59:00", "instructors": [{"name": "Elad  Alon", "role": "1-TIC"}], "startTime": "12:30:00", "days": {"Friday": false, "Wednesday": false, "Tuesday": true, "Sunday": false, "Thursday": true, "Saturday": false, "Monday": false}}], "associatedPrimarySectionId": 26817, "waitlistCapacity": 10, "number": "001", "isPrimary": true, "type": "LEC"}, {"printInScheduleOfClasses": true, "enrolled": 30, "waitlisted": 3, "enrollCapacity": 33, "id": 26818, "status": {"code": "O", "description": "Open"}, "meetings": [{"dayAbbrvs": "Fr", "location": {"code": "CORY521", "description": "Cory 521"}, "endTime": "10:59:00", "instructors": [], "startTime": "10:00:00", "days": {"Friday": true, "Wednesday": false, "Tuesday": false, "Sunday": false, "Thursday": false, "Saturday": false, "Monday": false}}], "associatedPrimarySectionId": 26817, "waitlistCapacity": 6, "number": "201", "isPrimary": false, "type": "DIS"}]}, "251A": {"printInScheduleOfClasses": true, "meetings": [{"dayAbbrvs": "TuTh", "location": {"code": "DWIN182", "description": "Dwinelle 182"}, "endTime": "13:59:00", "instructors": [{"name": "Elad  Alon", "role": "1-TIC"}], "startTime": "12:30:00", "days": {"Friday": false, "Wednesday": false, "Tuesday": true, "Sunday": false, "Thursday": true, "Saturday": false, "Monday": false}}], "title": "Introduction to Digital Design and Integrated Circuits", "displayName": "EECS 251A", "description": "An introduction to digital circuit and system design. The material provides a top-down view of the principles, components, and methodologies for large scale digital system design. The underlying CMOS devices and manufacturing technologies are introduced, but quickly abstracted to higher levels to focus the class on design of larger digital modules for both FPGAs (field programmable gate arrays) and ASICs (application specific integrated circuits). The class includes extensive use of industrial grade design automation and verification tools for assignments, labs, and projects.", "units": {"value": {"units": 3.0}, "type": "fixed"}, "id": 26825, "sections": [{"printInScheduleOfClasses": true, "enrolled": 2, "waitlisted": 0, "enrollCapacity": 33, "id": 26825, "status": {"code": "O", "description": "Open"}, "meetings": [{"dayAbbrvs": "TuTh", "location": {"code": "DWIN182", "description": "Dwinelle 182"}, "endTime": "13:59:00", "instructors": [{"name": "Elad  Alon", "role": "1-TIC"}], "startTime": "12:30:00", "days": {"Friday": false, "Wednesday": false, "Tuesday": true, "Sunday": false, "Thursday": true, "Saturday": false, "Monday": false}}], "associatedPrimarySectionId": 26825, "waitlistCapacity": 10, "number": "001", "isPrimary": true, "type": "LEC"}, {"printInScheduleOfClasses": true, "enrolled": 2, "waitlisted": 0, "enrollCapacity": 33, "id": 26826, "status": {"code": "O", "description": "Open"}, "meetings": [{"dayAbbrvs": "Fr", "location": {"code": "CORY521", "description": "Cory 521"}, "endTime": "10:59:00", "instructors": [], "startTime": "10:00:00", "days": {"Friday": true, "Wednesday": false, "Tuesday": false, "Sunday": false, "Thursday": false, "Saturday": false, "Monday": false}}], "associatedPrimarySectionId": 26825, "waitlistCapacity": 5, "number": "101", "isPrimary": false, "type": "DIS"}]}}