
*** Running vivado
    with args -log FIR_filter.vds -m64 -mode batch -messageDb vivado.pb -notrace -source FIR_filter.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source FIR_filter.tcl -notrace
Command: synth_design -top FIR_filter -part xc7a200tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 297.305 ; gain = 125.203
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FIR_filter' [F:/VIVADO_program/FIR_filter_U060/FIR_filter/FIR_filter.v:2]
INFO: [Synth 8-638] synthesizing module 'div_clk' [F:/VIVADO_program/FIR_filter_U060/FIR_filter/div_clk.v:2]
INFO: [Synth 8-256] done synthesizing module 'div_clk' (1#1) [F:/VIVADO_program/FIR_filter_U060/FIR_filter/div_clk.v:2]
INFO: [Synth 8-638] synthesizing module 'sin_noise' [F:/VIVADO_program/FIR_filter_U060/FIR_filter/sin_noise.v:2]
INFO: [Synth 8-638] synthesizing module 'sin_wave' [F:/VIVADO_program/FIR_filter_U060/FIR_filter/sin_wave.v:2]
INFO: [Synth 8-226] default block is never used [F:/VIVADO_program/FIR_filter_U060/FIR_filter/sin_wave.v:28]
INFO: [Synth 8-256] done synthesizing module 'sin_wave' (2#1) [F:/VIVADO_program/FIR_filter_U060/FIR_filter/sin_wave.v:2]
INFO: [Synth 8-256] done synthesizing module 'sin_noise' (3#1) [F:/VIVADO_program/FIR_filter_U060/FIR_filter/sin_noise.v:2]
INFO: [Synth 8-638] synthesizing module 'FIR' [F:/VIVADO_program/FIR_filter_U060/FIR_filter/FIR.v:2]
INFO: [Synth 8-256] done synthesizing module 'FIR' (4#1) [F:/VIVADO_program/FIR_filter_U060/FIR_filter/FIR.v:2]
INFO: [Synth 8-256] done synthesizing module 'FIR_filter' (5#1) [F:/VIVADO_program/FIR_filter_U060/FIR_filter/FIR_filter.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 331.289 ; gain = 159.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 331.289 ; gain = 159.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 331.289 ; gain = 159.188
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbv676-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 358.742 ; gain = 186.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module div_clk 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sin_wave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module sin_noise 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module FIR 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 496.191 ; gain = 324.090
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP i_FIR/mul_data_4, operation Mode is: (D+A)*(B:0x117).
DSP Report: operator i_FIR/mul_data_4 is absorbed into DSP i_FIR/mul_data_4.
DSP Report: operator i_FIR/mul_data_40 is absorbed into DSP i_FIR/mul_data_4.
DSP Report: Generating DSP i_FIR/add_data0, operation Mode is: PCIN+(D+A)*(B:0x9).
DSP Report: operator i_FIR/add_data0 is absorbed into DSP i_FIR/add_data0.
DSP Report: operator i_FIR/mul_data_1 is absorbed into DSP i_FIR/add_data0.
DSP Report: operator i_FIR/mul_data_10 is absorbed into DSP i_FIR/add_data0.
DSP Report: Generating DSP i_FIR/add_data0, operation Mode is: PCIN+(D+A)*(B:0xa4).
DSP Report: operator i_FIR/add_data0 is absorbed into DSP i_FIR/add_data0.
DSP Report: operator i_FIR/mul_data_3 is absorbed into DSP i_FIR/add_data0.
DSP Report: operator i_FIR/mul_data_30 is absorbed into DSP i_FIR/add_data0.
DSP Report: Generating DSP i_FIR/add_data0, operation Mode is: PCIN+(D+A)*(B:0x30).
DSP Report: operator i_FIR/add_data0 is absorbed into DSP i_FIR/add_data0.
DSP Report: operator i_FIR/mul_data_2 is absorbed into DSP i_FIR/add_data0.
DSP Report: operator i_FIR/mul_data_20 is absorbed into DSP i_FIR/add_data0.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 516.820 ; gain = 344.719
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 516.820 ; gain = 344.719

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|sin_wave    | rom        | 32x8          | LUT            | 
|FIR_filter  | rom        | 32x8          | LUT            | 
|FIR_filter  | rom__2     | 32x8          | LUT            | 
+------------+------------+---------------+----------------+


DSP:
+------------+---------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping         | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FIR         | (D+A)*(B:0x117)     | No           | 10     | 9      | 48     | 10     | 20     | 0    | 0    | 1    | 0    | 0     | 0    | 0    | 
|FIR         | PCIN+(D+A)*(B:0x9)  | No           | 10     | 4      | 20     | 10     | 21     | 0    | 0    | 1    | 0    | 0     | 0    | 0    | 
|FIR         | PCIN+(D+A)*(B:0xa4) | No           | 10     | 8      | 21     | 10     | 21     | 0    | 0    | 1    | 0    | 0     | 0    | 0    | 
|FIR         | PCIN+(D+A)*(B:0x30) | No           | 10     | 6      | 21     | 10     | 21     | 0    | 0    | 1    | 0    | 0     | 0    | 0    | 
+------------+---------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 518.012 ; gain = 345.910
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 518.012 ; gain = 345.910

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 518.012 ; gain = 345.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 518.637 ; gain = 346.535
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 518.637 ; gain = 346.535

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 518.637 ; gain = 346.535
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 518.637 ; gain = 346.535
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 518.637 ; gain = 346.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 518.637 ; gain = 346.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 518.637 ; gain = 346.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 518.637 ; gain = 346.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 518.637 ; gain = 346.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     2|
|2     |CARRY4  |    49|
|3     |DSP48E1 |     4|
|4     |LUT1    |    31|
|5     |LUT2    |    83|
|6     |LUT3    |    49|
|7     |LUT4    |    87|
|8     |LUT5    |    51|
|9     |LUT6    |    64|
|10    |FDCE    |   104|
|11    |FDRE    |    41|
|12    |FDSE    |     2|
|13    |IBUF    |    40|
|14    |OBUF    |    43|
+------+--------+------+

Report Instance Areas: 
+------+----------------+-----------+------+
|      |Instance        |Module     |Cells |
+------+----------------+-----------+------+
|1     |top             |           |   650|
|2     |  i_FIR         |FIR        |   296|
|3     |  i_div_clk     |div_clk    |    44|
|4     |  i_sin_noise   |sin_noise  |   225|
|5     |    i1_sin_wave |sin_wave   |    67|
|6     |    i2_sin_wave |sin_wave_0 |    71|
+------+----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 518.637 ; gain = 346.535
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 518.637 ; gain = 260.336
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 518.637 ; gain = 346.535
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 93 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 578.879 ; gain = 369.609
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 578.879 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Aug 01 19:04:26 2020...
