hdls:
  - fifo_rtl.v
  - fifo-gen/${board}
  - timer
  - +/makestuff/seven-seg/verilog
