// Seed: 1376598019
module module_0 (
    id_1,
    .id_3(id_2)
);
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_3,
      id_2
  );
endmodule
module module_2 #(
    parameter id_6 = 32'd5
) (
    output tri1 id_0,
    input  tri0 id_1
);
  logic [7:0][-1 'h0] id_3 = id_1;
  initial
  `define pp_4 0
  parameter id_5 = 1;
  assign id_3 = -1;
  defparam id_6 = -1;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  bit id_7;
  assign id_3 = 1'b0;
  tri1 id_8;
  wire id_9;
  id_10(
      1 / -1
  );
  reg id_11;
  final id_7 <= id_8 != id_3;
  wire id_12;
  wire id_13, id_14;
endmodule
