{"Source Block": ["amiga2000-gfxcard/z2-minispartan/z2.v@313:323@HdlStmAssign", "reg dtack = 0;\n\n// level shifter direction pins\nassign zDIR1     = (dataout_enable | dataout_z3_latched); // d2-d9\nassign zDIR2     = (dataout_enable | dataout_z3_latched); // d10-15, d0-d1\nassign zDIR3     = dataout_z3; // a16-a23 <- input\nassign zDIR4     = dataout_z3; // a8-a15 <- input\n\nreg z_ready = 'b1;\nreg z_ready_latch = 'b1;\nreg z_ovr = 0;\n"], "Clone Blocks": [["amiga2000-gfxcard/z2-minispartan/z2.v@316:326", "assign zDIR1     = (dataout_enable | dataout_z3_latched); // d2-d9\nassign zDIR2     = (dataout_enable | dataout_z3_latched); // d10-15, d0-d1\nassign zDIR3     = dataout_z3; // a16-a23 <- input\nassign zDIR4     = dataout_z3; // a8-a15 <- input\n\nreg z_ready = 'b1;\nreg z_ready_latch = 'b1;\nreg z_ovr = 0;\nassign zXRDY  = 1'bZ; //z_ready_latch?1'bZ:1'b0; //works only if bZ?  1'bZ\nassign znCINH = !z_ovr; //1; // Z2 = /OVR\n\n"], ["amiga2000-gfxcard/z2-minispartan/z2.v@311:321", "reg dataout_enable = 0;\nreg slaven = 0;\nreg dtack = 0;\n\n// level shifter direction pins\nassign zDIR1     = (dataout_enable | dataout_z3_latched); // d2-d9\nassign zDIR2     = (dataout_enable | dataout_z3_latched); // d10-15, d0-d1\nassign zDIR3     = dataout_z3; // a16-a23 <- input\nassign zDIR4     = dataout_z3; // a8-a15 <- input\n\nreg z_ready = 'b1;\n"], ["amiga2000-gfxcard/z2-minispartan/z2.v@312:322", "reg slaven = 0;\nreg dtack = 0;\n\n// level shifter direction pins\nassign zDIR1     = (dataout_enable | dataout_z3_latched); // d2-d9\nassign zDIR2     = (dataout_enable | dataout_z3_latched); // d10-15, d0-d1\nassign zDIR3     = dataout_z3; // a16-a23 <- input\nassign zDIR4     = dataout_z3; // a8-a15 <- input\n\nreg z_ready = 'b1;\nreg z_ready_latch = 'b1;\n"], ["amiga2000-gfxcard/z2-minispartan/z2.v@314:324", "\n// level shifter direction pins\nassign zDIR1     = (dataout_enable | dataout_z3_latched); // d2-d9\nassign zDIR2     = (dataout_enable | dataout_z3_latched); // d10-15, d0-d1\nassign zDIR3     = dataout_z3; // a16-a23 <- input\nassign zDIR4     = dataout_z3; // a8-a15 <- input\n\nreg z_ready = 'b1;\nreg z_ready_latch = 'b1;\nreg z_ovr = 0;\nassign zXRDY  = 1'bZ; //z_ready_latch?1'bZ:1'b0; //works only if bZ?  1'bZ\n"]], "Diff Content": {"Delete": [[318, "assign zDIR3     = dataout_z3; // a16-a23 <- input\n"]], "Add": []}}