INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 01:32:17 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.344ns  (required time - arrival time)
  Source:                 fork13/control/generateBlocks[8].regblock/transmitValue_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            buffer11/dataReg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 0.560ns (17.023%)  route 2.730ns (82.977%))
  Logic Levels:           8  (LUT5=5 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=710, unset)          0.508     0.508    fork13/control/generateBlocks[8].regblock/clk
    SLICE_X9Y146         FDSE                                         r  fork13/control/generateBlocks[8].regblock/transmitValue_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y146         FDSE (Prop_fdse_C_Q)         0.216     0.724 f  fork13/control/generateBlocks[8].regblock/transmitValue_reg/Q
                         net (fo=7, routed)           0.531     1.255    buffer19/control/transmitValue_7
    SLICE_X8Y149         LUT5 (Prop_lut5_I1_O)        0.043     1.298 f  buffer19/control/fullReg_i_2__5/O
                         net (fo=15, routed)          0.336     1.634    control_merge2/tehb/control/dataReg_reg[0]_0
    SLICE_X9Y146         LUT5 (Prop_lut5_I1_O)        0.043     1.677 r  control_merge2/tehb/control/transmitValue_i_2__10/O
                         net (fo=7, routed)           0.350     2.027    control_merge2/tehb/control/fullReg_reg_6
    SLICE_X7Y146         LUT5 (Prop_lut5_I1_O)        0.043     2.070 r  control_merge2/tehb/control/transmitValue_i_2__9/O
                         net (fo=4, routed)           0.316     2.386    fork13/control/generateBlocks[9].regblock/transmitValue_i_6__0
    SLICE_X10Y147        LUT5 (Prop_lut5_I1_O)        0.043     2.429 r  fork13/control/generateBlocks[9].regblock/transmitValue_i_11__0/O
                         net (fo=2, routed)           0.183     2.612    fork13/control/generateBlocks[9].regblock/transmitValue_reg_1
    SLICE_X10Y149        LUT6 (Prop_lut6_I0_O)        0.043     2.655 r  fork13/control/generateBlocks[9].regblock/transmitValue_i_8/O
                         net (fo=1, routed)           0.306     2.961    buffer19/control/transmitValue_reg_6
    SLICE_X13Y150        LUT6 (Prop_lut6_I1_O)        0.043     3.004 f  buffer19/control/transmitValue_i_5/O
                         net (fo=7, routed)           0.190     3.194    fork3/control/generateBlocks[0].regblock/transmitValue_reg_1
    SLICE_X14Y150        LUT5 (Prop_lut5_I1_O)        0.043     3.237 r  fork3/control/generateBlocks[0].regblock/fullReg_i_4__2/O
                         net (fo=5, routed)           0.166     3.403    fork3/control/generateBlocks[1].regblock/dataReg_reg[7]_3
    SLICE_X13Y150        LUT6 (Prop_lut6_I5_O)        0.043     3.446 r  fork3/control/generateBlocks[1].regblock/dataReg[7]_i_1__0/O
                         net (fo=8, routed)           0.352     3.798    buffer11/E[0]
    SLICE_X17Y149        FDRE                                         r  buffer11/dataReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=710, unset)          0.483     3.683    buffer11/clk
    SLICE_X17Y149        FDRE                                         r  buffer11/dataReg_reg[1]/C
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
    SLICE_X17Y149        FDRE (Setup_fdre_C_CE)      -0.194     3.453    buffer11/dataReg_reg[1]
  -------------------------------------------------------------------
                         required time                          3.453    
                         arrival time                          -3.798    
  -------------------------------------------------------------------
                         slack                                 -0.344    




