

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Mon Apr 20 17:15:43 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj
* Solution:       sol
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.454|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+----------+----------+----------+-----------+-----------+---------+----------+
        |                 |       Latency       | Iteration|  Initiation Interval  |   Trip  |          |
        |    Loop Name    |    min   |    max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------+----------+----------+----------+-----------+-----------+---------+----------+
        |- Loop 1         |  16777216|  16777216|         2|          -|          -|  8388608|    no    |
        |- Loop 2         |         ?|         ?|         ?|          -|          -|      100|    no    |
        | + Loop 2.1      |         ?|         ?|         ?|          -|          -|  8388608|    no    |
        |  ++ Loop 2.1.1  |         ?|         ?|         4|          -|          -|        ?|    no    |
        +-----------------+----------+----------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      1|       -|       -|    -|
|Expression       |        -|      -|       0|     297|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |    40960|      -|      80|       0|    0|
|Multiplexer      |        -|      -|       -|     155|    -|
|Register         |        -|      -|     273|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |    40960|      1|     353|     452|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |     6301|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +---------------------------------------+------------------------------------+--------------+
    |                Instance               |               Module               |  Expression  |
    +---------------------------------------+------------------------------------+--------------+
    |fir_mac_muladd_16s_16s_16ns_16_1_1_U1  |fir_mac_muladd_16s_16s_16ns_16_1_1  | i0 * i1 + i2 |
    +---------------------------------------+------------------------------------+--------------+

    * Memory: 
    +------------+--------------+---------+----+----+-----+---------+-----+------+-------------+
    |   Memory   |    Module    | BRAM_18K| FF | LUT| URAM|  Words  | Bits| Banks| W*Bits*Banks|
    +------------+--------------+---------+----+----+-----+---------+-----+------+-------------+
    |data_in_U   |fir_data_in   |    24576|  48|   0|    0|  8388708|   24|     1|    201328992|
    |data_out_U  |fir_data_out  |    16384|  32|   0|    0|  8388708|   16|     1|    134219328|
    +------------+--------------+---------+----+----+-----+---------+-----+------+-------------+
    |Total       |              |    40960|  80|   0|    0| 16777416|   40|     2|    335548320|
    +------------+--------------+---------+----+----+-----+---------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln54_1_fu_205_p2  |     +    |      0|  0|  39|          32|           2|
    |add_ln54_fu_257_p2    |     +    |      0|  0|  39|          32|          32|
    |i_fu_216_p2           |     +    |      0|  0|  15|           7|           1|
    |j_fu_236_p2           |     +    |      0|  0|  31|          24|           1|
    |k_1_fu_251_p2         |     +    |      0|  0|  38|          31|           1|
    |k_fu_193_p2           |     +    |      0|  0|  31|          24|           1|
    |sub_ln54_fu_267_p2    |     -    |      0|  0|  39|          32|          32|
    |icmp_ln41_fu_187_p2   |   icmp   |      0|  0|  18|          24|          25|
    |icmp_ln49_fu_210_p2   |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln51_fu_230_p2   |   icmp   |      0|  0|  18|          24|          25|
    |icmp_ln53_fu_246_p2   |   icmp   |      0|  0|  18|          32|          32|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 297|         269|         158|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  59|         14|    1|         14|
    |data_in_address0   |  15|          3|   24|         72|
    |data_out_address0  |  21|          4|   24|         96|
    |data_out_d0        |  15|          3|   16|         48|
    |fir_0_reg_162      |   9|          2|   16|         32|
    |i_0_reg_139        |   9|          2|    7|         14|
    |j_0_reg_150        |   9|          2|   24|         48|
    |k1_0_reg_176       |   9|          2|   31|         62|
    |k_0_reg_125        |   9|          2|   24|         48|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 155|         34|  167|        434|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add_ln54_1_reg_330  |  32|   0|   32|          0|
    |ap_CS_fsm           |  13|   0|   13|          0|
    |fir_0_reg_162       |  16|   0|   16|          0|
    |i_0_reg_139         |   7|   0|    7|          0|
    |i_reg_338           |   7|   0|    7|          0|
    |j_0_reg_150         |  24|   0|   24|          0|
    |j_reg_356           |  24|   0|   24|          0|
    |k1_0_reg_176        |  31|   0|   31|          0|
    |k_0_reg_125         |  24|   0|   24|          0|
    |k_1_reg_364         |  31|   0|   31|          0|
    |k_reg_315           |  24|   0|   24|          0|
    |trunc_ln54_reg_384  |  16|   0|   16|          0|
    |zext_ln51_reg_348   |  24|   0|   32|          8|
    +--------------------+----+----+-----+-----------+
    |Total               | 273|   0|  281|          8|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start       |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done        | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle        | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready       | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_return      | out |   32| ap_ctrl_hs |      fir     | return value |
|idx            |  in |   32|   ap_none  |      idx     |    scalar    |
|coef_address0  | out |    7|  ap_memory |     coef     |     array    |
|coef_ce0       | out |    1|  ap_memory |     coef     |     array    |
|coef_q0        |  in |   32|  ap_memory |     coef     |     array    |
|taps           |  in |   32|   ap_none  |     taps     |    scalar    |
+---------------+-----+-----+------------+--------------+--------------+

