Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Mon May 15 09:10:24 2017

All signals are completely routed.

WARNING:ParHelpers:361 - There are 3 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   port_clk_50_IBUF
   port_clk_key_IBUF
   port_rst_IBUF


