[2025-08-04 18:50:08] core.schema_system.enhanced_base_agent - ERROR - ❌ run_simulation 执行失败 (0.05s): 编译错误:
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:101: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:120: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:139: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:158: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:185: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:204: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:223: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:242: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:261: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:280: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:310: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.


错误消息: 编译失败: tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:101: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:120: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:139: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:158: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:185: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:204: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:223: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:242: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:261: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:280: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:310: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.

[2025-08-04 18:50:08] core.schema_system.enhanced_base_agent - ERROR - ❌ run_simulation 执行失败，标记为永久失败
[2025-08-04 18:50:08] core.schema_system.enhanced_base_agent - ERROR - ❌ 关键工具永久失败: run_simulation，停止后续工具执行
[2025-08-04 18:50:42] core.schema_system.enhanced_base_agent - ERROR - ❌ run_simulation 执行失败 (0.04s): 编译错误:
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:101: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:120: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:139: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:158: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:185: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:204: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:223: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:242: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:261: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:280: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:310: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.


错误消息: 编译失败: tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:101: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:120: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:139: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:158: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:185: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:204: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:223: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:242: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:261: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:280: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:310: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754304567_1754304567/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.

[2025-08-04 18:50:42] core.schema_system.enhanced_base_agent - ERROR - ❌ run_simulation 执行失败，标记为永久失败
[2025-08-04 18:50:42] core.schema_system.enhanced_base_agent - ERROR - ❌ 关键工具永久失败: run_simulation，停止后续工具执行
