/*******************************************************************************
* File Name: cyfitter_gpio.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_GPIO_H
#define INCLUDED_CYFITTER_GPIO_H
#include "cy_device_headers.h"

/* Pin_Red */
#define Pin_Red_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Pin_Red_0_INBUF_ENABLED 0u
#define Pin_Red_0_INIT_DRIVESTATE 1u
#define Pin_Red_0_INIT_MUXSEL 0u
#define Pin_Red_0_INPUT_SYNC 2u
#define Pin_Red_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_Red_0_NUM 3u
#define Pin_Red_0_PORT GPIO_PRT0
#define Pin_Red_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_Red_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Pin_Red_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Pin_Red_INBUF_ENABLED 0u
#define Pin_Red_INIT_DRIVESTATE 1u
#define Pin_Red_INIT_MUXSEL 0u
#define Pin_Red_INPUT_SYNC 2u
#define Pin_Red_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_Red_NUM 3u
#define Pin_Red_PORT GPIO_PRT0
#define Pin_Red_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_Red_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* SCB_scl */
#define SCB_scl_0_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define SCB_scl_0_INBUF_ENABLED 1u
#define SCB_scl_0_INIT_DRIVESTATE 1u
#define SCB_scl_0_INIT_MUXSEL 19u
#define SCB_scl_0_INPUT_SYNC 2u
#define SCB_scl_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SCB_scl_0_NUM 0u
#define SCB_scl_0_PORT GPIO_PRT6
#define SCB_scl_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SCB_scl_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define SCB_scl_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define SCB_scl_INBUF_ENABLED 1u
#define SCB_scl_INIT_DRIVESTATE 1u
#define SCB_scl_INIT_MUXSEL 19u
#define SCB_scl_INPUT_SYNC 2u
#define SCB_scl_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SCB_scl_NUM 0u
#define SCB_scl_PORT GPIO_PRT6
#define SCB_scl_SLEWRATE CY_GPIO_SLEW_FAST
#define SCB_scl_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* SCB_sda */
#define SCB_sda_0_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define SCB_sda_0_INBUF_ENABLED 1u
#define SCB_sda_0_INIT_DRIVESTATE 1u
#define SCB_sda_0_INIT_MUXSEL 19u
#define SCB_sda_0_INPUT_SYNC 2u
#define SCB_sda_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SCB_sda_0_NUM 1u
#define SCB_sda_0_PORT GPIO_PRT6
#define SCB_sda_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SCB_sda_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define SCB_sda_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define SCB_sda_INBUF_ENABLED 1u
#define SCB_sda_INIT_DRIVESTATE 1u
#define SCB_sda_INIT_MUXSEL 19u
#define SCB_sda_INPUT_SYNC 2u
#define SCB_sda_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SCB_sda_NUM 1u
#define SCB_sda_PORT GPIO_PRT6
#define SCB_sda_SLEWRATE CY_GPIO_SLEW_FAST
#define SCB_sda_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* UART_rx */
#define UART_rx_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define UART_rx_0_INBUF_ENABLED 1u
#define UART_rx_0_INIT_DRIVESTATE 1u
#define UART_rx_0_INIT_MUXSEL 18u
#define UART_rx_0_INPUT_SYNC 2u
#define UART_rx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_rx_0_NUM 0u
#define UART_rx_0_PORT GPIO_PRT5
#define UART_rx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_rx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define UART_rx_DRIVEMODE CY_GPIO_DM_HIGHZ
#define UART_rx_INBUF_ENABLED 1u
#define UART_rx_INIT_DRIVESTATE 1u
#define UART_rx_INIT_MUXSEL 18u
#define UART_rx_INPUT_SYNC 2u
#define UART_rx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_rx_NUM 0u
#define UART_rx_PORT GPIO_PRT5
#define UART_rx_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_rx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* UART_tx */
#define UART_tx_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UART_tx_0_INBUF_ENABLED 0u
#define UART_tx_0_INIT_DRIVESTATE 1u
#define UART_tx_0_INIT_MUXSEL 18u
#define UART_tx_0_INPUT_SYNC 2u
#define UART_tx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_tx_0_NUM 1u
#define UART_tx_0_PORT GPIO_PRT5
#define UART_tx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_tx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define UART_tx_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UART_tx_INBUF_ENABLED 0u
#define UART_tx_INIT_DRIVESTATE 1u
#define UART_tx_INIT_MUXSEL 18u
#define UART_tx_INPUT_SYNC 2u
#define UART_tx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_tx_NUM 1u
#define UART_tx_PORT GPIO_PRT5
#define UART_tx_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_tx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Pin_Blue */
#define Pin_Blue_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Pin_Blue_0_INBUF_ENABLED 0u
#define Pin_Blue_0_INIT_DRIVESTATE 1u
#define Pin_Blue_0_INIT_MUXSEL 0u
#define Pin_Blue_0_INPUT_SYNC 2u
#define Pin_Blue_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_Blue_0_NUM 1u
#define Pin_Blue_0_PORT GPIO_PRT11
#define Pin_Blue_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_Blue_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Pin_Blue_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Pin_Blue_INBUF_ENABLED 0u
#define Pin_Blue_INIT_DRIVESTATE 1u
#define Pin_Blue_INIT_MUXSEL 0u
#define Pin_Blue_INPUT_SYNC 2u
#define Pin_Blue_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_Blue_NUM 1u
#define Pin_Blue_PORT GPIO_PRT11
#define Pin_Blue_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_Blue_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Pin_Gree */
#define Pin_Gree_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Pin_Gree_0_INBUF_ENABLED 0u
#define Pin_Gree_0_INIT_DRIVESTATE 1u
#define Pin_Gree_0_INIT_MUXSEL 0u
#define Pin_Gree_0_INPUT_SYNC 2u
#define Pin_Gree_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_Gree_0_NUM 1u
#define Pin_Gree_0_PORT GPIO_PRT1
#define Pin_Gree_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_Gree_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Pin_Gree_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Pin_Gree_INBUF_ENABLED 0u
#define Pin_Gree_INIT_DRIVESTATE 1u
#define Pin_Gree_INIT_MUXSEL 0u
#define Pin_Gree_INPUT_SYNC 2u
#define Pin_Gree_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_Gree_NUM 1u
#define Pin_Gree_PORT GPIO_PRT1
#define Pin_Gree_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_Gree_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CapSense_Sns */
#define CapSense_Sns_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define CapSense_Sns_0_INBUF_ENABLED 0u
#define CapSense_Sns_0_INIT_DRIVESTATE 1u
#define CapSense_Sns_0_INIT_MUXSEL 0u
#define CapSense_Sns_0_INPUT_SYNC 2u
#define CapSense_Sns_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CapSense_Sns_0_NUM 1u
#define CapSense_Sns_0_PORT GPIO_PRT8
#define CapSense_Sns_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CapSense_Sns_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CapSense_Sns_1_DRIVEMODE CY_GPIO_DM_ANALOG
#define CapSense_Sns_1_INBUF_ENABLED 0u
#define CapSense_Sns_1_INIT_DRIVESTATE 1u
#define CapSense_Sns_1_INIT_MUXSEL 0u
#define CapSense_Sns_1_INPUT_SYNC 2u
#define CapSense_Sns_1_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CapSense_Sns_1_NUM 2u
#define CapSense_Sns_1_PORT GPIO_PRT8
#define CapSense_Sns_1_SLEWRATE CY_GPIO_SLEW_FAST
#define CapSense_Sns_1_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CapSense_Sns_10_DRIVEMODE CY_GPIO_DM_ANALOG
#define CapSense_Sns_10_INBUF_ENABLED 0u
#define CapSense_Sns_10_INIT_DRIVESTATE 1u
#define CapSense_Sns_10_INIT_MUXSEL 0u
#define CapSense_Sns_10_INPUT_SYNC 2u
#define CapSense_Sns_10_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CapSense_Sns_10_NUM 4u
#define CapSense_Sns_10_PORT GPIO_PRT10
#define CapSense_Sns_10_SLEWRATE CY_GPIO_SLEW_FAST
#define CapSense_Sns_10_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CapSense_Sns_11_DRIVEMODE CY_GPIO_DM_ANALOG
#define CapSense_Sns_11_INBUF_ENABLED 0u
#define CapSense_Sns_11_INIT_DRIVESTATE 1u
#define CapSense_Sns_11_INIT_MUXSEL 0u
#define CapSense_Sns_11_INPUT_SYNC 2u
#define CapSense_Sns_11_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CapSense_Sns_11_NUM 5u
#define CapSense_Sns_11_PORT GPIO_PRT10
#define CapSense_Sns_11_SLEWRATE CY_GPIO_SLEW_FAST
#define CapSense_Sns_11_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CapSense_Sns_12_DRIVEMODE CY_GPIO_DM_ANALOG
#define CapSense_Sns_12_INBUF_ENABLED 0u
#define CapSense_Sns_12_INIT_DRIVESTATE 1u
#define CapSense_Sns_12_INIT_MUXSEL 0u
#define CapSense_Sns_12_INPUT_SYNC 2u
#define CapSense_Sns_12_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CapSense_Sns_12_NUM 2u
#define CapSense_Sns_12_PORT GPIO_PRT5
#define CapSense_Sns_12_SLEWRATE CY_GPIO_SLEW_FAST
#define CapSense_Sns_12_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CapSense_Sns_2_DRIVEMODE CY_GPIO_DM_ANALOG
#define CapSense_Sns_2_INBUF_ENABLED 0u
#define CapSense_Sns_2_INIT_DRIVESTATE 1u
#define CapSense_Sns_2_INIT_MUXSEL 0u
#define CapSense_Sns_2_INPUT_SYNC 2u
#define CapSense_Sns_2_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CapSense_Sns_2_NUM 3u
#define CapSense_Sns_2_PORT GPIO_PRT8
#define CapSense_Sns_2_SLEWRATE CY_GPIO_SLEW_FAST
#define CapSense_Sns_2_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CapSense_Sns_3_DRIVEMODE CY_GPIO_DM_ANALOG
#define CapSense_Sns_3_INBUF_ENABLED 0u
#define CapSense_Sns_3_INIT_DRIVESTATE 1u
#define CapSense_Sns_3_INIT_MUXSEL 0u
#define CapSense_Sns_3_INPUT_SYNC 2u
#define CapSense_Sns_3_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CapSense_Sns_3_NUM 4u
#define CapSense_Sns_3_PORT GPIO_PRT8
#define CapSense_Sns_3_SLEWRATE CY_GPIO_SLEW_FAST
#define CapSense_Sns_3_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CapSense_Sns_4_DRIVEMODE CY_GPIO_DM_ANALOG
#define CapSense_Sns_4_INBUF_ENABLED 0u
#define CapSense_Sns_4_INIT_DRIVESTATE 1u
#define CapSense_Sns_4_INIT_MUXSEL 0u
#define CapSense_Sns_4_INPUT_SYNC 2u
#define CapSense_Sns_4_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CapSense_Sns_4_NUM 5u
#define CapSense_Sns_4_PORT GPIO_PRT8
#define CapSense_Sns_4_SLEWRATE CY_GPIO_SLEW_FAST
#define CapSense_Sns_4_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CapSense_Sns_5_DRIVEMODE CY_GPIO_DM_ANALOG
#define CapSense_Sns_5_INBUF_ENABLED 0u
#define CapSense_Sns_5_INIT_DRIVESTATE 1u
#define CapSense_Sns_5_INIT_MUXSEL 0u
#define CapSense_Sns_5_INPUT_SYNC 2u
#define CapSense_Sns_5_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CapSense_Sns_5_NUM 7u
#define CapSense_Sns_5_PORT GPIO_PRT8
#define CapSense_Sns_5_SLEWRATE CY_GPIO_SLEW_FAST
#define CapSense_Sns_5_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CapSense_Sns_6_DRIVEMODE CY_GPIO_DM_ANALOG
#define CapSense_Sns_6_INBUF_ENABLED 0u
#define CapSense_Sns_6_INIT_DRIVESTATE 1u
#define CapSense_Sns_6_INIT_MUXSEL 0u
#define CapSense_Sns_6_INPUT_SYNC 2u
#define CapSense_Sns_6_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CapSense_Sns_6_NUM 0u
#define CapSense_Sns_6_PORT GPIO_PRT10
#define CapSense_Sns_6_SLEWRATE CY_GPIO_SLEW_FAST
#define CapSense_Sns_6_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CapSense_Sns_7_DRIVEMODE CY_GPIO_DM_ANALOG
#define CapSense_Sns_7_INBUF_ENABLED 0u
#define CapSense_Sns_7_INIT_DRIVESTATE 1u
#define CapSense_Sns_7_INIT_MUXSEL 0u
#define CapSense_Sns_7_INPUT_SYNC 2u
#define CapSense_Sns_7_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CapSense_Sns_7_NUM 1u
#define CapSense_Sns_7_PORT GPIO_PRT10
#define CapSense_Sns_7_SLEWRATE CY_GPIO_SLEW_FAST
#define CapSense_Sns_7_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CapSense_Sns_8_DRIVEMODE CY_GPIO_DM_ANALOG
#define CapSense_Sns_8_INBUF_ENABLED 0u
#define CapSense_Sns_8_INIT_DRIVESTATE 1u
#define CapSense_Sns_8_INIT_MUXSEL 0u
#define CapSense_Sns_8_INPUT_SYNC 2u
#define CapSense_Sns_8_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CapSense_Sns_8_NUM 2u
#define CapSense_Sns_8_PORT GPIO_PRT10
#define CapSense_Sns_8_SLEWRATE CY_GPIO_SLEW_FAST
#define CapSense_Sns_8_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CapSense_Sns_9_DRIVEMODE CY_GPIO_DM_ANALOG
#define CapSense_Sns_9_INBUF_ENABLED 0u
#define CapSense_Sns_9_INIT_DRIVESTATE 1u
#define CapSense_Sns_9_INIT_MUXSEL 0u
#define CapSense_Sns_9_INPUT_SYNC 2u
#define CapSense_Sns_9_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CapSense_Sns_9_NUM 6u
#define CapSense_Sns_9_PORT GPIO_PRT10
#define CapSense_Sns_9_SLEWRATE CY_GPIO_SLEW_FAST
#define CapSense_Sns_9_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CapSense_Cmod */
#define CapSense_Cmod_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define CapSense_Cmod_0_INBUF_ENABLED 0u
#define CapSense_Cmod_0_INIT_DRIVESTATE 1u
#define CapSense_Cmod_0_INIT_MUXSEL 0u
#define CapSense_Cmod_0_INPUT_SYNC 2u
#define CapSense_Cmod_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CapSense_Cmod_0_NUM 7u
#define CapSense_Cmod_0_PORT GPIO_PRT7
#define CapSense_Cmod_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CapSense_Cmod_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CapSense_Cmod_DRIVEMODE CY_GPIO_DM_ANALOG
#define CapSense_Cmod_INBUF_ENABLED 0u
#define CapSense_Cmod_INIT_DRIVESTATE 1u
#define CapSense_Cmod_INIT_MUXSEL 0u
#define CapSense_Cmod_INPUT_SYNC 2u
#define CapSense_Cmod_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CapSense_Cmod_NUM 7u
#define CapSense_Cmod_PORT GPIO_PRT7
#define CapSense_Cmod_SLEWRATE CY_GPIO_SLEW_FAST
#define CapSense_Cmod_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

#endif /* INCLUDED_CYFITTER_GPIO_H */
