Real time: Aug/26/2013 16:11:27

Profiler Stats
--------------
Elapsed_time_in_seconds: 8
Elapsed_time_in_minutes: 0.133333
Elapsed_time_in_hours: 0.00222222
Elapsed_time_in_days: 9.25926e-05

Virtual_time_in_seconds: 7.39
Virtual_time_in_minutes: 0.123167
Virtual_time_in_hours:   0.00205278
Virtual_time_in_days:    0.00205278

Ruby_current_time: 15810
Ruby_start_time: 1
Ruby_cycles: 15809

mbytes_resident: 166.207
mbytes_total: 227.008
resident_ratio: 0.732164

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]

instruction_executed: 16 [ 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 16 [ 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 15809 [ 15809 15809 15809 15809 15809 15809 15809 15809 15809 15809 15809 15809 15809 15809 15809 15809 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 2065
  L1D_cache_total_misses: 1376	(66.6344%)
  L1D_cache_total_demand_misses: 1376
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 1376
  L1D_cache_misses_per_instruction: 1376
  L1D_cache_instructions_per_misses: 0.000726744

  L1D_cache_request_type_LD:   1521	(73.6562)%
  L1D_cache_request_type_ST:   512	(24.7942)%
  L1D_cache_request_type_ATOMIC:   32	(1.54964)%

  L1D_cache_request_size: [binsize: log2 max: 128 count: 2065 average: 79.6048 | standard deviation: 48.01 | 0 0 0 0 0 0 1041 0 1024 ]

  L1D_cache_miss_type_LD:   832	(60.4651)%
  L1D_cache_miss_type_ST:   512	(37.2093)%
  L1D_cache_miss_type_ATOMIC:   32	(2.32558)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L2_cache cache stats: 
  L2_cache_total_requests: 1376
  L2_cache_total_misses: 1025	(74.4913%)
  L2_cache_total_demand_misses: 1025
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 1025
  L2_cache_misses_per_instruction: 1025
  L2_cache_instructions_per_misses: 0.00097561

  L2_cache_request_type_LD:   832	(60.4651)%
  L2_cache_request_type_ST:   544	(39.5349)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 1376 average:     8 | standard deviation: 0 | 0 0 0 0 1376 ]

  L2_cache_miss_type_LD:   512	(49.9512)%
  L2_cache_miss_type_ST:   513	(50.0488)%


TBE Queries: 3593
Busy TBE Counts: 0
Busy Controller Counts:
L2Cache-0:590  L2Cache-1:535  L2Cache-2:10192  L2Cache-3:543  L2Cache-4:538  L2Cache-5:540  L2Cache-6:548  L2Cache-7:545  

L1Cache-0:1375  L1Cache-1:1538  L1Cache-2:1600  L1Cache-3:1620  L1Cache-4:1612  L1Cache-5:1566  L1Cache-6:1607  L1Cache-7:1605  
L1Cache-8:1596  L1Cache-9:1572  L1Cache-10:1518  L1Cache-11:1690  L1Cache-12:1557  L1Cache-13:1444  L1Cache-14:1355  L1Cache-15:1363  



Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 1 max: 31 count: 3084 average: 10.1219 | standard deviation: 9.21388 | 418 419 178 125 94 104 107 116 88 52 55 78 79 84 79 68 51 51 69 71 68 88 106 101 71 61 57 53 39 28 19 7 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 1 max: 32 count: 2065 average: 9.36755 | standard deviation: 9.72079 | 0 564 272 108 71 64 65 68 65 52 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 33 32 31 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 32 max: 5089 count: 2065 average: 402.32 | standard deviation: 502.059 | 689 0 0 50 94 64 85 82 69 60 51 43 31 27 36 43 38 24 26 20 25 31 21 20 20 27 32 28 31 36 29 26 23 28 28 33 23 9 8 7 3 4 1 3 0 1 1 1 0 0 0 0 0 1 0 1 0 1 0 2 0 1 0 0 3 0 0 0 0 1 2 0 1 0 2 0 0 0 0 0 0 0 1 2 0 0 0 1 0 1 0 0 0 1 0 1 0 0 0 1 0 0 1 1 0 0 0 1 1 0 1 0 1 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 32 max: 3610 count: 1521 average: 284.032 | standard deviation: 411.696 | 689 0 0 50 78 42 63 59 50 38 34 24 18 8 22 30 17 14 14 13 15 21 9 9 9 15 11 19 18 16 15 7 14 10 16 19 11 2 0 1 0 0 1 3 0 1 0 0 0 0 0 0 0 0 0 1 0 1 0 1 0 1 0 0 2 0 0 0 0 1 2 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_ST: [binsize: 8 max: 1334 count: 512 average: 650.91 | standard deviation: 341.365 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5 5 5 5 4 6 7 6 3 6 7 5 5 10 3 2 6 6 3 6 4 6 5 4 4 5 2 5 2 6 6 4 5 2 2 4 9 2 4 2 5 3 3 6 2 2 3 7 4 6 4 3 3 2 2 5 2 4 1 1 0 4 2 1 4 2 2 0 5 3 2 4 2 4 2 1 3 4 3 5 2 1 2 2 4 3 3 3 5 5 8 3 3 1 2 1 6 2 4 7 5 5 1 7 2 4 1 6 3 7 3 1 2 5 1 4 6 5 3 6 2 2 1 3 7 2 2 3 2 3 4 3 1 2 1 3 2 1 2 1 2 3 0 0 0 1 2 0 3 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_ATOMIC: [binsize: 32 max: 5089 count: 32 average: 2047.25 | standard deviation: 1432.05 | 0 0 0 0 1 0 0 0 2 1 2 0 0 0 1 0 0 0 0 0 1 0 0 0 1 0 0 0 0 2 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 2 0 0 0 1 0 1 0 0 0 0 0 1 0 0 0 0 0 0 1 1 0 0 0 1 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_NULL: [binsize: 32 max: 5089 count: 2065 average: 402.32 | standard deviation: 502.059 | 689 0 0 50 94 64 85 82 69 60 51 43 31 27 36 43 38 24 26 20 25 31 21 20 20 27 32 28 31 36 29 26 23 28 28 33 23 9 8 7 3 4 1 3 0 1 1 1 0 0 0 0 0 1 0 1 0 1 0 2 0 1 0 0 3 0 0 0 0 1 2 0 1 0 2 0 0 0 0 0 0 0 1 2 0 0 0 1 0 1 0 0 0 1 0 1 0 0 0 1 0 0 1 1 0 0 0 1 1 0 1 0 1 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 128 max: 4856 count: 5796 average: 121.797 | standard deviation: 231.317 | 3655 1874 195 5 4 9 10 2 1 3 4 1 1 4 3 0 4 2 0 3 1 1 2 0 3 2 2 2 0 0 1 0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 ]
Total_nonPF_delay_cycles: [binsize: 8 max: 248 count: 2505 average: 128.389 | standard deviation: 87.9989 | 0 153 300 102 111 72 86 57 73 54 53 44 44 44 37 45 42 35 30 31 33 33 51 54 53 70 42 45 51 579 80 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_0_delay_cycles: [binsize: 128 max: 4856 count: 3291 average: 116.78 | standard deviation: 297.147 | 2380 644 195 5 4 9 10 2 1 3 4 1 1 4 3 0 4 2 0 3 1 1 2 0 3 2 2 2 0 0 1 0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 4 max: 143 count: 231 average: 23.8095 | standard deviation: 23.6003 | 0 0 0 140 21 20 5 6 4 4 2 1 3 2 2 3 1 3 1 0 3 0 3 0 1 1 1 0 0 1 0 1 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_3_delay_cycles: [binsize: 8 max: 248 count: 2274 average: 139.012 | standard deviation: 85.1472 | 0 13 259 91 103 69 81 52 69 53 50 41 42 43 36 44 41 34 30 31 33 33 51 54 53 70 42 45 51 579 80 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 7
system_time: 0
page_reclaims: 45901
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 264

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 0
L2_DATA_GX = 2635
L1_DATA_GX = 80
L2_DATA_S = 3440
L1_DATA_PC = 1067
L1_MSG = 0
L2_COHMSG_FWD = 160
L1_DATA_F = 720
L1_DATA_PX = 1360
L2_COHMSG_RCL = 0
L2_MSG = 0
L2_COHMSG_INV = 71
L1_COHMSG_RCLACK = 0
L2_COHMSG = 684
L2_ATOMIC = 0
L1_DATA = 0
L1_COHMSG = 2608
L1_COHMSG_INVACK = 71
----------------------
total_flits_messages = 12896
----------------------

DATA_GX_OW = 2079
DATA_PX_C = 48
DATA_PX_D = 1312
DATA_GX_C = 636
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:115 full:0 size:[binsize: 1 max: 18 count: 115 average: 5.07826 | standard deviation: 5.28902 | 0 53 8 5 6 4 3 3 2 5 4 3 3 2 2 4 4 3 1 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:115 full:0 size:[binsize: 1 max: 19 count: 115 average: 5.35652 | standard deviation: 5.72085 | 0 52 8 7 4 5 2 2 6 2 3 2 2 3 4 3 2 2 2 4 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:134 full:0 size:[binsize: 1 max: 20 count: 134 average: 4.45522 | standard deviation: 5.15912 | 0 66 16 9 4 2 2 2 3 3 5 4 2 2 2 5 3 1 1 1 1 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:152 full:0 size:[binsize: 1 max: 20 count: 152 average: 4.19079 | standard deviation: 5.11846 | 0 86 12 7 5 5 2 2 2 3 2 4 3 4 4 3 3 2 1 1 1 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:154 full:0 size:[binsize: 1 max: 18 count: 154 average: 4.14935 | standard deviation: 4.94149 | 0 86 10 7 9 4 2 3 3 4 2 4 3 2 2 5 3 4 1 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:125 full:0 size:[binsize: 1 max: 19 count: 125 average: 4.752 | standard deviation: 5.08794 | 0 58 11 10 4 3 2 3 3 3 5 4 5 2 3 3 3 1 1 1 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:136 full:0 size:[binsize: 1 max: 21 count: 136 average: 4.75735 | standard deviation: 5.35205 | 0 69 7 7 7 5 2 5 4 4 2 4 3 2 2 4 2 3 1 1 1 1 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:116 full:0 size:[binsize: 1 max: 19 count: 116 average: 5.33621 | standard deviation: 5.41496 | 0 48 10 8 5 4 2 6 2 2 3 4 4 4 2 3 4 3 1 1 ]
MessageBuffer: [Chip 0 8, L1Cache, mandatoryQueue] stats - msgs:124 full:0 size:[binsize: 1 max: 18 count: 124 average: 4.79032 | standard deviation: 5.13952 | 0 54 15 9 5 3 2 2 4 4 5 2 3 2 3 4 3 2 2 ]
MessageBuffer: [Chip 0 9, L1Cache, mandatoryQueue] stats - msgs:134 full:0 size:[binsize: 1 max: 19 count: 134 average: 4.76866 | standard deviation: 5.30428 | 0 64 13 7 6 4 2 3 4 4 2 4 3 2 2 5 3 3 2 1 ]
MessageBuffer: [Chip 0 10, L1Cache, mandatoryQueue] stats - msgs:138 full:0 size:[binsize: 1 max: 19 count: 138 average: 4.63768 | standard deviation: 5.20107 | 0 71 10 7 4 5 3 3 3 3 2 6 4 3 2 4 3 3 1 1 ]
MessageBuffer: [Chip 0 11, L1Cache, mandatoryQueue] stats - msgs:121 full:0 size:[binsize: 1 max: 19 count: 121 average: 4.83471 | standard deviation: 5.31586 | 0 50 18 8 7 3 2 3 2 2 3 4 3 2 2 2 3 4 2 1 ]
MessageBuffer: [Chip 0 12, L1Cache, mandatoryQueue] stats - msgs:130 full:0 size:[binsize: 1 max: 20 count: 130 average: 4.86923 | standard deviation: 5.35485 | 0 60 15 7 3 4 2 4 3 4 4 4 3 2 2 4 3 3 1 1 1 ]
MessageBuffer: [Chip 0 13, L1Cache, mandatoryQueue] stats - msgs:125 full:0 size:[binsize: 1 max: 19 count: 125 average:  5.08 | standard deviation: 5.32644 | 0 54 12 9 5 4 2 4 3 3 2 5 5 3 2 4 2 4 1 1 ]
MessageBuffer: [Chip 0 14, L1Cache, mandatoryQueue] stats - msgs:121 full:0 size:[binsize: 1 max: 19 count: 121 average: 5.14876 | standard deviation: 5.37277 | 0 54 12 4 5 4 3 4 2 4 4 5 4 2 2 3 4 2 2 1 ]
MessageBuffer: [Chip 0 15, L1Cache, mandatoryQueue] stats - msgs:125 full:0 size:[binsize: 1 max: 20 count: 125 average: 5.032 | standard deviation: 5.35513 | 0 56 14 6 3 3 2 5 4 5 3 4 4 2 2 4 2 3 1 1 1 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L2Cache) : [L2Cache]=0 [L1Cache]=801 [Directory]=0 
NI_1 (L2Cache) : [L2Cache]=0 [L1Cache]=821 [Directory]=0 
NI_2 (L2Cache) : [L2Cache]=0 [L1Cache]=1276 [Directory]=0 
NI_3 (L2Cache) : [L2Cache]=0 [L1Cache]=826 [Directory]=0 
NI_4 (L2Cache) : [L2Cache]=0 [L1Cache]=821 [Directory]=0 
NI_5 (L2Cache) : [L2Cache]=0 [L1Cache]=822 [Directory]=0 
NI_6 (L2Cache) : [L2Cache]=0 [L1Cache]=826 [Directory]=0 
NI_7 (L2Cache) : [L2Cache]=0 [L1Cache]=797 [Directory]=0 
NI_8 (L1Cache) : [L2Cache]=325 [L1Cache]=73 [Directory]=0 
NI_9 (L1Cache) : [L2Cache]=305 [L1Cache]=58 [Directory]=0 
NI_10 (L1Cache) : [L2Cache]=312 [L1Cache]=53 [Directory]=0 
NI_11 (L1Cache) : [L2Cache]=321 [L1Cache]=54 [Directory]=0 
NI_12 (L1Cache) : [L2Cache]=299 [L1Cache]=38 [Directory]=0 
NI_13 (L1Cache) : [L2Cache]=339 [L1Cache]=79 [Directory]=0 
NI_14 (L1Cache) : [L2Cache]=295 [L1Cache]=31 [Directory]=0 
NI_15 (L1Cache) : [L2Cache]=313 [L1Cache]=51 [Directory]=0 
NI_16 (L1Cache) : [L2Cache]=338 [L1Cache]=81 [Directory]=0 
NI_17 (L1Cache) : [L2Cache]=298 [L1Cache]=29 [Directory]=0 
NI_18 (L1Cache) : [L2Cache]=319 [L1Cache]=55 [Directory]=0 
NI_19 (L1Cache) : [L2Cache]=332 [L1Cache]=77 [Directory]=0 
NI_20 (L1Cache) : [L2Cache]=292 [L1Cache]=30 [Directory]=0 
NI_21 (L1Cache) : [L2Cache]=315 [L1Cache]=54 [Directory]=0 
NI_22 (L1Cache) : [L2Cache]=332 [L1Cache]=73 [Directory]=0 
NI_23 (L1Cache) : [L2Cache]=304 [L1Cache]=35 [Directory]=0 
L1_L2_flits_transferred = 12900
L1_out_flits = 5910
L2_out_flits = 6990
-------------
Average Link Utilization :: 0.032061 flits/cycle
total_flits_on_link = 44603
-------------
Total VC Load [0] = 12332 flits
Total VC Load [1] = 693 flits
Total VC Load [2] = 0 flits
Total VC Load [3] = 26641 flits
Total VC Load [4] = 4937 flits
-------------
Average VC Load [0] = 0.780062 flits/cycle 
Average VC Load [1] = 0.0438358 flits/cycle 
Average VC Load [2] = 0 flits/cycle 
Average VC Load [3] = 1.68518 flits/cycle 
Average VC Load [4] = 0.31229 flits/cycle 
-------------
Average network latency = 20.5559
-------------
Dynamic_Link_Power = 1.25053
Static_Link_Power = 3.91128
Total_Link_Power = 5.16181
Total Link Area = 2.17382e+07 uM^2 
Router Dynamic Power:
       Input buffer: 0.0751764, Crossbar: 0.207092, VC allocator: 0, SW allocator: 0.0104953, Clock: 1.03291, Total: 1.32568
Router Static Power:
       Input buffer: 1.21774, Crossbar: 1.31949, VC allocator: 0, SW allocator: 0.0078226, Clock: 0.197854, Total: 2.74292
Router Total Power: 4.06859
Dynamic_Router_Power = 1.32568
Static_Router_Power = 2.74292
Total_Router_Power = 4.06859
Area:
Input buffer: 6.02853e-06, Crossbar: 8.39443e-05, VC allocator: 0, SW allocator: 2.45287e-08

Total_Dynamic_Power = 2.57621
Total_Static_Power = 6.6542
Total_Power = 9.2304
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  6152
L1_GETX  4794
L1_UPGRADE  1
L1_PUTX  683
L1_PUTX_old  0
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  1025
WB_Data  16
WB_Data_clean  128
Ack  0
Ack_all  0
Unblock  144
Unblock_Cancel  0
Exclusive_Unblock  1088

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  512
NP  L1_GETX  513
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  133
SS  L1_GETX  14
SS  L1_UPGRADE  1
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  43
M  L1_GETX  0 <-- 
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  144
MT  L1_GETX  16
MT  L1_PUTX  683
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  512

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  22
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  513

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  2045
SS_MB  L1_GETX  1189
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Unblock_Cancel  0 <-- 
SS_MB  Exclusive_Unblock  15

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  1318
MT_MB  L1_GETX  1848
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  0 <-- 
MT_MB  L1_PUTX_old  0 <-- 
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Unblock_Cancel  0 <-- 
MT_MB  Exclusive_Unblock  1073

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  1155
MT_IIB  L1_GETX  733
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  16
MT_IIB  WB_Data_clean  128
MT_IIB  Unblock  0 <-- 

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  0 <-- 
MT_IB  WB_Data_clean  0 <-- 
MT_IB  Unblock_Cancel  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  802
MT_SB  L1_GETX  459
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  144

 --- L1Cache ---
 - Event Counts -
Load  1521
Ifetch  0
Store  544
Inv  71
L1_Replacement  20192
Fwd_GETX  16
Fwd_GETS  144
Fwd_GET_INSTR  0
Data  14
Data_Exclusive  555
DataS_fromL1  144
Data_all_Acks  662
Ack  57
Ack_all  15
WB_Ack  683

 - Transitions -
NP  Load  760
NP  Ifetch  0 <-- 
NP  Store  528
NP  Inv  0 <-- 
NP  L1_Replacement  0 <-- 

I  Load  72
I  Ifetch  0 <-- 
I  Store  15
I  Inv  0 <-- 
I  L1_Replacement  0 <-- 

S  Load  524
S  Ifetch  0 <-- 
S  Store  1
S  Inv  57
S  L1_Replacement  86

E  Load  0 <-- 
E  Ifetch  0 <-- 
E  Store  0 <-- 
E  Inv  0 <-- 
E  L1_Replacement  427
E  Fwd_GETX  0 <-- 
E  Fwd_GETS  128
E  Fwd_GET_INSTR  0 <-- 

M  Load  165
M  Ifetch  0 <-- 
M  Store  0 <-- 
M  Inv  0 <-- 
M  L1_Replacement  256
M  Fwd_GETX  16
M  Fwd_GETS  16
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  14
IS  L1_Replacement  10871
IS  Data_Exclusive  555
IS  DataS_fromL1  144
IS  Data_all_Acks  119

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  8552
IM  Data  14
IM  Data_all_Acks  529
IM  Ack  2

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Ack  55
SM  Ack_all  15

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  14

M_I  Load  0 <-- 
M_I  Ifetch  0 <-- 
M_I  Store  0 <-- 
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  683

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  0
Data  0
Memory_Data  0
Memory_Ack  0

 - Transitions -


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:16 full:0 size:[binsize: 1 max: 1 count: 16 average:     1 | standard deviation: 0 | 0 16 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:16 full:0 size:[binsize: 1 max: 2 count: 16 average: 1.0625 | standard deviation: 0.258199 | 0 15 1 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:63 full:0 size:[binsize: 1 max: 3 count: 63 average: 1.14286 | standard deviation: 0.439941 | 0 56 5 2 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:16 full:0 size:[binsize: 1 max: 1 count: 16 average:     1 | standard deviation: 0 | 0 16 ]
MessageBuffer: [Chip 0 4, L2Cache, L1RequestFromL2Cache] stats - msgs:16 full:0 size:[binsize: 1 max: 1 count: 16 average:     1 | standard deviation: 0 | 0 16 ]
MessageBuffer: [Chip 0 5, L2Cache, L1RequestFromL2Cache] stats - msgs:16 full:0 size:[binsize: 1 max: 1 count: 16 average:     1 | standard deviation: 0 | 0 16 ]
MessageBuffer: [Chip 0 6, L2Cache, L1RequestFromL2Cache] stats - msgs:16 full:0 size:[binsize: 1 max: 1 count: 16 average:     1 | standard deviation: 0 | 0 16 ]
MessageBuffer: [Chip 0 7, L2Cache, L1RequestFromL2Cache] stats - msgs:16 full:0 size:[binsize: 1 max: 1 count: 16 average:     1 | standard deviation: 0 | 0 16 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:225 full:1096 size:[binsize: 1 max: 20 count: 225 average: 13.9244 | standard deviation: 7.08809 | 0 24 4 6 7 6 3 3 7 4 5 5 4 5 8 8 10 5 8 5 98 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:229 full:1025 size:[binsize: 1 max: 20 count: 229 average: 13.6026 | standard deviation: 7.09614 | 0 21 8 6 7 8 5 5 5 5 6 4 6 4 7 6 11 10 6 8 91 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:297 full:1155 size:[binsize: 1 max: 20 count: 297 average: 11.6263 | standard deviation: 7.70267 | 0 37 22 15 14 11 9 6 10 5 6 12 5 7 5 4 5 7 5 7 105 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:234 full:1097 size:[binsize: 1 max: 20 count: 234 average: 14.0598 | standard deviation: 7.06257 | 0 20 9 6 5 6 6 5 7 2 6 4 5 6 3 6 12 10 6 5 105 ]
MessageBuffer: [Chip 0 4, L2Cache, responseFromL2Cache] stats - msgs:229 full:887 size:[binsize: 1 max: 20 count: 229 average: 13.2533 | standard deviation: 7.22629 | 0 19 14 8 7 6 6 7 4 2 7 4 7 3 6 6 12 10 7 8 86 ]
MessageBuffer: [Chip 0 5, L2Cache, responseFromL2Cache] stats - msgs:230 full:499 size:[binsize: 1 max: 20 count: 230 average: 12.0391 | standard deviation: 6.97438 | 0 23 12 6 10 6 6 7 8 6 9 19 5 6 5 8 5 8 13 6 62 ]
MessageBuffer: [Chip 0 6, L2Cache, responseFromL2Cache] stats - msgs:234 full:563 size:[binsize: 1 max: 20 count: 234 average: 12.2778 | standard deviation: 7.05192 | 0 26 7 9 9 7 9 8 5 6 6 6 6 8 13 12 7 7 8 8 67 ]
MessageBuffer: [Chip 0 7, L2Cache, responseFromL2Cache] stats - msgs:221 full:792 size:[binsize: 1 max: 20 count: 221 average: 13.362 | standard deviation: 7.14843 | 0 22 8 8 5 6 7 5 4 4 5 5 6 6 5 6 12 9 8 8 82 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:149 full:0 size:[binsize: 1 max: 1 count: 149 average:     1 | standard deviation: 0 | 0 149 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:146 full:0 size:[binsize: 1 max: 1 count: 146 average:     1 | standard deviation: 0 | 0 146 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:191 full:0 size:[binsize: 1 max: 1 count: 191 average:     1 | standard deviation: 0 | 0 191 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:149 full:0 size:[binsize: 1 max: 1 count: 149 average:     1 | standard deviation: 0 | 0 149 ]
MessageBuffer: [Chip 0 4, L2Cache, unblockToL2Cache] stats - msgs:149 full:0 size:[binsize: 1 max: 1 count: 149 average:     1 | standard deviation: 0 | 0 149 ]
MessageBuffer: [Chip 0 5, L2Cache, unblockToL2Cache] stats - msgs:150 full:0 size:[binsize: 1 max: 1 count: 150 average:     1 | standard deviation: 0 | 0 150 ]
MessageBuffer: [Chip 0 6, L2Cache, unblockToL2Cache] stats - msgs:154 full:0 size:[binsize: 1 max: 1 count: 154 average:     1 | standard deviation: 0 | 0 154 ]
MessageBuffer: [Chip 0 7, L2Cache, unblockToL2Cache] stats - msgs:145 full:0 size:[binsize: 1 max: 1 count: 145 average:     1 | standard deviation: 0 | 0 145 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:241 full:0 size:[binsize: 1 max: 13 count: 241 average: 2.90456 | standard deviation: 3.09098 | 0 155 8 10 9 9 11 8 10 7 6 4 3 1 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:245 full:0 size:[binsize: 1 max: 11 count: 245 average: 2.59184 | standard deviation: 2.79637 | 0 170 6 7 10 10 7 10 8 8 5 4 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:345 full:0 size:[binsize: 1 max: 17 count: 345 average: 6.17391 | standard deviation: 5.54107 | 0 141 9 13 12 15 13 10 11 14 14 13 8 9 17 30 9 7 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:250 full:0 size:[binsize: 1 max: 13 count: 250 average: 3.092 | standard deviation: 3.28988 | 0 158 8 8 10 9 12 8 7 12 6 8 2 2 ]
MessageBuffer: [Chip 0 4, L2Cache, L1RequestToL2Cache] stats - msgs:245 full:0 size:[binsize: 1 max: 11 count: 245 average: 2.32245 | standard deviation: 2.47114 | 0 176 6 9 11 8 8 10 7 6 2 2 ]
MessageBuffer: [Chip 0 5, L2Cache, L1RequestToL2Cache] stats - msgs:246 full:0 size:[binsize: 1 max: 9 count: 246 average: 1.59756 | standard deviation: 1.65122 | 0 206 10 8 3 3 3 8 3 2 ]
MessageBuffer: [Chip 0 6, L2Cache, L1RequestToL2Cache] stats - msgs:250 full:0 size:[binsize: 1 max: 11 count: 250 average:  1.64 | standard deviation: 1.81913 | 0 205 16 9 2 3 2 3 4 3 2 1 ]
MessageBuffer: [Chip 0 7, L2Cache, L1RequestToL2Cache] stats - msgs:237 full:0 size:[binsize: 1 max: 11 count: 237 average: 2.19409 | standard deviation: 2.28666 | 0 173 7 7 9 12 10 6 7 3 2 1 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:16 full:0 size:[binsize: 1 max: 1 count: 16 average:     1 | standard deviation: 0 | 0 16 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:16 full:0 size:[binsize: 1 max: 1 count: 16 average:     1 | standard deviation: 0 | 0 16 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:32 full:0 size:[binsize: 1 max: 1 count: 32 average:     1 | standard deviation: 0 | 0 32 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:16 full:0 size:[binsize: 1 max: 1 count: 16 average:     1 | standard deviation: 0 | 0 16 ]
MessageBuffer: [Chip 0 4, L2Cache, responseToL2Cache] stats - msgs:16 full:0 size:[binsize: 1 max: 1 count: 16 average:     1 | standard deviation: 0 | 0 16 ]
MessageBuffer: [Chip 0 5, L2Cache, responseToL2Cache] stats - msgs:16 full:0 size:[binsize: 1 max: 1 count: 16 average:     1 | standard deviation: 0 | 0 16 ]
MessageBuffer: [Chip 0 6, L2Cache, responseToL2Cache] stats - msgs:16 full:0 size:[binsize: 1 max: 1 count: 16 average:     1 | standard deviation: 0 | 0 16 ]
MessageBuffer: [Chip 0 7, L2Cache, responseToL2Cache] stats - msgs:16 full:0 size:[binsize: 1 max: 1 count: 16 average:     1 | standard deviation: 0 | 0 16 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:122 full:0 size:[binsize: 1 max: 20 count: 122 average: 8.93443 | standard deviation: 5.24759 | 0 10 5 8 8 7 9 6 5 6 9 8 10 6 5 5 3 3 4 3 2 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:121 full:0 size:[binsize: 1 max: 19 count: 121 average: 8.90083 | standard deviation: 4.74254 | 0 10 5 7 7 4 5 6 10 10 7 9 9 10 9 5 3 2 1 2 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:124 full:0 size:[binsize: 1 max: 19 count: 124 average: 8.12903 | standard deviation: 4.41726 | 0 10 6 6 7 8 10 10 10 9 10 8 7 7 5 6 2 1 1 1 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:131 full:0 size:[binsize: 1 max: 18 count: 131 average: 7.75573 | standard deviation: 4.70597 | 0 15 7 7 8 11 13 8 7 7 7 6 8 6 9 5 5 1 1 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:135 full:36 size:[binsize: 1 max: 20 count: 135 average: 8.22222 | standard deviation: 5.24333 | 0 14 6 9 9 10 10 8 10 10 9 5 5 6 4 6 4 1 2 1 6 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:126 full:0 size:[binsize: 1 max: 20 count: 126 average: 8.7381 | standard deviation: 4.93072 | 0 11 6 6 8 8 7 7 8 6 8 9 11 7 8 5 4 3 2 1 1 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:134 full:103 size:[binsize: 1 max: 20 count: 134 average: 8.25373 | standard deviation: 5.50461 | 0 15 6 9 10 9 9 10 10 7 8 6 6 5 5 3 3 1 1 1 10 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:129 full:80 size:[binsize: 1 max: 20 count: 129 average: 8.95349 | standard deviation: 5.81216 | 0 10 7 10 10 8 10 8 7 6 4 5 5 7 6 4 4 3 3 4 8 ]
MessageBuffer: [Chip 0 8, L1Cache, requestFromL1Cache] stats - msgs:129 full:0 size:[binsize: 1 max: 20 count: 129 average: 8.45736 | standard deviation: 4.91093 | 0 15 6 6 6 5 6 11 10 9 10 8 8 7 6 5 6 1 1 2 1 ]
MessageBuffer: [Chip 0 9, L1Cache, requestFromL1Cache] stats - msgs:130 full:57 size:[binsize: 1 max: 20 count: 130 average: 9.68462 | standard deviation: 5.81564 | 0 9 4 8 9 10 7 7 8 7 7 6 5 5 5 6 6 4 3 5 9 ]
MessageBuffer: [Chip 0 10, L1Cache, requestFromL1Cache] stats - msgs:131 full:35 size:[binsize: 1 max: 20 count: 131 average: 10.1679 | standard deviation: 6.18746 | 0 11 6 6 7 10 8 6 6 3 5 6 5 5 7 6 7 5 6 6 10 ]
MessageBuffer: [Chip 0 11, L1Cache, requestFromL1Cache] stats - msgs:125 full:0 size:[binsize: 1 max: 20 count: 125 average: 8.344 | standard deviation: 4.93425 | 0 12 7 6 8 9 7 9 9 7 7 7 7 8 6 4 7 2 1 1 1 ]
MessageBuffer: [Chip 0 12, L1Cache, requestFromL1Cache] stats - msgs:133 full:60 size:[binsize: 1 max: 20 count: 133 average: 9.81955 | standard deviation: 5.84393 | 0 13 5 7 7 5 7 7 6 7 7 9 8 6 7 6 5 4 4 4 9 ]
MessageBuffer: [Chip 0 13, L1Cache, requestFromL1Cache] stats - msgs:131 full:58 size:[binsize: 1 max: 20 count: 131 average: 10.374 | standard deviation: 6.20979 | 0 12 6 6 6 6 6 6 7 6 6 7 6 5 6 6 6 6 4 3 15 ]
MessageBuffer: [Chip 0 14, L1Cache, requestFromL1Cache] stats - msgs:127 full:31 size:[binsize: 1 max: 20 count: 127 average: 9.29134 | standard deviation: 5.8493 | 0 12 7 7 7 8 10 7 7 4 3 5 9 5 5 6 6 5 6 3 5 ]
MessageBuffer: [Chip 0 15, L1Cache, requestFromL1Cache] stats - msgs:131 full:49 size:[binsize: 1 max: 20 count: 131 average: 10.1527 | standard deviation: 6.17875 | 0 12 6 6 6 6 7 11 9 4 3 4 6 4 6 5 7 8 6 6 9 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:30 full:0 size:[binsize: 1 max: 13 count: 30 average:   5.7 | standard deviation: 4.11473 | 0 7 3 2 2 2 2 1 1 2 3 2 2 1 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:24 full:0 size:[binsize: 1 max: 14 count: 24 average: 5.83333 | standard deviation: 4.78221 | 0 7 3 1 1 1 1 1 1 1 1 1 2 2 1 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:23 full:0 size:[binsize: 1 max: 13 count: 23 average: 5.86957 | standard deviation: 4.51764 | 0 6 3 1 1 1 1 1 1 1 1 2 3 1 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:27 full:0 size:[binsize: 1 max: 10 count: 27 average: 3.92593 | standard deviation: 3.47519 | 0 12 3 1 1 1 1 1 2 3 2 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:19 full:0 size:[binsize: 1 max: 6 count: 19 average: 1.89474 | standard deviation: 1.52753 | 0 12 3 1 1 1 1 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:33 full:0 size:[binsize: 1 max: 15 count: 33 average: 5.72727 | standard deviation: 4.41942 | 0 8 3 2 2 2 4 3 1 1 1 1 1 1 2 1 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:14 full:0 size:[binsize: 1 max: 6 count: 14 average: 2.07143 | standard deviation: 1.73205 | 0 9 1 1 1 1 1 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:20 full:0 size:[binsize: 1 max: 10 count: 20 average:  4.05 | standard deviation: 2.8562 | 0 5 3 2 2 2 2 1 1 1 1 ]
MessageBuffer: [Chip 0 8, L1Cache, responseFromL1Cache] stats - msgs:34 full:0 size:[binsize: 1 max: 14 count: 34 average:   5.5 | standard deviation: 4.25334 | 0 10 2 2 2 2 3 3 2 1 1 1 2 2 1 ]
MessageBuffer: [Chip 0 9, L1Cache, responseFromL1Cache] stats - msgs:14 full:0 size:[binsize: 1 max: 4 count: 14 average: 1.92857 | standard deviation: 1.14354 | 0 7 3 2 2 ]
MessageBuffer: [Chip 0 10, L1Cache, responseFromL1Cache] stats - msgs:25 full:0 size:[binsize: 1 max: 10 count: 25 average:   3.4 | standard deviation: 2.75379 | 0 9 4 2 3 2 1 1 1 1 1 ]
MessageBuffer: [Chip 0 11, L1Cache, responseFromL1Cache] stats - msgs:30 full:0 size:[binsize: 1 max: 12 count: 30 average: 5.83333 | standard deviation: 3.64361 | 0 6 2 2 2 2 2 2 3 3 3 2 1 ]
MessageBuffer: [Chip 0 12, L1Cache, responseFromL1Cache] stats - msgs:13 full:0 size:[binsize: 1 max: 5 count: 13 average:     2 | standard deviation: 1.47196 | 0 8 1 1 2 1 ]
MessageBuffer: [Chip 0 13, L1Cache, responseFromL1Cache] stats - msgs:23 full:0 size:[binsize: 1 max: 9 count: 23 average: 3.56522 | standard deviation: 2.67989 | 0 8 3 2 2 2 2 1 2 1 ]
MessageBuffer: [Chip 0 14, L1Cache, responseFromL1Cache] stats - msgs:29 full:0 size:[binsize: 1 max: 13 count: 29 average: 5.41379 | standard deviation: 3.74166 | 0 7 2 2 2 2 2 3 3 1 2 1 1 1 ]
MessageBuffer: [Chip 0 15, L1Cache, responseFromL1Cache] stats - msgs:17 full:0 size:[binsize: 1 max: 6 count: 17 average: 2.05882 | standard deviation: 1.56125 | 0 9 4 1 1 1 1 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:74 full:0 size:[binsize: 1 max: 5 count: 74 average: 2.55405 | standard deviation: 1 | 0 9 31 20 12 2 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:70 full:0 size:[binsize: 1 max: 4 count: 70 average: 2.34286 | standard deviation: 0.722315 | 0 7 35 25 3 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:75 full:0 size:[binsize: 1 max: 4 count: 75 average: 2.41333 | standard deviation: 0.762287 | 0 7 35 28 5 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:81 full:0 size:[binsize: 1 max: 5 count: 81 average: 2.39506 | standard deviation: 0.894427 | 0 10 39 24 6 2 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:78 full:0 size:[binsize: 1 max: 4 count: 78 average: 2.33333 | standard deviation: 0.789542 | 0 9 40 23 6 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:79 full:0 size:[binsize: 1 max: 4 count: 79 average: 2.53165 | standard deviation: 0.862316 | 0 8 32 28 11 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:82 full:0 size:[binsize: 1 max: 5 count: 82 average: 2.78049 | standard deviation: 1.05993 | 0 11 20 30 18 3 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:75 full:0 size:[binsize: 1 max: 5 count: 75 average: 2.73333 | standard deviation: 1.04623 | 0 9 24 22 18 2 ]
MessageBuffer: [Chip 0 8, L1Cache, unblockFromL1Cache] stats - msgs:80 full:0 size:[binsize: 1 max: 5 count: 80 average:   2.5 | standard deviation: 0.856841 | 0 8 34 29 8 1 ]
MessageBuffer: [Chip 0 9, L1Cache, unblockFromL1Cache] stats - msgs:79 full:0 size:[binsize: 1 max: 4 count: 79 average: 2.39241 | standard deviation: 0.759555 | 0 7 40 26 6 ]
MessageBuffer: [Chip 0 10, L1Cache, unblockFromL1Cache] stats - msgs:74 full:0 size:[binsize: 1 max: 5 count: 74 average:   2.5 | standard deviation: 0.972217 | 0 8 36 17 11 2 ]
MessageBuffer: [Chip 0 11, L1Cache, unblockFromL1Cache] stats - msgs:80 full:0 size:[binsize: 1 max: 5 count: 80 average:  2.45 | standard deviation: 0.927771 | 0 9 38 24 6 3 ]
MessageBuffer: [Chip 0 12, L1Cache, unblockFromL1Cache] stats - msgs:81 full:0 size:[binsize: 1 max: 4 count: 81 average: 2.2963 | standard deviation: 0.698212 | 0 8 44 26 3 ]
MessageBuffer: [Chip 0 13, L1Cache, unblockFromL1Cache] stats - msgs:75 full:0 size:[binsize: 1 max: 5 count: 75 average: 2.54667 | standard deviation: 0.97952 | 0 6 39 16 11 3 ]
MessageBuffer: [Chip 0 14, L1Cache, unblockFromL1Cache] stats - msgs:81 full:0 size:[binsize: 1 max: 5 count: 81 average: 2.85185 | standard deviation: 1.19896 | 0 9 27 22 13 10 ]
MessageBuffer: [Chip 0 15, L1Cache, unblockFromL1Cache] stats - msgs:79 full:0 size:[binsize: 1 max: 4 count: 79 average: 2.65823 | standard deviation: 0.987096 | 0 9 29 21 20 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:17 full:0 size:[binsize: 1 max: 1 count: 17 average:     1 | standard deviation: 0 | 0 17 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:14 full:0 size:[binsize: 1 max: 1 count: 14 average:     1 | standard deviation: 0 | 0 14 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:13 full:0 size:[binsize: 1 max: 1 count: 13 average:     1 | standard deviation: 0 | 0 13 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:18 full:0 size:[binsize: 1 max: 1 count: 18 average:     1 | standard deviation: 0 | 0 18 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:14 full:0 size:[binsize: 1 max: 1 count: 14 average:     1 | standard deviation: 0 | 0 14 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:19 full:0 size:[binsize: 1 max: 1 count: 19 average:     1 | standard deviation: 0 | 0 19 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:11 full:0 size:[binsize: 1 max: 1 count: 11 average:     1 | standard deviation: 0 | 0 11 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:11 full:0 size:[binsize: 1 max: 1 count: 11 average:     1 | standard deviation: 0 | 0 11 ]
MessageBuffer: [Chip 0 8, L1Cache, requestToL1Cache] stats - msgs:21 full:0 size:[binsize: 1 max: 1 count: 21 average:     1 | standard deviation: 0 | 0 21 ]
MessageBuffer: [Chip 0 9, L1Cache, requestToL1Cache] stats - msgs:9 full:0 size:[binsize: 1 max: 1 count: 9 average:     1 | standard deviation: 0 | 0 9 ]
MessageBuffer: [Chip 0 10, L1Cache, requestToL1Cache] stats - msgs:15 full:0 size:[binsize: 1 max: 1 count: 15 average:     1 | standard deviation: 0 | 0 15 ]
MessageBuffer: [Chip 0 11, L1Cache, requestToL1Cache] stats - msgs:17 full:0 size:[binsize: 1 max: 1 count: 17 average:     1 | standard deviation: 0 | 0 17 ]
MessageBuffer: [Chip 0 12, L1Cache, requestToL1Cache] stats - msgs:10 full:0 size:[binsize: 1 max: 1 count: 10 average:     1 | standard deviation: 0 | 0 10 ]
MessageBuffer: [Chip 0 13, L1Cache, requestToL1Cache] stats - msgs:14 full:0 size:[binsize: 1 max: 1 count: 14 average:     1 | standard deviation: 0 | 0 14 ]
MessageBuffer: [Chip 0 14, L1Cache, requestToL1Cache] stats - msgs:17 full:0 size:[binsize: 1 max: 1 count: 17 average:     1 | standard deviation: 0 | 0 17 ]
MessageBuffer: [Chip 0 15, L1Cache, requestToL1Cache] stats - msgs:11 full:0 size:[binsize: 1 max: 1 count: 11 average:     1 | standard deviation: 0 | 0 11 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:126 full:0 size:[binsize: 1 max: 1 count: 126 average:     1 | standard deviation: 0 | 0 126 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:130 full:0 size:[binsize: 1 max: 1 count: 130 average:     1 | standard deviation: 0 | 0 130 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:131 full:0 size:[binsize: 1 max: 1 count: 131 average:     1 | standard deviation: 0 | 0 131 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:131 full:0 size:[binsize: 1 max: 1 count: 131 average:     1 | standard deviation: 0 | 0 131 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:135 full:0 size:[binsize: 1 max: 1 count: 135 average:     1 | standard deviation: 0 | 0 135 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:129 full:0 size:[binsize: 1 max: 1 count: 129 average:     1 | standard deviation: 0 | 0 129 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:134 full:0 size:[binsize: 1 max: 1 count: 134 average:     1 | standard deviation: 0 | 0 134 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:151 full:0 size:[binsize: 1 max: 1 count: 151 average:     1 | standard deviation: 0 | 0 151 ]
MessageBuffer: [Chip 0 8, L1Cache, responseToL1Cache] stats - msgs:129 full:0 size:[binsize: 1 max: 1 count: 129 average:     1 | standard deviation: 0 | 0 129 ]
MessageBuffer: [Chip 0 9, L1Cache, responseToL1Cache] stats - msgs:132 full:0 size:[binsize: 1 max: 1 count: 132 average:     1 | standard deviation: 0 | 0 132 ]
MessageBuffer: [Chip 0 10, L1Cache, responseToL1Cache] stats - msgs:136 full:0 size:[binsize: 1 max: 1 count: 136 average:     1 | standard deviation: 0 | 0 136 ]
MessageBuffer: [Chip 0 11, L1Cache, responseToL1Cache] stats - msgs:130 full:0 size:[binsize: 1 max: 1 count: 130 average:     1 | standard deviation: 0 | 0 130 ]
MessageBuffer: [Chip 0 12, L1Cache, responseToL1Cache] stats - msgs:133 full:0 size:[binsize: 1 max: 1 count: 133 average:     1 | standard deviation: 0 | 0 133 ]
MessageBuffer: [Chip 0 13, L1Cache, responseToL1Cache] stats - msgs:133 full:0 size:[binsize: 1 max: 1 count: 133 average:     1 | standard deviation: 0 | 0 133 ]
MessageBuffer: [Chip 0 14, L1Cache, responseToL1Cache] stats - msgs:127 full:0 size:[binsize: 1 max: 1 count: 127 average:     1 | standard deviation: 0 | 0 127 ]
MessageBuffer: [Chip 0 15, L1Cache, responseToL1Cache] stats - msgs:143 full:0 size:[binsize: 1 max: 1 count: 143 average:     1 | standard deviation: 0 | 0 143 ]
ruby_n_accesses[global_load] = 1980
ruby_n_accesses[global_store] = 512
ruby_n_accesses[global_atomic] = 64
ruby_n_accesses[local_load] = 0
ruby_n_accesses[local_store] = 0
ruby_n_mem_accesses[global_load] = 1521
ruby_n_mem_accesses[global_store] = 512
ruby_n_mem_accesses[global_atomic] = 32
ruby_n_mem_accesses[local_load] = 0
ruby_n_mem_accesses[local_store] = 0
ruby_stall[ruby_unready] = 0
ruby_stall[mshrs_hit_full] = 0
ruby_stall[mshrs_miss_full] = 0
ruby_stall[mshr_write_to_pending] = 0
ruby_stall[mshr_same_warp_second_W] = 0
ruby_stall[mshr_same_warp_WR] = 0
ruby_stall[mshr_diff_warp_RWR] = 0
