//*****************************************************************************
//
//! \file xgpio.c
//! \brief Driver for the GPIO controller
//! \version V2.1.1.0
//! \date 2/6/2012
//! \author CooCox
//! \copy
//!
//! Copyright (c)  2011, CooCox 
//! All rights reserved.
//! 
//! Redistribution and use in source and binary forms, with or without 
//! modification, are permitted provided that the following conditions 
//! are met: 
//! 
//!     * Redistributions of source code must retain the above copyright 
//! notice, this list of conditions and the following disclaimer. 
//!     * Redistributions in binary form must reproduce the above copyright
//! notice, this list of conditions and the following disclaimer in the
//! documentation and/or other materials provided with the distribution. 
//!     * Neither the name of the <ORGANIZATION> nor the names of its 
//! contributors may be used to endorse or promote products derived 
//! from this software without specific prior written permission. 
//! 
//! THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
//! AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 
//! IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
//! ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE 
//! LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 
//! CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 
//! SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
//! INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 
//! CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
//! ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF 
//! THE POSSIBILITY OF SUCH DAMAGE.
//
//*****************************************************************************

#include "xhw_types.h"
#include "xhw_ints.h"
#include "xhw_memmap.h"
#include "xhw_nvic.h"
#include "xhw_sysctl.h"
#include "xhw_gpio.h"
#include "xdebug.h"
#include "xsysctl.h"
#include "xgpio.h"

typedef struct
{
    //
    // Pin ID.
    //
    unsigned long ulpinID;

    //
    // Callback handler
    //
    xtEventCallback pfnGPIOPinHandlerCallback;
}
tGPIOPinIntAsssign;

//
// GPIO Pins Interrupt Assignment table.
//
static tGPIOPinIntAsssign g_psGPIOPinIntAssignTable[xGPIO_INT_NUMBER] = 
{
    { 0,   0 },
    { 0,   0 },            
    { 0,   0 },
    { 0,   0 },        
    { 0,   0 },
    { 0,   0 },
    { 0,   0 },        
    { 0,   0 }                  
};

//*****************************************************************************
//
// An array that maps the "GPIO set" number (which is stored in the upper
// nibble of the GPIO_*_* defines) to the GCR_GP?MFP register that
// controls the GPIO function for that GPIO.
//
//*****************************************************************************
static const unsigned long g_pulIPRSTRegs[] =
{
    GCR_GPAMFP,
    GCR_GPBMFP,
    GCR_GPCMFP,
    GCR_GPDMFP,
    GCR_GPEMFP, 
    GCR_GPFMFP
};

//*****************************************************************************
//
//! \internal
//! Checks a GPIO base address.
//!
//! \param ulPort is the base address of the GPIO port.
//!
//! This function determines if a GPIO port base address is valid.
//!
//! \return Returns \b true if the base address is valid and \b false
//! otherwise.
//
//*****************************************************************************
#ifdef xDEBUG
static xtBoolean
GPIOBaseValid(unsigned long ulPort)
{
    return((ulPort == GPIO_PORTA_BASE) || 
           (ulPort == GPIO_PORTB_BASE) || 
           (ulPort == GPIO_PORTC_BASE) || 
           (ulPort == GPIO_PORTD_BASE) || 
           (ulPort == GPIO_PORTE_BASE) ||
           (ulPort == GPIO_PORTF_BASE));
}
#endif

//*****************************************************************************
//
//! \internal
//! \brief GPIO A,B ISR.
//!
//! \param None
//!
//! \return None.
//
//*****************************************************************************
void GPABIntHandler(void)
{
    unsigned long ulGpaStatus, ulGpbStatus;
    unsigned long i;
    
    //
    // Keep the interrupt source
    //
    ulGpaStatus = xHWREG(GPIO_PORTA_BASE+GPIO_ISRC);
    ulGpbStatus = xHWREG(GPIO_PORTB_BASE+GPIO_ISRC);
    
    //
    // Clear the interrupt
    //
    xHWREG(GPIO_PORTA_BASE+GPIO_ISRC) = ulGpaStatus;
    xHWREG(GPIO_PORTB_BASE+GPIO_ISRC) = ulGpbStatus;

    //
    // Call the callback function of GPIOAB interrupt
    //
    for(i=0; i<xGPIO_INT_NUMBER; i++)
    {
        if((g_psGPIOPinIntAssignTable[i].ulpinID & 0xFFFF0000) == 
           ((GPIO_PORTA_BASE & 0x0000FFFF) << 16))
        {
            if((g_psGPIOPinIntAssignTable[i].ulpinID & 0x0000FFFF & 
                ulGpaStatus))
            {
                if(g_psGPIOPinIntAssignTable[i].pfnGPIOPinHandlerCallback != 0)
                {
                    g_psGPIOPinIntAssignTable[i].pfnGPIOPinHandlerCallback
                    (0,0,0,0);
                }
            }
        }
        if((g_psGPIOPinIntAssignTable[i].ulpinID &0xFFFF0000) == 
           ((GPIO_PORTB_BASE & 0x0000FFFF) << 16))
        {
            if((g_psGPIOPinIntAssignTable[i].ulpinID & 0x0000FFFF & 
                ulGpbStatus))
            {
                if(g_psGPIOPinIntAssignTable[i].pfnGPIOPinHandlerCallback != 0)
                {
                    g_psGPIOPinIntAssignTable[i].pfnGPIOPinHandlerCallback
                    (0,0,0,0);
                }
            }
        }
    } 
}

//*****************************************************************************
//
//! \internal
//! \brief GPIO C,D,E  ISR.
//!
//! \param None
//!
//! \return None.
//
//*****************************************************************************
void GPCDEIntHandler(void)
{
    unsigned long ulGpcStatus, ulGpdStatus, ulGpeStatus;
    unsigned long i;
    
    //
    // Keep the interrupt source
    //
    ulGpcStatus = xHWREG(GPIO_PORTC_BASE+GPIO_ISRC);
    ulGpdStatus = xHWREG(GPIO_PORTD_BASE+GPIO_ISRC);
    ulGpeStatus = xHWREG(GPIO_PORTE_BASE+GPIO_ISRC);

    //
    // Clear the interrupt
    //
    xHWREG(GPIO_PORTC_BASE+GPIO_ISRC) = ulGpcStatus;
    xHWREG(GPIO_PORTD_BASE+GPIO_ISRC) = ulGpdStatus;
    xHWREG(GPIO_PORTE_BASE+GPIO_ISRC) = ulGpeStatus;

    //
    // Call the callback function of GPIOCDE interrupt
    //
    for(i=0; i<xGPIO_INT_NUMBER; i++)
    {
        if((g_psGPIOPinIntAssignTable[i].ulpinID &0xFFFF0000) == 
           ((GPIO_PORTC_BASE & 0x0000FFFF) << 16))
        {
            if((g_psGPIOPinIntAssignTable[i].ulpinID & 0x0000FFFF & 
                ulGpcStatus))
            {
                if(g_psGPIOPinIntAssignTable[i].pfnGPIOPinHandlerCallback != 0)
                {
                    g_psGPIOPinIntAssignTable[i].pfnGPIOPinHandlerCallback
                    (0,0,0,0);
                }
            }
        }
        if((g_psGPIOPinIntAssignTable[i].ulpinID &0xFFFF0000) == 
           ((GPIO_PORTD_BASE & 0x0000FFFF) << 16))
        {
            if((g_psGPIOPinIntAssignTable[i].ulpinID & 0x0000FFFF & 
                ulGpdStatus))
            {
                if(g_psGPIOPinIntAssignTable[i].pfnGPIOPinHandlerCallback != 0)
                {
                    g_psGPIOPinIntAssignTable[i].pfnGPIOPinHandlerCallback
                    (0,0,0,0);
                }
            }
        }
        if((g_psGPIOPinIntAssignTable[i].ulpinID &0xFFFF0000) == 
           ((GPIO_PORTE_BASE & 0x0000FFFF) << 16))
        {
            if((g_psGPIOPinIntAssignTable[i].ulpinID & 0x0000FFFF & 
                ulGpeStatus))
            {
                if(g_psGPIOPinIntAssignTable[i].pfnGPIOPinHandlerCallback != 0)
                {
                    g_psGPIOPinIntAssignTable[i].pfnGPIOPinHandlerCallback
                    (0,0,0,0);
                }
            }
        }
    } 
}

//*****************************************************************************
//
//! \internal
//! \brief GPIO F ISR.
//!
//! \param None
//!
//! \return None.
//
//*****************************************************************************
void GPFIntHandler(void)
{
    unsigned long ulGpfStatus;
    unsigned long i;
    
    //
    // Keep the interrupt source
    //
    ulGpfStatus = xHWREG(GPIO_PORTF_BASE+GPIO_ISRC);

    //
    // Clear the interrupt
    //
    xHWREG(GPIO_PORTF_BASE+GPIO_ISRC) = ulGpfStatus;

    //
    // Call the callback function of GPIOF interrupt
    //
    for(i=0; i<xGPIO_INT_NUMBER; i++)
    {
        if((g_psGPIOPinIntAssignTable[i].ulpinID &0xFFFF0000) == 
           ((GPIO_PORTF_BASE & 0x0000FFFF) << 16))
        {
            if((g_psGPIOPinIntAssignTable[i].ulpinID & 0x0000FFFF & 
                ulGpfStatus))
            {
                if(g_psGPIOPinIntAssignTable[i].pfnGPIOPinHandlerCallback != 0)
                {
                    g_psGPIOPinIntAssignTable[i].pfnGPIOPinHandlerCallback
                    (0,0,0,0);
                }
            }
        }
    } 
}

//*****************************************************************************
//
//! \internal
//! \brief External INT0(PortD 2) ISR.
//!
//! \param None
//!
//! \return None.
//
//*****************************************************************************
void EINT0IntHandler(void)
{
    unsigned long i;

    //
    //!  For PD2, clear the INT flag 
    //
    xHWREG(GPIO_PORTD_BASE+GPIO_ISRC) |= GPIO_PIN_2;
   
    for(i=0; i<xGPIO_INT_NUMBER; i++)
    {
        if((g_psGPIOPinIntAssignTable[i].ulpinID) == 
           (((GPIO_PORTD_BASE & 0x0000FFFF) << 16) | GPIO_PIN_2))
        {
            if(g_psGPIOPinIntAssignTable[i].pfnGPIOPinHandlerCallback != 0)
            {
                g_psGPIOPinIntAssignTable[i].pfnGPIOPinHandlerCallback(0,0,0,0);
            }
        }
    } 
}                                       

//*****************************************************************************
//
//! \internal
//! \brief External INT1(PortF 2 ) ISR .
//!
//! \param None
//!
//! \return None.
//
//*****************************************************************************
void EINT1IntHandler(void)
{   
    unsigned long i;

    //
    //! For PF2, clear the INT flag
    //
    xHWREG(xGPIO_PORTF_BASE+GPIO_ISRC) |= GPIO_PIN_3;
    
    for(i=0; i<xGPIO_INT_NUMBER; i++)
    {
        if((g_psGPIOPinIntAssignTable[i].ulpinID) == 
           (((GPIO_PORTF_BASE & 0x0000FFFF) << 16) | GPIO_PIN_2))
        {
            if(g_psGPIOPinIntAssignTable[i].pfnGPIOPinHandlerCallback != 0)
            {
                g_psGPIOPinIntAssignTable[i].pfnGPIOPinHandlerCallback(0,0,0,0);
            }
        }
    } 
}

//*****************************************************************************
//
//! \brief Get the GPIO Peripheral Id from a short Pin.
//!
//! \param eShortPin is the base address of the GPIO port
//!
//! \note For MINI51,all GPIO port use the some Peripheral clock.
//! 
//! \return GPIO port code which is used by \ref xSysCtlPeripheralEnable,
//! \ref xSysCtlPeripheralDisable, \ref xSysCtlPeripheralReset.
//
//*****************************************************************************
unsigned long 
GPIOPinToPeripheralId(unsigned long ulPort, unsigned long ulPin)
{
        
    //
    // Check the arguments.
    //
    xASSERT(GPIOBaseValid(ulPort));

    return SYSCTL_PERIPH_GPIO;
}

//*****************************************************************************
//
//! \brief Get the GPIO port from a short Pin.
//!
//! \param eShortPin is the base address of the GPIO port
//!
//! \note None.
//! 
//! \return GPIO port address which is used by GPIO API.
//
//*****************************************************************************
unsigned long 
GPIOPinToPort(unsigned long ulPort, unsigned long ulPin)
{
        
    //
    // Check the arguments.
    //
    xASSERT(GPIOBaseValid(ulPort));

    return ulPort;
}

//*****************************************************************************
//
//! \brief Get the GPIO pin number from a short Pin.
//!
//! \param eShortPin is the base address of the GPIO port
//!
//! \note None.
//! 
//! \return GPIO pin number which is used by GPIO API.
//
//*****************************************************************************
unsigned long 
GPIOPinToPin(unsigned long ulPort, unsigned long ulPin)
{
        
    //
    // Check the arguments.
    //
    xASSERT(GPIOBaseValid(ulPort));

    return ulPin;
}

//*****************************************************************************
//
//! \brief Sets the direction and mode of the specified pin(s).
//!
//! \param ulPort is the base address of the GPIO port
//! \param ulPins is the bit-packed representation of the pin(s).
//! \param ulPinIO is the pin direction and/or mode.
//!
//! This function will set the specified pin(s) on the selected GPIO port
//! as either an input or output under software control, or it will set the
//! pin to be under hardware control.
//!
//! The parameter \e ulPinIO is an enumerated data type that can be one of
//! the following values:
//!
//! - \b xGPIO_DIR_MODE_IN
//! - \b xGPIO_DIR_MODE_OUT
//! - \b xGPIO_DIR_MODE_QB
//! - \b xGPIO_DIR_MODE_HW
//!
//! where \b GPIO_DIR_MODE_IN specifies that the pin will be programmed as
//! a software controlled input, \b GPIO_DIR_MODE_OUT specifies that the pin
//! will be programmed as a software controlled output,\b GPIO_DIR_MODE_OD 
//! specifies that the pin will be programmed as a Open-Drain.\b GPIO_DIR_MODE_QB
//! specifies that the pin will be programmed as Quasi-bidirectional 
//!
//! The pin(s) are specified using a bit-packed byte, where each bit that is
//! set identifies the pin to be accessed, and where bit 0 of the byte
//! represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.
//!
//! \return None.
//
//*****************************************************************************
void
xGPIODirModeSet(unsigned long ulPort, unsigned long ulPins,
               unsigned long ulPinIO)
{
    unsigned long ulBit;
        
    //
    // Check the arguments.
    //
    xASSERT(GPIOBaseValid(ulPort));
    xASSERT((ulPinIO == xGPIO_DIR_MODE_IN) || (ulPinIO == xGPIO_DIR_MODE_OUT) ||
            (ulPinIO == xGPIO_DIR_MODE_OD) || (ulPinIO == xGPIO_DIR_MODE_QB));

    //
    // Set the pin direction and mode.
    //
    for(ulBit=0; ulBit<8; ulBit++)
    {
        if(ulPins & (1 << ulBit))
        {
            GPIODirModeSet(ulPort, ulBit, ulPinIO);
        }
       
    }                              
}


//*****************************************************************************
//
//! \brief Sets the direction and mode of the specified pin.
//!
//! \param ulPort is the base address of the GPIO port
//! \param ulBit is the bit number of a port.
//! \param ulPinIO is the pin direction and/or mode.
//!
//! This function will set the specified pin(Only 1 pin) on the selected GPIO 
//! port as either an input or output under software control, or it will set 
//! the pin to be under hardware control.
//!
//! The parameter \e ulPinIO is an enumerated data type that can be one of
//! the following values:
//!
//! - \b GPIO_DIR_MODE_IN
//! - \b GPIO_DIR_MODE_OUT
//! - \b GPIO_DIR_MODE_QB
//! - \b GPIO_DIR_MODE_HW
//!
//! where \b GPIO_DIR_MODE_IN specifies that the pin will be programmed as
//! a software controlled input, \b GPIO_DIR_MODE_OUT specifies that the pin
//! will be programmed as a software controlled output,\b GPIO_DIR_MODE_OD 
//! specifies that the pin will be programmed as a Open-Drain.\b GPIO_DIR_MODE_QB
//! specifies that the pin will be programmed as Quasi-bidirectional. 
//!
//! \return None.
//
//*****************************************************************************
void GPIODirModeSet(unsigned long ulPort, unsigned long ulBit,
                    unsigned long ulPinIO)
{
    //
    // Check the arguments.
    //
    xASSERT(GPIOBaseValid(ulPort));
    xASSERT((ulPinIO == xGPIO_DIR_MODE_IN) || (ulPinIO == xGPIO_DIR_MODE_OUT) ||
            (ulPinIO == xGPIO_DIR_MODE_OD) || (ulPinIO == xGPIO_DIR_MODE_QB));

    //
    // Set the pin direction and mode.
    //
    xHWREG(ulPort + GPIO_PMD) = (xHWREG(ulPort + GPIO_PMD) &
                               (~(3 << (ulBit * 2))));

    xHWREG(ulPort + GPIO_PMD) = (xHWREG(ulPort + GPIO_PMD) |
                               ((ulPinIO & GPIO_PMD_PMD0_M) << (ulBit * 2)));  
  
}

//*****************************************************************************
//
//! \brief Gets the direction and mode of a pin.
//!
//! \param ulPort is the base address of the GPIO port.
//! \param ulPin is the bit-packed representation of the pin.
//!
//! This function gets the direction and control mode for a specified pin on
//! the selected GPIO port.  The pin can be configured as either an input or
//! output under software control, or it can be under hardware control.  The
//! type of control and direction are returned as an enumerated data type.
//!
//! \return Returns one of the enumerated data types described for
//! GPIODirModeSet().
//
//*****************************************************************************
unsigned long
xGPIODirModeGet(unsigned long ulPort, unsigned long ulPin)
{
    unsigned long ulBits;
    //
    // Check the arguments.
    //
    xASSERT(GPIOBaseValid(ulPort));

    for(ulBits=0; ulBits<8; ulBits++)
    {
        if(ulPin & (1 << ulBits))
        {
            break;
        }
    } 
    
    //
    // Return the pin direction and mode.
    //
    return((xHWREG(ulPort + GPIO_PMD) & (3 << (ulBits * 2))) >> (ulBits * 2));
}

//*****************************************************************************
//
//! Gets the direction and mode of a pin.
//!
//! \param ulPort is the base address of the GPIO port.
//! \param ucBit is the pin number.
//!
//! This function gets the direction and control mode for a specified pin on
//! the selected GPIO port.  The pin can be configured as either an input or
//! output under software control, or it can be under hardware control.  The
//! type of control and direction are returned as an enumerated data type.
//!
//! \return Returns one of the enumerated data types described for
//! GPIODirModeSet().
//
//*****************************************************************************
unsigned long
GPIODirModeGet(unsigned long ulPort, unsigned long ulBit)
{
    //
    // Check the arguments.
    //
    xASSERT(GPIOBaseValid(ulPort));
    xASSERT(ulBit < 8);
    
    //
    // Return the pin direction and mode.
    //
    return((xHWREG(ulPort + GPIO_PMD) & (3 << (ulBit * 2))) >> (ulBit * 2));
}

//*****************************************************************************
//
//! \brief Sets the interrupt type and Enables interrupts for the specified pin(s).
//!
//! \param ulPort is the base address of the GPIO port.
//! \param ulPins is the bit-packed representation of the pin(s).
//! \param ulIntType specifies the type of interrupt trigger mechanism.
//!
//! This function sets up the various interrupt trigger mechanisms for the
//! specified pin(s) on the selected GPIO port.
//!
//! The parameter \e ulIntType is an enumerated data type that can be one of
//! the following values:
//!
//! - \b GPIO_FALLING_EDGE
//! - \b GPIO_RISING_EDGE
//! - \b GPIO_BOTH_EDGES
//! - \b GPIO_LOW_LEVEL
//! - \b GPIO_HIGH_LEVEL
//! - \b GPIO_BOTH_LEVEL
//!
//! where the different values describe the interrupt detection mechanism
//! (edge or level) and the particular triggering event (falling, rising,
//! or both edges for edge detect, low or high for level detect).
//!
//! The pin(s) are specified using a bit-packed byte, where each bit that is
//! set identifies the pin to be accessed, and where bit 0 of the byte
//! represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.
//!
//! \note In order to avoid any spurious interrupts, the user must
//! ensure that the GPIO inputs remain stable for the duration of
//! this function.
//!
//! \return None.
//
//*****************************************************************************
void
GPIOPinIntEnable(unsigned long ulPort, unsigned long ulPins,
               unsigned long ulIntType)
{
    //
    // Check the arguments.
    //
    xASSERT(GPIOBaseValid(ulPort));
    xASSERT((ulIntType == GPIO_FALLING_EDGE) ||
           (ulIntType == GPIO_RISING_EDGE) || (ulIntType == GPIO_BOTH_EDGES) ||
           (ulIntType == GPIO_LOW_LEVEL) || (ulIntType == GPIO_HIGH_LEVEL));

    //
    // Set the pin interrupt type.
    //
    xHWREG(ulPort + GPIO_IMD) = ((ulIntType & 0x10) ?
                                (xHWREG(ulPort + GPIO_IMD) | (ulPins)) :
                                (xHWREG(ulPort + GPIO_IMD) & ~(ulPins)));
    xHWREG(ulPort + GPIO_IEN) = ((ulIntType & 2) ?
                                (xHWREG(ulPort + GPIO_IEN) | (ulPins << 16)) :
                                (xHWREG(ulPort + GPIO_IEN) & ~(ulPins << 16)));
    xHWREG(ulPort + GPIO_IEN) = ((ulIntType & 1) ?
                                (xHWREG(ulPort + GPIO_IEN) | ulPins) :
                                (xHWREG(ulPort + GPIO_IEN) & ~(ulPins)));
}

//*****************************************************************************
//
//! \brief Disables interrupts for the specified pin(s).
//!
//! \param ulPort is the base address of the GPIO port.
//! \param ulPins is the bit-packed representation of the pin(s).
//!
//! Masks the interrupt for the specified pin(s).
//!
//! The pin(s) are specified using a bit-packed byte, where each bit that is
//! set identifies the pin to be accessed, and where bit 0 of the byte
//! represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.
//!
//! \return None.
//
//*****************************************************************************
void
GPIOPinIntDisable(unsigned long ulPort, unsigned long ulPins)
{
    //
    // Check the arguments.
    //
    xASSERT(GPIOBaseValid(ulPort));

    //
    // Disable the interrupts.
    //
    xHWREG(ulPort + GPIO_IEN) &= ~(ulPins);
    xHWREG(ulPort + GPIO_IEN) &= ~(ulPins << 16);
}

//*****************************************************************************
//
//! \brief Init interrupts callback for the specified Port.
//!
//! \param ulPort is the base address of the GPIO port.
//! \param ulPin is the bit-packed representation of the pin.
//! \param xtPortCallback is callback for the specified Port.
//!
//! Init interrupts callback for the specified Port.
//!
//! \return None.
//
//*****************************************************************************
void
GPIOPinIntCallbackInit(unsigned long ulPort, unsigned long ulPin,
                       xtEventCallback xtPortCallback)
{
    int i;
    unsigned long ulPinID;
    //
    // Check the arguments.
    //
    xASSERT(GPIOBaseValid(ulPort));

    //
    // changed ?? (ulPort  << 16) | i ?? to ?? (ulPort  << 16) | ulPin ?? by 
    // niuyj 09/09/2011
    //
    ulPinID = (ulPort  << 16) | ulPin;

    //
    // Init the interrupts callback.
    //
    for(i=0; i<xGPIO_INT_NUMBER; i++)
    {
        if(g_psGPIOPinIntAssignTable[i].ulpinID == ulPinID)
        {
            g_psGPIOPinIntAssignTable[i].pfnGPIOPinHandlerCallback =
                                         xtPortCallback;
            break;
        }
        if (g_psGPIOPinIntAssignTable[i].ulpinID == 0)
        {
            g_psGPIOPinIntAssignTable[i].ulpinID = ulPinID;
            g_psGPIOPinIntAssignTable[i].pfnGPIOPinHandlerCallback =
                                         xtPortCallback;
            break;
        }
    } 
}


//*****************************************************************************
//
//! \brief Gets interrupt status for the specified GPIO port.
//!
//! \param ulPort is the base address of the GPIO port.
//! \param bMasked specifies whether masked or raw interrupt status is
//! returned.
//!
//! \return Returns a bit-packed byte, where each bit that is set identifies
//! an active masked or raw interrupt, and where bit 0 of the byte
//! represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.
//! Bits 31:8 should be ignored.
//
//*****************************************************************************
unsigned long
GPIOPinIntStatus(unsigned long ulPort)
{
    //
    // Check the arguments.
    //
    xASSERT(GPIOBaseValid(ulPort));

    //
    // Return the interrupt status.
    //
    return(xHWREG(ulPort + GPIO_ISRC));

}

//*****************************************************************************
//
//! \brief Clears the interrupt for the specified pin(s).
//!
//! \param ulPort is the base address of the GPIO port.
//! \param ulPins is the bit-packed representation of the pin(s).
//!
//! Clears the interrupt for the specified pin(s).
//!
//! The pin(s) are specified using a bit-packed byte, where each bit that is
//! set identifies the pin to be accessed, and where bit 0 of the byte
//! represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.
//!
//! \note Because there is a write buffer in the Cortex-M0 processor, it may
//! take several clock cycles before the interrupt source is actually cleared.
//! Therefore, it is recommended that the interrupt source be cleared early in
//! the interrupt handler (as opposed to the very last action) to avoid
//! returning from the interrupt handler before the interrupt source is
//! actually cleared.  Failure to do so may result in the interrupt handler
//! being immediately reentered (because the interrupt controller still sees
//! the interrupt source asserted).
//!
//! \return None.
//
//*****************************************************************************
void
GPIOPinIntClear(unsigned long ulPort, unsigned long ulPins)
{
    //
    // Check the arguments.
    //
    xASSERT(GPIOBaseValid(ulPort));

    //
    // Clear the interrupts.
    //
    xHWREG(ulPort + GPIO_ISRC) |= ulPins;
}

//*****************************************************************************
//
//! \brief Reads the values present of the specified pin(s).
//!
//! \param ulPort is the base address of the GPIO port.
//! \param ulPins is the bit-packed representation of the pin(s).
//!
//! The values at the specified pin(s) are read, as specified by \e ucPins.
//! Values are returned for both input and output pin(s), and the value
//! for pin(s) that are not specified by \e ucPins are set to 0.
//!
//! The pin(s) are specified using a bit-packed byte, where each bit that is
//! set identifies the pin to be accessed, and where bit 0 of the byte
//! represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.
//!
//! \return Returns a bit-packed byte providing the state of the specified
//! pin, where bit 0 of the byte represents GPIO port pin 0, bit 1 represents
//! GPIO port pin 1, and so on.  Any bit that is not specified by \e ucPins
//! is returned as a 0.  Bits 31:16 should be ignored.
//
//*****************************************************************************
long
GPIOPinRead(unsigned long ulPort, unsigned long ulPins)
{
    //
    // Check the arguments.
    //
    xASSERT(GPIOBaseValid(ulPort));

    //
    // Return the pin value(s).
    //
    return(xHWREG(ulPort +GPIO_PIN ) & (ulPins));
}

//*****************************************************************************
//
//! \brief Writes a value to the specified pin(s).
//!
//! \param ulPort is the base address of the GPIO port.
//! \param ulPins is the bit-packed representation of the pin(s).
//! \param ucVal is the value to write to the pin(s).
//!
//! Writes the corresponding bit values to the output pin(s) specified by
//! \e ucPins.  Writing to a pin configured as an input pin has no effect.
//!
//! The pin(s) are specified using a bit-packed byte, where each bit that is
//! set identifies the pin to be accessed, and where bit 0 of the byte
//! represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.
//!
//! \return None.
//
//*****************************************************************************
void
GPIOPinWrite(unsigned long ulPort, unsigned long ulPins, unsigned char ucVal)
{
    //
    // Check the arguments.
    //
    xASSERT(GPIOBaseValid(ulPort));

    //
    // Write the pins.
    //
    xHWREG(ulPort + GPIO_DOUT) = ((ucVal & 1) ?
                                (xHWREG(ulPort + GPIO_DOUT) | ulPins) :
                                (xHWREG(ulPort + GPIO_DOUT) & ~(ulPins)));
}

//*****************************************************************************
//
//! \brief Enable the debounce function of the specified GPIO pin(s).
//!
//! \param ulPort is the base address of the GPIO port.
//! \param ulPins is the bit-packed representation of the pin(s).
//!
//! Enable the corresponding bit debounce function to pin(s) specified by
//! \e ucPins.  
//!
//! The pin(s) are specified using a bit-packed byte, where each bit that is
//! set identifies the pin to be accessed, and where bit 0 of the byte
//! represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.
//!
//! \return None.
//
//*****************************************************************************
void
GPIOPinDebounceEnable(unsigned long ulPort, unsigned long ulPins)
{
    //
    // Check the arguments.
    //
    xASSERT(GPIOBaseValid(ulPort));

    //
    // Write the pins.
    //
    xHWREG(ulPort + GPIO_DBEN) |=  ulPins;
}


//*****************************************************************************
//
//! \brief Disable the debounce function of the specified GPIO pin(s).
//!
//! \param ulPort is the base address of the GPIO port.
//! \param ulPins is the bit-packed representation of the pin(s).
//!
//! Disable the corresponding bit debounce function to pin(s) specified by
//! \e ucPins.  
//!
//! The pin(s) are specified using a bit-packed byte, where each bit that is
//! set identifies the pin to be accessed, and where bit 0 of the byte
//! represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.
//!
//! \return None.
//
//*****************************************************************************
void
GPIOPinDebounceDisable(unsigned long ulPort, unsigned long ulPins)
{
    //
    // Check the arguments.
    //
    xASSERT(GPIOBaseValid(ulPort));

    //
    // Disable the pins Debounce.
    //
    xHWREG(ulPort + GPIO_DBEN) &=  ~ulPins;
}

//*****************************************************************************
//
//! \brief Set GPIO port mask register of the specified GPIO pin(s).
//!
//! \param ulPort is the base address of the GPIO port.
//! \param ulPins is the bit-packed representation of the pin(s).
//!
//! Set GPIO port mask register of the specified GPIO pin(s) specified by
//! \e ucPins.  
//!
//! The pin(s) are specified using a bit-packed byte, where each bit that is
//! set identifies the pin to be accessed, and where bit 0 of the byte
//! represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.
//!
//! \return None.
//
//*****************************************************************************
void
GPIOPinMaskSet(unsigned long ulPort, unsigned long ulPins)
{
    //
    // Check the arguments.
    //
  
    // xASSERT(GPIOBaseValid(ulPort));

    //
    // Set the pins mask.
    //
    xHWREG(ulPort + GPIO_DMASK) |=  ulPins;
}

//*****************************************************************************
//
//! \brief Set the De-bounce sampling cycle.
//!
//! \param ulClockSource is the De-bounce sampling clock source.
//! \param ulDebounceClk is the De-bounce sampling clock.
//!
//! Set the De-bounce sampling cycle.  
//!
//! The pin(s) are specified using a bit-packed byte, where each bit that is
//! set identifies the pin to be accessed, and where bit 0 of the byte
//! represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.
//!
//! \return None.
//
//*****************************************************************************
void
GPIODebounceTimeSet(unsigned long ulClockSource, unsigned long ulDebounceClk)
{
    //
    // Check the arguments.
    //
    xASSERT((ulClockSource == GPIO_DBCLKSRC_HCLK) ||
            (ulClockSource == GPIO_DBCLKSRC_10K));
    xASSERT(ulDebounceClk<=15);

    //
    // Write the pins.
    //
    xHWREG(GPIO_DBNCECON) =  ((ulClockSource & 1) ?
                              (xHWREG(GPIO_DBNCECON) | GPIO_DBNCECON_DBCLKSRC) :
                              (xHWREG(GPIO_DBNCECON) & ~(GPIO_DBNCECON_DBCLKSRC)));
    xHWREG(GPIO_DBNCECON) &= ~GPIO_DBNCECON_DBCLKSEL_M;
    xHWREG(GPIO_DBNCECON) |= ulDebounceClk;                 
}

//*****************************************************************************
//
//! \brief Get the De-bounce sampling cycle.
//!
//! \param None.
//!
//! \return The De-bounce sampling cycle.
//
//*****************************************************************************
long
GPIODebounceTimeGet(void)
{
    //
    // Get the De-bounce sampling cycle
    //
    return (xHWREG(GPIO_DBNCECON) &  GPIO_DBNCECON_DBCLKSEL_M);                 
}

//*****************************************************************************
//
//! \brief Get current GPIO port mask setting.
//!
//! \param ulPort is the base address of the GPIO port.
//!
//! \return The value of Specified GPIO port mask register.
//
//*****************************************************************************
long
GPIOPortMaskGet(unsigned long ulPort)
{
    //
    // Get current GPIO port mask setting
    //
    return (xHWREG(ulPort + GPIO_DMASK) & GPIO_DBEN_DBEN_M);                 
}

//*****************************************************************************
//
//! \brief Gets output data for the specified GPIO port.
//!
//! \param ulPort is the base address of the GPIO port.
//!
//! \return Returns a bit-packed byte, where each bit that is set identifies
//! an active masked or raw interrupt, and where bit 0 of the byte
//! represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.
//! Bits 31:16 should be ignored.
//
//*****************************************************************************
long
GPIOPinPortDoutGet(unsigned long ulPort)
{
    //
    // Check the arguments.
    //
    xASSERT(GPIOBaseValid(ulPort));

    //
    // Return the interrupt status.
    //
    return(xHWREG(ulPort + GPIO_DOUT));

}

//*****************************************************************************
//
//! \brief Configures the alternate function of a GPIO pin.
//!
//! \param ulPinConfig is the pin configuration value, specified as only one of
//! the \b GPIO_P??_??? values.
//!
//! This function configures the pin mux that selects the peripheral function
//! associated with a particular GPIO pin.  Only one peripheral function at a
//! time can be associated with a GPIO pin, and each peripheral function should
//! only be associated with a single GPIO pin at a time (despite the fact that
//! many of them can be associated with more than one GPIO pin).
//!
//! \note None.
//!
//! \return None.
//
//*****************************************************************************
void
GPIOPinConfigure(unsigned long ulPinConfig)
{
    unsigned long ulBase, ulShift;

    //
    // Check the argument.
    //
    xASSERT(((ulPinConfig >> 12) & 0xf) <= 5 );

    //
    // Extract the base address index from the input value.
    //
    ulBase = g_pulIPRSTRegs[(ulPinConfig >> 12) & 0xf];

    //
    // Extract the shift from the input value.
    //
    ulShift = (ulPinConfig >> 8) & 0xf;

    //
    // Enable the corresponding Alternative Multiple Function Pin or not.
    // 
    if(ulPinConfig & 0x1)
    {
        xHWREG(ulBase) |= (0x1 << ulShift);
    }
    else
    {
        xHWREG(ulBase) &= ~(0x1 << ulShift);
    }
    
    if(ulPinConfig & 0x10)
    {
        xHWREG(ulBase) |= (0x1 << (ulShift + 8));
    }
    else
    {
        xHWREG(ulBase) &= ~(0x1 << (ulShift + 8));
    }
}

//*****************************************************************************
//
//! \brief Initialize the multi-function pin's specified fucntion.
//!
//! \param ulFunction is the multifunction assigment ID.
//! \param ulPort is the base address of the GPIO port.
//! \param ulPins is the bit-packed representation of the pin(s).
//!
//! Initialize the multi-function pin's of the specified function.
//!
//! The pin(s) are specified using a bit-packed byte, where each bit that is
//! set identifies the pin to be accessed, and where bit 0 of the byte
//! represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.
//!
//! \return None.
//
//*****************************************************************************
void
GPIOPinFunctionSet(unsigned long ulFunction, unsigned long ulPort, 
                   unsigned long ulPins)
{
    //
    // Check the arguments.
    //
    xASSERT(GPIOBaseValid(ulPort));
    xASSERT((ulFunction == GPIO_FUNCTION_SPI) ||
            (ulFunction == GPIO_FUNCTION_GPIO) ||
            (ulFunction == GPIO_FUNCTION_ADC) ||
            (ulFunction == GPIO_FUNCTION_ACMP) ||
            (ulFunction == GPIO_FUNCTION_I2C) ||
            (ulFunction == GPIO_FUNCTION_PWM) ||
            (ulFunction == GPIO_FUNCTION_TIM) ||
            (ulFunction == GPIO_FUNCTION_UART) ||
            (ulFunction == GPIO_FUNCTION_CLKO) ||
            (ulFunction == GPIO_FUNCTION_EXTINT) ||
            (ulFunction == GPIO_FUNCTION_XTAL) ||
            (ulFunction == GPIO_FUNCTION_ICE)
           );

    //
    // Initialize the multi-function pin's of the specified function.
    //
    switch(ulPort)
    {
        case GPIO_PORTA_BASE:
        {
            if (ulFunction == GPIO_FUNCTION_GPIO)
            {
                xHWREG(GCR_GPAMFP) &= ~(ulPins | ulPins << 8);
            }
        }break;

        case GPIO_PORTB_BASE:
        {
            if (ulFunction == GPIO_FUNCTION_GPIO)
            {
                xHWREG(GCR_GPBMFP) &= ~(ulPins | ulPins << 8);
            } 
        }break;

        case GPIO_PORTC_BASE:
        {
            if (ulFunction == GPIO_FUNCTION_GPIO)
            {
                xHWREG(GCR_GPCMFP) &= ~(ulPins | ulPins << 8);
            }
        }break;

        case GPIO_PORTD_BASE:
        {
            if (ulFunction == GPIO_FUNCTION_GPIO)
            {
                xHWREG(GCR_GPDMFP) &= ~(ulPins | ulPins << 8);
            }
        }break;

        case GPIO_PORTE_BASE:
        {
            if (ulFunction == GPIO_FUNCTION_GPIO)
            {
                xHWREG(GCR_GPEMFP) &= ~(ulPins | ulPins << 8);
            }
        }break;
       
    }
}

