read -sv run_verilog_mid/adder_32b_24_60_e981ac557e146c748ba16757538c7050.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_24_60_e981ac557e146c748ba16757538c7050_yosys.v
