# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"tb_fifo_reg_time_synth.v" \

sv xil_defaultlib  \
"../../../../../../FIFO/FIFO.srcs/sim_1/new/tb_fifo_reg.sv" \

# Do not sort compile order
nosort
