Time resolution is 1 ps
$finish called at time : 75 ns : File "E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C2 A Brief Introduction to Logic Circuits and Verilog HDL/code_test/code_test.srcs/sim_1/new/fifo_serio_test.v" Line 32
