module test_serial(data_in, clock_in, light_out);

input data_in, clock_in;
output [6:0] hex_out;

wire data_out, clock_out;

derial d0(data_in, clock_in, data_out, clock_out);



endmodule
