FW_BLC2	,	V_246
optimal	,	V_317
ILK_DPFDUNIT_CLOCK_GATE_ENABLE	,	V_794
tiling	,	V_408
sprstate	,	V_284
WM0_PIPEB_ILK	,	V_361
intel_crtc_active	,	F_44
for_each_intel_plane_on_crtc	,	F_67
i915_gem_request_reference	,	F_419
drm_atomic_get_plane_state	,	F_133
vlv_read_wm_values	,	F_208
GEN6_PCODE_FREQ_IA_RATIO_SHIFT	,	V_662
VLV_TURBO_SOC_OVERRIDE	,	V_714
vid	,	V_771
"self-refresh entries: %d, wm: %d\n"	,	L_27
FORCEWAKE_MEDIA	,	V_563
sprite0_start	,	V_67
ktime_get_raw_ns	,	F_226
VLV_PCBR	,	V_688
reallocated	,	V_442
"timed out waiting for Punit DDR DVFS request\n"	,	L_4
HAS_PCH_LPT	,	F_399
g4x_compute_srwm	,	F_54
TSFS_SLOPE_SHIFT	,	V_741
INIT_DELAYED_WORK	,	F_424
max_gpu_freq	,	V_651
I915_READ8	,	F_321
"timeout waiting for pcode write (%d) to finish\n"	,	L_101
ilk_setup_wm_latency	,	F_126
drm_plane_state	,	V_315
skl_flush_wm_values	,	F_194
ips	,	V_34
FW_WM_VLV	,	F_60
"Unsupported pixel depth for rotation"	,	L_47
DDREC	,	V_504
gen6_update_ring_freq	,	F_292
curstate	,	V_285
ei_down	,	V_524
size	,	V_69
for_each_crtc	,	F_43
client_boost	,	V_575
"SR watermark: display plane %d, cursor %d\n"	,	L_18
unused	,	V_621
init_clock_gating	,	V_947
pm_rps_events	,	V_553
max_freq	,	V_555
"Enabling RC6 states: RC6 %s RC6p %s RC6pp %s\n"	,	L_57
plane_trans	,	V_437
I965_RCPB_CLOCK_GATE_DISABLE	,	V_926
intel_reset_gt_powersave	,	F_363
GFP_ATOMIC	,	V_965
PCH_DPLSUNIT_CLOCK_GATE_DISABLE	,	V_788
i915_wm_info	,	V_236
GEN6_PM_RP_DOWN_EI_EXPIRED	,	V_548
result	,	V_280
gen6_init_rps_frequencies	,	F_271
"HW/SW RC6 is not enabled by BIOS.\n"	,	L_62
HSW_GTT_CACHE_EN	,	V_863
sprite	,	V_146
i85x_init_clock_gating	,	F_395
drm_crtc	,	V_92
intel_set_rps	,	F_258
HSW_ECOCHK_ARB_PRIO_SOL	,	V_851
policy	,	V_655
MI_ARB_DISPLAY_TRICKLE_FEED_DISABLE	,	V_904
out_blocks	,	V_417
MEM_MODE	,	V_943
b	,	V_737
"BIOS didn't set up PCBR, fixing up\n"	,	L_72
c	,	V_730
MEMSWCTL	,	V_466
CURSOR_SR	,	V_114
gen6_rps_reset_ei	,	F_248
i	,	V_42
DSPFW_HPLL_SR_EN	,	V_225
drm_i915_gem_object	,	V_240
fwater_hi	,	V_233
TSFS_SLOPE_MASK	,	V_740
DSPHOWM	,	V_165
GEN9_PCODE_READ_MEM_LATENCY	,	V_292
m	,	V_729
mltr	,	V_304
cpufreq_policy	,	V_654
"display watermark is too large(%d/%ld), disabling\n"	,	L_19
r	,	V_333
i965_update_wm	,	F_80
t	,	V_735
ilk_compute_pri_wm	,	F_93
cur_delay	,	V_496
x	,	V_736
y	,	V_388
GEN9_CLKGATE_DIS_0	,	V_11
GEN6_RP_DOWN_EI	,	V_535
MEMMODE_FSTART_MASK	,	V_490
ECO_GATING_CX_ONLY	,	V_935
ilk_wm_max_level	,	F_114
GEN7_HALF_SLICE_CHICKEN1	,	V_884
PLANEC_OLD	,	V_230
DSPFW2	,	V_152
"RC6 %s\n"	,	L_65
"Failed to set the min frequency\n"	,	L_67
vlv	,	V_57
DSPFW3	,	V_61
DSPFW4	,	V_177
GEN6_RP_UP_BUSY_AVG	,	V_542
DSPFW5	,	V_178
intel_calculate_wm	,	F_40
DSPFW6	,	V_179
DSPFW7	,	V_176
fsb_freq	,	V_18
pristate	,	V_283
"current GPU freq: %d MHz (%u)\n"	,	L_85
vlv_write_wm_values	,	F_56
WM1_LP_SR_EN	,	V_336
best_lp_wm	,	V_451
post	,	V_723
reg	,	V_96
WM0_PIPEA_ILK	,	V_360
skl_compute_linetime_wm	,	F_178
"unknown memory frequency 0x%02x\n"	,	L_1
VLV_DDL	,	F_58
cpuinfo	,	V_656
req	,	V_963
ret	,	V_184
pfit_size	,	V_255
i915_mch_val	,	F_320
ilk_cursor_wm_max	,	F_103
pixel_rate	,	V_181
vlv_merge_wm	,	F_74
POSTING_READ	,	F_23
ddb_size	,	V_377
"assuming DDR DVFS is disabled\n"	,	L_50
PLANE_WM_EN	,	V_436
MEMMODE_FMAX_MASK	,	V_487
lcfuse	,	V_763
skl_ddb_entry_write	,	F_183
single_plane_enabled	,	F_78
ilk_write_wm_values	,	F_150
is_transwm	,	V_453
pri_val	,	V_258
GEN6_RC_SLEEP	,	V_627
GEN6_PCODE_READ_RC6VIDS	,	V_646
DDL_PRECISION_HIGH	,	V_213
old_size	,	V_439
skl_latency	,	V_311
PLANE_BUF_CFG	,	F_163
IDLE_TIME_MASK	,	V_598
GEN6_RP_DOWN_TIMEOUT	,	V_616
valleyview_cleanup_pctx	,	F_308
intel_pxfreq	,	F_317
CLKCFG_FSB_667	,	V_20
RC6_CTX_IN_DRAM	,	V_590
i9xx_update_wm	,	F_81
ips_ping_for_i915_load	,	F_334
pipe_src_h	,	V_256
ilk_compute_wm_results	,	F_142
vlv_compute_wm	,	F_71
kmalloc	,	F_418
WM0_PIPEC_IVB	,	V_362
intel_print_rc6_info	,	F_263
entries_required	,	V_86
pctx_paddr	,	V_693
end	,	V_380
cacheline_size	,	V_88
"Setting FIFO watermarks - A: 8, B: 8, C: 8, SR %d\n"	,	L_30
compute_pipe_wm	,	V_948
DRAIN_LATENCY_MASK	,	V_462
tlb_miss	,	V_134
wm0_pipe_reg	,	V_458
sandybridge_pcode_write	,	F_285
ddrpll	,	V_30
GEN6_PM_RP_UP_THRESHOLD	,	V_552
WM2_LP_ILK	,	V_358
spin_unlock	,	F_253
broadwell_init_clock_gating	,	F_380
vlv_nc_read	,	F_298
PLANE_WM_LINES_MASK	,	V_457
GCFG_DIS	,	V_912
dev_private	,	V_5
"unknown fsb frequency 0x%04x\n"	,	L_2
ILK_PABSTRETCH_DIS	,	V_842
FW_BLC_SELF_VLV	,	V_54
IS_PINEVIEW	,	F_26
intel_runtime_pm_get	,	F_345
intel_num_planes	,	F_182
crtc_w	,	V_137
DRM_DEBUG	,	F_217
GEN7_MAX_PS_THREAD_DEP	,	V_906
DSPFW1	,	V_108
GEN6_ENCODE_RC6_VID	,	F_287
valleyview_init_gt_powersave	,	F_310
total_rate	,	V_199
GEN6_RP_INTERRUPT_LIMITS	,	V_559
DISP_ARB_CTL	,	V_367
"Unknown FSB/MEM found, disable CxSR\n"	,	L_3
chv_set_memory_dvfs	,	F_12
IS_I915GM	,	F_31
sb_lock	,	V_705
HZ	,	V_786
CACHE_MODE_1	,	V_873
tmp	,	V_14
ilk_init_lp_watermarks	,	F_368
TRANS_CHICKEN2_FDI_POLARITY_REVERSED	,	V_818
CACHE_MODE_0	,	V_810
GEN6_RP_MEDIA_HW_NORMAL_MODE	,	V_539
gen3_init_clock_gating	,	F_394
GT_FREQUENCY_MULTIPLIER	,	V_959
i830_get_fifo_size	,	F_38
CURBASE	,	F_192
HAS_CORE_RING_FREQ	,	F_293
intel_init_pm	,	F_400
CUR_WM_TRANS	,	F_188
gen6_rps_boost	,	F_254
IS_IRONLAKE_M	,	F_353
REVID_FOREVER	,	V_10
gtt	,	V_593
emitted_jiffies	,	V_964
cursor_wm	,	V_128
watermarks	,	V_447
GEN7_RC_CTL_TO_MODE	,	V_583
g4x_update_wm	,	F_77
intel_pstate	,	V_389
out_unlock	,	V_760
i915_reg_t	,	T_7
"RPe GPU freq: %d MHz (%u)\n"	,	L_77
CLKCFG_MEM_MASK	,	V_22
PIPE_WM_LINETIME_TIME	,	F_111
suspended	,	V_969
"flush pipe %c (pass %d)\n"	,	L_48
GEN6_RC_EVALUATION_INTERVAL	,	V_623
FB_GFX_FGUARANTEED_FREQ_FUSE_SHIFT	,	V_678
I965_FBC_CLOCK_GATE_DISABLE	,	V_928
sanitize_rc6_option	,	F_268
"setting GPU freq to %d MHz (%u)\n"	,	L_86
pipe_src_w	,	V_136
GEN8_SDEUNIT_CLOCK_GATE_DISABLE	,	V_7
SSKPD_WM3_SHIFT	,	V_303
cpufreq_cpu_put	,	F_290
is_sprite	,	V_267
DRM_INFO	,	F_269
GEN8_HDCUNIT_CLOCK_GATE_DISABLE_HDCREQ	,	V_8
srwm	,	V_226
is_lp	,	V_262
pineview_cursor_hplloff_wm	,	V_119
CBR1_VLV	,	V_905
WM0_PIPE_SPRITE_SHIFT	,	V_344
skl_update_pipe_wm	,	F_196
ivybridge_init_clock_gating	,	F_384
to_intel_crtc_state	,	F_136
gen7_setup_fixed_func_scheduler	,	F_376
ILK_VSDPFD_FULL	,	V_802
PLANEA	,	V_151
PLANEC	,	V_163
PLANEB	,	V_150
new_size	,	V_440
"max GPU freq: %d MHz (%u)\n"	,	L_76
PUNIT_REG_DDR_SETUP2	,	V_48
WM1_LP_FBC_SHIFT_BDW	,	V_337
num_pipes_active	,	V_272
spr_val	,	V_281
to_intel_crtc	,	F_47
max_level	,	V_187
valleyview_init_clock_gating	,	F_388
gen6_suspend_rps	,	F_348
diff1	,	V_732
num_levels	,	V_205
onoff	,	F_266
USHRT_MAX	,	V_194
modifier	,	V_422
intel_enable_rc6	,	F_270
flush_delayed_work	,	F_349
line_time_us	,	V_131
"GPLL enabled? %s\n"	,	L_83
"bad pxval: %ld\n"	,	L_87
PLANE_CURSOR	,	V_372
DDL_PLANE_SHIFT	,	V_147
mchdev_lock	,	V_465
mode	,	V_582
ILK_DSPCLK_GATE_D	,	V_806
cherryview_enable_rps	,	F_314
GEN6_RC_CTL_RC6_ENABLE	,	V_584
DE_PCU_EVENT	,	V_514
FB_FMAX_VMIN_FREQ_HI_MASK	,	V_685
"failed to find known CxSR latency "	,	L_92
spin_lock_irq	,	F_221
pipe	,	V_65
RAMCLK_GATE_D	,	V_918
valleyview_rps_max_freq	,	F_299
rc6_mode	,	V_637
y_data_rate	,	V_403
__i915_chipset_val	,	F_318
new	,	V_350
cpp	,	V_84
ilk_wm_lp_latency	,	F_141
BDW_DPRS_MASK_VBLANK_SRD	,	V_854
swap	,	F_168
crtc_htotal	,	V_135
pfit_h	,	V_254
"DSPFW1 register is %x\n"	,	L_16
DSTATE_PLL_D3_OFF	,	V_931
DSPARB_CSTART_SHIFT	,	V_79
I965_FIFO_SIZE	,	V_228
DISP_DATA_PARTITION_5_6	,	V_366
pipe_name	,	F_34
planeb_wm	,	V_216
uint16_t	,	T_4
rp1	,	V_675
rp0	,	V_664
pfit_w	,	V_253
struct_mutex	,	V_700
pcbr	,	V_696
OVCUNIT_CLOCK_GATE_DISABLE	,	V_920
list_add	,	F_257
cxsr	,	V_58
IS_CRESTLINE	,	F_25
i915_gpu_raise	,	F_330
"sprite0=%d, sprite1=%d, SR: plane=%d, cursor=%d level=%d cxsr=%d\n"	,	L_24
wm_size	,	V_87
list_for_each_entry	,	F_206
DSPCLK_GATE_D	,	V_901
DSPFW_HPLL_CURSOR_MASK	,	V_121
CSHRDDR3CTL_DDR3	,	V_29
dsparb2	,	V_71
"SKL Mailbox read error = %d\n"	,	L_39
latency	,	V_41
dsparb3	,	V_72
i9xx_get_fifo_size	,	F_37
skl_wm_flush_pipe	,	F_190
ilk_plane_wm_reg_max	,	F_99
SPRITEC	,	V_158
VLV_WM_LEVEL_DDR_DVFS	,	V_189
SPRITED	,	V_157
SPRITEA	,	V_155
SPRITEB	,	V_153
"PCBR: 0x%08x\n"	,	L_73
ei_up	,	V_523
busy	,	V_570
CLKCFG_FSB_MASK	,	V_16
"enabled"	,	L_6
dsparb	,	V_70
update_wm	,	V_463
I915_GTT_OFFSET_NONE	,	V_702
ECOSKPD	,	V_934
skl_allocate_pipe_ddb	,	F_170
vlv_init_display_clock_gating	,	F_387
intel_fbc_init	,	F_401
HPLL_CURSOR	,	V_122
rpe	,	V_671
default_wm	,	V_91
VLV_PCBR_ADDR_SHIFT	,	V_692
_MASKED_FIELD	,	F_375
IS_BROADWELL	,	F_117
SSKPD_WM2_SHIFT	,	V_302
ilk_increase_wm_latency	,	F_123
wm_linetime	,	V_341
PLANEB_HI	,	V_172
for_each_intel_plane	,	F_212
SPRITEE	,	V_161
mmio_base	,	V_625
SPRITEF	,	V_160
GPLLENABLE	,	V_715
VLV_WM_LEVEL_PM5	,	V_188
VLV_WM_LEVEL_PM2	,	V_186
DSSUNIT_CLOCK_GATE_DISABLE	,	V_921
rps	,	V_46
MI_ARB_VLV	,	V_903
cursor_hpll_disable	,	V_120
partitioning	,	V_329
GEN6_RC6_WAKE_RATE_LIMIT	,	V_622
pri_latency	,	V_185
RC6_CTX_BASE_MASK	,	V_592
i915_update_gfx_val	,	F_326
I965_RCC_CLOCK_GATE_DISABLE	,	V_922
GEN6_RC_CTL_RC6p_ENABLE	,	V_585
GEN6_WIZ_HASHING_MASK	,	V_830
IS_ERR	,	F_131
DPLS_EDP_PPS_FIX_DIS	,	V_816
graphics_val	,	V_758
data_rate	,	V_402
GEN6_RP_DOWN_IDLE_CONT	,	V_716
GEN7_COMMON_SLICE_CHICKEN1	,	V_886
"Initial watermarks: pipe %c, plane=%d, cursor=%d, sprite0=%d, sprite1=%d\n"	,	L_51
spin_lock_init	,	F_423
ring	,	V_619
GEN6_RCZUNIT_CLOCK_GATE_DISABLE	,	V_897
DIV_ROUND_UP	,	F_41
wm_info	,	V_231
broadwater_init_clock_gating	,	F_393
RCBMAXAVG	,	V_484
FORCE_DDR_LOW_FREQ	,	V_50
skl_compute_plane_wm	,	F_176
BETWEEN	,	V_529
ilk_merge_wm_level	,	F_135
CM0_STC_EVICT_DISABLE_LRA_SNB	,	V_832
mbox	,	V_950
display_wm	,	V_138
get_fifo_size	,	V_238
I915_MAX_PLANES	,	V_398
POSTING_READ16	,	F_219
PXVFREQ_PX_SHIFT	,	V_493
DSTATE_GFX_CLOCK_GATING	,	V_932
PUNIT_REG_GPU_FREQ_REQ	,	V_561
fifo_extra	,	V_200
_3D_CHICKEN	,	V_827
_FW_WM	,	F_209
"not enough stolen space for PCTX, disabling\n"	,	L_74
cparams	,	V_734
DSPCNTR	,	F_366
state	,	V_102
vlv_punit_read	,	F_14
"Sprite WM%d too large %u (max %u)\n"	,	L_37
ilk_disable_lp_wm	,	F_152
GEN6_OFFSET	,	F_239
gen9_enable_rc6	,	F_277
delayed_resume_work	,	V_784
skl_pipe_pixel_rate	,	F_172
intel_suspend_hw	,	F_398
FB_GFX_FGUARANTEED_FREQ_FUSE_MASK	,	V_677
g4x_init_clock_gating	,	F_390
min_freq	,	V_556
GEN7_ROW_CHICKEN2	,	V_892
IS_I945GM	,	F_28
adjusted_mode	,	V_98
ironlake_enable_drps	,	F_220
GEN9_MEDIA_PG_IDLE_HYSTERESIS	,	V_628
__intel_rps_boost_work	,	F_413
do_div	,	F_325
num_active_crtcs	,	V_211
valleyview_disable_rps	,	F_262
paddr	,	V_694
"FIFO watermark level: %ld\n"	,	L_15
DISP_ARB_CTL2	,	V_365
LCFUSE02	,	V_782
wm_intermediate_val	,	V_407
VFMUNIT_CLOCK_GATE_DISABLE	,	V_799
cur	,	V_277
"GPLL not enabled\n"	,	L_82
ironlake_set_drps	,	F_215
IS_CHERRYVIEW	,	F_22
cherryview_init_gt_powersave	,	F_311
stolen_base	,	V_689
GEN9_MEM_LATENCY_LEVEL_3_7_SHIFT	,	V_296
MEMMODE_FMIN_MASK	,	V_489
WM1S_LP_ILK	,	V_369
vstart	,	V_476
list_del_init	,	F_252
mutex_init	,	F_422
planea_wm	,	V_215
CSIEW0	,	V_767
CSIEW1	,	V_768
pineview_update_wm	,	F_45
CSIEW2	,	V_769
DSPFW9_CHV	,	V_162
mutex_unlock	,	F_18
MARIUNIT_CLOCK_GATE_DISABLE	,	V_796
FB_GFX_MAX_FREQ_FUSE_MASK	,	V_679
PLANE_WM_TRANS	,	F_187
"Setting FIFO watermarks - A: %d, B: %d, C: %d, SR %d\n"	,	L_33
ILK_DPFCUNIT_CLOCK_GATE_DISABLE	,	V_793
ilk_wm_values	,	V_330
assert_spin_locked	,	F_216
limits	,	V_517
SR	,	V_110
SPRITEB_HI	,	V_173
intel_enable_gt_powersave	,	F_358
GEN7_GT_MODE	,	V_875
i915_gpu_turbo_disable	,	F_333
horiz_pixels	,	V_183
GEN6_RC_CONTROL	,	V_579
min_delay	,	V_495
drm_gem_object_unreference_unlocked	,	F_309
DSPSURF	,	F_367
GEN7_DOP_CLOCK_GATE_ENABLE	,	V_860
RCBMINAVG	,	V_485
sprite1_start	,	V_68
skl_ddb_entry_init_from_hw	,	F_158
mutex_lock	,	F_13
cwm	,	V_234
rp_state_cap	,	V_609
GEN6_MBCUNIT_SNPCR	,	V_898
ilk_wm_fbc	,	F_92
CUR_WM	,	F_186
PUNIT_REG_GPU_LFM	,	V_686
I915_FORMAT_MOD_Y_TILED	,	V_411
intel_uncore_forcewake_put	,	F_246
VRHUNIT_CLOCK_GATE_DISABLE	,	V_902
rc6vids	,	V_634
div_u64	,	F_87
mdelay	,	F_224
valleyview_enable_rps	,	F_316
PLANE_NV12_BUF_CFG	,	F_189
sandybridge_pcode_read	,	F_115
intel_crtc_state	,	V_248
cdclk_freq	,	V_291
wait_for_atomic	,	F_223
INIT_LIST_HEAD	,	F_425
FORCE_DDR_FREQ_REQ_ACK	,	V_51
selected_result	,	V_421
GEN6_PMINTRMSK	,	V_560
HSW_SCRATCH1_L3_DATA_ATOMICS_DISABLE	,	V_866
DMIEC	,	V_503
results	,	V_331
gen9_disable_rps	,	F_259
pre	,	V_724
IS_I85X	,	F_406
pri	,	V_275
valleyview_check_pctx	,	F_302
wakeref_count	,	V_970
PWM2_GATING_DIS	,	V_13
ibx_init_clock_gating	,	F_364
WM1_LP_SR_SHIFT	,	V_335
WARN	,	F_89
VLV_FIFO_START	,	F_33
FORCEWAKE_ALL	,	V_581
ETIMEDOUT	,	V_956
IS_I865G	,	F_407
GEN6_RP_MEDIA_IS_GFX	,	V_540
GEN6_RC_CTL_HW_ENABLE	,	V_602
rp0_freq	,	V_530
name	,	V_309
valleyview_cleanup_gt_powersave	,	F_313
TRANS_CHICKEN2_FRAME_START_DELAY_MASK	,	V_821
g4x_compute_wm0	,	F_50
rgvmodectl	,	V_472
"You should update your BIOS. Correcting minimum rc6 voltage (%dmV-&gt;%dmV)\n"	,	L_70
ilk_compute_spr_wm	,	F_95
next	,	V_566
intel_pipe_wm	,	V_313
new_ddb	,	V_413
chv_gpu_freq	,	F_411
"DSPFW3 register is %x\n"	,	L_17
BDW_WA_L3SQCREG1_DEFAULT	,	V_862
MEMINTREN	,	V_497
CHICKEN_PAR1_1	,	V_852
i915_ironlake_get_mem_freq	,	F_6
GEN6_PCODE_WRITE_MIN_FREQ_TABLE	,	V_644
lp_wm_5_6	,	V_450
ironlake_init_clock_gating	,	F_369
HAS_GUC_UCODE	,	F_280
czclk_freq	,	V_957
ring_freq	,	V_661
now	,	V_731
skl_ddb_allocation	,	V_384
"DDR speed: %d MHz\n"	,	L_75
VLV_OVERRIDE_EN	,	V_711
SDEW	,	V_766
out_lines	,	V_418
rotation	,	V_392
start	,	V_379
GEN9_MEDIA_PG_ENABLE	,	V_633
vlv_cck_read	,	F_312
DOP_CLOCK_GATING_DISABLE	,	V_893
VLV_GUNIT_CLOCK_GATE	,	V_911
intel_init_gt_powersave	,	F_344
idle_freq	,	V_562
SOUTH_CHICKEN2	,	V_815
GEN6_RP_CONTROL	,	V_537
PXWL	,	F_343
GEN7_ROW_CHICKEN2_GT2	,	V_894
GEN8_UCGCTL6	,	V_6
intel_crtc	,	V_142
VIDSTART	,	V_500
skl_compute_wm_results	,	F_181
HIGH_POWER	,	V_531
IOSF_NC_FB_GFX_FREQ_FUSE	,	V_676
last_count1	,	V_502
MEM_DISPLAY_B_TRICKLE_FEED_DISABLE	,	V_946
last_count2	,	V_508
pctx_size	,	V_697
VLV_SOC_TDP_EN	,	V_712
uint64_t	,	T_5
_3D_CHICKEN_SF_DISABLE_OBJEND_CULL	,	V_880
"Wrong MCH_SSKPD value: 0x%08x This can cause underruns.\n"	,	L_89
list_empty	,	F_251
CHICKEN3_DGMG_DONE_FIX_DISABLE	,	V_883
fdi_rx_polarity_inverted	,	V_820
TRANS_CHICKEN2_DISABLE_DEEP_COLOR_MODESWITCH	,	V_823
skl_clear_wm	,	F_198
fmax	,	V_473
"Gen9 Plane"	,	L_46
drm_device	,	V_1
skl_wm_method1	,	F_173
i845_wm_info	,	V_247
skl_wm_method2	,	F_174
skl_wm_level	,	V_425
gen6_disable_rps_interrupts	,	F_350
WM_DIRTY_LP	,	F_148
INTEL_RC6pp_ENABLE	,	V_607
gfx_power	,	V_751
SPRITED_HI	,	V_170
HSW_PCODE_DYNAMIC_DUTY_CYCLE_CONTROL	,	V_613
"fmax: %d, fmin: %d, fstart: %d\n"	,	L_54
DRM_DEBUG_DRIVER	,	F_8
i845_update_wm	,	F_85
ips_link_to_i915_driver	,	V_762
display_latency_ns	,	V_124
skl_cursor_allocation	,	F_157
WM3S_LP_IVB	,	V_371
fbc	,	V_278
PWRCTX_MAXCNT_VCSUNIT0	,	V_599
alloc_size	,	V_395
clamp_t	,	F_274
intel_engine_cs	,	V_618
for_each_ring	,	F_278
crtc	,	V_93
GEN7_CSC1_RHWO_OPT_DISABLE_IN_RCC	,	V_887
CLKCFG_FSB_533	,	V_17
is_cursor	,	V_454
intel_rps_limits	,	F_229
drm_rect_width	,	F_94
PAGE_SIZE	,	V_595
GEN6_PCODE_MAILBOX	,	V_951
DSPFW7_CHV	,	V_156
scaling_factor	,	V_653
intel_gpu_ips_teardown	,	F_338
level1	,	V_347
GEN9_FREQ_SCALER	,	V_614
primary	,	V_101
level2	,	V_348
FW_BLC_SELF	,	V_59
PLANE_WM_LINES_SHIFT	,	V_435
skl_get_total_relative_data_rate	,	F_169
skl_compute_wm_level	,	F_177
DRM_I915_THROTTLE_JIFFIES	,	V_571
i945_wm_info	,	V_235
"GPU status: 0x%08x\n"	,	L_84
enabled	,	V_94
I915_FIFO_LINE_SIZE	,	V_227
GEN7_WA_FOR_GEN7_L3_CONTROL	,	V_889
GEN6_DECODE_RC6_VID	,	F_286
GEN6_RPNSWREQ	,	V_557
bxt_init_clock_gating	,	F_1
pvid_to_extvid	,	F_323
PIXEL_SUBSPAN_COLLECT_OPT_DISABLE	,	V_874
"Setting FIFO watermarks - %c: plane=%d, cursor=%d, "	,	L_23
"Sprite"	,	L_44
GEN7_FF_THREAD_MODE	,	V_843
intel_disable_gt_powersave	,	F_352
"FIFO size - (0x%08x) %s: %d\n"	,	L_11
pcbr_offset	,	V_701
HIZ_RAW_STALL_OPT_DISABLE	,	V_872
num_pipes	,	V_207
intel_print_wm_latency	,	F_122
spin_unlock_irq	,	F_227
GS_UNIT_CLOCK_GATE_DISABLE	,	V_916
cxsr_allowed	,	V_210
display	,	V_123
DSPARB_BEND_SHIFT	,	V_80
cxsr_enabled	,	V_220
pxvid	,	V_744
ilk_update_wm	,	F_202
CLKCFG_MEM_667	,	V_25
tiling_mode	,	V_242
pxw	,	V_764
WM0_PIPE_CURSOR_MASK	,	V_461
intel_init_clock_gating	,	F_397
cxsr_latency	,	V_37
ECR	,	V_765
width	,	V_193
sr_latency_ns	,	V_214
WM_DIRTY_LP_ALL	,	V_352
ret_wm	,	V_324
GEN9_MEM_LATENCY_LEVEL_MASK	,	V_293
max_freq_softlimit	,	V_518
intel_wm_config	,	V_268
gen6_reset_rps_interrupts	,	F_356
small	,	V_140
display_sr	,	V_107
cur_val	,	V_282
unused_crtc	,	V_95
dstate	,	V_929
skl_results	,	V_448
pctx	,	V_699
"RP1(Guar Freq) GPU freq: %d MHz (%u)\n"	,	L_78
method1	,	V_263
method2	,	V_264
latency_ns	,	V_85
ilk_wm_maximums	,	V_274
FB_GFX_MAX_FREQ_FUSE_SHIFT	,	V_680
"Odd GPU freq value\n"	,	L_56
intel_cleanup_gt_powersave	,	F_346
trans_wm	,	V_430
IS_BROADWATER	,	F_404
valleyview_rps_guar_freq	,	F_297
GEN9_PG_ENABLE	,	V_580
corr2	,	V_754
DSPFW8_CHV	,	V_159
visible	,	V_195
for_each_pipe	,	F_145
program_watermarks	,	V_949
"FIFO entries required for mode: %ld\n"	,	L_14
DSPHOWM1	,	V_180
g4x_wm_info	,	V_221
nth_active_pipe	,	V_378
I915_WRITE16	,	F_218
round_jiffies_up_relative	,	F_361
MEMINTRSTS	,	V_511
min_gpu_freq	,	V_652
ffs	,	F_79
FB_FMAX_VMIN_FREQ_LO_MASK	,	V_682
enable_rc6	,	V_587
sskpd	,	V_297
WM3_LP_ILK	,	V_357
WM_MISC	,	V_363
intel_gpu_freq	,	F_241
GT_INTERVAL_FROM_US	,	F_231
GEN8_L3SQCREG1	,	V_861
MEMMODE_FMAX_SHIFT	,	V_488
"Couldn't check for BIOS workaround\n"	,	L_69
MLTR_ILK	,	V_305
FW_CSPWRDWNEN	,	V_55
"Failed to read display plane latency. "	,	L_90
cherryview_rps_rpe_freq	,	F_295
HSW_ROW_CHICKEN3	,	V_867
valleyview_rps_min_freq	,	F_301
__i915_update_gfx_val	,	F_324
EG1	,	V_775
DSTATE_DOT_CLOCK_GATING	,	V_933
EG0	,	V_774
EG3	,	V_777
EG2	,	V_776
htotal	,	V_129
EG5	,	V_779
EG4	,	V_778
EG7	,	V_781
GEN7_SQ_CHICKEN_MBCUNIT_CONFIG	,	V_869
ilk_fbc_wm_reg_max	,	F_101
MEMMODE_FSTART_SHIFT	,	V_491
EG6	,	V_780
intel_gpu_ips_init	,	F_337
CSHRDDR3CTL	,	V_27
lp_wm_1_2	,	V_449
pcu_mbox	,	V_635
GEN7_L3SQCREG1	,	V_909
GEN7_L3SQCREG4	,	V_895
BXT_RP_STATE_CAP	,	V_611
SPRITEF_HI	,	V_167
temp	,	V_434
GEN6_RC_VIDEO_FREQ	,	V_615
ddb	,	V_385
min_scanlines	,	V_423
total_count	,	V_725
"Primary WM%d too large %u (max %u)\n"	,	L_36
WARN_ON	,	F_64
ilk_pipe_wm_get_hw_state	,	F_207
PUNIT_GPU_DUTYCYCLE_RPE_FREQ_SHIFT	,	V_673
ddl	,	V_144
cherryview_setup_pctx	,	F_304
for_each_plane	,	F_162
queue_work	,	F_256
dspclk_gate	,	V_790
min_t	,	F_65
GEN7_L3_CHICKEN_MODE_REGISTER	,	V_890
"Primary"	,	L_43
"primary"	,	L_9
FORCE_DDR_HIGH_FREQ	,	V_49
plane	,	V_66
atomic_set	,	F_426
i915_gpu_lower	,	F_331
atomic_seq	,	V_971
IS_PINEVIEW_G	,	F_46
last_time2	,	V_510
GEN6_RC6pp_THRESHOLD	,	V_643
symbol_put	,	F_336
intel_fb_obj	,	F_83
MCH_SSKPD	,	V_298
LCFUSE_HIV_MASK	,	V_783
fbc_wm_enabled	,	V_327
cherryview_disable_rps	,	F_261
skl_ddb_get_hw_state	,	F_159
last_time1	,	V_506
MI_ARB_C3_LP_WRITE_ENABLE	,	V_938
ilk_compute_wm_config	,	F_200
gen9_enable_rps	,	F_276
vlv_invert_wms	,	F_69
intel_ddb_partitioning	,	V_269
dev	,	V_2
mult_frac	,	F_291
fmin	,	V_474
NSEC_PER_MSEC	,	V_750
GEN6_FREQUENCY	,	F_238
max_wm	,	V_90
ext_v	,	V_756
ARRAY_SIZE	,	F_10
PUNIT_GPU_DUTYCYCLE_RPE_FREQ_MASK	,	V_674
vlv_wm_get_hw_state	,	F_211
RC_OP_FLUSH_ENABLE	,	V_812
IS_HASWELL	,	F_116
pass	,	V_438
ilk_wm_merge	,	F_137
active	,	V_212
skl_pipe_wm_active_state	,	F_203
diff	,	V_659
HAS_PCH_SPLIT	,	F_402
ilk_compute_cur_wm	,	F_96
new_values	,	V_441
i915_gtt	,	V_695
DSPARB	,	V_74
stolen_reserved_base	,	V_594
yesno	,	F_315
WM1_LP_LATENCY_SHIFT	,	V_334
snb_wm_latency_quirk	,	F_125
g4x_cursor_wm_info	,	V_223
submitted	,	V_568
"GT fifo had a previous error %x\n"	,	L_66
"disabling CxSR\n"	,	L_94
intel_rps_client	,	V_567
_3D_CHICKEN3_SF_DISABLE_FASTCLIP_CULL	,	V_840
GEN7_SQ_CHICKEN_MBCUNIT_SQINTMOB	,	V_870
I915_READ16	,	F_7
SSKPD_WM0_SHIFT	,	V_299
ilk_compute_wm_maximums	,	F_104
VLV_BIAS_CPU_125_SOC_875	,	V_720
byt_freq_opcode	,	F_410
is_desktop	,	V_38
MEMINT_EVAL_CHG_EN	,	V_499
for_each_intel_crtc	,	F_75
pipe_size	,	V_376
drm_plane	,	V_400
PXVFREQ	,	F_222
vlv_get_fifo_size	,	F_32
gen6_sanitize_rps_pm_mask	,	F_233
GEN6_UCGCTL2	,	V_836
intel_get_crtc_for_plane	,	F_51
plane_bytes_per_line	,	V_409
GEN6_UCGCTL1	,	V_833
"Pipe %c %s %c FIFO size: %d\n"	,	L_8
drm_format_plane_cpp	,	F_48
hdisplay	,	V_130
y_plane_blocks	,	V_405
FB_GFX_FMAX_AT_VMAX_FUSE	,	V_665
plane_sr	,	V_219
GEN6_BLBUNIT_CLOCK_GATE_DISABLE	,	V_834
is_enabled	,	V_455
GEN9_RENDER_PG_ENABLE	,	V_632
IS_GEN2	,	F_82
"%s WM%d latency %u (%u.%u usec)\n"	,	L_41
DEIMR	,	V_516
cur_freq	,	V_528
wait_for	,	F_16
IS_GEN9	,	F_113
IS_GEN4	,	F_403
hw_lock	,	V_47
IS_GEN3	,	F_405
IS_GEN6	,	F_127
BXT_DDB_SIZE	,	V_381
IS_GEN5	,	F_138
ia_freq	,	V_660
INIT_WORK	,	F_420
is_ddr3	,	V_28
DSPFW_CURSOR_SR_MASK	,	V_113
_MASKED_BIT_ENABLE	,	F_29
"cursor %d\n"	,	L_29
min_ring_freq	,	V_650
ilk_wm_lp_to_level	,	F_140
"self-refresh entries: %d\n"	,	L_32
GEN6_RP_UP_EI	,	V_533
PXVFREQ_PX_MASK	,	V_492
i915_gem_object_create_stolen_for_preallocated	,	F_306
vlv_pipe_set_fifo_size	,	F_72
jiffies	,	V_507
intel_read_wm_latency	,	F_112
intel_plane	,	V_190
config	,	V_99
ilk_wm_get_hw_state	,	F_213
DRM_DEBUG_KMS	,	F_11
intel_display_power_domain	,	V_386
PUNIT_REG_GPU_FREQ_STS	,	V_704
intel_runtime_pm_put	,	F_347
L3SQ_URB_READ_CAM_MATCH_DISABLE	,	V_896
OVRUNIT_CLOCK_GATE_DISABLE	,	V_919
i830_init_clock_gating	,	F_396
plane_name	,	F_35
"Punit not acking DDR DVFS request, "	,	L_49
HSW_SAMPLE_C_PERFORMANCE	,	V_877
ddb_partitioning	,	V_270
WM_DIRTY_LINETIME	,	F_146
PMMISC	,	V_478
_pxvid_to_vd	,	F_322
PLANE_SURF	,	F_191
GEN6_RC1_WAKE_RATE_LIMIT	,	V_639
FB_GFX_FREQ_FUSE_MASK	,	V_670
MI_ARB_STATE	,	V_924
IS_SKYLAKE	,	F_272
g4x_disable_trickle_feed	,	F_365
FW_BLC	,	V_245
I915_FORMAT_MOD_Yf_TILED	,	V_412
GEN6_GT_MODE	,	V_829
up_threshold	,	V_544
gen6_rps_busy	,	F_247
count	,	V_749
intel_plane_state	,	V_191
CLKCFG_MEM_800	,	V_26
stolen_size	,	V_698
DRM_ERROR	,	F_17
GEN6_PCODE_WRITE_RC6VIDS	,	V_647
pch_pfit	,	V_250
_3D_CHICKEN2_WM_READ_PIPELINED	,	V_809
boosts	,	V_578
fb	,	V_103
skl_ddb_entry_size	,	F_171
client_lock	,	V_564
cursor	,	V_125
work_struct	,	V_785
SOUTH_DSPCLK_GATE_D	,	V_787
wm_lp_spr	,	V_339
skl_update_other_pipe_wm	,	F_197
_MASKED_BIT_DISABLE	,	F_30
__gen6_update_ring_freq	,	F_288
cpufreq_cpu_get	,	F_289
chipset_val	,	V_757
ilk_display_fifo_size	,	F_98
GEN6_RC6p_THRESHOLD	,	V_642
DEIIR	,	V_515
"RC6 disabled, disabling runtime PM support\n"	,	L_88
rate	,	V_203
"Disable CxSR\n"	,	L_91
RING_MAX_IDLE	,	F_279
intel_get_cxsr_latency	,	F_9
DDRMPLL1	,	V_32
GEN7_FF_DS_SCHED_HW	,	V_847
HPLL_SR	,	V_118
GEN9_MEM_LATENCY_LEVEL_2_6_SHIFT	,	V_295
ilk_validate_wm_level	,	F_106
merged	,	V_325
_FW_WM_VLV	,	F_210
VLV_COUNTER_CONTROL	,	V_707
GEN6_RC_CTL_RC6pp_ENABLE	,	V_586
VLV_B0_WA_L3SQCREG1_VALUE	,	V_910
plane_wm	,	V_127
MEMCTL_FREQ_SHIFT	,	V_470
"Odd GPU freq values\n"	,	L_81
vidfreq	,	V_721
obj	,	V_241
diffms	,	V_748
intel_wait_for_vblank	,	F_195
cursor_blocks	,	V_396
GEN6_RC_STATE	,	V_603
vlv_gpu_freq_div	,	F_408
ddcc_status	,	V_610
intel_atomic_get_crtc_state	,	F_130
GEN6_RC_CTL_EI_MODE	,	F_264
PEW	,	F_340
FW_WM	,	F_49
sprite_name	,	F_36
MISSING_CASE	,	F_154
CHICKEN3_DGMG_REQ_OUT_FIX_DISABLE	,	V_882
mutex_is_locked	,	F_235
PLANEC_HI	,	V_169
dev_priv	,	V_4
hw	,	V_356
i915_gem_object_create_stolen	,	F_307
MEMMODECTL	,	V_477
skl	,	V_444
RC6_LOCATION	,	V_589
cursorb_wm	,	V_218
new_power	,	V_520
CHV_BIAS_CPU_50_SOC_50	,	V_713
id	,	V_401
"unexpected fall-through in intel_init_pm\n"	,	L_97
I965_ISC_CLOCK_GATE_DISABLE	,	V_927
DISP_FBC_WM_DIS	,	V_368
skl_plane_relative_data_rate	,	F_166
large	,	V_141
"stuck trying to change perf mode\n"	,	L_55
VLV_RC_CTL_CTX_RST_PARALLEL	,	V_719
"disabled"	,	L_7
MEM_DISPLAY_A_TRICKLE_FEED_DISABLE	,	V_945
vlv_wm_method2	,	F_61
skl_wm_get_hw_state	,	F_205
vlv_wm_state	,	V_197
"timeout waiting for pcode read (%d) to finish\n"	,	L_99
p_wm	,	V_432
wm_lp	,	V_328
fsb	,	V_39
"Cursor WM%d too large %u (max %u)\n"	,	L_38
MEMINT_CX_SUPR_EN	,	V_498
IS_BROXTON	,	F_156
GEN7_FF_VS_REF_CNT_FFME	,	V_856
y_tile_minimum	,	V_424
PUNIT_GPU_DUTYCYCLE_REG	,	V_672
clients	,	V_565
DRM_PLANE_TYPE_PRIMARY	,	V_208
pipe_wm	,	V_314
gen6_rps_pm_mask	,	F_232
"Overclocking supported. Max: %dMHz, Overclock max: %dMHz\n"	,	L_68
FB_GFX_FMAX_AT_VMAX_2SS8EU_FUSE_SHIFT	,	V_669
DEIER	,	V_513
mem_value	,	V_261
SSKPD_WM_MASK	,	V_300
intel_gen6_powersave_work	,	F_354
MEMINT_EVAL_CHG	,	V_512
u16	,	T_2
GEN6_RP_MEDIA_TURBO	,	V_538
PIPE_B	,	V_76
PWRCTX_MAXCNT_RCSUNIT	,	V_597
"(found ddr%s fsb freq %d, mem freq %d), "	,	L_93
PIPE_A	,	V_73
"cursor watermark is too large(%d/%ld), disabling\n"	,	L_20
PIPE_C	,	V_77
GEN6_PCODE_READY	,	V_952
VLV_RENDER_RC6_COUNT_EN	,	V_710
line_count	,	V_132
pineview_cursor_wm	,	V_111
max	,	F_52
WM1S_LP_EN	,	V_340
"FIFO watermarks - A: %d, B: %d\n"	,	L_31
intel_wm_level	,	V_279
BXT_REVID_B0	,	V_9
to_i915	,	F_57
TR1	,	V_742
cstate	,	V_259
"self-refresh watermark: display plane %d "	,	L_28
skl_pipe_wm_get_hw_state	,	F_204
intel_display_power_put	,	F_165
pxvidfreq	,	V_770
PCH_LP_PARTITION_LEVEL_DISABLE	,	V_848
pineview_display_wm	,	V_106
gen6_enable_rps	,	F_284
intel_queue_rps_boost_for_request	,	F_417
MI_AGPBUSY_830_MODE	,	V_942
hsw_compute_linetime_wm	,	F_108
SKL_REVID_D0	,	V_630
GEN9_MEM_LATENCY_LEVEL_1_5_SHIFT	,	V_294
"Enabling RC6 states: RC6 %s\n"	,	L_58
gen6_disable_rps	,	F_260
semaphores	,	V_966
GEN9_FREQUENCY	,	F_236
rp1_freq	,	V_532
GEN6_RCPBUNIT_CLOCK_GATE_DISABLE	,	V_837
ilk_pipe_pixel_rate	,	F_86
BXT_REVID_A1	,	V_554
i915_gem_request_completed	,	F_414
PUNIT_REG_DSPFREQ	,	V_52
u32	,	T_1
vlv_setup_wm_latency	,	F_62
GEN6_RP_STATE_CAP	,	V_612
PCH_DPLUNIT_CLOCK_GATE_DISABLE	,	V_813
MCPPCE_EN	,	V_479
GEN6_CSUNIT_CLOCK_GATE_DISABLE	,	V_835
line_size	,	V_139
mm	,	V_569
vlv_pctx	,	V_690
CM0_PIPELINED_RENDER_FLUSH_DISABLE	,	V_811
DISPPLANE_TRICKLE_FEED_DISABLE	,	V_789
i845_get_fifo_size	,	F_39
level	,	V_192
TSE	,	V_481
ironlake_disable_drps	,	F_228
WM1_LP_ILK	,	V_359
GEN6_RP_DOWN_THRESHOLD	,	V_536
wm_changed	,	V_446
cherryview_check_pctx	,	F_303
ILK_DPARBUNIT_CLOCK_GATE_ENABLE	,	V_803
MCH_SSKPD_WM0_VAL	,	V_826
i830_a_wm_info	,	V_237
entry	,	V_383
entries	,	V_133
wm_state	,	V_198
spr	,	V_276
PLANE_WM	,	F_185
g4x_check_srwm	,	F_53
enable_fbc_wm	,	V_332
DRM_PLANE_TYPE_CURSOR	,	V_196
INTEL_DDB_PART_1_2	,	V_322
i965_cursor_wm_info	,	V_229
GFXEC	,	V_509
HALF_SLICE_CHICKEN3	,	V_876
VLV_COUNT_RANGE_HIGH	,	V_708
PWM1_GATING_DIS	,	V_12
dst	,	V_265
intel_fixup_cur_wm_latency	,	F_120
rc6_ctx_base	,	V_588
gen6_enable_rps_interrupts	,	F_357
SSKPD_WM1_SHIFT	,	V_301
drm_framebuffer	,	V_390
"RC6 disabled by BIOS\n"	,	L_63
GEN6_RP_UP_THRESHOLD	,	V_534
GTFIFODBG	,	V_638
i915_mch_dev	,	V_759
"2"	,	L_96
intel_watermark_params	,	V_82
mem	,	V_40
IS_G4X	,	F_24
MCH_SSKPD_WM0_MASK	,	V_825
lpt_suspend_hw	,	F_379
schedule_delayed_work	,	F_360
MEM_DISPLAY_TRICKLE_FEED_DISABLE	,	V_944
request_list	,	V_761
src	,	V_320
_3D_CHICKEN3_SF_DISABLE_PIPELINED_ATTR_FETCH	,	V_841
stolen_reserved_size	,	V_596
ILK_FBCQ_DIS	,	V_805
bxt_check_bios_rc6_setup	,	F_267
ilk_program_watermarks	,	F_201
crestline_init_clock_gating	,	F_392
"3"	,	L_95
u64	,	T_9
container_of	,	F_355
RCUPEI	,	V_482
GEN6_RCCUNIT_CLOCK_GATE_DISABLE	,	V_838
chv_set_memory_pm5	,	F_19
CACHE_MODE_0_GEN7	,	V_871
"Setting FIFO watermarks - A: %d\n"	,	L_34
skl_setup_wm_latency	,	F_128
GAM_ECOCHK	,	V_850
pm	,	V_968
r1	,	V_345
GEN6_RP_ENABLE	,	V_541
r2	,	V_346
"gpu busy, RCS change rejected\n"	,	L_53
GEN6_PM_RP_DOWN_THRESHOLD	,	V_549
FORCE_ARB_IDLE_PLANES	,	V_878
ps	,	V_316
plane_en	,	V_427
MEMCTL_SFCAVM	,	V_471
GEN6_AGGRESSIVE_TURBO	,	V_558
I915_WRITE	,	F_2
CLKCFG_FSB_800	,	V_19
GEN6_RC6_THRESHOLD	,	V_631
interrupts_enabled	,	V_574
pixel_format	,	V_104
DSPARB2	,	V_75
DSPARB3	,	V_78
y_minimum	,	V_399
"RC6 Base location not set properly.\n"	,	L_59
intel_rotation_90_or_270	,	F_167
SVSMUNIT_CLOCK_GATE_DISABLE	,	V_797
DPA_MASK_VBLANK_SRD	,	V_853
GEN6_MBC_SNPCR_MED	,	V_900
crtc_clock	,	V_105
plane_extra	,	V_204
CUR_BUF_CFG	,	F_164
height	,	V_391
DCLK	,	V_658
csipll	,	V_31
WM_DIRTY_FBC	,	V_353
rc6_mask	,	V_620
NEEDS_WaRsDisableCoarsePowerGating	,	F_282
DSP_MAXFIFO_PM5_ENABLE	,	V_53
linetime	,	V_289
old	,	V_349
"Initial watermarks: SR plane=%d, SR cursor=%d level=%d cxsr=%d\n"	,	L_52
INSTPM_AGPBUSY_INT_EN	,	V_937
snpcr	,	V_879
i915_chipset_val	,	F_319
cherryview_init_clock_gating	,	F_389
ilk_compute_wm_level	,	F_107
DRM_PLANE_TYPE_OVERLAY	,	V_209
MEMIHYST	,	V_486
efficient_freq	,	V_527
MLTR_WM2_SHIFT	,	V_308
GEN7_L3BANK2X_CLOCK_GATE_DISABLE	,	V_908
SPRITEA_HI	,	V_174
rgvswctl	,	V_464
uint8_t	,	T_6
i915_gfx_val	,	F_328
boost	,	V_961
chipset_power	,	V_733
IOSF_NC_FB_GFX_FMAX_FUSE_LO	,	V_681
FW_BLC_SELF_FIFO_MASK	,	V_244
GEN6_RP_IDLE_HYSTERSIS	,	V_617
cur_ddb	,	V_414
RC6_CTX_BASE	,	V_591
count1	,	V_726
ips_linetime	,	V_290
count2	,	V_727
min_freq_softlimit	,	V_519
to_intel_plane_state	,	F_68
count3	,	V_728
FB_FMAX_VMIN_FREQ_LO_SHIFT	,	V_683
freq	,	V_722
skl_hw	,	V_415
gen6_check_mch_setup	,	F_373
FB_GFX_FMAX_AT_VMAX_2SS6EU_FUSE_SHIFT	,	V_668
PLANEA_HI	,	V_175
cpt_init_clock_gating	,	F_370
GEN6_WIZ_HASHING_16x4	,	V_831
max_ia_freq	,	V_649
min	,	F_55
pipe_config	,	V_249
GEN6_RC_SLEEP_PSMI_CONTROL	,	V_857
SR_HI	,	V_166
CURSORC	,	V_164
CURSORB	,	V_149
threshold_down	,	V_522
CURSORA	,	V_154
cherryview_rps_max_freq	,	F_294
y_plane	,	V_406
"Engine Idle wait time not set properly.\n"	,	L_61
gen8_enable_rps	,	F_283
INTEL_INFO	,	F_70
GUC_MAX_IDLE_COUNT	,	V_626
sr	,	V_148
valleyview_set_rps	,	F_242
dirty	,	V_351
PCH_CPUNIT_CLOCK_GATE_DISABLE	,	V_814
DDL_CURSOR_SHIFT	,	V_145
skl_ddb_get_pipe_allocation_limits	,	F_155
u8	,	T_8
VF_UNIT_CLOCK_GATE_DISABLE	,	V_915
IS_VALLEYVIEW	,	F_21
ILK_DPARB_GATE	,	V_801
WM0_PIPE_PLANE_SHIFT	,	V_343
skl_ddb_allocation_changed	,	F_175
TSFS_INTR_MASK	,	V_743
drm_i915_private	,	V_3
uint32_t	,	T_3
drm_rect_height	,	F_134
i830_bc_wm_info	,	V_239
ILK_DISPLAY_CHICKEN1	,	V_804
ILK_DISPLAY_CHICKEN2	,	V_800
IVB_CHICKEN3	,	V_881
max_t	,	F_124
FB_GFX_FMAX_AT_VMAX_2SS4EU_FUSE_SHIFT	,	V_667
GEN7_PSD_SINGLE_PORT_DISPATCH_ENABLE	,	V_885
last_adj	,	V_546
i915_gpu_busy	,	F_332
GEN7_FF_TS_SCHED_HW	,	V_845
i915_pineview_get_mem_freq	,	F_5
num_active_planes	,	V_202
plane_blocks_per_line	,	V_410
"RC6 Base address not as expected.\n"	,	L_60
HAS_PCH_LPT_LP	,	F_378
irq_lock	,	V_573
INTEL_DDB_PART_5_6	,	V_273
gen6_rps_idle	,	F_249
cursor_latency_ns	,	V_126
RENCLK_GATE_D2	,	V_914
SKL_DDB_SIZE	,	V_382
this_crtc	,	V_445
RENCLK_GATE_D1	,	V_913
"Pipe %c FIFO split %d / %d / %d\n"	,	L_22
gen6_set_rps_thresholds	,	F_230
valleyview_setup_pctx	,	F_305
sprites_enabled	,	V_271
GTT_CACHE_EN_ALL	,	V_864
guard_size	,	V_89
cursor_sr	,	V_112
fbc_val	,	V_288
GEN7_FF_VS_SCHED_HW	,	V_846
fifo_size	,	V_83
drm_display_mode	,	V_97
DDL_SPRITE_SHIFT	,	F_59
I915_TILING_NONE	,	V_243
WM0_PIPE_SPRITE_MASK	,	V_460
CLKCFG	,	V_15
VLV_RENDER_RC0_COUNT_EN	,	V_718
is_mobile	,	V_747
skl_compute_pipe_wm	,	F_180
lpt_init_clock_gating	,	F_377
fifo_left	,	V_201
drm_atomic_state	,	V_312
HSW_SCRATCH1	,	V_865
res_blocks	,	V_419
vlv_wm_values	,	V_143
ilk_compute_wm_dirty	,	F_144
vd	,	V_745
sr_fifo_size	,	V_206
TRANS_CHICKEN1_DP0UNIT_GC_DISABLE	,	V_824
"%s WM%d latency not provided\n"	,	L_40
GEN6_PM_RP_UP_EI_EXPIRED	,	V_551
OGW0	,	V_772
intel_uncore_forcewake_get	,	F_245
OGW1	,	V_773
vm	,	V_746
intel_suspend_gt_powersave	,	F_351
GEN7_L3CNTLREG1	,	V_888
threshold_up	,	V_521
IOSF_NC_FB_GFX_FMAX_FUSE_HI	,	V_684
alloc	,	V_374
disable_lp_wm	,	V_452
changed	,	V_310
GEN8_FF_DS_REF_CNT_FFME	,	V_855
CL_UNIT_CLOCK_GATE_DISABLE	,	V_917
skl_compute_transition_wm	,	F_179
PWRCTX_MAXCNT_VECSUNIT	,	V_601
ilk_compute_fbc_wm	,	F_97
haswell_init_clock_gating	,	F_383
DEUC	,	V_923
GEN7_FF_SCHED_MASK	,	V_844
SV_CLOCK_GATE_DISABLE	,	V_939
request_boost	,	V_960
"Latency value missing\n"	,	L_35
wm	,	V_56
_3D_CHICKEN_HIZ_PLANE_DISABLE_MSAA_4X_SNB	,	V_828
ilk_compute_pipe_wm	,	F_129
wq	,	V_576
display_hpll_disable	,	V_116
DRM_FORMAT_NV12	,	V_393
"RP1(Guar) GPU freq: %d MHz (%u)\n"	,	L_80
vlv_update_wm	,	F_76
plane_blocks	,	V_404
mask	,	V_547
WM_DIRTY_PIPE	,	F_147
skl_ddb_entry	,	V_373
previous	,	V_355
ilk_cursor_wm_reg_max	,	F_100
"Couldn't fix incorrect rc6 voltage\n"	,	L_71
pineview_display_hplloff_wm	,	V_115
RC6_STATE	,	V_604
ddb_blocks	,	V_426
"SR latency is 0, disabling\n"	,	L_21
GEN6_PCODE_DATA1	,	V_955
"B: plane=%d, cursor=%d, SR: plane=%d, cursor=%d\n"	,	L_26
skl_write_wm_values	,	F_184
PINEVIEW_SELF_REFRESH_EN	,	V_62
intel_vgpu_active	,	F_359
ILK_VRHUNIT_CLOCK_GATE_DISABLE	,	V_791
single_enabled_crtc	,	F_42
vlv_compute_wm_level	,	F_63
cursora_wm	,	V_217
intel_set_memory_cxsr	,	F_20
pipe_enabled	,	V_321
GEN6_READ_OC_PARAMS	,	V_645
DIV_ROUND_UP_ULL	,	F_90
"warning: pcode (write) mailbox access failed\n"	,	L_100
SPRITEC_HI	,	V_171
pipe_htotal	,	V_182
base	,	V_100
FW_BLC_SELF_EN	,	V_60
WM_MISC_DATA_PARTITION_5_6	,	V_364
GEN7_UCGCTL4	,	V_907
wm_pipe	,	V_342
ILK_ELPIN_409_SELECT	,	V_807
byt_gpu_freq	,	F_409
IS_IVYBRIDGE	,	F_121
DSPFW_SR_MASK	,	V_109
skl_update_wm	,	F_199
mmioflips	,	V_967
state2	,	V_755
vlv_punit_write	,	F_15
pipe_h	,	V_252
jiffies_to_msecs	,	F_225
state1	,	V_753
PWRCTX_MAXCNT_BCSUNIT	,	V_600
CLKCFG_FSB_400	,	V_21
enable	,	V_44
pessimal_latency_ns	,	V_222
DIV_ROUND_CLOSEST	,	F_109
GEN6_RP_DOWN_IDLE_AVG	,	V_543
val	,	V_45
cherryview_rps_guar_freq	,	F_296
cxsr_latency_table	,	V_43
intel_fixup_spr_wm_latency	,	F_119
i915	,	V_608
fstart	,	V_475
work	,	V_577
TSC1	,	V_480
MEMCTL_CMD_SHIFT	,	V_469
PCH_3DCGDIS0	,	V_795
PCH_3DCGDIS1	,	V_798
IS_BXT_REVID	,	F_4
GEN6_PCODE_FREQ_RING_RATIO_SHIFT	,	V_663
INTEL_RC6p_ENABLE	,	V_606
IS_KABYLAKE	,	F_273
eu_total	,	V_666
intel_init_emon	,	F_339
"WM latency values increased to avoid potential underruns\n"	,	L_42
GEN7_MISCCPCTL	,	V_859
MI_STATE	,	V_940
GEN9_RENDER_PG_IDLE_HYSTERESIS	,	V_629
GEN6_PCODE_DATA	,	V_954
pipe_w	,	V_251
WM1_LP_FBC_SHIFT	,	V_338
skl_ddb_allocation_included	,	F_193
WARN_ONCE	,	F_243
HSW_FREQUENCY	,	F_237
HAS_PCH_NOP	,	F_386
kfree	,	F_416
GEN6_MBC_SNPCR_MASK	,	V_899
"Cursor"	,	L_45
I915_READ	,	F_3
vbt	,	V_819
D_STATE	,	V_930
POWER_DOMAIN_PIPE	,	F_160
total_data_rate	,	V_394
PXW	,	F_342
intel_fbc_is_active	,	F_139
gpu_freq	,	V_648
out	,	V_703
CLKCFG_MEM_533	,	V_23
VLV_FIFO	,	F_73
gen	,	V_266
GEN8_RC_SEMA_IDLE_MSG_DISABLE	,	V_858
spr_latency	,	V_286
gen6_init_clock_gating	,	F_374
power	,	V_525
time_after	,	F_255
VLV_MEDIA_RC6_COUNT_EN	,	V_709
res_lines	,	V_420
MEMCTL_CMD_CHFREQ	,	V_468
HAS_RC6p	,	F_265
ilk_plane_wm_max	,	F_102
down_threshold	,	V_545
"Setting FIFO watermarks - A: plane=%d, cursor=%d, "	,	L_25
EAGAIN	,	V_953
trace_intel_gpu_freq_change	,	F_240
"sprite"	,	L_10
EINVAL	,	V_323
MI_AGPBUSY_INT_EN	,	V_941
DSPFW_HPLL_SR_MASK	,	V_117
WM_DIRTY_DDB	,	V_354
udelay	,	F_382
IS_GM45	,	F_391
intel_display_power_get_if_enabled	,	F_161
GEN6_RC1e_THRESHOLD	,	V_641
minimum	,	V_397
HSW_ROW_CHICKEN3_L3_GLOBAL_ATOMICS_DISABLE	,	V_868
vlv_set_rps_idle	,	F_244
ECO_FLIP_DONE	,	V_936
MEMMODE_SWMODE_EN	,	V_501
ILK_DPFCRUNIT_CLOCK_GATE_DISABLE	,	V_792
mem_freq	,	V_24
corr	,	V_752
clock_in_khz	,	V_81
pstate	,	V_260
valleyview_rps_rpe_freq	,	F_300
vlv_compute_fifo	,	F_66
CCK_FUSE_REG	,	V_706
PIPE_WM_LINETIME	,	F_151
MEMCTL_CMD_STS	,	V_467
intel_pm_setup	,	F_421
UINT_MAX	,	V_257
c_m	,	V_36
power_domain	,	V_387
i915_read_mch_val	,	F_329
intel_runtime_pm_get_noresume	,	F_362
IS_I945G	,	F_27
GEN6_RC6pp_WAKE_RATE_LIMIT	,	V_640
INSTPM_SELF_EN	,	V_63
MLTR_WM1_SHIFT	,	V_306
gtfifodbg	,	V_636
"memory self-refresh is %s\n"	,	L_5
skl_wm_values	,	V_433
misccpctl	,	V_849
i915_gem_request_unreference__unlocked	,	F_415
"A"	,	L_13
IS_IVB_GT1	,	F_385
skl_wm_plane_id	,	F_153
gen6_set_rps	,	F_234
ilk	,	V_318
for_crtc	,	V_375
TSFS	,	V_739
PTR_ERR	,	F_132
INTEL_RC6_ENABLE	,	V_605
LOW_POWER	,	V_526
I915_READ64	,	F_118
IS_SKL_REVID	,	F_281
CSIPLL0	,	V_33
ILK_SRLT_MASK	,	V_307
intel_update_watermarks	,	F_214
tsfs	,	V_738
cur_latency	,	V_287
SPRITEE_HI	,	V_168
CHICKEN_PIPESL_1	,	F_381
"min GPU freq: %d MHz (%u)\n"	,	L_79
INSTPM	,	V_64
plane_res_b	,	V_428
skl_pipe_wm	,	V_431
I965_RCZ_CLOCK_GATE_DISABLE	,	V_925
"B"	,	L_12
TRANS_CHICKEN1	,	F_372
_ilk_disable_lp_wm	,	F_149
"warning: pcode (read) mailbox access failed\n"	,	L_98
TRANS_CHICKEN2	,	F_371
mul	,	V_958
max_delay	,	V_494
link	,	V_572
last_enabled_level	,	V_326
plane_res_l	,	V_429
I915_MAX_PIPES	,	V_443
VLV_MEDIA_RC0_COUNT_EN	,	V_717
symbol_get	,	F_335
HAS_FW_BLC	,	F_84
ilk_compute_wm_reg_maximums	,	F_105
PLANE_WM_BLOCKS_MASK	,	V_456
chv_freq_opcode	,	F_412
ilk_wm_method2	,	F_91
ilk_wm_method1	,	F_88
ilk_find_best_result	,	F_143
spin_lock	,	F_250
WM2S_LP_IVB	,	V_370
CSIEC	,	V_505
DSPFW_CURSORA_MASK	,	V_224
RCDNEI	,	V_483
WM0_PIPE_PLANE_MASK	,	V_459
r_t	,	V_35
__i915_gfx_val	,	F_327
intel_freq_opcode	,	F_275
ddb_allocation	,	V_416
GEN7_WA_L3_CHICKEN_MODE	,	V_891
fwater_lo	,	V_232
sprites_scaled	,	V_319
tsc_khz	,	V_657
GEN6_RC_IDLE_HYSTERSIS	,	V_624
stolen	,	V_691
GEN6_PM_RP_DOWN_TIMEOUT	,	V_550
TRANS_CHICKEN2_TIMING_OVERRIDE	,	V_817
DEW	,	F_341
PIPE_WM_LINETIME_IPS_LINETIME	,	F_110
drm_i915_gem_request	,	V_962
_3D_CHICKEN3	,	V_839
_3D_CHICKEN2	,	V_808
pctx_addr	,	V_687
TRANS_CHICKEN2_DISABLE_DEEP_COLOR_COUNTER	,	V_822
"Adjusting RC6 mask to %d (requested %d, valid %d)\n"	,	L_64
