<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../../code.css">
  </head>
  <body>
    third_party/cores/opentitan/hw/ip/prim_generic/rtl/prim_generic_rom.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1"> 1</a>
<a href="#l-2"> 2</a>
<a href="#l-3"> 3</a>
<a href="#l-4"> 4</a>
<a href="#l-5"> 5</a>
<a href="#l-6"> 6</a>
<a href="#l-7"> 7</a>
<a href="#l-8"> 8</a>
<a href="#l-9"> 9</a>
<a href="#l-10">10</a>
<a href="#l-11">11</a>
<a href="#l-12">12</a>
<a href="#l-13">13</a>
<a href="#l-14">14</a>
<a href="#l-15">15</a>
<a href="#l-16">16</a>
<a href="#l-17">17</a>
<a href="#l-18">18</a>
<a href="#l-19">19</a>
<a href="#l-20">20</a>
<a href="#l-21">21</a>
<a href="#l-22">22</a>
<a href="#l-23">23</a>
<a href="#l-24">24</a>
<a href="#l-25">25</a>
<a href="#l-26">26</a>
<a href="#l-27">27</a>
<a href="#l-28">28</a>
<a href="#l-29">29</a>
<a href="#l-30">30</a>
<a href="#l-31">31</a>
<a href="#l-32">32</a>
<a href="#l-33">33</a>
<a href="#l-34">34</a>
<a href="#l-35">35</a>
<a href="#l-36">36</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright lowRISC contributors.</span>
<a name="l-2"></a><span class="c1">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</span>
<a name="l-3"></a><span class="c1">// SPDX-License-Identifier: Apache-2.0</span>
<a name="l-4"></a>
<a name="l-5"></a><span class="no">`include</span> <span class="s">&quot;prim_assert.sv&quot;</span>
<a name="l-6"></a>
<a name="l-7"></a><span class="k">module</span> <span class="n">prim_generic_rom</span> <span class="p">#(</span>
<a name="l-8"></a>  <span class="k">parameter</span>  <span class="kt">int</span> <span class="n">Width</span>       <span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
<a name="l-9"></a>  <span class="k">parameter</span>  <span class="kt">int</span> <span class="n">Depth</span>       <span class="o">=</span> <span class="mi">2048</span><span class="p">,</span> <span class="c1">// 8kB default</span>
<a name="l-10"></a>  <span class="k">parameter</span>      <span class="n">MemInitFile</span> <span class="o">=</span> <span class="s">&quot;&quot;</span><span class="p">,</span> <span class="c1">// VMEM file to initialize the memory with</span>
<a name="l-11"></a>
<a name="l-12"></a>  <span class="k">localparam</span> <span class="kt">int</span> <span class="n">Aw</span>          <span class="o">=</span> <span class="p">$</span><span class="n">clog2</span><span class="p">(</span><span class="n">Depth</span><span class="p">)</span>
<a name="l-13"></a><span class="p">)</span> <span class="p">(</span>
<a name="l-14"></a>  <span class="k">input</span>  <span class="kt">logic</span>             <span class="n">clk_i</span><span class="p">,</span>
<a name="l-15"></a>  <span class="k">input</span>  <span class="kt">logic</span>             <span class="n">req_i</span><span class="p">,</span>
<a name="l-16"></a>  <span class="k">input</span>  <span class="kt">logic</span> <span class="p">[</span><span class="n">Aw</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>    <span class="n">addr_i</span><span class="p">,</span>
<a name="l-17"></a>  <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="n">Width</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">rdata_o</span>
<a name="l-18"></a><span class="p">);</span>
<a name="l-19"></a>
<a name="l-20"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">Width</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">mem</span> <span class="p">[</span><span class="n">Depth</span><span class="p">];</span>
<a name="l-21"></a>
<a name="l-22"></a>  <span class="k">always_ff</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-23"></a>    <span class="k">if</span> <span class="p">(</span><span class="n">req_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-24"></a>      <span class="n">rdata_o</span> <span class="o">&lt;=</span> <span class="n">mem</span><span class="p">[</span><span class="n">addr_i</span><span class="p">];</span>
<a name="l-25"></a>    <span class="k">end</span>
<a name="l-26"></a>  <span class="k">end</span>
<a name="l-27"></a>
<a name="l-28"></a>  <span class="no">`include</span> <span class="s">&quot;prim_util_memload.svh&quot;</span>
<a name="l-29"></a>
<a name="l-30"></a>  <span class="c1">////////////////</span>
<a name="l-31"></a>  <span class="c1">// ASSERTIONS //</span>
<a name="l-32"></a>  <span class="c1">////////////////</span>
<a name="l-33"></a>
<a name="l-34"></a>  <span class="c1">// Control Signals should never be X</span>
<a name="l-35"></a>  <span class="no">`ASSERT</span><span class="p">(</span><span class="n">noXOnCsI</span><span class="p">,</span> <span class="o">!</span><span class="p">$</span><span class="n">isunknown</span><span class="p">(</span><span class="n">req_i</span><span class="p">),</span> <span class="n">clk_i</span><span class="p">,</span> <span class="m">&#39;0</span><span class="p">)</span>
<a name="l-36"></a><span class="k">endmodule</span>
</pre></div>
</td></tr></table>
  </body>
</html>