<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>LLVM: llvm::VLIWMachineScheduler Class Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">mainline</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="namespacellvm.html">llvm</a>      </li>
      <li class="navelem"><a class="el" href="classllvm_1_1VLIWMachineScheduler.html">VLIWMachineScheduler</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a>  </div>
  <div class="headertitle">
<div class="title">llvm::VLIWMachineScheduler Class Reference</div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="llvm::VLIWMachineScheduler" --><!-- doxytag: inherits="llvm::ScheduleDAGMILive" -->
<p>Extend the standard <a class="el" href="classllvm_1_1ScheduleDAGMI.html" title="ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac...">ScheduleDAGMI</a> to provide more context and override the top-level <a class="el" href="classllvm_1_1VLIWMachineScheduler.html#ad25e72e64bc7ed157b69c60e85b4061e" title="Schedule - This is called back from ScheduleDAGInstrs::Run() when it&#39;s time to do some work...">schedule()</a> driver.  
 <a href="classllvm_1_1VLIWMachineScheduler.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="HexagonMachineScheduler_8h_source.html">HexagonMachineScheduler.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::VLIWMachineScheduler:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1VLIWMachineScheduler__inherit__graph.png" border="0" usemap="#llvm_1_1VLIWMachineScheduler_inherit__map" alt="Inheritance graph"/></div>
<map name="llvm_1_1VLIWMachineScheduler_inherit__map" id="llvm_1_1VLIWMachineScheduler_inherit__map">
<area shape="rect" id="node2" href="classllvm_1_1ScheduleDAGMILive.html" title="ScheduleDAGMILive is an implementation of ScheduleDAGInstrs that schedules machine instructions while..." alt="" coords="16,237,197,267"/><area shape="rect" id="node4" href="classllvm_1_1ScheduleDAGMI.html" title="ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac..." alt="" coords="28,160,185,189"/><area shape="rect" id="node6" href="classllvm_1_1ScheduleDAGInstrs.html" title="ScheduleDAGInstrs &#45; A ScheduleDAG subclass for scheduling lists of MachineInstrs." alt="" coords="17,83,196,112"/><area shape="rect" id="node8" href="classllvm_1_1ScheduleDAG.html" title="llvm::ScheduleDAG" alt="" coords="35,5,179,35"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::VLIWMachineScheduler:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1VLIWMachineScheduler__coll__graph.png" border="0" usemap="#llvm_1_1VLIWMachineScheduler_coll__map" alt="Collaboration graph"/></div>
<map name="llvm_1_1VLIWMachineScheduler_coll__map" id="llvm_1_1VLIWMachineScheduler_coll__map">
<area shape="rect" id="node2" href="classllvm_1_1ScheduleDAGMILive.html" title="ScheduleDAGMILive is an implementation of ScheduleDAGInstrs that schedules machine instructions while..." alt="" coords="2716,653,2897,683"/><area shape="rect" id="node4" href="classllvm_1_1ScheduleDAGMI.html" title="ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac..." alt="" coords="2361,561,2519,591"/><area shape="rect" id="node6" href="classllvm_1_1ScheduleDAGInstrs.html" title="ScheduleDAGInstrs &#45; A ScheduleDAG subclass for scheduling lists of MachineInstrs." alt="" coords="1916,857,2095,887"/><area shape="rect" id="node8" href="classllvm_1_1ScheduleDAG.html" title="llvm::ScheduleDAG" alt="" coords="1333,727,1477,756"/><area shape="rect" id="node10" href="classllvm_1_1MachineFunction.html" title="llvm::MachineFunction" alt="" coords="784,728,947,757"/><area shape="rect" id="node12" href="classllvm_1_1SUnit.html" title="SUnit &#45; Scheduling unit. This is a node in the scheduling DAG." alt="" coords="820,621,911,651"/><area shape="rect" id="node14" href="classllvm_1_1SmallVector.html" title="llvm::SmallVector\&lt; SDep, 4 \&gt;" alt="" coords="409,900,623,929"/><area shape="rect" id="node16" href="structllvm_1_1MCSchedClassDesc.html" title="Summarize the scheduling resources required for an instruction of a particular scheduling class..." alt="" coords="425,847,607,876"/><area shape="rect" id="node47" href="classllvm_1_1MachineLoopInfo.html" title="llvm::MachineLoopInfo" alt="" coords="435,1007,597,1036"/><area shape="rect" id="node64" href="classllvm_1_1LiveIntervals.html" title="llvm::LiveIntervals" alt="" coords="449,1068,583,1097"/><area shape="rect" id="node91" href="classllvm_1_1AliasAnalysis.html" title="llvm::AliasAnalysis" alt="" coords="447,1273,585,1303"/><area shape="rect" id="node20" href="classbool.html" title="bool" alt="" coords="77,213,125,243"/><area shape="rect" id="node29" href="classllvm_1_1TargetRegisterClass.html" title="llvm::TargetRegisterClass" alt="" coords="427,451,605,480"/><area shape="rect" id="node22" href="classunsigned.html" title="unsigned" alt="" coords="61,608,141,637"/><area shape="rect" id="node35" href="classllvm_1_1TargetMachine.html" title="Primary interface to the complete machine description for the target machine." alt="" coords="443,953,589,983"/><area shape="rect" id="node37" href="classllvm_1_1DataLayout.html" title="A parsed version of the target data layout string in and methods for querying it." alt="" coords="36,1223,167,1252"/><area shape="rect" id="node41" href="classllvm_1_1MachineRegisterInfo.html" title="MachineRegisterInfo &#45; Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc." alt="" coords="775,888,956,917"/><area shape="rect" id="node43" href="classllvm_1_1TargetRegisterInfo.html" title="TargetRegisterInfo base class &#45; We assume that the target defines a static array of TargetRegisterDes..." alt="" coords="781,675,949,704"/><area shape="rect" id="node45" href="classllvm_1_1TargetInstrInfo.html" title="TargetInstrInfo &#45; Interface to description of machine instruction set." alt="" coords="792,781,939,811"/><area shape="rect" id="node49" href="classllvm_1_1MachineFunctionPass.html" title="MachineFunctionPass &#45; This class adapts the FunctionPass interface to allow convenient creation of pa..." alt="" coords="7,995,196,1024"/><area shape="rect" id="node58" href="classllvm_1_1MachineFrameInfo.html" title="The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted..." alt="" coords="1320,988,1491,1017"/><area shape="rect" id="node60" href="classllvm_1_1SparseSet.html" title="llvm::SparseSet\&lt; VReg2SUnit, VirtReg2IndexFunctor \&gt;" alt="" coords="1220,1041,1591,1071"/><area shape="rect" id="node62" href="classllvm_1_1DenseMap.html" title="llvm::DenseMap\&lt; MachineInstr *, SUnit * \&gt;" alt="" coords="1256,1095,1555,1124"/><area shape="rect" id="node69" href="classllvm_1_1SparseMultiSet.html" title="llvm::SparseMultiSet\&lt; PhysRegSUOper, llvm::identity\&lt; unsigned \&gt;, uint16_t \&gt;" alt="" coords="1144,1148,1667,1177"/><area shape="rect" id="node71" href="classllvm_1_1MachineBasicBlock.html" title="llvm::MachineBasicBlock" alt="" coords="1317,1201,1493,1231"/><area shape="rect" id="node73" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction." alt="" coords="1337,1255,1473,1284"/><area shape="rect" id="node75" href="classllvm_1_1SparseMultiSet.html" title="llvm::SparseMultiSet\&lt; VReg2SUnit, VirtReg2IndexFunctor \&gt;" alt="" coords="1205,673,1605,703"/><area shape="rect" id="node78" href="classllvm_1_1TargetSchedModel.html" title="Provide an instruction scheduling machine model to CodeGen passes." alt="" coords="1319,1308,1492,1337"/><area shape="rect" id="node80" href="classllvm_1_1BitVector.html" title="llvm::BitVector" alt="" coords="1348,460,1463,489"/><area shape="rect" id="node86" href="classllvm_1_1ScheduleDAGTopologicalSort.html" title="ScheduleDAGTopologicalSort is a class that computes a topological ordering for SUnits and provides me..." alt="" coords="1885,561,2125,591"/><area shape="rect" id="node95" href="classllvm_1_1TargetLibraryInfo.html" title="Provides information about what library functions are available for the current target." alt="" coords="21,1297,181,1327"/><area shape="rect" id="node97" href="structllvm_1_1IntervalPressure.html" title="RegisterPressure computed within a region of instructions delimited by TopIdx and BottomIdx..." alt="" coords="2361,636,2519,665"/><area shape="rect" id="node99" href="structllvm_1_1RegisterPressure.html" title="Base class for register pressure results." alt="" coords="1924,1456,2087,1485"/><area shape="rect" id="node103" href="classllvm_1_1SmallVector.html" title="llvm::SmallVector\&lt; unsigned, 8 \&gt;" alt="" coords="1287,1500,1524,1529"/><area shape="rect" id="node105" href="classllvm_1_1SlotIndex.html" title="SlotIndex &#45; An opaque wrapper around machine indexes." alt="" coords="1948,1509,2063,1539"/><area shape="rect" id="node107" href="classllvm_1_1RegPressureTracker.html" title="Track the current register pressure at some position in the instruction stream, and remember the high..." alt="" coords="2351,689,2529,719"/><area shape="rect" id="node109" href="classllvm_1_1RegisterClassInfo.html" title="llvm::RegisterClassInfo" alt="" coords="2359,743,2521,772"/><area shape="rect" id="node111" href="classllvm_1_1PressureDiffs.html" title="Array of PressureDiffs." alt="" coords="2371,796,2509,825"/><area shape="rect" id="node117" href="classllvm_1_1SchedDFSResult.html" title="Compute the values of each DAG node for various metrics during DFS." alt="" coords="2360,903,2520,932"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>

<p><a href="classllvm_1_1VLIWMachineScheduler-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1VLIWMachineScheduler.html#a93b6189b77c7f1e42ace4d1c9940cd90">VLIWMachineScheduler</a> (<a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="el" href="namespacellvm.html#a0a0b5a87b02a31da6aa348f986ba1dada7f99889954c8c69be388fb1de5807aa4">C</a>, std::unique_ptr&lt; <a class="el" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> &gt; S)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1VLIWMachineScheduler.html#ad25e72e64bc7ed157b69c60e85b4061e">schedule</a> () override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Schedule - This is called back from ScheduleDAGInstrs::Run() when it's time to do some work.  <a href="#ad25e72e64bc7ed157b69c60e85b4061e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1VLIWMachineScheduler.html#ae45a5a0da292d9ffb788053de389b77e">postprocessDAG</a> ()</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform platform-specific DAG postprocessing.  <a href="#ae45a5a0da292d9ffb788053de389b77e"></a><br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>Extend the standard <a class="el" href="classllvm_1_1ScheduleDAGMI.html" title="ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac...">ScheduleDAGMI</a> to provide more context and override the top-level <a class="el" href="classllvm_1_1VLIWMachineScheduler.html#ad25e72e64bc7ed157b69c60e85b4061e" title="Schedule - This is called back from ScheduleDAGInstrs::Run() when it&#39;s time to do some work...">schedule()</a> driver. </p>

<p>Definition at line <a class="el" href="HexagonMachineScheduler_8h_source.html#l00094">94</a> of file <a class="el" href="HexagonMachineScheduler_8h_source.html">HexagonMachineScheduler.h</a>.</p>
</div><hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a93b6189b77c7f1e42ace4d1c9940cd90"></a><!-- doxytag: member="llvm::VLIWMachineScheduler::VLIWMachineScheduler" ref="a93b6189b77c7f1e42ace4d1c9940cd90" args="(MachineSchedContext *C, std::unique_ptr&lt; MachineSchedStrategy &gt; S)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1VLIWMachineScheduler.html#a93b6189b77c7f1e42ace4d1c9940cd90">llvm::VLIWMachineScheduler::VLIWMachineScheduler</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *&#160;</td>
          <td class="paramname"><em>C</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::unique_ptr&lt; <a class="el" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> &gt;&#160;</td>
          <td class="paramname"><em>S</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="HexagonMachineScheduler_8h_source.html#l00096">96</a> of file <a class="el" href="HexagonMachineScheduler_8h_source.html">HexagonMachineScheduler.h</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="ae45a5a0da292d9ffb788053de389b77e"></a><!-- doxytag: member="llvm::VLIWMachineScheduler::postprocessDAG" ref="ae45a5a0da292d9ffb788053de389b77e" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1VLIWMachineScheduler.html#ae45a5a0da292d9ffb788053de389b77e">VLIWMachineScheduler::postprocessDAG</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Perform platform-specific DAG postprocessing. </p>
<p>Platform-specific modifications to DAG. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1ScheduleDAGMI.html#a0f5aea0b37a8ee856681544e5b97326d">llvm::ScheduleDAGMI</a>.</p>

<p>Definition at line <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00024">24</a> of file <a class="el" href="HexagonMachineScheduler_8cpp_source.html">HexagonMachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00065">llvm::SDep::Barrier</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00565">llvm::ScheduleDAG::SUnits</a>.</p>

<p>Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00143">schedule()</a>.</p>

</div>
</div>
<a class="anchor" id="ad25e72e64bc7ed157b69c60e85b4061e"></a><!-- doxytag: member="llvm::VLIWMachineScheduler::schedule" ref="ad25e72e64bc7ed157b69c60e85b4061e" args="() override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1VLIWMachineScheduler.html#ad25e72e64bc7ed157b69c60e85b4061e">VLIWMachineScheduler::schedule</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Schedule - This is called back from ScheduleDAGInstrs::Run() when it's time to do some work. </p>
<p>schedule - Called back from MachineScheduler::runOnMachineFunction after setting up the current scheduling region.</p>
<p>[RegionBegin, RegionEnd) only includes instructions that have DAG nodes, not scheduling boundaries. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a1583ce23a69e8a1b4af8065e2019c75f">llvm::ScheduleDAGMILive</a>.</p>

<p>Definition at line <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00143">143</a> of file <a class="el" href="HexagonMachineScheduler_8cpp_source.html">HexagonMachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00105">llvm::ScheduleDAGInstrs::BB</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01067">llvm::ScheduleDAGMILive::buildDAGWithRegPressure()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00647">llvm::ScheduleDAGMI::checkSchedLimit()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00238">llvm::ScheduleDAGMI::CurrentBottom</a>, <a class="el" href="MachineScheduler_8h_source.html#l00235">llvm::ScheduleDAGMI::CurrentTop</a>, <a class="el" href="Debug_8cpp_source.html#l00123">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00092">DEBUG</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00739">llvm::ScheduleDAGMI::findRootsAndBiasEdges()</a>, <a class="el" href="MachineFunction_8h_source.html#l00160">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MachineLoopInfo_8h_source.html#l00112">llvm::MachineLoopInfo::getLoopDepth()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00221">llvm::MachineBasicBlock::getName()</a>, <a class="el" href="Value_8cpp_source.html#l00190">llvm::Value::getName()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00671">llvm::MachineBasicBlock::getNumber()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00760">llvm::ScheduleDAGMI::initQueues()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00078">llvm::ScheduleDAGInstrs::MLI</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00802">llvm::ScheduleDAGMI::placeDebugValues()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00024">postprocessDAG()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00225">llvm::ScheduleDAGMI::SchedImpl</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01189">llvm::ScheduleDAGMILive::scheduleMI()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00565">llvm::ScheduleDAG::SUnits</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00791">llvm::ScheduleDAGMI::updateQueues()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="HexagonMachineScheduler_8h_source.html">HexagonMachineScheduler.h</a></li>
<li><a class="el" href="HexagonMachineScheduler_8cpp_source.html">HexagonMachineScheduler.cpp</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jul 2 2015 04:41:10 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
