{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729443624535 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729443624558 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 20 19:00:24 2024 " "Processing started: Sun Oct 20 19:00:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729443624558 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729443624558 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Fonction1_Vitesse_anememtre -c Fonction1_Vitesse_anememtre " "Command: quartus_map --read_settings_files=on --write_settings_files=off Fonction1_Vitesse_anememtre -c Fonction1_Vitesse_anememtre" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729443624559 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729443627417 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729443627418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diviseur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file diviseur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 diviseur-arch " "Found design unit 1: diviseur-arch" {  } { { "diviseur.vhd" "" { Text "C:/intelFPGA_lite/18.0/BE/Fonction1_Vitesse_anem/diviseur.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729443661116 ""} { "Info" "ISGN_ENTITY_NAME" "1 diviseur " "Found entity 1: diviseur" {  } { { "diviseur.vhd" "" { Text "C:/intelFPGA_lite/18.0/BE/Fonction1_Vitesse_anem/diviseur.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729443661116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729443661116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calcule_freq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calcule_freq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calcule_freq-arch " "Found design unit 1: calcule_freq-arch" {  } { { "calcule_freq.vhd" "" { Text "C:/intelFPGA_lite/18.0/BE/Fonction1_Vitesse_anem/calcule_freq.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729443661164 ""} { "Info" "ISGN_ENTITY_NAME" "1 calcule_freq " "Found entity 1: calcule_freq" {  } { { "calcule_freq.vhd" "" { Text "C:/intelFPGA_lite/18.0/BE/Fonction1_Vitesse_anem/calcule_freq.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729443661164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729443661164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "port_map_anem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file port_map_anem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 port_map_anem-arch " "Found design unit 1: port_map_anem-arch" {  } { { "port_map_anem.vhd" "" { Text "C:/intelFPGA_lite/18.0/BE/Fonction1_Vitesse_anem/port_map_anem.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729443661186 ""} { "Info" "ISGN_ENTITY_NAME" "1 port_map_anem " "Found entity 1: port_map_anem" {  } { { "port_map_anem.vhd" "" { Text "C:/intelFPGA_lite/18.0/BE/Fonction1_Vitesse_anem/port_map_anem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729443661186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729443661186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gestion_data_anem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gestion_data_anem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gestion_data_anem-arch " "Found design unit 1: gestion_data_anem-arch" {  } { { "gestion_data_anem.vhd" "" { Text "C:/intelFPGA_lite/18.0/BE/Fonction1_Vitesse_anem/gestion_data_anem.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729443661224 ""} { "Info" "ISGN_ENTITY_NAME" "1 gestion_data_anem " "Found entity 1: gestion_data_anem" {  } { { "gestion_data_anem.vhd" "" { Text "C:/intelFPGA_lite/18.0/BE/Fonction1_Vitesse_anem/gestion_data_anem.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729443661224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729443661224 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "port_map_anem " "Elaborating entity \"port_map_anem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729443661462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diviseur diviseur:U1 " "Elaborating entity \"diviseur\" for hierarchy \"diviseur:U1\"" {  } { { "port_map_anem.vhd" "U1" { Text "C:/intelFPGA_lite/18.0/BE/Fonction1_Vitesse_anem/port_map_anem.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729443661510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calcule_freq calcule_freq:U2 " "Elaborating entity \"calcule_freq\" for hierarchy \"calcule_freq:U2\"" {  } { { "port_map_anem.vhd" "U2" { Text "C:/intelFPGA_lite/18.0/BE/Fonction1_Vitesse_anem/port_map_anem.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729443661547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gestion_data_anem gestion_data_anem:U3 " "Elaborating entity \"gestion_data_anem\" for hierarchy \"gestion_data_anem:U3\"" {  } { { "port_map_anem.vhd" "U3" { Text "C:/intelFPGA_lite/18.0/BE/Fonction1_Vitesse_anem/port_map_anem.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729443661584 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1729443663446 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "diviseur:U1\|compteur\[31\] Low " "Register diviseur:U1\|compteur\[31\] will power up to Low" {  } { { "diviseur.vhd" "" { Text "C:/intelFPGA_lite/18.0/BE/Fonction1_Vitesse_anem/diviseur.vhd" 29 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1729443663718 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1729443663718 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1729443665297 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729443665297 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "129 " "Implemented 129 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729443665756 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729443665756 ""} { "Info" "ICUT_CUT_TM_LCELLS" "115 " "Implemented 115 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1729443665756 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729443665756 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729443665819 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 20 19:01:05 2024 " "Processing ended: Sun Oct 20 19:01:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729443665819 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729443665819 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729443665819 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729443665819 ""}
