{"Source Block": ["verilog-ethernet/rtl/axis_async_frame_fifo_64.v@322:343@HdlStmProcess", "            output_axis_tvalid_next = 1'b0;\n        end\n    end\nend\n\nalways @(posedge output_clk) begin\n    if (output_rst_sync3_reg) begin\n        rd_ptr_reg <= {ADDR_WIDTH+1{1'b0}};\n        rd_ptr_gray_reg <= {ADDR_WIDTH+1{1'b0}};\n        output_axis_tvalid_reg <= 1'b0;\n    end else begin\n        rd_ptr_reg <= rd_ptr_next;\n        rd_ptr_gray_reg <= rd_ptr_gray_next;\n        output_axis_tvalid_reg <= output_axis_tvalid_next;\n    end\n\n    if (read) begin\n        {output_axis_tlast_reg, output_axis_tkeep_reg, output_axis_tdata_reg} <= mem[rd_ptr_reg[ADDR_WIDTH-1:0]];\n    end\nend\n\nendmodule\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_frame_fifo.v@171:200", "        mem[wr_ptr_cur_reg[ADDR_WIDTH-1:0]] <= {input_axis_tlast, input_axis_tdata};\n    end\nend\n\n// Read logic\nalways @* begin\n    read = 1'b0;\n\n    rd_ptr_next = rd_ptr_reg;\n\n    output_axis_tvalid_next = output_axis_tvalid_reg;\n\n    if (output_axis_tready | ~output_axis_tvalid) begin\n        // output data not valid OR currently being transferred\n        if (~empty) begin\n            // not empty, perform read\n            read = 1'b1;\n            output_axis_tvalid_next = 1'b1;\n            rd_ptr_next = rd_ptr_reg + 1;\n        end else begin\n            // empty, invalidate\n            output_axis_tvalid_next = 1'b0;\n        end\n    end\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        rd_ptr_reg <= {ADDR_WIDTH+1{1'b0}};\n        output_axis_tvalid_reg <= 1'b0;\n"], ["verilog-ethernet/rtl/axis_async_fifo.v@203:224", "            output_axis_tvalid_next = 1'b0;\n        end\n    end\nend\n\nalways @(posedge output_clk) begin\n    if (output_rst_sync3_reg) begin\n        rd_ptr_reg <= {ADDR_WIDTH+1{1'b0}};\n        rd_ptr_gray_reg <= {ADDR_WIDTH+1{1'b0}};\n        output_axis_tvalid_reg <= 1'b0;\n    end else begin\n        rd_ptr_reg <= rd_ptr_next;\n        rd_ptr_gray_reg <= rd_ptr_gray_next;\n        output_axis_tvalid_reg <= output_axis_tvalid_next;\n    end\n\n    if (read) begin\n        {output_axis_tlast_reg, output_axis_tuser_reg, output_axis_tdata_reg} <= mem[rd_ptr_reg[ADDR_WIDTH-1:0]];\n    end\nend\n\nendmodule\n"], ["verilog-ethernet/rtl/axis_frame_fifo.v@192:211", "            output_axis_tvalid_next = 1'b0;\n        end\n    end\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        rd_ptr_reg <= {ADDR_WIDTH+1{1'b0}};\n        output_axis_tvalid_reg <= 1'b0;\n    end else begin\n        rd_ptr_reg <= rd_ptr_next;\n        output_axis_tvalid_reg <= output_axis_tvalid_next;\n    end\n\n    if (read) begin\n        {output_axis_tlast_reg, output_axis_tdata_reg} <= mem[rd_ptr_reg[ADDR_WIDTH-1:0]];\n    end\nend\n\nendmodule\n"], ["verilog-ethernet/rtl/axis_frame_fifo_64.v@196:215", "            output_axis_tvalid_next = 1'b0;\n        end\n    end\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        rd_ptr_reg <= {ADDR_WIDTH+1{1'b0}};\n        output_axis_tvalid_reg <= 1'b0;\n    end else begin\n        rd_ptr_reg <= rd_ptr_next;\n        output_axis_tvalid_reg <= output_axis_tvalid_next;\n    end\n\n    if (read) begin\n        {output_axis_tlast_reg, output_axis_tkeep_reg, output_axis_tdata_reg} <= mem[rd_ptr_reg[ADDR_WIDTH-1:0]];\n    end\nend\n\nendmodule\n"], ["verilog-ethernet/rtl/axis_fifo.v@131:150", "            output_axis_tvalid_next = 1'b0;\n        end\n    end\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        rd_ptr_reg <= {ADDR_WIDTH+1{1'b0}};\n        output_axis_tvalid_reg <= 1'b0;\n    end else begin\n        rd_ptr_reg <= rd_ptr_next;\n        output_axis_tvalid_reg <= output_axis_tvalid_next;\n    end\n\n    if (read) begin\n        {output_axis_tlast_reg, output_axis_tuser_reg, output_axis_tdata_reg} <= mem[rd_ptr_reg[ADDR_WIDTH-1:0]];\n    end\nend\n\nendmodule\n"], ["verilog-ethernet/rtl/axis_async_frame_fifo.v@317:338", "            output_axis_tvalid_next = 1'b0;\n        end\n    end\nend\n\nalways @(posedge output_clk) begin\n    if (output_rst_sync3_reg) begin\n        rd_ptr_reg <= {ADDR_WIDTH+1{1'b0}};\n        rd_ptr_gray_reg <= {ADDR_WIDTH+1{1'b0}};\n        output_axis_tvalid_reg <= 1'b0;\n    end else begin\n        rd_ptr_reg <= rd_ptr_next;\n        rd_ptr_gray_reg <= rd_ptr_gray_next;\n        output_axis_tvalid_reg <= output_axis_tvalid_next;\n    end\n\n    if (read) begin\n        {output_axis_tlast_reg, output_axis_tdata_reg} <= mem[rd_ptr_reg[ADDR_WIDTH-1:0]];\n    end\nend\n\nendmodule\n"], ["verilog-ethernet/rtl/axis_fifo_64.v@137:156", "            output_axis_tvalid_next = 1'b0;\n        end\n    end\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        rd_ptr_reg <= {ADDR_WIDTH+1{1'b0}};\n        output_axis_tvalid_reg <= 1'b0;\n    end else begin\n        rd_ptr_reg <= rd_ptr_next;\n        output_axis_tvalid_reg <= output_axis_tvalid_next;\n    end\n\n    if (read) begin\n        {output_axis_tlast_reg, output_axis_tuser_reg, output_axis_tkeep_reg, output_axis_tdata_reg} <= mem[rd_ptr_reg[ADDR_WIDTH-1:0]];\n    end\nend\n\nendmodule\n"], ["verilog-ethernet/rtl/axis_async_fifo_64.v@208:229", "            output_axis_tvalid_next = 1'b0;\n        end\n    end\nend\n\nalways @(posedge output_clk) begin\n    if (output_rst_sync3_reg) begin\n        rd_ptr_reg <= {ADDR_WIDTH+1{1'b0}};\n        rd_ptr_gray_reg <= {ADDR_WIDTH+1{1'b0}};\n        output_axis_tvalid_reg <= 1'b0;\n    end else begin\n        rd_ptr_reg <= rd_ptr_next;\n        rd_ptr_gray_reg <= rd_ptr_gray_next;\n        output_axis_tvalid_reg <= output_axis_tvalid_next;\n    end\n\n    if (read) begin\n        {output_axis_tlast_reg, output_axis_tuser_reg, output_axis_tkeep_reg, output_axis_tdata_reg} <= mem[rd_ptr_reg[ADDR_WIDTH-1:0]];\n    end\nend\n\nendmodule\n"]], "Diff Content": {"Delete": [[339, "        {output_axis_tlast_reg, output_axis_tkeep_reg, output_axis_tdata_reg} <= mem[rd_ptr_reg[ADDR_WIDTH-1:0]];\n"]], "Add": [[339, "        mem_read_data_reg <= mem[rd_ptr_reg[ADDR_WIDTH-1:0]];\n"]]}}