

================================================================
== Vivado HLS Report for 'QIO_accel'
================================================================
* Date:           Thu Jan 28 19:42:45 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        QIO
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.621 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-------------+-------------+-------------+-------------+-------------+-------------+---------+
    |      Latency (cycles)     |     Latency (absolute)    |          Interval         | Pipeline|
    |     min     |     max     |     min     |     max     |     min     |     max     |   Type  |
    +-------------+-------------+-------------+-------------+-------------+-------------+---------+
    |  59222166573|  59222166573| 592.222 sec | 592.222 sec |  59222166573|  59222166573|   none  |
    +-------------+-------------+-------------+-------------+-------------+-------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- axis2type_loop1                  |      256|      256|         1|          1|          1|    256|    yes   |
        |- axis2type_loop2_axis2type_loop3  |    65536|    65536|         1|          1|          1|  65536|    yes   |
        |- type2axis_loop1                  |      257|      257|         3|          1|          1|    256|    yes   |
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 1, States = { 4 }
  Pipeline-2 : II = 1, D = 3, States = { 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 4 
5 --> 6 
6 --> 7 
7 --> 10 8 
8 --> 9 
9 --> 7 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_data_V), !map !105"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_last_V), !map !111"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_data_V), !map !115"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_last_V), !map !121"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %seed), !map !125"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @QIO_accel_str) nounwind"   --->   Operation 16 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%init_val = alloca [256 x i32], align 16" [QIO/QIO_accel.cpp:71]   --->   Operation 17 'alloca' 'init_val' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%final_val = alloca [256 x i32], align 16"   --->   Operation 18 'alloca' 'final_val' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%coef_list_0 = alloca [16384 x float], align 4" [QIO/QIO_accel.cpp:73]   --->   Operation 19 'alloca' 'coef_list_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%coef_list_1 = alloca [16384 x float], align 4" [QIO/QIO_accel.cpp:73]   --->   Operation 20 'alloca' 'coef_list_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%coef_list_2 = alloca [16384 x float], align 4" [QIO/QIO_accel.cpp:73]   --->   Operation 21 'alloca' 'coef_list_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%coef_list_3 = alloca [16384 x float], align 4" [QIO/QIO_accel.cpp:73]   --->   Operation 22 'alloca' 'coef_list_3' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_data_V, i1* %input_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [QIO/QIO_accel.cpp:71]   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %output_data_V, i1* %output_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [QIO/QIO_accel.cpp:71]   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [QIO/QIO_accel.cpp:71]   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %seed, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [QIO/QIO_accel.cpp:71]   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.76ns)   --->   "br label %1" [QIO/QIO.h:48->QIO/QIO_accel.cpp:75]   --->   Operation 27 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i_0_i = phi i9 [ 0, %0 ], [ %i, %axis2type_loop1 ]"   --->   Operation 28 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.66ns)   --->   "%icmp_ln48 = icmp eq i9 %i_0_i, -256" [QIO/QIO.h:48->QIO/QIO_accel.cpp:75]   --->   Operation 29 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.82ns)   --->   "%i = add i9 %i_0_i, 1" [QIO/QIO.h:48->QIO/QIO_accel.cpp:75]   --->   Operation 31 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln48, label %.preheader.i.preheader.preheader, label %axis2type_loop1" [QIO/QIO.h:48->QIO/QIO_accel.cpp:75]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str11) nounwind" [QIO/QIO.h:48->QIO/QIO_accel.cpp:75]   --->   Operation 33 'specloopname' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str11)" [QIO/QIO.h:48->QIO/QIO_accel.cpp:75]   --->   Operation 34 'specregionbegin' 'tmp' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [QIO/QIO.h:49->QIO/QIO_accel.cpp:75]   --->   Operation 35 'specpipeline' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i9 %i_0_i to i64" [QIO/QIO.h:50->QIO/QIO_accel.cpp:75]   --->   Operation 36 'zext' 'zext_ln50' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty_47 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %input_data_V, i1* %input_last_V)" [QIO/QIO_accel.cpp:70]   --->   Operation 37 'read' 'empty_47' <Predicate = (!icmp_ln48)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%input_data_V_val = extractvalue { i32, i1 } %empty_47, 0" [QIO/QIO_accel.cpp:70]   --->   Operation 38 'extractvalue' 'input_data_V_val' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%init_val_addr = getelementptr inbounds [256 x i32]* %init_val, i64 0, i64 %zext_ln50" [QIO/QIO.h:51->QIO/QIO_accel.cpp:75]   --->   Operation 39 'getelementptr' 'init_val_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (3.25ns)   --->   "store i32 %input_data_V_val, i32* %init_val_addr, align 4" [QIO/QIO.h:51->QIO/QIO_accel.cpp:75]   --->   Operation 40 'store' <Predicate = (!icmp_ln48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str11, i32 %tmp)" [QIO/QIO.h:52->QIO/QIO_accel.cpp:75]   --->   Operation 41 'specregionend' 'empty_48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br label %1" [QIO/QIO.h:48->QIO/QIO_accel.cpp:75]   --->   Operation 42 'br' <Predicate = (!icmp_ln48)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 43 [1/1] (1.76ns)   --->   "br label %.preheader.i.preheader" [QIO/QIO.h:54->QIO/QIO_accel.cpp:75]   --->   Operation 43 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 7.85>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i17 [ %add_ln54, %axis2type_loop3_end ], [ 0, %.preheader.i.preheader.preheader ]" [QIO/QIO.h:54->QIO/QIO_accel.cpp:75]   --->   Operation 44 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%i1_0_i = phi i9 [ %select_ln60_1, %axis2type_loop3_end ], [ 0, %.preheader.i.preheader.preheader ]" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 45 'phi' 'i1_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%j_0_i = phi i9 [ %j, %axis2type_loop3_end ], [ 0, %.preheader.i.preheader.preheader ]"   --->   Operation 46 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (2.43ns)   --->   "%icmp_ln54 = icmp eq i17 %indvar_flatten, -65536" [QIO/QIO.h:54->QIO/QIO_accel.cpp:75]   --->   Operation 47 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (2.10ns)   --->   "%add_ln54 = add i17 %indvar_flatten, 1" [QIO/QIO.h:54->QIO/QIO_accel.cpp:75]   --->   Operation 48 'add' 'add_ln54' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54, label %"axis2type<int>.exit", label %axis2type_loop3_begin" [QIO/QIO.h:54->QIO/QIO_accel.cpp:75]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.82ns)   --->   "%i_4 = add i9 1, %i1_0_i" [QIO/QIO.h:54->QIO/QIO_accel.cpp:75]   --->   Operation 50 'add' 'i_4' <Predicate = (!icmp_ln54)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @axis2type_loop2_axis)"   --->   Operation 51 'specloopname' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 65536, i64 65536, i64 65536)"   --->   Operation 52 'speclooptripcount' 'empty_50' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.66ns)   --->   "%icmp_ln56 = icmp eq i9 %j_0_i, -256" [QIO/QIO.h:56->QIO/QIO_accel.cpp:75]   --->   Operation 53 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln54)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.96ns)   --->   "%select_ln60 = select i1 %icmp_ln56, i9 0, i9 %j_0_i" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 54 'select' 'select_ln60' <Predicate = (!icmp_ln54)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.96ns)   --->   "%select_ln60_1 = select i1 %icmp_ln56, i9 %i_4, i9 %i1_0_i" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 55 'select' 'select_ln60_1' <Predicate = (!icmp_ln54)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln60_1_mid2 = call i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9 %select_ln60_1, i32 6, i32 8)" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 56 'partselect' 'trunc_ln60_1_mid2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i9 %select_ln60_1 to i6" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 57 'trunc' 'trunc_ln60' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_36 = call i14 @_ssdm_op_BitConcatenate.i14.i6.i8(i6 %trunc_ln60, i8 0)" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 58 'bitconcatenate' 'tmp_36' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i14 %tmp_36 to i15" [QIO/QIO.h:56->QIO/QIO_accel.cpp:75]   --->   Operation 59 'zext' 'zext_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str13) nounwind" [QIO/QIO.h:56->QIO/QIO_accel.cpp:75]   --->   Operation 60 'specloopname' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str13)" [QIO/QIO.h:56->QIO/QIO_accel.cpp:75]   --->   Operation 61 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [QIO/QIO.h:57->QIO/QIO_accel.cpp:75]   --->   Operation 62 'specpipeline' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%empty_51 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %input_data_V, i1* %input_last_V)" [QIO/QIO_accel.cpp:70]   --->   Operation 63 'read' 'empty_51' <Predicate = (!icmp_ln54)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%input_data_V_val4 = extractvalue { i32, i1 } %empty_51, 0" [QIO/QIO_accel.cpp:70]   --->   Operation 64 'extractvalue' 'input_data_V_val4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%bitcast_ln60 = bitcast i32 %input_data_V_val4 to float" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 65 'bitcast' 'bitcast_ln60' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i9 %select_ln60 to i15" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 66 'zext' 'zext_ln60' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (1.81ns)   --->   "%add_ln60 = add i15 %zext_ln56, %zext_ln60" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 67 'add' 'add_ln60' <Predicate = (!icmp_ln54)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i15 %add_ln60 to i64" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 68 'zext' 'zext_ln60_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%coef_list_0_addr = getelementptr [16384 x float]* %coef_list_0, i64 0, i64 %zext_ln60_1" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 69 'getelementptr' 'coef_list_0_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%coef_list_1_addr = getelementptr [16384 x float]* %coef_list_1, i64 0, i64 %zext_ln60_1" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 70 'getelementptr' 'coef_list_1_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%coef_list_2_addr = getelementptr [16384 x float]* %coef_list_2, i64 0, i64 %zext_ln60_1" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 71 'getelementptr' 'coef_list_2_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%coef_list_3_addr = getelementptr [16384 x float]* %coef_list_3, i64 0, i64 %zext_ln60_1" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 72 'getelementptr' 'coef_list_3_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.30ns)   --->   "switch i3 %trunc_ln60_1_mid2, label %branch3 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
  ]" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 73 'switch' <Predicate = (!icmp_ln54)> <Delay = 1.30>
ST_4 : Operation 74 [1/1] (3.25ns)   --->   "store float %bitcast_ln60, float* %coef_list_2_addr, align 4" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 74 'store' <Predicate = (!icmp_ln54 & trunc_ln60_1_mid2 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "br label %axis2type_loop3_end" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 75 'br' <Predicate = (!icmp_ln54 & trunc_ln60_1_mid2 == 2)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (3.25ns)   --->   "store float %bitcast_ln60, float* %coef_list_1_addr, align 4" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 76 'store' <Predicate = (!icmp_ln54 & trunc_ln60_1_mid2 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "br label %axis2type_loop3_end" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 77 'br' <Predicate = (!icmp_ln54 & trunc_ln60_1_mid2 == 1)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (3.25ns)   --->   "store float %bitcast_ln60, float* %coef_list_0_addr, align 4" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 78 'store' <Predicate = (!icmp_ln54 & trunc_ln60_1_mid2 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "br label %axis2type_loop3_end" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 79 'br' <Predicate = (!icmp_ln54 & trunc_ln60_1_mid2 == 0)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (3.25ns)   --->   "store float %bitcast_ln60, float* %coef_list_3_addr, align 4" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 80 'store' <Predicate = (!icmp_ln54 & trunc_ln60_1_mid2 != 0 & trunc_ln60_1_mid2 != 1 & trunc_ln60_1_mid2 != 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "br label %axis2type_loop3_end" [QIO/QIO.h:60->QIO/QIO_accel.cpp:75]   --->   Operation 81 'br' <Predicate = (!icmp_ln54 & trunc_ln60_1_mid2 != 0 & trunc_ln60_1_mid2 != 1 & trunc_ln60_1_mid2 != 2)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str13, i32 %tmp_s)" [QIO/QIO.h:61->QIO/QIO_accel.cpp:75]   --->   Operation 82 'specregionend' 'empty_49' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (1.82ns)   --->   "%j = add i9 %select_ln60, 1" [QIO/QIO.h:56->QIO/QIO_accel.cpp:75]   --->   Operation 83 'add' 'j' <Predicate = (!icmp_ln54)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "br label %.preheader.i.preheader"   --->   Operation 84 'br' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.00>
ST_5 : Operation 85 [1/1] (1.00ns)   --->   "%seed_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %seed)" [QIO/QIO_accel.cpp:76]   --->   Operation 85 'read' 'seed_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 86 [2/2] (0.00ns)   --->   "call fastcc void @"QIO_accel_hw<int>"([256 x i32]* %init_val, [16384 x float]* %coef_list_0, [16384 x float]* %coef_list_1, [16384 x float]* %coef_list_2, [16384 x float]* %coef_list_3, i32 %seed_read, [256 x i32]* %final_val)" [QIO/QIO_accel.cpp:76]   --->   Operation 86 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.76>
ST_6 : Operation 87 [1/2] (0.00ns)   --->   "call fastcc void @"QIO_accel_hw<int>"([256 x i32]* %init_val, [16384 x float]* %coef_list_0, [16384 x float]* %coef_list_1, [16384 x float]* %coef_list_2, [16384 x float]* %coef_list_3, i32 %seed_read, [256 x i32]* %final_val)" [QIO/QIO_accel.cpp:76]   --->   Operation 87 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 88 [1/1] (1.76ns)   --->   "br label %2" [QIO/QIO.h:72->QIO/QIO_accel.cpp:77]   --->   Operation 88 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%i_0_i1 = phi i9 [ 0, %"axis2type<int>.exit" ], [ %i_5, %type2axis_loop1 ]"   --->   Operation 89 'phi' 'i_0_i1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (1.66ns)   --->   "%icmp_ln72 = icmp eq i9 %i_0_i1, -256" [QIO/QIO.h:72->QIO/QIO_accel.cpp:77]   --->   Operation 90 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 91 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (1.82ns)   --->   "%i_5 = add i9 %i_0_i1, 1" [QIO/QIO.h:72->QIO/QIO_accel.cpp:77]   --->   Operation 92 'add' 'i_5' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %icmp_ln72, label %"type2axis<int>.exit", label %type2axis_loop1" [QIO/QIO.h:72->QIO/QIO_accel.cpp:77]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (1.66ns)   --->   "%icmp_ln75 = icmp eq i9 %i_0_i1, 255" [QIO/QIO.h:75->QIO/QIO_accel.cpp:77]   --->   Operation 94 'icmp' 'icmp_ln75' <Predicate = (!icmp_ln72)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i9 %i_0_i1 to i64" [QIO/QIO.h:78->QIO/QIO_accel.cpp:77]   --->   Operation 95 'zext' 'zext_ln78' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%final_val_addr = getelementptr inbounds [256 x i32]* %final_val, i64 0, i64 %zext_ln78" [QIO/QIO.h:79->QIO/QIO_accel.cpp:77]   --->   Operation 96 'getelementptr' 'final_val_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_7 : Operation 97 [2/2] (3.25ns)   --->   "%final_val_load = load i32* %final_val_addr, align 4" [QIO/QIO.h:79->QIO/QIO_accel.cpp:77]   --->   Operation 97 'load' 'final_val_load' <Predicate = (!icmp_ln72)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 98 [1/2] (3.25ns)   --->   "%final_val_load = load i32* %final_val_addr, align 4" [QIO/QIO.h:79->QIO/QIO_accel.cpp:77]   --->   Operation 98 'load' 'final_val_load' <Predicate = (!icmp_ln72)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_8 : Operation 99 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %output_data_V, i1* %output_last_V, i32 %final_val_load, i1 %icmp_ln75)" [QIO/QIO_accel.cpp:70]   --->   Operation 99 'write' <Predicate = (!icmp_ln72)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str5) nounwind" [QIO/QIO.h:72->QIO/QIO_accel.cpp:77]   --->   Operation 100 'specloopname' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str5)" [QIO/QIO.h:72->QIO/QIO_accel.cpp:77]   --->   Operation 101 'specregionbegin' 'tmp_24' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [QIO/QIO.h:73->QIO/QIO_accel.cpp:77]   --->   Operation 102 'specpipeline' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_9 : Operation 103 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %output_data_V, i1* %output_last_V, i32 %final_val_load, i1 %icmp_ln75)" [QIO/QIO_accel.cpp:70]   --->   Operation 103 'write' <Predicate = (!icmp_ln72)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str5, i32 %tmp_24)" [QIO/QIO.h:81->QIO/QIO_accel.cpp:77]   --->   Operation 104 'specregionend' 'empty_53' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "br label %2" [QIO/QIO.h:72->QIO/QIO_accel.cpp:77]   --->   Operation 105 'br' <Predicate = (!icmp_ln72)> <Delay = 0.00>

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "ret void" [QIO/QIO_accel.cpp:78]   --->   Operation 106 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', QIO/QIO.h:48->QIO/QIO_accel.cpp:75) [28]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', QIO/QIO.h:48->QIO/QIO_accel.cpp:75) [28]  (0 ns)
	'getelementptr' operation ('init_val_addr', QIO/QIO.h:51->QIO/QIO_accel.cpp:75) [40]  (0 ns)
	'store' operation ('store_ln51', QIO/QIO.h:51->QIO/QIO_accel.cpp:75) of variable 'input_data_V_val', QIO/QIO_accel.cpp:70 on array 'init_val', QIO/QIO_accel.cpp:71 [41]  (3.25 ns)

 <State 3>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', QIO/QIO.h:54->QIO/QIO_accel.cpp:75) with incoming values : ('add_ln54', QIO/QIO.h:54->QIO/QIO_accel.cpp:75) [47]  (1.77 ns)

 <State 4>: 7.86ns
The critical path consists of the following:
	'phi' operation ('i1_0_i', QIO/QIO.h:60->QIO/QIO_accel.cpp:75) with incoming values : ('select_ln60_1', QIO/QIO.h:60->QIO/QIO_accel.cpp:75) [48]  (0 ns)
	'add' operation ('i', QIO/QIO.h:54->QIO/QIO_accel.cpp:75) [54]  (1.82 ns)
	'select' operation ('select_ln60_1', QIO/QIO.h:60->QIO/QIO_accel.cpp:75) [59]  (0.968 ns)
	'add' operation ('add_ln60', QIO/QIO.h:60->QIO/QIO_accel.cpp:75) [71]  (1.81 ns)
	'getelementptr' operation ('coef_list_2_addr', QIO/QIO.h:60->QIO/QIO_accel.cpp:75) [75]  (0 ns)
	'store' operation ('store_ln60', QIO/QIO.h:60->QIO/QIO_accel.cpp:75) of variable 'bitcast_ln60', QIO/QIO.h:60->QIO/QIO_accel.cpp:75 on array 'coef_list[2]', QIO/QIO_accel.cpp:73 [79]  (3.25 ns)

 <State 5>: 1ns
The critical path consists of the following:
	s_axi read on port 'seed' (QIO/QIO_accel.cpp:76) [95]  (1 ns)

 <State 6>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', QIO/QIO.h:72->QIO/QIO_accel.cpp:77) [99]  (1.77 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', QIO/QIO.h:72->QIO/QIO_accel.cpp:77) [99]  (0 ns)
	'getelementptr' operation ('final_val_addr', QIO/QIO.h:79->QIO/QIO_accel.cpp:77) [110]  (0 ns)
	'load' operation ('val', QIO/QIO.h:79->QIO/QIO_accel.cpp:77) on array 'final_val' [111]  (3.25 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'load' operation ('val', QIO/QIO.h:79->QIO/QIO_accel.cpp:77) on array 'final_val' [111]  (3.25 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
