
Sound.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003894  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000024c  08003a24  08003a24  00013a24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003c70  08003c70  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003c70  08003c70  00013c70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003c78  08003c78  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003c78  08003c78  00013c78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003c7c  08003c7c  00013c7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003c80  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000100  20000070  08003cf0  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000170  08003cf0  00020170  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a52c  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001c14  00000000  00000000  0002a5cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000840  00000000  00000000  0002c1e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000720  00000000  00000000  0002ca20  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00020fda  00000000  00000000  0002d140  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000082a0  00000000  00000000  0004e11a  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c6a45  00000000  00000000  000563ba  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      000000f9  00000000  00000000  0011cdff  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002238  00000000  00000000  0011cef8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003a0c 	.word	0x08003a0c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08003a0c 	.word	0x08003a0c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000284:	f000 b972 	b.w	800056c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	4688      	mov	r8, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14b      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4615      	mov	r5, r2
 80002b2:	d967      	bls.n	8000384 <__udivmoddi4+0xe4>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0720 	rsb	r7, r2, #32
 80002be:	fa01 f302 	lsl.w	r3, r1, r2
 80002c2:	fa20 f707 	lsr.w	r7, r0, r7
 80002c6:	4095      	lsls	r5, r2
 80002c8:	ea47 0803 	orr.w	r8, r7, r3
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002d8:	fa1f fc85 	uxth.w	ip, r5
 80002dc:	fb0e 8817 	mls	r8, lr, r7, r8
 80002e0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e4:	fb07 f10c 	mul.w	r1, r7, ip
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18eb      	adds	r3, r5, r3
 80002ee:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 80002f2:	f080 811b 	bcs.w	800052c <__udivmoddi4+0x28c>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8118 	bls.w	800052c <__udivmoddi4+0x28c>
 80002fc:	3f02      	subs	r7, #2
 80002fe:	442b      	add	r3, r5
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0fe 	udiv	r0, r3, lr
 8000308:	fb0e 3310 	mls	r3, lr, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fc0c 	mul.w	ip, r0, ip
 8000314:	45a4      	cmp	ip, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	192c      	adds	r4, r5, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800031e:	f080 8107 	bcs.w	8000530 <__udivmoddi4+0x290>
 8000322:	45a4      	cmp	ip, r4
 8000324:	f240 8104 	bls.w	8000530 <__udivmoddi4+0x290>
 8000328:	3802      	subs	r0, #2
 800032a:	442c      	add	r4, r5
 800032c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000330:	eba4 040c 	sub.w	r4, r4, ip
 8000334:	2700      	movs	r7, #0
 8000336:	b11e      	cbz	r6, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c6 4300 	strd	r4, r3, [r6]
 8000340:	4639      	mov	r1, r7
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0xbe>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80eb 	beq.w	8000526 <__udivmoddi4+0x286>
 8000350:	2700      	movs	r7, #0
 8000352:	e9c6 0100 	strd	r0, r1, [r6]
 8000356:	4638      	mov	r0, r7
 8000358:	4639      	mov	r1, r7
 800035a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035e:	fab3 f783 	clz	r7, r3
 8000362:	2f00      	cmp	r7, #0
 8000364:	d147      	bne.n	80003f6 <__udivmoddi4+0x156>
 8000366:	428b      	cmp	r3, r1
 8000368:	d302      	bcc.n	8000370 <__udivmoddi4+0xd0>
 800036a:	4282      	cmp	r2, r0
 800036c:	f200 80fa 	bhi.w	8000564 <__udivmoddi4+0x2c4>
 8000370:	1a84      	subs	r4, r0, r2
 8000372:	eb61 0303 	sbc.w	r3, r1, r3
 8000376:	2001      	movs	r0, #1
 8000378:	4698      	mov	r8, r3
 800037a:	2e00      	cmp	r6, #0
 800037c:	d0e0      	beq.n	8000340 <__udivmoddi4+0xa0>
 800037e:	e9c6 4800 	strd	r4, r8, [r6]
 8000382:	e7dd      	b.n	8000340 <__udivmoddi4+0xa0>
 8000384:	b902      	cbnz	r2, 8000388 <__udivmoddi4+0xe8>
 8000386:	deff      	udf	#255	; 0xff
 8000388:	fab2 f282 	clz	r2, r2
 800038c:	2a00      	cmp	r2, #0
 800038e:	f040 808f 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000392:	1b49      	subs	r1, r1, r5
 8000394:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000398:	fa1f f885 	uxth.w	r8, r5
 800039c:	2701      	movs	r7, #1
 800039e:	fbb1 fcfe 	udiv	ip, r1, lr
 80003a2:	0c23      	lsrs	r3, r4, #16
 80003a4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ac:	fb08 f10c 	mul.w	r1, r8, ip
 80003b0:	4299      	cmp	r1, r3
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b4:	18eb      	adds	r3, r5, r3
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4299      	cmp	r1, r3
 80003be:	f200 80cd 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1a59      	subs	r1, r3, r1
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003d0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x14c>
 80003dc:	192c      	adds	r4, r5, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x14a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80b6 	bhi.w	8000556 <__udivmoddi4+0x2b6>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e79f      	b.n	8000336 <__udivmoddi4+0x96>
 80003f6:	f1c7 0c20 	rsb	ip, r7, #32
 80003fa:	40bb      	lsls	r3, r7
 80003fc:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000400:	ea4e 0e03 	orr.w	lr, lr, r3
 8000404:	fa01 f407 	lsl.w	r4, r1, r7
 8000408:	fa20 f50c 	lsr.w	r5, r0, ip
 800040c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000410:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000414:	4325      	orrs	r5, r4
 8000416:	fbb3 f9f8 	udiv	r9, r3, r8
 800041a:	0c2c      	lsrs	r4, r5, #16
 800041c:	fb08 3319 	mls	r3, r8, r9, r3
 8000420:	fa1f fa8e 	uxth.w	sl, lr
 8000424:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000428:	fb09 f40a 	mul.w	r4, r9, sl
 800042c:	429c      	cmp	r4, r3
 800042e:	fa02 f207 	lsl.w	r2, r2, r7
 8000432:	fa00 f107 	lsl.w	r1, r0, r7
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1e 0303 	adds.w	r3, lr, r3
 800043c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000440:	f080 8087 	bcs.w	8000552 <__udivmoddi4+0x2b2>
 8000444:	429c      	cmp	r4, r3
 8000446:	f240 8084 	bls.w	8000552 <__udivmoddi4+0x2b2>
 800044a:	f1a9 0902 	sub.w	r9, r9, #2
 800044e:	4473      	add	r3, lr
 8000450:	1b1b      	subs	r3, r3, r4
 8000452:	b2ad      	uxth	r5, r5
 8000454:	fbb3 f0f8 	udiv	r0, r3, r8
 8000458:	fb08 3310 	mls	r3, r8, r0, r3
 800045c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000460:	fb00 fa0a 	mul.w	sl, r0, sl
 8000464:	45a2      	cmp	sl, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1e 0404 	adds.w	r4, lr, r4
 800046c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000470:	d26b      	bcs.n	800054a <__udivmoddi4+0x2aa>
 8000472:	45a2      	cmp	sl, r4
 8000474:	d969      	bls.n	800054a <__udivmoddi4+0x2aa>
 8000476:	3802      	subs	r0, #2
 8000478:	4474      	add	r4, lr
 800047a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800047e:	fba0 8902 	umull	r8, r9, r0, r2
 8000482:	eba4 040a 	sub.w	r4, r4, sl
 8000486:	454c      	cmp	r4, r9
 8000488:	46c2      	mov	sl, r8
 800048a:	464b      	mov	r3, r9
 800048c:	d354      	bcc.n	8000538 <__udivmoddi4+0x298>
 800048e:	d051      	beq.n	8000534 <__udivmoddi4+0x294>
 8000490:	2e00      	cmp	r6, #0
 8000492:	d069      	beq.n	8000568 <__udivmoddi4+0x2c8>
 8000494:	ebb1 050a 	subs.w	r5, r1, sl
 8000498:	eb64 0403 	sbc.w	r4, r4, r3
 800049c:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004a0:	40fd      	lsrs	r5, r7
 80004a2:	40fc      	lsrs	r4, r7
 80004a4:	ea4c 0505 	orr.w	r5, ip, r5
 80004a8:	e9c6 5400 	strd	r5, r4, [r6]
 80004ac:	2700      	movs	r7, #0
 80004ae:	e747      	b.n	8000340 <__udivmoddi4+0xa0>
 80004b0:	f1c2 0320 	rsb	r3, r2, #32
 80004b4:	fa20 f703 	lsr.w	r7, r0, r3
 80004b8:	4095      	lsls	r5, r2
 80004ba:	fa01 f002 	lsl.w	r0, r1, r2
 80004be:	fa21 f303 	lsr.w	r3, r1, r3
 80004c2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004c6:	4338      	orrs	r0, r7
 80004c8:	0c01      	lsrs	r1, r0, #16
 80004ca:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ce:	fa1f f885 	uxth.w	r8, r5
 80004d2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004d6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004da:	fb07 f308 	mul.w	r3, r7, r8
 80004de:	428b      	cmp	r3, r1
 80004e0:	fa04 f402 	lsl.w	r4, r4, r2
 80004e4:	d907      	bls.n	80004f6 <__udivmoddi4+0x256>
 80004e6:	1869      	adds	r1, r5, r1
 80004e8:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 80004ec:	d22f      	bcs.n	800054e <__udivmoddi4+0x2ae>
 80004ee:	428b      	cmp	r3, r1
 80004f0:	d92d      	bls.n	800054e <__udivmoddi4+0x2ae>
 80004f2:	3f02      	subs	r7, #2
 80004f4:	4429      	add	r1, r5
 80004f6:	1acb      	subs	r3, r1, r3
 80004f8:	b281      	uxth	r1, r0
 80004fa:	fbb3 f0fe 	udiv	r0, r3, lr
 80004fe:	fb0e 3310 	mls	r3, lr, r0, r3
 8000502:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000506:	fb00 f308 	mul.w	r3, r0, r8
 800050a:	428b      	cmp	r3, r1
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x27e>
 800050e:	1869      	adds	r1, r5, r1
 8000510:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000514:	d217      	bcs.n	8000546 <__udivmoddi4+0x2a6>
 8000516:	428b      	cmp	r3, r1
 8000518:	d915      	bls.n	8000546 <__udivmoddi4+0x2a6>
 800051a:	3802      	subs	r0, #2
 800051c:	4429      	add	r1, r5
 800051e:	1ac9      	subs	r1, r1, r3
 8000520:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000524:	e73b      	b.n	800039e <__udivmoddi4+0xfe>
 8000526:	4637      	mov	r7, r6
 8000528:	4630      	mov	r0, r6
 800052a:	e709      	b.n	8000340 <__udivmoddi4+0xa0>
 800052c:	4607      	mov	r7, r0
 800052e:	e6e7      	b.n	8000300 <__udivmoddi4+0x60>
 8000530:	4618      	mov	r0, r3
 8000532:	e6fb      	b.n	800032c <__udivmoddi4+0x8c>
 8000534:	4541      	cmp	r1, r8
 8000536:	d2ab      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 8000538:	ebb8 0a02 	subs.w	sl, r8, r2
 800053c:	eb69 020e 	sbc.w	r2, r9, lr
 8000540:	3801      	subs	r0, #1
 8000542:	4613      	mov	r3, r2
 8000544:	e7a4      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000546:	4660      	mov	r0, ip
 8000548:	e7e9      	b.n	800051e <__udivmoddi4+0x27e>
 800054a:	4618      	mov	r0, r3
 800054c:	e795      	b.n	800047a <__udivmoddi4+0x1da>
 800054e:	4667      	mov	r7, ip
 8000550:	e7d1      	b.n	80004f6 <__udivmoddi4+0x256>
 8000552:	4681      	mov	r9, r0
 8000554:	e77c      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000556:	3802      	subs	r0, #2
 8000558:	442c      	add	r4, r5
 800055a:	e747      	b.n	80003ec <__udivmoddi4+0x14c>
 800055c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000560:	442b      	add	r3, r5
 8000562:	e72f      	b.n	80003c4 <__udivmoddi4+0x124>
 8000564:	4638      	mov	r0, r7
 8000566:	e708      	b.n	800037a <__udivmoddi4+0xda>
 8000568:	4637      	mov	r7, r6
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0xa0>

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000574:	4b0e      	ldr	r3, [pc, #56]	; (80005b0 <HAL_Init+0x40>)
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	4a0d      	ldr	r2, [pc, #52]	; (80005b0 <HAL_Init+0x40>)
 800057a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800057e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000580:	4b0b      	ldr	r3, [pc, #44]	; (80005b0 <HAL_Init+0x40>)
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	4a0a      	ldr	r2, [pc, #40]	; (80005b0 <HAL_Init+0x40>)
 8000586:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800058a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800058c:	4b08      	ldr	r3, [pc, #32]	; (80005b0 <HAL_Init+0x40>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	4a07      	ldr	r2, [pc, #28]	; (80005b0 <HAL_Init+0x40>)
 8000592:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000596:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000598:	2003      	movs	r0, #3
 800059a:	f000 fc65 	bl	8000e68 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800059e:	2000      	movs	r0, #0
 80005a0:	f000 f808 	bl	80005b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005a4:	f002 f87e 	bl	80026a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80005a8:	2300      	movs	r3, #0
}
 80005aa:	4618      	mov	r0, r3
 80005ac:	bd80      	pop	{r7, pc}
 80005ae:	bf00      	nop
 80005b0:	40023c00 	.word	0x40023c00

080005b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b082      	sub	sp, #8
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005bc:	4b12      	ldr	r3, [pc, #72]	; (8000608 <HAL_InitTick+0x54>)
 80005be:	681a      	ldr	r2, [r3, #0]
 80005c0:	4b12      	ldr	r3, [pc, #72]	; (800060c <HAL_InitTick+0x58>)
 80005c2:	781b      	ldrb	r3, [r3, #0]
 80005c4:	4619      	mov	r1, r3
 80005c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80005ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80005d2:	4618      	mov	r0, r3
 80005d4:	f000 fc6f 	bl	8000eb6 <HAL_SYSTICK_Config>
 80005d8:	4603      	mov	r3, r0
 80005da:	2b00      	cmp	r3, #0
 80005dc:	d001      	beq.n	80005e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80005de:	2301      	movs	r3, #1
 80005e0:	e00e      	b.n	8000600 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	2b0f      	cmp	r3, #15
 80005e6:	d80a      	bhi.n	80005fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005e8:	2200      	movs	r2, #0
 80005ea:	6879      	ldr	r1, [r7, #4]
 80005ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80005f0:	f000 fc45 	bl	8000e7e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80005f4:	4a06      	ldr	r2, [pc, #24]	; (8000610 <HAL_InitTick+0x5c>)
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80005fa:	2300      	movs	r3, #0
 80005fc:	e000      	b.n	8000600 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80005fe:	2301      	movs	r3, #1
}
 8000600:	4618      	mov	r0, r3
 8000602:	3708      	adds	r7, #8
 8000604:	46bd      	mov	sp, r7
 8000606:	bd80      	pop	{r7, pc}
 8000608:	20000008 	.word	0x20000008
 800060c:	20000004 	.word	0x20000004
 8000610:	20000000 	.word	0x20000000

08000614 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000618:	4b06      	ldr	r3, [pc, #24]	; (8000634 <HAL_IncTick+0x20>)
 800061a:	781b      	ldrb	r3, [r3, #0]
 800061c:	461a      	mov	r2, r3
 800061e:	4b06      	ldr	r3, [pc, #24]	; (8000638 <HAL_IncTick+0x24>)
 8000620:	681b      	ldr	r3, [r3, #0]
 8000622:	4413      	add	r3, r2
 8000624:	4a04      	ldr	r2, [pc, #16]	; (8000638 <HAL_IncTick+0x24>)
 8000626:	6013      	str	r3, [r2, #0]
}
 8000628:	bf00      	nop
 800062a:	46bd      	mov	sp, r7
 800062c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000630:	4770      	bx	lr
 8000632:	bf00      	nop
 8000634:	20000004 	.word	0x20000004
 8000638:	2000009c 	.word	0x2000009c

0800063c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800063c:	b480      	push	{r7}
 800063e:	af00      	add	r7, sp, #0
  return uwTick;
 8000640:	4b03      	ldr	r3, [pc, #12]	; (8000650 <HAL_GetTick+0x14>)
 8000642:	681b      	ldr	r3, [r3, #0]
}
 8000644:	4618      	mov	r0, r3
 8000646:	46bd      	mov	sp, r7
 8000648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064c:	4770      	bx	lr
 800064e:	bf00      	nop
 8000650:	2000009c 	.word	0x2000009c

08000654 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b084      	sub	sp, #16
 8000658:	af00      	add	r7, sp, #0
 800065a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800065c:	f7ff ffee 	bl	800063c <HAL_GetTick>
 8000660:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000666:	68fb      	ldr	r3, [r7, #12]
 8000668:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800066c:	d005      	beq.n	800067a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800066e:	4b09      	ldr	r3, [pc, #36]	; (8000694 <HAL_Delay+0x40>)
 8000670:	781b      	ldrb	r3, [r3, #0]
 8000672:	461a      	mov	r2, r3
 8000674:	68fb      	ldr	r3, [r7, #12]
 8000676:	4413      	add	r3, r2
 8000678:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800067a:	bf00      	nop
 800067c:	f7ff ffde 	bl	800063c <HAL_GetTick>
 8000680:	4602      	mov	r2, r0
 8000682:	68bb      	ldr	r3, [r7, #8]
 8000684:	1ad3      	subs	r3, r2, r3
 8000686:	68fa      	ldr	r2, [r7, #12]
 8000688:	429a      	cmp	r2, r3
 800068a:	d8f7      	bhi.n	800067c <HAL_Delay+0x28>
  {
  }
}
 800068c:	bf00      	nop
 800068e:	3710      	adds	r7, #16
 8000690:	46bd      	mov	sp, r7
 8000692:	bd80      	pop	{r7, pc}
 8000694:	20000004 	.word	0x20000004

08000698 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	b084      	sub	sp, #16
 800069c:	af00      	add	r7, sp, #0
 800069e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80006a0:	2300      	movs	r3, #0
 80006a2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d101      	bne.n	80006ae <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80006aa:	2301      	movs	r3, #1
 80006ac:	e033      	b.n	8000716 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d109      	bne.n	80006ca <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80006b6:	6878      	ldr	r0, [r7, #4]
 80006b8:	f001 fd3a 	bl	8002130 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	2200      	movs	r2, #0
 80006c0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	2200      	movs	r2, #0
 80006c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006ce:	f003 0310 	and.w	r3, r3, #16
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d118      	bne.n	8000708 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006da:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80006de:	f023 0302 	bic.w	r3, r3, #2
 80006e2:	f043 0202 	orr.w	r2, r3, #2
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80006ea:	6878      	ldr	r0, [r7, #4]
 80006ec:	f000 fa0e 	bl	8000b0c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	2200      	movs	r2, #0
 80006f4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006fa:	f023 0303 	bic.w	r3, r3, #3
 80006fe:	f043 0201 	orr.w	r2, r3, #1
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	641a      	str	r2, [r3, #64]	; 0x40
 8000706:	e001      	b.n	800070c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8000708:	2301      	movs	r3, #1
 800070a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	2200      	movs	r2, #0
 8000710:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8000714:	7bfb      	ldrb	r3, [r7, #15]
}
 8000716:	4618      	mov	r0, r3
 8000718:	3710      	adds	r7, #16
 800071a:	46bd      	mov	sp, r7
 800071c:	bd80      	pop	{r7, pc}
	...

08000720 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000720:	b480      	push	{r7}
 8000722:	b085      	sub	sp, #20
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8000728:	2300      	movs	r3, #0
 800072a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000732:	2b01      	cmp	r3, #1
 8000734:	d101      	bne.n	800073a <HAL_ADC_Start+0x1a>
 8000736:	2302      	movs	r3, #2
 8000738:	e0a5      	b.n	8000886 <HAL_ADC_Start+0x166>
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	2201      	movs	r2, #1
 800073e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	689b      	ldr	r3, [r3, #8]
 8000748:	f003 0301 	and.w	r3, r3, #1
 800074c:	2b01      	cmp	r3, #1
 800074e:	d018      	beq.n	8000782 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	689a      	ldr	r2, [r3, #8]
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	f042 0201 	orr.w	r2, r2, #1
 800075e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000760:	4b4c      	ldr	r3, [pc, #304]	; (8000894 <HAL_ADC_Start+0x174>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	4a4c      	ldr	r2, [pc, #304]	; (8000898 <HAL_ADC_Start+0x178>)
 8000766:	fba2 2303 	umull	r2, r3, r2, r3
 800076a:	0c9a      	lsrs	r2, r3, #18
 800076c:	4613      	mov	r3, r2
 800076e:	005b      	lsls	r3, r3, #1
 8000770:	4413      	add	r3, r2
 8000772:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8000774:	e002      	b.n	800077c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8000776:	68bb      	ldr	r3, [r7, #8]
 8000778:	3b01      	subs	r3, #1
 800077a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800077c:	68bb      	ldr	r3, [r7, #8]
 800077e:	2b00      	cmp	r3, #0
 8000780:	d1f9      	bne.n	8000776 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	681b      	ldr	r3, [r3, #0]
 8000786:	689b      	ldr	r3, [r3, #8]
 8000788:	f003 0301 	and.w	r3, r3, #1
 800078c:	2b01      	cmp	r3, #1
 800078e:	d179      	bne.n	8000884 <HAL_ADC_Start+0x164>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000794:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000798:	f023 0301 	bic.w	r3, r3, #1
 800079c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	685b      	ldr	r3, [r3, #4]
 80007aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d007      	beq.n	80007c2 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007b6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80007ba:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007c6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80007ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80007ce:	d106      	bne.n	80007de <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007d4:	f023 0206 	bic.w	r2, r3, #6
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	645a      	str	r2, [r3, #68]	; 0x44
 80007dc:	e002      	b.n	80007e4 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	2200      	movs	r2, #0
 80007e2:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	2200      	movs	r2, #0
 80007e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80007ec:	4b2b      	ldr	r3, [pc, #172]	; (800089c <HAL_ADC_Start+0x17c>)
 80007ee:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80007f8:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80007fa:	68fb      	ldr	r3, [r7, #12]
 80007fc:	685b      	ldr	r3, [r3, #4]
 80007fe:	f003 031f 	and.w	r3, r3, #31
 8000802:	2b00      	cmp	r3, #0
 8000804:	d12a      	bne.n	800085c <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	4a25      	ldr	r2, [pc, #148]	; (80008a0 <HAL_ADC_Start+0x180>)
 800080c:	4293      	cmp	r3, r2
 800080e:	d015      	beq.n	800083c <HAL_ADC_Start+0x11c>
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	4a23      	ldr	r2, [pc, #140]	; (80008a4 <HAL_ADC_Start+0x184>)
 8000816:	4293      	cmp	r3, r2
 8000818:	d105      	bne.n	8000826 <HAL_ADC_Start+0x106>
 800081a:	4b20      	ldr	r3, [pc, #128]	; (800089c <HAL_ADC_Start+0x17c>)
 800081c:	685b      	ldr	r3, [r3, #4]
 800081e:	f003 031f 	and.w	r3, r3, #31
 8000822:	2b00      	cmp	r3, #0
 8000824:	d00a      	beq.n	800083c <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	4a1f      	ldr	r2, [pc, #124]	; (80008a8 <HAL_ADC_Start+0x188>)
 800082c:	4293      	cmp	r3, r2
 800082e:	d129      	bne.n	8000884 <HAL_ADC_Start+0x164>
 8000830:	4b1a      	ldr	r3, [pc, #104]	; (800089c <HAL_ADC_Start+0x17c>)
 8000832:	685b      	ldr	r3, [r3, #4]
 8000834:	f003 031f 	and.w	r3, r3, #31
 8000838:	2b0f      	cmp	r3, #15
 800083a:	d823      	bhi.n	8000884 <HAL_ADC_Start+0x164>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	689b      	ldr	r3, [r3, #8]
 8000842:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8000846:	2b00      	cmp	r3, #0
 8000848:	d11c      	bne.n	8000884 <HAL_ADC_Start+0x164>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	689a      	ldr	r2, [r3, #8]
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8000858:	609a      	str	r2, [r3, #8]
 800085a:	e013      	b.n	8000884 <HAL_ADC_Start+0x164>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	4a0f      	ldr	r2, [pc, #60]	; (80008a0 <HAL_ADC_Start+0x180>)
 8000862:	4293      	cmp	r3, r2
 8000864:	d10e      	bne.n	8000884 <HAL_ADC_Start+0x164>
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	689b      	ldr	r3, [r3, #8]
 800086c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8000870:	2b00      	cmp	r3, #0
 8000872:	d107      	bne.n	8000884 <HAL_ADC_Start+0x164>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	689a      	ldr	r2, [r3, #8]
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8000882:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8000884:	2300      	movs	r3, #0
}
 8000886:	4618      	mov	r0, r3
 8000888:	3714      	adds	r7, #20
 800088a:	46bd      	mov	sp, r7
 800088c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000890:	4770      	bx	lr
 8000892:	bf00      	nop
 8000894:	20000008 	.word	0x20000008
 8000898:	431bde83 	.word	0x431bde83
 800089c:	40012300 	.word	0x40012300
 80008a0:	40012000 	.word	0x40012000
 80008a4:	40012100 	.word	0x40012100
 80008a8:	40012200 	.word	0x40012200

080008ac <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80008ac:	b480      	push	{r7}
 80008ae:	b083      	sub	sp, #12
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80008ba:	4618      	mov	r0, r3
 80008bc:	370c      	adds	r7, #12
 80008be:	46bd      	mov	sp, r7
 80008c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c4:	4770      	bx	lr
	...

080008c8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80008c8:	b480      	push	{r7}
 80008ca:	b085      	sub	sp, #20
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
 80008d0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80008d2:	2300      	movs	r3, #0
 80008d4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80008dc:	2b01      	cmp	r3, #1
 80008de:	d101      	bne.n	80008e4 <HAL_ADC_ConfigChannel+0x1c>
 80008e0:	2302      	movs	r3, #2
 80008e2:	e105      	b.n	8000af0 <HAL_ADC_ConfigChannel+0x228>
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	2201      	movs	r2, #1
 80008e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80008ec:	683b      	ldr	r3, [r7, #0]
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	2b09      	cmp	r3, #9
 80008f2:	d925      	bls.n	8000940 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	68d9      	ldr	r1, [r3, #12]
 80008fa:	683b      	ldr	r3, [r7, #0]
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	b29b      	uxth	r3, r3
 8000900:	461a      	mov	r2, r3
 8000902:	4613      	mov	r3, r2
 8000904:	005b      	lsls	r3, r3, #1
 8000906:	4413      	add	r3, r2
 8000908:	3b1e      	subs	r3, #30
 800090a:	2207      	movs	r2, #7
 800090c:	fa02 f303 	lsl.w	r3, r2, r3
 8000910:	43da      	mvns	r2, r3
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	400a      	ands	r2, r1
 8000918:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	68d9      	ldr	r1, [r3, #12]
 8000920:	683b      	ldr	r3, [r7, #0]
 8000922:	689a      	ldr	r2, [r3, #8]
 8000924:	683b      	ldr	r3, [r7, #0]
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	b29b      	uxth	r3, r3
 800092a:	4618      	mov	r0, r3
 800092c:	4603      	mov	r3, r0
 800092e:	005b      	lsls	r3, r3, #1
 8000930:	4403      	add	r3, r0
 8000932:	3b1e      	subs	r3, #30
 8000934:	409a      	lsls	r2, r3
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	430a      	orrs	r2, r1
 800093c:	60da      	str	r2, [r3, #12]
 800093e:	e022      	b.n	8000986 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	6919      	ldr	r1, [r3, #16]
 8000946:	683b      	ldr	r3, [r7, #0]
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	b29b      	uxth	r3, r3
 800094c:	461a      	mov	r2, r3
 800094e:	4613      	mov	r3, r2
 8000950:	005b      	lsls	r3, r3, #1
 8000952:	4413      	add	r3, r2
 8000954:	2207      	movs	r2, #7
 8000956:	fa02 f303 	lsl.w	r3, r2, r3
 800095a:	43da      	mvns	r2, r3
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	400a      	ands	r2, r1
 8000962:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	6919      	ldr	r1, [r3, #16]
 800096a:	683b      	ldr	r3, [r7, #0]
 800096c:	689a      	ldr	r2, [r3, #8]
 800096e:	683b      	ldr	r3, [r7, #0]
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	b29b      	uxth	r3, r3
 8000974:	4618      	mov	r0, r3
 8000976:	4603      	mov	r3, r0
 8000978:	005b      	lsls	r3, r3, #1
 800097a:	4403      	add	r3, r0
 800097c:	409a      	lsls	r2, r3
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	430a      	orrs	r2, r1
 8000984:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000986:	683b      	ldr	r3, [r7, #0]
 8000988:	685b      	ldr	r3, [r3, #4]
 800098a:	2b06      	cmp	r3, #6
 800098c:	d824      	bhi.n	80009d8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000994:	683b      	ldr	r3, [r7, #0]
 8000996:	685a      	ldr	r2, [r3, #4]
 8000998:	4613      	mov	r3, r2
 800099a:	009b      	lsls	r3, r3, #2
 800099c:	4413      	add	r3, r2
 800099e:	3b05      	subs	r3, #5
 80009a0:	221f      	movs	r2, #31
 80009a2:	fa02 f303 	lsl.w	r3, r2, r3
 80009a6:	43da      	mvns	r2, r3
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	400a      	ands	r2, r1
 80009ae:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80009b6:	683b      	ldr	r3, [r7, #0]
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	b29b      	uxth	r3, r3
 80009bc:	4618      	mov	r0, r3
 80009be:	683b      	ldr	r3, [r7, #0]
 80009c0:	685a      	ldr	r2, [r3, #4]
 80009c2:	4613      	mov	r3, r2
 80009c4:	009b      	lsls	r3, r3, #2
 80009c6:	4413      	add	r3, r2
 80009c8:	3b05      	subs	r3, #5
 80009ca:	fa00 f203 	lsl.w	r2, r0, r3
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	430a      	orrs	r2, r1
 80009d4:	635a      	str	r2, [r3, #52]	; 0x34
 80009d6:	e04c      	b.n	8000a72 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80009d8:	683b      	ldr	r3, [r7, #0]
 80009da:	685b      	ldr	r3, [r3, #4]
 80009dc:	2b0c      	cmp	r3, #12
 80009de:	d824      	bhi.n	8000a2a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80009e6:	683b      	ldr	r3, [r7, #0]
 80009e8:	685a      	ldr	r2, [r3, #4]
 80009ea:	4613      	mov	r3, r2
 80009ec:	009b      	lsls	r3, r3, #2
 80009ee:	4413      	add	r3, r2
 80009f0:	3b23      	subs	r3, #35	; 0x23
 80009f2:	221f      	movs	r2, #31
 80009f4:	fa02 f303 	lsl.w	r3, r2, r3
 80009f8:	43da      	mvns	r2, r3
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	400a      	ands	r2, r1
 8000a00:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000a08:	683b      	ldr	r3, [r7, #0]
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	b29b      	uxth	r3, r3
 8000a0e:	4618      	mov	r0, r3
 8000a10:	683b      	ldr	r3, [r7, #0]
 8000a12:	685a      	ldr	r2, [r3, #4]
 8000a14:	4613      	mov	r3, r2
 8000a16:	009b      	lsls	r3, r3, #2
 8000a18:	4413      	add	r3, r2
 8000a1a:	3b23      	subs	r3, #35	; 0x23
 8000a1c:	fa00 f203 	lsl.w	r2, r0, r3
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	430a      	orrs	r2, r1
 8000a26:	631a      	str	r2, [r3, #48]	; 0x30
 8000a28:	e023      	b.n	8000a72 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000a30:	683b      	ldr	r3, [r7, #0]
 8000a32:	685a      	ldr	r2, [r3, #4]
 8000a34:	4613      	mov	r3, r2
 8000a36:	009b      	lsls	r3, r3, #2
 8000a38:	4413      	add	r3, r2
 8000a3a:	3b41      	subs	r3, #65	; 0x41
 8000a3c:	221f      	movs	r2, #31
 8000a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a42:	43da      	mvns	r2, r3
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	400a      	ands	r2, r1
 8000a4a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000a52:	683b      	ldr	r3, [r7, #0]
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	b29b      	uxth	r3, r3
 8000a58:	4618      	mov	r0, r3
 8000a5a:	683b      	ldr	r3, [r7, #0]
 8000a5c:	685a      	ldr	r2, [r3, #4]
 8000a5e:	4613      	mov	r3, r2
 8000a60:	009b      	lsls	r3, r3, #2
 8000a62:	4413      	add	r3, r2
 8000a64:	3b41      	subs	r3, #65	; 0x41
 8000a66:	fa00 f203 	lsl.w	r2, r0, r3
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	430a      	orrs	r2, r1
 8000a70:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000a72:	4b22      	ldr	r3, [pc, #136]	; (8000afc <HAL_ADC_ConfigChannel+0x234>)
 8000a74:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	4a21      	ldr	r2, [pc, #132]	; (8000b00 <HAL_ADC_ConfigChannel+0x238>)
 8000a7c:	4293      	cmp	r3, r2
 8000a7e:	d109      	bne.n	8000a94 <HAL_ADC_ConfigChannel+0x1cc>
 8000a80:	683b      	ldr	r3, [r7, #0]
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	2b12      	cmp	r3, #18
 8000a86:	d105      	bne.n	8000a94 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8000a88:	68fb      	ldr	r3, [r7, #12]
 8000a8a:	685b      	ldr	r3, [r3, #4]
 8000a8c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8000a90:	68fb      	ldr	r3, [r7, #12]
 8000a92:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	4a19      	ldr	r2, [pc, #100]	; (8000b00 <HAL_ADC_ConfigChannel+0x238>)
 8000a9a:	4293      	cmp	r3, r2
 8000a9c:	d123      	bne.n	8000ae6 <HAL_ADC_ConfigChannel+0x21e>
 8000a9e:	683b      	ldr	r3, [r7, #0]
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	2b10      	cmp	r3, #16
 8000aa4:	d003      	beq.n	8000aae <HAL_ADC_ConfigChannel+0x1e6>
 8000aa6:	683b      	ldr	r3, [r7, #0]
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	2b11      	cmp	r3, #17
 8000aac:	d11b      	bne.n	8000ae6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8000aae:	68fb      	ldr	r3, [r7, #12]
 8000ab0:	685b      	ldr	r3, [r3, #4]
 8000ab2:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8000ab6:	68fb      	ldr	r3, [r7, #12]
 8000ab8:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000aba:	683b      	ldr	r3, [r7, #0]
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	2b10      	cmp	r3, #16
 8000ac0:	d111      	bne.n	8000ae6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000ac2:	4b10      	ldr	r3, [pc, #64]	; (8000b04 <HAL_ADC_ConfigChannel+0x23c>)
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	4a10      	ldr	r2, [pc, #64]	; (8000b08 <HAL_ADC_ConfigChannel+0x240>)
 8000ac8:	fba2 2303 	umull	r2, r3, r2, r3
 8000acc:	0c9a      	lsrs	r2, r3, #18
 8000ace:	4613      	mov	r3, r2
 8000ad0:	009b      	lsls	r3, r3, #2
 8000ad2:	4413      	add	r3, r2
 8000ad4:	005b      	lsls	r3, r3, #1
 8000ad6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8000ad8:	e002      	b.n	8000ae0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8000ada:	68bb      	ldr	r3, [r7, #8]
 8000adc:	3b01      	subs	r3, #1
 8000ade:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8000ae0:	68bb      	ldr	r3, [r7, #8]
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d1f9      	bne.n	8000ada <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	2200      	movs	r2, #0
 8000aea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8000aee:	2300      	movs	r3, #0
}
 8000af0:	4618      	mov	r0, r3
 8000af2:	3714      	adds	r7, #20
 8000af4:	46bd      	mov	sp, r7
 8000af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afa:	4770      	bx	lr
 8000afc:	40012300 	.word	0x40012300
 8000b00:	40012000 	.word	0x40012000
 8000b04:	20000008 	.word	0x20000008
 8000b08:	431bde83 	.word	0x431bde83

08000b0c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	b085      	sub	sp, #20
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000b14:	4b79      	ldr	r3, [pc, #484]	; (8000cfc <ADC_Init+0x1f0>)
 8000b16:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8000b18:	68fb      	ldr	r3, [r7, #12]
 8000b1a:	685b      	ldr	r3, [r3, #4]
 8000b1c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8000b20:	68fb      	ldr	r3, [r7, #12]
 8000b22:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8000b24:	68fb      	ldr	r3, [r7, #12]
 8000b26:	685a      	ldr	r2, [r3, #4]
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	685b      	ldr	r3, [r3, #4]
 8000b2c:	431a      	orrs	r2, r3
 8000b2e:	68fb      	ldr	r3, [r7, #12]
 8000b30:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	685a      	ldr	r2, [r3, #4]
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000b40:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	6859      	ldr	r1, [r3, #4]
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	691b      	ldr	r3, [r3, #16]
 8000b4c:	021a      	lsls	r2, r3, #8
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	430a      	orrs	r2, r1
 8000b54:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	685a      	ldr	r2, [r3, #4]
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8000b64:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	6859      	ldr	r1, [r3, #4]
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	689a      	ldr	r2, [r3, #8]
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	430a      	orrs	r2, r1
 8000b76:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	689a      	ldr	r2, [r3, #8]
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000b86:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	6899      	ldr	r1, [r3, #8]
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	68da      	ldr	r2, [r3, #12]
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	430a      	orrs	r2, r1
 8000b98:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b9e:	4a58      	ldr	r2, [pc, #352]	; (8000d00 <ADC_Init+0x1f4>)
 8000ba0:	4293      	cmp	r3, r2
 8000ba2:	d022      	beq.n	8000bea <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	689a      	ldr	r2, [r3, #8]
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000bb2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	6899      	ldr	r1, [r3, #8]
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	430a      	orrs	r2, r1
 8000bc4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	689a      	ldr	r2, [r3, #8]
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000bd4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	6899      	ldr	r1, [r3, #8]
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	430a      	orrs	r2, r1
 8000be6:	609a      	str	r2, [r3, #8]
 8000be8:	e00f      	b.n	8000c0a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	689a      	ldr	r2, [r3, #8]
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000bf8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	689a      	ldr	r2, [r3, #8]
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000c08:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	689a      	ldr	r2, [r3, #8]
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	f022 0202 	bic.w	r2, r2, #2
 8000c18:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	6899      	ldr	r1, [r3, #8]
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	7e1b      	ldrb	r3, [r3, #24]
 8000c24:	005a      	lsls	r2, r3, #1
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	430a      	orrs	r2, r1
 8000c2c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d01b      	beq.n	8000c70 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	685a      	ldr	r2, [r3, #4]
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000c46:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	685a      	ldr	r2, [r3, #4]
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8000c56:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	6859      	ldr	r1, [r3, #4]
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c62:	3b01      	subs	r3, #1
 8000c64:	035a      	lsls	r2, r3, #13
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	430a      	orrs	r2, r1
 8000c6c:	605a      	str	r2, [r3, #4]
 8000c6e:	e007      	b.n	8000c80 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	685a      	ldr	r2, [r3, #4]
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000c7e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8000c8e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	69db      	ldr	r3, [r3, #28]
 8000c9a:	3b01      	subs	r3, #1
 8000c9c:	051a      	lsls	r2, r3, #20
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	430a      	orrs	r2, r1
 8000ca4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	689a      	ldr	r2, [r3, #8]
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8000cb4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	6899      	ldr	r1, [r3, #8]
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000cc2:	025a      	lsls	r2, r3, #9
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	430a      	orrs	r2, r1
 8000cca:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	689a      	ldr	r2, [r3, #8]
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000cda:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	6899      	ldr	r1, [r3, #8]
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	695b      	ldr	r3, [r3, #20]
 8000ce6:	029a      	lsls	r2, r3, #10
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	430a      	orrs	r2, r1
 8000cee:	609a      	str	r2, [r3, #8]
}
 8000cf0:	bf00      	nop
 8000cf2:	3714      	adds	r7, #20
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfa:	4770      	bx	lr
 8000cfc:	40012300 	.word	0x40012300
 8000d00:	0f000001 	.word	0x0f000001

08000d04 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d04:	b480      	push	{r7}
 8000d06:	b085      	sub	sp, #20
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	f003 0307 	and.w	r3, r3, #7
 8000d12:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d14:	4b0c      	ldr	r3, [pc, #48]	; (8000d48 <__NVIC_SetPriorityGrouping+0x44>)
 8000d16:	68db      	ldr	r3, [r3, #12]
 8000d18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d1a:	68ba      	ldr	r2, [r7, #8]
 8000d1c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d20:	4013      	ands	r3, r2
 8000d22:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d28:	68bb      	ldr	r3, [r7, #8]
 8000d2a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d2c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d30:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d36:	4a04      	ldr	r2, [pc, #16]	; (8000d48 <__NVIC_SetPriorityGrouping+0x44>)
 8000d38:	68bb      	ldr	r3, [r7, #8]
 8000d3a:	60d3      	str	r3, [r2, #12]
}
 8000d3c:	bf00      	nop
 8000d3e:	3714      	adds	r7, #20
 8000d40:	46bd      	mov	sp, r7
 8000d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d46:	4770      	bx	lr
 8000d48:	e000ed00 	.word	0xe000ed00

08000d4c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d50:	4b04      	ldr	r3, [pc, #16]	; (8000d64 <__NVIC_GetPriorityGrouping+0x18>)
 8000d52:	68db      	ldr	r3, [r3, #12]
 8000d54:	0a1b      	lsrs	r3, r3, #8
 8000d56:	f003 0307 	and.w	r3, r3, #7
}
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d62:	4770      	bx	lr
 8000d64:	e000ed00 	.word	0xe000ed00

08000d68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	b083      	sub	sp, #12
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	4603      	mov	r3, r0
 8000d70:	6039      	str	r1, [r7, #0]
 8000d72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	db0a      	blt.n	8000d92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d7c:	683b      	ldr	r3, [r7, #0]
 8000d7e:	b2da      	uxtb	r2, r3
 8000d80:	490c      	ldr	r1, [pc, #48]	; (8000db4 <__NVIC_SetPriority+0x4c>)
 8000d82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d86:	0112      	lsls	r2, r2, #4
 8000d88:	b2d2      	uxtb	r2, r2
 8000d8a:	440b      	add	r3, r1
 8000d8c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d90:	e00a      	b.n	8000da8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d92:	683b      	ldr	r3, [r7, #0]
 8000d94:	b2da      	uxtb	r2, r3
 8000d96:	4908      	ldr	r1, [pc, #32]	; (8000db8 <__NVIC_SetPriority+0x50>)
 8000d98:	79fb      	ldrb	r3, [r7, #7]
 8000d9a:	f003 030f 	and.w	r3, r3, #15
 8000d9e:	3b04      	subs	r3, #4
 8000da0:	0112      	lsls	r2, r2, #4
 8000da2:	b2d2      	uxtb	r2, r2
 8000da4:	440b      	add	r3, r1
 8000da6:	761a      	strb	r2, [r3, #24]
}
 8000da8:	bf00      	nop
 8000daa:	370c      	adds	r7, #12
 8000dac:	46bd      	mov	sp, r7
 8000dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db2:	4770      	bx	lr
 8000db4:	e000e100 	.word	0xe000e100
 8000db8:	e000ed00 	.word	0xe000ed00

08000dbc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	b089      	sub	sp, #36	; 0x24
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	60f8      	str	r0, [r7, #12]
 8000dc4:	60b9      	str	r1, [r7, #8]
 8000dc6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000dc8:	68fb      	ldr	r3, [r7, #12]
 8000dca:	f003 0307 	and.w	r3, r3, #7
 8000dce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000dd0:	69fb      	ldr	r3, [r7, #28]
 8000dd2:	f1c3 0307 	rsb	r3, r3, #7
 8000dd6:	2b04      	cmp	r3, #4
 8000dd8:	bf28      	it	cs
 8000dda:	2304      	movcs	r3, #4
 8000ddc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dde:	69fb      	ldr	r3, [r7, #28]
 8000de0:	3304      	adds	r3, #4
 8000de2:	2b06      	cmp	r3, #6
 8000de4:	d902      	bls.n	8000dec <NVIC_EncodePriority+0x30>
 8000de6:	69fb      	ldr	r3, [r7, #28]
 8000de8:	3b03      	subs	r3, #3
 8000dea:	e000      	b.n	8000dee <NVIC_EncodePriority+0x32>
 8000dec:	2300      	movs	r3, #0
 8000dee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000df0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000df4:	69bb      	ldr	r3, [r7, #24]
 8000df6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dfa:	43da      	mvns	r2, r3
 8000dfc:	68bb      	ldr	r3, [r7, #8]
 8000dfe:	401a      	ands	r2, r3
 8000e00:	697b      	ldr	r3, [r7, #20]
 8000e02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e04:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000e08:	697b      	ldr	r3, [r7, #20]
 8000e0a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e0e:	43d9      	mvns	r1, r3
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e14:	4313      	orrs	r3, r2
         );
}
 8000e16:	4618      	mov	r0, r3
 8000e18:	3724      	adds	r7, #36	; 0x24
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e20:	4770      	bx	lr
	...

08000e24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b082      	sub	sp, #8
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	3b01      	subs	r3, #1
 8000e30:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e34:	d301      	bcc.n	8000e3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e36:	2301      	movs	r3, #1
 8000e38:	e00f      	b.n	8000e5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e3a:	4a0a      	ldr	r2, [pc, #40]	; (8000e64 <SysTick_Config+0x40>)
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	3b01      	subs	r3, #1
 8000e40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e42:	210f      	movs	r1, #15
 8000e44:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000e48:	f7ff ff8e 	bl	8000d68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e4c:	4b05      	ldr	r3, [pc, #20]	; (8000e64 <SysTick_Config+0x40>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e52:	4b04      	ldr	r3, [pc, #16]	; (8000e64 <SysTick_Config+0x40>)
 8000e54:	2207      	movs	r2, #7
 8000e56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e58:	2300      	movs	r3, #0
}
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	3708      	adds	r7, #8
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	e000e010 	.word	0xe000e010

08000e68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b082      	sub	sp, #8
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e70:	6878      	ldr	r0, [r7, #4]
 8000e72:	f7ff ff47 	bl	8000d04 <__NVIC_SetPriorityGrouping>
}
 8000e76:	bf00      	nop
 8000e78:	3708      	adds	r7, #8
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd80      	pop	{r7, pc}

08000e7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e7e:	b580      	push	{r7, lr}
 8000e80:	b086      	sub	sp, #24
 8000e82:	af00      	add	r7, sp, #0
 8000e84:	4603      	mov	r3, r0
 8000e86:	60b9      	str	r1, [r7, #8]
 8000e88:	607a      	str	r2, [r7, #4]
 8000e8a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e90:	f7ff ff5c 	bl	8000d4c <__NVIC_GetPriorityGrouping>
 8000e94:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e96:	687a      	ldr	r2, [r7, #4]
 8000e98:	68b9      	ldr	r1, [r7, #8]
 8000e9a:	6978      	ldr	r0, [r7, #20]
 8000e9c:	f7ff ff8e 	bl	8000dbc <NVIC_EncodePriority>
 8000ea0:	4602      	mov	r2, r0
 8000ea2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ea6:	4611      	mov	r1, r2
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	f7ff ff5d 	bl	8000d68 <__NVIC_SetPriority>
}
 8000eae:	bf00      	nop
 8000eb0:	3718      	adds	r7, #24
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}

08000eb6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000eb6:	b580      	push	{r7, lr}
 8000eb8:	b082      	sub	sp, #8
 8000eba:	af00      	add	r7, sp, #0
 8000ebc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ebe:	6878      	ldr	r0, [r7, #4]
 8000ec0:	f7ff ffb0 	bl	8000e24 <SysTick_Config>
 8000ec4:	4603      	mov	r3, r0
}
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	3708      	adds	r7, #8
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}
	...

08000ed0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	b089      	sub	sp, #36	; 0x24
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
 8000ed8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000eda:	2300      	movs	r3, #0
 8000edc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	61fb      	str	r3, [r7, #28]
 8000eea:	e16b      	b.n	80011c4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000eec:	2201      	movs	r2, #1
 8000eee:	69fb      	ldr	r3, [r7, #28]
 8000ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ef6:	683b      	ldr	r3, [r7, #0]
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	697a      	ldr	r2, [r7, #20]
 8000efc:	4013      	ands	r3, r2
 8000efe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f00:	693a      	ldr	r2, [r7, #16]
 8000f02:	697b      	ldr	r3, [r7, #20]
 8000f04:	429a      	cmp	r2, r3
 8000f06:	f040 815a 	bne.w	80011be <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f0a:	683b      	ldr	r3, [r7, #0]
 8000f0c:	685b      	ldr	r3, [r3, #4]
 8000f0e:	2b02      	cmp	r3, #2
 8000f10:	d003      	beq.n	8000f1a <HAL_GPIO_Init+0x4a>
 8000f12:	683b      	ldr	r3, [r7, #0]
 8000f14:	685b      	ldr	r3, [r3, #4]
 8000f16:	2b12      	cmp	r3, #18
 8000f18:	d123      	bne.n	8000f62 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f1a:	69fb      	ldr	r3, [r7, #28]
 8000f1c:	08da      	lsrs	r2, r3, #3
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	3208      	adds	r2, #8
 8000f22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f26:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f28:	69fb      	ldr	r3, [r7, #28]
 8000f2a:	f003 0307 	and.w	r3, r3, #7
 8000f2e:	009b      	lsls	r3, r3, #2
 8000f30:	220f      	movs	r2, #15
 8000f32:	fa02 f303 	lsl.w	r3, r2, r3
 8000f36:	43db      	mvns	r3, r3
 8000f38:	69ba      	ldr	r2, [r7, #24]
 8000f3a:	4013      	ands	r3, r2
 8000f3c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000f3e:	683b      	ldr	r3, [r7, #0]
 8000f40:	691a      	ldr	r2, [r3, #16]
 8000f42:	69fb      	ldr	r3, [r7, #28]
 8000f44:	f003 0307 	and.w	r3, r3, #7
 8000f48:	009b      	lsls	r3, r3, #2
 8000f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f4e:	69ba      	ldr	r2, [r7, #24]
 8000f50:	4313      	orrs	r3, r2
 8000f52:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000f54:	69fb      	ldr	r3, [r7, #28]
 8000f56:	08da      	lsrs	r2, r3, #3
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	3208      	adds	r2, #8
 8000f5c:	69b9      	ldr	r1, [r7, #24]
 8000f5e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f68:	69fb      	ldr	r3, [r7, #28]
 8000f6a:	005b      	lsls	r3, r3, #1
 8000f6c:	2203      	movs	r2, #3
 8000f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f72:	43db      	mvns	r3, r3
 8000f74:	69ba      	ldr	r2, [r7, #24]
 8000f76:	4013      	ands	r3, r2
 8000f78:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f7a:	683b      	ldr	r3, [r7, #0]
 8000f7c:	685b      	ldr	r3, [r3, #4]
 8000f7e:	f003 0203 	and.w	r2, r3, #3
 8000f82:	69fb      	ldr	r3, [r7, #28]
 8000f84:	005b      	lsls	r3, r3, #1
 8000f86:	fa02 f303 	lsl.w	r3, r2, r3
 8000f8a:	69ba      	ldr	r2, [r7, #24]
 8000f8c:	4313      	orrs	r3, r2
 8000f8e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	69ba      	ldr	r2, [r7, #24]
 8000f94:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000f96:	683b      	ldr	r3, [r7, #0]
 8000f98:	685b      	ldr	r3, [r3, #4]
 8000f9a:	2b01      	cmp	r3, #1
 8000f9c:	d00b      	beq.n	8000fb6 <HAL_GPIO_Init+0xe6>
 8000f9e:	683b      	ldr	r3, [r7, #0]
 8000fa0:	685b      	ldr	r3, [r3, #4]
 8000fa2:	2b02      	cmp	r3, #2
 8000fa4:	d007      	beq.n	8000fb6 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000fa6:	683b      	ldr	r3, [r7, #0]
 8000fa8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000faa:	2b11      	cmp	r3, #17
 8000fac:	d003      	beq.n	8000fb6 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	685b      	ldr	r3, [r3, #4]
 8000fb2:	2b12      	cmp	r3, #18
 8000fb4:	d130      	bne.n	8001018 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	689b      	ldr	r3, [r3, #8]
 8000fba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000fbc:	69fb      	ldr	r3, [r7, #28]
 8000fbe:	005b      	lsls	r3, r3, #1
 8000fc0:	2203      	movs	r2, #3
 8000fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc6:	43db      	mvns	r3, r3
 8000fc8:	69ba      	ldr	r2, [r7, #24]
 8000fca:	4013      	ands	r3, r2
 8000fcc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	68da      	ldr	r2, [r3, #12]
 8000fd2:	69fb      	ldr	r3, [r7, #28]
 8000fd4:	005b      	lsls	r3, r3, #1
 8000fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fda:	69ba      	ldr	r2, [r7, #24]
 8000fdc:	4313      	orrs	r3, r2
 8000fde:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	69ba      	ldr	r2, [r7, #24]
 8000fe4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	685b      	ldr	r3, [r3, #4]
 8000fea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fec:	2201      	movs	r2, #1
 8000fee:	69fb      	ldr	r3, [r7, #28]
 8000ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff4:	43db      	mvns	r3, r3
 8000ff6:	69ba      	ldr	r2, [r7, #24]
 8000ff8:	4013      	ands	r3, r2
 8000ffa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	685b      	ldr	r3, [r3, #4]
 8001000:	091b      	lsrs	r3, r3, #4
 8001002:	f003 0201 	and.w	r2, r3, #1
 8001006:	69fb      	ldr	r3, [r7, #28]
 8001008:	fa02 f303 	lsl.w	r3, r2, r3
 800100c:	69ba      	ldr	r2, [r7, #24]
 800100e:	4313      	orrs	r3, r2
 8001010:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	69ba      	ldr	r2, [r7, #24]
 8001016:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	68db      	ldr	r3, [r3, #12]
 800101c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800101e:	69fb      	ldr	r3, [r7, #28]
 8001020:	005b      	lsls	r3, r3, #1
 8001022:	2203      	movs	r2, #3
 8001024:	fa02 f303 	lsl.w	r3, r2, r3
 8001028:	43db      	mvns	r3, r3
 800102a:	69ba      	ldr	r2, [r7, #24]
 800102c:	4013      	ands	r3, r2
 800102e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	689a      	ldr	r2, [r3, #8]
 8001034:	69fb      	ldr	r3, [r7, #28]
 8001036:	005b      	lsls	r3, r3, #1
 8001038:	fa02 f303 	lsl.w	r3, r2, r3
 800103c:	69ba      	ldr	r2, [r7, #24]
 800103e:	4313      	orrs	r3, r2
 8001040:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	69ba      	ldr	r2, [r7, #24]
 8001046:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	685b      	ldr	r3, [r3, #4]
 800104c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001050:	2b00      	cmp	r3, #0
 8001052:	f000 80b4 	beq.w	80011be <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001056:	2300      	movs	r3, #0
 8001058:	60fb      	str	r3, [r7, #12]
 800105a:	4b5f      	ldr	r3, [pc, #380]	; (80011d8 <HAL_GPIO_Init+0x308>)
 800105c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800105e:	4a5e      	ldr	r2, [pc, #376]	; (80011d8 <HAL_GPIO_Init+0x308>)
 8001060:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001064:	6453      	str	r3, [r2, #68]	; 0x44
 8001066:	4b5c      	ldr	r3, [pc, #368]	; (80011d8 <HAL_GPIO_Init+0x308>)
 8001068:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800106a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800106e:	60fb      	str	r3, [r7, #12]
 8001070:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001072:	4a5a      	ldr	r2, [pc, #360]	; (80011dc <HAL_GPIO_Init+0x30c>)
 8001074:	69fb      	ldr	r3, [r7, #28]
 8001076:	089b      	lsrs	r3, r3, #2
 8001078:	3302      	adds	r3, #2
 800107a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800107e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001080:	69fb      	ldr	r3, [r7, #28]
 8001082:	f003 0303 	and.w	r3, r3, #3
 8001086:	009b      	lsls	r3, r3, #2
 8001088:	220f      	movs	r2, #15
 800108a:	fa02 f303 	lsl.w	r3, r2, r3
 800108e:	43db      	mvns	r3, r3
 8001090:	69ba      	ldr	r2, [r7, #24]
 8001092:	4013      	ands	r3, r2
 8001094:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	4a51      	ldr	r2, [pc, #324]	; (80011e0 <HAL_GPIO_Init+0x310>)
 800109a:	4293      	cmp	r3, r2
 800109c:	d02b      	beq.n	80010f6 <HAL_GPIO_Init+0x226>
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	4a50      	ldr	r2, [pc, #320]	; (80011e4 <HAL_GPIO_Init+0x314>)
 80010a2:	4293      	cmp	r3, r2
 80010a4:	d025      	beq.n	80010f2 <HAL_GPIO_Init+0x222>
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	4a4f      	ldr	r2, [pc, #316]	; (80011e8 <HAL_GPIO_Init+0x318>)
 80010aa:	4293      	cmp	r3, r2
 80010ac:	d01f      	beq.n	80010ee <HAL_GPIO_Init+0x21e>
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	4a4e      	ldr	r2, [pc, #312]	; (80011ec <HAL_GPIO_Init+0x31c>)
 80010b2:	4293      	cmp	r3, r2
 80010b4:	d019      	beq.n	80010ea <HAL_GPIO_Init+0x21a>
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	4a4d      	ldr	r2, [pc, #308]	; (80011f0 <HAL_GPIO_Init+0x320>)
 80010ba:	4293      	cmp	r3, r2
 80010bc:	d013      	beq.n	80010e6 <HAL_GPIO_Init+0x216>
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	4a4c      	ldr	r2, [pc, #304]	; (80011f4 <HAL_GPIO_Init+0x324>)
 80010c2:	4293      	cmp	r3, r2
 80010c4:	d00d      	beq.n	80010e2 <HAL_GPIO_Init+0x212>
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	4a4b      	ldr	r2, [pc, #300]	; (80011f8 <HAL_GPIO_Init+0x328>)
 80010ca:	4293      	cmp	r3, r2
 80010cc:	d007      	beq.n	80010de <HAL_GPIO_Init+0x20e>
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	4a4a      	ldr	r2, [pc, #296]	; (80011fc <HAL_GPIO_Init+0x32c>)
 80010d2:	4293      	cmp	r3, r2
 80010d4:	d101      	bne.n	80010da <HAL_GPIO_Init+0x20a>
 80010d6:	2307      	movs	r3, #7
 80010d8:	e00e      	b.n	80010f8 <HAL_GPIO_Init+0x228>
 80010da:	2308      	movs	r3, #8
 80010dc:	e00c      	b.n	80010f8 <HAL_GPIO_Init+0x228>
 80010de:	2306      	movs	r3, #6
 80010e0:	e00a      	b.n	80010f8 <HAL_GPIO_Init+0x228>
 80010e2:	2305      	movs	r3, #5
 80010e4:	e008      	b.n	80010f8 <HAL_GPIO_Init+0x228>
 80010e6:	2304      	movs	r3, #4
 80010e8:	e006      	b.n	80010f8 <HAL_GPIO_Init+0x228>
 80010ea:	2303      	movs	r3, #3
 80010ec:	e004      	b.n	80010f8 <HAL_GPIO_Init+0x228>
 80010ee:	2302      	movs	r3, #2
 80010f0:	e002      	b.n	80010f8 <HAL_GPIO_Init+0x228>
 80010f2:	2301      	movs	r3, #1
 80010f4:	e000      	b.n	80010f8 <HAL_GPIO_Init+0x228>
 80010f6:	2300      	movs	r3, #0
 80010f8:	69fa      	ldr	r2, [r7, #28]
 80010fa:	f002 0203 	and.w	r2, r2, #3
 80010fe:	0092      	lsls	r2, r2, #2
 8001100:	4093      	lsls	r3, r2
 8001102:	69ba      	ldr	r2, [r7, #24]
 8001104:	4313      	orrs	r3, r2
 8001106:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001108:	4934      	ldr	r1, [pc, #208]	; (80011dc <HAL_GPIO_Init+0x30c>)
 800110a:	69fb      	ldr	r3, [r7, #28]
 800110c:	089b      	lsrs	r3, r3, #2
 800110e:	3302      	adds	r3, #2
 8001110:	69ba      	ldr	r2, [r7, #24]
 8001112:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001116:	4b3a      	ldr	r3, [pc, #232]	; (8001200 <HAL_GPIO_Init+0x330>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800111c:	693b      	ldr	r3, [r7, #16]
 800111e:	43db      	mvns	r3, r3
 8001120:	69ba      	ldr	r2, [r7, #24]
 8001122:	4013      	ands	r3, r2
 8001124:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001126:	683b      	ldr	r3, [r7, #0]
 8001128:	685b      	ldr	r3, [r3, #4]
 800112a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800112e:	2b00      	cmp	r3, #0
 8001130:	d003      	beq.n	800113a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001132:	69ba      	ldr	r2, [r7, #24]
 8001134:	693b      	ldr	r3, [r7, #16]
 8001136:	4313      	orrs	r3, r2
 8001138:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800113a:	4a31      	ldr	r2, [pc, #196]	; (8001200 <HAL_GPIO_Init+0x330>)
 800113c:	69bb      	ldr	r3, [r7, #24]
 800113e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001140:	4b2f      	ldr	r3, [pc, #188]	; (8001200 <HAL_GPIO_Init+0x330>)
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001146:	693b      	ldr	r3, [r7, #16]
 8001148:	43db      	mvns	r3, r3
 800114a:	69ba      	ldr	r2, [r7, #24]
 800114c:	4013      	ands	r3, r2
 800114e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001150:	683b      	ldr	r3, [r7, #0]
 8001152:	685b      	ldr	r3, [r3, #4]
 8001154:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001158:	2b00      	cmp	r3, #0
 800115a:	d003      	beq.n	8001164 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800115c:	69ba      	ldr	r2, [r7, #24]
 800115e:	693b      	ldr	r3, [r7, #16]
 8001160:	4313      	orrs	r3, r2
 8001162:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001164:	4a26      	ldr	r2, [pc, #152]	; (8001200 <HAL_GPIO_Init+0x330>)
 8001166:	69bb      	ldr	r3, [r7, #24]
 8001168:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800116a:	4b25      	ldr	r3, [pc, #148]	; (8001200 <HAL_GPIO_Init+0x330>)
 800116c:	689b      	ldr	r3, [r3, #8]
 800116e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001170:	693b      	ldr	r3, [r7, #16]
 8001172:	43db      	mvns	r3, r3
 8001174:	69ba      	ldr	r2, [r7, #24]
 8001176:	4013      	ands	r3, r2
 8001178:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	685b      	ldr	r3, [r3, #4]
 800117e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001182:	2b00      	cmp	r3, #0
 8001184:	d003      	beq.n	800118e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001186:	69ba      	ldr	r2, [r7, #24]
 8001188:	693b      	ldr	r3, [r7, #16]
 800118a:	4313      	orrs	r3, r2
 800118c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800118e:	4a1c      	ldr	r2, [pc, #112]	; (8001200 <HAL_GPIO_Init+0x330>)
 8001190:	69bb      	ldr	r3, [r7, #24]
 8001192:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001194:	4b1a      	ldr	r3, [pc, #104]	; (8001200 <HAL_GPIO_Init+0x330>)
 8001196:	68db      	ldr	r3, [r3, #12]
 8001198:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800119a:	693b      	ldr	r3, [r7, #16]
 800119c:	43db      	mvns	r3, r3
 800119e:	69ba      	ldr	r2, [r7, #24]
 80011a0:	4013      	ands	r3, r2
 80011a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	685b      	ldr	r3, [r3, #4]
 80011a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d003      	beq.n	80011b8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80011b0:	69ba      	ldr	r2, [r7, #24]
 80011b2:	693b      	ldr	r3, [r7, #16]
 80011b4:	4313      	orrs	r3, r2
 80011b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80011b8:	4a11      	ldr	r2, [pc, #68]	; (8001200 <HAL_GPIO_Init+0x330>)
 80011ba:	69bb      	ldr	r3, [r7, #24]
 80011bc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011be:	69fb      	ldr	r3, [r7, #28]
 80011c0:	3301      	adds	r3, #1
 80011c2:	61fb      	str	r3, [r7, #28]
 80011c4:	69fb      	ldr	r3, [r7, #28]
 80011c6:	2b0f      	cmp	r3, #15
 80011c8:	f67f ae90 	bls.w	8000eec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80011cc:	bf00      	nop
 80011ce:	3724      	adds	r7, #36	; 0x24
 80011d0:	46bd      	mov	sp, r7
 80011d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d6:	4770      	bx	lr
 80011d8:	40023800 	.word	0x40023800
 80011dc:	40013800 	.word	0x40013800
 80011e0:	40020000 	.word	0x40020000
 80011e4:	40020400 	.word	0x40020400
 80011e8:	40020800 	.word	0x40020800
 80011ec:	40020c00 	.word	0x40020c00
 80011f0:	40021000 	.word	0x40021000
 80011f4:	40021400 	.word	0x40021400
 80011f8:	40021800 	.word	0x40021800
 80011fc:	40021c00 	.word	0x40021c00
 8001200:	40013c00 	.word	0x40013c00

08001204 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001204:	b480      	push	{r7}
 8001206:	b083      	sub	sp, #12
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
 800120c:	460b      	mov	r3, r1
 800120e:	807b      	strh	r3, [r7, #2]
 8001210:	4613      	mov	r3, r2
 8001212:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001214:	787b      	ldrb	r3, [r7, #1]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d003      	beq.n	8001222 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800121a:	887a      	ldrh	r2, [r7, #2]
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001220:	e003      	b.n	800122a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001222:	887b      	ldrh	r3, [r7, #2]
 8001224:	041a      	lsls	r2, r3, #16
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	619a      	str	r2, [r3, #24]
}
 800122a:	bf00      	nop
 800122c:	370c      	adds	r7, #12
 800122e:	46bd      	mov	sp, r7
 8001230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001234:	4770      	bx	lr
	...

08001238 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b086      	sub	sp, #24
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d101      	bne.n	800124a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001246:	2301      	movs	r3, #1
 8001248:	e22d      	b.n	80016a6 <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	f003 0301 	and.w	r3, r3, #1
 8001252:	2b00      	cmp	r3, #0
 8001254:	d075      	beq.n	8001342 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001256:	4ba3      	ldr	r3, [pc, #652]	; (80014e4 <HAL_RCC_OscConfig+0x2ac>)
 8001258:	689b      	ldr	r3, [r3, #8]
 800125a:	f003 030c 	and.w	r3, r3, #12
 800125e:	2b04      	cmp	r3, #4
 8001260:	d00c      	beq.n	800127c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001262:	4ba0      	ldr	r3, [pc, #640]	; (80014e4 <HAL_RCC_OscConfig+0x2ac>)
 8001264:	689b      	ldr	r3, [r3, #8]
 8001266:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800126a:	2b08      	cmp	r3, #8
 800126c:	d112      	bne.n	8001294 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800126e:	4b9d      	ldr	r3, [pc, #628]	; (80014e4 <HAL_RCC_OscConfig+0x2ac>)
 8001270:	685b      	ldr	r3, [r3, #4]
 8001272:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001276:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800127a:	d10b      	bne.n	8001294 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800127c:	4b99      	ldr	r3, [pc, #612]	; (80014e4 <HAL_RCC_OscConfig+0x2ac>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001284:	2b00      	cmp	r3, #0
 8001286:	d05b      	beq.n	8001340 <HAL_RCC_OscConfig+0x108>
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	685b      	ldr	r3, [r3, #4]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d157      	bne.n	8001340 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001290:	2301      	movs	r3, #1
 8001292:	e208      	b.n	80016a6 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	685b      	ldr	r3, [r3, #4]
 8001298:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800129c:	d106      	bne.n	80012ac <HAL_RCC_OscConfig+0x74>
 800129e:	4b91      	ldr	r3, [pc, #580]	; (80014e4 <HAL_RCC_OscConfig+0x2ac>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	4a90      	ldr	r2, [pc, #576]	; (80014e4 <HAL_RCC_OscConfig+0x2ac>)
 80012a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012a8:	6013      	str	r3, [r2, #0]
 80012aa:	e01d      	b.n	80012e8 <HAL_RCC_OscConfig+0xb0>
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	685b      	ldr	r3, [r3, #4]
 80012b0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80012b4:	d10c      	bne.n	80012d0 <HAL_RCC_OscConfig+0x98>
 80012b6:	4b8b      	ldr	r3, [pc, #556]	; (80014e4 <HAL_RCC_OscConfig+0x2ac>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	4a8a      	ldr	r2, [pc, #552]	; (80014e4 <HAL_RCC_OscConfig+0x2ac>)
 80012bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012c0:	6013      	str	r3, [r2, #0]
 80012c2:	4b88      	ldr	r3, [pc, #544]	; (80014e4 <HAL_RCC_OscConfig+0x2ac>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	4a87      	ldr	r2, [pc, #540]	; (80014e4 <HAL_RCC_OscConfig+0x2ac>)
 80012c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012cc:	6013      	str	r3, [r2, #0]
 80012ce:	e00b      	b.n	80012e8 <HAL_RCC_OscConfig+0xb0>
 80012d0:	4b84      	ldr	r3, [pc, #528]	; (80014e4 <HAL_RCC_OscConfig+0x2ac>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	4a83      	ldr	r2, [pc, #524]	; (80014e4 <HAL_RCC_OscConfig+0x2ac>)
 80012d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012da:	6013      	str	r3, [r2, #0]
 80012dc:	4b81      	ldr	r3, [pc, #516]	; (80014e4 <HAL_RCC_OscConfig+0x2ac>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	4a80      	ldr	r2, [pc, #512]	; (80014e4 <HAL_RCC_OscConfig+0x2ac>)
 80012e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	685b      	ldr	r3, [r3, #4]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d013      	beq.n	8001318 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012f0:	f7ff f9a4 	bl	800063c <HAL_GetTick>
 80012f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012f6:	e008      	b.n	800130a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80012f8:	f7ff f9a0 	bl	800063c <HAL_GetTick>
 80012fc:	4602      	mov	r2, r0
 80012fe:	693b      	ldr	r3, [r7, #16]
 8001300:	1ad3      	subs	r3, r2, r3
 8001302:	2b64      	cmp	r3, #100	; 0x64
 8001304:	d901      	bls.n	800130a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001306:	2303      	movs	r3, #3
 8001308:	e1cd      	b.n	80016a6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800130a:	4b76      	ldr	r3, [pc, #472]	; (80014e4 <HAL_RCC_OscConfig+0x2ac>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001312:	2b00      	cmp	r3, #0
 8001314:	d0f0      	beq.n	80012f8 <HAL_RCC_OscConfig+0xc0>
 8001316:	e014      	b.n	8001342 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001318:	f7ff f990 	bl	800063c <HAL_GetTick>
 800131c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800131e:	e008      	b.n	8001332 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001320:	f7ff f98c 	bl	800063c <HAL_GetTick>
 8001324:	4602      	mov	r2, r0
 8001326:	693b      	ldr	r3, [r7, #16]
 8001328:	1ad3      	subs	r3, r2, r3
 800132a:	2b64      	cmp	r3, #100	; 0x64
 800132c:	d901      	bls.n	8001332 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800132e:	2303      	movs	r3, #3
 8001330:	e1b9      	b.n	80016a6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001332:	4b6c      	ldr	r3, [pc, #432]	; (80014e4 <HAL_RCC_OscConfig+0x2ac>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800133a:	2b00      	cmp	r3, #0
 800133c:	d1f0      	bne.n	8001320 <HAL_RCC_OscConfig+0xe8>
 800133e:	e000      	b.n	8001342 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001340:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	f003 0302 	and.w	r3, r3, #2
 800134a:	2b00      	cmp	r3, #0
 800134c:	d063      	beq.n	8001416 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800134e:	4b65      	ldr	r3, [pc, #404]	; (80014e4 <HAL_RCC_OscConfig+0x2ac>)
 8001350:	689b      	ldr	r3, [r3, #8]
 8001352:	f003 030c 	and.w	r3, r3, #12
 8001356:	2b00      	cmp	r3, #0
 8001358:	d00b      	beq.n	8001372 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800135a:	4b62      	ldr	r3, [pc, #392]	; (80014e4 <HAL_RCC_OscConfig+0x2ac>)
 800135c:	689b      	ldr	r3, [r3, #8]
 800135e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001362:	2b08      	cmp	r3, #8
 8001364:	d11c      	bne.n	80013a0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001366:	4b5f      	ldr	r3, [pc, #380]	; (80014e4 <HAL_RCC_OscConfig+0x2ac>)
 8001368:	685b      	ldr	r3, [r3, #4]
 800136a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800136e:	2b00      	cmp	r3, #0
 8001370:	d116      	bne.n	80013a0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001372:	4b5c      	ldr	r3, [pc, #368]	; (80014e4 <HAL_RCC_OscConfig+0x2ac>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f003 0302 	and.w	r3, r3, #2
 800137a:	2b00      	cmp	r3, #0
 800137c:	d005      	beq.n	800138a <HAL_RCC_OscConfig+0x152>
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	68db      	ldr	r3, [r3, #12]
 8001382:	2b01      	cmp	r3, #1
 8001384:	d001      	beq.n	800138a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001386:	2301      	movs	r3, #1
 8001388:	e18d      	b.n	80016a6 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800138a:	4b56      	ldr	r3, [pc, #344]	; (80014e4 <HAL_RCC_OscConfig+0x2ac>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	691b      	ldr	r3, [r3, #16]
 8001396:	00db      	lsls	r3, r3, #3
 8001398:	4952      	ldr	r1, [pc, #328]	; (80014e4 <HAL_RCC_OscConfig+0x2ac>)
 800139a:	4313      	orrs	r3, r2
 800139c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800139e:	e03a      	b.n	8001416 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	68db      	ldr	r3, [r3, #12]
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d020      	beq.n	80013ea <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80013a8:	4b4f      	ldr	r3, [pc, #316]	; (80014e8 <HAL_RCC_OscConfig+0x2b0>)
 80013aa:	2201      	movs	r2, #1
 80013ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013ae:	f7ff f945 	bl	800063c <HAL_GetTick>
 80013b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013b4:	e008      	b.n	80013c8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013b6:	f7ff f941 	bl	800063c <HAL_GetTick>
 80013ba:	4602      	mov	r2, r0
 80013bc:	693b      	ldr	r3, [r7, #16]
 80013be:	1ad3      	subs	r3, r2, r3
 80013c0:	2b02      	cmp	r3, #2
 80013c2:	d901      	bls.n	80013c8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80013c4:	2303      	movs	r3, #3
 80013c6:	e16e      	b.n	80016a6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013c8:	4b46      	ldr	r3, [pc, #280]	; (80014e4 <HAL_RCC_OscConfig+0x2ac>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	f003 0302 	and.w	r3, r3, #2
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d0f0      	beq.n	80013b6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013d4:	4b43      	ldr	r3, [pc, #268]	; (80014e4 <HAL_RCC_OscConfig+0x2ac>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	691b      	ldr	r3, [r3, #16]
 80013e0:	00db      	lsls	r3, r3, #3
 80013e2:	4940      	ldr	r1, [pc, #256]	; (80014e4 <HAL_RCC_OscConfig+0x2ac>)
 80013e4:	4313      	orrs	r3, r2
 80013e6:	600b      	str	r3, [r1, #0]
 80013e8:	e015      	b.n	8001416 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80013ea:	4b3f      	ldr	r3, [pc, #252]	; (80014e8 <HAL_RCC_OscConfig+0x2b0>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013f0:	f7ff f924 	bl	800063c <HAL_GetTick>
 80013f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013f6:	e008      	b.n	800140a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013f8:	f7ff f920 	bl	800063c <HAL_GetTick>
 80013fc:	4602      	mov	r2, r0
 80013fe:	693b      	ldr	r3, [r7, #16]
 8001400:	1ad3      	subs	r3, r2, r3
 8001402:	2b02      	cmp	r3, #2
 8001404:	d901      	bls.n	800140a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001406:	2303      	movs	r3, #3
 8001408:	e14d      	b.n	80016a6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800140a:	4b36      	ldr	r3, [pc, #216]	; (80014e4 <HAL_RCC_OscConfig+0x2ac>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	f003 0302 	and.w	r3, r3, #2
 8001412:	2b00      	cmp	r3, #0
 8001414:	d1f0      	bne.n	80013f8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f003 0308 	and.w	r3, r3, #8
 800141e:	2b00      	cmp	r3, #0
 8001420:	d030      	beq.n	8001484 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	695b      	ldr	r3, [r3, #20]
 8001426:	2b00      	cmp	r3, #0
 8001428:	d016      	beq.n	8001458 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800142a:	4b30      	ldr	r3, [pc, #192]	; (80014ec <HAL_RCC_OscConfig+0x2b4>)
 800142c:	2201      	movs	r2, #1
 800142e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001430:	f7ff f904 	bl	800063c <HAL_GetTick>
 8001434:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001436:	e008      	b.n	800144a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001438:	f7ff f900 	bl	800063c <HAL_GetTick>
 800143c:	4602      	mov	r2, r0
 800143e:	693b      	ldr	r3, [r7, #16]
 8001440:	1ad3      	subs	r3, r2, r3
 8001442:	2b02      	cmp	r3, #2
 8001444:	d901      	bls.n	800144a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001446:	2303      	movs	r3, #3
 8001448:	e12d      	b.n	80016a6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800144a:	4b26      	ldr	r3, [pc, #152]	; (80014e4 <HAL_RCC_OscConfig+0x2ac>)
 800144c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800144e:	f003 0302 	and.w	r3, r3, #2
 8001452:	2b00      	cmp	r3, #0
 8001454:	d0f0      	beq.n	8001438 <HAL_RCC_OscConfig+0x200>
 8001456:	e015      	b.n	8001484 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001458:	4b24      	ldr	r3, [pc, #144]	; (80014ec <HAL_RCC_OscConfig+0x2b4>)
 800145a:	2200      	movs	r2, #0
 800145c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800145e:	f7ff f8ed 	bl	800063c <HAL_GetTick>
 8001462:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001464:	e008      	b.n	8001478 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001466:	f7ff f8e9 	bl	800063c <HAL_GetTick>
 800146a:	4602      	mov	r2, r0
 800146c:	693b      	ldr	r3, [r7, #16]
 800146e:	1ad3      	subs	r3, r2, r3
 8001470:	2b02      	cmp	r3, #2
 8001472:	d901      	bls.n	8001478 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001474:	2303      	movs	r3, #3
 8001476:	e116      	b.n	80016a6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001478:	4b1a      	ldr	r3, [pc, #104]	; (80014e4 <HAL_RCC_OscConfig+0x2ac>)
 800147a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800147c:	f003 0302 	and.w	r3, r3, #2
 8001480:	2b00      	cmp	r3, #0
 8001482:	d1f0      	bne.n	8001466 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	f003 0304 	and.w	r3, r3, #4
 800148c:	2b00      	cmp	r3, #0
 800148e:	f000 80a0 	beq.w	80015d2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001492:	2300      	movs	r3, #0
 8001494:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001496:	4b13      	ldr	r3, [pc, #76]	; (80014e4 <HAL_RCC_OscConfig+0x2ac>)
 8001498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800149a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d10f      	bne.n	80014c2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014a2:	2300      	movs	r3, #0
 80014a4:	60fb      	str	r3, [r7, #12]
 80014a6:	4b0f      	ldr	r3, [pc, #60]	; (80014e4 <HAL_RCC_OscConfig+0x2ac>)
 80014a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014aa:	4a0e      	ldr	r2, [pc, #56]	; (80014e4 <HAL_RCC_OscConfig+0x2ac>)
 80014ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014b0:	6413      	str	r3, [r2, #64]	; 0x40
 80014b2:	4b0c      	ldr	r3, [pc, #48]	; (80014e4 <HAL_RCC_OscConfig+0x2ac>)
 80014b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014ba:	60fb      	str	r3, [r7, #12]
 80014bc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80014be:	2301      	movs	r3, #1
 80014c0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014c2:	4b0b      	ldr	r3, [pc, #44]	; (80014f0 <HAL_RCC_OscConfig+0x2b8>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d121      	bne.n	8001512 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80014ce:	4b08      	ldr	r3, [pc, #32]	; (80014f0 <HAL_RCC_OscConfig+0x2b8>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	4a07      	ldr	r2, [pc, #28]	; (80014f0 <HAL_RCC_OscConfig+0x2b8>)
 80014d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80014da:	f7ff f8af 	bl	800063c <HAL_GetTick>
 80014de:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014e0:	e011      	b.n	8001506 <HAL_RCC_OscConfig+0x2ce>
 80014e2:	bf00      	nop
 80014e4:	40023800 	.word	0x40023800
 80014e8:	42470000 	.word	0x42470000
 80014ec:	42470e80 	.word	0x42470e80
 80014f0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014f4:	f7ff f8a2 	bl	800063c <HAL_GetTick>
 80014f8:	4602      	mov	r2, r0
 80014fa:	693b      	ldr	r3, [r7, #16]
 80014fc:	1ad3      	subs	r3, r2, r3
 80014fe:	2b02      	cmp	r3, #2
 8001500:	d901      	bls.n	8001506 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001502:	2303      	movs	r3, #3
 8001504:	e0cf      	b.n	80016a6 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001506:	4b6a      	ldr	r3, [pc, #424]	; (80016b0 <HAL_RCC_OscConfig+0x478>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800150e:	2b00      	cmp	r3, #0
 8001510:	d0f0      	beq.n	80014f4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	689b      	ldr	r3, [r3, #8]
 8001516:	2b01      	cmp	r3, #1
 8001518:	d106      	bne.n	8001528 <HAL_RCC_OscConfig+0x2f0>
 800151a:	4b66      	ldr	r3, [pc, #408]	; (80016b4 <HAL_RCC_OscConfig+0x47c>)
 800151c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800151e:	4a65      	ldr	r2, [pc, #404]	; (80016b4 <HAL_RCC_OscConfig+0x47c>)
 8001520:	f043 0301 	orr.w	r3, r3, #1
 8001524:	6713      	str	r3, [r2, #112]	; 0x70
 8001526:	e01c      	b.n	8001562 <HAL_RCC_OscConfig+0x32a>
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	689b      	ldr	r3, [r3, #8]
 800152c:	2b05      	cmp	r3, #5
 800152e:	d10c      	bne.n	800154a <HAL_RCC_OscConfig+0x312>
 8001530:	4b60      	ldr	r3, [pc, #384]	; (80016b4 <HAL_RCC_OscConfig+0x47c>)
 8001532:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001534:	4a5f      	ldr	r2, [pc, #380]	; (80016b4 <HAL_RCC_OscConfig+0x47c>)
 8001536:	f043 0304 	orr.w	r3, r3, #4
 800153a:	6713      	str	r3, [r2, #112]	; 0x70
 800153c:	4b5d      	ldr	r3, [pc, #372]	; (80016b4 <HAL_RCC_OscConfig+0x47c>)
 800153e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001540:	4a5c      	ldr	r2, [pc, #368]	; (80016b4 <HAL_RCC_OscConfig+0x47c>)
 8001542:	f043 0301 	orr.w	r3, r3, #1
 8001546:	6713      	str	r3, [r2, #112]	; 0x70
 8001548:	e00b      	b.n	8001562 <HAL_RCC_OscConfig+0x32a>
 800154a:	4b5a      	ldr	r3, [pc, #360]	; (80016b4 <HAL_RCC_OscConfig+0x47c>)
 800154c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800154e:	4a59      	ldr	r2, [pc, #356]	; (80016b4 <HAL_RCC_OscConfig+0x47c>)
 8001550:	f023 0301 	bic.w	r3, r3, #1
 8001554:	6713      	str	r3, [r2, #112]	; 0x70
 8001556:	4b57      	ldr	r3, [pc, #348]	; (80016b4 <HAL_RCC_OscConfig+0x47c>)
 8001558:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800155a:	4a56      	ldr	r2, [pc, #344]	; (80016b4 <HAL_RCC_OscConfig+0x47c>)
 800155c:	f023 0304 	bic.w	r3, r3, #4
 8001560:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	689b      	ldr	r3, [r3, #8]
 8001566:	2b00      	cmp	r3, #0
 8001568:	d015      	beq.n	8001596 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800156a:	f7ff f867 	bl	800063c <HAL_GetTick>
 800156e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001570:	e00a      	b.n	8001588 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001572:	f7ff f863 	bl	800063c <HAL_GetTick>
 8001576:	4602      	mov	r2, r0
 8001578:	693b      	ldr	r3, [r7, #16]
 800157a:	1ad3      	subs	r3, r2, r3
 800157c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001580:	4293      	cmp	r3, r2
 8001582:	d901      	bls.n	8001588 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001584:	2303      	movs	r3, #3
 8001586:	e08e      	b.n	80016a6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001588:	4b4a      	ldr	r3, [pc, #296]	; (80016b4 <HAL_RCC_OscConfig+0x47c>)
 800158a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800158c:	f003 0302 	and.w	r3, r3, #2
 8001590:	2b00      	cmp	r3, #0
 8001592:	d0ee      	beq.n	8001572 <HAL_RCC_OscConfig+0x33a>
 8001594:	e014      	b.n	80015c0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001596:	f7ff f851 	bl	800063c <HAL_GetTick>
 800159a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800159c:	e00a      	b.n	80015b4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800159e:	f7ff f84d 	bl	800063c <HAL_GetTick>
 80015a2:	4602      	mov	r2, r0
 80015a4:	693b      	ldr	r3, [r7, #16]
 80015a6:	1ad3      	subs	r3, r2, r3
 80015a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80015ac:	4293      	cmp	r3, r2
 80015ae:	d901      	bls.n	80015b4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80015b0:	2303      	movs	r3, #3
 80015b2:	e078      	b.n	80016a6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015b4:	4b3f      	ldr	r3, [pc, #252]	; (80016b4 <HAL_RCC_OscConfig+0x47c>)
 80015b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015b8:	f003 0302 	and.w	r3, r3, #2
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d1ee      	bne.n	800159e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80015c0:	7dfb      	ldrb	r3, [r7, #23]
 80015c2:	2b01      	cmp	r3, #1
 80015c4:	d105      	bne.n	80015d2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80015c6:	4b3b      	ldr	r3, [pc, #236]	; (80016b4 <HAL_RCC_OscConfig+0x47c>)
 80015c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ca:	4a3a      	ldr	r2, [pc, #232]	; (80016b4 <HAL_RCC_OscConfig+0x47c>)
 80015cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80015d0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	699b      	ldr	r3, [r3, #24]
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d064      	beq.n	80016a4 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80015da:	4b36      	ldr	r3, [pc, #216]	; (80016b4 <HAL_RCC_OscConfig+0x47c>)
 80015dc:	689b      	ldr	r3, [r3, #8]
 80015de:	f003 030c 	and.w	r3, r3, #12
 80015e2:	2b08      	cmp	r3, #8
 80015e4:	d05c      	beq.n	80016a0 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	699b      	ldr	r3, [r3, #24]
 80015ea:	2b02      	cmp	r3, #2
 80015ec:	d141      	bne.n	8001672 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015ee:	4b32      	ldr	r3, [pc, #200]	; (80016b8 <HAL_RCC_OscConfig+0x480>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015f4:	f7ff f822 	bl	800063c <HAL_GetTick>
 80015f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015fa:	e008      	b.n	800160e <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015fc:	f7ff f81e 	bl	800063c <HAL_GetTick>
 8001600:	4602      	mov	r2, r0
 8001602:	693b      	ldr	r3, [r7, #16]
 8001604:	1ad3      	subs	r3, r2, r3
 8001606:	2b02      	cmp	r3, #2
 8001608:	d901      	bls.n	800160e <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 800160a:	2303      	movs	r3, #3
 800160c:	e04b      	b.n	80016a6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800160e:	4b29      	ldr	r3, [pc, #164]	; (80016b4 <HAL_RCC_OscConfig+0x47c>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001616:	2b00      	cmp	r3, #0
 8001618:	d1f0      	bne.n	80015fc <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	69da      	ldr	r2, [r3, #28]
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	6a1b      	ldr	r3, [r3, #32]
 8001622:	431a      	orrs	r2, r3
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001628:	019b      	lsls	r3, r3, #6
 800162a:	431a      	orrs	r2, r3
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001630:	085b      	lsrs	r3, r3, #1
 8001632:	3b01      	subs	r3, #1
 8001634:	041b      	lsls	r3, r3, #16
 8001636:	431a      	orrs	r2, r3
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800163c:	061b      	lsls	r3, r3, #24
 800163e:	491d      	ldr	r1, [pc, #116]	; (80016b4 <HAL_RCC_OscConfig+0x47c>)
 8001640:	4313      	orrs	r3, r2
 8001642:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001644:	4b1c      	ldr	r3, [pc, #112]	; (80016b8 <HAL_RCC_OscConfig+0x480>)
 8001646:	2201      	movs	r2, #1
 8001648:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800164a:	f7fe fff7 	bl	800063c <HAL_GetTick>
 800164e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001650:	e008      	b.n	8001664 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001652:	f7fe fff3 	bl	800063c <HAL_GetTick>
 8001656:	4602      	mov	r2, r0
 8001658:	693b      	ldr	r3, [r7, #16]
 800165a:	1ad3      	subs	r3, r2, r3
 800165c:	2b02      	cmp	r3, #2
 800165e:	d901      	bls.n	8001664 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8001660:	2303      	movs	r3, #3
 8001662:	e020      	b.n	80016a6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001664:	4b13      	ldr	r3, [pc, #76]	; (80016b4 <HAL_RCC_OscConfig+0x47c>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800166c:	2b00      	cmp	r3, #0
 800166e:	d0f0      	beq.n	8001652 <HAL_RCC_OscConfig+0x41a>
 8001670:	e018      	b.n	80016a4 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001672:	4b11      	ldr	r3, [pc, #68]	; (80016b8 <HAL_RCC_OscConfig+0x480>)
 8001674:	2200      	movs	r2, #0
 8001676:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001678:	f7fe ffe0 	bl	800063c <HAL_GetTick>
 800167c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800167e:	e008      	b.n	8001692 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001680:	f7fe ffdc 	bl	800063c <HAL_GetTick>
 8001684:	4602      	mov	r2, r0
 8001686:	693b      	ldr	r3, [r7, #16]
 8001688:	1ad3      	subs	r3, r2, r3
 800168a:	2b02      	cmp	r3, #2
 800168c:	d901      	bls.n	8001692 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 800168e:	2303      	movs	r3, #3
 8001690:	e009      	b.n	80016a6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001692:	4b08      	ldr	r3, [pc, #32]	; (80016b4 <HAL_RCC_OscConfig+0x47c>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800169a:	2b00      	cmp	r3, #0
 800169c:	d1f0      	bne.n	8001680 <HAL_RCC_OscConfig+0x448>
 800169e:	e001      	b.n	80016a4 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80016a0:	2301      	movs	r3, #1
 80016a2:	e000      	b.n	80016a6 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 80016a4:	2300      	movs	r3, #0
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	3718      	adds	r7, #24
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	40007000 	.word	0x40007000
 80016b4:	40023800 	.word	0x40023800
 80016b8:	42470060 	.word	0x42470060

080016bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b084      	sub	sp, #16
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
 80016c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d101      	bne.n	80016d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80016cc:	2301      	movs	r3, #1
 80016ce:	e0ca      	b.n	8001866 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80016d0:	4b67      	ldr	r3, [pc, #412]	; (8001870 <HAL_RCC_ClockConfig+0x1b4>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	f003 030f 	and.w	r3, r3, #15
 80016d8:	683a      	ldr	r2, [r7, #0]
 80016da:	429a      	cmp	r2, r3
 80016dc:	d90c      	bls.n	80016f8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016de:	4b64      	ldr	r3, [pc, #400]	; (8001870 <HAL_RCC_ClockConfig+0x1b4>)
 80016e0:	683a      	ldr	r2, [r7, #0]
 80016e2:	b2d2      	uxtb	r2, r2
 80016e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80016e6:	4b62      	ldr	r3, [pc, #392]	; (8001870 <HAL_RCC_ClockConfig+0x1b4>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f003 030f 	and.w	r3, r3, #15
 80016ee:	683a      	ldr	r2, [r7, #0]
 80016f0:	429a      	cmp	r2, r3
 80016f2:	d001      	beq.n	80016f8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80016f4:	2301      	movs	r3, #1
 80016f6:	e0b6      	b.n	8001866 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	f003 0302 	and.w	r3, r3, #2
 8001700:	2b00      	cmp	r3, #0
 8001702:	d020      	beq.n	8001746 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	f003 0304 	and.w	r3, r3, #4
 800170c:	2b00      	cmp	r3, #0
 800170e:	d005      	beq.n	800171c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001710:	4b58      	ldr	r3, [pc, #352]	; (8001874 <HAL_RCC_ClockConfig+0x1b8>)
 8001712:	689b      	ldr	r3, [r3, #8]
 8001714:	4a57      	ldr	r2, [pc, #348]	; (8001874 <HAL_RCC_ClockConfig+0x1b8>)
 8001716:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800171a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f003 0308 	and.w	r3, r3, #8
 8001724:	2b00      	cmp	r3, #0
 8001726:	d005      	beq.n	8001734 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001728:	4b52      	ldr	r3, [pc, #328]	; (8001874 <HAL_RCC_ClockConfig+0x1b8>)
 800172a:	689b      	ldr	r3, [r3, #8]
 800172c:	4a51      	ldr	r2, [pc, #324]	; (8001874 <HAL_RCC_ClockConfig+0x1b8>)
 800172e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001732:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001734:	4b4f      	ldr	r3, [pc, #316]	; (8001874 <HAL_RCC_ClockConfig+0x1b8>)
 8001736:	689b      	ldr	r3, [r3, #8]
 8001738:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	689b      	ldr	r3, [r3, #8]
 8001740:	494c      	ldr	r1, [pc, #304]	; (8001874 <HAL_RCC_ClockConfig+0x1b8>)
 8001742:	4313      	orrs	r3, r2
 8001744:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f003 0301 	and.w	r3, r3, #1
 800174e:	2b00      	cmp	r3, #0
 8001750:	d044      	beq.n	80017dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	685b      	ldr	r3, [r3, #4]
 8001756:	2b01      	cmp	r3, #1
 8001758:	d107      	bne.n	800176a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800175a:	4b46      	ldr	r3, [pc, #280]	; (8001874 <HAL_RCC_ClockConfig+0x1b8>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001762:	2b00      	cmp	r3, #0
 8001764:	d119      	bne.n	800179a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001766:	2301      	movs	r3, #1
 8001768:	e07d      	b.n	8001866 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	685b      	ldr	r3, [r3, #4]
 800176e:	2b02      	cmp	r3, #2
 8001770:	d003      	beq.n	800177a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001776:	2b03      	cmp	r3, #3
 8001778:	d107      	bne.n	800178a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800177a:	4b3e      	ldr	r3, [pc, #248]	; (8001874 <HAL_RCC_ClockConfig+0x1b8>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001782:	2b00      	cmp	r3, #0
 8001784:	d109      	bne.n	800179a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001786:	2301      	movs	r3, #1
 8001788:	e06d      	b.n	8001866 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800178a:	4b3a      	ldr	r3, [pc, #232]	; (8001874 <HAL_RCC_ClockConfig+0x1b8>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f003 0302 	and.w	r3, r3, #2
 8001792:	2b00      	cmp	r3, #0
 8001794:	d101      	bne.n	800179a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001796:	2301      	movs	r3, #1
 8001798:	e065      	b.n	8001866 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800179a:	4b36      	ldr	r3, [pc, #216]	; (8001874 <HAL_RCC_ClockConfig+0x1b8>)
 800179c:	689b      	ldr	r3, [r3, #8]
 800179e:	f023 0203 	bic.w	r2, r3, #3
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	685b      	ldr	r3, [r3, #4]
 80017a6:	4933      	ldr	r1, [pc, #204]	; (8001874 <HAL_RCC_ClockConfig+0x1b8>)
 80017a8:	4313      	orrs	r3, r2
 80017aa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80017ac:	f7fe ff46 	bl	800063c <HAL_GetTick>
 80017b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017b2:	e00a      	b.n	80017ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017b4:	f7fe ff42 	bl	800063c <HAL_GetTick>
 80017b8:	4602      	mov	r2, r0
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	1ad3      	subs	r3, r2, r3
 80017be:	f241 3288 	movw	r2, #5000	; 0x1388
 80017c2:	4293      	cmp	r3, r2
 80017c4:	d901      	bls.n	80017ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80017c6:	2303      	movs	r3, #3
 80017c8:	e04d      	b.n	8001866 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017ca:	4b2a      	ldr	r3, [pc, #168]	; (8001874 <HAL_RCC_ClockConfig+0x1b8>)
 80017cc:	689b      	ldr	r3, [r3, #8]
 80017ce:	f003 020c 	and.w	r2, r3, #12
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	685b      	ldr	r3, [r3, #4]
 80017d6:	009b      	lsls	r3, r3, #2
 80017d8:	429a      	cmp	r2, r3
 80017da:	d1eb      	bne.n	80017b4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80017dc:	4b24      	ldr	r3, [pc, #144]	; (8001870 <HAL_RCC_ClockConfig+0x1b4>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	f003 030f 	and.w	r3, r3, #15
 80017e4:	683a      	ldr	r2, [r7, #0]
 80017e6:	429a      	cmp	r2, r3
 80017e8:	d20c      	bcs.n	8001804 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017ea:	4b21      	ldr	r3, [pc, #132]	; (8001870 <HAL_RCC_ClockConfig+0x1b4>)
 80017ec:	683a      	ldr	r2, [r7, #0]
 80017ee:	b2d2      	uxtb	r2, r2
 80017f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017f2:	4b1f      	ldr	r3, [pc, #124]	; (8001870 <HAL_RCC_ClockConfig+0x1b4>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f003 030f 	and.w	r3, r3, #15
 80017fa:	683a      	ldr	r2, [r7, #0]
 80017fc:	429a      	cmp	r2, r3
 80017fe:	d001      	beq.n	8001804 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001800:	2301      	movs	r3, #1
 8001802:	e030      	b.n	8001866 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f003 0304 	and.w	r3, r3, #4
 800180c:	2b00      	cmp	r3, #0
 800180e:	d008      	beq.n	8001822 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001810:	4b18      	ldr	r3, [pc, #96]	; (8001874 <HAL_RCC_ClockConfig+0x1b8>)
 8001812:	689b      	ldr	r3, [r3, #8]
 8001814:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	68db      	ldr	r3, [r3, #12]
 800181c:	4915      	ldr	r1, [pc, #84]	; (8001874 <HAL_RCC_ClockConfig+0x1b8>)
 800181e:	4313      	orrs	r3, r2
 8001820:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f003 0308 	and.w	r3, r3, #8
 800182a:	2b00      	cmp	r3, #0
 800182c:	d009      	beq.n	8001842 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800182e:	4b11      	ldr	r3, [pc, #68]	; (8001874 <HAL_RCC_ClockConfig+0x1b8>)
 8001830:	689b      	ldr	r3, [r3, #8]
 8001832:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	691b      	ldr	r3, [r3, #16]
 800183a:	00db      	lsls	r3, r3, #3
 800183c:	490d      	ldr	r1, [pc, #52]	; (8001874 <HAL_RCC_ClockConfig+0x1b8>)
 800183e:	4313      	orrs	r3, r2
 8001840:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001842:	f000 f81d 	bl	8001880 <HAL_RCC_GetSysClockFreq>
 8001846:	4601      	mov	r1, r0
 8001848:	4b0a      	ldr	r3, [pc, #40]	; (8001874 <HAL_RCC_ClockConfig+0x1b8>)
 800184a:	689b      	ldr	r3, [r3, #8]
 800184c:	091b      	lsrs	r3, r3, #4
 800184e:	f003 030f 	and.w	r3, r3, #15
 8001852:	4a09      	ldr	r2, [pc, #36]	; (8001878 <HAL_RCC_ClockConfig+0x1bc>)
 8001854:	5cd3      	ldrb	r3, [r2, r3]
 8001856:	fa21 f303 	lsr.w	r3, r1, r3
 800185a:	4a08      	ldr	r2, [pc, #32]	; (800187c <HAL_RCC_ClockConfig+0x1c0>)
 800185c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 800185e:	2000      	movs	r0, #0
 8001860:	f7fe fea8 	bl	80005b4 <HAL_InitTick>

  return HAL_OK;
 8001864:	2300      	movs	r3, #0
}
 8001866:	4618      	mov	r0, r3
 8001868:	3710      	adds	r7, #16
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	40023c00 	.word	0x40023c00
 8001874:	40023800 	.word	0x40023800
 8001878:	08003a4c 	.word	0x08003a4c
 800187c:	20000008 	.word	0x20000008

08001880 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001880:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001882:	b085      	sub	sp, #20
 8001884:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001886:	2300      	movs	r3, #0
 8001888:	607b      	str	r3, [r7, #4]
 800188a:	2300      	movs	r3, #0
 800188c:	60fb      	str	r3, [r7, #12]
 800188e:	2300      	movs	r3, #0
 8001890:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001892:	2300      	movs	r3, #0
 8001894:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001896:	4b50      	ldr	r3, [pc, #320]	; (80019d8 <HAL_RCC_GetSysClockFreq+0x158>)
 8001898:	689b      	ldr	r3, [r3, #8]
 800189a:	f003 030c 	and.w	r3, r3, #12
 800189e:	2b04      	cmp	r3, #4
 80018a0:	d007      	beq.n	80018b2 <HAL_RCC_GetSysClockFreq+0x32>
 80018a2:	2b08      	cmp	r3, #8
 80018a4:	d008      	beq.n	80018b8 <HAL_RCC_GetSysClockFreq+0x38>
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	f040 808d 	bne.w	80019c6 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80018ac:	4b4b      	ldr	r3, [pc, #300]	; (80019dc <HAL_RCC_GetSysClockFreq+0x15c>)
 80018ae:	60bb      	str	r3, [r7, #8]
       break;
 80018b0:	e08c      	b.n	80019cc <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80018b2:	4b4b      	ldr	r3, [pc, #300]	; (80019e0 <HAL_RCC_GetSysClockFreq+0x160>)
 80018b4:	60bb      	str	r3, [r7, #8]
      break;
 80018b6:	e089      	b.n	80019cc <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80018b8:	4b47      	ldr	r3, [pc, #284]	; (80019d8 <HAL_RCC_GetSysClockFreq+0x158>)
 80018ba:	685b      	ldr	r3, [r3, #4]
 80018bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80018c0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80018c2:	4b45      	ldr	r3, [pc, #276]	; (80019d8 <HAL_RCC_GetSysClockFreq+0x158>)
 80018c4:	685b      	ldr	r3, [r3, #4]
 80018c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d023      	beq.n	8001916 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018ce:	4b42      	ldr	r3, [pc, #264]	; (80019d8 <HAL_RCC_GetSysClockFreq+0x158>)
 80018d0:	685b      	ldr	r3, [r3, #4]
 80018d2:	099b      	lsrs	r3, r3, #6
 80018d4:	f04f 0400 	mov.w	r4, #0
 80018d8:	f240 11ff 	movw	r1, #511	; 0x1ff
 80018dc:	f04f 0200 	mov.w	r2, #0
 80018e0:	ea03 0501 	and.w	r5, r3, r1
 80018e4:	ea04 0602 	and.w	r6, r4, r2
 80018e8:	4a3d      	ldr	r2, [pc, #244]	; (80019e0 <HAL_RCC_GetSysClockFreq+0x160>)
 80018ea:	fb02 f106 	mul.w	r1, r2, r6
 80018ee:	2200      	movs	r2, #0
 80018f0:	fb02 f205 	mul.w	r2, r2, r5
 80018f4:	440a      	add	r2, r1
 80018f6:	493a      	ldr	r1, [pc, #232]	; (80019e0 <HAL_RCC_GetSysClockFreq+0x160>)
 80018f8:	fba5 0101 	umull	r0, r1, r5, r1
 80018fc:	1853      	adds	r3, r2, r1
 80018fe:	4619      	mov	r1, r3
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	f04f 0400 	mov.w	r4, #0
 8001906:	461a      	mov	r2, r3
 8001908:	4623      	mov	r3, r4
 800190a:	f7fe fcb1 	bl	8000270 <__aeabi_uldivmod>
 800190e:	4603      	mov	r3, r0
 8001910:	460c      	mov	r4, r1
 8001912:	60fb      	str	r3, [r7, #12]
 8001914:	e049      	b.n	80019aa <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001916:	4b30      	ldr	r3, [pc, #192]	; (80019d8 <HAL_RCC_GetSysClockFreq+0x158>)
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	099b      	lsrs	r3, r3, #6
 800191c:	f04f 0400 	mov.w	r4, #0
 8001920:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001924:	f04f 0200 	mov.w	r2, #0
 8001928:	ea03 0501 	and.w	r5, r3, r1
 800192c:	ea04 0602 	and.w	r6, r4, r2
 8001930:	4629      	mov	r1, r5
 8001932:	4632      	mov	r2, r6
 8001934:	f04f 0300 	mov.w	r3, #0
 8001938:	f04f 0400 	mov.w	r4, #0
 800193c:	0154      	lsls	r4, r2, #5
 800193e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001942:	014b      	lsls	r3, r1, #5
 8001944:	4619      	mov	r1, r3
 8001946:	4622      	mov	r2, r4
 8001948:	1b49      	subs	r1, r1, r5
 800194a:	eb62 0206 	sbc.w	r2, r2, r6
 800194e:	f04f 0300 	mov.w	r3, #0
 8001952:	f04f 0400 	mov.w	r4, #0
 8001956:	0194      	lsls	r4, r2, #6
 8001958:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800195c:	018b      	lsls	r3, r1, #6
 800195e:	1a5b      	subs	r3, r3, r1
 8001960:	eb64 0402 	sbc.w	r4, r4, r2
 8001964:	f04f 0100 	mov.w	r1, #0
 8001968:	f04f 0200 	mov.w	r2, #0
 800196c:	00e2      	lsls	r2, r4, #3
 800196e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001972:	00d9      	lsls	r1, r3, #3
 8001974:	460b      	mov	r3, r1
 8001976:	4614      	mov	r4, r2
 8001978:	195b      	adds	r3, r3, r5
 800197a:	eb44 0406 	adc.w	r4, r4, r6
 800197e:	f04f 0100 	mov.w	r1, #0
 8001982:	f04f 0200 	mov.w	r2, #0
 8001986:	02a2      	lsls	r2, r4, #10
 8001988:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800198c:	0299      	lsls	r1, r3, #10
 800198e:	460b      	mov	r3, r1
 8001990:	4614      	mov	r4, r2
 8001992:	4618      	mov	r0, r3
 8001994:	4621      	mov	r1, r4
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	f04f 0400 	mov.w	r4, #0
 800199c:	461a      	mov	r2, r3
 800199e:	4623      	mov	r3, r4
 80019a0:	f7fe fc66 	bl	8000270 <__aeabi_uldivmod>
 80019a4:	4603      	mov	r3, r0
 80019a6:	460c      	mov	r4, r1
 80019a8:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80019aa:	4b0b      	ldr	r3, [pc, #44]	; (80019d8 <HAL_RCC_GetSysClockFreq+0x158>)
 80019ac:	685b      	ldr	r3, [r3, #4]
 80019ae:	0c1b      	lsrs	r3, r3, #16
 80019b0:	f003 0303 	and.w	r3, r3, #3
 80019b4:	3301      	adds	r3, #1
 80019b6:	005b      	lsls	r3, r3, #1
 80019b8:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80019ba:	68fa      	ldr	r2, [r7, #12]
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	fbb2 f3f3 	udiv	r3, r2, r3
 80019c2:	60bb      	str	r3, [r7, #8]
      break;
 80019c4:	e002      	b.n	80019cc <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80019c6:	4b05      	ldr	r3, [pc, #20]	; (80019dc <HAL_RCC_GetSysClockFreq+0x15c>)
 80019c8:	60bb      	str	r3, [r7, #8]
      break;
 80019ca:	bf00      	nop
    }
  }
  return sysclockfreq;
 80019cc:	68bb      	ldr	r3, [r7, #8]
}
 80019ce:	4618      	mov	r0, r3
 80019d0:	3714      	adds	r7, #20
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80019d6:	bf00      	nop
 80019d8:	40023800 	.word	0x40023800
 80019dc:	00f42400 	.word	0x00f42400
 80019e0:	017d7840 	.word	0x017d7840

080019e4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b082      	sub	sp, #8
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d101      	bne.n	80019f6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80019f2:	2301      	movs	r3, #1
 80019f4:	e056      	b.n	8001aa4 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	2200      	movs	r2, #0
 80019fa:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001a02:	b2db      	uxtb	r3, r3
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d106      	bne.n	8001a16 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001a10:	6878      	ldr	r0, [r7, #4]
 8001a12:	f000 fdff 	bl	8002614 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	2202      	movs	r2, #2
 8001a1a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	681a      	ldr	r2, [r3, #0]
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001a2c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	685a      	ldr	r2, [r3, #4]
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	689b      	ldr	r3, [r3, #8]
 8001a36:	431a      	orrs	r2, r3
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	68db      	ldr	r3, [r3, #12]
 8001a3c:	431a      	orrs	r2, r3
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	691b      	ldr	r3, [r3, #16]
 8001a42:	431a      	orrs	r2, r3
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	695b      	ldr	r3, [r3, #20]
 8001a48:	431a      	orrs	r2, r3
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	699b      	ldr	r3, [r3, #24]
 8001a4e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001a52:	431a      	orrs	r2, r3
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	69db      	ldr	r3, [r3, #28]
 8001a58:	431a      	orrs	r2, r3
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6a1b      	ldr	r3, [r3, #32]
 8001a5e:	ea42 0103 	orr.w	r1, r2, r3
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	430a      	orrs	r2, r1
 8001a6c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	699b      	ldr	r3, [r3, #24]
 8001a72:	0c1b      	lsrs	r3, r3, #16
 8001a74:	f003 0104 	and.w	r1, r3, #4
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	430a      	orrs	r2, r1
 8001a82:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	69da      	ldr	r2, [r3, #28]
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001a92:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	2200      	movs	r2, #0
 8001a98:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	2201      	movs	r2, #1
 8001a9e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8001aa2:	2300      	movs	r3, #0
}
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	3708      	adds	r7, #8
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd80      	pop	{r7, pc}

08001aac <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b088      	sub	sp, #32
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	60f8      	str	r0, [r7, #12]
 8001ab4:	60b9      	str	r1, [r7, #8]
 8001ab6:	603b      	str	r3, [r7, #0]
 8001ab8:	4613      	mov	r3, r2
 8001aba:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001abc:	2300      	movs	r3, #0
 8001abe:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001ac6:	2b01      	cmp	r3, #1
 8001ac8:	d101      	bne.n	8001ace <HAL_SPI_Transmit+0x22>
 8001aca:	2302      	movs	r3, #2
 8001acc:	e11e      	b.n	8001d0c <HAL_SPI_Transmit+0x260>
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	2201      	movs	r2, #1
 8001ad2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001ad6:	f7fe fdb1 	bl	800063c <HAL_GetTick>
 8001ada:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8001adc:	88fb      	ldrh	r3, [r7, #6]
 8001ade:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001ae6:	b2db      	uxtb	r3, r3
 8001ae8:	2b01      	cmp	r3, #1
 8001aea:	d002      	beq.n	8001af2 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8001aec:	2302      	movs	r3, #2
 8001aee:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001af0:	e103      	b.n	8001cfa <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8001af2:	68bb      	ldr	r3, [r7, #8]
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d002      	beq.n	8001afe <HAL_SPI_Transmit+0x52>
 8001af8:	88fb      	ldrh	r3, [r7, #6]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d102      	bne.n	8001b04 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8001afe:	2301      	movs	r3, #1
 8001b00:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001b02:	e0fa      	b.n	8001cfa <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	2203      	movs	r2, #3
 8001b08:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	2200      	movs	r2, #0
 8001b10:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	68ba      	ldr	r2, [r7, #8]
 8001b16:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	88fa      	ldrh	r2, [r7, #6]
 8001b1c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	88fa      	ldrh	r2, [r7, #6]
 8001b22:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	2200      	movs	r2, #0
 8001b28:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	2200      	movs	r2, #0
 8001b34:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	2200      	movs	r2, #0
 8001b3a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	2200      	movs	r2, #0
 8001b40:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	689b      	ldr	r3, [r3, #8]
 8001b46:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001b4a:	d107      	bne.n	8001b5c <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	681a      	ldr	r2, [r3, #0]
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001b5a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b66:	2b40      	cmp	r3, #64	; 0x40
 8001b68:	d007      	beq.n	8001b7a <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	681a      	ldr	r2, [r3, #0]
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001b78:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	68db      	ldr	r3, [r3, #12]
 8001b7e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001b82:	d14b      	bne.n	8001c1c <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d002      	beq.n	8001b92 <HAL_SPI_Transmit+0xe6>
 8001b8c:	8afb      	ldrh	r3, [r7, #22]
 8001b8e:	2b01      	cmp	r3, #1
 8001b90:	d13e      	bne.n	8001c10 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b96:	881a      	ldrh	r2, [r3, #0]
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ba2:	1c9a      	adds	r2, r3, #2
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001bac:	b29b      	uxth	r3, r3
 8001bae:	3b01      	subs	r3, #1
 8001bb0:	b29a      	uxth	r2, r3
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8001bb6:	e02b      	b.n	8001c10 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	689b      	ldr	r3, [r3, #8]
 8001bbe:	f003 0302 	and.w	r3, r3, #2
 8001bc2:	2b02      	cmp	r3, #2
 8001bc4:	d112      	bne.n	8001bec <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bca:	881a      	ldrh	r2, [r3, #0]
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bd6:	1c9a      	adds	r2, r3, #2
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001be0:	b29b      	uxth	r3, r3
 8001be2:	3b01      	subs	r3, #1
 8001be4:	b29a      	uxth	r2, r3
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	86da      	strh	r2, [r3, #54]	; 0x36
 8001bea:	e011      	b.n	8001c10 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001bec:	f7fe fd26 	bl	800063c <HAL_GetTick>
 8001bf0:	4602      	mov	r2, r0
 8001bf2:	69bb      	ldr	r3, [r7, #24]
 8001bf4:	1ad3      	subs	r3, r2, r3
 8001bf6:	683a      	ldr	r2, [r7, #0]
 8001bf8:	429a      	cmp	r2, r3
 8001bfa:	d803      	bhi.n	8001c04 <HAL_SPI_Transmit+0x158>
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001c02:	d102      	bne.n	8001c0a <HAL_SPI_Transmit+0x15e>
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d102      	bne.n	8001c10 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8001c0a:	2303      	movs	r3, #3
 8001c0c:	77fb      	strb	r3, [r7, #31]
          goto error;
 8001c0e:	e074      	b.n	8001cfa <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001c14:	b29b      	uxth	r3, r3
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d1ce      	bne.n	8001bb8 <HAL_SPI_Transmit+0x10c>
 8001c1a:	e04c      	b.n	8001cb6 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d002      	beq.n	8001c2a <HAL_SPI_Transmit+0x17e>
 8001c24:	8afb      	ldrh	r3, [r7, #22]
 8001c26:	2b01      	cmp	r3, #1
 8001c28:	d140      	bne.n	8001cac <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	330c      	adds	r3, #12
 8001c34:	7812      	ldrb	r2, [r2, #0]
 8001c36:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c3c:	1c5a      	adds	r2, r3, #1
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001c46:	b29b      	uxth	r3, r3
 8001c48:	3b01      	subs	r3, #1
 8001c4a:	b29a      	uxth	r2, r3
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8001c50:	e02c      	b.n	8001cac <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	689b      	ldr	r3, [r3, #8]
 8001c58:	f003 0302 	and.w	r3, r3, #2
 8001c5c:	2b02      	cmp	r3, #2
 8001c5e:	d113      	bne.n	8001c88 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	330c      	adds	r3, #12
 8001c6a:	7812      	ldrb	r2, [r2, #0]
 8001c6c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c72:	1c5a      	adds	r2, r3, #1
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001c7c:	b29b      	uxth	r3, r3
 8001c7e:	3b01      	subs	r3, #1
 8001c80:	b29a      	uxth	r2, r3
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	86da      	strh	r2, [r3, #54]	; 0x36
 8001c86:	e011      	b.n	8001cac <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001c88:	f7fe fcd8 	bl	800063c <HAL_GetTick>
 8001c8c:	4602      	mov	r2, r0
 8001c8e:	69bb      	ldr	r3, [r7, #24]
 8001c90:	1ad3      	subs	r3, r2, r3
 8001c92:	683a      	ldr	r2, [r7, #0]
 8001c94:	429a      	cmp	r2, r3
 8001c96:	d803      	bhi.n	8001ca0 <HAL_SPI_Transmit+0x1f4>
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001c9e:	d102      	bne.n	8001ca6 <HAL_SPI_Transmit+0x1fa>
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d102      	bne.n	8001cac <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8001ca6:	2303      	movs	r3, #3
 8001ca8:	77fb      	strb	r3, [r7, #31]
          goto error;
 8001caa:	e026      	b.n	8001cfa <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001cb0:	b29b      	uxth	r3, r3
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d1cd      	bne.n	8001c52 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001cb6:	69ba      	ldr	r2, [r7, #24]
 8001cb8:	6839      	ldr	r1, [r7, #0]
 8001cba:	68f8      	ldr	r0, [r7, #12]
 8001cbc:	f000 f894 	bl	8001de8 <SPI_EndRxTxTransaction>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d002      	beq.n	8001ccc <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	2220      	movs	r2, #32
 8001cca:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	689b      	ldr	r3, [r3, #8]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d10a      	bne.n	8001cea <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	613b      	str	r3, [r7, #16]
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	68db      	ldr	r3, [r3, #12]
 8001cde:	613b      	str	r3, [r7, #16]
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	689b      	ldr	r3, [r3, #8]
 8001ce6:	613b      	str	r3, [r7, #16]
 8001ce8:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d002      	beq.n	8001cf8 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	77fb      	strb	r3, [r7, #31]
 8001cf6:	e000      	b.n	8001cfa <HAL_SPI_Transmit+0x24e>
  }

error:
 8001cf8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	2201      	movs	r2, #1
 8001cfe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	2200      	movs	r2, #0
 8001d06:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8001d0a:	7ffb      	ldrb	r3, [r7, #31]
}
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	3720      	adds	r7, #32
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd80      	pop	{r7, pc}

08001d14 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b084      	sub	sp, #16
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	60f8      	str	r0, [r7, #12]
 8001d1c:	60b9      	str	r1, [r7, #8]
 8001d1e:	603b      	str	r3, [r7, #0]
 8001d20:	4613      	mov	r3, r2
 8001d22:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001d24:	e04c      	b.n	8001dc0 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001d2c:	d048      	beq.n	8001dc0 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8001d2e:	f7fe fc85 	bl	800063c <HAL_GetTick>
 8001d32:	4602      	mov	r2, r0
 8001d34:	69bb      	ldr	r3, [r7, #24]
 8001d36:	1ad3      	subs	r3, r2, r3
 8001d38:	683a      	ldr	r2, [r7, #0]
 8001d3a:	429a      	cmp	r2, r3
 8001d3c:	d902      	bls.n	8001d44 <SPI_WaitFlagStateUntilTimeout+0x30>
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d13d      	bne.n	8001dc0 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	685a      	ldr	r2, [r3, #4]
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8001d52:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001d5c:	d111      	bne.n	8001d82 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	689b      	ldr	r3, [r3, #8]
 8001d62:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001d66:	d004      	beq.n	8001d72 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	689b      	ldr	r3, [r3, #8]
 8001d6c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d70:	d107      	bne.n	8001d82 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	681a      	ldr	r2, [r3, #0]
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001d80:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d86:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001d8a:	d10f      	bne.n	8001dac <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	681a      	ldr	r2, [r3, #0]
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001d9a:	601a      	str	r2, [r3, #0]
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	681a      	ldr	r2, [r3, #0]
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001daa:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	2201      	movs	r2, #1
 8001db0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	2200      	movs	r2, #0
 8001db8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8001dbc:	2303      	movs	r3, #3
 8001dbe:	e00f      	b.n	8001de0 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	689a      	ldr	r2, [r3, #8]
 8001dc6:	68bb      	ldr	r3, [r7, #8]
 8001dc8:	4013      	ands	r3, r2
 8001dca:	68ba      	ldr	r2, [r7, #8]
 8001dcc:	429a      	cmp	r2, r3
 8001dce:	bf0c      	ite	eq
 8001dd0:	2301      	moveq	r3, #1
 8001dd2:	2300      	movne	r3, #0
 8001dd4:	b2db      	uxtb	r3, r3
 8001dd6:	461a      	mov	r2, r3
 8001dd8:	79fb      	ldrb	r3, [r7, #7]
 8001dda:	429a      	cmp	r2, r3
 8001ddc:	d1a3      	bne.n	8001d26 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8001dde:	2300      	movs	r3, #0
}
 8001de0:	4618      	mov	r0, r3
 8001de2:	3710      	adds	r7, #16
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}

08001de8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b088      	sub	sp, #32
 8001dec:	af02      	add	r7, sp, #8
 8001dee:	60f8      	str	r0, [r7, #12]
 8001df0:	60b9      	str	r1, [r7, #8]
 8001df2:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8001df4:	4b1b      	ldr	r3, [pc, #108]	; (8001e64 <SPI_EndRxTxTransaction+0x7c>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4a1b      	ldr	r2, [pc, #108]	; (8001e68 <SPI_EndRxTxTransaction+0x80>)
 8001dfa:	fba2 2303 	umull	r2, r3, r2, r3
 8001dfe:	0d5b      	lsrs	r3, r3, #21
 8001e00:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001e04:	fb02 f303 	mul.w	r3, r2, r3
 8001e08:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001e12:	d112      	bne.n	8001e3a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	9300      	str	r3, [sp, #0]
 8001e18:	68bb      	ldr	r3, [r7, #8]
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	2180      	movs	r1, #128	; 0x80
 8001e1e:	68f8      	ldr	r0, [r7, #12]
 8001e20:	f7ff ff78 	bl	8001d14 <SPI_WaitFlagStateUntilTimeout>
 8001e24:	4603      	mov	r3, r0
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d016      	beq.n	8001e58 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e2e:	f043 0220 	orr.w	r2, r3, #32
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8001e36:	2303      	movs	r3, #3
 8001e38:	e00f      	b.n	8001e5a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8001e3a:	697b      	ldr	r3, [r7, #20]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d00a      	beq.n	8001e56 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8001e40:	697b      	ldr	r3, [r7, #20]
 8001e42:	3b01      	subs	r3, #1
 8001e44:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e50:	2b80      	cmp	r3, #128	; 0x80
 8001e52:	d0f2      	beq.n	8001e3a <SPI_EndRxTxTransaction+0x52>
 8001e54:	e000      	b.n	8001e58 <SPI_EndRxTxTransaction+0x70>
        break;
 8001e56:	bf00      	nop
  }

  return HAL_OK;
 8001e58:	2300      	movs	r3, #0
}
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	3718      	adds	r7, #24
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	20000008 	.word	0x20000008
 8001e68:	165e9f81 	.word	0x165e9f81

08001e6c <pfSPI_WRITE>:
/***************************************************************************************
 * Funciones de mapeo de los pines de conexion de la pantalla
 ***************************************************************************************/

ST7735_tenErrCode pfSPI_WRITE (U8* pu8Data, U32 u32Size)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b082      	sub	sp, #8
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
 8001e74:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&hspi1,(uint8_t *)pu8Data, u32Size, 0xFFFFFFFF);
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	b29a      	uxth	r2, r3
 8001e7a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001e7e:	6879      	ldr	r1, [r7, #4]
 8001e80:	4803      	ldr	r0, [pc, #12]	; (8001e90 <pfSPI_WRITE+0x24>)
 8001e82:	f7ff fe13 	bl	8001aac <HAL_SPI_Transmit>

	return ST7735_nenSuccess;
 8001e86:	2300      	movs	r3, #0
}
 8001e88:	4618      	mov	r0, r3
 8001e8a:	3708      	adds	r7, #8
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}
 8001e90:	200000cc 	.word	0x200000cc

08001e94 <pfTFT_CS_GPIO>:
ST7735_tenErrCode pfTFT_CS_GPIO(U8 u8State)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b082      	sub	sp, #8
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	71fb      	strb	r3, [r7, #7]

	if (0 == u8State)
 8001e9e:	79fb      	ldrb	r3, [r7, #7]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d106      	bne.n	8001eb2 <pfTFT_CS_GPIO+0x1e>
	{
		HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001eaa:	4809      	ldr	r0, [pc, #36]	; (8001ed0 <pfTFT_CS_GPIO+0x3c>)
 8001eac:	f7ff f9aa 	bl	8001204 <HAL_GPIO_WritePin>
 8001eb0:	e008      	b.n	8001ec4 <pfTFT_CS_GPIO+0x30>
	}
	else if (1 == u8State)
 8001eb2:	79fb      	ldrb	r3, [r7, #7]
 8001eb4:	2b01      	cmp	r3, #1
 8001eb6:	d105      	bne.n	8001ec4 <pfTFT_CS_GPIO+0x30>
	{
	    HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 8001eb8:	2201      	movs	r2, #1
 8001eba:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001ebe:	4804      	ldr	r0, [pc, #16]	; (8001ed0 <pfTFT_CS_GPIO+0x3c>)
 8001ec0:	f7ff f9a0 	bl	8001204 <HAL_GPIO_WritePin>
	}
	return ST7735_nenSuccess;
 8001ec4:	2300      	movs	r3, #0
}
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	3708      	adds	r7, #8
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	40020000 	.word	0x40020000

08001ed4 <pfTFT_RS_GPIO>:

ST7735_tenErrCode pfTFT_RS_GPIO(U8 u8State)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b082      	sub	sp, #8
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	4603      	mov	r3, r0
 8001edc:	71fb      	strb	r3, [r7, #7]
	if (0 == u8State)
 8001ede:	79fb      	ldrb	r3, [r7, #7]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d105      	bne.n	8001ef0 <pfTFT_RS_GPIO+0x1c>
	{
		HAL_GPIO_WritePin(TFT_RS_GPIO_Port, TFT_RS_Pin, GPIO_PIN_RESET);
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	2140      	movs	r1, #64	; 0x40
 8001ee8:	4808      	ldr	r0, [pc, #32]	; (8001f0c <pfTFT_RS_GPIO+0x38>)
 8001eea:	f7ff f98b 	bl	8001204 <HAL_GPIO_WritePin>
 8001eee:	e007      	b.n	8001f00 <pfTFT_RS_GPIO+0x2c>
	}
	else if (1 == u8State)
 8001ef0:	79fb      	ldrb	r3, [r7, #7]
 8001ef2:	2b01      	cmp	r3, #1
 8001ef4:	d104      	bne.n	8001f00 <pfTFT_RS_GPIO+0x2c>
	{
	    HAL_GPIO_WritePin(TFT_RS_GPIO_Port, TFT_RS_Pin, GPIO_PIN_SET);
 8001ef6:	2201      	movs	r2, #1
 8001ef8:	2140      	movs	r1, #64	; 0x40
 8001efa:	4804      	ldr	r0, [pc, #16]	; (8001f0c <pfTFT_RS_GPIO+0x38>)
 8001efc:	f7ff f982 	bl	8001204 <HAL_GPIO_WritePin>
	}
	return ST7735_nenSuccess;
 8001f00:	2300      	movs	r3, #0
}
 8001f02:	4618      	mov	r0, r3
 8001f04:	3708      	adds	r7, #8
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	40020c00 	.word	0x40020c00

08001f10 <pfTFT_RESET_GPIO>:

ST7735_tenErrCode pfTFT_RESET_GPIO(U8 u8state)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b082      	sub	sp, #8
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	4603      	mov	r3, r0
 8001f18:	71fb      	strb	r3, [r7, #7]
	if (0 == u8state)
 8001f1a:	79fb      	ldrb	r3, [r7, #7]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d105      	bne.n	8001f2c <pfTFT_RESET_GPIO+0x1c>
	{
		HAL_GPIO_WritePin(TFT_Reset_GPIO_Port, TFT_Reset_Pin, GPIO_PIN_RESET);
 8001f20:	2200      	movs	r2, #0
 8001f22:	2180      	movs	r1, #128	; 0x80
 8001f24:	4808      	ldr	r0, [pc, #32]	; (8001f48 <pfTFT_RESET_GPIO+0x38>)
 8001f26:	f7ff f96d 	bl	8001204 <HAL_GPIO_WritePin>
 8001f2a:	e007      	b.n	8001f3c <pfTFT_RESET_GPIO+0x2c>
	}
	else if (1 == u8state)
 8001f2c:	79fb      	ldrb	r3, [r7, #7]
 8001f2e:	2b01      	cmp	r3, #1
 8001f30:	d104      	bne.n	8001f3c <pfTFT_RESET_GPIO+0x2c>
	{
	    HAL_GPIO_WritePin(TFT_Reset_GPIO_Port, TFT_Reset_Pin, GPIO_PIN_SET);
 8001f32:	2201      	movs	r2, #1
 8001f34:	2180      	movs	r1, #128	; 0x80
 8001f36:	4804      	ldr	r0, [pc, #16]	; (8001f48 <pfTFT_RESET_GPIO+0x38>)
 8001f38:	f7ff f964 	bl	8001204 <HAL_GPIO_WritePin>
	}
	return ST7735_nenSuccess;
 8001f3c:	2300      	movs	r3, #0
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	3708      	adds	r7, #8
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	40020c00 	.word	0x40020c00

08001f4c <pfTFT_BACKLIGHT_GPIO>:
ST7735_tenErrCode pfTFT_BACKLIGHT_GPIO(U8 u8state){
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b082      	sub	sp, #8
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	4603      	mov	r3, r0
 8001f54:	71fb      	strb	r3, [r7, #7]
	if( 0==u8state ){
 8001f56:	79fb      	ldrb	r3, [r7, #7]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d105      	bne.n	8001f68 <pfTFT_BACKLIGHT_GPIO+0x1c>
		HAL_GPIO_WritePin(TFT_BckLight_GPIO_Port, TFT_BckLight_Pin, GPIO_PIN_RESET);
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	2180      	movs	r1, #128	; 0x80
 8001f60:	4808      	ldr	r0, [pc, #32]	; (8001f84 <pfTFT_BACKLIGHT_GPIO+0x38>)
 8001f62:	f7ff f94f 	bl	8001204 <HAL_GPIO_WritePin>
 8001f66:	e007      	b.n	8001f78 <pfTFT_BACKLIGHT_GPIO+0x2c>
	}else if( 1== u8state ){
 8001f68:	79fb      	ldrb	r3, [r7, #7]
 8001f6a:	2b01      	cmp	r3, #1
 8001f6c:	d104      	bne.n	8001f78 <pfTFT_BACKLIGHT_GPIO+0x2c>
		HAL_GPIO_WritePin(TFT_BckLight_GPIO_Port, TFT_BckLight_Pin, GPIO_PIN_SET);
 8001f6e:	2201      	movs	r2, #1
 8001f70:	2180      	movs	r1, #128	; 0x80
 8001f72:	4804      	ldr	r0, [pc, #16]	; (8001f84 <pfTFT_BACKLIGHT_GPIO+0x38>)
 8001f74:	f7ff f946 	bl	8001204 <HAL_GPIO_WritePin>
	}

	return ST7735_nenSuccess;
 8001f78:	2300      	movs	r3, #0
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	3708      	adds	r7, #8
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	40020000 	.word	0x40020000

08001f88 <pfDELAY_MS>:

ST7735_tenErrCode pfDELAY_MS(U32 u32Delay)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b082      	sub	sp, #8
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
	HAL_Delay(u32Delay);
 8001f90:	6878      	ldr	r0, [r7, #4]
 8001f92:	f7fe fb5f 	bl	8000654 <HAL_Delay>
	return ST7735_nenSuccess;
 8001f96:	2300      	movs	r3, #0
}
 8001f98:	4618      	mov	r0, r3
 8001f9a:	3708      	adds	r7, #8
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bd80      	pop	{r7, pc}

08001fa0 <TFT_Init>:

ST7735_tenErrCode TFT_Init(U8 Orientation){
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b082      	sub	sp, #8
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	71fb      	strb	r3, [r7, #7]
	stOphyraBSP.DELAY_MS           = pfDELAY_MS;
 8001faa:	4b0d      	ldr	r3, [pc, #52]	; (8001fe0 <TFT_Init+0x40>)
 8001fac:	4a0d      	ldr	r2, [pc, #52]	; (8001fe4 <TFT_Init+0x44>)
 8001fae:	611a      	str	r2, [r3, #16]
	stOphyraBSP.SPI_WRITE          = pfSPI_WRITE;
 8001fb0:	4b0b      	ldr	r3, [pc, #44]	; (8001fe0 <TFT_Init+0x40>)
 8001fb2:	4a0d      	ldr	r2, [pc, #52]	; (8001fe8 <TFT_Init+0x48>)
 8001fb4:	601a      	str	r2, [r3, #0]
	stOphyraBSP.TFT_CS_GPIO        = pfTFT_CS_GPIO;
 8001fb6:	4b0a      	ldr	r3, [pc, #40]	; (8001fe0 <TFT_Init+0x40>)
 8001fb8:	4a0c      	ldr	r2, [pc, #48]	; (8001fec <TFT_Init+0x4c>)
 8001fba:	605a      	str	r2, [r3, #4]
	stOphyraBSP.TFT_RESET_GPIO     = pfTFT_RESET_GPIO;
 8001fbc:	4b08      	ldr	r3, [pc, #32]	; (8001fe0 <TFT_Init+0x40>)
 8001fbe:	4a0c      	ldr	r2, [pc, #48]	; (8001ff0 <TFT_Init+0x50>)
 8001fc0:	60da      	str	r2, [r3, #12]
	stOphyraBSP.TFT_RS_GPIO        = pfTFT_RS_GPIO;
 8001fc2:	4b07      	ldr	r3, [pc, #28]	; (8001fe0 <TFT_Init+0x40>)
 8001fc4:	4a0b      	ldr	r2, [pc, #44]	; (8001ff4 <TFT_Init+0x54>)
 8001fc6:	609a      	str	r2, [r3, #8]
	ST7735_enRegisterBSP(&stOphyraBSP);
 8001fc8:	4805      	ldr	r0, [pc, #20]	; (8001fe0 <TFT_Init+0x40>)
 8001fca:	f000 fddb 	bl	8002b84 <ST7735_enRegisterBSP>
	ST7735_enInit(Orientation);
 8001fce:	79fb      	ldrb	r3, [r7, #7]
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f000 fc49 	bl	8002868 <ST7735_enInit>

	return ST7735_nenSuccess;
 8001fd6:	2300      	movs	r3, #0
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	3708      	adds	r7, #8
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}
 8001fe0:	200000a0 	.word	0x200000a0
 8001fe4:	08001f89 	.word	0x08001f89
 8001fe8:	08001e6d 	.word	0x08001e6d
 8001fec:	08001e95 	.word	0x08001e95
 8001ff0:	08001f11 	.word	0x08001f11
 8001ff4:	08001ed5 	.word	0x08001ed5

08001ff8 <TFT_PrintStr>:

/***************************************************************************************
 * Funciones que utilizan la librera Driver_ST7735.a
 ***************************************************************************************/
ST7735_tenErrCode TFT_PrintStr(U8 XCursor, U8 YCursor, CHAR *pchString, U32 StrColour, U32 StrBkColour){
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b084      	sub	sp, #16
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	60ba      	str	r2, [r7, #8]
 8002000:	607b      	str	r3, [r7, #4]
 8002002:	4603      	mov	r3, r0
 8002004:	73fb      	strb	r3, [r7, #15]
 8002006:	460b      	mov	r3, r1
 8002008:	73bb      	strb	r3, [r7, #14]
	stStrDesc.u8XCursor = XCursor;
 800200a:	4a0b      	ldr	r2, [pc, #44]	; (8002038 <TFT_PrintStr+0x40>)
 800200c:	7bfb      	ldrb	r3, [r7, #15]
 800200e:	7013      	strb	r3, [r2, #0]
	stStrDesc.u8Ycursor = YCursor;
 8002010:	4a09      	ldr	r2, [pc, #36]	; (8002038 <TFT_PrintStr+0x40>)
 8002012:	7bbb      	ldrb	r3, [r7, #14]
 8002014:	7053      	strb	r3, [r2, #1]
	stStrDesc.pchString = pchString;
 8002016:	4a08      	ldr	r2, [pc, #32]	; (8002038 <TFT_PrintStr+0x40>)
 8002018:	68bb      	ldr	r3, [r7, #8]
 800201a:	60d3      	str	r3, [r2, #12]
	stStrDesc.u32StrColour = StrColour;
 800201c:	4a06      	ldr	r2, [pc, #24]	; (8002038 <TFT_PrintStr+0x40>)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6053      	str	r3, [r2, #4]
	stStrDesc.u32StrBkColour = StrBkColour;
 8002022:	4a05      	ldr	r2, [pc, #20]	; (8002038 <TFT_PrintStr+0x40>)
 8002024:	69bb      	ldr	r3, [r7, #24]
 8002026:	6093      	str	r3, [r2, #8]
	ST7735_enPrintStr(&stStrDesc);
 8002028:	4803      	ldr	r0, [pc, #12]	; (8002038 <TFT_PrintStr+0x40>)
 800202a:	f000 fde1 	bl	8002bf0 <ST7735_enPrintStr>

	return ST7735_nenSuccess;
 800202e:	2300      	movs	r3, #0
}
 8002030:	4618      	mov	r0, r3
 8002032:	3710      	adds	r7, #16
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}
 8002038:	200000b4 	.word	0x200000b4

0800203c <TFT_PrintLine>:
ST7735_tenErrCode TFT_PrintLine(U8 u8X1Pos,U8 u8Y1Pos ,U8 u8X2Pos,U8 u8Y2Pos, U32 u32GeomColour){
 800203c:	b590      	push	{r4, r7, lr}
 800203e:	b083      	sub	sp, #12
 8002040:	af00      	add	r7, sp, #0
 8002042:	4604      	mov	r4, r0
 8002044:	4608      	mov	r0, r1
 8002046:	4611      	mov	r1, r2
 8002048:	461a      	mov	r2, r3
 800204a:	4623      	mov	r3, r4
 800204c:	71fb      	strb	r3, [r7, #7]
 800204e:	4603      	mov	r3, r0
 8002050:	71bb      	strb	r3, [r7, #6]
 8002052:	460b      	mov	r3, r1
 8002054:	717b      	strb	r3, [r7, #5]
 8002056:	4613      	mov	r3, r2
 8002058:	713b      	strb	r3, [r7, #4]
	stGeomDesc.u8X1Pos = u8X1Pos;
 800205a:	4a0b      	ldr	r2, [pc, #44]	; (8002088 <TFT_PrintLine+0x4c>)
 800205c:	79fb      	ldrb	r3, [r7, #7]
 800205e:	7013      	strb	r3, [r2, #0]
	stGeomDesc.u8Y1Pos = u8Y1Pos;
 8002060:	4a09      	ldr	r2, [pc, #36]	; (8002088 <TFT_PrintLine+0x4c>)
 8002062:	79bb      	ldrb	r3, [r7, #6]
 8002064:	7053      	strb	r3, [r2, #1]
	stGeomDesc.u8X2Pos = u8X2Pos;
 8002066:	4a08      	ldr	r2, [pc, #32]	; (8002088 <TFT_PrintLine+0x4c>)
 8002068:	797b      	ldrb	r3, [r7, #5]
 800206a:	7093      	strb	r3, [r2, #2]
	stGeomDesc.u8Y2Pos = u8Y2Pos;
 800206c:	4a06      	ldr	r2, [pc, #24]	; (8002088 <TFT_PrintLine+0x4c>)
 800206e:	793b      	ldrb	r3, [r7, #4]
 8002070:	70d3      	strb	r3, [r2, #3]
	stGeomDesc.u32GeomColour = u32GeomColour;
 8002072:	4a05      	ldr	r2, [pc, #20]	; (8002088 <TFT_PrintLine+0x4c>)
 8002074:	69bb      	ldr	r3, [r7, #24]
 8002076:	6053      	str	r3, [r2, #4]
	ST7735_enPrintLine(&stGeomDesc);
 8002078:	4803      	ldr	r0, [pc, #12]	; (8002088 <TFT_PrintLine+0x4c>)
 800207a:	f000 fddf 	bl	8002c3c <ST7735_enPrintLine>

	return ST7735_nenSuccess;
 800207e:	2300      	movs	r3, #0
}
 8002080:	4618      	mov	r0, r3
 8002082:	370c      	adds	r7, #12
 8002084:	46bd      	mov	sp, r7
 8002086:	bd90      	pop	{r4, r7, pc}
 8002088:	200000c4 	.word	0x200000c4

0800208c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b084      	sub	sp, #16
 8002090:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8002092:	463b      	mov	r3, r7
 8002094:	2200      	movs	r2, #0
 8002096:	601a      	str	r2, [r3, #0]
 8002098:	605a      	str	r2, [r3, #4]
 800209a:	609a      	str	r2, [r3, #8]
 800209c:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 800209e:	4b21      	ldr	r3, [pc, #132]	; (8002124 <MX_ADC1_Init+0x98>)
 80020a0:	4a21      	ldr	r2, [pc, #132]	; (8002128 <MX_ADC1_Init+0x9c>)
 80020a2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80020a4:	4b1f      	ldr	r3, [pc, #124]	; (8002124 <MX_ADC1_Init+0x98>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 80020aa:	4b1e      	ldr	r3, [pc, #120]	; (8002124 <MX_ADC1_Init+0x98>)
 80020ac:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80020b0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80020b2:	4b1c      	ldr	r3, [pc, #112]	; (8002124 <MX_ADC1_Init+0x98>)
 80020b4:	2200      	movs	r2, #0
 80020b6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80020b8:	4b1a      	ldr	r3, [pc, #104]	; (8002124 <MX_ADC1_Init+0x98>)
 80020ba:	2201      	movs	r2, #1
 80020bc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80020be:	4b19      	ldr	r3, [pc, #100]	; (8002124 <MX_ADC1_Init+0x98>)
 80020c0:	2200      	movs	r2, #0
 80020c2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80020c6:	4b17      	ldr	r3, [pc, #92]	; (8002124 <MX_ADC1_Init+0x98>)
 80020c8:	2200      	movs	r2, #0
 80020ca:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80020cc:	4b15      	ldr	r3, [pc, #84]	; (8002124 <MX_ADC1_Init+0x98>)
 80020ce:	4a17      	ldr	r2, [pc, #92]	; (800212c <MX_ADC1_Init+0xa0>)
 80020d0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80020d2:	4b14      	ldr	r3, [pc, #80]	; (8002124 <MX_ADC1_Init+0x98>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80020d8:	4b12      	ldr	r3, [pc, #72]	; (8002124 <MX_ADC1_Init+0x98>)
 80020da:	2201      	movs	r2, #1
 80020dc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80020de:	4b11      	ldr	r3, [pc, #68]	; (8002124 <MX_ADC1_Init+0x98>)
 80020e0:	2200      	movs	r2, #0
 80020e2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80020e6:	4b0f      	ldr	r3, [pc, #60]	; (8002124 <MX_ADC1_Init+0x98>)
 80020e8:	2201      	movs	r2, #1
 80020ea:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80020ec:	480d      	ldr	r0, [pc, #52]	; (8002124 <MX_ADC1_Init+0x98>)
 80020ee:	f7fe fad3 	bl	8000698 <HAL_ADC_Init>
 80020f2:	4603      	mov	r3, r0
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d001      	beq.n	80020fc <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80020f8:	f000 fa4e 	bl	8002598 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80020fc:	2300      	movs	r3, #0
 80020fe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002100:	2301      	movs	r3, #1
 8002102:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002104:	2300      	movs	r3, #0
 8002106:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002108:	463b      	mov	r3, r7
 800210a:	4619      	mov	r1, r3
 800210c:	4805      	ldr	r0, [pc, #20]	; (8002124 <MX_ADC1_Init+0x98>)
 800210e:	f7fe fbdb 	bl	80008c8 <HAL_ADC_ConfigChannel>
 8002112:	4603      	mov	r3, r0
 8002114:	2b00      	cmp	r3, #0
 8002116:	d001      	beq.n	800211c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8002118:	f000 fa3e 	bl	8002598 <Error_Handler>
  }

}
 800211c:	bf00      	nop
 800211e:	3710      	adds	r7, #16
 8002120:	46bd      	mov	sp, r7
 8002122:	bd80      	pop	{r7, pc}
 8002124:	20000124 	.word	0x20000124
 8002128:	40012000 	.word	0x40012000
 800212c:	0f000001 	.word	0x0f000001

08002130 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b08a      	sub	sp, #40	; 0x28
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002138:	f107 0314 	add.w	r3, r7, #20
 800213c:	2200      	movs	r2, #0
 800213e:	601a      	str	r2, [r3, #0]
 8002140:	605a      	str	r2, [r3, #4]
 8002142:	609a      	str	r2, [r3, #8]
 8002144:	60da      	str	r2, [r3, #12]
 8002146:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4a17      	ldr	r2, [pc, #92]	; (80021ac <HAL_ADC_MspInit+0x7c>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d127      	bne.n	80021a2 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002152:	2300      	movs	r3, #0
 8002154:	613b      	str	r3, [r7, #16]
 8002156:	4b16      	ldr	r3, [pc, #88]	; (80021b0 <HAL_ADC_MspInit+0x80>)
 8002158:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800215a:	4a15      	ldr	r2, [pc, #84]	; (80021b0 <HAL_ADC_MspInit+0x80>)
 800215c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002160:	6453      	str	r3, [r2, #68]	; 0x44
 8002162:	4b13      	ldr	r3, [pc, #76]	; (80021b0 <HAL_ADC_MspInit+0x80>)
 8002164:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002166:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800216a:	613b      	str	r3, [r7, #16]
 800216c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800216e:	2300      	movs	r3, #0
 8002170:	60fb      	str	r3, [r7, #12]
 8002172:	4b0f      	ldr	r3, [pc, #60]	; (80021b0 <HAL_ADC_MspInit+0x80>)
 8002174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002176:	4a0e      	ldr	r2, [pc, #56]	; (80021b0 <HAL_ADC_MspInit+0x80>)
 8002178:	f043 0301 	orr.w	r3, r3, #1
 800217c:	6313      	str	r3, [r2, #48]	; 0x30
 800217e:	4b0c      	ldr	r3, [pc, #48]	; (80021b0 <HAL_ADC_MspInit+0x80>)
 8002180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002182:	f003 0301 	and.w	r3, r3, #1
 8002186:	60fb      	str	r3, [r7, #12]
 8002188:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA0-WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = AUDIO_Pin;
 800218a:	2301      	movs	r3, #1
 800218c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800218e:	2303      	movs	r3, #3
 8002190:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002192:	2300      	movs	r3, #0
 8002194:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(AUDIO_GPIO_Port, &GPIO_InitStruct);
 8002196:	f107 0314 	add.w	r3, r7, #20
 800219a:	4619      	mov	r1, r3
 800219c:	4805      	ldr	r0, [pc, #20]	; (80021b4 <HAL_ADC_MspInit+0x84>)
 800219e:	f7fe fe97 	bl	8000ed0 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80021a2:	bf00      	nop
 80021a4:	3728      	adds	r7, #40	; 0x28
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	40012000 	.word	0x40012000
 80021b0:	40023800 	.word	0x40023800
 80021b4:	40020000 	.word	0x40020000

080021b8 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b08a      	sub	sp, #40	; 0x28
 80021bc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021be:	f107 0314 	add.w	r3, r7, #20
 80021c2:	2200      	movs	r2, #0
 80021c4:	601a      	str	r2, [r3, #0]
 80021c6:	605a      	str	r2, [r3, #4]
 80021c8:	609a      	str	r2, [r3, #8]
 80021ca:	60da      	str	r2, [r3, #12]
 80021cc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021ce:	2300      	movs	r3, #0
 80021d0:	613b      	str	r3, [r7, #16]
 80021d2:	4b4b      	ldr	r3, [pc, #300]	; (8002300 <MX_GPIO_Init+0x148>)
 80021d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021d6:	4a4a      	ldr	r2, [pc, #296]	; (8002300 <MX_GPIO_Init+0x148>)
 80021d8:	f043 0301 	orr.w	r3, r3, #1
 80021dc:	6313      	str	r3, [r2, #48]	; 0x30
 80021de:	4b48      	ldr	r3, [pc, #288]	; (8002300 <MX_GPIO_Init+0x148>)
 80021e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021e2:	f003 0301 	and.w	r3, r3, #1
 80021e6:	613b      	str	r3, [r7, #16]
 80021e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80021ea:	2300      	movs	r3, #0
 80021ec:	60fb      	str	r3, [r7, #12]
 80021ee:	4b44      	ldr	r3, [pc, #272]	; (8002300 <MX_GPIO_Init+0x148>)
 80021f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021f2:	4a43      	ldr	r2, [pc, #268]	; (8002300 <MX_GPIO_Init+0x148>)
 80021f4:	f043 0304 	orr.w	r3, r3, #4
 80021f8:	6313      	str	r3, [r2, #48]	; 0x30
 80021fa:	4b41      	ldr	r3, [pc, #260]	; (8002300 <MX_GPIO_Init+0x148>)
 80021fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021fe:	f003 0304 	and.w	r3, r3, #4
 8002202:	60fb      	str	r3, [r7, #12]
 8002204:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002206:	2300      	movs	r3, #0
 8002208:	60bb      	str	r3, [r7, #8]
 800220a:	4b3d      	ldr	r3, [pc, #244]	; (8002300 <MX_GPIO_Init+0x148>)
 800220c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800220e:	4a3c      	ldr	r2, [pc, #240]	; (8002300 <MX_GPIO_Init+0x148>)
 8002210:	f043 0302 	orr.w	r3, r3, #2
 8002214:	6313      	str	r3, [r2, #48]	; 0x30
 8002216:	4b3a      	ldr	r3, [pc, #232]	; (8002300 <MX_GPIO_Init+0x148>)
 8002218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800221a:	f003 0302 	and.w	r3, r3, #2
 800221e:	60bb      	str	r3, [r7, #8]
 8002220:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002222:	2300      	movs	r3, #0
 8002224:	607b      	str	r3, [r7, #4]
 8002226:	4b36      	ldr	r3, [pc, #216]	; (8002300 <MX_GPIO_Init+0x148>)
 8002228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800222a:	4a35      	ldr	r2, [pc, #212]	; (8002300 <MX_GPIO_Init+0x148>)
 800222c:	f043 0308 	orr.w	r3, r3, #8
 8002230:	6313      	str	r3, [r2, #48]	; 0x30
 8002232:	4b33      	ldr	r3, [pc, #204]	; (8002300 <MX_GPIO_Init+0x148>)
 8002234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002236:	f003 0308 	and.w	r3, r3, #8
 800223a:	607b      	str	r3, [r7, #4]
 800223c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_1_Pin|LED_2_Pin|TFT_BckLight_Pin|SPI_CS_Pin, GPIO_PIN_RESET);
 800223e:	2200      	movs	r2, #0
 8002240:	f248 018c 	movw	r1, #32908	; 0x808c
 8002244:	482f      	ldr	r0, [pc, #188]	; (8002304 <MX_GPIO_Init+0x14c>)
 8002246:	f7fe ffdd 	bl	8001204 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_3_Pin|LED_4_Pin, GPIO_PIN_RESET);
 800224a:	2200      	movs	r2, #0
 800224c:	2130      	movs	r1, #48	; 0x30
 800224e:	482e      	ldr	r0, [pc, #184]	; (8002308 <MX_GPIO_Init+0x150>)
 8002250:	f7fe ffd8 	bl	8001204 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_5_GPIO_Port, LED_5_Pin, GPIO_PIN_RESET);
 8002254:	2200      	movs	r2, #0
 8002256:	2101      	movs	r1, #1
 8002258:	482c      	ldr	r0, [pc, #176]	; (800230c <MX_GPIO_Init+0x154>)
 800225a:	f7fe ffd3 	bl	8001204 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, TFT_RS_Pin|TFT_Reset_Pin, GPIO_PIN_RESET);
 800225e:	2200      	movs	r2, #0
 8002260:	21c0      	movs	r1, #192	; 0xc0
 8002262:	482b      	ldr	r0, [pc, #172]	; (8002310 <MX_GPIO_Init+0x158>)
 8002264:	f7fe ffce 	bl	8001204 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LED_1_Pin|LED_2_Pin;
 8002268:	230c      	movs	r3, #12
 800226a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800226c:	2311      	movs	r3, #17
 800226e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002270:	2300      	movs	r3, #0
 8002272:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002274:	2302      	movs	r3, #2
 8002276:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002278:	f107 0314 	add.w	r3, r7, #20
 800227c:	4619      	mov	r1, r3
 800227e:	4821      	ldr	r0, [pc, #132]	; (8002304 <MX_GPIO_Init+0x14c>)
 8002280:	f7fe fe26 	bl	8000ed0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = TFT_BckLight_Pin|SPI_CS_Pin;
 8002284:	f248 0380 	movw	r3, #32896	; 0x8080
 8002288:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800228a:	2301      	movs	r3, #1
 800228c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800228e:	2300      	movs	r3, #0
 8002290:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002292:	2300      	movs	r3, #0
 8002294:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002296:	f107 0314 	add.w	r3, r7, #20
 800229a:	4619      	mov	r1, r3
 800229c:	4819      	ldr	r0, [pc, #100]	; (8002304 <MX_GPIO_Init+0x14c>)
 800229e:	f7fe fe17 	bl	8000ed0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = LED_3_Pin|LED_4_Pin;
 80022a2:	2330      	movs	r3, #48	; 0x30
 80022a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80022a6:	2311      	movs	r3, #17
 80022a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022aa:	2300      	movs	r3, #0
 80022ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80022ae:	2302      	movs	r3, #2
 80022b0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022b2:	f107 0314 	add.w	r3, r7, #20
 80022b6:	4619      	mov	r1, r3
 80022b8:	4813      	ldr	r0, [pc, #76]	; (8002308 <MX_GPIO_Init+0x150>)
 80022ba:	f7fe fe09 	bl	8000ed0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_5_Pin;
 80022be:	2301      	movs	r3, #1
 80022c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80022c2:	2311      	movs	r3, #17
 80022c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c6:	2300      	movs	r3, #0
 80022c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80022ca:	2302      	movs	r3, #2
 80022cc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_5_GPIO_Port, &GPIO_InitStruct);
 80022ce:	f107 0314 	add.w	r3, r7, #20
 80022d2:	4619      	mov	r1, r3
 80022d4:	480d      	ldr	r0, [pc, #52]	; (800230c <MX_GPIO_Init+0x154>)
 80022d6:	f7fe fdfb 	bl	8000ed0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = TFT_RS_Pin|TFT_Reset_Pin;
 80022da:	23c0      	movs	r3, #192	; 0xc0
 80022dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022de:	2301      	movs	r3, #1
 80022e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e2:	2300      	movs	r3, #0
 80022e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022e6:	2300      	movs	r3, #0
 80022e8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80022ea:	f107 0314 	add.w	r3, r7, #20
 80022ee:	4619      	mov	r1, r3
 80022f0:	4807      	ldr	r0, [pc, #28]	; (8002310 <MX_GPIO_Init+0x158>)
 80022f2:	f7fe fded 	bl	8000ed0 <HAL_GPIO_Init>

}
 80022f6:	bf00      	nop
 80022f8:	3728      	adds	r7, #40	; 0x28
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	40023800 	.word	0x40023800
 8002304:	40020000 	.word	0x40020000
 8002308:	40020800 	.word	0x40020800
 800230c:	40020400 	.word	0x40020400
 8002310:	40020c00 	.word	0x40020c00

08002314 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002314:	b590      	push	{r4, r7, lr}
 8002316:	b0b7      	sub	sp, #220	; 0xdc
 8002318:	af02      	add	r7, sp, #8
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800231a:	f7fe f929 	bl	8000570 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800231e:	f000 f8d1 	bl	80024c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002322:	f7ff ff49 	bl	80021b8 <MX_GPIO_Init>
  MX_ADC1_Init();
 8002326:	f7ff feb1 	bl	800208c <MX_ADC1_Init>
  MX_SPI1_Init();
 800232a:	f000 f93d 	bl	80025a8 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  U32 Color_Letra=0x0000AA;
 800232e:	23aa      	movs	r3, #170	; 0xaa
 8002330:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  U32 Color_Letra2=0x00AA00;
 8002334:	f44f 432a 	mov.w	r3, #43520	; 0xaa00
 8002338:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  CHAR bufer[20];
  U32 ColorFondo=0x000000;
 800233c:	2300      	movs	r3, #0
 800233e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  TFT_Init(0);
 8002342:	2000      	movs	r0, #0
 8002344:	f7ff fe2c 	bl	8001fa0 <TFT_Init>
  TFT_BackLight(1);
 8002348:	2001      	movs	r0, #1
 800234a:	f7ff fdff 	bl	8001f4c <pfTFT_BACKLIGHT_GPIO>
  TFT_ClearDisplay(ColorFondo);
 800234e:	f8d7 00bc 	ldr.w	r0, [r7, #188]	; 0xbc
 8002352:	f000 fc2f 	bl	8002bb4 <ST7735_enFillDisplay>

  char re[160];
  uint8_t ylim = 127;
 8002356:	237f      	movs	r3, #127	; 0x7f
 8002358:	f887 30bb 	strb.w	r3, [r7, #187]	; 0xbb
  int sample=0;
 800235c:	2300      	movs	r3, #0
 800235e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	 HAL_ADC_Start(&hadc1);
 8002362:	4854      	ldr	r0, [pc, #336]	; (80024b4 <main+0x1a0>)
 8002364:	f7fe f9dc 	bl	8000720 <HAL_ADC_Start>
	 for(uint8_t i=0;i<160;i++){
 8002368:	2300      	movs	r3, #0
 800236a:	f887 30cb 	strb.w	r3, [r7, #203]	; 0xcb
 800236e:	e02d      	b.n	80023cc <main+0xb8>
		 sample=0;
 8002370:	2300      	movs	r3, #0
 8002372:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
		 for(uint8_t j=0;j<5;j++){
 8002376:	2300      	movs	r3, #0
 8002378:	f887 30ca 	strb.w	r3, [r7, #202]	; 0xca
 800237c:	e00d      	b.n	800239a <main+0x86>
			 sample+=(HAL_ADC_GetValue(&hadc1));
 800237e:	484d      	ldr	r0, [pc, #308]	; (80024b4 <main+0x1a0>)
 8002380:	f7fe fa94 	bl	80008ac <HAL_ADC_GetValue>
 8002384:	4602      	mov	r2, r0
 8002386:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800238a:	4413      	add	r3, r2
 800238c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
		 for(uint8_t j=0;j<5;j++){
 8002390:	f897 30ca 	ldrb.w	r3, [r7, #202]	; 0xca
 8002394:	3301      	adds	r3, #1
 8002396:	f887 30ca 	strb.w	r3, [r7, #202]	; 0xca
 800239a:	f897 30ca 	ldrb.w	r3, [r7, #202]	; 0xca
 800239e:	2b04      	cmp	r3, #4
 80023a0:	d9ed      	bls.n	800237e <main+0x6a>
		 }
		 re[i]=sample/5;
 80023a2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80023a6:	4a44      	ldr	r2, [pc, #272]	; (80024b8 <main+0x1a4>)
 80023a8:	fb82 1203 	smull	r1, r2, r2, r3
 80023ac:	1052      	asrs	r2, r2, #1
 80023ae:	17db      	asrs	r3, r3, #31
 80023b0:	1ad2      	subs	r2, r2, r3
 80023b2:	f897 30cb 	ldrb.w	r3, [r7, #203]	; 0xcb
 80023b6:	b2d2      	uxtb	r2, r2
 80023b8:	f107 01d0 	add.w	r1, r7, #208	; 0xd0
 80023bc:	440b      	add	r3, r1
 80023be:	f803 2ccc 	strb.w	r2, [r3, #-204]
	 for(uint8_t i=0;i<160;i++){
 80023c2:	f897 30cb 	ldrb.w	r3, [r7, #203]	; 0xcb
 80023c6:	3301      	adds	r3, #1
 80023c8:	f887 30cb 	strb.w	r3, [r7, #203]	; 0xcb
 80023cc:	f897 30cb 	ldrb.w	r3, [r7, #203]	; 0xcb
 80023d0:	2b9f      	cmp	r3, #159	; 0x9f
 80023d2:	d9cd      	bls.n	8002370 <main+0x5c>
	 }
	TFT_PrintStr(5, 0,"Power Electronic Vumetro ", Color_Letra, ColorFondo);
 80023d4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80023d8:	9300      	str	r3, [sp, #0]
 80023da:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80023de:	4a37      	ldr	r2, [pc, #220]	; (80024bc <main+0x1a8>)
 80023e0:	2100      	movs	r1, #0
 80023e2:	2005      	movs	r0, #5
 80023e4:	f7ff fe08 	bl	8001ff8 <TFT_PrintStr>
	sprintf(bufer,"Sample: %d",re[0]);
 80023e8:	793b      	ldrb	r3, [r7, #4]
 80023ea:	461a      	mov	r2, r3
 80023ec:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80023f0:	4933      	ldr	r1, [pc, #204]	; (80024c0 <main+0x1ac>)
 80023f2:	4618      	mov	r0, r3
 80023f4:	f000 ff04 	bl	8003200 <siprintf>
	TFT_PrintStr(5, 10,bufer, Color_Letra, ColorFondo);
 80023f8:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 80023fc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002400:	9300      	str	r3, [sp, #0]
 8002402:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002406:	210a      	movs	r1, #10
 8002408:	2005      	movs	r0, #5
 800240a:	f7ff fdf5 	bl	8001ff8 <TFT_PrintStr>
	 for (uint8_t i = 0; i < 160; i++) {
 800240e:	2300      	movs	r3, #0
 8002410:	f887 30c9 	strb.w	r3, [r7, #201]	; 0xc9
 8002414:	e044      	b.n	80024a0 <main+0x18c>
	    TFT_PrintLine(i*2 , ylim,  i*2, ylim-re[i]/4,Color_Letra);
 8002416:	f897 30c9 	ldrb.w	r3, [r7, #201]	; 0xc9
 800241a:	005b      	lsls	r3, r3, #1
 800241c:	b2d8      	uxtb	r0, r3
 800241e:	f897 30c9 	ldrb.w	r3, [r7, #201]	; 0xc9
 8002422:	005b      	lsls	r3, r3, #1
 8002424:	b2dc      	uxtb	r4, r3
 8002426:	f897 30c9 	ldrb.w	r3, [r7, #201]	; 0xc9
 800242a:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 800242e:	4413      	add	r3, r2
 8002430:	f813 3ccc 	ldrb.w	r3, [r3, #-204]
 8002434:	089b      	lsrs	r3, r3, #2
 8002436:	b2db      	uxtb	r3, r3
 8002438:	f897 20bb 	ldrb.w	r2, [r7, #187]	; 0xbb
 800243c:	1ad3      	subs	r3, r2, r3
 800243e:	b2da      	uxtb	r2, r3
 8002440:	f897 10bb 	ldrb.w	r1, [r7, #187]	; 0xbb
 8002444:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002448:	9300      	str	r3, [sp, #0]
 800244a:	4613      	mov	r3, r2
 800244c:	4622      	mov	r2, r4
 800244e:	f7ff fdf5 	bl	800203c <TFT_PrintLine>
	    TFT_PrintLine((i+1)*2 , ylim,  (i+1)*2 , ylim-re[i]/4,Color_Letra2);
 8002452:	f897 30c9 	ldrb.w	r3, [r7, #201]	; 0xc9
 8002456:	3301      	adds	r3, #1
 8002458:	b2db      	uxtb	r3, r3
 800245a:	005b      	lsls	r3, r3, #1
 800245c:	b2d8      	uxtb	r0, r3
 800245e:	f897 30c9 	ldrb.w	r3, [r7, #201]	; 0xc9
 8002462:	3301      	adds	r3, #1
 8002464:	b2db      	uxtb	r3, r3
 8002466:	005b      	lsls	r3, r3, #1
 8002468:	b2dc      	uxtb	r4, r3
 800246a:	f897 30c9 	ldrb.w	r3, [r7, #201]	; 0xc9
 800246e:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 8002472:	4413      	add	r3, r2
 8002474:	f813 3ccc 	ldrb.w	r3, [r3, #-204]
 8002478:	089b      	lsrs	r3, r3, #2
 800247a:	b2db      	uxtb	r3, r3
 800247c:	f897 20bb 	ldrb.w	r2, [r7, #187]	; 0xbb
 8002480:	1ad3      	subs	r3, r2, r3
 8002482:	b2da      	uxtb	r2, r3
 8002484:	f897 10bb 	ldrb.w	r1, [r7, #187]	; 0xbb
 8002488:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800248c:	9300      	str	r3, [sp, #0]
 800248e:	4613      	mov	r3, r2
 8002490:	4622      	mov	r2, r4
 8002492:	f7ff fdd3 	bl	800203c <TFT_PrintLine>
	 for (uint8_t i = 0; i < 160; i++) {
 8002496:	f897 30c9 	ldrb.w	r3, [r7, #201]	; 0xc9
 800249a:	3301      	adds	r3, #1
 800249c:	f887 30c9 	strb.w	r3, [r7, #201]	; 0xc9
 80024a0:	f897 30c9 	ldrb.w	r3, [r7, #201]	; 0xc9
 80024a4:	2b9f      	cmp	r3, #159	; 0x9f
 80024a6:	d9b6      	bls.n	8002416 <main+0x102>
	  };
	 TFT_ClearDisplay(ColorFondo);
 80024a8:	f8d7 00bc 	ldr.w	r0, [r7, #188]	; 0xbc
 80024ac:	f000 fb82 	bl	8002bb4 <ST7735_enFillDisplay>
	 HAL_ADC_Start(&hadc1);
 80024b0:	e757      	b.n	8002362 <main+0x4e>
 80024b2:	bf00      	nop
 80024b4:	20000124 	.word	0x20000124
 80024b8:	66666667 	.word	0x66666667
 80024bc:	08003a24 	.word	0x08003a24
 80024c0:	08003a40 	.word	0x08003a40

080024c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b094      	sub	sp, #80	; 0x50
 80024c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80024ca:	f107 0320 	add.w	r3, r7, #32
 80024ce:	2230      	movs	r2, #48	; 0x30
 80024d0:	2100      	movs	r1, #0
 80024d2:	4618      	mov	r0, r3
 80024d4:	f000 fe8c 	bl	80031f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80024d8:	f107 030c 	add.w	r3, r7, #12
 80024dc:	2200      	movs	r2, #0
 80024de:	601a      	str	r2, [r3, #0]
 80024e0:	605a      	str	r2, [r3, #4]
 80024e2:	609a      	str	r2, [r3, #8]
 80024e4:	60da      	str	r2, [r3, #12]
 80024e6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80024e8:	2300      	movs	r3, #0
 80024ea:	60bb      	str	r3, [r7, #8]
 80024ec:	4b28      	ldr	r3, [pc, #160]	; (8002590 <SystemClock_Config+0xcc>)
 80024ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024f0:	4a27      	ldr	r2, [pc, #156]	; (8002590 <SystemClock_Config+0xcc>)
 80024f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024f6:	6413      	str	r3, [r2, #64]	; 0x40
 80024f8:	4b25      	ldr	r3, [pc, #148]	; (8002590 <SystemClock_Config+0xcc>)
 80024fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002500:	60bb      	str	r3, [r7, #8]
 8002502:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002504:	2300      	movs	r3, #0
 8002506:	607b      	str	r3, [r7, #4]
 8002508:	4b22      	ldr	r3, [pc, #136]	; (8002594 <SystemClock_Config+0xd0>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a21      	ldr	r2, [pc, #132]	; (8002594 <SystemClock_Config+0xd0>)
 800250e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002512:	6013      	str	r3, [r2, #0]
 8002514:	4b1f      	ldr	r3, [pc, #124]	; (8002594 <SystemClock_Config+0xd0>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800251c:	607b      	str	r3, [r7, #4]
 800251e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002520:	2302      	movs	r3, #2
 8002522:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002524:	2301      	movs	r3, #1
 8002526:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002528:	2310      	movs	r3, #16
 800252a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800252c:	2302      	movs	r3, #2
 800252e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002530:	2300      	movs	r3, #0
 8002532:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002534:	2308      	movs	r3, #8
 8002536:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002538:	23a8      	movs	r3, #168	; 0xa8
 800253a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800253c:	2302      	movs	r3, #2
 800253e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002540:	2304      	movs	r3, #4
 8002542:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002544:	f107 0320 	add.w	r3, r7, #32
 8002548:	4618      	mov	r0, r3
 800254a:	f7fe fe75 	bl	8001238 <HAL_RCC_OscConfig>
 800254e:	4603      	mov	r3, r0
 8002550:	2b00      	cmp	r3, #0
 8002552:	d001      	beq.n	8002558 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002554:	f000 f820 	bl	8002598 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002558:	230f      	movs	r3, #15
 800255a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800255c:	2302      	movs	r3, #2
 800255e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002560:	2300      	movs	r3, #0
 8002562:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002564:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002568:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 800256a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800256e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002570:	f107 030c 	add.w	r3, r7, #12
 8002574:	2105      	movs	r1, #5
 8002576:	4618      	mov	r0, r3
 8002578:	f7ff f8a0 	bl	80016bc <HAL_RCC_ClockConfig>
 800257c:	4603      	mov	r3, r0
 800257e:	2b00      	cmp	r3, #0
 8002580:	d001      	beq.n	8002586 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002582:	f000 f809 	bl	8002598 <Error_Handler>
  }
}
 8002586:	bf00      	nop
 8002588:	3750      	adds	r7, #80	; 0x50
 800258a:	46bd      	mov	sp, r7
 800258c:	bd80      	pop	{r7, pc}
 800258e:	bf00      	nop
 8002590:	40023800 	.word	0x40023800
 8002594:	40007000 	.word	0x40007000

08002598 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002598:	b480      	push	{r7}
 800259a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800259c:	bf00      	nop
 800259e:	46bd      	mov	sp, r7
 80025a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a4:	4770      	bx	lr
	...

080025a8 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 80025ac:	4b17      	ldr	r3, [pc, #92]	; (800260c <MX_SPI1_Init+0x64>)
 80025ae:	4a18      	ldr	r2, [pc, #96]	; (8002610 <MX_SPI1_Init+0x68>)
 80025b0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80025b2:	4b16      	ldr	r3, [pc, #88]	; (800260c <MX_SPI1_Init+0x64>)
 80025b4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80025b8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80025ba:	4b14      	ldr	r3, [pc, #80]	; (800260c <MX_SPI1_Init+0x64>)
 80025bc:	2200      	movs	r2, #0
 80025be:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80025c0:	4b12      	ldr	r3, [pc, #72]	; (800260c <MX_SPI1_Init+0x64>)
 80025c2:	2200      	movs	r2, #0
 80025c4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80025c6:	4b11      	ldr	r3, [pc, #68]	; (800260c <MX_SPI1_Init+0x64>)
 80025c8:	2200      	movs	r2, #0
 80025ca:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80025cc:	4b0f      	ldr	r3, [pc, #60]	; (800260c <MX_SPI1_Init+0x64>)
 80025ce:	2200      	movs	r2, #0
 80025d0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80025d2:	4b0e      	ldr	r3, [pc, #56]	; (800260c <MX_SPI1_Init+0x64>)
 80025d4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80025d8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80025da:	4b0c      	ldr	r3, [pc, #48]	; (800260c <MX_SPI1_Init+0x64>)
 80025dc:	2200      	movs	r2, #0
 80025de:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80025e0:	4b0a      	ldr	r3, [pc, #40]	; (800260c <MX_SPI1_Init+0x64>)
 80025e2:	2200      	movs	r2, #0
 80025e4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80025e6:	4b09      	ldr	r3, [pc, #36]	; (800260c <MX_SPI1_Init+0x64>)
 80025e8:	2200      	movs	r2, #0
 80025ea:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80025ec:	4b07      	ldr	r3, [pc, #28]	; (800260c <MX_SPI1_Init+0x64>)
 80025ee:	2200      	movs	r2, #0
 80025f0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80025f2:	4b06      	ldr	r3, [pc, #24]	; (800260c <MX_SPI1_Init+0x64>)
 80025f4:	220a      	movs	r2, #10
 80025f6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80025f8:	4804      	ldr	r0, [pc, #16]	; (800260c <MX_SPI1_Init+0x64>)
 80025fa:	f7ff f9f3 	bl	80019e4 <HAL_SPI_Init>
 80025fe:	4603      	mov	r3, r0
 8002600:	2b00      	cmp	r3, #0
 8002602:	d001      	beq.n	8002608 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002604:	f7ff ffc8 	bl	8002598 <Error_Handler>
  }

}
 8002608:	bf00      	nop
 800260a:	bd80      	pop	{r7, pc}
 800260c:	200000cc 	.word	0x200000cc
 8002610:	40013000 	.word	0x40013000

08002614 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b08a      	sub	sp, #40	; 0x28
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800261c:	f107 0314 	add.w	r3, r7, #20
 8002620:	2200      	movs	r2, #0
 8002622:	601a      	str	r2, [r3, #0]
 8002624:	605a      	str	r2, [r3, #4]
 8002626:	609a      	str	r2, [r3, #8]
 8002628:	60da      	str	r2, [r3, #12]
 800262a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4a19      	ldr	r2, [pc, #100]	; (8002698 <HAL_SPI_MspInit+0x84>)
 8002632:	4293      	cmp	r3, r2
 8002634:	d12b      	bne.n	800268e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002636:	2300      	movs	r3, #0
 8002638:	613b      	str	r3, [r7, #16]
 800263a:	4b18      	ldr	r3, [pc, #96]	; (800269c <HAL_SPI_MspInit+0x88>)
 800263c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800263e:	4a17      	ldr	r2, [pc, #92]	; (800269c <HAL_SPI_MspInit+0x88>)
 8002640:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002644:	6453      	str	r3, [r2, #68]	; 0x44
 8002646:	4b15      	ldr	r3, [pc, #84]	; (800269c <HAL_SPI_MspInit+0x88>)
 8002648:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800264a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800264e:	613b      	str	r3, [r7, #16]
 8002650:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002652:	2300      	movs	r3, #0
 8002654:	60fb      	str	r3, [r7, #12]
 8002656:	4b11      	ldr	r3, [pc, #68]	; (800269c <HAL_SPI_MspInit+0x88>)
 8002658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800265a:	4a10      	ldr	r2, [pc, #64]	; (800269c <HAL_SPI_MspInit+0x88>)
 800265c:	f043 0302 	orr.w	r3, r3, #2
 8002660:	6313      	str	r3, [r2, #48]	; 0x30
 8002662:	4b0e      	ldr	r3, [pc, #56]	; (800269c <HAL_SPI_MspInit+0x88>)
 8002664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002666:	f003 0302 	and.w	r3, r3, #2
 800266a:	60fb      	str	r3, [r7, #12]
 800266c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PB3     ------> SPI1_SCK
    PB5     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 800266e:	2328      	movs	r3, #40	; 0x28
 8002670:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002672:	2302      	movs	r3, #2
 8002674:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002676:	2300      	movs	r3, #0
 8002678:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800267a:	2303      	movs	r3, #3
 800267c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800267e:	2305      	movs	r3, #5
 8002680:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002682:	f107 0314 	add.w	r3, r7, #20
 8002686:	4619      	mov	r1, r3
 8002688:	4805      	ldr	r0, [pc, #20]	; (80026a0 <HAL_SPI_MspInit+0x8c>)
 800268a:	f7fe fc21 	bl	8000ed0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800268e:	bf00      	nop
 8002690:	3728      	adds	r7, #40	; 0x28
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}
 8002696:	bf00      	nop
 8002698:	40013000 	.word	0x40013000
 800269c:	40023800 	.word	0x40023800
 80026a0:	40020400 	.word	0x40020400

080026a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80026a4:	b480      	push	{r7}
 80026a6:	b083      	sub	sp, #12
 80026a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026aa:	2300      	movs	r3, #0
 80026ac:	607b      	str	r3, [r7, #4]
 80026ae:	4b10      	ldr	r3, [pc, #64]	; (80026f0 <HAL_MspInit+0x4c>)
 80026b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026b2:	4a0f      	ldr	r2, [pc, #60]	; (80026f0 <HAL_MspInit+0x4c>)
 80026b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80026b8:	6453      	str	r3, [r2, #68]	; 0x44
 80026ba:	4b0d      	ldr	r3, [pc, #52]	; (80026f0 <HAL_MspInit+0x4c>)
 80026bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80026c2:	607b      	str	r3, [r7, #4]
 80026c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80026c6:	2300      	movs	r3, #0
 80026c8:	603b      	str	r3, [r7, #0]
 80026ca:	4b09      	ldr	r3, [pc, #36]	; (80026f0 <HAL_MspInit+0x4c>)
 80026cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ce:	4a08      	ldr	r2, [pc, #32]	; (80026f0 <HAL_MspInit+0x4c>)
 80026d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026d4:	6413      	str	r3, [r2, #64]	; 0x40
 80026d6:	4b06      	ldr	r3, [pc, #24]	; (80026f0 <HAL_MspInit+0x4c>)
 80026d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026de:	603b      	str	r3, [r7, #0]
 80026e0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80026e2:	bf00      	nop
 80026e4:	370c      	adds	r7, #12
 80026e6:	46bd      	mov	sp, r7
 80026e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ec:	4770      	bx	lr
 80026ee:	bf00      	nop
 80026f0:	40023800 	.word	0x40023800

080026f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80026f4:	b480      	push	{r7}
 80026f6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80026f8:	bf00      	nop
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr

08002702 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002702:	b480      	push	{r7}
 8002704:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002706:	e7fe      	b.n	8002706 <HardFault_Handler+0x4>

08002708 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002708:	b480      	push	{r7}
 800270a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800270c:	e7fe      	b.n	800270c <MemManage_Handler+0x4>

0800270e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800270e:	b480      	push	{r7}
 8002710:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002712:	e7fe      	b.n	8002712 <BusFault_Handler+0x4>

08002714 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002714:	b480      	push	{r7}
 8002716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002718:	e7fe      	b.n	8002718 <UsageFault_Handler+0x4>

0800271a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800271a:	b480      	push	{r7}
 800271c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800271e:	bf00      	nop
 8002720:	46bd      	mov	sp, r7
 8002722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002726:	4770      	bx	lr

08002728 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002728:	b480      	push	{r7}
 800272a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800272c:	bf00      	nop
 800272e:	46bd      	mov	sp, r7
 8002730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002734:	4770      	bx	lr

08002736 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002736:	b480      	push	{r7}
 8002738:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800273a:	bf00      	nop
 800273c:	46bd      	mov	sp, r7
 800273e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002742:	4770      	bx	lr

08002744 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002748:	f7fd ff64 	bl	8000614 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800274c:	bf00      	nop
 800274e:	bd80      	pop	{r7, pc}

08002750 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b084      	sub	sp, #16
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002758:	4b11      	ldr	r3, [pc, #68]	; (80027a0 <_sbrk+0x50>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d102      	bne.n	8002766 <_sbrk+0x16>
		heap_end = &end;
 8002760:	4b0f      	ldr	r3, [pc, #60]	; (80027a0 <_sbrk+0x50>)
 8002762:	4a10      	ldr	r2, [pc, #64]	; (80027a4 <_sbrk+0x54>)
 8002764:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002766:	4b0e      	ldr	r3, [pc, #56]	; (80027a0 <_sbrk+0x50>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800276c:	4b0c      	ldr	r3, [pc, #48]	; (80027a0 <_sbrk+0x50>)
 800276e:	681a      	ldr	r2, [r3, #0]
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	4413      	add	r3, r2
 8002774:	466a      	mov	r2, sp
 8002776:	4293      	cmp	r3, r2
 8002778:	d907      	bls.n	800278a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800277a:	f000 fd0f 	bl	800319c <__errno>
 800277e:	4602      	mov	r2, r0
 8002780:	230c      	movs	r3, #12
 8002782:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002784:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002788:	e006      	b.n	8002798 <_sbrk+0x48>
	}

	heap_end += incr;
 800278a:	4b05      	ldr	r3, [pc, #20]	; (80027a0 <_sbrk+0x50>)
 800278c:	681a      	ldr	r2, [r3, #0]
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	4413      	add	r3, r2
 8002792:	4a03      	ldr	r2, [pc, #12]	; (80027a0 <_sbrk+0x50>)
 8002794:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002796:	68fb      	ldr	r3, [r7, #12]
}
 8002798:	4618      	mov	r0, r3
 800279a:	3710      	adds	r7, #16
 800279c:	46bd      	mov	sp, r7
 800279e:	bd80      	pop	{r7, pc}
 80027a0:	2000008c 	.word	0x2000008c
 80027a4:	20000170 	.word	0x20000170

080027a8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80027a8:	b480      	push	{r7}
 80027aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80027ac:	4b16      	ldr	r3, [pc, #88]	; (8002808 <SystemInit+0x60>)
 80027ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027b2:	4a15      	ldr	r2, [pc, #84]	; (8002808 <SystemInit+0x60>)
 80027b4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80027b8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80027bc:	4b13      	ldr	r3, [pc, #76]	; (800280c <SystemInit+0x64>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	4a12      	ldr	r2, [pc, #72]	; (800280c <SystemInit+0x64>)
 80027c2:	f043 0301 	orr.w	r3, r3, #1
 80027c6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80027c8:	4b10      	ldr	r3, [pc, #64]	; (800280c <SystemInit+0x64>)
 80027ca:	2200      	movs	r2, #0
 80027cc:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80027ce:	4b0f      	ldr	r3, [pc, #60]	; (800280c <SystemInit+0x64>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	4a0e      	ldr	r2, [pc, #56]	; (800280c <SystemInit+0x64>)
 80027d4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80027d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80027dc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80027de:	4b0b      	ldr	r3, [pc, #44]	; (800280c <SystemInit+0x64>)
 80027e0:	4a0b      	ldr	r2, [pc, #44]	; (8002810 <SystemInit+0x68>)
 80027e2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80027e4:	4b09      	ldr	r3, [pc, #36]	; (800280c <SystemInit+0x64>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4a08      	ldr	r2, [pc, #32]	; (800280c <SystemInit+0x64>)
 80027ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80027ee:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80027f0:	4b06      	ldr	r3, [pc, #24]	; (800280c <SystemInit+0x64>)
 80027f2:	2200      	movs	r2, #0
 80027f4:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80027f6:	4b04      	ldr	r3, [pc, #16]	; (8002808 <SystemInit+0x60>)
 80027f8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80027fc:	609a      	str	r2, [r3, #8]
#endif
}
 80027fe:	bf00      	nop
 8002800:	46bd      	mov	sp, r7
 8002802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002806:	4770      	bx	lr
 8002808:	e000ed00 	.word	0xe000ed00
 800280c:	40023800 	.word	0x40023800
 8002810:	24003010 	.word	0x24003010

08002814 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002814:	f8df d034 	ldr.w	sp, [pc, #52]	; 800284c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002818:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800281a:	e003      	b.n	8002824 <LoopCopyDataInit>

0800281c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800281c:	4b0c      	ldr	r3, [pc, #48]	; (8002850 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800281e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002820:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002822:	3104      	adds	r1, #4

08002824 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002824:	480b      	ldr	r0, [pc, #44]	; (8002854 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002826:	4b0c      	ldr	r3, [pc, #48]	; (8002858 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002828:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800282a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800282c:	d3f6      	bcc.n	800281c <CopyDataInit>
  ldr  r2, =_sbss
 800282e:	4a0b      	ldr	r2, [pc, #44]	; (800285c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002830:	e002      	b.n	8002838 <LoopFillZerobss>

08002832 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002832:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002834:	f842 3b04 	str.w	r3, [r2], #4

08002838 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002838:	4b09      	ldr	r3, [pc, #36]	; (8002860 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800283a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800283c:	d3f9      	bcc.n	8002832 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800283e:	f7ff ffb3 	bl	80027a8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002842:	f000 fcb1 	bl	80031a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002846:	f7ff fd65 	bl	8002314 <main>
  bx  lr    
 800284a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800284c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002850:	08003c80 	.word	0x08003c80
  ldr  r0, =_sdata
 8002854:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002858:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 800285c:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8002860:	20000170 	.word	0x20000170

08002864 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002864:	e7fe      	b.n	8002864 <ADC_IRQHandler>
	...

08002868 <ST7735_enInit>:
 8002868:	b580      	push	{r7, lr}
 800286a:	b084      	sub	sp, #16
 800286c:	af00      	add	r7, sp, #0
 800286e:	4603      	mov	r3, r0
 8002870:	71fb      	strb	r3, [r7, #7]
 8002872:	2300      	movs	r3, #0
 8002874:	73fb      	strb	r3, [r7, #15]
 8002876:	f000 f965 	bl	8002b44 <ST7735_enReset>
 800287a:	2100      	movs	r1, #0
 800287c:	2011      	movs	r0, #17
 800287e:	f000 fb19 	bl	8002eb4 <ST7735__enWrite>
 8002882:	2100      	movs	r1, #0
 8002884:	20b1      	movs	r0, #177	; 0xb1
 8002886:	f000 fb15 	bl	8002eb4 <ST7735__enWrite>
 800288a:	2101      	movs	r1, #1
 800288c:	2001      	movs	r0, #1
 800288e:	f000 fb11 	bl	8002eb4 <ST7735__enWrite>
 8002892:	2101      	movs	r1, #1
 8002894:	202c      	movs	r0, #44	; 0x2c
 8002896:	f000 fb0d 	bl	8002eb4 <ST7735__enWrite>
 800289a:	2101      	movs	r1, #1
 800289c:	202d      	movs	r0, #45	; 0x2d
 800289e:	f000 fb09 	bl	8002eb4 <ST7735__enWrite>
 80028a2:	2100      	movs	r1, #0
 80028a4:	20b2      	movs	r0, #178	; 0xb2
 80028a6:	f000 fb05 	bl	8002eb4 <ST7735__enWrite>
 80028aa:	2101      	movs	r1, #1
 80028ac:	2001      	movs	r0, #1
 80028ae:	f000 fb01 	bl	8002eb4 <ST7735__enWrite>
 80028b2:	2101      	movs	r1, #1
 80028b4:	202c      	movs	r0, #44	; 0x2c
 80028b6:	f000 fafd 	bl	8002eb4 <ST7735__enWrite>
 80028ba:	2101      	movs	r1, #1
 80028bc:	202d      	movs	r0, #45	; 0x2d
 80028be:	f000 faf9 	bl	8002eb4 <ST7735__enWrite>
 80028c2:	2100      	movs	r1, #0
 80028c4:	20b3      	movs	r0, #179	; 0xb3
 80028c6:	f000 faf5 	bl	8002eb4 <ST7735__enWrite>
 80028ca:	2101      	movs	r1, #1
 80028cc:	2001      	movs	r0, #1
 80028ce:	f000 faf1 	bl	8002eb4 <ST7735__enWrite>
 80028d2:	2101      	movs	r1, #1
 80028d4:	202c      	movs	r0, #44	; 0x2c
 80028d6:	f000 faed 	bl	8002eb4 <ST7735__enWrite>
 80028da:	2101      	movs	r1, #1
 80028dc:	202d      	movs	r0, #45	; 0x2d
 80028de:	f000 fae9 	bl	8002eb4 <ST7735__enWrite>
 80028e2:	2101      	movs	r1, #1
 80028e4:	2001      	movs	r0, #1
 80028e6:	f000 fae5 	bl	8002eb4 <ST7735__enWrite>
 80028ea:	2101      	movs	r1, #1
 80028ec:	202c      	movs	r0, #44	; 0x2c
 80028ee:	f000 fae1 	bl	8002eb4 <ST7735__enWrite>
 80028f2:	2101      	movs	r1, #1
 80028f4:	202d      	movs	r0, #45	; 0x2d
 80028f6:	f000 fadd 	bl	8002eb4 <ST7735__enWrite>
 80028fa:	2100      	movs	r1, #0
 80028fc:	20b4      	movs	r0, #180	; 0xb4
 80028fe:	f000 fad9 	bl	8002eb4 <ST7735__enWrite>
 8002902:	2101      	movs	r1, #1
 8002904:	2007      	movs	r0, #7
 8002906:	f000 fad5 	bl	8002eb4 <ST7735__enWrite>
 800290a:	2100      	movs	r1, #0
 800290c:	20c0      	movs	r0, #192	; 0xc0
 800290e:	f000 fad1 	bl	8002eb4 <ST7735__enWrite>
 8002912:	2101      	movs	r1, #1
 8002914:	20a2      	movs	r0, #162	; 0xa2
 8002916:	f000 facd 	bl	8002eb4 <ST7735__enWrite>
 800291a:	2101      	movs	r1, #1
 800291c:	2002      	movs	r0, #2
 800291e:	f000 fac9 	bl	8002eb4 <ST7735__enWrite>
 8002922:	2101      	movs	r1, #1
 8002924:	2084      	movs	r0, #132	; 0x84
 8002926:	f000 fac5 	bl	8002eb4 <ST7735__enWrite>
 800292a:	2100      	movs	r1, #0
 800292c:	20c1      	movs	r0, #193	; 0xc1
 800292e:	f000 fac1 	bl	8002eb4 <ST7735__enWrite>
 8002932:	2101      	movs	r1, #1
 8002934:	20c5      	movs	r0, #197	; 0xc5
 8002936:	f000 fabd 	bl	8002eb4 <ST7735__enWrite>
 800293a:	2100      	movs	r1, #0
 800293c:	20c2      	movs	r0, #194	; 0xc2
 800293e:	f000 fab9 	bl	8002eb4 <ST7735__enWrite>
 8002942:	2101      	movs	r1, #1
 8002944:	208a      	movs	r0, #138	; 0x8a
 8002946:	f000 fab5 	bl	8002eb4 <ST7735__enWrite>
 800294a:	2101      	movs	r1, #1
 800294c:	2000      	movs	r0, #0
 800294e:	f000 fab1 	bl	8002eb4 <ST7735__enWrite>
 8002952:	2100      	movs	r1, #0
 8002954:	20c3      	movs	r0, #195	; 0xc3
 8002956:	f000 faad 	bl	8002eb4 <ST7735__enWrite>
 800295a:	2101      	movs	r1, #1
 800295c:	208a      	movs	r0, #138	; 0x8a
 800295e:	f000 faa9 	bl	8002eb4 <ST7735__enWrite>
 8002962:	2101      	movs	r1, #1
 8002964:	202a      	movs	r0, #42	; 0x2a
 8002966:	f000 faa5 	bl	8002eb4 <ST7735__enWrite>
 800296a:	2100      	movs	r1, #0
 800296c:	20c4      	movs	r0, #196	; 0xc4
 800296e:	f000 faa1 	bl	8002eb4 <ST7735__enWrite>
 8002972:	2101      	movs	r1, #1
 8002974:	208a      	movs	r0, #138	; 0x8a
 8002976:	f000 fa9d 	bl	8002eb4 <ST7735__enWrite>
 800297a:	2101      	movs	r1, #1
 800297c:	20ee      	movs	r0, #238	; 0xee
 800297e:	f000 fa99 	bl	8002eb4 <ST7735__enWrite>
 8002982:	2100      	movs	r1, #0
 8002984:	20c5      	movs	r0, #197	; 0xc5
 8002986:	f000 fa95 	bl	8002eb4 <ST7735__enWrite>
 800298a:	2101      	movs	r1, #1
 800298c:	200e      	movs	r0, #14
 800298e:	f000 fa91 	bl	8002eb4 <ST7735__enWrite>
 8002992:	2100      	movs	r1, #0
 8002994:	2020      	movs	r0, #32
 8002996:	f000 fa8d 	bl	8002eb4 <ST7735__enWrite>
 800299a:	2100      	movs	r1, #0
 800299c:	203a      	movs	r0, #58	; 0x3a
 800299e:	f000 fa89 	bl	8002eb4 <ST7735__enWrite>
 80029a2:	2101      	movs	r1, #1
 80029a4:	2006      	movs	r0, #6
 80029a6:	f000 fa85 	bl	8002eb4 <ST7735__enWrite>
 80029aa:	2100      	movs	r1, #0
 80029ac:	202a      	movs	r0, #42	; 0x2a
 80029ae:	f000 fa81 	bl	8002eb4 <ST7735__enWrite>
 80029b2:	2101      	movs	r1, #1
 80029b4:	2000      	movs	r0, #0
 80029b6:	f000 fa7d 	bl	8002eb4 <ST7735__enWrite>
 80029ba:	2101      	movs	r1, #1
 80029bc:	2000      	movs	r0, #0
 80029be:	f000 fa79 	bl	8002eb4 <ST7735__enWrite>
 80029c2:	2101      	movs	r1, #1
 80029c4:	2000      	movs	r0, #0
 80029c6:	f000 fa75 	bl	8002eb4 <ST7735__enWrite>
 80029ca:	2101      	movs	r1, #1
 80029cc:	207f      	movs	r0, #127	; 0x7f
 80029ce:	f000 fa71 	bl	8002eb4 <ST7735__enWrite>
 80029d2:	2100      	movs	r1, #0
 80029d4:	202b      	movs	r0, #43	; 0x2b
 80029d6:	f000 fa6d 	bl	8002eb4 <ST7735__enWrite>
 80029da:	2101      	movs	r1, #1
 80029dc:	2000      	movs	r0, #0
 80029de:	f000 fa69 	bl	8002eb4 <ST7735__enWrite>
 80029e2:	2101      	movs	r1, #1
 80029e4:	2000      	movs	r0, #0
 80029e6:	f000 fa65 	bl	8002eb4 <ST7735__enWrite>
 80029ea:	2101      	movs	r1, #1
 80029ec:	2000      	movs	r0, #0
 80029ee:	f000 fa61 	bl	8002eb4 <ST7735__enWrite>
 80029f2:	2101      	movs	r1, #1
 80029f4:	209f      	movs	r0, #159	; 0x9f
 80029f6:	f000 fa5d 	bl	8002eb4 <ST7735__enWrite>
 80029fa:	2100      	movs	r1, #0
 80029fc:	20e0      	movs	r0, #224	; 0xe0
 80029fe:	f000 fa59 	bl	8002eb4 <ST7735__enWrite>
 8002a02:	2101      	movs	r1, #1
 8002a04:	2002      	movs	r0, #2
 8002a06:	f000 fa55 	bl	8002eb4 <ST7735__enWrite>
 8002a0a:	2101      	movs	r1, #1
 8002a0c:	201c      	movs	r0, #28
 8002a0e:	f000 fa51 	bl	8002eb4 <ST7735__enWrite>
 8002a12:	2101      	movs	r1, #1
 8002a14:	2007      	movs	r0, #7
 8002a16:	f000 fa4d 	bl	8002eb4 <ST7735__enWrite>
 8002a1a:	2101      	movs	r1, #1
 8002a1c:	2012      	movs	r0, #18
 8002a1e:	f000 fa49 	bl	8002eb4 <ST7735__enWrite>
 8002a22:	2101      	movs	r1, #1
 8002a24:	2037      	movs	r0, #55	; 0x37
 8002a26:	f000 fa45 	bl	8002eb4 <ST7735__enWrite>
 8002a2a:	2101      	movs	r1, #1
 8002a2c:	2032      	movs	r0, #50	; 0x32
 8002a2e:	f000 fa41 	bl	8002eb4 <ST7735__enWrite>
 8002a32:	2101      	movs	r1, #1
 8002a34:	2029      	movs	r0, #41	; 0x29
 8002a36:	f000 fa3d 	bl	8002eb4 <ST7735__enWrite>
 8002a3a:	2101      	movs	r1, #1
 8002a3c:	202d      	movs	r0, #45	; 0x2d
 8002a3e:	f000 fa39 	bl	8002eb4 <ST7735__enWrite>
 8002a42:	2101      	movs	r1, #1
 8002a44:	2029      	movs	r0, #41	; 0x29
 8002a46:	f000 fa35 	bl	8002eb4 <ST7735__enWrite>
 8002a4a:	2101      	movs	r1, #1
 8002a4c:	2025      	movs	r0, #37	; 0x25
 8002a4e:	f000 fa31 	bl	8002eb4 <ST7735__enWrite>
 8002a52:	2101      	movs	r1, #1
 8002a54:	202b      	movs	r0, #43	; 0x2b
 8002a56:	f000 fa2d 	bl	8002eb4 <ST7735__enWrite>
 8002a5a:	2101      	movs	r1, #1
 8002a5c:	2039      	movs	r0, #57	; 0x39
 8002a5e:	f000 fa29 	bl	8002eb4 <ST7735__enWrite>
 8002a62:	2101      	movs	r1, #1
 8002a64:	2000      	movs	r0, #0
 8002a66:	f000 fa25 	bl	8002eb4 <ST7735__enWrite>
 8002a6a:	2101      	movs	r1, #1
 8002a6c:	2001      	movs	r0, #1
 8002a6e:	f000 fa21 	bl	8002eb4 <ST7735__enWrite>
 8002a72:	2101      	movs	r1, #1
 8002a74:	2003      	movs	r0, #3
 8002a76:	f000 fa1d 	bl	8002eb4 <ST7735__enWrite>
 8002a7a:	2101      	movs	r1, #1
 8002a7c:	2010      	movs	r0, #16
 8002a7e:	f000 fa19 	bl	8002eb4 <ST7735__enWrite>
 8002a82:	2100      	movs	r1, #0
 8002a84:	20e1      	movs	r0, #225	; 0xe1
 8002a86:	f000 fa15 	bl	8002eb4 <ST7735__enWrite>
 8002a8a:	2101      	movs	r1, #1
 8002a8c:	2003      	movs	r0, #3
 8002a8e:	f000 fa11 	bl	8002eb4 <ST7735__enWrite>
 8002a92:	2101      	movs	r1, #1
 8002a94:	201d      	movs	r0, #29
 8002a96:	f000 fa0d 	bl	8002eb4 <ST7735__enWrite>
 8002a9a:	2101      	movs	r1, #1
 8002a9c:	2007      	movs	r0, #7
 8002a9e:	f000 fa09 	bl	8002eb4 <ST7735__enWrite>
 8002aa2:	2101      	movs	r1, #1
 8002aa4:	2006      	movs	r0, #6
 8002aa6:	f000 fa05 	bl	8002eb4 <ST7735__enWrite>
 8002aaa:	2101      	movs	r1, #1
 8002aac:	202e      	movs	r0, #46	; 0x2e
 8002aae:	f000 fa01 	bl	8002eb4 <ST7735__enWrite>
 8002ab2:	2101      	movs	r1, #1
 8002ab4:	202c      	movs	r0, #44	; 0x2c
 8002ab6:	f000 f9fd 	bl	8002eb4 <ST7735__enWrite>
 8002aba:	2101      	movs	r1, #1
 8002abc:	2029      	movs	r0, #41	; 0x29
 8002abe:	f000 f9f9 	bl	8002eb4 <ST7735__enWrite>
 8002ac2:	2101      	movs	r1, #1
 8002ac4:	202d      	movs	r0, #45	; 0x2d
 8002ac6:	f000 f9f5 	bl	8002eb4 <ST7735__enWrite>
 8002aca:	2101      	movs	r1, #1
 8002acc:	202e      	movs	r0, #46	; 0x2e
 8002ace:	f000 f9f1 	bl	8002eb4 <ST7735__enWrite>
 8002ad2:	2101      	movs	r1, #1
 8002ad4:	202e      	movs	r0, #46	; 0x2e
 8002ad6:	f000 f9ed 	bl	8002eb4 <ST7735__enWrite>
 8002ada:	2101      	movs	r1, #1
 8002adc:	2037      	movs	r0, #55	; 0x37
 8002ade:	f000 f9e9 	bl	8002eb4 <ST7735__enWrite>
 8002ae2:	2101      	movs	r1, #1
 8002ae4:	203f      	movs	r0, #63	; 0x3f
 8002ae6:	f000 f9e5 	bl	8002eb4 <ST7735__enWrite>
 8002aea:	2101      	movs	r1, #1
 8002aec:	2000      	movs	r0, #0
 8002aee:	f000 f9e1 	bl	8002eb4 <ST7735__enWrite>
 8002af2:	2101      	movs	r1, #1
 8002af4:	2000      	movs	r0, #0
 8002af6:	f000 f9dd 	bl	8002eb4 <ST7735__enWrite>
 8002afa:	2101      	movs	r1, #1
 8002afc:	2002      	movs	r0, #2
 8002afe:	f000 f9d9 	bl	8002eb4 <ST7735__enWrite>
 8002b02:	2101      	movs	r1, #1
 8002b04:	2010      	movs	r0, #16
 8002b06:	f000 f9d5 	bl	8002eb4 <ST7735__enWrite>
 8002b0a:	2100      	movs	r1, #0
 8002b0c:	2013      	movs	r0, #19
 8002b0e:	f000 f9d1 	bl	8002eb4 <ST7735__enWrite>
 8002b12:	2100      	movs	r1, #0
 8002b14:	2029      	movs	r0, #41	; 0x29
 8002b16:	f000 f9cd 	bl	8002eb4 <ST7735__enWrite>
 8002b1a:	2100      	movs	r1, #0
 8002b1c:	2036      	movs	r0, #54	; 0x36
 8002b1e:	f000 f9c9 	bl	8002eb4 <ST7735__enWrite>
 8002b22:	79fb      	ldrb	r3, [r7, #7]
 8002b24:	2b01      	cmp	r3, #1
 8002b26:	d104      	bne.n	8002b32 <ST7735_enInit+0x2ca>
 8002b28:	2101      	movs	r1, #1
 8002b2a:	2000      	movs	r0, #0
 8002b2c:	f000 f9c2 	bl	8002eb4 <ST7735__enWrite>
 8002b30:	e003      	b.n	8002b3a <ST7735_enInit+0x2d2>
 8002b32:	2101      	movs	r1, #1
 8002b34:	20a0      	movs	r0, #160	; 0xa0
 8002b36:	f000 f9bd 	bl	8002eb4 <ST7735__enWrite>
 8002b3a:	7bfb      	ldrb	r3, [r7, #15]
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	3710      	adds	r7, #16
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bd80      	pop	{r7, pc}

08002b44 <ST7735_enReset>:
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b082      	sub	sp, #8
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	71fb      	strb	r3, [r7, #7]
 8002b4e:	4b0c      	ldr	r3, [pc, #48]	; (8002b80 <ST7735_enReset+0x3c>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	68db      	ldr	r3, [r3, #12]
 8002b54:	2000      	movs	r0, #0
 8002b56:	4798      	blx	r3
 8002b58:	4b09      	ldr	r3, [pc, #36]	; (8002b80 <ST7735_enReset+0x3c>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	691b      	ldr	r3, [r3, #16]
 8002b5e:	200a      	movs	r0, #10
 8002b60:	4798      	blx	r3
 8002b62:	4b07      	ldr	r3, [pc, #28]	; (8002b80 <ST7735_enReset+0x3c>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	68db      	ldr	r3, [r3, #12]
 8002b68:	2001      	movs	r0, #1
 8002b6a:	4798      	blx	r3
 8002b6c:	4b04      	ldr	r3, [pc, #16]	; (8002b80 <ST7735_enReset+0x3c>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	691b      	ldr	r3, [r3, #16]
 8002b72:	200a      	movs	r0, #10
 8002b74:	4798      	blx	r3
 8002b76:	79fb      	ldrb	r3, [r7, #7]
 8002b78:	4618      	mov	r0, r3
 8002b7a:	3708      	adds	r7, #8
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bd80      	pop	{r7, pc}
 8002b80:	20000090 	.word	0x20000090

08002b84 <ST7735_enRegisterBSP>:
 8002b84:	b480      	push	{r7}
 8002b86:	b085      	sub	sp, #20
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	73fb      	strb	r3, [r7, #15]
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d003      	beq.n	8002b9e <ST7735_enRegisterBSP+0x1a>
 8002b96:	4a06      	ldr	r2, [pc, #24]	; (8002bb0 <ST7735_enRegisterBSP+0x2c>)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6013      	str	r3, [r2, #0]
 8002b9c:	e001      	b.n	8002ba2 <ST7735_enRegisterBSP+0x1e>
 8002b9e:	2302      	movs	r3, #2
 8002ba0:	73fb      	strb	r3, [r7, #15]
 8002ba2:	7bfb      	ldrb	r3, [r7, #15]
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	3714      	adds	r7, #20
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bae:	4770      	bx	lr
 8002bb0:	20000090 	.word	0x20000090

08002bb4 <ST7735_enFillDisplay>:
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b084      	sub	sp, #16
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	737b      	strb	r3, [r7, #13]
 8002bc0:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 8002bc4:	81fb      	strh	r3, [r7, #14]
 8002bc6:	2380      	movs	r3, #128	; 0x80
 8002bc8:	22a0      	movs	r2, #160	; 0xa0
 8002bca:	2100      	movs	r1, #0
 8002bcc:	2000      	movs	r0, #0
 8002bce:	f000 f9e9 	bl	8002fa4 <ST7735__enSetDispWindow>
 8002bd2:	e005      	b.n	8002be0 <ST7735_enFillDisplay+0x2c>
 8002bd4:	6878      	ldr	r0, [r7, #4]
 8002bd6:	f000 f9c9 	bl	8002f6c <ST7735__enRgbWrite>
 8002bda:	89fb      	ldrh	r3, [r7, #14]
 8002bdc:	3b01      	subs	r3, #1
 8002bde:	81fb      	strh	r3, [r7, #14]
 8002be0:	89fb      	ldrh	r3, [r7, #14]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d1f6      	bne.n	8002bd4 <ST7735_enFillDisplay+0x20>
 8002be6:	7b7b      	ldrb	r3, [r7, #13]
 8002be8:	4618      	mov	r0, r3
 8002bea:	3710      	adds	r7, #16
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd80      	pop	{r7, pc}

08002bf0 <ST7735_enPrintStr>:
 8002bf0:	b590      	push	{r4, r7, lr}
 8002bf2:	b089      	sub	sp, #36	; 0x24
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	77fb      	strb	r3, [r7, #31]
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	f107 040c 	add.w	r4, r7, #12
 8002c02:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002c04:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002c08:	f107 030c 	add.w	r3, r7, #12
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	f000 fa5f 	bl	80030d0 <ST7735__enPrintChar>
 8002c12:	7b3b      	ldrb	r3, [r7, #12]
 8002c14:	3301      	adds	r3, #1
 8002c16:	b2db      	uxtb	r3, r3
 8002c18:	733b      	strb	r3, [r7, #12]
 8002c1a:	69bb      	ldr	r3, [r7, #24]
 8002c1c:	3301      	adds	r3, #1
 8002c1e:	61bb      	str	r3, [r7, #24]
 8002c20:	69bb      	ldr	r3, [r7, #24]
 8002c22:	781b      	ldrb	r3, [r3, #0]
 8002c24:	2b1f      	cmp	r3, #31
 8002c26:	d904      	bls.n	8002c32 <ST7735_enPrintStr+0x42>
 8002c28:	69bb      	ldr	r3, [r7, #24]
 8002c2a:	781b      	ldrb	r3, [r3, #0]
 8002c2c:	b25b      	sxtb	r3, r3
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	daea      	bge.n	8002c08 <ST7735_enPrintStr+0x18>
 8002c32:	7ffb      	ldrb	r3, [r7, #31]
 8002c34:	4618      	mov	r0, r3
 8002c36:	3724      	adds	r7, #36	; 0x24
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	bd90      	pop	{r4, r7, pc}

08002c3c <ST7735_enPrintLine>:
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b08a      	sub	sp, #40	; 0x28
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
 8002c44:	2300      	movs	r3, #0
 8002c46:	767b      	strb	r3, [r7, #25]
 8002c48:	687a      	ldr	r2, [r7, #4]
 8002c4a:	f107 0308 	add.w	r3, r7, #8
 8002c4e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002c52:	e883 0003 	stmia.w	r3, {r0, r1}
 8002c56:	7abb      	ldrb	r3, [r7, #10]
 8002c58:	b29a      	uxth	r2, r3
 8002c5a:	7a3b      	ldrb	r3, [r7, #8]
 8002c5c:	b29b      	uxth	r3, r3
 8002c5e:	1ad3      	subs	r3, r2, r3
 8002c60:	b29b      	uxth	r3, r3
 8002c62:	84fb      	strh	r3, [r7, #38]	; 0x26
 8002c64:	7afb      	ldrb	r3, [r7, #11]
 8002c66:	b29a      	uxth	r2, r3
 8002c68:	7a7b      	ldrb	r3, [r7, #9]
 8002c6a:	b29b      	uxth	r3, r3
 8002c6c:	1ad3      	subs	r3, r2, r3
 8002c6e:	b29b      	uxth	r3, r3
 8002c70:	84bb      	strh	r3, [r7, #36]	; 0x24
 8002c72:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	db02      	blt.n	8002c80 <ST7735_enPrintLine+0x44>
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	843b      	strh	r3, [r7, #32]
 8002c7e:	e006      	b.n	8002c8e <ST7735_enPrintLine+0x52>
 8002c80:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002c82:	425b      	negs	r3, r3
 8002c84:	b29b      	uxth	r3, r3
 8002c86:	84bb      	strh	r3, [r7, #36]	; 0x24
 8002c88:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002c8c:	843b      	strh	r3, [r7, #32]
 8002c8e:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	db02      	blt.n	8002c9c <ST7735_enPrintLine+0x60>
 8002c96:	2301      	movs	r3, #1
 8002c98:	847b      	strh	r3, [r7, #34]	; 0x22
 8002c9a:	e006      	b.n	8002caa <ST7735_enPrintLine+0x6e>
 8002c9c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002c9e:	425b      	negs	r3, r3
 8002ca0:	b29b      	uxth	r3, r3
 8002ca2:	84fb      	strh	r3, [r7, #38]	; 0x26
 8002ca4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002ca8:	847b      	strh	r3, [r7, #34]	; 0x22
 8002caa:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	; 0x26
 8002cae:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8002cb2:	429a      	cmp	r2, r3
 8002cb4:	db04      	blt.n	8002cc0 <ST7735_enPrintLine+0x84>
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	83bb      	strh	r3, [r7, #28]
 8002cba:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002cbc:	83fb      	strh	r3, [r7, #30]
 8002cbe:	e009      	b.n	8002cd4 <ST7735_enPrintLine+0x98>
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	83fb      	strh	r3, [r7, #30]
 8002cc4:	8c3b      	ldrh	r3, [r7, #32]
 8002cc6:	83bb      	strh	r3, [r7, #28]
 8002cc8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002cca:	82fb      	strh	r3, [r7, #22]
 8002ccc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002cce:	84fb      	strh	r3, [r7, #38]	; 0x26
 8002cd0:	8afb      	ldrh	r3, [r7, #22]
 8002cd2:	84bb      	strh	r3, [r7, #36]	; 0x24
 8002cd4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002cd6:	005b      	lsls	r3, r3, #1
 8002cd8:	b29b      	uxth	r3, r3
 8002cda:	82bb      	strh	r3, [r7, #20]
 8002cdc:	8aba      	ldrh	r2, [r7, #20]
 8002cde:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002ce0:	1ad3      	subs	r3, r2, r3
 8002ce2:	b29b      	uxth	r3, r3
 8002ce4:	837b      	strh	r3, [r7, #26]
 8002ce6:	8b7a      	ldrh	r2, [r7, #26]
 8002ce8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002cea:	1ad3      	subs	r3, r2, r3
 8002cec:	b29b      	uxth	r3, r3
 8002cee:	827b      	strh	r3, [r7, #18]
 8002cf0:	7aba      	ldrb	r2, [r7, #10]
 8002cf2:	7a3b      	ldrb	r3, [r7, #8]
 8002cf4:	429a      	cmp	r2, r3
 8002cf6:	d16c      	bne.n	8002dd2 <ST7735_enPrintLine+0x196>
 8002cf8:	7a7a      	ldrb	r2, [r7, #9]
 8002cfa:	7afb      	ldrb	r3, [r7, #11]
 8002cfc:	429a      	cmp	r2, r3
 8002cfe:	d231      	bcs.n	8002d64 <ST7735_enPrintLine+0x128>
 8002d00:	7a3b      	ldrb	r3, [r7, #8]
 8002d02:	7a79      	ldrb	r1, [r7, #9]
 8002d04:	68fa      	ldr	r2, [r7, #12]
 8002d06:	4618      	mov	r0, r3
 8002d08:	f000 f9ca 	bl	80030a0 <ST7735__enDrawPixel>
 8002d0c:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	db11      	blt.n	8002d38 <ST7735_enPrintLine+0xfc>
 8002d14:	7a3a      	ldrb	r2, [r7, #8]
 8002d16:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002d18:	b2db      	uxtb	r3, r3
 8002d1a:	4413      	add	r3, r2
 8002d1c:	b2db      	uxtb	r3, r3
 8002d1e:	723b      	strb	r3, [r7, #8]
 8002d20:	7a7a      	ldrb	r2, [r7, #9]
 8002d22:	8c3b      	ldrh	r3, [r7, #32]
 8002d24:	b2db      	uxtb	r3, r3
 8002d26:	4413      	add	r3, r2
 8002d28:	b2db      	uxtb	r3, r3
 8002d2a:	727b      	strb	r3, [r7, #9]
 8002d2c:	8b7a      	ldrh	r2, [r7, #26]
 8002d2e:	8a7b      	ldrh	r3, [r7, #18]
 8002d30:	4413      	add	r3, r2
 8002d32:	b29b      	uxth	r3, r3
 8002d34:	837b      	strh	r3, [r7, #26]
 8002d36:	e010      	b.n	8002d5a <ST7735_enPrintLine+0x11e>
 8002d38:	7a3a      	ldrb	r2, [r7, #8]
 8002d3a:	8bfb      	ldrh	r3, [r7, #30]
 8002d3c:	b2db      	uxtb	r3, r3
 8002d3e:	4413      	add	r3, r2
 8002d40:	b2db      	uxtb	r3, r3
 8002d42:	723b      	strb	r3, [r7, #8]
 8002d44:	7a7a      	ldrb	r2, [r7, #9]
 8002d46:	8bbb      	ldrh	r3, [r7, #28]
 8002d48:	b2db      	uxtb	r3, r3
 8002d4a:	4413      	add	r3, r2
 8002d4c:	b2db      	uxtb	r3, r3
 8002d4e:	727b      	strb	r3, [r7, #9]
 8002d50:	8b7a      	ldrh	r2, [r7, #26]
 8002d52:	8abb      	ldrh	r3, [r7, #20]
 8002d54:	4413      	add	r3, r2
 8002d56:	b29b      	uxth	r3, r3
 8002d58:	837b      	strh	r3, [r7, #26]
 8002d5a:	7a7a      	ldrb	r2, [r7, #9]
 8002d5c:	7afb      	ldrb	r3, [r7, #11]
 8002d5e:	429a      	cmp	r2, r3
 8002d60:	d3ce      	bcc.n	8002d00 <ST7735_enPrintLine+0xc4>
 8002d62:	e0a1      	b.n	8002ea8 <ST7735_enPrintLine+0x26c>
 8002d64:	7a7a      	ldrb	r2, [r7, #9]
 8002d66:	7afb      	ldrb	r3, [r7, #11]
 8002d68:	429a      	cmp	r2, r3
 8002d6a:	f240 809d 	bls.w	8002ea8 <ST7735_enPrintLine+0x26c>
 8002d6e:	7a3b      	ldrb	r3, [r7, #8]
 8002d70:	7a79      	ldrb	r1, [r7, #9]
 8002d72:	68fa      	ldr	r2, [r7, #12]
 8002d74:	4618      	mov	r0, r3
 8002d76:	f000 f993 	bl	80030a0 <ST7735__enDrawPixel>
 8002d7a:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	db11      	blt.n	8002da6 <ST7735_enPrintLine+0x16a>
 8002d82:	7a3a      	ldrb	r2, [r7, #8]
 8002d84:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002d86:	b2db      	uxtb	r3, r3
 8002d88:	4413      	add	r3, r2
 8002d8a:	b2db      	uxtb	r3, r3
 8002d8c:	723b      	strb	r3, [r7, #8]
 8002d8e:	7a7a      	ldrb	r2, [r7, #9]
 8002d90:	8c3b      	ldrh	r3, [r7, #32]
 8002d92:	b2db      	uxtb	r3, r3
 8002d94:	4413      	add	r3, r2
 8002d96:	b2db      	uxtb	r3, r3
 8002d98:	727b      	strb	r3, [r7, #9]
 8002d9a:	8b7a      	ldrh	r2, [r7, #26]
 8002d9c:	8a7b      	ldrh	r3, [r7, #18]
 8002d9e:	4413      	add	r3, r2
 8002da0:	b29b      	uxth	r3, r3
 8002da2:	837b      	strh	r3, [r7, #26]
 8002da4:	e010      	b.n	8002dc8 <ST7735_enPrintLine+0x18c>
 8002da6:	7a3a      	ldrb	r2, [r7, #8]
 8002da8:	8bfb      	ldrh	r3, [r7, #30]
 8002daa:	b2db      	uxtb	r3, r3
 8002dac:	4413      	add	r3, r2
 8002dae:	b2db      	uxtb	r3, r3
 8002db0:	723b      	strb	r3, [r7, #8]
 8002db2:	7a7a      	ldrb	r2, [r7, #9]
 8002db4:	8bbb      	ldrh	r3, [r7, #28]
 8002db6:	b2db      	uxtb	r3, r3
 8002db8:	4413      	add	r3, r2
 8002dba:	b2db      	uxtb	r3, r3
 8002dbc:	727b      	strb	r3, [r7, #9]
 8002dbe:	8b7a      	ldrh	r2, [r7, #26]
 8002dc0:	8abb      	ldrh	r3, [r7, #20]
 8002dc2:	4413      	add	r3, r2
 8002dc4:	b29b      	uxth	r3, r3
 8002dc6:	837b      	strh	r3, [r7, #26]
 8002dc8:	7a7a      	ldrb	r2, [r7, #9]
 8002dca:	7afb      	ldrb	r3, [r7, #11]
 8002dcc:	429a      	cmp	r2, r3
 8002dce:	d8ce      	bhi.n	8002d6e <ST7735_enPrintLine+0x132>
 8002dd0:	e06a      	b.n	8002ea8 <ST7735_enPrintLine+0x26c>
 8002dd2:	7aba      	ldrb	r2, [r7, #10]
 8002dd4:	7a3b      	ldrb	r3, [r7, #8]
 8002dd6:	429a      	cmp	r2, r3
 8002dd8:	d931      	bls.n	8002e3e <ST7735_enPrintLine+0x202>
 8002dda:	7a3b      	ldrb	r3, [r7, #8]
 8002ddc:	7a79      	ldrb	r1, [r7, #9]
 8002dde:	68fa      	ldr	r2, [r7, #12]
 8002de0:	4618      	mov	r0, r3
 8002de2:	f000 f95d 	bl	80030a0 <ST7735__enDrawPixel>
 8002de6:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	db11      	blt.n	8002e12 <ST7735_enPrintLine+0x1d6>
 8002dee:	7a3a      	ldrb	r2, [r7, #8]
 8002df0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002df2:	b2db      	uxtb	r3, r3
 8002df4:	4413      	add	r3, r2
 8002df6:	b2db      	uxtb	r3, r3
 8002df8:	723b      	strb	r3, [r7, #8]
 8002dfa:	7a7a      	ldrb	r2, [r7, #9]
 8002dfc:	8c3b      	ldrh	r3, [r7, #32]
 8002dfe:	b2db      	uxtb	r3, r3
 8002e00:	4413      	add	r3, r2
 8002e02:	b2db      	uxtb	r3, r3
 8002e04:	727b      	strb	r3, [r7, #9]
 8002e06:	8b7a      	ldrh	r2, [r7, #26]
 8002e08:	8a7b      	ldrh	r3, [r7, #18]
 8002e0a:	4413      	add	r3, r2
 8002e0c:	b29b      	uxth	r3, r3
 8002e0e:	837b      	strh	r3, [r7, #26]
 8002e10:	e010      	b.n	8002e34 <ST7735_enPrintLine+0x1f8>
 8002e12:	7a3a      	ldrb	r2, [r7, #8]
 8002e14:	8bfb      	ldrh	r3, [r7, #30]
 8002e16:	b2db      	uxtb	r3, r3
 8002e18:	4413      	add	r3, r2
 8002e1a:	b2db      	uxtb	r3, r3
 8002e1c:	723b      	strb	r3, [r7, #8]
 8002e1e:	7a7a      	ldrb	r2, [r7, #9]
 8002e20:	8bbb      	ldrh	r3, [r7, #28]
 8002e22:	b2db      	uxtb	r3, r3
 8002e24:	4413      	add	r3, r2
 8002e26:	b2db      	uxtb	r3, r3
 8002e28:	727b      	strb	r3, [r7, #9]
 8002e2a:	8b7a      	ldrh	r2, [r7, #26]
 8002e2c:	8abb      	ldrh	r3, [r7, #20]
 8002e2e:	4413      	add	r3, r2
 8002e30:	b29b      	uxth	r3, r3
 8002e32:	837b      	strh	r3, [r7, #26]
 8002e34:	7a3a      	ldrb	r2, [r7, #8]
 8002e36:	7abb      	ldrb	r3, [r7, #10]
 8002e38:	429a      	cmp	r2, r3
 8002e3a:	d3ce      	bcc.n	8002dda <ST7735_enPrintLine+0x19e>
 8002e3c:	e034      	b.n	8002ea8 <ST7735_enPrintLine+0x26c>
 8002e3e:	7aba      	ldrb	r2, [r7, #10]
 8002e40:	7a3b      	ldrb	r3, [r7, #8]
 8002e42:	429a      	cmp	r2, r3
 8002e44:	d230      	bcs.n	8002ea8 <ST7735_enPrintLine+0x26c>
 8002e46:	7a3b      	ldrb	r3, [r7, #8]
 8002e48:	7a79      	ldrb	r1, [r7, #9]
 8002e4a:	68fa      	ldr	r2, [r7, #12]
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f000 f927 	bl	80030a0 <ST7735__enDrawPixel>
 8002e52:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	db11      	blt.n	8002e7e <ST7735_enPrintLine+0x242>
 8002e5a:	7a3a      	ldrb	r2, [r7, #8]
 8002e5c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002e5e:	b2db      	uxtb	r3, r3
 8002e60:	4413      	add	r3, r2
 8002e62:	b2db      	uxtb	r3, r3
 8002e64:	723b      	strb	r3, [r7, #8]
 8002e66:	7a7a      	ldrb	r2, [r7, #9]
 8002e68:	8c3b      	ldrh	r3, [r7, #32]
 8002e6a:	b2db      	uxtb	r3, r3
 8002e6c:	4413      	add	r3, r2
 8002e6e:	b2db      	uxtb	r3, r3
 8002e70:	727b      	strb	r3, [r7, #9]
 8002e72:	8b7a      	ldrh	r2, [r7, #26]
 8002e74:	8a7b      	ldrh	r3, [r7, #18]
 8002e76:	4413      	add	r3, r2
 8002e78:	b29b      	uxth	r3, r3
 8002e7a:	837b      	strh	r3, [r7, #26]
 8002e7c:	e010      	b.n	8002ea0 <ST7735_enPrintLine+0x264>
 8002e7e:	7a3a      	ldrb	r2, [r7, #8]
 8002e80:	8bfb      	ldrh	r3, [r7, #30]
 8002e82:	b2db      	uxtb	r3, r3
 8002e84:	4413      	add	r3, r2
 8002e86:	b2db      	uxtb	r3, r3
 8002e88:	723b      	strb	r3, [r7, #8]
 8002e8a:	7a7a      	ldrb	r2, [r7, #9]
 8002e8c:	8bbb      	ldrh	r3, [r7, #28]
 8002e8e:	b2db      	uxtb	r3, r3
 8002e90:	4413      	add	r3, r2
 8002e92:	b2db      	uxtb	r3, r3
 8002e94:	727b      	strb	r3, [r7, #9]
 8002e96:	8b7a      	ldrh	r2, [r7, #26]
 8002e98:	8abb      	ldrh	r3, [r7, #20]
 8002e9a:	4413      	add	r3, r2
 8002e9c:	b29b      	uxth	r3, r3
 8002e9e:	837b      	strh	r3, [r7, #26]
 8002ea0:	7aba      	ldrb	r2, [r7, #10]
 8002ea2:	7a3b      	ldrb	r3, [r7, #8]
 8002ea4:	429a      	cmp	r2, r3
 8002ea6:	d3ce      	bcc.n	8002e46 <ST7735_enPrintLine+0x20a>
 8002ea8:	7e7b      	ldrb	r3, [r7, #25]
 8002eaa:	4618      	mov	r0, r3
 8002eac:	3728      	adds	r7, #40	; 0x28
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bd80      	pop	{r7, pc}
 8002eb2:	bf00      	nop

08002eb4 <ST7735__enWrite>:
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b084      	sub	sp, #16
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	4603      	mov	r3, r0
 8002ebc:	460a      	mov	r2, r1
 8002ebe:	71fb      	strb	r3, [r7, #7]
 8002ec0:	4613      	mov	r3, r2
 8002ec2:	71bb      	strb	r3, [r7, #6]
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	73fb      	strb	r3, [r7, #15]
 8002ec8:	4b15      	ldr	r3, [pc, #84]	; (8002f20 <ST7735__enWrite+0x6c>)
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	2000      	movs	r0, #0
 8002ed0:	4798      	blx	r3
 8002ed2:	79bb      	ldrb	r3, [r7, #6]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d002      	beq.n	8002ede <ST7735__enWrite+0x2a>
 8002ed8:	2b01      	cmp	r3, #1
 8002eda:	d006      	beq.n	8002eea <ST7735__enWrite+0x36>
 8002edc:	e00b      	b.n	8002ef6 <ST7735__enWrite+0x42>
 8002ede:	4b10      	ldr	r3, [pc, #64]	; (8002f20 <ST7735__enWrite+0x6c>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	689b      	ldr	r3, [r3, #8]
 8002ee4:	2000      	movs	r0, #0
 8002ee6:	4798      	blx	r3
 8002ee8:	e008      	b.n	8002efc <ST7735__enWrite+0x48>
 8002eea:	4b0d      	ldr	r3, [pc, #52]	; (8002f20 <ST7735__enWrite+0x6c>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	689b      	ldr	r3, [r3, #8]
 8002ef0:	2001      	movs	r0, #1
 8002ef2:	4798      	blx	r3
 8002ef4:	e002      	b.n	8002efc <ST7735__enWrite+0x48>
 8002ef6:	2302      	movs	r3, #2
 8002ef8:	73fb      	strb	r3, [r7, #15]
 8002efa:	bf00      	nop
 8002efc:	4b08      	ldr	r3, [pc, #32]	; (8002f20 <ST7735__enWrite+0x6c>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	1dfa      	adds	r2, r7, #7
 8002f04:	2101      	movs	r1, #1
 8002f06:	4610      	mov	r0, r2
 8002f08:	4798      	blx	r3
 8002f0a:	4b05      	ldr	r3, [pc, #20]	; (8002f20 <ST7735__enWrite+0x6c>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	2001      	movs	r0, #1
 8002f12:	4798      	blx	r3
 8002f14:	7bfb      	ldrb	r3, [r7, #15]
 8002f16:	4618      	mov	r0, r3
 8002f18:	3710      	adds	r7, #16
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bd80      	pop	{r7, pc}
 8002f1e:	bf00      	nop
 8002f20:	20000090 	.word	0x20000090

08002f24 <ST7735__enMultipleWrite>:
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b084      	sub	sp, #16
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
 8002f2c:	6039      	str	r1, [r7, #0]
 8002f2e:	2300      	movs	r3, #0
 8002f30:	73fb      	strb	r3, [r7, #15]
 8002f32:	4b0d      	ldr	r3, [pc, #52]	; (8002f68 <ST7735__enMultipleWrite+0x44>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	2000      	movs	r0, #0
 8002f3a:	4798      	blx	r3
 8002f3c:	4b0a      	ldr	r3, [pc, #40]	; (8002f68 <ST7735__enMultipleWrite+0x44>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	689b      	ldr	r3, [r3, #8]
 8002f42:	2001      	movs	r0, #1
 8002f44:	4798      	blx	r3
 8002f46:	4b08      	ldr	r3, [pc, #32]	; (8002f68 <ST7735__enMultipleWrite+0x44>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	6839      	ldr	r1, [r7, #0]
 8002f4e:	6878      	ldr	r0, [r7, #4]
 8002f50:	4798      	blx	r3
 8002f52:	4b05      	ldr	r3, [pc, #20]	; (8002f68 <ST7735__enMultipleWrite+0x44>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	2001      	movs	r0, #1
 8002f5a:	4798      	blx	r3
 8002f5c:	7bfb      	ldrb	r3, [r7, #15]
 8002f5e:	4618      	mov	r0, r3
 8002f60:	3710      	adds	r7, #16
 8002f62:	46bd      	mov	sp, r7
 8002f64:	bd80      	pop	{r7, pc}
 8002f66:	bf00      	nop
 8002f68:	20000090 	.word	0x20000090

08002f6c <ST7735__enRgbWrite>:
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b084      	sub	sp, #16
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
 8002f74:	2300      	movs	r3, #0
 8002f76:	73fb      	strb	r3, [r7, #15]
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	0c1b      	lsrs	r3, r3, #16
 8002f7c:	b2db      	uxtb	r3, r3
 8002f7e:	733b      	strb	r3, [r7, #12]
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	0a1b      	lsrs	r3, r3, #8
 8002f84:	b2db      	uxtb	r3, r3
 8002f86:	737b      	strb	r3, [r7, #13]
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	b2db      	uxtb	r3, r3
 8002f8c:	73bb      	strb	r3, [r7, #14]
 8002f8e:	f107 030c 	add.w	r3, r7, #12
 8002f92:	2103      	movs	r1, #3
 8002f94:	4618      	mov	r0, r3
 8002f96:	f7ff ffc5 	bl	8002f24 <ST7735__enMultipleWrite>
 8002f9a:	7bfb      	ldrb	r3, [r7, #15]
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	3710      	adds	r7, #16
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bd80      	pop	{r7, pc}

08002fa4 <ST7735__enSetDispWindow>:
 8002fa4:	b590      	push	{r4, r7, lr}
 8002fa6:	b085      	sub	sp, #20
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	4604      	mov	r4, r0
 8002fac:	4608      	mov	r0, r1
 8002fae:	4611      	mov	r1, r2
 8002fb0:	461a      	mov	r2, r3
 8002fb2:	4623      	mov	r3, r4
 8002fb4:	71fb      	strb	r3, [r7, #7]
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	71bb      	strb	r3, [r7, #6]
 8002fba:	460b      	mov	r3, r1
 8002fbc:	717b      	strb	r3, [r7, #5]
 8002fbe:	4613      	mov	r3, r2
 8002fc0:	713b      	strb	r3, [r7, #4]
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	73fb      	strb	r3, [r7, #15]
 8002fc6:	2100      	movs	r1, #0
 8002fc8:	202a      	movs	r0, #42	; 0x2a
 8002fca:	f7ff ff73 	bl	8002eb4 <ST7735__enWrite>
 8002fce:	2101      	movs	r1, #1
 8002fd0:	2000      	movs	r0, #0
 8002fd2:	f7ff ff6f 	bl	8002eb4 <ST7735__enWrite>
 8002fd6:	79fb      	ldrb	r3, [r7, #7]
 8002fd8:	2101      	movs	r1, #1
 8002fda:	4618      	mov	r0, r3
 8002fdc:	f7ff ff6a 	bl	8002eb4 <ST7735__enWrite>
 8002fe0:	2101      	movs	r1, #1
 8002fe2:	2000      	movs	r0, #0
 8002fe4:	f7ff ff66 	bl	8002eb4 <ST7735__enWrite>
 8002fe8:	79fa      	ldrb	r2, [r7, #7]
 8002fea:	797b      	ldrb	r3, [r7, #5]
 8002fec:	4413      	add	r3, r2
 8002fee:	b2db      	uxtb	r3, r3
 8002ff0:	3b01      	subs	r3, #1
 8002ff2:	b2db      	uxtb	r3, r3
 8002ff4:	2101      	movs	r1, #1
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	f7ff ff5c 	bl	8002eb4 <ST7735__enWrite>
 8002ffc:	2100      	movs	r1, #0
 8002ffe:	202b      	movs	r0, #43	; 0x2b
 8003000:	f7ff ff58 	bl	8002eb4 <ST7735__enWrite>
 8003004:	2101      	movs	r1, #1
 8003006:	2000      	movs	r0, #0
 8003008:	f7ff ff54 	bl	8002eb4 <ST7735__enWrite>
 800300c:	79bb      	ldrb	r3, [r7, #6]
 800300e:	2101      	movs	r1, #1
 8003010:	4618      	mov	r0, r3
 8003012:	f7ff ff4f 	bl	8002eb4 <ST7735__enWrite>
 8003016:	2101      	movs	r1, #1
 8003018:	2000      	movs	r0, #0
 800301a:	f7ff ff4b 	bl	8002eb4 <ST7735__enWrite>
 800301e:	79ba      	ldrb	r2, [r7, #6]
 8003020:	793b      	ldrb	r3, [r7, #4]
 8003022:	4413      	add	r3, r2
 8003024:	b2db      	uxtb	r3, r3
 8003026:	3301      	adds	r3, #1
 8003028:	b2db      	uxtb	r3, r3
 800302a:	2101      	movs	r1, #1
 800302c:	4618      	mov	r0, r3
 800302e:	f7ff ff41 	bl	8002eb4 <ST7735__enWrite>
 8003032:	2100      	movs	r1, #0
 8003034:	202c      	movs	r0, #44	; 0x2c
 8003036:	f7ff ff3d 	bl	8002eb4 <ST7735__enWrite>
 800303a:	7bfb      	ldrb	r3, [r7, #15]
 800303c:	4618      	mov	r0, r3
 800303e:	3714      	adds	r7, #20
 8003040:	46bd      	mov	sp, r7
 8003042:	bd90      	pop	{r4, r7, pc}

08003044 <ST7735__enSetCursortoAddr>:
 8003044:	b580      	push	{r7, lr}
 8003046:	b084      	sub	sp, #16
 8003048:	af00      	add	r7, sp, #0
 800304a:	4603      	mov	r3, r0
 800304c:	460a      	mov	r2, r1
 800304e:	71fb      	strb	r3, [r7, #7]
 8003050:	4613      	mov	r3, r2
 8003052:	71bb      	strb	r3, [r7, #6]
 8003054:	2300      	movs	r3, #0
 8003056:	73fb      	strb	r3, [r7, #15]
 8003058:	2100      	movs	r1, #0
 800305a:	202a      	movs	r0, #42	; 0x2a
 800305c:	f7ff ff2a 	bl	8002eb4 <ST7735__enWrite>
 8003060:	2101      	movs	r1, #1
 8003062:	2000      	movs	r0, #0
 8003064:	f7ff ff26 	bl	8002eb4 <ST7735__enWrite>
 8003068:	79fb      	ldrb	r3, [r7, #7]
 800306a:	2101      	movs	r1, #1
 800306c:	4618      	mov	r0, r3
 800306e:	f7ff ff21 	bl	8002eb4 <ST7735__enWrite>
 8003072:	2100      	movs	r1, #0
 8003074:	202b      	movs	r0, #43	; 0x2b
 8003076:	f7ff ff1d 	bl	8002eb4 <ST7735__enWrite>
 800307a:	2101      	movs	r1, #1
 800307c:	2000      	movs	r0, #0
 800307e:	f7ff ff19 	bl	8002eb4 <ST7735__enWrite>
 8003082:	79bb      	ldrb	r3, [r7, #6]
 8003084:	2101      	movs	r1, #1
 8003086:	4618      	mov	r0, r3
 8003088:	f7ff ff14 	bl	8002eb4 <ST7735__enWrite>
 800308c:	2100      	movs	r1, #0
 800308e:	202c      	movs	r0, #44	; 0x2c
 8003090:	f7ff ff10 	bl	8002eb4 <ST7735__enWrite>
 8003094:	7bfb      	ldrb	r3, [r7, #15]
 8003096:	4618      	mov	r0, r3
 8003098:	3710      	adds	r7, #16
 800309a:	46bd      	mov	sp, r7
 800309c:	bd80      	pop	{r7, pc}
 800309e:	bf00      	nop

080030a0 <ST7735__enDrawPixel>:
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b084      	sub	sp, #16
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	4603      	mov	r3, r0
 80030a8:	603a      	str	r2, [r7, #0]
 80030aa:	71fb      	strb	r3, [r7, #7]
 80030ac:	460b      	mov	r3, r1
 80030ae:	71bb      	strb	r3, [r7, #6]
 80030b0:	2300      	movs	r3, #0
 80030b2:	73fb      	strb	r3, [r7, #15]
 80030b4:	79ba      	ldrb	r2, [r7, #6]
 80030b6:	79fb      	ldrb	r3, [r7, #7]
 80030b8:	4611      	mov	r1, r2
 80030ba:	4618      	mov	r0, r3
 80030bc:	f7ff ffc2 	bl	8003044 <ST7735__enSetCursortoAddr>
 80030c0:	6838      	ldr	r0, [r7, #0]
 80030c2:	f7ff ff53 	bl	8002f6c <ST7735__enRgbWrite>
 80030c6:	7bfb      	ldrb	r3, [r7, #15]
 80030c8:	4618      	mov	r0, r3
 80030ca:	3710      	adds	r7, #16
 80030cc:	46bd      	mov	sp, r7
 80030ce:	bd80      	pop	{r7, pc}

080030d0 <ST7735__enPrintChar>:
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b084      	sub	sp, #16
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
 80030d8:	2300      	movs	r3, #0
 80030da:	737b      	strb	r3, [r7, #13]
 80030dc:	2300      	movs	r3, #0
 80030de:	73fb      	strb	r3, [r7, #15]
 80030e0:	2300      	movs	r3, #0
 80030e2:	73bb      	strb	r3, [r7, #14]
 80030e4:	2300      	movs	r3, #0
 80030e6:	733b      	strb	r3, [r7, #12]
 80030e8:	2300      	movs	r3, #0
 80030ea:	73fb      	strb	r3, [r7, #15]
 80030ec:	e04c      	b.n	8003188 <ST7735__enPrintChar+0xb8>
 80030ee:	2300      	movs	r3, #0
 80030f0:	73bb      	strb	r3, [r7, #14]
 80030f2:	e037      	b.n	8003164 <ST7735__enPrintChar+0x94>
 80030f4:	2300      	movs	r3, #0
 80030f6:	733b      	strb	r3, [r7, #12]
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	68db      	ldr	r3, [r3, #12]
 80030fc:	781b      	ldrb	r3, [r3, #0]
 80030fe:	f1a3 0220 	sub.w	r2, r3, #32
 8003102:	7bf9      	ldrb	r1, [r7, #15]
 8003104:	4824      	ldr	r0, [pc, #144]	; (8003198 <ST7735__enPrintChar+0xc8>)
 8003106:	4613      	mov	r3, r2
 8003108:	009b      	lsls	r3, r3, #2
 800310a:	4413      	add	r3, r2
 800310c:	4403      	add	r3, r0
 800310e:	440b      	add	r3, r1
 8003110:	781b      	ldrb	r3, [r3, #0]
 8003112:	733b      	strb	r3, [r7, #12]
 8003114:	7b3a      	ldrb	r2, [r7, #12]
 8003116:	7bbb      	ldrb	r3, [r7, #14]
 8003118:	fa42 f303 	asr.w	r3, r2, r3
 800311c:	f003 0301 	and.w	r3, r3, #1
 8003120:	2b00      	cmp	r3, #0
 8003122:	d009      	beq.n	8003138 <ST7735__enPrintChar+0x68>
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	7818      	ldrb	r0, [r3, #0]
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	7859      	ldrb	r1, [r3, #1]
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	461a      	mov	r2, r3
 8003132:	f7ff ffb5 	bl	80030a0 <ST7735__enDrawPixel>
 8003136:	e00c      	b.n	8003152 <ST7735__enPrintChar+0x82>
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	689b      	ldr	r3, [r3, #8]
 800313c:	2b01      	cmp	r3, #1
 800313e:	d008      	beq.n	8003152 <ST7735__enPrintChar+0x82>
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	7818      	ldrb	r0, [r3, #0]
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	7859      	ldrb	r1, [r3, #1]
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	689b      	ldr	r3, [r3, #8]
 800314c:	461a      	mov	r2, r3
 800314e:	f7ff ffa7 	bl	80030a0 <ST7735__enDrawPixel>
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	785b      	ldrb	r3, [r3, #1]
 8003156:	3301      	adds	r3, #1
 8003158:	b2da      	uxtb	r2, r3
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	705a      	strb	r2, [r3, #1]
 800315e:	7bbb      	ldrb	r3, [r7, #14]
 8003160:	3301      	adds	r3, #1
 8003162:	73bb      	strb	r3, [r7, #14]
 8003164:	7bbb      	ldrb	r3, [r7, #14]
 8003166:	2b07      	cmp	r3, #7
 8003168:	d9c4      	bls.n	80030f4 <ST7735__enPrintChar+0x24>
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	785b      	ldrb	r3, [r3, #1]
 800316e:	3b08      	subs	r3, #8
 8003170:	b2da      	uxtb	r2, r3
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	705a      	strb	r2, [r3, #1]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	781b      	ldrb	r3, [r3, #0]
 800317a:	3301      	adds	r3, #1
 800317c:	b2da      	uxtb	r2, r3
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	701a      	strb	r2, [r3, #0]
 8003182:	7bfb      	ldrb	r3, [r7, #15]
 8003184:	3301      	adds	r3, #1
 8003186:	73fb      	strb	r3, [r7, #15]
 8003188:	7bfb      	ldrb	r3, [r7, #15]
 800318a:	2b04      	cmp	r3, #4
 800318c:	d9af      	bls.n	80030ee <ST7735__enPrintChar+0x1e>
 800318e:	7b7b      	ldrb	r3, [r7, #13]
 8003190:	4618      	mov	r0, r3
 8003192:	3710      	adds	r7, #16
 8003194:	46bd      	mov	sp, r7
 8003196:	bd80      	pop	{r7, pc}
 8003198:	08003a5c 	.word	0x08003a5c

0800319c <__errno>:
 800319c:	4b01      	ldr	r3, [pc, #4]	; (80031a4 <__errno+0x8>)
 800319e:	6818      	ldr	r0, [r3, #0]
 80031a0:	4770      	bx	lr
 80031a2:	bf00      	nop
 80031a4:	2000000c 	.word	0x2000000c

080031a8 <__libc_init_array>:
 80031a8:	b570      	push	{r4, r5, r6, lr}
 80031aa:	4e0d      	ldr	r6, [pc, #52]	; (80031e0 <__libc_init_array+0x38>)
 80031ac:	4c0d      	ldr	r4, [pc, #52]	; (80031e4 <__libc_init_array+0x3c>)
 80031ae:	1ba4      	subs	r4, r4, r6
 80031b0:	10a4      	asrs	r4, r4, #2
 80031b2:	2500      	movs	r5, #0
 80031b4:	42a5      	cmp	r5, r4
 80031b6:	d109      	bne.n	80031cc <__libc_init_array+0x24>
 80031b8:	4e0b      	ldr	r6, [pc, #44]	; (80031e8 <__libc_init_array+0x40>)
 80031ba:	4c0c      	ldr	r4, [pc, #48]	; (80031ec <__libc_init_array+0x44>)
 80031bc:	f000 fc26 	bl	8003a0c <_init>
 80031c0:	1ba4      	subs	r4, r4, r6
 80031c2:	10a4      	asrs	r4, r4, #2
 80031c4:	2500      	movs	r5, #0
 80031c6:	42a5      	cmp	r5, r4
 80031c8:	d105      	bne.n	80031d6 <__libc_init_array+0x2e>
 80031ca:	bd70      	pop	{r4, r5, r6, pc}
 80031cc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80031d0:	4798      	blx	r3
 80031d2:	3501      	adds	r5, #1
 80031d4:	e7ee      	b.n	80031b4 <__libc_init_array+0xc>
 80031d6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80031da:	4798      	blx	r3
 80031dc:	3501      	adds	r5, #1
 80031de:	e7f2      	b.n	80031c6 <__libc_init_array+0x1e>
 80031e0:	08003c78 	.word	0x08003c78
 80031e4:	08003c78 	.word	0x08003c78
 80031e8:	08003c78 	.word	0x08003c78
 80031ec:	08003c7c 	.word	0x08003c7c

080031f0 <memset>:
 80031f0:	4402      	add	r2, r0
 80031f2:	4603      	mov	r3, r0
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d100      	bne.n	80031fa <memset+0xa>
 80031f8:	4770      	bx	lr
 80031fa:	f803 1b01 	strb.w	r1, [r3], #1
 80031fe:	e7f9      	b.n	80031f4 <memset+0x4>

08003200 <siprintf>:
 8003200:	b40e      	push	{r1, r2, r3}
 8003202:	b500      	push	{lr}
 8003204:	b09c      	sub	sp, #112	; 0x70
 8003206:	ab1d      	add	r3, sp, #116	; 0x74
 8003208:	9002      	str	r0, [sp, #8]
 800320a:	9006      	str	r0, [sp, #24]
 800320c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003210:	4809      	ldr	r0, [pc, #36]	; (8003238 <siprintf+0x38>)
 8003212:	9107      	str	r1, [sp, #28]
 8003214:	9104      	str	r1, [sp, #16]
 8003216:	4909      	ldr	r1, [pc, #36]	; (800323c <siprintf+0x3c>)
 8003218:	f853 2b04 	ldr.w	r2, [r3], #4
 800321c:	9105      	str	r1, [sp, #20]
 800321e:	6800      	ldr	r0, [r0, #0]
 8003220:	9301      	str	r3, [sp, #4]
 8003222:	a902      	add	r1, sp, #8
 8003224:	f000 f866 	bl	80032f4 <_svfiprintf_r>
 8003228:	9b02      	ldr	r3, [sp, #8]
 800322a:	2200      	movs	r2, #0
 800322c:	701a      	strb	r2, [r3, #0]
 800322e:	b01c      	add	sp, #112	; 0x70
 8003230:	f85d eb04 	ldr.w	lr, [sp], #4
 8003234:	b003      	add	sp, #12
 8003236:	4770      	bx	lr
 8003238:	2000000c 	.word	0x2000000c
 800323c:	ffff0208 	.word	0xffff0208

08003240 <__ssputs_r>:
 8003240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003244:	688e      	ldr	r6, [r1, #8]
 8003246:	429e      	cmp	r6, r3
 8003248:	4682      	mov	sl, r0
 800324a:	460c      	mov	r4, r1
 800324c:	4690      	mov	r8, r2
 800324e:	4699      	mov	r9, r3
 8003250:	d837      	bhi.n	80032c2 <__ssputs_r+0x82>
 8003252:	898a      	ldrh	r2, [r1, #12]
 8003254:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003258:	d031      	beq.n	80032be <__ssputs_r+0x7e>
 800325a:	6825      	ldr	r5, [r4, #0]
 800325c:	6909      	ldr	r1, [r1, #16]
 800325e:	1a6f      	subs	r7, r5, r1
 8003260:	6965      	ldr	r5, [r4, #20]
 8003262:	2302      	movs	r3, #2
 8003264:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003268:	fb95 f5f3 	sdiv	r5, r5, r3
 800326c:	f109 0301 	add.w	r3, r9, #1
 8003270:	443b      	add	r3, r7
 8003272:	429d      	cmp	r5, r3
 8003274:	bf38      	it	cc
 8003276:	461d      	movcc	r5, r3
 8003278:	0553      	lsls	r3, r2, #21
 800327a:	d530      	bpl.n	80032de <__ssputs_r+0x9e>
 800327c:	4629      	mov	r1, r5
 800327e:	f000 fb2b 	bl	80038d8 <_malloc_r>
 8003282:	4606      	mov	r6, r0
 8003284:	b950      	cbnz	r0, 800329c <__ssputs_r+0x5c>
 8003286:	230c      	movs	r3, #12
 8003288:	f8ca 3000 	str.w	r3, [sl]
 800328c:	89a3      	ldrh	r3, [r4, #12]
 800328e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003292:	81a3      	strh	r3, [r4, #12]
 8003294:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003298:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800329c:	463a      	mov	r2, r7
 800329e:	6921      	ldr	r1, [r4, #16]
 80032a0:	f000 faa8 	bl	80037f4 <memcpy>
 80032a4:	89a3      	ldrh	r3, [r4, #12]
 80032a6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80032aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80032ae:	81a3      	strh	r3, [r4, #12]
 80032b0:	6126      	str	r6, [r4, #16]
 80032b2:	6165      	str	r5, [r4, #20]
 80032b4:	443e      	add	r6, r7
 80032b6:	1bed      	subs	r5, r5, r7
 80032b8:	6026      	str	r6, [r4, #0]
 80032ba:	60a5      	str	r5, [r4, #8]
 80032bc:	464e      	mov	r6, r9
 80032be:	454e      	cmp	r6, r9
 80032c0:	d900      	bls.n	80032c4 <__ssputs_r+0x84>
 80032c2:	464e      	mov	r6, r9
 80032c4:	4632      	mov	r2, r6
 80032c6:	4641      	mov	r1, r8
 80032c8:	6820      	ldr	r0, [r4, #0]
 80032ca:	f000 fa9e 	bl	800380a <memmove>
 80032ce:	68a3      	ldr	r3, [r4, #8]
 80032d0:	1b9b      	subs	r3, r3, r6
 80032d2:	60a3      	str	r3, [r4, #8]
 80032d4:	6823      	ldr	r3, [r4, #0]
 80032d6:	441e      	add	r6, r3
 80032d8:	6026      	str	r6, [r4, #0]
 80032da:	2000      	movs	r0, #0
 80032dc:	e7dc      	b.n	8003298 <__ssputs_r+0x58>
 80032de:	462a      	mov	r2, r5
 80032e0:	f000 fb54 	bl	800398c <_realloc_r>
 80032e4:	4606      	mov	r6, r0
 80032e6:	2800      	cmp	r0, #0
 80032e8:	d1e2      	bne.n	80032b0 <__ssputs_r+0x70>
 80032ea:	6921      	ldr	r1, [r4, #16]
 80032ec:	4650      	mov	r0, sl
 80032ee:	f000 faa5 	bl	800383c <_free_r>
 80032f2:	e7c8      	b.n	8003286 <__ssputs_r+0x46>

080032f4 <_svfiprintf_r>:
 80032f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80032f8:	461d      	mov	r5, r3
 80032fa:	898b      	ldrh	r3, [r1, #12]
 80032fc:	061f      	lsls	r7, r3, #24
 80032fe:	b09d      	sub	sp, #116	; 0x74
 8003300:	4680      	mov	r8, r0
 8003302:	460c      	mov	r4, r1
 8003304:	4616      	mov	r6, r2
 8003306:	d50f      	bpl.n	8003328 <_svfiprintf_r+0x34>
 8003308:	690b      	ldr	r3, [r1, #16]
 800330a:	b96b      	cbnz	r3, 8003328 <_svfiprintf_r+0x34>
 800330c:	2140      	movs	r1, #64	; 0x40
 800330e:	f000 fae3 	bl	80038d8 <_malloc_r>
 8003312:	6020      	str	r0, [r4, #0]
 8003314:	6120      	str	r0, [r4, #16]
 8003316:	b928      	cbnz	r0, 8003324 <_svfiprintf_r+0x30>
 8003318:	230c      	movs	r3, #12
 800331a:	f8c8 3000 	str.w	r3, [r8]
 800331e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003322:	e0c8      	b.n	80034b6 <_svfiprintf_r+0x1c2>
 8003324:	2340      	movs	r3, #64	; 0x40
 8003326:	6163      	str	r3, [r4, #20]
 8003328:	2300      	movs	r3, #0
 800332a:	9309      	str	r3, [sp, #36]	; 0x24
 800332c:	2320      	movs	r3, #32
 800332e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003332:	2330      	movs	r3, #48	; 0x30
 8003334:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003338:	9503      	str	r5, [sp, #12]
 800333a:	f04f 0b01 	mov.w	fp, #1
 800333e:	4637      	mov	r7, r6
 8003340:	463d      	mov	r5, r7
 8003342:	f815 3b01 	ldrb.w	r3, [r5], #1
 8003346:	b10b      	cbz	r3, 800334c <_svfiprintf_r+0x58>
 8003348:	2b25      	cmp	r3, #37	; 0x25
 800334a:	d13e      	bne.n	80033ca <_svfiprintf_r+0xd6>
 800334c:	ebb7 0a06 	subs.w	sl, r7, r6
 8003350:	d00b      	beq.n	800336a <_svfiprintf_r+0x76>
 8003352:	4653      	mov	r3, sl
 8003354:	4632      	mov	r2, r6
 8003356:	4621      	mov	r1, r4
 8003358:	4640      	mov	r0, r8
 800335a:	f7ff ff71 	bl	8003240 <__ssputs_r>
 800335e:	3001      	adds	r0, #1
 8003360:	f000 80a4 	beq.w	80034ac <_svfiprintf_r+0x1b8>
 8003364:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003366:	4453      	add	r3, sl
 8003368:	9309      	str	r3, [sp, #36]	; 0x24
 800336a:	783b      	ldrb	r3, [r7, #0]
 800336c:	2b00      	cmp	r3, #0
 800336e:	f000 809d 	beq.w	80034ac <_svfiprintf_r+0x1b8>
 8003372:	2300      	movs	r3, #0
 8003374:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003378:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800337c:	9304      	str	r3, [sp, #16]
 800337e:	9307      	str	r3, [sp, #28]
 8003380:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003384:	931a      	str	r3, [sp, #104]	; 0x68
 8003386:	462f      	mov	r7, r5
 8003388:	2205      	movs	r2, #5
 800338a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800338e:	4850      	ldr	r0, [pc, #320]	; (80034d0 <_svfiprintf_r+0x1dc>)
 8003390:	f7fc ff1e 	bl	80001d0 <memchr>
 8003394:	9b04      	ldr	r3, [sp, #16]
 8003396:	b9d0      	cbnz	r0, 80033ce <_svfiprintf_r+0xda>
 8003398:	06d9      	lsls	r1, r3, #27
 800339a:	bf44      	itt	mi
 800339c:	2220      	movmi	r2, #32
 800339e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80033a2:	071a      	lsls	r2, r3, #28
 80033a4:	bf44      	itt	mi
 80033a6:	222b      	movmi	r2, #43	; 0x2b
 80033a8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80033ac:	782a      	ldrb	r2, [r5, #0]
 80033ae:	2a2a      	cmp	r2, #42	; 0x2a
 80033b0:	d015      	beq.n	80033de <_svfiprintf_r+0xea>
 80033b2:	9a07      	ldr	r2, [sp, #28]
 80033b4:	462f      	mov	r7, r5
 80033b6:	2000      	movs	r0, #0
 80033b8:	250a      	movs	r5, #10
 80033ba:	4639      	mov	r1, r7
 80033bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80033c0:	3b30      	subs	r3, #48	; 0x30
 80033c2:	2b09      	cmp	r3, #9
 80033c4:	d94d      	bls.n	8003462 <_svfiprintf_r+0x16e>
 80033c6:	b1b8      	cbz	r0, 80033f8 <_svfiprintf_r+0x104>
 80033c8:	e00f      	b.n	80033ea <_svfiprintf_r+0xf6>
 80033ca:	462f      	mov	r7, r5
 80033cc:	e7b8      	b.n	8003340 <_svfiprintf_r+0x4c>
 80033ce:	4a40      	ldr	r2, [pc, #256]	; (80034d0 <_svfiprintf_r+0x1dc>)
 80033d0:	1a80      	subs	r0, r0, r2
 80033d2:	fa0b f000 	lsl.w	r0, fp, r0
 80033d6:	4318      	orrs	r0, r3
 80033d8:	9004      	str	r0, [sp, #16]
 80033da:	463d      	mov	r5, r7
 80033dc:	e7d3      	b.n	8003386 <_svfiprintf_r+0x92>
 80033de:	9a03      	ldr	r2, [sp, #12]
 80033e0:	1d11      	adds	r1, r2, #4
 80033e2:	6812      	ldr	r2, [r2, #0]
 80033e4:	9103      	str	r1, [sp, #12]
 80033e6:	2a00      	cmp	r2, #0
 80033e8:	db01      	blt.n	80033ee <_svfiprintf_r+0xfa>
 80033ea:	9207      	str	r2, [sp, #28]
 80033ec:	e004      	b.n	80033f8 <_svfiprintf_r+0x104>
 80033ee:	4252      	negs	r2, r2
 80033f0:	f043 0302 	orr.w	r3, r3, #2
 80033f4:	9207      	str	r2, [sp, #28]
 80033f6:	9304      	str	r3, [sp, #16]
 80033f8:	783b      	ldrb	r3, [r7, #0]
 80033fa:	2b2e      	cmp	r3, #46	; 0x2e
 80033fc:	d10c      	bne.n	8003418 <_svfiprintf_r+0x124>
 80033fe:	787b      	ldrb	r3, [r7, #1]
 8003400:	2b2a      	cmp	r3, #42	; 0x2a
 8003402:	d133      	bne.n	800346c <_svfiprintf_r+0x178>
 8003404:	9b03      	ldr	r3, [sp, #12]
 8003406:	1d1a      	adds	r2, r3, #4
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	9203      	str	r2, [sp, #12]
 800340c:	2b00      	cmp	r3, #0
 800340e:	bfb8      	it	lt
 8003410:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8003414:	3702      	adds	r7, #2
 8003416:	9305      	str	r3, [sp, #20]
 8003418:	4d2e      	ldr	r5, [pc, #184]	; (80034d4 <_svfiprintf_r+0x1e0>)
 800341a:	7839      	ldrb	r1, [r7, #0]
 800341c:	2203      	movs	r2, #3
 800341e:	4628      	mov	r0, r5
 8003420:	f7fc fed6 	bl	80001d0 <memchr>
 8003424:	b138      	cbz	r0, 8003436 <_svfiprintf_r+0x142>
 8003426:	2340      	movs	r3, #64	; 0x40
 8003428:	1b40      	subs	r0, r0, r5
 800342a:	fa03 f000 	lsl.w	r0, r3, r0
 800342e:	9b04      	ldr	r3, [sp, #16]
 8003430:	4303      	orrs	r3, r0
 8003432:	3701      	adds	r7, #1
 8003434:	9304      	str	r3, [sp, #16]
 8003436:	7839      	ldrb	r1, [r7, #0]
 8003438:	4827      	ldr	r0, [pc, #156]	; (80034d8 <_svfiprintf_r+0x1e4>)
 800343a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800343e:	2206      	movs	r2, #6
 8003440:	1c7e      	adds	r6, r7, #1
 8003442:	f7fc fec5 	bl	80001d0 <memchr>
 8003446:	2800      	cmp	r0, #0
 8003448:	d038      	beq.n	80034bc <_svfiprintf_r+0x1c8>
 800344a:	4b24      	ldr	r3, [pc, #144]	; (80034dc <_svfiprintf_r+0x1e8>)
 800344c:	bb13      	cbnz	r3, 8003494 <_svfiprintf_r+0x1a0>
 800344e:	9b03      	ldr	r3, [sp, #12]
 8003450:	3307      	adds	r3, #7
 8003452:	f023 0307 	bic.w	r3, r3, #7
 8003456:	3308      	adds	r3, #8
 8003458:	9303      	str	r3, [sp, #12]
 800345a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800345c:	444b      	add	r3, r9
 800345e:	9309      	str	r3, [sp, #36]	; 0x24
 8003460:	e76d      	b.n	800333e <_svfiprintf_r+0x4a>
 8003462:	fb05 3202 	mla	r2, r5, r2, r3
 8003466:	2001      	movs	r0, #1
 8003468:	460f      	mov	r7, r1
 800346a:	e7a6      	b.n	80033ba <_svfiprintf_r+0xc6>
 800346c:	2300      	movs	r3, #0
 800346e:	3701      	adds	r7, #1
 8003470:	9305      	str	r3, [sp, #20]
 8003472:	4619      	mov	r1, r3
 8003474:	250a      	movs	r5, #10
 8003476:	4638      	mov	r0, r7
 8003478:	f810 2b01 	ldrb.w	r2, [r0], #1
 800347c:	3a30      	subs	r2, #48	; 0x30
 800347e:	2a09      	cmp	r2, #9
 8003480:	d903      	bls.n	800348a <_svfiprintf_r+0x196>
 8003482:	2b00      	cmp	r3, #0
 8003484:	d0c8      	beq.n	8003418 <_svfiprintf_r+0x124>
 8003486:	9105      	str	r1, [sp, #20]
 8003488:	e7c6      	b.n	8003418 <_svfiprintf_r+0x124>
 800348a:	fb05 2101 	mla	r1, r5, r1, r2
 800348e:	2301      	movs	r3, #1
 8003490:	4607      	mov	r7, r0
 8003492:	e7f0      	b.n	8003476 <_svfiprintf_r+0x182>
 8003494:	ab03      	add	r3, sp, #12
 8003496:	9300      	str	r3, [sp, #0]
 8003498:	4622      	mov	r2, r4
 800349a:	4b11      	ldr	r3, [pc, #68]	; (80034e0 <_svfiprintf_r+0x1ec>)
 800349c:	a904      	add	r1, sp, #16
 800349e:	4640      	mov	r0, r8
 80034a0:	f3af 8000 	nop.w
 80034a4:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 80034a8:	4681      	mov	r9, r0
 80034aa:	d1d6      	bne.n	800345a <_svfiprintf_r+0x166>
 80034ac:	89a3      	ldrh	r3, [r4, #12]
 80034ae:	065b      	lsls	r3, r3, #25
 80034b0:	f53f af35 	bmi.w	800331e <_svfiprintf_r+0x2a>
 80034b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80034b6:	b01d      	add	sp, #116	; 0x74
 80034b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80034bc:	ab03      	add	r3, sp, #12
 80034be:	9300      	str	r3, [sp, #0]
 80034c0:	4622      	mov	r2, r4
 80034c2:	4b07      	ldr	r3, [pc, #28]	; (80034e0 <_svfiprintf_r+0x1ec>)
 80034c4:	a904      	add	r1, sp, #16
 80034c6:	4640      	mov	r0, r8
 80034c8:	f000 f882 	bl	80035d0 <_printf_i>
 80034cc:	e7ea      	b.n	80034a4 <_svfiprintf_r+0x1b0>
 80034ce:	bf00      	nop
 80034d0:	08003c3c 	.word	0x08003c3c
 80034d4:	08003c42 	.word	0x08003c42
 80034d8:	08003c46 	.word	0x08003c46
 80034dc:	00000000 	.word	0x00000000
 80034e0:	08003241 	.word	0x08003241

080034e4 <_printf_common>:
 80034e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80034e8:	4691      	mov	r9, r2
 80034ea:	461f      	mov	r7, r3
 80034ec:	688a      	ldr	r2, [r1, #8]
 80034ee:	690b      	ldr	r3, [r1, #16]
 80034f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80034f4:	4293      	cmp	r3, r2
 80034f6:	bfb8      	it	lt
 80034f8:	4613      	movlt	r3, r2
 80034fa:	f8c9 3000 	str.w	r3, [r9]
 80034fe:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003502:	4606      	mov	r6, r0
 8003504:	460c      	mov	r4, r1
 8003506:	b112      	cbz	r2, 800350e <_printf_common+0x2a>
 8003508:	3301      	adds	r3, #1
 800350a:	f8c9 3000 	str.w	r3, [r9]
 800350e:	6823      	ldr	r3, [r4, #0]
 8003510:	0699      	lsls	r1, r3, #26
 8003512:	bf42      	ittt	mi
 8003514:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003518:	3302      	addmi	r3, #2
 800351a:	f8c9 3000 	strmi.w	r3, [r9]
 800351e:	6825      	ldr	r5, [r4, #0]
 8003520:	f015 0506 	ands.w	r5, r5, #6
 8003524:	d107      	bne.n	8003536 <_printf_common+0x52>
 8003526:	f104 0a19 	add.w	sl, r4, #25
 800352a:	68e3      	ldr	r3, [r4, #12]
 800352c:	f8d9 2000 	ldr.w	r2, [r9]
 8003530:	1a9b      	subs	r3, r3, r2
 8003532:	42ab      	cmp	r3, r5
 8003534:	dc28      	bgt.n	8003588 <_printf_common+0xa4>
 8003536:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800353a:	6822      	ldr	r2, [r4, #0]
 800353c:	3300      	adds	r3, #0
 800353e:	bf18      	it	ne
 8003540:	2301      	movne	r3, #1
 8003542:	0692      	lsls	r2, r2, #26
 8003544:	d42d      	bmi.n	80035a2 <_printf_common+0xbe>
 8003546:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800354a:	4639      	mov	r1, r7
 800354c:	4630      	mov	r0, r6
 800354e:	47c0      	blx	r8
 8003550:	3001      	adds	r0, #1
 8003552:	d020      	beq.n	8003596 <_printf_common+0xb2>
 8003554:	6823      	ldr	r3, [r4, #0]
 8003556:	68e5      	ldr	r5, [r4, #12]
 8003558:	f8d9 2000 	ldr.w	r2, [r9]
 800355c:	f003 0306 	and.w	r3, r3, #6
 8003560:	2b04      	cmp	r3, #4
 8003562:	bf08      	it	eq
 8003564:	1aad      	subeq	r5, r5, r2
 8003566:	68a3      	ldr	r3, [r4, #8]
 8003568:	6922      	ldr	r2, [r4, #16]
 800356a:	bf0c      	ite	eq
 800356c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003570:	2500      	movne	r5, #0
 8003572:	4293      	cmp	r3, r2
 8003574:	bfc4      	itt	gt
 8003576:	1a9b      	subgt	r3, r3, r2
 8003578:	18ed      	addgt	r5, r5, r3
 800357a:	f04f 0900 	mov.w	r9, #0
 800357e:	341a      	adds	r4, #26
 8003580:	454d      	cmp	r5, r9
 8003582:	d11a      	bne.n	80035ba <_printf_common+0xd6>
 8003584:	2000      	movs	r0, #0
 8003586:	e008      	b.n	800359a <_printf_common+0xb6>
 8003588:	2301      	movs	r3, #1
 800358a:	4652      	mov	r2, sl
 800358c:	4639      	mov	r1, r7
 800358e:	4630      	mov	r0, r6
 8003590:	47c0      	blx	r8
 8003592:	3001      	adds	r0, #1
 8003594:	d103      	bne.n	800359e <_printf_common+0xba>
 8003596:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800359a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800359e:	3501      	adds	r5, #1
 80035a0:	e7c3      	b.n	800352a <_printf_common+0x46>
 80035a2:	18e1      	adds	r1, r4, r3
 80035a4:	1c5a      	adds	r2, r3, #1
 80035a6:	2030      	movs	r0, #48	; 0x30
 80035a8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80035ac:	4422      	add	r2, r4
 80035ae:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80035b2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80035b6:	3302      	adds	r3, #2
 80035b8:	e7c5      	b.n	8003546 <_printf_common+0x62>
 80035ba:	2301      	movs	r3, #1
 80035bc:	4622      	mov	r2, r4
 80035be:	4639      	mov	r1, r7
 80035c0:	4630      	mov	r0, r6
 80035c2:	47c0      	blx	r8
 80035c4:	3001      	adds	r0, #1
 80035c6:	d0e6      	beq.n	8003596 <_printf_common+0xb2>
 80035c8:	f109 0901 	add.w	r9, r9, #1
 80035cc:	e7d8      	b.n	8003580 <_printf_common+0x9c>
	...

080035d0 <_printf_i>:
 80035d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80035d4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80035d8:	460c      	mov	r4, r1
 80035da:	7e09      	ldrb	r1, [r1, #24]
 80035dc:	b085      	sub	sp, #20
 80035de:	296e      	cmp	r1, #110	; 0x6e
 80035e0:	4617      	mov	r7, r2
 80035e2:	4606      	mov	r6, r0
 80035e4:	4698      	mov	r8, r3
 80035e6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80035e8:	f000 80b3 	beq.w	8003752 <_printf_i+0x182>
 80035ec:	d822      	bhi.n	8003634 <_printf_i+0x64>
 80035ee:	2963      	cmp	r1, #99	; 0x63
 80035f0:	d036      	beq.n	8003660 <_printf_i+0x90>
 80035f2:	d80a      	bhi.n	800360a <_printf_i+0x3a>
 80035f4:	2900      	cmp	r1, #0
 80035f6:	f000 80b9 	beq.w	800376c <_printf_i+0x19c>
 80035fa:	2958      	cmp	r1, #88	; 0x58
 80035fc:	f000 8083 	beq.w	8003706 <_printf_i+0x136>
 8003600:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003604:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8003608:	e032      	b.n	8003670 <_printf_i+0xa0>
 800360a:	2964      	cmp	r1, #100	; 0x64
 800360c:	d001      	beq.n	8003612 <_printf_i+0x42>
 800360e:	2969      	cmp	r1, #105	; 0x69
 8003610:	d1f6      	bne.n	8003600 <_printf_i+0x30>
 8003612:	6820      	ldr	r0, [r4, #0]
 8003614:	6813      	ldr	r3, [r2, #0]
 8003616:	0605      	lsls	r5, r0, #24
 8003618:	f103 0104 	add.w	r1, r3, #4
 800361c:	d52a      	bpl.n	8003674 <_printf_i+0xa4>
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	6011      	str	r1, [r2, #0]
 8003622:	2b00      	cmp	r3, #0
 8003624:	da03      	bge.n	800362e <_printf_i+0x5e>
 8003626:	222d      	movs	r2, #45	; 0x2d
 8003628:	425b      	negs	r3, r3
 800362a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800362e:	486f      	ldr	r0, [pc, #444]	; (80037ec <_printf_i+0x21c>)
 8003630:	220a      	movs	r2, #10
 8003632:	e039      	b.n	80036a8 <_printf_i+0xd8>
 8003634:	2973      	cmp	r1, #115	; 0x73
 8003636:	f000 809d 	beq.w	8003774 <_printf_i+0x1a4>
 800363a:	d808      	bhi.n	800364e <_printf_i+0x7e>
 800363c:	296f      	cmp	r1, #111	; 0x6f
 800363e:	d020      	beq.n	8003682 <_printf_i+0xb2>
 8003640:	2970      	cmp	r1, #112	; 0x70
 8003642:	d1dd      	bne.n	8003600 <_printf_i+0x30>
 8003644:	6823      	ldr	r3, [r4, #0]
 8003646:	f043 0320 	orr.w	r3, r3, #32
 800364a:	6023      	str	r3, [r4, #0]
 800364c:	e003      	b.n	8003656 <_printf_i+0x86>
 800364e:	2975      	cmp	r1, #117	; 0x75
 8003650:	d017      	beq.n	8003682 <_printf_i+0xb2>
 8003652:	2978      	cmp	r1, #120	; 0x78
 8003654:	d1d4      	bne.n	8003600 <_printf_i+0x30>
 8003656:	2378      	movs	r3, #120	; 0x78
 8003658:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800365c:	4864      	ldr	r0, [pc, #400]	; (80037f0 <_printf_i+0x220>)
 800365e:	e055      	b.n	800370c <_printf_i+0x13c>
 8003660:	6813      	ldr	r3, [r2, #0]
 8003662:	1d19      	adds	r1, r3, #4
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	6011      	str	r1, [r2, #0]
 8003668:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800366c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003670:	2301      	movs	r3, #1
 8003672:	e08c      	b.n	800378e <_printf_i+0x1be>
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	6011      	str	r1, [r2, #0]
 8003678:	f010 0f40 	tst.w	r0, #64	; 0x40
 800367c:	bf18      	it	ne
 800367e:	b21b      	sxthne	r3, r3
 8003680:	e7cf      	b.n	8003622 <_printf_i+0x52>
 8003682:	6813      	ldr	r3, [r2, #0]
 8003684:	6825      	ldr	r5, [r4, #0]
 8003686:	1d18      	adds	r0, r3, #4
 8003688:	6010      	str	r0, [r2, #0]
 800368a:	0628      	lsls	r0, r5, #24
 800368c:	d501      	bpl.n	8003692 <_printf_i+0xc2>
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	e002      	b.n	8003698 <_printf_i+0xc8>
 8003692:	0668      	lsls	r0, r5, #25
 8003694:	d5fb      	bpl.n	800368e <_printf_i+0xbe>
 8003696:	881b      	ldrh	r3, [r3, #0]
 8003698:	4854      	ldr	r0, [pc, #336]	; (80037ec <_printf_i+0x21c>)
 800369a:	296f      	cmp	r1, #111	; 0x6f
 800369c:	bf14      	ite	ne
 800369e:	220a      	movne	r2, #10
 80036a0:	2208      	moveq	r2, #8
 80036a2:	2100      	movs	r1, #0
 80036a4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80036a8:	6865      	ldr	r5, [r4, #4]
 80036aa:	60a5      	str	r5, [r4, #8]
 80036ac:	2d00      	cmp	r5, #0
 80036ae:	f2c0 8095 	blt.w	80037dc <_printf_i+0x20c>
 80036b2:	6821      	ldr	r1, [r4, #0]
 80036b4:	f021 0104 	bic.w	r1, r1, #4
 80036b8:	6021      	str	r1, [r4, #0]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d13d      	bne.n	800373a <_printf_i+0x16a>
 80036be:	2d00      	cmp	r5, #0
 80036c0:	f040 808e 	bne.w	80037e0 <_printf_i+0x210>
 80036c4:	4665      	mov	r5, ip
 80036c6:	2a08      	cmp	r2, #8
 80036c8:	d10b      	bne.n	80036e2 <_printf_i+0x112>
 80036ca:	6823      	ldr	r3, [r4, #0]
 80036cc:	07db      	lsls	r3, r3, #31
 80036ce:	d508      	bpl.n	80036e2 <_printf_i+0x112>
 80036d0:	6923      	ldr	r3, [r4, #16]
 80036d2:	6862      	ldr	r2, [r4, #4]
 80036d4:	429a      	cmp	r2, r3
 80036d6:	bfde      	ittt	le
 80036d8:	2330      	movle	r3, #48	; 0x30
 80036da:	f805 3c01 	strble.w	r3, [r5, #-1]
 80036de:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80036e2:	ebac 0305 	sub.w	r3, ip, r5
 80036e6:	6123      	str	r3, [r4, #16]
 80036e8:	f8cd 8000 	str.w	r8, [sp]
 80036ec:	463b      	mov	r3, r7
 80036ee:	aa03      	add	r2, sp, #12
 80036f0:	4621      	mov	r1, r4
 80036f2:	4630      	mov	r0, r6
 80036f4:	f7ff fef6 	bl	80034e4 <_printf_common>
 80036f8:	3001      	adds	r0, #1
 80036fa:	d14d      	bne.n	8003798 <_printf_i+0x1c8>
 80036fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003700:	b005      	add	sp, #20
 8003702:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003706:	4839      	ldr	r0, [pc, #228]	; (80037ec <_printf_i+0x21c>)
 8003708:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800370c:	6813      	ldr	r3, [r2, #0]
 800370e:	6821      	ldr	r1, [r4, #0]
 8003710:	1d1d      	adds	r5, r3, #4
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	6015      	str	r5, [r2, #0]
 8003716:	060a      	lsls	r2, r1, #24
 8003718:	d50b      	bpl.n	8003732 <_printf_i+0x162>
 800371a:	07ca      	lsls	r2, r1, #31
 800371c:	bf44      	itt	mi
 800371e:	f041 0120 	orrmi.w	r1, r1, #32
 8003722:	6021      	strmi	r1, [r4, #0]
 8003724:	b91b      	cbnz	r3, 800372e <_printf_i+0x15e>
 8003726:	6822      	ldr	r2, [r4, #0]
 8003728:	f022 0220 	bic.w	r2, r2, #32
 800372c:	6022      	str	r2, [r4, #0]
 800372e:	2210      	movs	r2, #16
 8003730:	e7b7      	b.n	80036a2 <_printf_i+0xd2>
 8003732:	064d      	lsls	r5, r1, #25
 8003734:	bf48      	it	mi
 8003736:	b29b      	uxthmi	r3, r3
 8003738:	e7ef      	b.n	800371a <_printf_i+0x14a>
 800373a:	4665      	mov	r5, ip
 800373c:	fbb3 f1f2 	udiv	r1, r3, r2
 8003740:	fb02 3311 	mls	r3, r2, r1, r3
 8003744:	5cc3      	ldrb	r3, [r0, r3]
 8003746:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800374a:	460b      	mov	r3, r1
 800374c:	2900      	cmp	r1, #0
 800374e:	d1f5      	bne.n	800373c <_printf_i+0x16c>
 8003750:	e7b9      	b.n	80036c6 <_printf_i+0xf6>
 8003752:	6813      	ldr	r3, [r2, #0]
 8003754:	6825      	ldr	r5, [r4, #0]
 8003756:	6961      	ldr	r1, [r4, #20]
 8003758:	1d18      	adds	r0, r3, #4
 800375a:	6010      	str	r0, [r2, #0]
 800375c:	0628      	lsls	r0, r5, #24
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	d501      	bpl.n	8003766 <_printf_i+0x196>
 8003762:	6019      	str	r1, [r3, #0]
 8003764:	e002      	b.n	800376c <_printf_i+0x19c>
 8003766:	066a      	lsls	r2, r5, #25
 8003768:	d5fb      	bpl.n	8003762 <_printf_i+0x192>
 800376a:	8019      	strh	r1, [r3, #0]
 800376c:	2300      	movs	r3, #0
 800376e:	6123      	str	r3, [r4, #16]
 8003770:	4665      	mov	r5, ip
 8003772:	e7b9      	b.n	80036e8 <_printf_i+0x118>
 8003774:	6813      	ldr	r3, [r2, #0]
 8003776:	1d19      	adds	r1, r3, #4
 8003778:	6011      	str	r1, [r2, #0]
 800377a:	681d      	ldr	r5, [r3, #0]
 800377c:	6862      	ldr	r2, [r4, #4]
 800377e:	2100      	movs	r1, #0
 8003780:	4628      	mov	r0, r5
 8003782:	f7fc fd25 	bl	80001d0 <memchr>
 8003786:	b108      	cbz	r0, 800378c <_printf_i+0x1bc>
 8003788:	1b40      	subs	r0, r0, r5
 800378a:	6060      	str	r0, [r4, #4]
 800378c:	6863      	ldr	r3, [r4, #4]
 800378e:	6123      	str	r3, [r4, #16]
 8003790:	2300      	movs	r3, #0
 8003792:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003796:	e7a7      	b.n	80036e8 <_printf_i+0x118>
 8003798:	6923      	ldr	r3, [r4, #16]
 800379a:	462a      	mov	r2, r5
 800379c:	4639      	mov	r1, r7
 800379e:	4630      	mov	r0, r6
 80037a0:	47c0      	blx	r8
 80037a2:	3001      	adds	r0, #1
 80037a4:	d0aa      	beq.n	80036fc <_printf_i+0x12c>
 80037a6:	6823      	ldr	r3, [r4, #0]
 80037a8:	079b      	lsls	r3, r3, #30
 80037aa:	d413      	bmi.n	80037d4 <_printf_i+0x204>
 80037ac:	68e0      	ldr	r0, [r4, #12]
 80037ae:	9b03      	ldr	r3, [sp, #12]
 80037b0:	4298      	cmp	r0, r3
 80037b2:	bfb8      	it	lt
 80037b4:	4618      	movlt	r0, r3
 80037b6:	e7a3      	b.n	8003700 <_printf_i+0x130>
 80037b8:	2301      	movs	r3, #1
 80037ba:	464a      	mov	r2, r9
 80037bc:	4639      	mov	r1, r7
 80037be:	4630      	mov	r0, r6
 80037c0:	47c0      	blx	r8
 80037c2:	3001      	adds	r0, #1
 80037c4:	d09a      	beq.n	80036fc <_printf_i+0x12c>
 80037c6:	3501      	adds	r5, #1
 80037c8:	68e3      	ldr	r3, [r4, #12]
 80037ca:	9a03      	ldr	r2, [sp, #12]
 80037cc:	1a9b      	subs	r3, r3, r2
 80037ce:	42ab      	cmp	r3, r5
 80037d0:	dcf2      	bgt.n	80037b8 <_printf_i+0x1e8>
 80037d2:	e7eb      	b.n	80037ac <_printf_i+0x1dc>
 80037d4:	2500      	movs	r5, #0
 80037d6:	f104 0919 	add.w	r9, r4, #25
 80037da:	e7f5      	b.n	80037c8 <_printf_i+0x1f8>
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d1ac      	bne.n	800373a <_printf_i+0x16a>
 80037e0:	7803      	ldrb	r3, [r0, #0]
 80037e2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80037e6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80037ea:	e76c      	b.n	80036c6 <_printf_i+0xf6>
 80037ec:	08003c4d 	.word	0x08003c4d
 80037f0:	08003c5e 	.word	0x08003c5e

080037f4 <memcpy>:
 80037f4:	b510      	push	{r4, lr}
 80037f6:	1e43      	subs	r3, r0, #1
 80037f8:	440a      	add	r2, r1
 80037fa:	4291      	cmp	r1, r2
 80037fc:	d100      	bne.n	8003800 <memcpy+0xc>
 80037fe:	bd10      	pop	{r4, pc}
 8003800:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003804:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003808:	e7f7      	b.n	80037fa <memcpy+0x6>

0800380a <memmove>:
 800380a:	4288      	cmp	r0, r1
 800380c:	b510      	push	{r4, lr}
 800380e:	eb01 0302 	add.w	r3, r1, r2
 8003812:	d807      	bhi.n	8003824 <memmove+0x1a>
 8003814:	1e42      	subs	r2, r0, #1
 8003816:	4299      	cmp	r1, r3
 8003818:	d00a      	beq.n	8003830 <memmove+0x26>
 800381a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800381e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8003822:	e7f8      	b.n	8003816 <memmove+0xc>
 8003824:	4283      	cmp	r3, r0
 8003826:	d9f5      	bls.n	8003814 <memmove+0xa>
 8003828:	1881      	adds	r1, r0, r2
 800382a:	1ad2      	subs	r2, r2, r3
 800382c:	42d3      	cmn	r3, r2
 800382e:	d100      	bne.n	8003832 <memmove+0x28>
 8003830:	bd10      	pop	{r4, pc}
 8003832:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003836:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800383a:	e7f7      	b.n	800382c <memmove+0x22>

0800383c <_free_r>:
 800383c:	b538      	push	{r3, r4, r5, lr}
 800383e:	4605      	mov	r5, r0
 8003840:	2900      	cmp	r1, #0
 8003842:	d045      	beq.n	80038d0 <_free_r+0x94>
 8003844:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003848:	1f0c      	subs	r4, r1, #4
 800384a:	2b00      	cmp	r3, #0
 800384c:	bfb8      	it	lt
 800384e:	18e4      	addlt	r4, r4, r3
 8003850:	f000 f8d2 	bl	80039f8 <__malloc_lock>
 8003854:	4a1f      	ldr	r2, [pc, #124]	; (80038d4 <_free_r+0x98>)
 8003856:	6813      	ldr	r3, [r2, #0]
 8003858:	4610      	mov	r0, r2
 800385a:	b933      	cbnz	r3, 800386a <_free_r+0x2e>
 800385c:	6063      	str	r3, [r4, #4]
 800385e:	6014      	str	r4, [r2, #0]
 8003860:	4628      	mov	r0, r5
 8003862:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003866:	f000 b8c8 	b.w	80039fa <__malloc_unlock>
 800386a:	42a3      	cmp	r3, r4
 800386c:	d90c      	bls.n	8003888 <_free_r+0x4c>
 800386e:	6821      	ldr	r1, [r4, #0]
 8003870:	1862      	adds	r2, r4, r1
 8003872:	4293      	cmp	r3, r2
 8003874:	bf04      	itt	eq
 8003876:	681a      	ldreq	r2, [r3, #0]
 8003878:	685b      	ldreq	r3, [r3, #4]
 800387a:	6063      	str	r3, [r4, #4]
 800387c:	bf04      	itt	eq
 800387e:	1852      	addeq	r2, r2, r1
 8003880:	6022      	streq	r2, [r4, #0]
 8003882:	6004      	str	r4, [r0, #0]
 8003884:	e7ec      	b.n	8003860 <_free_r+0x24>
 8003886:	4613      	mov	r3, r2
 8003888:	685a      	ldr	r2, [r3, #4]
 800388a:	b10a      	cbz	r2, 8003890 <_free_r+0x54>
 800388c:	42a2      	cmp	r2, r4
 800388e:	d9fa      	bls.n	8003886 <_free_r+0x4a>
 8003890:	6819      	ldr	r1, [r3, #0]
 8003892:	1858      	adds	r0, r3, r1
 8003894:	42a0      	cmp	r0, r4
 8003896:	d10b      	bne.n	80038b0 <_free_r+0x74>
 8003898:	6820      	ldr	r0, [r4, #0]
 800389a:	4401      	add	r1, r0
 800389c:	1858      	adds	r0, r3, r1
 800389e:	4282      	cmp	r2, r0
 80038a0:	6019      	str	r1, [r3, #0]
 80038a2:	d1dd      	bne.n	8003860 <_free_r+0x24>
 80038a4:	6810      	ldr	r0, [r2, #0]
 80038a6:	6852      	ldr	r2, [r2, #4]
 80038a8:	605a      	str	r2, [r3, #4]
 80038aa:	4401      	add	r1, r0
 80038ac:	6019      	str	r1, [r3, #0]
 80038ae:	e7d7      	b.n	8003860 <_free_r+0x24>
 80038b0:	d902      	bls.n	80038b8 <_free_r+0x7c>
 80038b2:	230c      	movs	r3, #12
 80038b4:	602b      	str	r3, [r5, #0]
 80038b6:	e7d3      	b.n	8003860 <_free_r+0x24>
 80038b8:	6820      	ldr	r0, [r4, #0]
 80038ba:	1821      	adds	r1, r4, r0
 80038bc:	428a      	cmp	r2, r1
 80038be:	bf04      	itt	eq
 80038c0:	6811      	ldreq	r1, [r2, #0]
 80038c2:	6852      	ldreq	r2, [r2, #4]
 80038c4:	6062      	str	r2, [r4, #4]
 80038c6:	bf04      	itt	eq
 80038c8:	1809      	addeq	r1, r1, r0
 80038ca:	6021      	streq	r1, [r4, #0]
 80038cc:	605c      	str	r4, [r3, #4]
 80038ce:	e7c7      	b.n	8003860 <_free_r+0x24>
 80038d0:	bd38      	pop	{r3, r4, r5, pc}
 80038d2:	bf00      	nop
 80038d4:	20000094 	.word	0x20000094

080038d8 <_malloc_r>:
 80038d8:	b570      	push	{r4, r5, r6, lr}
 80038da:	1ccd      	adds	r5, r1, #3
 80038dc:	f025 0503 	bic.w	r5, r5, #3
 80038e0:	3508      	adds	r5, #8
 80038e2:	2d0c      	cmp	r5, #12
 80038e4:	bf38      	it	cc
 80038e6:	250c      	movcc	r5, #12
 80038e8:	2d00      	cmp	r5, #0
 80038ea:	4606      	mov	r6, r0
 80038ec:	db01      	blt.n	80038f2 <_malloc_r+0x1a>
 80038ee:	42a9      	cmp	r1, r5
 80038f0:	d903      	bls.n	80038fa <_malloc_r+0x22>
 80038f2:	230c      	movs	r3, #12
 80038f4:	6033      	str	r3, [r6, #0]
 80038f6:	2000      	movs	r0, #0
 80038f8:	bd70      	pop	{r4, r5, r6, pc}
 80038fa:	f000 f87d 	bl	80039f8 <__malloc_lock>
 80038fe:	4a21      	ldr	r2, [pc, #132]	; (8003984 <_malloc_r+0xac>)
 8003900:	6814      	ldr	r4, [r2, #0]
 8003902:	4621      	mov	r1, r4
 8003904:	b991      	cbnz	r1, 800392c <_malloc_r+0x54>
 8003906:	4c20      	ldr	r4, [pc, #128]	; (8003988 <_malloc_r+0xb0>)
 8003908:	6823      	ldr	r3, [r4, #0]
 800390a:	b91b      	cbnz	r3, 8003914 <_malloc_r+0x3c>
 800390c:	4630      	mov	r0, r6
 800390e:	f000 f863 	bl	80039d8 <_sbrk_r>
 8003912:	6020      	str	r0, [r4, #0]
 8003914:	4629      	mov	r1, r5
 8003916:	4630      	mov	r0, r6
 8003918:	f000 f85e 	bl	80039d8 <_sbrk_r>
 800391c:	1c43      	adds	r3, r0, #1
 800391e:	d124      	bne.n	800396a <_malloc_r+0x92>
 8003920:	230c      	movs	r3, #12
 8003922:	6033      	str	r3, [r6, #0]
 8003924:	4630      	mov	r0, r6
 8003926:	f000 f868 	bl	80039fa <__malloc_unlock>
 800392a:	e7e4      	b.n	80038f6 <_malloc_r+0x1e>
 800392c:	680b      	ldr	r3, [r1, #0]
 800392e:	1b5b      	subs	r3, r3, r5
 8003930:	d418      	bmi.n	8003964 <_malloc_r+0x8c>
 8003932:	2b0b      	cmp	r3, #11
 8003934:	d90f      	bls.n	8003956 <_malloc_r+0x7e>
 8003936:	600b      	str	r3, [r1, #0]
 8003938:	50cd      	str	r5, [r1, r3]
 800393a:	18cc      	adds	r4, r1, r3
 800393c:	4630      	mov	r0, r6
 800393e:	f000 f85c 	bl	80039fa <__malloc_unlock>
 8003942:	f104 000b 	add.w	r0, r4, #11
 8003946:	1d23      	adds	r3, r4, #4
 8003948:	f020 0007 	bic.w	r0, r0, #7
 800394c:	1ac3      	subs	r3, r0, r3
 800394e:	d0d3      	beq.n	80038f8 <_malloc_r+0x20>
 8003950:	425a      	negs	r2, r3
 8003952:	50e2      	str	r2, [r4, r3]
 8003954:	e7d0      	b.n	80038f8 <_malloc_r+0x20>
 8003956:	428c      	cmp	r4, r1
 8003958:	684b      	ldr	r3, [r1, #4]
 800395a:	bf16      	itet	ne
 800395c:	6063      	strne	r3, [r4, #4]
 800395e:	6013      	streq	r3, [r2, #0]
 8003960:	460c      	movne	r4, r1
 8003962:	e7eb      	b.n	800393c <_malloc_r+0x64>
 8003964:	460c      	mov	r4, r1
 8003966:	6849      	ldr	r1, [r1, #4]
 8003968:	e7cc      	b.n	8003904 <_malloc_r+0x2c>
 800396a:	1cc4      	adds	r4, r0, #3
 800396c:	f024 0403 	bic.w	r4, r4, #3
 8003970:	42a0      	cmp	r0, r4
 8003972:	d005      	beq.n	8003980 <_malloc_r+0xa8>
 8003974:	1a21      	subs	r1, r4, r0
 8003976:	4630      	mov	r0, r6
 8003978:	f000 f82e 	bl	80039d8 <_sbrk_r>
 800397c:	3001      	adds	r0, #1
 800397e:	d0cf      	beq.n	8003920 <_malloc_r+0x48>
 8003980:	6025      	str	r5, [r4, #0]
 8003982:	e7db      	b.n	800393c <_malloc_r+0x64>
 8003984:	20000094 	.word	0x20000094
 8003988:	20000098 	.word	0x20000098

0800398c <_realloc_r>:
 800398c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800398e:	4607      	mov	r7, r0
 8003990:	4614      	mov	r4, r2
 8003992:	460e      	mov	r6, r1
 8003994:	b921      	cbnz	r1, 80039a0 <_realloc_r+0x14>
 8003996:	4611      	mov	r1, r2
 8003998:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800399c:	f7ff bf9c 	b.w	80038d8 <_malloc_r>
 80039a0:	b922      	cbnz	r2, 80039ac <_realloc_r+0x20>
 80039a2:	f7ff ff4b 	bl	800383c <_free_r>
 80039a6:	4625      	mov	r5, r4
 80039a8:	4628      	mov	r0, r5
 80039aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80039ac:	f000 f826 	bl	80039fc <_malloc_usable_size_r>
 80039b0:	42a0      	cmp	r0, r4
 80039b2:	d20f      	bcs.n	80039d4 <_realloc_r+0x48>
 80039b4:	4621      	mov	r1, r4
 80039b6:	4638      	mov	r0, r7
 80039b8:	f7ff ff8e 	bl	80038d8 <_malloc_r>
 80039bc:	4605      	mov	r5, r0
 80039be:	2800      	cmp	r0, #0
 80039c0:	d0f2      	beq.n	80039a8 <_realloc_r+0x1c>
 80039c2:	4631      	mov	r1, r6
 80039c4:	4622      	mov	r2, r4
 80039c6:	f7ff ff15 	bl	80037f4 <memcpy>
 80039ca:	4631      	mov	r1, r6
 80039cc:	4638      	mov	r0, r7
 80039ce:	f7ff ff35 	bl	800383c <_free_r>
 80039d2:	e7e9      	b.n	80039a8 <_realloc_r+0x1c>
 80039d4:	4635      	mov	r5, r6
 80039d6:	e7e7      	b.n	80039a8 <_realloc_r+0x1c>

080039d8 <_sbrk_r>:
 80039d8:	b538      	push	{r3, r4, r5, lr}
 80039da:	4c06      	ldr	r4, [pc, #24]	; (80039f4 <_sbrk_r+0x1c>)
 80039dc:	2300      	movs	r3, #0
 80039de:	4605      	mov	r5, r0
 80039e0:	4608      	mov	r0, r1
 80039e2:	6023      	str	r3, [r4, #0]
 80039e4:	f7fe feb4 	bl	8002750 <_sbrk>
 80039e8:	1c43      	adds	r3, r0, #1
 80039ea:	d102      	bne.n	80039f2 <_sbrk_r+0x1a>
 80039ec:	6823      	ldr	r3, [r4, #0]
 80039ee:	b103      	cbz	r3, 80039f2 <_sbrk_r+0x1a>
 80039f0:	602b      	str	r3, [r5, #0]
 80039f2:	bd38      	pop	{r3, r4, r5, pc}
 80039f4:	2000016c 	.word	0x2000016c

080039f8 <__malloc_lock>:
 80039f8:	4770      	bx	lr

080039fa <__malloc_unlock>:
 80039fa:	4770      	bx	lr

080039fc <_malloc_usable_size_r>:
 80039fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003a00:	1f18      	subs	r0, r3, #4
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	bfbc      	itt	lt
 8003a06:	580b      	ldrlt	r3, [r1, r0]
 8003a08:	18c0      	addlt	r0, r0, r3
 8003a0a:	4770      	bx	lr

08003a0c <_init>:
 8003a0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a0e:	bf00      	nop
 8003a10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a12:	bc08      	pop	{r3}
 8003a14:	469e      	mov	lr, r3
 8003a16:	4770      	bx	lr

08003a18 <_fini>:
 8003a18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a1a:	bf00      	nop
 8003a1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a1e:	bc08      	pop	{r3}
 8003a20:	469e      	mov	lr, r3
 8003a22:	4770      	bx	lr
