{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1660549819807 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1660549819813 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 15 10:50:19 2022 " "Processing started: Mon Aug 15 10:50:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1660549819813 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660549819813 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu4 -c alu4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu4 -c alu4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660549819813 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1660549820384 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1660549820384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu4.v 1 1 " "Found 1 design units, including 1 entities, in source file alu4.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu4 " "Found entity 1: alu4" {  } { { "alu4.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/030_project/alu4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660549832110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660549832110 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu4 " "Elaborating entity \"alu4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1660549832139 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_4bit_adder.v 1 1 " "Using design file _4bit_adder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _4bit_adder " "Found entity 1: _4bit_adder" {  } { { "_4bit_adder.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/030_project/_4bit_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660549832176 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1660549832176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_4bit_adder _4bit_adder:ADD " "Elaborating entity \"_4bit_adder\" for hierarchy \"_4bit_adder:ADD\"" {  } { { "alu4.v" "ADD" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/030_project/alu4.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660549832177 ""}
{ "Warning" "WSGN_SEARCH_FILE" "full_adder.v 1 1 " "Using design file full_adder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/030_project/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660549832198 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1660549832198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder _4bit_adder:ADD\|full_adder:FA0 " "Elaborating entity \"full_adder\" for hierarchy \"_4bit_adder:ADD\|full_adder:FA0\"" {  } { { "_4bit_adder.v" "FA0" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/030_project/_4bit_adder.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660549832198 ""}
{ "Warning" "WSGN_SEARCH_FILE" "half_adder.v 1 1 " "Using design file half_adder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/030_project/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660549832233 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1660549832233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder _4bit_adder:ADD\|full_adder:FA0\|half_adder:first_sum " "Elaborating entity \"half_adder\" for hierarchy \"_4bit_adder:ADD\|full_adder:FA0\|half_adder:first_sum\"" {  } { { "full_adder.v" "first_sum" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/030_project/full_adder.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660549832233 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "xor4 xor4.v " "Entity \"xor4\" obtained from \"xor4.v\" instead of from Quartus Prime megafunction library" {  } { { "xor4.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/030_project/xor4.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1660549832288 ""}
{ "Warning" "WSGN_SEARCH_FILE" "xor4.v 1 1 " "Using design file xor4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xor4 " "Found entity 1: xor4" {  } { { "xor4.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/030_project/xor4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660549832288 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1660549832288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor4 xor4:XOR " "Elaborating entity \"xor4\" for hierarchy \"xor4:XOR\"" {  } { { "alu4.v" "XOR" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/030_project/alu4.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660549832291 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sub4.v 1 1 " "Using design file sub4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sub4 " "Found entity 1: sub4" {  } { { "sub4.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/030_project/sub4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660549832313 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1660549832313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub4 sub4:SUB " "Elaborating entity \"sub4\" for hierarchy \"sub4:SUB\"" {  } { { "alu4.v" "SUB" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/030_project/alu4.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660549832313 ""}
{ "Warning" "WSGN_SEARCH_FILE" "slt4.v 1 1 " "Using design file slt4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 slt4 " "Found entity 1: slt4" {  } { { "slt4.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/030_project/slt4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660549832352 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1660549832352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slt4 slt4:SLT " "Elaborating entity \"slt4\" for hierarchy \"slt4:SLT\"" {  } { { "alu4.v" "SLT" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/030_project/alu4.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660549832352 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_4bit_4x1mux.v 1 1 " "Using design file _4bit_4x1mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _4bit_4x1MUX " "Found entity 1: _4bit_4x1MUX" {  } { { "_4bit_4x1mux.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/030_project/_4bit_4x1mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660549832391 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1660549832391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_4bit_4x1MUX _4bit_4x1MUX:muxOperation " "Elaborating entity \"_4bit_4x1MUX\" for hierarchy \"_4bit_4x1MUX:muxOperation\"" {  } { { "alu4.v" "muxOperation" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/030_project/alu4.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660549832391 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_4bit_2x1mux.v 1 1 " "Using design file _4bit_2x1mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _4bit_2x1MUX " "Found entity 1: _4bit_2x1MUX" {  } { { "_4bit_2x1mux.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/030_project/_4bit_2x1mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660549832421 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1660549832421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_4bit_2x1MUX _4bit_4x1MUX:muxOperation\|_4bit_2x1MUX:cc " "Elaborating entity \"_4bit_2x1MUX\" for hierarchy \"_4bit_4x1MUX:muxOperation\|_4bit_2x1MUX:cc\"" {  } { { "_4bit_4x1mux.v" "cc" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/030_project/_4bit_4x1mux.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660549832421 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_1bit_2x1mux.v 1 1 " "Using design file _1bit_2x1mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _1bit_2x1MUX " "Found entity 1: _1bit_2x1MUX" {  } { { "_1bit_2x1mux.v" "" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/030_project/_1bit_2x1mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660549832435 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1660549832435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_1bit_2x1MUX _4bit_4x1MUX:muxOperation\|_4bit_2x1MUX:cc\|_1bit_2x1MUX:xx " "Elaborating entity \"_1bit_2x1MUX\" for hierarchy \"_4bit_4x1MUX:muxOperation\|_4bit_2x1MUX:cc\|_1bit_2x1MUX:xx\"" {  } { { "_4bit_2x1mux.v" "xx" { Text "C:/Users/MONSTER/Desktop/FPGA_Examples/030_project/_4bit_2x1mux.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660549832451 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1660549833055 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1660549833394 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660549833394 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1660549833431 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1660549833431 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1660549833431 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1660549833431 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1660549833447 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 15 10:50:33 2022 " "Processing ended: Mon Aug 15 10:50:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1660549833447 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1660549833447 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1660549833447 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1660549833447 ""}
