LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

ENTITY Projeto2 IS
PORT(
	address: in integer range 0 to 15;
	data: out STD_LOGIC_VECTOR(17 downto 0));
END Projeto2;

ARCHITECTURE Behavior OF Projeto2 IS
	type memoria is array (0 to 7) of STD_LOGIC_VECTOR (17 downto 0);
	constant rom: memoria := ( 
	"100000100000001000", "100100000000101000", "101000000000010001", "001101000000000001", 
	"010010111000000100", "010010111000000011", "001100100000000010", "001100000000000000"
	);
	BEGIN
		data <= rom(address);
END Behavior;