// Mem file initialization records.
//
// SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
// Vivado v2022.2 (64-bit)
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Created on Thursday May 25, 2023 - 03:06:07 pm, from:
//
//     Map file     - d:\Personal\FPGA\XilinxFPGA\Test_Microblaze\Test_Microblaze\Test_Microblaze.gen\sources_1\bd\mainBD\mainBD.bmm
//     Data file(s) - d:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze/Test_Microblaze.gen/sources_1/bd/mainBD/ip/mainBD_microblaze_0_0/data/mb_bootloop_le.elf
//
// Address space 'mainBD_i_microblaze_0.mainBD_i_microblaze_0_local_memory_lmb_bram_128K_4_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.

@00000000
    B8000000
