// Seed: 878150031
module module_0 (
    output uwire id_0,
    input tri0 id_1,
    input wire id_2,
    output tri id_3,
    input supply1 id_4,
    input supply1 id_5,
    input wand id_6,
    input uwire id_7,
    input tri1 id_8,
    input uwire id_9,
    input tri1 id_10
);
  assign id_3 = 1;
  assign id_3 = id_6;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    input tri1 id_2,
    input wire id_3,
    input tri id_4,
    output tri1 id_5,
    output tri id_6,
    input supply1 id_7
    , id_15,
    input tri1 id_8,
    input tri0 id_9,
    input tri0 id_10 id_16
    , id_17,
    output supply1 id_11,
    input tri0 id_12,
    output tri0 id_13
);
  assign id_13 = 1;
  module_0(
      id_6, id_8, id_3, id_5, id_1, id_4, id_8, id_12, id_2, id_7, id_9
  );
endmodule
