ISim log file
Running: C:\Users\Markazi.co\Desktop\Computer Architecture\verilog\MIPS\Top_test_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/Markazi.co/Desktop/Computer Architecture/verilog/MIPS/Top_test_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/Markazi.co/Desktop/Computer Architecture/verilog/MIPS/Top.v" Line 235.  For instance uut/pc_source_mux/, width 32 of formal port data3 is not equal to width 1 of actual signal data3.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
