#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fcf72c05320 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fcf72c05490 .scope module, "addu_tb" "addu_tb" 3 1;
 .timescale 0 0;
v0x7fcf72c1f190_0 .net "active", 0 0, v0x7fcf72c1d6f0_0;  1 drivers
v0x7fcf72c1f220_0 .var "clk", 0 0;
v0x7fcf72c1f2b0_0 .var "clk_enable", 0 0;
v0x7fcf72c1f340_0 .net "data_address", 31 0, L_0x7fcf72c24ab0;  1 drivers
v0x7fcf72c1f3d0_0 .net "data_read", 0 0, v0x7fcf72c1e1b0_0;  1 drivers
v0x7fcf72c1f4a0_0 .var "data_readdata", 31 0;
v0x7fcf72c1f530_0 .net "data_write", 0 0, v0x7fcf72c1e2e0_0;  1 drivers
v0x7fcf72c1f5e0_0 .net "data_writedata", 31 0, v0x7fcf72c1e380_0;  1 drivers
v0x7fcf72c1f690_0 .net "instr_address", 31 0, L_0x7fcf72c25d00;  1 drivers
v0x7fcf72c1f7c0_0 .var "instr_readdata", 31 0;
v0x7fcf72c1f850_0 .net "register_v0", 31 0, v0x7fcf72c1f100_0;  1 drivers
v0x7fcf72c1f8e0_0 .var "reset", 0 0;
S_0x7fcf72c07980 .scope module, "dut" "mips_cpu_harvard" 3 55, 4 1 0, S_0x7fcf72c05490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x7fcf72c23f80 .functor BUFZ 1, L_0x7fcf72c21b90, C4<0>, C4<0>, C4<0>;
L_0x7fcf72c24670 .functor BUFZ 32, L_0x7fcf72c241f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fcf72c24ab0 .functor BUFZ 32, v0x7fcf72c17dd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fcf72c25330 .functor OR 1, L_0x7fcf72c24f90, L_0x7fcf72c25250, C4<0>, C4<0>;
L_0x7fcf72c25b20 .functor OR 1, L_0x7fcf72c258b0, L_0x7fcf72c256d0, C4<0>, C4<0>;
L_0x7fcf72c25c10 .functor AND 1, L_0x7fcf72c25590, L_0x7fcf72c25b20, C4<1>, C4<1>;
L_0x7fcf72c25d00 .functor BUFZ 32, v0x7fcf72c1b180_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fcf73863200 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fcf72c1c4c0_0 .net/2u *"_ivl_20", 15 0, L_0x7fcf73863200;  1 drivers
v0x7fcf72c1c550_0 .net *"_ivl_23", 15 0, L_0x7fcf72c24720;  1 drivers
L_0x7fcf73863290 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fcf72c1c5e0_0 .net/2u *"_ivl_30", 31 0, L_0x7fcf73863290;  1 drivers
v0x7fcf72c1c670_0 .net *"_ivl_34", 31 0, L_0x7fcf72c24e40;  1 drivers
L_0x7fcf738632d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fcf72c1c700_0 .net *"_ivl_37", 25 0, L_0x7fcf738632d8;  1 drivers
L_0x7fcf73863320 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fcf72c1c7d0_0 .net/2u *"_ivl_38", 31 0, L_0x7fcf73863320;  1 drivers
v0x7fcf72c1c870_0 .net *"_ivl_40", 0 0, L_0x7fcf72c24f90;  1 drivers
v0x7fcf72c1c910_0 .net *"_ivl_42", 31 0, L_0x7fcf72c25070;  1 drivers
L_0x7fcf73863368 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fcf72c1c9c0_0 .net *"_ivl_45", 25 0, L_0x7fcf73863368;  1 drivers
L_0x7fcf738633b0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fcf72c1cad0_0 .net/2u *"_ivl_46", 31 0, L_0x7fcf738633b0;  1 drivers
v0x7fcf72c1cb80_0 .net *"_ivl_48", 0 0, L_0x7fcf72c25250;  1 drivers
v0x7fcf72c1cc20_0 .net *"_ivl_52", 31 0, L_0x7fcf72c25420;  1 drivers
L_0x7fcf738633f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fcf72c1ccd0_0 .net *"_ivl_55", 25 0, L_0x7fcf738633f8;  1 drivers
L_0x7fcf73863440 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fcf72c1cd80_0 .net/2u *"_ivl_56", 31 0, L_0x7fcf73863440;  1 drivers
v0x7fcf72c1ce30_0 .net *"_ivl_58", 0 0, L_0x7fcf72c25590;  1 drivers
v0x7fcf72c1ced0_0 .net *"_ivl_60", 31 0, L_0x7fcf72c25630;  1 drivers
L_0x7fcf73863488 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fcf72c1cf80_0 .net *"_ivl_63", 25 0, L_0x7fcf73863488;  1 drivers
L_0x7fcf738634d0 .functor BUFT 1, C4<00000000000000000000001111101001>, C4<0>, C4<0>, C4<0>;
v0x7fcf72c1d110_0 .net/2u *"_ivl_64", 31 0, L_0x7fcf738634d0;  1 drivers
v0x7fcf72c1d1a0_0 .net *"_ivl_66", 0 0, L_0x7fcf72c258b0;  1 drivers
v0x7fcf72c1d240_0 .net *"_ivl_68", 31 0, L_0x7fcf72c25950;  1 drivers
v0x7fcf72c1d2f0_0 .net *"_ivl_7", 4 0, L_0x7fcf72c23bc0;  1 drivers
L_0x7fcf73863518 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fcf72c1d3a0_0 .net *"_ivl_71", 25 0, L_0x7fcf73863518;  1 drivers
L_0x7fcf73863560 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0x7fcf72c1d450_0 .net/2u *"_ivl_72", 31 0, L_0x7fcf73863560;  1 drivers
v0x7fcf72c1d500_0 .net *"_ivl_74", 0 0, L_0x7fcf72c256d0;  1 drivers
v0x7fcf72c1d5a0_0 .net *"_ivl_77", 0 0, L_0x7fcf72c25b20;  1 drivers
v0x7fcf72c1d640_0 .net *"_ivl_9", 4 0, L_0x7fcf72c23c60;  1 drivers
v0x7fcf72c1d6f0_0 .var "active", 0 0;
v0x7fcf72c1d790_0 .net "alu_control_out", 3 0, v0x7fcf72c18220_0;  1 drivers
v0x7fcf72c1d870_0 .net "alu_fcode", 5 0, L_0x7fcf72c24590;  1 drivers
v0x7fcf72c1d900_0 .net "alu_op", 1 0, L_0x7fcf72c23230;  1 drivers
v0x7fcf72c1d990_0 .net "alu_op1", 31 0, L_0x7fcf72c24670;  1 drivers
v0x7fcf72c1da20_0 .net "alu_op2", 31 0, L_0x7fcf72c249b0;  1 drivers
v0x7fcf72c1dab0_0 .net "alu_out", 31 0, v0x7fcf72c17dd0_0;  1 drivers
v0x7fcf72c1d030_0 .net "alu_src", 0 0, L_0x7fcf72c214c0;  1 drivers
v0x7fcf72c1dd40_0 .net "alu_z_flag", 0 0, L_0x7fcf72c24be0;  1 drivers
v0x7fcf72c1ddd0_0 .net "branch", 0 0, L_0x7fcf72c22c30;  1 drivers
v0x7fcf72c1de80_0 .net "clk", 0 0, v0x7fcf72c1f220_0;  1 drivers
v0x7fcf72c1df50_0 .net "clk_enable", 0 0, v0x7fcf72c1f2b0_0;  1 drivers
v0x7fcf72c1dfe0_0 .net "curr_addr", 31 0, v0x7fcf72c1b180_0;  1 drivers
v0x7fcf72c1e090_0 .net "curr_addr_p4", 31 0, L_0x7fcf72c24d00;  1 drivers
v0x7fcf72c1e120_0 .net "data_address", 31 0, L_0x7fcf72c24ab0;  alias, 1 drivers
v0x7fcf72c1e1b0_0 .var "data_read", 0 0;
v0x7fcf72c1e240_0 .net "data_readdata", 31 0, v0x7fcf72c1f4a0_0;  1 drivers
v0x7fcf72c1e2e0_0 .var "data_write", 0 0;
v0x7fcf72c1e380_0 .var "data_writedata", 31 0;
v0x7fcf72c1e430_0 .net "instr_address", 31 0, L_0x7fcf72c25d00;  alias, 1 drivers
v0x7fcf72c1e4e0_0 .net "instr_opcode", 5 0, L_0x7fcf72c20830;  1 drivers
v0x7fcf72c1e5a0_0 .net "instr_readdata", 31 0, v0x7fcf72c1f7c0_0;  1 drivers
v0x7fcf72c1e640_0 .net "j_type", 0 0, L_0x7fcf72c25330;  1 drivers
v0x7fcf72c1e6e0_0 .net "jr_type", 0 0, L_0x7fcf72c25c10;  1 drivers
v0x7fcf72c1e780_0 .net "mem_read", 0 0, L_0x7fcf72c22100;  1 drivers
v0x7fcf72c1e830_0 .net "mem_to_reg", 0 0, L_0x7fcf72c21760;  1 drivers
v0x7fcf72c1e8e0_0 .net "mem_write", 0 0, L_0x7fcf72c226a0;  1 drivers
v0x7fcf72c1e990_0 .var "next_instr_addr", 31 0;
v0x7fcf72c1ea20_0 .net "offset", 31 0, L_0x7fcf72c24910;  1 drivers
v0x7fcf72c1eac0_0 .net "reg_a_read_data", 31 0, L_0x7fcf72c241f0;  1 drivers
v0x7fcf72c1eb80_0 .net "reg_a_read_index", 4 0, L_0x7fcf72c23aa0;  1 drivers
v0x7fcf72c1ec30_0 .net "reg_b_read_data", 31 0, L_0x7fcf72c244a0;  1 drivers
v0x7fcf72c1ece0_0 .net "reg_b_read_index", 4 0, L_0x7fcf72c235a0;  1 drivers
v0x7fcf72c1ed90_0 .net "reg_dst", 0 0, L_0x7fcf72c21030;  1 drivers
v0x7fcf72c1ee40_0 .net "reg_write", 0 0, L_0x7fcf72c21b90;  1 drivers
v0x7fcf72c1eef0_0 .net "reg_write_data", 31 0, L_0x7fcf72c23e20;  1 drivers
v0x7fcf72c1efa0_0 .net "reg_write_enable", 0 0, L_0x7fcf72c23f80;  1 drivers
v0x7fcf72c1f050_0 .net "reg_write_index", 4 0, L_0x7fcf72c23d00;  1 drivers
v0x7fcf72c1f100_0 .var "register_v0", 31 0;
v0x7fcf72c1db40_0 .net "reset", 0 0, v0x7fcf72c1f8e0_0;  1 drivers
E_0x7fcf72c06f90/0 .event edge, v0x7fcf72c1a720_0, v0x7fcf72c17ec0_0, v0x7fcf72c1e090_0, v0x7fcf72c1ea20_0;
E_0x7fcf72c06f90/1 .event edge, v0x7fcf72c1e640_0, v0x7fcf72c1e5a0_0, v0x7fcf72c1e6e0_0, v0x7fcf72c1bc90_0;
E_0x7fcf72c06f90 .event/or E_0x7fcf72c06f90/0, E_0x7fcf72c06f90/1;
L_0x7fcf72c20830 .part v0x7fcf72c1f7c0_0, 26, 6;
L_0x7fcf72c23aa0 .part v0x7fcf72c1f7c0_0, 21, 5;
L_0x7fcf72c235a0 .part v0x7fcf72c1f7c0_0, 16, 5;
L_0x7fcf72c23bc0 .part v0x7fcf72c1f7c0_0, 11, 5;
L_0x7fcf72c23c60 .part v0x7fcf72c1f7c0_0, 16, 5;
L_0x7fcf72c23d00 .functor MUXZ 5, L_0x7fcf72c23c60, L_0x7fcf72c23bc0, L_0x7fcf72c21030, C4<>;
L_0x7fcf72c23e20 .functor MUXZ 32, v0x7fcf72c17dd0_0, v0x7fcf72c1f4a0_0, L_0x7fcf72c21760, C4<>;
L_0x7fcf72c24590 .part v0x7fcf72c1f7c0_0, 0, 6;
L_0x7fcf72c24720 .part v0x7fcf72c1f7c0_0, 0, 16;
L_0x7fcf72c24910 .concat [ 16 16 0 0], L_0x7fcf72c24720, L_0x7fcf73863200;
L_0x7fcf72c249b0 .functor MUXZ 32, L_0x7fcf72c244a0, L_0x7fcf72c24910, L_0x7fcf72c214c0, C4<>;
L_0x7fcf72c24d00 .arith/sum 32, v0x7fcf72c1b180_0, L_0x7fcf73863290;
L_0x7fcf72c24e40 .concat [ 6 26 0 0], L_0x7fcf72c20830, L_0x7fcf738632d8;
L_0x7fcf72c24f90 .cmp/eq 32, L_0x7fcf72c24e40, L_0x7fcf73863320;
L_0x7fcf72c25070 .concat [ 6 26 0 0], L_0x7fcf72c20830, L_0x7fcf73863368;
L_0x7fcf72c25250 .cmp/eq 32, L_0x7fcf72c25070, L_0x7fcf738633b0;
L_0x7fcf72c25420 .concat [ 6 26 0 0], L_0x7fcf72c20830, L_0x7fcf738633f8;
L_0x7fcf72c25590 .cmp/eq 32, L_0x7fcf72c25420, L_0x7fcf73863440;
L_0x7fcf72c25630 .concat [ 6 26 0 0], L_0x7fcf72c24590, L_0x7fcf73863488;
L_0x7fcf72c258b0 .cmp/eq 32, L_0x7fcf72c25630, L_0x7fcf738634d0;
L_0x7fcf72c25950 .concat [ 6 26 0 0], L_0x7fcf72c24590, L_0x7fcf73863518;
L_0x7fcf72c256d0 .cmp/eq 32, L_0x7fcf72c25950, L_0x7fcf73863560;
S_0x7fcf72c07c10 .scope module, "cpu_alu" "alu" 4 106, 5 1 0, S_0x7fcf72c07980;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x7fcf73863248 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fcf72c07610_0 .net/2u *"_ivl_0", 31 0, L_0x7fcf73863248;  1 drivers
v0x7fcf72c17bb0_0 .net "control", 3 0, v0x7fcf72c18220_0;  alias, 1 drivers
v0x7fcf72c17c60_0 .net "op1", 31 0, L_0x7fcf72c24670;  alias, 1 drivers
v0x7fcf72c17d20_0 .net "op2", 31 0, L_0x7fcf72c249b0;  alias, 1 drivers
v0x7fcf72c17dd0_0 .var "result", 31 0;
v0x7fcf72c17ec0_0 .net "z_flag", 0 0, L_0x7fcf72c24be0;  alias, 1 drivers
E_0x7fcf72c06500 .event edge, v0x7fcf72c17d20_0, v0x7fcf72c17c60_0, v0x7fcf72c17bb0_0;
L_0x7fcf72c24be0 .cmp/eq 32, v0x7fcf72c17dd0_0, L_0x7fcf73863248;
S_0x7fcf72c17fe0 .scope module, "cpu_alu_control" "alu_control" 4 91, 6 1 0, S_0x7fcf72c07980;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x7fcf72c18220_0 .var "alu_control_out", 3 0;
v0x7fcf72c182e0_0 .net "alu_fcode", 5 0, L_0x7fcf72c24590;  alias, 1 drivers
v0x7fcf72c18380_0 .net "alu_opcode", 1 0, L_0x7fcf72c23230;  alias, 1 drivers
E_0x7fcf72c181f0 .event edge, v0x7fcf72c18380_0, v0x7fcf72c182e0_0;
S_0x7fcf72c18490 .scope module, "cpu_control" "control" 4 35, 7 1 0, S_0x7fcf72c07980;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x7fcf72c21030 .functor AND 1, L_0x7fcf72c20a80, L_0x7fcf72c20f50, C4<1>, C4<1>;
L_0x7fcf72c21240 .functor AND 1, L_0x7fcf72c21160, L_0x7fcf72c20ba0, C4<1>, C4<1>;
L_0x7fcf72c212f0 .functor AND 1, L_0x7fcf72c21240, L_0x7fcf72c20d00, C4<1>, C4<1>;
L_0x7fcf72c214c0 .functor AND 1, L_0x7fcf72c212f0, L_0x7fcf72c213e0, C4<1>, C4<1>;
L_0x7fcf72c21760 .functor AND 1, L_0x7fcf72c215f0, L_0x7fcf72c20ba0, C4<1>, C4<1>;
L_0x7fcf72c21850 .functor AND 1, L_0x7fcf72c20a80, L_0x7fcf72c20ba0, C4<1>, C4<1>;
L_0x7fcf72c21960 .functor AND 1, L_0x7fcf72c21850, L_0x7fcf72c218c0, C4<1>, C4<1>;
L_0x7fcf72c21b90 .functor AND 1, L_0x7fcf72c21960, L_0x7fcf72c21a90, C4<1>, C4<1>;
L_0x7fcf72c21d20 .functor AND 1, L_0x7fcf72c21c80, L_0x7fcf72c20ba0, C4<1>, C4<1>;
L_0x7fcf72c21f70 .functor AND 1, L_0x7fcf72c21d20, L_0x7fcf72c21de0, C4<1>, C4<1>;
L_0x7fcf72c22100 .functor AND 1, L_0x7fcf72c21f70, L_0x7fcf72c21fe0, C4<1>, C4<1>;
L_0x7fcf72c21f00 .functor AND 1, L_0x7fcf72c22250, L_0x7fcf72c22370, C4<1>, C4<1>;
L_0x7fcf72c22450 .functor AND 1, L_0x7fcf72c21f00, L_0x7fcf72c20d00, C4<1>, C4<1>;
L_0x7fcf72c226a0 .functor AND 1, L_0x7fcf72c22450, L_0x7fcf72c22570, C4<1>, C4<1>;
L_0x7fcf72c217d0 .functor AND 1, L_0x7fcf72c22710, L_0x7fcf72c228b0, C4<1>, C4<1>;
L_0x7fcf72c22500 .functor AND 1, L_0x7fcf72c217d0, L_0x7fcf72c22af0, C4<1>, C4<1>;
L_0x7fcf72c22c30 .functor AND 1, L_0x7fcf72c22500, L_0x7fcf72c20e40, C4<1>, C4<1>;
L_0x7fcf72c22e70 .functor AND 1, L_0x7fcf72c20a80, L_0x7fcf72c22d20, C4<1>, C4<1>;
L_0x7fcf72c22f80 .functor AND 1, L_0x7fcf72c22e70, L_0x7fcf72c22ee0, C4<1>, C4<1>;
L_0x7fcf72c22610 .functor AND 1, L_0x7fcf72c22f80, L_0x7fcf72c230d0, C4<1>, C4<1>;
L_0x7fcf72c23170 .functor AND 1, L_0x7fcf72c23310, L_0x7fcf72c23480, C4<1>, C4<1>;
L_0x7fcf72c21e80 .functor AND 1, L_0x7fcf72c23170, L_0x7fcf72c23030, C4<1>, C4<1>;
L_0x7fcf72c23830 .functor AND 1, L_0x7fcf72c21e80, L_0x7fcf72c20e40, C4<1>, C4<1>;
v0x7fcf72c18790_0 .net *"_ivl_0", 31 0, L_0x7fcf72c20950;  1 drivers
v0x7fcf72c18840_0 .net *"_ivl_102", 0 0, L_0x7fcf72c23310;  1 drivers
v0x7fcf72c188e0_0 .net *"_ivl_104", 0 0, L_0x7fcf72c23480;  1 drivers
v0x7fcf72c18990_0 .net *"_ivl_106", 0 0, L_0x7fcf72c23170;  1 drivers
v0x7fcf72c18a30_0 .net *"_ivl_108", 0 0, L_0x7fcf72c23030;  1 drivers
v0x7fcf72c18b10_0 .net *"_ivl_110", 0 0, L_0x7fcf72c21e80;  1 drivers
v0x7fcf72c18bb0_0 .net *"_ivl_112", 0 0, L_0x7fcf72c23830;  1 drivers
L_0x7fcf738630e0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x7fcf72c18c50_0 .net/2u *"_ivl_12", 5 0, L_0x7fcf738630e0;  1 drivers
L_0x7fcf73863128 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x7fcf72c18d00_0 .net/2u *"_ivl_16", 5 0, L_0x7fcf73863128;  1 drivers
v0x7fcf72c18e10_0 .net *"_ivl_21", 0 0, L_0x7fcf72c20f50;  1 drivers
v0x7fcf72c18eb0_0 .net *"_ivl_25", 0 0, L_0x7fcf72c21160;  1 drivers
v0x7fcf72c18f50_0 .net *"_ivl_27", 0 0, L_0x7fcf72c21240;  1 drivers
v0x7fcf72c18ff0_0 .net *"_ivl_29", 0 0, L_0x7fcf72c212f0;  1 drivers
L_0x7fcf73863008 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fcf72c19090_0 .net *"_ivl_3", 25 0, L_0x7fcf73863008;  1 drivers
v0x7fcf72c19140_0 .net *"_ivl_31", 0 0, L_0x7fcf72c213e0;  1 drivers
v0x7fcf72c191e0_0 .net *"_ivl_35", 0 0, L_0x7fcf72c215f0;  1 drivers
v0x7fcf72c19280_0 .net *"_ivl_39", 0 0, L_0x7fcf72c21850;  1 drivers
L_0x7fcf73863050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fcf72c19410_0 .net/2u *"_ivl_4", 31 0, L_0x7fcf73863050;  1 drivers
v0x7fcf72c194a0_0 .net *"_ivl_41", 0 0, L_0x7fcf72c218c0;  1 drivers
v0x7fcf72c19530_0 .net *"_ivl_43", 0 0, L_0x7fcf72c21960;  1 drivers
v0x7fcf72c195d0_0 .net *"_ivl_45", 0 0, L_0x7fcf72c21a90;  1 drivers
v0x7fcf72c19670_0 .net *"_ivl_49", 0 0, L_0x7fcf72c21c80;  1 drivers
v0x7fcf72c19710_0 .net *"_ivl_51", 0 0, L_0x7fcf72c21d20;  1 drivers
v0x7fcf72c197b0_0 .net *"_ivl_53", 0 0, L_0x7fcf72c21de0;  1 drivers
v0x7fcf72c19850_0 .net *"_ivl_55", 0 0, L_0x7fcf72c21f70;  1 drivers
v0x7fcf72c198f0_0 .net *"_ivl_57", 0 0, L_0x7fcf72c21fe0;  1 drivers
v0x7fcf72c19990_0 .net *"_ivl_61", 0 0, L_0x7fcf72c22250;  1 drivers
v0x7fcf72c19a30_0 .net *"_ivl_63", 0 0, L_0x7fcf72c22370;  1 drivers
v0x7fcf72c19ad0_0 .net *"_ivl_65", 0 0, L_0x7fcf72c21f00;  1 drivers
v0x7fcf72c19b70_0 .net *"_ivl_67", 0 0, L_0x7fcf72c22450;  1 drivers
v0x7fcf72c19c10_0 .net *"_ivl_69", 0 0, L_0x7fcf72c22570;  1 drivers
v0x7fcf72c19cb0_0 .net *"_ivl_73", 0 0, L_0x7fcf72c22710;  1 drivers
v0x7fcf72c19d50_0 .net *"_ivl_75", 0 0, L_0x7fcf72c228b0;  1 drivers
v0x7fcf72c19320_0 .net *"_ivl_77", 0 0, L_0x7fcf72c217d0;  1 drivers
v0x7fcf72c19fe0_0 .net *"_ivl_79", 0 0, L_0x7fcf72c22af0;  1 drivers
L_0x7fcf73863098 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x7fcf72c1a070_0 .net/2u *"_ivl_8", 5 0, L_0x7fcf73863098;  1 drivers
v0x7fcf72c1a100_0 .net *"_ivl_81", 0 0, L_0x7fcf72c22500;  1 drivers
v0x7fcf72c1a190_0 .net *"_ivl_87", 0 0, L_0x7fcf72c22d20;  1 drivers
v0x7fcf72c1a220_0 .net *"_ivl_89", 0 0, L_0x7fcf72c22e70;  1 drivers
v0x7fcf72c1a2c0_0 .net *"_ivl_91", 0 0, L_0x7fcf72c22ee0;  1 drivers
v0x7fcf72c1a360_0 .net *"_ivl_93", 0 0, L_0x7fcf72c22f80;  1 drivers
v0x7fcf72c1a400_0 .net *"_ivl_95", 0 0, L_0x7fcf72c230d0;  1 drivers
v0x7fcf72c1a4a0_0 .net *"_ivl_97", 0 0, L_0x7fcf72c22610;  1 drivers
v0x7fcf72c1a540_0 .net "alu_op", 1 0, L_0x7fcf72c23230;  alias, 1 drivers
v0x7fcf72c1a600_0 .net "alu_src", 0 0, L_0x7fcf72c214c0;  alias, 1 drivers
v0x7fcf72c1a690_0 .net "beq", 0 0, L_0x7fcf72c20e40;  1 drivers
v0x7fcf72c1a720_0 .net "branch", 0 0, L_0x7fcf72c22c30;  alias, 1 drivers
v0x7fcf72c1a7b0_0 .net "instr_opcode", 5 0, L_0x7fcf72c20830;  alias, 1 drivers
v0x7fcf72c1a840_0 .var "jump", 0 0;
v0x7fcf72c1a8d0_0 .net "lw", 0 0, L_0x7fcf72c20ba0;  1 drivers
v0x7fcf72c1a960_0 .net "mem_read", 0 0, L_0x7fcf72c22100;  alias, 1 drivers
v0x7fcf72c1a9f0_0 .net "mem_to_reg", 0 0, L_0x7fcf72c21760;  alias, 1 drivers
v0x7fcf72c1aa80_0 .net "mem_write", 0 0, L_0x7fcf72c226a0;  alias, 1 drivers
v0x7fcf72c1ab20_0 .net "r_format", 0 0, L_0x7fcf72c20a80;  1 drivers
v0x7fcf72c1abc0_0 .net "reg_dst", 0 0, L_0x7fcf72c21030;  alias, 1 drivers
v0x7fcf72c1ac60_0 .net "reg_write", 0 0, L_0x7fcf72c21b90;  alias, 1 drivers
v0x7fcf72c1ad00_0 .net "sw", 0 0, L_0x7fcf72c20d00;  1 drivers
L_0x7fcf72c20950 .concat [ 6 26 0 0], L_0x7fcf72c20830, L_0x7fcf73863008;
L_0x7fcf72c20a80 .cmp/eq 32, L_0x7fcf72c20950, L_0x7fcf73863050;
L_0x7fcf72c20ba0 .cmp/eq 6, L_0x7fcf72c20830, L_0x7fcf73863098;
L_0x7fcf72c20d00 .cmp/eq 6, L_0x7fcf72c20830, L_0x7fcf738630e0;
L_0x7fcf72c20e40 .cmp/eq 6, L_0x7fcf72c20830, L_0x7fcf73863128;
L_0x7fcf72c20f50 .reduce/nor L_0x7fcf72c20ba0;
L_0x7fcf72c21160 .reduce/nor L_0x7fcf72c20a80;
L_0x7fcf72c213e0 .reduce/nor L_0x7fcf72c20e40;
L_0x7fcf72c215f0 .reduce/nor L_0x7fcf72c20a80;
L_0x7fcf72c218c0 .reduce/nor L_0x7fcf72c20d00;
L_0x7fcf72c21a90 .reduce/nor L_0x7fcf72c20e40;
L_0x7fcf72c21c80 .reduce/nor L_0x7fcf72c20a80;
L_0x7fcf72c21de0 .reduce/nor L_0x7fcf72c20d00;
L_0x7fcf72c21fe0 .reduce/nor L_0x7fcf72c20e40;
L_0x7fcf72c22250 .reduce/nor L_0x7fcf72c20a80;
L_0x7fcf72c22370 .reduce/nor L_0x7fcf72c20ba0;
L_0x7fcf72c22570 .reduce/nor L_0x7fcf72c20e40;
L_0x7fcf72c22710 .reduce/nor L_0x7fcf72c20a80;
L_0x7fcf72c228b0 .reduce/nor L_0x7fcf72c20ba0;
L_0x7fcf72c22af0 .reduce/nor L_0x7fcf72c20d00;
L_0x7fcf72c22d20 .reduce/nor L_0x7fcf72c20ba0;
L_0x7fcf72c22ee0 .reduce/nor L_0x7fcf72c20d00;
L_0x7fcf72c230d0 .reduce/nor L_0x7fcf72c20e40;
L_0x7fcf72c23230 .concat8 [ 1 1 0 0], L_0x7fcf72c23830, L_0x7fcf72c22610;
L_0x7fcf72c23310 .reduce/nor L_0x7fcf72c20a80;
L_0x7fcf72c23480 .reduce/nor L_0x7fcf72c20ba0;
L_0x7fcf72c23030 .reduce/nor L_0x7fcf72c20d00;
S_0x7fcf72c1ae90 .scope module, "cpu_pc" "pc" 4 140, 8 1 0, S_0x7fcf72c07980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x7fcf72c1b0d0_0 .net "clk", 0 0, v0x7fcf72c1f220_0;  alias, 1 drivers
v0x7fcf72c1b180_0 .var "curr_addr", 31 0;
v0x7fcf72c1b230_0 .net "next_addr", 31 0, v0x7fcf72c1e990_0;  1 drivers
v0x7fcf72c1b2f0_0 .net "reset", 0 0, v0x7fcf72c1f8e0_0;  alias, 1 drivers
E_0x7fcf72c1b080 .event posedge, v0x7fcf72c1b0d0_0;
S_0x7fcf72c1b3f0 .scope module, "register" "regfile" 4 66, 9 1 0, S_0x7fcf72c07980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
L_0x7fcf72c241f0 .functor BUFZ 32, L_0x7fcf72c24030, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fcf72c244a0 .functor BUFZ 32, L_0x7fcf72c242e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fcf72c1b730_0 .net *"_ivl_0", 31 0, L_0x7fcf72c24030;  1 drivers
v0x7fcf72c1b7d0_0 .net *"_ivl_10", 6 0, L_0x7fcf72c24380;  1 drivers
L_0x7fcf738631b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fcf72c1b870_0 .net *"_ivl_13", 1 0, L_0x7fcf738631b8;  1 drivers
v0x7fcf72c1b920_0 .net *"_ivl_2", 6 0, L_0x7fcf72c240d0;  1 drivers
L_0x7fcf73863170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fcf72c1b9d0_0 .net *"_ivl_5", 1 0, L_0x7fcf73863170;  1 drivers
v0x7fcf72c1bac0_0 .net *"_ivl_8", 31 0, L_0x7fcf72c242e0;  1 drivers
v0x7fcf72c1bb70_0 .net "r_clk", 0 0, v0x7fcf72c1f220_0;  alias, 1 drivers
v0x7fcf72c1bc00_0 .net "r_clk_enable", 0 0, v0x7fcf72c1f2b0_0;  alias, 1 drivers
v0x7fcf72c1bc90_0 .net "read_data1", 31 0, L_0x7fcf72c241f0;  alias, 1 drivers
v0x7fcf72c1bdc0_0 .net "read_data2", 31 0, L_0x7fcf72c244a0;  alias, 1 drivers
v0x7fcf72c1be70_0 .net "read_reg1", 4 0, L_0x7fcf72c23aa0;  alias, 1 drivers
v0x7fcf72c1bf20_0 .net "read_reg2", 4 0, L_0x7fcf72c235a0;  alias, 1 drivers
v0x7fcf72c1bfd0 .array "registers", 31 0, 31 0;
v0x7fcf72c1c070_0 .net "reset", 0 0, v0x7fcf72c1f8e0_0;  alias, 1 drivers
v0x7fcf72c1c120_0 .net "write_control", 0 0, L_0x7fcf72c23f80;  alias, 1 drivers
v0x7fcf72c1c1b0_0 .net "write_data", 31 0, L_0x7fcf72c23e20;  alias, 1 drivers
v0x7fcf72c1c240_0 .net "write_reg", 4 0, L_0x7fcf72c23d00;  alias, 1 drivers
L_0x7fcf72c24030 .array/port v0x7fcf72c1bfd0, L_0x7fcf72c240d0;
L_0x7fcf72c240d0 .concat [ 5 2 0 0], L_0x7fcf72c23aa0, L_0x7fcf73863170;
L_0x7fcf72c242e0 .array/port v0x7fcf72c1bfd0, L_0x7fcf72c24380;
L_0x7fcf72c24380 .concat [ 5 2 0 0], L_0x7fcf72c235a0, L_0x7fcf738631b8;
S_0x7fcf72c076a0 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x7fcf72c25e90 .functor BUFZ 32, L_0x7fcf72c25df0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fcf72c1f9a0_0 .net *"_ivl_0", 31 0, L_0x7fcf72c25df0;  1 drivers
o0x7fcf73833f28 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fcf72c1fa40_0 .net "clk", 0 0, o0x7fcf73833f28;  0 drivers
o0x7fcf73833f58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fcf72c1fae0_0 .net "data_address", 31 0, o0x7fcf73833f58;  0 drivers
o0x7fcf73833f88 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fcf72c1fba0_0 .net "data_read", 0 0, o0x7fcf73833f88;  0 drivers
v0x7fcf72c1fc40_0 .net "data_readdata", 31 0, L_0x7fcf72c25e90;  1 drivers
o0x7fcf73833fe8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fcf72c1fd30_0 .net "data_write", 0 0, o0x7fcf73833fe8;  0 drivers
o0x7fcf73834018 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fcf72c1fdd0_0 .net "data_writedata", 31 0, o0x7fcf73834018;  0 drivers
v0x7fcf72c1fe80_0 .var/i "i", 31 0;
v0x7fcf72c1ff30 .array "ram", 0 65535, 31 0;
E_0x7fcf72c1f970 .event posedge, v0x7fcf72c1fa40_0;
L_0x7fcf72c25df0 .array/port v0x7fcf72c1ff30, o0x7fcf73833f58;
S_0x7fcf72c07810 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x7fcf72c06680 .param/str "RAM_INIT_FILE" 0 11 7, "\000";
L_0x7fcf72c261e0 .functor BUFZ 32, L_0x7fcf72c25f40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fcf72c20310_0 .net *"_ivl_0", 31 0, L_0x7fcf72c25f40;  1 drivers
v0x7fcf72c203d0_0 .net *"_ivl_3", 29 0, L_0x7fcf72c25fe0;  1 drivers
v0x7fcf72c20470_0 .net *"_ivl_4", 31 0, L_0x7fcf72c26080;  1 drivers
L_0x7fcf738635a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fcf72c20510_0 .net *"_ivl_7", 1 0, L_0x7fcf738635a8;  1 drivers
o0x7fcf73834288 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fcf72c205c0_0 .net "instr_address", 31 0, o0x7fcf73834288;  0 drivers
v0x7fcf72c206b0_0 .net "instr_readdata", 31 0, L_0x7fcf72c261e0;  1 drivers
v0x7fcf72c20760 .array "memory1", 0 1073741823, 31 0;
L_0x7fcf72c25f40 .array/port v0x7fcf72c20760, L_0x7fcf72c26080;
L_0x7fcf72c25fe0 .part o0x7fcf73834288, 0, 30;
L_0x7fcf72c26080 .concat [ 30 2 0 0], L_0x7fcf72c25fe0, L_0x7fcf738635a8;
S_0x7fcf72c200c0 .scope begin, "$unm_blk_11" "$unm_blk_11" 11 9, 11 9 0, S_0x7fcf72c07810;
 .timescale 0 0;
v0x7fcf72c20280_0 .var/i "i", 31 0;
    .scope S_0x7fcf72c1b3f0;
T_0 ;
    %wait E_0x7fcf72c1b080;
    %load/vec4 v0x7fcf72c1c070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcf72c1bfd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcf72c1bfd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcf72c1bfd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcf72c1bfd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcf72c1bfd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcf72c1bfd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcf72c1bfd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcf72c1bfd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcf72c1bfd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcf72c1bfd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcf72c1bfd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcf72c1bfd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcf72c1bfd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcf72c1bfd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcf72c1bfd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcf72c1bfd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcf72c1bfd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcf72c1bfd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcf72c1bfd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcf72c1bfd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcf72c1bfd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcf72c1bfd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcf72c1bfd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcf72c1bfd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcf72c1bfd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcf72c1bfd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcf72c1bfd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcf72c1bfd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcf72c1bfd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcf72c1bfd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcf72c1bfd0, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fcf72c1bc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fcf72c1c120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x7fcf72c1c1b0_0;
    %load/vec4 v0x7fcf72c1c240_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcf72c1bfd0, 0, 4;
T_0.4 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fcf72c17fe0;
T_1 ;
    %wait E_0x7fcf72c181f0;
    %load/vec4 v0x7fcf72c18380_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fcf72c18220_0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fcf72c18380_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fcf72c18220_0, 0, 4;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fcf72c18380_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x7fcf72c182e0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %jmp T_1.11;
T_1.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fcf72c18220_0, 0, 4;
    %jmp T_1.11;
T_1.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fcf72c18220_0, 0, 4;
    %jmp T_1.11;
T_1.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fcf72c18220_0, 0, 4;
    %jmp T_1.11;
T_1.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fcf72c18220_0, 0, 4;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fcf72c18220_0, 0, 4;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fcf72c07c10;
T_2 ;
    %wait E_0x7fcf72c06500;
    %load/vec4 v0x7fcf72c17bb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fcf72c17dd0_0, 0;
    %jmp T_2.7;
T_2.0 ;
    %load/vec4 v0x7fcf72c17c60_0;
    %load/vec4 v0x7fcf72c17d20_0;
    %and;
    %assign/vec4 v0x7fcf72c17dd0_0, 0;
    %jmp T_2.7;
T_2.1 ;
    %load/vec4 v0x7fcf72c17c60_0;
    %load/vec4 v0x7fcf72c17d20_0;
    %or;
    %assign/vec4 v0x7fcf72c17dd0_0, 0;
    %jmp T_2.7;
T_2.2 ;
    %load/vec4 v0x7fcf72c17c60_0;
    %load/vec4 v0x7fcf72c17d20_0;
    %add;
    %assign/vec4 v0x7fcf72c17dd0_0, 0;
    %jmp T_2.7;
T_2.3 ;
    %load/vec4 v0x7fcf72c17c60_0;
    %load/vec4 v0x7fcf72c17d20_0;
    %sub;
    %assign/vec4 v0x7fcf72c17dd0_0, 0;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v0x7fcf72c17c60_0;
    %load/vec4 v0x7fcf72c17d20_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.9, 8;
T_2.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.9, 8;
 ; End of false expr.
    %blend;
T_2.9;
    %assign/vec4 v0x7fcf72c17dd0_0, 0;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v0x7fcf72c17c60_0;
    %load/vec4 v0x7fcf72c17d20_0;
    %or;
    %inv;
    %assign/vec4 v0x7fcf72c17dd0_0, 0;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fcf72c1ae90;
T_3 ;
    %wait E_0x7fcf72c1b080;
    %load/vec4 v0x7fcf72c1b2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x7fcf72c1b180_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fcf72c1b230_0;
    %assign/vec4 v0x7fcf72c1b180_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fcf72c07980;
T_4 ;
    %wait E_0x7fcf72c06f90;
    %load/vec4 v0x7fcf72c1ddd0_0;
    %load/vec4 v0x7fcf72c1dd40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7fcf72c1e090_0;
    %load/vec4 v0x7fcf72c1ea20_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fcf72c1e990_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fcf72c1e640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x7fcf72c1e090_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x7fcf72c1e5a0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x7fcf72c1e990_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x7fcf72c1e6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x7fcf72c1eac0_0;
    %store/vec4 v0x7fcf72c1e990_0, 0, 32;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fcf72c05490;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcf72c1f220_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1000, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x7fcf72c1f220_0;
    %inv;
    %store/vec4 v0x7fcf72c1f220_0, 0, 1;
    %delay 1, 0;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %end;
    .thread T_5;
    .scope S_0x7fcf72c05490;
T_6 ;
    %delay 1, 0;
    %pushi/vec4 2160590952, 0, 32;
    %store/vec4 v0x7fcf72c1f7c0_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x7fcf72c1f4a0_0, 0, 32;
    %load/vec4 v0x7fcf72c1f530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 43 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_6.1 ;
    %load/vec4 v0x7fcf72c1f3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 44 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_6.3 ;
    %load/vec4 v0x7fcf72c1f340_0;
    %cmpi/e 100, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %jmp T_6.5;
T_6.4 ;
    %vpi_call/w 3 45 "$fatal", 32'sb00000000000000000000000000000001, "address from memory being loaded, incorrect" {0 0 0};
T_6.5 ;
    %delay 2, 0;
    %pushi/vec4 2886205440, 0, 32;
    %store/vec4 v0x7fcf72c1f7c0_0, 0, 32;
    %load/vec4 v0x7fcf72c1f5e0_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %jmp T_6.7;
T_6.6 ;
    %vpi_call/w 3 50 "$fatal", 32'sb00000000000000000000000000000001, "incorrect value loaded to register" {0 0 0};
T_6.7 ;
    %end;
    .thread T_6;
    .scope S_0x7fcf72c076a0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fcf72c1fe80_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x7fcf72c1fe80_0;
    %cmpi/s 65535, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fcf72c1fe80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcf72c1ff30, 0, 4;
    %load/vec4 v0x7fcf72c1fe80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fcf72c1fe80_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x7fcf72c076a0;
T_8 ;
    %wait E_0x7fcf72c1f970;
    %load/vec4 v0x7fcf72c1fd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7fcf72c1fdd0_0;
    %ix/getv 3, v0x7fcf72c1fae0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcf72c1ff30, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fcf72c07810;
T_9 ;
    %fork t_1, S_0x7fcf72c200c0;
    %jmp t_0;
    .scope S_0x7fcf72c200c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fcf72c20280_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x7fcf72c20280_0;
    %cmpi/s 1073741823, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fcf72c20280_0;
    %store/vec4a v0x7fcf72c20760, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7fcf72c20280_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fcf72c20280_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcf72c20760, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcf72c20760, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcf72c20760, 4, 0;
    %end;
    .scope S_0x7fcf72c07810;
t_0 %join;
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "test/lw_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
