// Seed: 3116776338
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wor id_4;
  output tri id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
  ;
  assign id_4 = -1'h0;
  supply1 id_6 = id_1 | 1 > -1;
  assign id_3 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_9, id_10;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_8,
      id_7
  );
  always @(1 or posedge 1) if (1) id_10 <= -1;
  logic id_11;
  wire  id_12;
  ;
  wire id_13;
endmodule
