

================================================================
== Vitis HLS Report for 'normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s'
================================================================
* Date:           Fri May 24 19:25:55 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_wrapper
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.061 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.666 ns|  6.666 ns|    2|    2|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1388|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    42|        0|      210|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       56|    -|
|Register             |        -|     -|     1769|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    42|     1769|     1654|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+---------------------+---------+----+---+----+-----+
    |          Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+---------------------+---------+----+---+----+-----+
    |mul_16s_12ns_26_1_1_U961   |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U962   |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U963   |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U964   |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U965   |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U966   |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U967   |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U968   |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U969   |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U970   |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U971   |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U972   |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U973   |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U974   |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U975   |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U976   |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U977   |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U978   |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U979   |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U980   |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U981   |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U982   |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U983   |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U984   |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U985   |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U986   |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U987   |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U988   |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U989   |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U990   |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U991   |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U992   |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U993   |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U994   |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U995   |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U996   |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U997   |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U998   |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U999   |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U1000  |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U1001  |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_12ns_26_1_1_U1002  |mul_16s_12ns_26_1_1  |        0|   1|  0|   5|    0|
    +---------------------------+---------------------+---------+----+---+----+-----+
    |Total                      |                     |        0|  42|  0| 210|    0|
    +---------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |ret_V_100_fu_8780_p2  |         +|   0|  0|  33|          26|          22|
    |ret_V_101_fu_8796_p2  |         +|   0|  0|  33|          26|          21|
    |ret_V_102_fu_8812_p2  |         +|   0|  0|  33|          26|          20|
    |ret_V_103_fu_8828_p2  |         +|   0|  0|  33|          26|          21|
    |ret_V_104_fu_8844_p2  |         +|   0|  0|  33|          26|          20|
    |ret_V_105_fu_8860_p2  |         +|   0|  0|  33|          26|          22|
    |ret_V_106_fu_8876_p2  |         +|   0|  0|  33|          26|          19|
    |ret_V_107_fu_8892_p2  |         +|   0|  0|  33|          26|          19|
    |ret_V_108_fu_8908_p2  |         +|   0|  0|  33|          26|          20|
    |ret_V_109_fu_8924_p2  |         +|   0|  0|  33|          26|          16|
    |ret_V_110_fu_8940_p2  |         +|   0|  0|  33|          26|          22|
    |ret_V_111_fu_8956_p2  |         +|   0|  0|  33|          26|          20|
    |ret_V_112_fu_8972_p2  |         +|   0|  0|  33|          26|          20|
    |ret_V_113_fu_8988_p2  |         +|   0|  0|  33|          26|          20|
    |ret_V_114_fu_9004_p2  |         +|   0|  0|  33|          26|          21|
    |ret_V_115_fu_9020_p2  |         +|   0|  0|  33|          26|          21|
    |ret_V_116_fu_9036_p2  |         +|   0|  0|  33|          26|          20|
    |ret_V_117_fu_9052_p2  |         +|   0|  0|  33|          26|          19|
    |ret_V_77_fu_8412_p2   |         +|   0|  0|  33|          26|          20|
    |ret_V_78_fu_8428_p2   |         +|   0|  0|  33|          26|          20|
    |ret_V_79_fu_8444_p2   |         +|   0|  0|  33|          26|          19|
    |ret_V_80_fu_8460_p2   |         +|   0|  0|  33|          26|          18|
    |ret_V_81_fu_8476_p2   |         +|   0|  0|  33|          26|          13|
    |ret_V_82_fu_8492_p2   |         +|   0|  0|  33|          26|          19|
    |ret_V_83_fu_8508_p2   |         +|   0|  0|  33|          26|          19|
    |ret_V_84_fu_8524_p2   |         +|   0|  0|  33|          26|          20|
    |ret_V_85_fu_8540_p2   |         +|   0|  0|  33|          26|          15|
    |ret_V_86_fu_8556_p2   |         +|   0|  0|  33|          26|          22|
    |ret_V_87_fu_8572_p2   |         +|   0|  0|  33|          26|          20|
    |ret_V_88_fu_8588_p2   |         +|   0|  0|  33|          26|          18|
    |ret_V_89_fu_8604_p2   |         +|   0|  0|  33|          26|          20|
    |ret_V_90_fu_8620_p2   |         +|   0|  0|  33|          26|          18|
    |ret_V_91_fu_8636_p2   |         +|   0|  0|  33|          26|          20|
    |ret_V_92_fu_8652_p2   |         +|   0|  0|  33|          26|          21|
    |ret_V_93_fu_8668_p2   |         +|   0|  0|  33|          26|          22|
    |ret_V_94_fu_8684_p2   |         +|   0|  0|  33|          26|          21|
    |ret_V_95_fu_8700_p2   |         +|   0|  0|  33|          26|          18|
    |ret_V_96_fu_8716_p2   |         +|   0|  0|  33|          26|          22|
    |ret_V_97_fu_8732_p2   |         +|   0|  0|  33|          26|          20|
    |ret_V_98_fu_8748_p2   |         +|   0|  0|  33|          26|          20|
    |ret_V_99_fu_8764_p2   |         +|   0|  0|  33|          26|          22|
    |ret_V_fu_8396_p2      |         +|   0|  0|  33|          26|          18|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|1388|        1093|         829|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  20|          4|    1|          4|
    |ap_done            |   9|          2|    1|          2|
    |layer15_out_blk_n  |   9|          2|    1|          2|
    |layer17_out_blk_n  |   9|          2|    1|          2|
    |real_start         |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  56|         12|    5|         12|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |a_V_100_reg_9362         |  16|   0|   16|          0|
    |a_V_101_reg_9162         |  16|   0|   16|          0|
    |a_V_102_reg_9167         |  16|   0|   16|          0|
    |a_V_62_reg_9172          |  16|   0|   16|          0|
    |a_V_63_reg_9177          |  16|   0|   16|          0|
    |a_V_64_reg_9182          |  16|   0|   16|          0|
    |a_V_65_reg_9187          |  16|   0|   16|          0|
    |a_V_66_reg_9192          |  16|   0|   16|          0|
    |a_V_67_reg_9197          |  16|   0|   16|          0|
    |a_V_68_reg_9202          |  16|   0|   16|          0|
    |a_V_69_reg_9207          |  16|   0|   16|          0|
    |a_V_70_reg_9212          |  16|   0|   16|          0|
    |a_V_71_reg_9217          |  16|   0|   16|          0|
    |a_V_72_reg_9222          |  16|   0|   16|          0|
    |a_V_73_reg_9227          |  16|   0|   16|          0|
    |a_V_74_reg_9232          |  16|   0|   16|          0|
    |a_V_75_reg_9237          |  16|   0|   16|          0|
    |a_V_76_reg_9242          |  16|   0|   16|          0|
    |a_V_77_reg_9247          |  16|   0|   16|          0|
    |a_V_78_reg_9252          |  16|   0|   16|          0|
    |a_V_79_reg_9257          |  16|   0|   16|          0|
    |a_V_80_reg_9262          |  16|   0|   16|          0|
    |a_V_81_reg_9267          |  16|   0|   16|          0|
    |a_V_82_reg_9272          |  16|   0|   16|          0|
    |a_V_83_reg_9277          |  16|   0|   16|          0|
    |a_V_84_reg_9282          |  16|   0|   16|          0|
    |a_V_85_reg_9287          |  16|   0|   16|          0|
    |a_V_86_reg_9292          |  16|   0|   16|          0|
    |a_V_87_reg_9297          |  16|   0|   16|          0|
    |a_V_88_reg_9302          |  16|   0|   16|          0|
    |a_V_89_reg_9307          |  16|   0|   16|          0|
    |a_V_90_reg_9312          |  16|   0|   16|          0|
    |a_V_91_reg_9317          |  16|   0|   16|          0|
    |a_V_92_reg_9322          |  16|   0|   16|          0|
    |a_V_93_reg_9327          |  16|   0|   16|          0|
    |a_V_94_reg_9332          |  16|   0|   16|          0|
    |a_V_95_reg_9337          |  16|   0|   16|          0|
    |a_V_96_reg_9342          |  16|   0|   16|          0|
    |a_V_97_reg_9347          |  16|   0|   16|          0|
    |a_V_98_reg_9352          |  16|   0|   16|          0|
    |a_V_99_reg_9357          |  16|   0|   16|          0|
    |a_V_reg_9157             |  16|   0|   16|          0|
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |mul_ln1347_100_reg_7801  |  26|   0|   26|          0|
    |mul_ln1347_101_reg_7805  |  26|   0|   26|          0|
    |mul_ln1347_102_reg_7809  |  26|   0|   26|          0|
    |mul_ln1347_62_reg_7649   |  26|   0|   26|          0|
    |mul_ln1347_63_reg_7653   |  26|   0|   26|          0|
    |mul_ln1347_64_reg_7657   |  26|   0|   26|          0|
    |mul_ln1347_65_reg_7661   |  26|   0|   26|          0|
    |mul_ln1347_66_reg_7665   |  26|   0|   26|          0|
    |mul_ln1347_67_reg_7669   |  26|   0|   26|          0|
    |mul_ln1347_68_reg_7673   |  26|   0|   26|          0|
    |mul_ln1347_69_reg_7677   |  26|   0|   26|          0|
    |mul_ln1347_70_reg_7681   |  26|   0|   26|          0|
    |mul_ln1347_71_reg_7685   |  26|   0|   26|          0|
    |mul_ln1347_72_reg_7689   |  26|   0|   26|          0|
    |mul_ln1347_73_reg_7693   |  26|   0|   26|          0|
    |mul_ln1347_74_reg_7697   |  26|   0|   26|          0|
    |mul_ln1347_75_reg_7701   |  26|   0|   26|          0|
    |mul_ln1347_76_reg_7705   |  26|   0|   26|          0|
    |mul_ln1347_77_reg_7709   |  26|   0|   26|          0|
    |mul_ln1347_78_reg_7713   |  26|   0|   26|          0|
    |mul_ln1347_79_reg_7717   |  26|   0|   26|          0|
    |mul_ln1347_80_reg_7721   |  26|   0|   26|          0|
    |mul_ln1347_81_reg_7725   |  26|   0|   26|          0|
    |mul_ln1347_82_reg_7729   |  26|   0|   26|          0|
    |mul_ln1347_83_reg_7733   |  26|   0|   26|          0|
    |mul_ln1347_84_reg_7737   |  26|   0|   26|          0|
    |mul_ln1347_85_reg_7741   |  26|   0|   26|          0|
    |mul_ln1347_86_reg_7745   |  26|   0|   26|          0|
    |mul_ln1347_87_reg_7749   |  26|   0|   26|          0|
    |mul_ln1347_88_reg_7753   |  26|   0|   26|          0|
    |mul_ln1347_89_reg_7757   |  26|   0|   26|          0|
    |mul_ln1347_90_reg_7761   |  26|   0|   26|          0|
    |mul_ln1347_91_reg_7765   |  26|   0|   26|          0|
    |mul_ln1347_92_reg_7769   |  26|   0|   26|          0|
    |mul_ln1347_93_reg_7773   |  26|   0|   26|          0|
    |mul_ln1347_94_reg_7777   |  26|   0|   26|          0|
    |mul_ln1347_95_reg_7781   |  26|   0|   26|          0|
    |mul_ln1347_96_reg_7785   |  26|   0|   26|          0|
    |mul_ln1347_97_reg_7789   |  26|   0|   26|          0|
    |mul_ln1347_98_reg_7793   |  26|   0|   26|          0|
    |mul_ln1347_99_reg_7797   |  26|   0|   26|          0|
    |mul_ln1347_reg_7645      |  26|   0|   26|          0|
    |start_once_reg           |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |1769|   0| 1769|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+----------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,42u>,array<ap_fixed<16,6,5,3,0>,42u>,config17>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,42u>,array<ap_fixed<16,6,5,3,0>,42u>,config17>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,42u>,array<ap_fixed<16,6,5,3,0>,42u>,config17>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,42u>,array<ap_fixed<16,6,5,3,0>,42u>,config17>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,42u>,array<ap_fixed<16,6,5,3,0>,42u>,config17>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,42u>,array<ap_fixed<16,6,5,3,0>,42u>,config17>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,42u>,array<ap_fixed<16,6,5,3,0>,42u>,config17>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,42u>,array<ap_fixed<16,6,5,3,0>,42u>,config17>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,42u>,array<ap_fixed<16,6,5,3,0>,42u>,config17>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,42u>,array<ap_fixed<16,6,5,3,0>,42u>,config17>|  return value|
|layer15_out_dout            |   in|  672|     ap_fifo|                                                              layer15_out|       pointer|
|layer15_out_num_data_valid  |   in|    2|     ap_fifo|                                                              layer15_out|       pointer|
|layer15_out_fifo_cap        |   in|    2|     ap_fifo|                                                              layer15_out|       pointer|
|layer15_out_empty_n         |   in|    1|     ap_fifo|                                                              layer15_out|       pointer|
|layer15_out_read            |  out|    1|     ap_fifo|                                                              layer15_out|       pointer|
|layer17_out_din             |  out|  672|     ap_fifo|                                                              layer17_out|       pointer|
|layer17_out_num_data_valid  |   in|    2|     ap_fifo|                                                              layer17_out|       pointer|
|layer17_out_fifo_cap        |   in|    2|     ap_fifo|                                                              layer17_out|       pointer|
|layer17_out_full_n          |   in|    1|     ap_fifo|                                                              layer17_out|       pointer|
|layer17_out_write           |  out|    1|     ap_fifo|                                                              layer17_out|       pointer|
+----------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

