#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x15b875a60 .scope module, "cpu_accel_tb" "cpu_accel_tb" 2 3;
 .timescale -9 -12;
v0x15b88dfe0_0 .var "clk", 0 0;
v0x15b88e070_0 .net "cycle_count", 31 0, v0x15b88cb60_0;  1 drivers
v0x15b88e110_0 .var "reset", 0 0;
S_0x15b876470 .scope module, "uut" "cpu" 2 8, 3 1 0, S_0x15b875a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "cycle_count";
P_0x15b8558f0 .param/str "MEMFILE" 0 3 2, "program.mem";
L_0x1600885f8 .functor BUFT 1, C4<11111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
L_0x15b891e40 .functor AND 32, L_0x15b891d40, L_0x1600885f8, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x15b88fc20 .functor AND 1, v0x15b883280_0, v0x15b88c900_0, C4<1>, C4<1>;
L_0x15b8923a0 .functor AND 1, v0x15b883330_0, L_0x15b892280, C4<1>, C4<1>;
L_0x15b892190 .functor AND 1, v0x15b883330_0, L_0x15b892410, C4<1>, C4<1>;
L_0x15b8925b0 .functor OR 1, L_0x15b8923a0, L_0x15b892190, C4<0>, C4<0>;
v0x15b88ba20_0 .net "ALUOp", 1 0, v0x15b822120_0;  1 drivers
v0x15b88bab0_0 .net "ALUSrc", 0 0, v0x15b8831e0_0;  1 drivers
v0x15b88bb80_0 .net "Branch", 0 0, v0x15b883280_0;  1 drivers
v0x15b88bc50_0 .net "Jump", 0 0, v0x15b883330_0;  1 drivers
v0x15b88bce0_0 .net "MemRead", 0 0, v0x15b8833d0_0;  1 drivers
v0x15b88bdf0_0 .net "MemWrite", 0 0, v0x15b8834b0_0;  1 drivers
v0x15b88bec0_0 .net "RegWrite", 0 0, v0x15b883550_0;  1 drivers
L_0x1600885b0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x15b88bf50_0 .net/2u *"_ivl_16", 31 0, L_0x1600885b0;  1 drivers
v0x15b88bfe0_0 .net *"_ivl_22", 31 0, L_0x15b891d40;  1 drivers
v0x15b88c0f0_0 .net/2u *"_ivl_24", 31 0, L_0x1600885f8;  1 drivers
L_0x160088640 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x15b88c180_0 .net/2u *"_ivl_36", 6 0, L_0x160088640;  1 drivers
v0x15b88c210_0 .net *"_ivl_38", 0 0, L_0x15b892280;  1 drivers
L_0x160088688 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x15b88c2a0_0 .net/2u *"_ivl_42", 6 0, L_0x160088688;  1 drivers
v0x15b88c330_0 .net *"_ivl_44", 0 0, L_0x15b892410;  1 drivers
v0x15b88c3d0_0 .net *"_ivl_48", 0 0, L_0x15b8925b0;  1 drivers
v0x15b88c480_0 .net *"_ivl_50", 31 0, L_0x15b892720;  1 drivers
L_0x1600880a0 .functor BUFT 1, C4<00000000000100000000000001110011>, C4<0>, C4<0>, C4<0>;
v0x15b88c530_0 .net/2u *"_ivl_6", 31 0, L_0x1600880a0;  1 drivers
v0x15b88c6c0_0 .net "alu_ctrl_dotprod", 0 0, L_0x15b88f790;  1 drivers
v0x15b88c750_0 .net "alu_ctrl_matmul", 0 0, L_0x15b88f5c0;  1 drivers
v0x15b88c7e0_0 .net "alu_ctrl_relu", 0 0, L_0x15b88f3b0;  1 drivers
v0x15b88c870_0 .net "alu_result", 31 0, v0x15b886540_0;  1 drivers
v0x15b88c900_0 .var "branch_cond", 0 0;
v0x15b88c990_0 .net "branch_taken", 0 0, L_0x15b88fc20;  1 drivers
v0x15b88ca40_0 .net "branch_target", 31 0, L_0x15b891bc0;  1 drivers
v0x15b88cad0_0 .net "clk", 0 0, v0x15b88dfe0_0;  1 drivers
v0x15b88cb60_0 .var "cycle_count", 31 0;
v0x15b88cbf0_0 .net "eq", 0 0, L_0x15b891eb0;  1 drivers
v0x15b88cc80_0 .net "funct3", 2 0, L_0x15b88ec70;  1 drivers
v0x15b88cd10_0 .net "funct7", 6 0, L_0x15b88ee90;  1 drivers
v0x15b88cda0_0 .net "halt", 0 0, L_0x15b88ef30;  1 drivers
v0x15b88ce30_0 .net "imm", 31 0, v0x15b88b840_0;  1 drivers
v0x15b88cee0_0 .net "instr", 31 0, L_0x15b88e520;  1 drivers
v0x15b88cf70_0 .var "instr_count", 31 0;
v0x15b88c5e0_0 .net "jal", 0 0, L_0x15b8923a0;  1 drivers
v0x15b88d200_0 .net "jalr", 0 0, L_0x15b892190;  1 drivers
v0x15b88d290_0 .net "jalr_target", 31 0, L_0x15b891e40;  1 drivers
v0x15b88d340_0 .net "mem_data", 31 0, L_0x15b88fca0;  1 drivers
v0x15b88d3f0_0 .var "mem_read_count", 31 0;
v0x15b88d480_0 .var "mem_write_count", 31 0;
v0x15b88d520_0 .net "opcode", 6 0, L_0x15b88ebd0;  1 drivers
v0x15b88d5e0_0 .net "pc_out", 31 0, v0x15b88a870_0;  1 drivers
v0x15b88d670_0 .net "pc_plus4", 31 0, L_0x15b891ac0;  1 drivers
v0x15b88d720_0 .net "rd", 4 0, L_0x15b88efd0;  1 drivers
v0x15b88d800_0 .net "rd1", 31 0, L_0x15b890240;  1 drivers
v0x15b88d8a0_0 .net "rd2", 31 0, L_0x15b890960;  1 drivers
v0x15b88d940_0 .net "reset", 0 0, v0x15b88e110_0;  1 drivers
v0x15b88da50_0 .var "rf_read_count", 31 0;
v0x15b88dae0_0 .var "rf_write_count", 31 0;
v0x15b88db90_0 .net "rs1", 4 0, L_0x15b88f070;  1 drivers
v0x15b88dc30_0 .net "rs2", 4 0, L_0x15b88f110;  1 drivers
v0x15b88dd10_0 .net "slt", 0 0, L_0x15b891f50;  1 drivers
v0x15b88dda0_0 .net "sltu", 0 0, L_0x15b891ff0;  1 drivers
v0x15b88de30_0 .net "write_back_data", 31 0, L_0x15b892840;  1 drivers
v0x15b88df10_0 .net "zero", 0 0, L_0x15b890ba0;  1 drivers
E_0x15b825500 .event anyedge, v0x15b883dc0_0, v0x15b88cbf0_0, v0x15b88dd10_0, v0x15b88dda0_0;
L_0x15b88ebd0 .part L_0x15b88e520, 0, 7;
L_0x15b88ec70 .part L_0x15b88e520, 12, 3;
L_0x15b88ee90 .part L_0x15b88e520, 25, 7;
L_0x15b88ef30 .cmp/eq 32, L_0x15b88e520, L_0x1600880a0;
L_0x15b88efd0 .part L_0x15b88e520, 7, 5;
L_0x15b88f070 .part L_0x15b88e520, 15, 5;
L_0x15b88f110 .part L_0x15b88e520, 20, 5;
L_0x15b891ac0 .arith/sum 32, v0x15b88a870_0, L_0x1600885b0;
L_0x15b891bc0 .arith/sum 32, v0x15b88a870_0, v0x15b88b840_0;
L_0x15b891d40 .arith/sum 32, L_0x15b890240, v0x15b88b840_0;
L_0x15b891eb0 .cmp/eq 32, L_0x15b890240, L_0x15b890960;
L_0x15b891f50 .cmp/gt.s 32, L_0x15b890960, L_0x15b890240;
L_0x15b891ff0 .cmp/gt 32, L_0x15b890960, L_0x15b890240;
L_0x15b892280 .cmp/eq 7, L_0x15b88ebd0, L_0x160088640;
L_0x15b892410 .cmp/eq 7, L_0x15b88ebd0, L_0x160088688;
L_0x15b892720 .functor MUXZ 32, v0x15b886540_0, L_0x15b88fca0, v0x15b8833d0_0, C4<>;
L_0x15b892840 .functor MUXZ 32, L_0x15b892720, L_0x15b891ac0, L_0x15b8925b0, C4<>;
S_0x15b85ba40 .scope module, "cu" "control_unit" 3 59, 4 1 0, S_0x15b876470;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "Branch";
    .port_info 8 /OUTPUT 1 "Jump";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "alu_ctrl_relu";
    .port_info 11 /OUTPUT 1 "alu_ctrl_matmul";
    .port_info 12 /OUTPUT 1 "alu_ctrl_dotprod";
L_0x15b88f3b0 .functor AND 1, L_0x15b88f1b0, L_0x15b88f2d0, C4<1>, C4<1>;
L_0x15b88f5c0 .functor AND 1, L_0x15b88f1b0, L_0x15b88f4e0, C4<1>, C4<1>;
L_0x15b88f790 .functor AND 1, L_0x15b88f1b0, L_0x15b88f6b0, C4<1>, C4<1>;
v0x15b822120_0 .var "ALUOp", 1 0;
v0x15b8831e0_0 .var "ALUSrc", 0 0;
v0x15b883280_0 .var "Branch", 0 0;
v0x15b883330_0 .var "Jump", 0 0;
v0x15b8833d0_0 .var "MemRead", 0 0;
v0x15b8834b0_0 .var "MemWrite", 0 0;
v0x15b883550_0 .var "RegWrite", 0 0;
L_0x1600880e8 .functor BUFT 1, C4<0001011>, C4<0>, C4<0>, C4<0>;
v0x15b8835f0_0 .net/2u *"_ivl_0", 6 0, L_0x1600880e8;  1 drivers
L_0x160088178 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x15b8836a0_0 .net/2u *"_ivl_10", 2 0, L_0x160088178;  1 drivers
v0x15b8837b0_0 .net *"_ivl_12", 0 0, L_0x15b88f4e0;  1 drivers
L_0x1600881c0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x15b883850_0 .net/2u *"_ivl_16", 2 0, L_0x1600881c0;  1 drivers
v0x15b883900_0 .net *"_ivl_18", 0 0, L_0x15b88f6b0;  1 drivers
L_0x160088130 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x15b8839a0_0 .net/2u *"_ivl_4", 2 0, L_0x160088130;  1 drivers
v0x15b883a50_0 .net *"_ivl_6", 0 0, L_0x15b88f2d0;  1 drivers
v0x15b883af0_0 .net "alu_ctrl_dotprod", 0 0, L_0x15b88f790;  alias, 1 drivers
v0x15b883b90_0 .net "alu_ctrl_matmul", 0 0, L_0x15b88f5c0;  alias, 1 drivers
v0x15b883c30_0 .net "alu_ctrl_relu", 0 0, L_0x15b88f3b0;  alias, 1 drivers
v0x15b883dc0_0 .net "funct3", 2 0, L_0x15b88ec70;  alias, 1 drivers
v0x15b883e50_0 .net "funct7", 6 0, L_0x15b88ee90;  alias, 1 drivers
v0x15b883ef0_0 .net "is_custom0", 0 0, L_0x15b88f1b0;  1 drivers
v0x15b883f90_0 .net "opcode", 6 0, L_0x15b88ebd0;  alias, 1 drivers
E_0x15b81b610 .event anyedge, v0x15b883f90_0;
L_0x15b88f1b0 .cmp/eq 7, L_0x15b88ebd0, L_0x1600880e8;
L_0x15b88f2d0 .cmp/eq 3, L_0x15b88ec70, L_0x160088130;
L_0x15b88f4e0 .cmp/eq 3, L_0x15b88ec70, L_0x160088178;
L_0x15b88f6b0 .cmp/eq 3, L_0x15b88ec70, L_0x1600881c0;
S_0x15b884180 .scope module, "dmem" "data_mem" 3 83, 5 1 0, S_0x15b876470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_read";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /OUTPUT 32 "read_data";
v0x15b884380_0 .net *"_ivl_0", 31 0, L_0x15b88f900;  1 drivers
v0x15b884430_0 .net *"_ivl_3", 7 0, L_0x15b88f9a0;  1 drivers
v0x15b8844e0_0 .net *"_ivl_4", 9 0, L_0x15b88fae0;  1 drivers
L_0x160088208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15b8845a0_0 .net *"_ivl_7", 1 0, L_0x160088208;  1 drivers
L_0x160088250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15b884650_0 .net/2u *"_ivl_8", 31 0, L_0x160088250;  1 drivers
v0x15b884740_0 .net "addr", 31 0, v0x15b886540_0;  alias, 1 drivers
v0x15b8847f0_0 .net "clk", 0 0, v0x15b88dfe0_0;  alias, 1 drivers
v0x15b884890 .array "mem", 255 0, 31 0;
v0x15b884930_0 .net "mem_read", 0 0, v0x15b8833d0_0;  alias, 1 drivers
v0x15b884a40_0 .net "mem_write", 0 0, v0x15b8834b0_0;  alias, 1 drivers
v0x15b884ad0_0 .net "read_data", 31 0, L_0x15b88fca0;  alias, 1 drivers
v0x15b884b60_0 .net "write_data", 31 0, L_0x15b890960;  alias, 1 drivers
E_0x15b87b1c0 .event posedge, v0x15b8847f0_0;
L_0x15b88f900 .array/port v0x15b884890, L_0x15b88fae0;
L_0x15b88f9a0 .part v0x15b886540_0, 2, 8;
L_0x15b88fae0 .concat [ 8 2 0 0], L_0x15b88f9a0, L_0x160088208;
L_0x15b88fca0 .functor MUXZ 32, L_0x160088250, L_0x15b88f900, v0x15b8833d0_0, C4<>;
S_0x15b884c80 .scope module, "exec_unit" "execute" 3 93, 6 1 0, S_0x15b876470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 2 "alu_op";
    .port_info 4 /INPUT 5 "rs1";
    .port_info 5 /INPUT 5 "rs2";
    .port_info 6 /INPUT 5 "rd";
    .port_info 7 /INPUT 32 "instr";
    .port_info 8 /INPUT 1 "alu_src";
    .port_info 9 /INPUT 3 "funct3";
    .port_info 10 /INPUT 7 "funct7";
    .port_info 11 /INPUT 1 "alu_ctrl_relu";
    .port_info 12 /INPUT 1 "alu_ctrl_matmul";
    .port_info 13 /INPUT 1 "alu_ctrl_dotprod";
    .port_info 14 /INPUT 32 "wb_data";
    .port_info 15 /OUTPUT 32 "alu_result";
    .port_info 16 /OUTPUT 1 "zero";
    .port_info 17 /OUTPUT 32 "rd1";
    .port_info 18 /OUTPUT 32 "rd2";
v0x15b8887e0_0 .net "alu_control", 3 0, v0x15b886a90_0;  1 drivers
v0x15b8888d0_0 .net "alu_ctrl_dotprod", 0 0, L_0x15b88f790;  alias, 1 drivers
v0x15b888960_0 .net "alu_ctrl_matmul", 0 0, L_0x15b88f5c0;  alias, 1 drivers
v0x15b888a30_0 .net "alu_ctrl_relu", 0 0, L_0x15b88f3b0;  alias, 1 drivers
v0x15b888b00_0 .net "alu_op", 1 0, v0x15b822120_0;  alias, 1 drivers
v0x15b888bd0_0 .net "alu_result", 31 0, v0x15b886540_0;  alias, 1 drivers
v0x15b888ca0_0 .net "alu_src", 0 0, v0x15b8831e0_0;  alias, 1 drivers
v0x15b888d30_0 .net "clk", 0 0, v0x15b88dfe0_0;  alias, 1 drivers
v0x15b888e00_0 .net "funct3", 2 0, L_0x15b88ec70;  alias, 1 drivers
v0x15b888f10_0 .net "funct7", 6 0, L_0x15b88ee90;  alias, 1 drivers
v0x15b888fe0_0 .net "imm", 31 0, v0x15b886f50_0;  1 drivers
v0x15b889070_0 .net "instr", 31 0, L_0x15b88e520;  alias, 1 drivers
v0x15b889100_0 .net "op2", 31 0, L_0x15b890a80;  1 drivers
v0x15b889190_0 .net "rd", 4 0, L_0x15b88efd0;  alias, 1 drivers
v0x15b889220_0 .net "rd1", 31 0, L_0x15b890240;  alias, 1 drivers
v0x15b8892f0_0 .net "rd2", 31 0, L_0x15b890960;  alias, 1 drivers
v0x15b8893c0_0 .net "reset", 0 0, v0x15b88e110_0;  alias, 1 drivers
v0x15b889550_0 .net "rs1", 4 0, L_0x15b88f070;  alias, 1 drivers
v0x15b8895e0_0 .net "rs2", 4 0, L_0x15b88f110;  alias, 1 drivers
v0x15b889670_0 .net "wb_data", 31 0, L_0x15b892840;  alias, 1 drivers
v0x15b889700_0 .net "we", 0 0, v0x15b883550_0;  alias, 1 drivers
v0x15b889790_0 .net "zero", 0 0, L_0x15b890ba0;  alias, 1 drivers
L_0x15b890a80 .functor MUXZ 32, L_0x15b890960, v0x15b886f50_0, v0x15b8831e0_0, C4<>;
S_0x15b8850d0 .scope module, "alu_core" "alu" 6 55, 7 1 0, S_0x15b884c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /INPUT 1 "alu_ctrl_relu";
    .port_info 4 /INPUT 1 "alu_ctrl_matmul";
    .port_info 5 /INPUT 1 "alu_ctrl_dotprod";
    .port_info 6 /OUTPUT 32 "result";
    .port_info 7 /OUTPUT 1 "zero";
L_0x160088520 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x15b890d20 .functor XNOR 1, L_0x15b890c80, L_0x160088520, C4<0>, C4<0>;
L_0x15b891a10 .functor BUFZ 32, L_0x15b891930, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1600884d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15b885420_0 .net/2u *"_ivl_0", 31 0, L_0x1600884d8;  1 drivers
L_0x160088568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15b8854c0_0 .net/2u *"_ivl_10", 31 0, L_0x160088568;  1 drivers
v0x15b885570_0 .net/s *"_ivl_22", 31 0, L_0x15b8912b0;  1 drivers
v0x15b885630_0 .net/s *"_ivl_24", 31 0, L_0x15b8913b0;  1 drivers
v0x15b8856e0_0 .net/s *"_ivl_27", 31 0, L_0x15b8914e0;  1 drivers
v0x15b8857d0_0 .net/s *"_ivl_28", 31 0, L_0x15b8915c0;  1 drivers
v0x15b885880_0 .net/s *"_ivl_30", 31 0, L_0x15b891700;  1 drivers
v0x15b885930_0 .net/s *"_ivl_33", 31 0, L_0x15b8917a0;  1 drivers
v0x15b8859e0_0 .net *"_ivl_5", 0 0, L_0x15b890c80;  1 drivers
v0x15b885af0_0 .net/2u *"_ivl_6", 0 0, L_0x160088520;  1 drivers
v0x15b885ba0_0 .net *"_ivl_8", 0 0, L_0x15b890d20;  1 drivers
v0x15b885c40_0 .net "a", 31 0, L_0x15b890240;  alias, 1 drivers
v0x15b885cf0_0 .net "aa", 15 0, L_0x15b890f30;  1 drivers
v0x15b885da0_0 .net "alu_control", 3 0, v0x15b886a90_0;  alias, 1 drivers
v0x15b885e50_0 .net "alu_ctrl_dotprod", 0 0, L_0x15b88f790;  alias, 1 drivers
v0x15b885f00_0 .net "alu_ctrl_matmul", 0 0, L_0x15b88f5c0;  alias, 1 drivers
v0x15b885f90_0 .net "alu_ctrl_relu", 0 0, L_0x15b88f3b0;  alias, 1 drivers
v0x15b886120_0 .net "b", 31 0, L_0x15b890a80;  alias, 1 drivers
v0x15b8861b0_0 .net "bb", 15 0, L_0x15b890fd0;  1 drivers
v0x15b886240_0 .net "cc", 15 0, L_0x15b891170;  1 drivers
v0x15b8862d0_0 .net "dd", 15 0, L_0x15b891210;  1 drivers
v0x15b886360_0 .net "dot_out", 31 0, L_0x15b891930;  1 drivers
v0x15b8863f0_0 .net "matmul_out", 31 0, L_0x15b891a10;  1 drivers
v0x15b886490_0 .net "relu_out", 31 0, L_0x15b890e10;  1 drivers
v0x15b886540_0 .var "result", 31 0;
v0x15b886600_0 .net "zero", 0 0, L_0x15b890ba0;  alias, 1 drivers
E_0x15b885390/0 .event anyedge, v0x15b886490_0, v0x15b883c30_0, v0x15b8863f0_0, v0x15b883b90_0;
E_0x15b885390/1 .event anyedge, v0x15b886360_0, v0x15b883af0_0, v0x15b885da0_0, v0x15b885c40_0;
E_0x15b885390/2 .event anyedge, v0x15b886120_0;
E_0x15b885390 .event/or E_0x15b885390/0, E_0x15b885390/1, E_0x15b885390/2;
L_0x15b890ba0 .cmp/eq 32, v0x15b886540_0, L_0x1600884d8;
L_0x15b890c80 .part L_0x15b890240, 31, 1;
L_0x15b890e10 .functor MUXZ 32, L_0x15b890240, L_0x160088568, L_0x15b890d20, C4<>;
L_0x15b890f30 .part L_0x15b890240, 0, 16;
L_0x15b890fd0 .part L_0x15b890240, 16, 16;
L_0x15b891170 .part L_0x15b890a80, 0, 16;
L_0x15b891210 .part L_0x15b890a80, 16, 16;
L_0x15b8912b0 .extend/s 32, L_0x15b890f30;
L_0x15b8913b0 .extend/s 32, L_0x15b891170;
L_0x15b8914e0 .arith/mult 32, L_0x15b8912b0, L_0x15b8913b0;
L_0x15b8915c0 .extend/s 32, L_0x15b890fd0;
L_0x15b891700 .extend/s 32, L_0x15b891210;
L_0x15b8917a0 .arith/mult 32, L_0x15b8915c0, L_0x15b891700;
L_0x15b891930 .arith/sum 32, L_0x15b8914e0, L_0x15b8917a0;
S_0x15b886750 .scope module, "alu_ctl" "alu_control" 6 38, 8 1 0, S_0x15b884c80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 4 "alu_control";
v0x15b8869c0_0 .net "ALUOp", 1 0, v0x15b822120_0;  alias, 1 drivers
v0x15b886a90_0 .var "alu_control", 3 0;
v0x15b886b40_0 .net "funct3", 2 0, L_0x15b88ec70;  alias, 1 drivers
v0x15b886c10_0 .net "funct7", 6 0, L_0x15b88ee90;  alias, 1 drivers
E_0x15b886980 .event anyedge, v0x15b822120_0, v0x15b883e50_0, v0x15b883dc0_0;
S_0x15b886d00 .scope module, "imm_generator" "imm_gen" 6 46, 9 1 0, S_0x15b884c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm_out";
v0x15b886f50_0 .var "imm_out", 31 0;
v0x15b887010_0 .net "instr", 31 0, L_0x15b88e520;  alias, 1 drivers
E_0x15b886ef0 .event anyedge, v0x15b887010_0;
S_0x15b8870f0 .scope module, "rf" "regfile" 6 25, 10 1 0, S_0x15b884c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "rs1";
    .port_info 4 /INPUT 5 "rs2";
    .port_info 5 /INPUT 5 "rd";
    .port_info 6 /INPUT 32 "wd";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
v0x15b8873e0_0 .net *"_ivl_0", 31 0, L_0x15b88fdc0;  1 drivers
v0x15b887490_0 .net *"_ivl_10", 31 0, L_0x15b890020;  1 drivers
v0x15b887540_0 .net *"_ivl_12", 6 0, L_0x15b890100;  1 drivers
L_0x160088370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15b887600_0 .net *"_ivl_15", 1 0, L_0x160088370;  1 drivers
v0x15b8876b0_0 .net *"_ivl_18", 31 0, L_0x15b890410;  1 drivers
L_0x1600883b8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15b8877a0_0 .net *"_ivl_21", 26 0, L_0x1600883b8;  1 drivers
L_0x160088400 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15b887850_0 .net/2u *"_ivl_22", 31 0, L_0x160088400;  1 drivers
v0x15b887900_0 .net *"_ivl_24", 0 0, L_0x15b890530;  1 drivers
L_0x160088448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15b8879a0_0 .net/2u *"_ivl_26", 31 0, L_0x160088448;  1 drivers
v0x15b887ab0_0 .net *"_ivl_28", 31 0, L_0x15b890690;  1 drivers
L_0x160088298 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15b887b60_0 .net *"_ivl_3", 26 0, L_0x160088298;  1 drivers
v0x15b887c10_0 .net *"_ivl_30", 6 0, L_0x15b890730;  1 drivers
L_0x160088490 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15b887cc0_0 .net *"_ivl_33", 1 0, L_0x160088490;  1 drivers
L_0x1600882e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15b887d70_0 .net/2u *"_ivl_4", 31 0, L_0x1600882e0;  1 drivers
v0x15b887e20_0 .net *"_ivl_6", 0 0, L_0x15b88fee0;  1 drivers
L_0x160088328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15b887ec0_0 .net/2u *"_ivl_8", 31 0, L_0x160088328;  1 drivers
v0x15b887f70_0 .net "clk", 0 0, v0x15b88dfe0_0;  alias, 1 drivers
v0x15b888100_0 .var/i "i", 31 0;
v0x15b888190_0 .net "rd", 4 0, L_0x15b88efd0;  alias, 1 drivers
v0x15b888220_0 .net "rd1", 31 0, L_0x15b890240;  alias, 1 drivers
v0x15b8882b0_0 .net "rd2", 31 0, L_0x15b890960;  alias, 1 drivers
v0x15b888340 .array "regs", 31 0, 31 0;
v0x15b8883d0_0 .net "reset", 0 0, v0x15b88e110_0;  alias, 1 drivers
v0x15b888460_0 .net "rs1", 4 0, L_0x15b88f070;  alias, 1 drivers
v0x15b888500_0 .net "rs2", 4 0, L_0x15b88f110;  alias, 1 drivers
v0x15b8885b0_0 .net "wd", 31 0, L_0x15b892840;  alias, 1 drivers
v0x15b888660_0 .net "we", 0 0, v0x15b883550_0;  alias, 1 drivers
L_0x15b88fdc0 .concat [ 5 27 0 0], L_0x15b88f070, L_0x160088298;
L_0x15b88fee0 .cmp/eq 32, L_0x15b88fdc0, L_0x1600882e0;
L_0x15b890020 .array/port v0x15b888340, L_0x15b890100;
L_0x15b890100 .concat [ 5 2 0 0], L_0x15b88f070, L_0x160088370;
L_0x15b890240 .functor MUXZ 32, L_0x15b890020, L_0x160088328, L_0x15b88fee0, C4<>;
L_0x15b890410 .concat [ 5 27 0 0], L_0x15b88f110, L_0x1600883b8;
L_0x15b890530 .cmp/eq 32, L_0x15b890410, L_0x160088400;
L_0x15b890690 .array/port v0x15b888340, L_0x15b890730;
L_0x15b890730 .concat [ 5 2 0 0], L_0x15b88f110, L_0x160088490;
L_0x15b890960 .functor MUXZ 32, L_0x15b890690, L_0x160088448, L_0x15b890530, C4<>;
S_0x15b8899c0 .scope module, "fetch_unit" "cpu_fetch" 3 23, 11 1 0, S_0x15b876470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "jal";
    .port_info 3 /INPUT 1 "jalr";
    .port_info 4 /INPUT 1 "branch";
    .port_info 5 /INPUT 1 "branch_taken";
    .port_info 6 /INPUT 32 "branch_target";
    .port_info 7 /INPUT 32 "jalr_target";
    .port_info 8 /OUTPUT 32 "instr";
    .port_info 9 /OUTPUT 32 "pc_out";
P_0x15b889b80 .param/str "MEMFILE" 0 11 2, "program.mem";
L_0x15b88e700 .functor AND 1, v0x15b883280_0, L_0x15b88fc20, C4<1>, C4<1>;
L_0x160088058 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x15b88aa40_0 .net/2u *"_ivl_0", 31 0, L_0x160088058;  1 drivers
v0x15b88ab00_0 .net *"_ivl_5", 0 0, L_0x15b88e700;  1 drivers
v0x15b88aba0_0 .net *"_ivl_6", 31 0, L_0x15b88e7b0;  1 drivers
v0x15b88ac40_0 .net *"_ivl_8", 31 0, L_0x15b88e910;  1 drivers
v0x15b88acf0_0 .net "branch", 0 0, v0x15b883280_0;  alias, 1 drivers
v0x15b88adc0_0 .net "branch_taken", 0 0, L_0x15b88fc20;  alias, 1 drivers
v0x15b88ae50_0 .net "branch_target", 31 0, L_0x15b891bc0;  alias, 1 drivers
v0x15b88af00_0 .net "clk", 0 0, v0x15b88dfe0_0;  alias, 1 drivers
v0x15b88b010_0 .net "instr", 31 0, L_0x15b88e520;  alias, 1 drivers
v0x15b88b120_0 .net "jal", 0 0, L_0x15b8923a0;  alias, 1 drivers
v0x15b88b1b0_0 .net "jalr", 0 0, L_0x15b892190;  alias, 1 drivers
v0x15b88b240_0 .net "jalr_target", 31 0, L_0x15b891e40;  alias, 1 drivers
v0x15b88b2e0_0 .net "next_pc", 31 0, L_0x15b88ea70;  1 drivers
v0x15b88b3a0_0 .net "pc_out", 31 0, v0x15b88a870_0;  alias, 1 drivers
v0x15b88b430_0 .net "pc_plus4", 31 0, L_0x15b88e600;  1 drivers
v0x15b88b4e0_0 .net "reset", 0 0, v0x15b88e110_0;  alias, 1 drivers
L_0x15b88e600 .arith/sum 32, v0x15b88a870_0, L_0x160088058;
L_0x15b88e7b0 .functor MUXZ 32, L_0x15b88e600, L_0x15b891bc0, L_0x15b88e700, C4<>;
L_0x15b88e910 .functor MUXZ 32, L_0x15b88e7b0, L_0x15b891e40, L_0x15b892190, C4<>;
L_0x15b88ea70 .functor MUXZ 32, L_0x15b88e910, L_0x15b891bc0, L_0x15b8923a0, C4<>;
S_0x15b889d50 .scope module, "imem" "instr_mem" 11 29, 12 1 0, S_0x15b8899c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instr";
P_0x15b889f20 .param/str "INIT_FILE" 0 12 2, "program.mem";
L_0x15b88e520 .functor BUFZ 32, L_0x15b88e1c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15b889ff0_0 .net *"_ivl_0", 31 0, L_0x15b88e1c0;  1 drivers
v0x15b88a0b0_0 .net *"_ivl_3", 7 0, L_0x15b88e2a0;  1 drivers
v0x15b884e70_0 .net *"_ivl_4", 9 0, L_0x15b88e3e0;  1 drivers
L_0x160088010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15b88a180_0 .net *"_ivl_7", 1 0, L_0x160088010;  1 drivers
v0x15b88a230_0 .net "addr", 31 0, v0x15b88a870_0;  alias, 1 drivers
v0x15b88a320_0 .net "instr", 31 0, L_0x15b88e520;  alias, 1 drivers
v0x15b88a400 .array "mem", 255 0, 31 0;
L_0x15b88e1c0 .array/port v0x15b88a400, L_0x15b88e3e0;
L_0x15b88e2a0 .part v0x15b88a870_0, 2, 8;
L_0x15b88e3e0 .concat [ 8 2 0 0], L_0x15b88e2a0, L_0x160088010;
S_0x15b88a4b0 .scope module, "pc_inst" "pc" 11 21, 13 1 0, S_0x15b8899c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "next_pc";
    .port_info 3 /OUTPUT 32 "pc_out";
v0x15b88a720_0 .net "clk", 0 0, v0x15b88dfe0_0;  alias, 1 drivers
v0x15b88a7c0_0 .net "next_pc", 31 0, L_0x15b88ea70;  alias, 1 drivers
v0x15b88a870_0 .var "pc_out", 31 0;
v0x15b88a940_0 .net "reset", 0 0, v0x15b88e110_0;  alias, 1 drivers
E_0x15b88a6d0 .event posedge, v0x15b8883d0_0, v0x15b8847f0_0;
S_0x15b88b660 .scope module, "imm_unit" "imm_gen" 3 49, 9 1 0, S_0x15b876470;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm_out";
v0x15b88b840_0 .var "imm_out", 31 0;
v0x15b88b8f0_0 .net "instr", 31 0, L_0x15b88e520;  alias, 1 drivers
    .scope S_0x15b88a4b0;
T_0 ;
    %wait E_0x15b88a6d0;
    %load/vec4 v0x15b88a940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15b88a870_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x15b88a7c0_0;
    %assign/vec4 v0x15b88a870_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x15b889d50;
T_1 ;
    %vpi_call 12 10 "$readmemh", P_0x15b889f20, v0x15b88a400 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x15b88b660;
T_2 ;
    %wait E_0x15b886ef0;
    %load/vec4 v0x15b88b8f0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15b88b840_0, 0, 32;
    %jmp T_2.9;
T_2.0 ;
    %load/vec4 v0x15b88b8f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x15b88b8f0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15b88b840_0, 0, 32;
    %jmp T_2.9;
T_2.1 ;
    %load/vec4 v0x15b88b8f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x15b88b8f0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15b88b840_0, 0, 32;
    %jmp T_2.9;
T_2.2 ;
    %load/vec4 v0x15b88b8f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x15b88b8f0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15b88b840_0, 0, 32;
    %jmp T_2.9;
T_2.3 ;
    %load/vec4 v0x15b88b8f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x15b88b8f0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15b88b8f0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15b88b840_0, 0, 32;
    %jmp T_2.9;
T_2.4 ;
    %load/vec4 v0x15b88b8f0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x15b88b8f0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15b88b8f0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15b88b8f0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15b88b8f0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x15b88b840_0, 0, 32;
    %jmp T_2.9;
T_2.5 ;
    %load/vec4 v0x15b88b8f0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x15b88b840_0, 0, 32;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v0x15b88b8f0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x15b88b840_0, 0, 32;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v0x15b88b8f0_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x15b88b8f0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15b88b8f0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15b88b8f0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15b88b8f0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x15b88b840_0, 0, 32;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x15b85ba40;
T_3 ;
    %wait E_0x15b81b610;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15b822120_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b883550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b8833d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b8834b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b883280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b883330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b8831e0_0, 0, 1;
    %load/vec4 v0x15b883f90_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 7;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.9;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15b883550_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x15b822120_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b8831e0_0, 0, 1;
    %jmp T_3.9;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15b883550_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x15b822120_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15b8831e0_0, 0, 1;
    %jmp T_3.9;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15b883550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15b8833d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15b822120_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15b8831e0_0, 0, 1;
    %jmp T_3.9;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15b8834b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15b822120_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15b8831e0_0, 0, 1;
    %jmp T_3.9;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15b883280_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x15b822120_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b8831e0_0, 0, 1;
    %jmp T_3.9;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15b883330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15b883550_0, 0, 1;
    %jmp T_3.9;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15b883330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15b883550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15b8831e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x15b822120_0, 0, 2;
    %jmp T_3.9;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15b883550_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x15b822120_0, 0, 2;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x15b884180;
T_4 ;
    %end;
    .thread T_4;
    .scope S_0x15b884180;
T_5 ;
    %wait E_0x15b87b1c0;
    %load/vec4 v0x15b884a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x15b884b60_0;
    %load/vec4 v0x15b884740_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b884890, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x15b8870f0;
T_6 ;
    %wait E_0x15b87b1c0;
    %load/vec4 v0x15b8883d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15b888100_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x15b888100_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x15b888100_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b888340, 0, 4;
    %load/vec4 v0x15b888100_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15b888100_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x15b888660_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.6, 9;
    %load/vec4 v0x15b888190_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x15b8885b0_0;
    %load/vec4 v0x15b888190_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15b888340, 0, 4;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x15b886750;
T_7 ;
    %wait E_0x15b886980;
    %load/vec4 v0x15b8869c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x15b886a90_0, 0, 4;
    %jmp T_7.5;
T_7.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x15b886a90_0, 0, 4;
    %jmp T_7.5;
T_7.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x15b886a90_0, 0, 4;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0x15b886c10_0;
    %load/vec4 v0x15b886b40_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 10;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 10;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 261, 0, 10;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 10;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x15b886a90_0, 0, 4;
    %jmp T_7.18;
T_7.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x15b886a90_0, 0, 4;
    %jmp T_7.18;
T_7.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x15b886a90_0, 0, 4;
    %jmp T_7.18;
T_7.8 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x15b886a90_0, 0, 4;
    %jmp T_7.18;
T_7.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x15b886a90_0, 0, 4;
    %jmp T_7.18;
T_7.10 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x15b886a90_0, 0, 4;
    %jmp T_7.18;
T_7.11 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x15b886a90_0, 0, 4;
    %jmp T_7.18;
T_7.12 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x15b886a90_0, 0, 4;
    %jmp T_7.18;
T_7.13 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x15b886a90_0, 0, 4;
    %jmp T_7.18;
T_7.14 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x15b886a90_0, 0, 4;
    %jmp T_7.18;
T_7.15 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15b886a90_0, 0, 4;
    %jmp T_7.18;
T_7.16 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x15b886a90_0, 0, 4;
    %jmp T_7.18;
T_7.18 ;
    %pop/vec4 1;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0x15b886b40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x15b886a90_0, 0, 4;
    %jmp T_7.28;
T_7.19 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x15b886a90_0, 0, 4;
    %jmp T_7.28;
T_7.20 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x15b886a90_0, 0, 4;
    %jmp T_7.28;
T_7.21 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x15b886a90_0, 0, 4;
    %jmp T_7.28;
T_7.22 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x15b886a90_0, 0, 4;
    %jmp T_7.28;
T_7.23 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x15b886a90_0, 0, 4;
    %jmp T_7.28;
T_7.24 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15b886a90_0, 0, 4;
    %jmp T_7.28;
T_7.25 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x15b886a90_0, 0, 4;
    %jmp T_7.28;
T_7.26 ;
    %load/vec4 v0x15b886c10_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_7.29, 8;
    %pushi/vec4 13, 0, 4;
    %jmp/1 T_7.30, 8;
T_7.29 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_7.30, 8;
 ; End of false expr.
    %blend;
T_7.30;
    %store/vec4 v0x15b886a90_0, 0, 4;
    %jmp T_7.28;
T_7.28 ;
    %pop/vec4 1;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x15b886d00;
T_8 ;
    %wait E_0x15b886ef0;
    %load/vec4 v0x15b887010_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15b886f50_0, 0, 32;
    %jmp T_8.9;
T_8.0 ;
    %load/vec4 v0x15b887010_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x15b887010_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15b886f50_0, 0, 32;
    %jmp T_8.9;
T_8.1 ;
    %load/vec4 v0x15b887010_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x15b887010_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15b886f50_0, 0, 32;
    %jmp T_8.9;
T_8.2 ;
    %load/vec4 v0x15b887010_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x15b887010_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15b886f50_0, 0, 32;
    %jmp T_8.9;
T_8.3 ;
    %load/vec4 v0x15b887010_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x15b887010_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15b887010_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15b886f50_0, 0, 32;
    %jmp T_8.9;
T_8.4 ;
    %load/vec4 v0x15b887010_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x15b887010_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15b887010_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15b887010_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15b887010_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x15b886f50_0, 0, 32;
    %jmp T_8.9;
T_8.5 ;
    %load/vec4 v0x15b887010_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x15b886f50_0, 0, 32;
    %jmp T_8.9;
T_8.6 ;
    %load/vec4 v0x15b887010_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x15b886f50_0, 0, 32;
    %jmp T_8.9;
T_8.7 ;
    %load/vec4 v0x15b887010_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x15b887010_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15b887010_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15b887010_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15b887010_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x15b886f50_0, 0, 32;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x15b8850d0;
T_9 ;
    %wait E_0x15b885390;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0x15b885f90_0;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %load/vec4 v0x15b885f00_0;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %load/vec4 v0x15b885e50_0;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %load/vec4 v0x15b885da0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15b886540_0, 0, 32;
    %jmp T_9.17;
T_9.5 ;
    %load/vec4 v0x15b885c40_0;
    %load/vec4 v0x15b886120_0;
    %and;
    %store/vec4 v0x15b886540_0, 0, 32;
    %jmp T_9.17;
T_9.6 ;
    %load/vec4 v0x15b885c40_0;
    %load/vec4 v0x15b886120_0;
    %or;
    %store/vec4 v0x15b886540_0, 0, 32;
    %jmp T_9.17;
T_9.7 ;
    %load/vec4 v0x15b885c40_0;
    %load/vec4 v0x15b886120_0;
    %add;
    %store/vec4 v0x15b886540_0, 0, 32;
    %jmp T_9.17;
T_9.8 ;
    %load/vec4 v0x15b885c40_0;
    %load/vec4 v0x15b886120_0;
    %sub;
    %store/vec4 v0x15b886540_0, 0, 32;
    %jmp T_9.17;
T_9.9 ;
    %load/vec4 v0x15b885c40_0;
    %load/vec4 v0x15b886120_0;
    %xor;
    %store/vec4 v0x15b886540_0, 0, 32;
    %jmp T_9.17;
T_9.10 ;
    %load/vec4 v0x15b885c40_0;
    %load/vec4 v0x15b886120_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x15b886540_0, 0, 32;
    %jmp T_9.17;
T_9.11 ;
    %load/vec4 v0x15b885c40_0;
    %load/vec4 v0x15b886120_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x15b886540_0, 0, 32;
    %jmp T_9.17;
T_9.12 ;
    %load/vec4 v0x15b885c40_0;
    %load/vec4 v0x15b886120_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x15b886540_0, 0, 32;
    %jmp T_9.17;
T_9.13 ;
    %load/vec4 v0x15b885c40_0;
    %load/vec4 v0x15b886120_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_9.18, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.19, 8;
T_9.18 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.19, 8;
 ; End of false expr.
    %blend;
T_9.19;
    %store/vec4 v0x15b886540_0, 0, 32;
    %jmp T_9.17;
T_9.14 ;
    %load/vec4 v0x15b885c40_0;
    %load/vec4 v0x15b886120_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.20, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.21, 8;
T_9.20 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.21, 8;
 ; End of false expr.
    %blend;
T_9.21;
    %store/vec4 v0x15b886540_0, 0, 32;
    %jmp T_9.17;
T_9.15 ;
    %load/vec4 v0x15b885c40_0;
    %load/vec4 v0x15b886120_0;
    %mul;
    %store/vec4 v0x15b886540_0, 0, 32;
    %jmp T_9.17;
T_9.17 ;
    %pop/vec4 1;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v0x15b886490_0;
    %store/vec4 v0x15b886540_0, 0, 32;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v0x15b8863f0_0;
    %store/vec4 v0x15b886540_0, 0, 32;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x15b886360_0;
    %store/vec4 v0x15b886540_0, 0, 32;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x15b876470;
T_10 ;
    %wait E_0x15b825500;
    %load/vec4 v0x15b88cc80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b88c900_0, 0, 1;
    %jmp T_10.7;
T_10.0 ;
    %load/vec4 v0x15b88cbf0_0;
    %store/vec4 v0x15b88c900_0, 0, 1;
    %jmp T_10.7;
T_10.1 ;
    %load/vec4 v0x15b88cbf0_0;
    %nor/r;
    %store/vec4 v0x15b88c900_0, 0, 1;
    %jmp T_10.7;
T_10.2 ;
    %load/vec4 v0x15b88dd10_0;
    %store/vec4 v0x15b88c900_0, 0, 1;
    %jmp T_10.7;
T_10.3 ;
    %load/vec4 v0x15b88dd10_0;
    %nor/r;
    %store/vec4 v0x15b88c900_0, 0, 1;
    %jmp T_10.7;
T_10.4 ;
    %load/vec4 v0x15b88dda0_0;
    %store/vec4 v0x15b88c900_0, 0, 1;
    %jmp T_10.7;
T_10.5 ;
    %load/vec4 v0x15b88dda0_0;
    %nor/r;
    %store/vec4 v0x15b88c900_0, 0, 1;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x15b876470;
T_11 ;
    %wait E_0x15b87b1c0;
    %load/vec4 v0x15b88d940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15b88cb60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15b88cf70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15b88d3f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15b88d480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15b88da50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15b88dae0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x15b88cda0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x15b88cb60_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x15b88cb60_0, 0;
    %load/vec4 v0x15b88cf70_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x15b88cf70_0, 0;
    %load/vec4 v0x15b88bce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x15b88d3f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x15b88d3f0_0, 0;
T_11.4 ;
    %load/vec4 v0x15b88bdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x15b88d480_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x15b88d480_0, 0;
T_11.6 ;
    %load/vec4 v0x15b88d520_0;
    %cmpi/ne 111, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_11.10, 4;
    %load/vec4 v0x15b88db90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %load/vec4 v0x15b88da50_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x15b88da50_0, 0;
T_11.8 ;
    %load/vec4 v0x15b88d520_0;
    %cmpi/e 51, 0, 7;
    %jmp/1 T_11.15, 4;
    %flag_mov 9, 4;
    %load/vec4 v0x15b88d520_0;
    %cmpi/e 35, 0, 7;
    %flag_or 4, 9;
T_11.15;
    %jmp/1 T_11.14, 4;
    %flag_mov 9, 4;
    %load/vec4 v0x15b88d520_0;
    %cmpi/e 99, 0, 7;
    %flag_or 4, 9;
T_11.14;
    %flag_get/vec4 4;
    %jmp/0 T_11.13, 4;
    %load/vec4 v0x15b88dc30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.11, 8;
    %load/vec4 v0x15b88da50_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x15b88da50_0, 0;
T_11.11 ;
    %load/vec4 v0x15b88bec0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.18, 9;
    %load/vec4 v0x15b88d720_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.16, 8;
    %load/vec4 v0x15b88dae0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x15b88dae0_0, 0;
T_11.16 ;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x15b875a60;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b88dfe0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x15b875a60;
T_13 ;
    %delay 5000, 0;
    %load/vec4 v0x15b88dfe0_0;
    %inv;
    %store/vec4 v0x15b88dfe0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x15b875a60;
T_14 ;
    %vpi_call 2 17 "$dumpfile", "sim/cpu_accel_tb.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x15b875a60 {0 0 0};
    %vpi_call 2 19 "$display", "=== Accelerator Instruction Test ===" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15b88e110_0, 0, 1;
    %wait E_0x15b87b1c0;
    %wait E_0x15b87b1c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b88e110_0, 0, 1;
    %pushi/vec4 50, 0, 32;
T_14.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.1, 5;
    %jmp/1 T_14.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x15b87b1c0;
    %jmp T_14.0;
T_14.1 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %vpi_call 2 25 "$display", "ReLU(-1) = %0d", &A<v0x15b888340, 2> {0 0 0};
    %vpi_call 2 26 "$display", "ReLU(+5) = %0d", &A<v0x15b888340, 4> {0 0 0};
    %vpi_call 2 27 "$display", "Dot product = %0d", &A<v0x15b888340, 7> {0 0 0};
    %vpi_call 2 28 "$display", "MatMul results: %0d %0d %0d %0d", &A<v0x15b888340, 12>, &A<v0x15b888340, 13>, &A<v0x15b888340, 14>, &A<v0x15b888340, 15> {0 0 0};
    %vpi_call 2 31 "$display", "Cycles: %0d", v0x15b88e070_0 {0 0 0};
    %vpi_call 2 32 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "testbench/cpu_accel_tb.v";
    "src/cpu.v";
    "src/control_unit.v";
    "src/data_mem.v";
    "src/execute.v";
    "src/alu.v";
    "src/alu_control.v";
    "src/imm_gen.v";
    "src/regfile.v";
    "src/cpu_fetch.v";
    "src/instr_mem.v";
    "src/pc.v";
