strict digraph "" {
	node [label="\N"];
	"210:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2c21be92d0>",
		fillcolor=springgreen,
		label="210:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"212:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2c21be9290>",
		fillcolor=springgreen,
		label="212:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"210:IF" -> "212:IF"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=210];
	"211:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2c21bc4290>",
		fillcolor=firebrick,
		label="211:NS
MulticastOK <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2c21bc4290>]",
		style=filled,
		typ=NonblockingSubstitution];
	"210:IF" -> "211:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=210];
	"214:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2c21be9350>",
		fillcolor=springgreen,
		label="214:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"215:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2c21be9b10>",
		fillcolor=firebrick,
		label="215:NS
MulticastOK <= HashBit;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2c21be9b10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"214:IF" -> "215:NS"	 [cond="['CrcHashGood', 'Multicast']",
		label="(CrcHashGood & Multicast)",
		lineno=214];
	"Leaf_208:AL"	 [def_var="['MulticastOK']",
		label="Leaf_208:AL"];
	"212:IF" -> "214:IF"	 [cond="['RxEndFrm', 'RxAbort']",
		label="!((RxEndFrm | RxAbort))",
		lineno=212];
	"213:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2c21bc4090>",
		fillcolor=firebrick,
		label="213:NS
MulticastOK <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2c21bc4090>]",
		style=filled,
		typ=NonblockingSubstitution];
	"212:IF" -> "213:NS"	 [cond="['RxEndFrm', 'RxAbort']",
		label="(RxEndFrm | RxAbort)",
		lineno=212];
	"208:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2c21bc4410>",
		clk_sens=True,
		fillcolor=gold,
		label="208:AL",
		sens="['MRxClk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'RxAbort', 'CrcHashGood', 'Multicast', 'RxEndFrm', 'HashBit']"];
	"209:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2c21bc4590>",
		fillcolor=turquoise,
		label="209:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"208:AL" -> "209:BL"	 [cond="[]",
		lineno=None];
	"211:NS" -> "Leaf_208:AL"	 [cond="[]",
		lineno=None];
	"209:BL" -> "210:IF"	 [cond="[]",
		lineno=None];
	"215:NS" -> "Leaf_208:AL"	 [cond="[]",
		lineno=None];
	"213:NS" -> "Leaf_208:AL"	 [cond="[]",
		lineno=None];
}
