
---------- Begin Simulation Statistics ----------
simSeconds                                   0.029387                       # Number of seconds simulated (Second)
simTicks                                  29386599000                       # Number of ticks simulated (Tick)
finalTick                                 29386599000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    481.74                       # Real time elapsed on the host (Second)
hostTickRate                                 61001036                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8709760                       # Number of bytes of host memory used (Byte)
simInsts                                    100000004                       # Number of instructions simulated (Count)
simOps                                      194593917                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   207581                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     403940                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         58773199                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.587732                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.701456                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       209376384                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   112603                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      203607860                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  82903                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             14895047                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          30076214                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                6196                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            58393525                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.486823                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.373816                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   9033568     15.47%     15.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   5891741     10.09%     25.56% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   6217106     10.65%     36.21% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   7843203     13.43%     49.64% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   8623561     14.77%     64.41% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   6718543     11.51%     75.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   7203745     12.34%     88.25% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   4453595      7.63%     95.88% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   2408463      4.12%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              58393525                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 2562639     81.99%     81.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     81.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     81.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     81.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     81.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     81.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     81.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     81.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     81.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     81.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     81.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     81.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     81.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                  26546      0.85%     82.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     82.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                     66      0.00%     82.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    64      0.00%     82.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     82.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     82.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     82.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   31      0.00%     82.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     82.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     82.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     82.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     82.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     82.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     82.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     82.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     82.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     82.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     82.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     82.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     82.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     82.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     82.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     82.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     82.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     82.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     82.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     82.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     82.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     82.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     82.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     82.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     82.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     82.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     82.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     82.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     82.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     82.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     82.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 242099      7.75%     90.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                118418      3.79%     94.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead             14704      0.47%     94.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite           161085      5.15%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      2643058      1.30%      1.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     155063170     76.16%     77.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       115350      0.06%     77.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv        827150      0.41%     77.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       299920      0.15%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1313      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult          281      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         2247      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     78.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       323364      0.16%     78.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           24      0.00%     78.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        58909      0.03%     78.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       509979      0.25%     78.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     78.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         1944      0.00%     78.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     78.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     78.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd        27042      0.01%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt          181      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv           42      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult          550      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            2      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     78.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     26726709     13.13%     91.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     14920141      7.33%     98.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       334996      0.16%     99.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      1751488      0.86%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      203607860                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.464298                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             3125652                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.015351                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                461620798                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               220507577                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       198450875                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   7196998                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  3877652                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          3413177                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   200392100                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      3698354                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                   1063819                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                           24940                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          379674                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       27356610                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      17461461                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       430054                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        47299                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch         1333      0.01%      0.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       2374346      8.96%      8.96% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      1442572      5.44%     14.41% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect       975093      3.68%     18.08% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     19025150     71.78%     89.86% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      1557919      5.88%     95.74% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     95.74% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond      1129080      4.26%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       26505493                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         1191      0.03%      0.03% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return       162700      4.67%      4.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect       137751      3.95%      8.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect        68257      1.96%     10.61% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond      2722918     78.12%     88.73% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond       214504      6.15%     94.89% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     94.89% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond       178180      5.11%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total       3485501                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          309      0.05%      0.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           33      0.01%      0.06% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect        93153     15.90%     15.96% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect         9083      1.55%     17.51% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       356477     60.84%     78.35% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond        10060      1.72%     80.06% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     80.06% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond       116810     19.94%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       585925                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          142      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      2211646      9.61%      9.61% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      1304820      5.67%     15.28% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect       906836      3.94%     19.22% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     16302230     70.82%     90.03% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      1343415      5.84%     95.87% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     95.87% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond       950900      4.13%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     23019989                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          142      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            1      0.00%      0.03% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect        90527     15.87%     15.89% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect         9048      1.59%     17.48% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       351220     61.56%     79.04% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond         3723      0.65%     79.69% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     79.69% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond       115875     20.31%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       570536                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget     11283458     42.57%     42.57% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     10960577     41.35%     83.92% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      2374344      8.96%     92.88% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect      1887114      7.12%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     26505493                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch       375997     70.51%     70.51% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        73904     13.86%     84.37% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           33      0.01%     84.37% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect        83336     15.63%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       533270                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          19026483                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken      8337713                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            585925                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss         297118                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       469287                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted        116638                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups             26505493                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               343052                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                14196302                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.535598                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted          299375                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups         2104173                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits            1887114                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses           217059                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         1333      0.01%      0.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      2374346      8.96%      8.96% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      1442572      5.44%     14.41% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect       975093      3.68%     18.08% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     19025150     71.78%     89.86% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      1557919      5.88%     95.74% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     95.74% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond      1129080      4.26%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     26505493                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          302      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      2347835     19.07%     19.08% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect        95392      0.77%     19.85% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect       975077      7.92%     27.77% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond      7744376     62.92%     90.69% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond        17129      0.14%     90.83% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     90.83% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond      1129080      9.17%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total      12309191                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect        93153     27.15%     27.15% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     27.15% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       239839     69.91%     97.07% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond        10060      2.93%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       343052                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect        93153     27.15%     27.15% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     27.15% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       239839     69.91%     97.07% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond        10060      2.93%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       343052                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  29386599000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups      2104173                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits      1887114                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses       217059                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords       125893                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords      2230066                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              2580365                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                2580354                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             368708                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                2211646                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             2211645                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 1                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts        14889274                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          106407                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            483772                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     56346549                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.453520                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.983776                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        10945166     19.42%     19.42% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         9743777     17.29%     36.72% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         4672147      8.29%     45.01% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         9758912     17.32%     62.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         3212434      5.70%     68.03% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         1686113      2.99%     71.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         2002116      3.55%     74.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         1670959      2.97%     77.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        12654925     22.46%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     56346549                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          84                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls               2211656                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      2408555      1.24%      1.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    148314725     76.22%     77.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       114918      0.06%     77.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv       776959      0.40%     77.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       292456      0.15%     78.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1072      0.00%     78.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         1764      0.00%     78.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       321220      0.17%     78.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           24      0.00%     78.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        57436      0.03%     78.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       493743      0.25%     78.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     78.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     78.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          874      0.00%     78.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     78.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     78.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd        26436      0.01%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt          154      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv           23      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult          418      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            2      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     25580481     13.15%     91.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     14288252      7.34%     99.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       208378      0.11%     99.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      1706027      0.88%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    194593917                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      12654925                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            100000004                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              194593917                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      100000004                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        194593917                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.587732                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.701456                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           41783138                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts            3278206                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         190173599                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         25788859                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        15994279                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass      2408555      1.24%      1.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    148314725     76.22%     77.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       114918      0.06%     77.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv       776959      0.40%     77.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       292456      0.15%     78.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     78.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1072      0.00%     78.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     78.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     78.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     78.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     78.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     78.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         1764      0.00%     78.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     78.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       321220      0.17%     78.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp           24      0.00%     78.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        57436      0.03%     78.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       493743      0.25%     78.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     78.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     78.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     78.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift          874      0.00%     78.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     78.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     78.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     78.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd        26436      0.01%     78.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     78.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     78.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt          154      0.00%     78.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv           23      0.00%     78.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult          418      0.00%     78.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            2      0.00%     78.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     78.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     78.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     78.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     78.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     25580481     13.15%     91.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     14288252      7.34%     99.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       208378      0.11%     99.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite      1706027      0.88%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    194593917                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     23019989                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     18950465                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      4069382                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     16302230                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      6717617                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      2211656                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      2211646                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data       37974325                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          37974325                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      37974325                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         37974325                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        24224                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           24224                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        24224                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          24224                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   1479869489                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   1479869489                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   1479869489                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   1479869489                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     37998549                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      37998549                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     37998549                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     37998549                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.000637                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.000637                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.000637                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.000637                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 61091.045616                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 61091.045616                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 61091.045616                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 61091.045616                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        34405                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         2355                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          812                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           25                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      42.370690                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    94.200000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         3670                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              3670                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        15717                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         15717                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        15717                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        15717                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data         8507                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total         8507                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data         8507                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total         8507                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    566478489                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    566478489                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    566478489                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    566478489                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.000224                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.000224                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.000224                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.000224                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 66589.689550                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 66589.689550                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 66589.689550                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 66589.689550                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                   7989                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data           42                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total           42                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data           42                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total           42                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data       150500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total       150500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data           42                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total           42                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data           42                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total           42                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     21976490                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        21976490                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        21143                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         21143                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   1228356500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   1228356500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     21997633                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     21997633                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000961                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000961                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 58097.550017                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 58097.550017                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        15704                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        15704                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         5439                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         5439                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    318578000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    318578000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000247                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000247                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 58572.899430                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 58572.899430                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     15997835                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       15997835                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         3081                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         3081                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    251512989                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    251512989                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     16000916                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     16000916                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000193                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000193                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 81633.556962                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 81633.556962                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           13                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           13                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         3068                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         3068                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    247900489                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    247900489                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000192                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000192                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 80801.984681                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 80801.984681                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  29386599000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.468741                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             37982917                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               8501                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs            4468.052817                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              179500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.468741                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.998962                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.998962                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           52                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          198                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4          256                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          303997565                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         303997565                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29386599000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                 18274775                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               4951727                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  33920386                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                761415                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 485222                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             10573991                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                104161                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              214859963                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                511539                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  29386599000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29386599000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts           202544037                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         23585397                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        26955046                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       16554362                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            3.446197                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads      100762267                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      59386175                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads        3896023                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites       1642360                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     227803501                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    143784628                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          43509408                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     88347265                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites       106281                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           15222035                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      39304685                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1177200                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 1330                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          9627                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           89                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  17131317                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                183235                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           58393525                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.760790                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.516233                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 22707179     38.89%     38.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  1961759      3.36%     42.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1772822      3.04%     45.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  3615799      6.19%     51.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1859055      3.18%     54.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  2675408      4.58%     59.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  2977732      5.10%     64.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  2018836      3.46%     67.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 18804935     32.20%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             58393525                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             110870738                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.886417                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           26505493                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.450979                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles     18489194                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       17070840                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          17070840                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      17070840                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         17070840                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        60477                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           60477                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        60477                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          60477                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   1059634996                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   1059634996                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   1059634996                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   1059634996                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     17131317                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      17131317                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     17131317                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     17131317                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.003530                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.003530                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.003530                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.003530                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 17521.289019                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 17521.289019                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 17521.289019                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 17521.289019                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         1657                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           31                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      53.451613                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks        55161                       # number of writebacks (Count)
system.cpu.icache.writebacks::total             55161                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst         4799                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total          4799                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst         4799                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total         4799                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        55678                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        55678                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        55678                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        55678                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    915146497                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    915146497                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    915146497                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    915146497                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.003250                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.003250                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.003250                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.003250                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 16436.411096                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 16436.411096                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 16436.411096                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 16436.411096                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                  55161                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     17070840                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        17070840                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        60477                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         60477                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   1059634996                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   1059634996                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     17131317                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     17131317                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.003530                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.003530                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 17521.289019                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 17521.289019                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst         4799                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total         4799                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        55678                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        55678                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    915146497                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    915146497                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.003250                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.003250                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 16436.411096                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 16436.411096                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  29386599000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.608170                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             17126518                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              55678                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             307.599375                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.608170                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999235                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999235                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           25                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           43                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           27                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          405                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          137106214                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         137106214                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29386599000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    485222                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    1604781                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    19807                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              209488987                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                43682                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 27356610                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                17461461                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                112352                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       337                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    19187                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           1211                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         229003                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       298943                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               527946                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                202104281                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               201864052                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 139332027                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 212417763                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        3.434628                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.655934                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  29386599000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29386599000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     4989303                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 1567751                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                28336                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                1211                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                1467175                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   63                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    769                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           25788858                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.070271                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             3.521020                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               25774321     99.94%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  411      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 2077      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  239      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  141      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   98      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  146      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  118      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  135      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  269      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                318      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                435      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                488      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               1431      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               4265      0.02%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1093      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                431      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                843      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                215      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                187      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                561      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 89      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 47      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 59      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                132      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 55      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 55      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 20      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 14      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 17      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              148      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              735                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             25788858                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                26991126                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                16561358                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      4536                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       410                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  29386599000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                17132713                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      2002                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  29386599000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  29386599000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 485222                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 18744382                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 1681063                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles        2446274                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  34128496                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                908088                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              213517897                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 12677                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 166160                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.SQFullEvents                  86774                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents          366236                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           331529802                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   691507815                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                243078730                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   4301258                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps             301050372                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 30479378                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                  106630                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing              106609                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   2531480                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        253168770                       # The number of ROB reads (Count)
system.cpu.rob.writes                       421016489                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                100000004                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  194593917                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   155                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                  52442                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                   1966                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     54408                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                 52442                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                  1966                       # number of overall hits (Count)
system.l2.overallHits::total                    54408                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 3226                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                 6535                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    9761                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                3226                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                6535                       # number of overall misses (Count)
system.l2.overallMisses::total                   9761                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       256723500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data       532693500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total          789417000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      256723500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data      532693500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total         789417000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst              55668                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data               8501                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 64169                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst             55668                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data              8501                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                64169                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.057951                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.768733                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.152114                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.057951                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.768733                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.152114                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 79579.510229                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 81513.925019                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    80874.603012                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 79579.510229                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 81513.925019                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   80874.603012                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 1054                       # number of writebacks (Count)
system.l2.writebacks::total                      1054                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             3226                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data             6535                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                9761                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            3226                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data            6535                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total               9761                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    224463500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data    467343500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      691807000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    224463500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data    467343500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     691807000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.057951                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.768733                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.152114                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.057951                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.768733                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.152114                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 69579.510229                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 71513.925019                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 70874.603012                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 69579.510229                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 71513.925019                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 70874.603012                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                           6092                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           36                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             36                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst           52442                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total              52442                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          3226                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             3226                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    256723500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    256723500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst        55668                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total          55668                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.057951                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.057951                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 79579.510229                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 79579.510229                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         3226                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         3226                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    224463500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    224463500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.057951                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.057951                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 69579.510229                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 69579.510229                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                146                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   146                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             2916                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                2916                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    241654000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      241654000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           3062                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              3062                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.952319                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.952319                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 82871.742112                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 82871.742112                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         2916                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            2916                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    212494000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    212494000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.952319                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.952319                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 72871.742112                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 72871.742112                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           1820                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              1820                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         3619                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            3619                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    291039500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    291039500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data         5439                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          5439                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.665380                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.665380                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 80419.867367                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 80419.867367                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data         3619                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         3619                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    254849500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    254849500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.665380                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.665380                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 70419.867367                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 70419.867367                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data                 6                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                    6                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.accesses::cpu.data             6                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total                6                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.WritebackClean.hits::writebacks        55150                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total            55150                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks        55150                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total        55150                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks         3670                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total             3670                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks         3670                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total         3670                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  29386599000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4076.117636                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       127275                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      10188                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                      12.492638                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     179.303914                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst      1816.592718                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      2080.221004                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.043775                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.443504                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.507866                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.995146                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                    1                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                    5                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                   52                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                  529                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                 3509                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    1028676                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   1028676                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29386599000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      1054.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      3226.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples      6513.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.017453924500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           61                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           61                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               27892                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                972                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        9761                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       1054                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      9761                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     1054                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     22                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  9761                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 1054                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    7194                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    1777                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     566                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     194                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     28                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     29                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     61                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     62                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     62                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     62                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     61                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     61                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     61                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     61                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     62                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     62                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     62                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     61                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     61                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     61                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     61                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     61                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           61                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     159.245902                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     95.453059                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    432.563277                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127            45     73.77%     73.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255           14     22.95%     96.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            1      1.64%     98.36% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3328-3455            1      1.64%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            61                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           61                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.934426                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.902960                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.046723                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               33     54.10%     54.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                1      1.64%     55.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               25     40.98%     96.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                2      3.28%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            61                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    1408                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  624704                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                67456                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              21258125.17467571                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              2295468.08053562                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   29376888500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                    2716309.62                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       206464                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       416832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        66112                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 7025787.502664054744                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 14184424.676023244858                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 2249732.948001230136                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         3226                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data         6535                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         1054                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     91724500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    198588250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 658523236000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     28432.89                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     30388.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 624784853.89                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       206464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       418240                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         624704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       206464                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       206464                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        67456                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        67456                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         3226                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data         6535                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            9761                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         1054                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           1054                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        7025788                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       14232338                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          21258125                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      7025788                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       7025788                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks      2295468                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total          2295468                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks      2295468                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       7025788                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      14232338                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         23553593                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 9739                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                1033                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          783                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          615                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          518                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          631                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          737                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          783                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          548                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          731                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          659                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          506                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          502                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          598                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          563                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          506                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          416                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          643                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          127                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2           78                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          134                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          132                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          101                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6           60                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7           78                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           54                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           48                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10           23                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           55                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            7                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          133                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               107706500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              48695000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          290312750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                11059.30                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           29809.30                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                6198                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                762                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            63.64                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           73.77                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         3812                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   180.852046                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   109.615754                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   244.521109                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         2482     65.11%     65.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          584     15.32%     80.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          237      6.22%     86.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          125      3.28%     89.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           75      1.97%     91.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           55      1.44%     93.34% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           44      1.15%     94.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           37      0.97%     95.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          173      4.54%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         3812                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead            623296                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten          66112                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               21.210212                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                2.249733                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.18                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.17                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.02                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               64.61                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  29386599000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        14294280                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         7597590                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       38170440                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       3706200                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2319651360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   2152823310                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   9471550560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   14007793740                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   476.672845                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  24600802250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    981240000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3804556750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        12923400                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         6868950                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       31366020                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       1686060                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2319651360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   2333027670                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   9319799520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   14025322980                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   477.269349                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  24203582500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    981240000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4201776500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  29386599000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                6845                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          1054                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              4495                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               2916                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              2916                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           6845                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        25071                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total        25071                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   25071                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       692160                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total       692160                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   692160                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               9761                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     9761    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 9761                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  29386599000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy            21873000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           52172500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          15310                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         5549                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              61117                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         4724                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        55161                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             9357                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq                6                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp               6                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              3062                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             3062                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq          55678                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          5439                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       166507                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        25003                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 191510                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      7093056                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       778944                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 7872000                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            6102                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     68096                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             70277                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.008708                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.093371                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   69668     99.13%     99.13% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     606      0.86%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       3      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               70277                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  29386599000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          122498500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy          83517998                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          12756995                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        127335                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        63152                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           26                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             582                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          579                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
