m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/borg/Desktop/-Z01.1-EdnaldoPereira
Eadd16
Z0 w1648055954
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 84
Z3 d/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira
Z4 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/Add16.vhd
Z5 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/Add16.vhd
l0
Z6 L11 1
V^@FJVKXm8?U0L69OkeYXZ1
!s100 SiSIIDRe2L<Y`4Mn=<Q<i1
Z7 OV;C;2020.1;71
33
Z8 !s110 1648058069
!i10b 1
Z9 !s108 1648058069.000000
Z10 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/Add16.vhd|
Z11 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/Add16.vhd|
!i113 1
Z12 o-quiet -2008 -work lib
Z13 tExplicit 1 CvgOpt 0
Artl
R1
R2
DEx4 work 5 add16 0 22 ^@FJVKXm8?U0L69OkeYXZ1
!i122 84
l32
L19 144
VzFMNkT`jKM<6>_[GCAk^e0
!s100 E1mlz>F_<KS:hSAdoLe3W2
R7
33
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Ealu
R0
R1
R2
!i122 85
R3
Z14 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/ALU.vhd
Z15 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/ALU.vhd
l0
L29 1
VMT^L8DV<ch`z60KDB@OUg0
!s100 ;H:E>8hji@:aE]F93AJU@0
R7
33
R8
!i10b 1
R9
Z16 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/ALU.vhd|
Z17 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/ALU.vhd|
!i113 1
R12
R13
Artl
R1
R2
DEx4 work 3 alu 0 22 MT^L8DV<ch`z60KDB@OUg0
!i122 85
l98
L44 58
Vai?EgbhiPbfQCCCD9S7oV1
!s100 d1IERJ`a8F`k8G:>NPN[60
R7
33
R8
!i10b 1
R9
R16
R17
!i113 1
R12
R13
Eand16
R0
R1
R2
!i122 108
R3
Z18 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/And16.vhd
Z19 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/And16.vhd
l0
L4 1
Vh]ej`Ck73hG:Zd8Jo=jjc1
!s100 4g2NdCHBc<J3K7jR5WC:B0
R7
33
Z20 !s110 1648058070
!i10b 1
Z21 !s108 1648058070.000000
Z22 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/And16.vhd|
Z23 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/And16.vhd|
!i113 1
R12
R13
Aarch
R1
R2
DEx4 work 5 and16 0 22 h]ej`Ck73hG:Zd8Jo=jjc1
!i122 108
l12
L11 4
VlhmmAn;^j`]CEFHhZjG3Q0
!s100 d1KT]QULl_e@FVSA;<oRz2
R7
33
R20
!i10b 1
R21
R22
R23
!i113 1
R12
R13
Ebarrelshifter16
R0
Z24 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
R1
R2
!i122 107
R3
Z25 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/BarrelShifter16.vhd
Z26 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/BarrelShifter16.vhd
l0
L5 1
VCaOo:=TkAZ^2P1A;L3oI:1
!s100 ?`1J2i4@hB[PKidXQj87D0
R7
33
R20
!i10b 1
R21
Z27 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/BarrelShifter16.vhd|
Z28 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/BarrelShifter16.vhd|
!i113 1
R12
R13
Artl
R24
R1
R2
DEx4 work 15 barrelshifter16 0 22 CaOo:=TkAZ^2P1A;L3oI:1
!i122 107
l14
L13 7
VUAT^[XXD^>HXA[:=<e7OE1
!s100 8GA1U<FJN2E:`liQz3bFJ0
R7
33
R20
!i10b 1
R21
R27
R28
!i113 1
R12
R13
Ebinariotobcd
R0
Z29 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z30 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
R1
R2
!i122 90
R3
Z31 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/binarioToBcd.vhd
Z32 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/binarioToBcd.vhd
l0
L8 1
VI19a<iFWbfZ0SWGf=`F:20
!s100 :4FYRUlC<2Fb@bHhj3LM<0
R7
33
R8
!i10b 1
R9
Z33 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/binarioToBcd.vhd|
Z34 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/binarioToBcd.vhd|
!i113 1
R12
R13
Abehaviour
R29
R30
R1
R2
DEx4 work 12 binariotobcd 0 22 I19a<iFWbfZ0SWGf=`F:20
!i122 90
l27
L17 77
VA<n<EJ<8U4RkKCGaz5CDV3
!s100 oi0D7`:`AM=OP43658iCn2
R7
33
R8
!i10b 1
R9
R33
R34
!i113 1
R12
R13
Ecircuito
R0
R1
R2
!i122 89
R3
Z35 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/circuito.vhd
Z36 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/circuito.vhd
l0
L4 1
VQBQIj`R>78621b^V>3oQg1
!s100 o]3AXHENE2[1YZDZ9QMnG1
R7
33
R8
!i10b 1
R9
Z37 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/circuito.vhd|
Z38 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/circuito.vhd|
!i113 1
R12
R13
Aarch
R1
R2
DEx4 work 8 circuito 0 22 QBQIj`R>78621b^V>3oQg1
!i122 89
l12
Z39 L10 5
V0o2UNlN_zfZM[UcjS7>>`1
!s100 T_3TFfM9g2VSKPk1S7emk2
R7
33
R8
!i10b 1
R9
R37
R38
!i113 1
R12
R13
Ecomparador16
Z40 w1648058582
R1
R2
!i122 125
R3
Z41 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/comparador16.vhd
Z42 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/comparador16.vhd
l0
L8 1
VbbjmeK1BQ4Kb7jBbI77Rg2
!s100 6Q613_:GLMIK913:C5DoD3
R7
33
Z43 !s110 1648058585
!i10b 1
Z44 !s108 1648058585.000000
Z45 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/comparador16.vhd|
Z46 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/comparador16.vhd|
!i113 1
R12
R13
Artl
R1
R2
DEx4 work 12 comparador16 0 22 bbjmeK1BQ4Kb7jBbI77Rg2
!i122 125
l22
L16 15
VKP6DUe<<>o;PDAFS7en<Z0
!s100 f`P<`O1k9PRE7SahIe1o81
R7
33
R43
!i10b 1
R44
R45
R46
!i113 1
R12
R13
Econceitoa
R0
R24
R1
R2
!i122 106
R3
Z47 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/ConceitoA.vhd
Z48 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/ConceitoA.vhd
l0
Z49 L12 1
V]Y8nRGSE6NAcRGHPk=9KG0
!s100 AE5M:R58SBSKJe6hz`Xi;2
R7
33
R20
!i10b 1
R21
Z50 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/ConceitoA.vhd|
Z51 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/ConceitoA.vhd|
!i113 1
R12
R13
Artl
R24
R1
R2
DEx4 work 9 conceitoa 0 22 ]Y8nRGSE6NAcRGHPk=9KG0
!i122 106
l34
L26 27
VPh2aL<jiB9Vhe?45:hMab3
!s100 z6:ODPi41R>3nNWc0fme01
R7
33
R20
!i10b 1
R21
R50
R51
!i113 1
R12
R13
Edetectordemoedas
R0
R1
R2
!i122 88
R3
Z52 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/detectorDeMoedas.vhd
Z53 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/detectorDeMoedas.vhd
l0
L4 1
VSd0AX;8RlG:F_LO9J_6j^3
!s100 eBG_FEDA1m8g9Gonl?[8k0
R7
33
R8
!i10b 1
R9
Z54 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/detectorDeMoedas.vhd|
Z55 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/detectorDeMoedas.vhd|
!i113 1
R12
R13
Aarch
R1
R2
DEx4 work 16 detectordemoedas 0 22 Sd0AX;8RlG:F_LO9J_6j^3
!i122 88
l12
L10 9
VIQJFh`;Ug[SeYool_MoI92
!s100 A8@Y5aeJ2l@LREn;JLO973
R7
33
R8
!i10b 1
R9
R54
R55
!i113 1
R12
R13
Edmux2way
R0
R1
R2
!i122 105
R3
Z56 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/DMux2Way.vhd
Z57 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/DMux2Way.vhd
l0
L4 1
V>:IF]Koi99f<cJ0CmCAM51
!s100 Mk4MPhHXoJhVbDN8OhUzJ0
R7
33
R20
!i10b 1
R21
Z58 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/DMux2Way.vhd|
Z59 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/DMux2Way.vhd|
!i113 1
R12
R13
Artl
R1
R2
DEx4 work 8 dmux2way 0 22 >:IF]Koi99f<cJ0CmCAM51
!i122 105
l13
L12 9
VeCnG^emLLa[Pn_Oz^I_^k2
!s100 XcVBLMW7MS5Z2[ZbAL@eP2
R7
33
R20
!i10b 1
R21
R58
R59
!i113 1
R12
R13
Edmux4way
R0
R1
R2
!i122 104
R3
Z60 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/DMux4Way.vhd
Z61 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/DMux4Way.vhd
l0
L4 1
VchCWhU[f@SDYOfM[z`KAD3
!s100 ;Fe6?`C@SB@=WbZbaI^E^0
R7
33
R20
!i10b 1
R21
Z62 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/DMux4Way.vhd|
Z63 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/DMux4Way.vhd|
!i113 1
R12
R13
Artl
R1
R2
DEx4 work 8 dmux4way 0 22 chCWhU[f@SDYOfM[z`KAD3
!i122 104
l15
Z64 L14 9
V2RKb2jGdFE7J0=;OBEjfo0
!s100 ZVe`WOaNUkjHf:IYXC6;J2
R7
33
R20
!i10b 1
R21
R62
R63
!i113 1
R12
R13
Edmux8way
R0
R1
R2
!i122 103
R3
Z65 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/DMux8Way.vhd
Z66 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/DMux8Way.vhd
l0
L4 1
V4@:^4]]>d5jd<9PRAJQi32
!s100 zC5^AWzR72_D_1oKAO8`>2
R7
33
R20
!i10b 1
R21
Z67 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/DMux8Way.vhd|
Z68 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/DMux8Way.vhd|
!i113 1
R12
R13
Aarch
R1
R2
DEx4 work 8 dmux8way 0 22 4@:^4]]>d5jd<9PRAJQi32
!i122 103
l19
L18 14
V<MUF>Zl4HlUW1@Jdl<PX30
!s100 :Ro;5<fZoP3f]C?S3?`=c1
R7
33
R20
!i10b 1
R21
R67
R68
!i113 1
R12
R13
Efulladder
R0
R1
R2
!i122 83
R3
Z69 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/FullAdder.vhd
Z70 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/FullAdder.vhd
l0
Z71 L10 1
V;RB>US:oiVgf@@2;ERnEW2
!s100 ^oFEXWUb;T^9LUJXBGnJH2
R7
33
R8
!i10b 1
R9
Z72 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/FullAdder.vhd|
Z73 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/FullAdder.vhd|
!i113 1
R12
R13
Artl
R1
R2
DEx4 work 9 fulladder 0 22 ;RB>US:oiVgf@@2;ERnEW2
!i122 83
l22
Z74 L17 11
VO2V:mBJiBR2NElFVaE24X1
!s100 W1>P:c4FC]Sg[<fDD=6kW2
R7
33
R8
!i10b 1
R9
R72
R73
!i113 1
R12
R13
Ehalfadder
R0
R1
R2
!i122 82
R3
Z75 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/HalfAdder.vhd
Z76 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/HalfAdder.vhd
l0
R71
VL0]G_0fS9^WC^L]C@X[Y^0
!s100 h@?RhTGZ[QMJjM?>AnoBQ0
R7
33
R8
!i10b 1
R9
Z77 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/HalfAdder.vhd|
Z78 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/HalfAdder.vhd|
!i113 1
R12
R13
Artl
R1
R2
DEx4 work 9 halfadder 0 22 L0]G_0fS9^WC^L]C@X[Y^0
!i122 82
l22
R74
Vl`UVeVb;LRO7?jbJ1E1C`1
!s100 ZMCm]_1n`XM9TbI@_a]h30
R7
33
R8
!i10b 1
R9
R77
R78
!i113 1
R12
R13
Eimpressora
R0
R1
R2
!i122 87
R3
Z79 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/impressora.vhd
Z80 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/impressora.vhd
l0
L4 1
V2Vf]_[jCT:XbB[Tz[fgb@2
!s100 3VLb^^iLS^2QPXha=FQ=@1
R7
33
R8
!i10b 1
R9
Z81 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/impressora.vhd|
Z82 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/impressora.vhd|
!i113 1
R12
R13
Aarch
R1
R2
DEx4 work 10 impressora 0 22 2Vf]_[jCT:XbB[Tz[fgb@2
!i122 87
l12
L10 6
V8lL?2RCfBa]TT]UzzN53G1
!s100 B8CgCI[WaAD1T>b[ObVER2
R7
33
R8
!i10b 1
R9
R81
R82
!i113 1
R12
R13
Einc16
R0
R1
R2
!i122 81
R3
Z83 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/Inc16.vhd
Z84 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/Inc16.vhd
l0
R6
V;OmAHIS@A^0AT]ojlejag2
!s100 zf5`@f[Vj[mSi<_bFTEQi3
R7
33
R8
!i10b 1
R9
Z85 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/Inc16.vhd|
Z86 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/Inc16.vhd|
!i113 1
R12
R13
Artl
R1
R2
DEx4 work 5 inc16 0 22 ;OmAHIS@A^0AT]ojlejag2
!i122 81
l31
L18 22
VC]FG6`DninWQz9MeRlVf?3
!s100 nI27^E2n>1ShX>@IM?ZP71
R7
33
R8
!i10b 1
R9
R85
R86
!i113 1
R12
R13
Einversor16
R0
R1
R2
!i122 64
R3
Z87 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/inversor16.vhd
Z88 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/inversor16.vhd
l0
L8 1
VVkHiPDk`Ml2f_7V714<nn2
!s100 :1_@R;4H?WBDlVmIlH2LX3
R7
33
Z89 !s110 1648057126
!i10b 1
Z90 !s108 1648057126.000000
Z91 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/inversor16.vhd|
Z92 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/inversor16.vhd|
!i113 1
R12
R13
Artl
R1
R2
DEx4 work 10 inversor16 0 22 VkHiPDk`Ml2f_7V714<nn2
!i122 64
l21
L16 10
VQ9f@EQlX@cWR6kIA4hK6Y3
!s100 @h429P3@RGoN`SJ>DQ<n<0
R7
33
R89
!i10b 1
R90
R91
R92
!i113 1
R12
R13
Emux16
R0
R1
R2
!i122 102
R3
Z93 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux16.vhd
Z94 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux16.vhd
l0
L4 1
V^KK7>>=?KzfHlc;dK>^H53
!s100 IzGKQCSkQ7RCdJh>^j0Q61
R7
33
R20
!i10b 1
R21
Z95 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux16.vhd|
Z96 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux16.vhd|
!i113 1
R12
R13
Aarch
R1
R2
DEx4 work 5 mux16 0 22 ^KK7>>=?KzfHlc;dK>^H53
!i122 102
l13
Z97 L12 6
VZYa?Fc765b>:8?iUA0ED=3
!s100 Tgn7knIXG2hLFFQ1gOk<l1
R7
33
R20
!i10b 1
R21
R95
R96
!i113 1
R12
R13
Emux2way
R0
R1
R2
!i122 101
R3
Z98 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux2Way.vhd
Z99 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux2Way.vhd
l0
L4 1
V5Md04iB]KYYIl:m:EPnQ[3
!s100 L]VTV_?L9fN8g2_`K9nZQ2
R7
33
R20
!i10b 1
R21
Z100 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux2Way.vhd|
Z101 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux2Way.vhd|
!i113 1
R12
R13
Aarch
R1
R2
DEx4 work 7 mux2way 0 22 5Md04iB]KYYIl:m:EPnQ[3
!i122 101
l13
R97
VHNHUJZ8g_;Fj3djNJcXfW3
!s100 L[BLl`21M<^:OXSik0`<d1
R7
33
R20
!i10b 1
R21
R100
R101
!i113 1
R12
R13
Emux4way
R0
R1
R2
!i122 100
R3
Z102 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux4Way.vhd
Z103 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux4Way.vhd
l0
L4 1
VS6DJa:23Uele:d0oQjjO[0
!s100 X`n8^nYIhlnNgIfP_EkID1
R7
33
R20
!i10b 1
R21
Z104 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux4Way.vhd|
Z105 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux4Way.vhd|
!i113 1
R12
R13
Aarch
R1
R2
DEx4 work 7 mux4way 0 22 S6DJa:23Uele:d0oQjjO[0
!i122 100
l15
R64
V1QI90Fnd4iZWf>GPfLZ3]3
!s100 Cn;hMgiMBhK4>VLg@>I<71
R7
33
R20
!i10b 1
R21
R104
R105
!i113 1
R12
R13
Emux4way16
R0
R1
R2
!i122 99
R3
Z106 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux4Way16.vhd
Z107 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux4Way16.vhd
l0
L4 1
VgIliodZR>K=jaJZeHi]]@1
!s100 8]mCOPe5cHg3o24Lz?cGK0
R7
33
R20
!i10b 1
R21
Z108 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux4Way16.vhd|
Z109 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux4Way16.vhd|
!i113 1
R12
R13
Aarch
R1
R2
DEx4 work 9 mux4way16 0 22 gIliodZR>K=jaJZeHi]]@1
!i122 99
l15
R64
VHW<WG>ZENQ?B;8MY3Q0GR3
!s100 M^;n=[b1>BEV3KlooVEg`1
R7
33
R20
!i10b 1
R21
R108
R109
!i113 1
R12
R13
Emux8way
R0
R1
R2
!i122 98
R3
Z110 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux8Way.vhd
Z111 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux8Way.vhd
l0
L4 1
VcMIZim^j_>0TGlG7NC03C3
!s100 ^ag5`^MlkFaAfCaX]@3>L0
R7
33
R20
!i10b 1
R9
Z112 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux8Way.vhd|
Z113 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux8Way.vhd|
!i113 1
R12
R13
Aarch
R1
R2
DEx4 work 7 mux8way 0 22 cMIZim^j_>0TGlG7NC03C3
!i122 98
l19
Z114 L18 13
VIMV1cEkjg62P25WY78@bV0
!s100 gM0^mAH`@^l<ao6bAeB<22
R7
33
R20
!i10b 1
R9
R112
R113
!i113 1
R12
R13
Emux8way16
R0
R1
R2
!i122 97
R3
Z115 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd
Z116 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd
l0
L4 1
V7MWl=:zn]>Q>M5K]`_b<60
!s100 @m115@68;o9gzO2VgfBG]0
R7
33
R8
!i10b 1
R9
Z117 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd|
Z118 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd|
!i113 1
R12
R13
Aarch
R1
R2
DEx4 work 9 mux8way16 0 22 7MWl=:zn]>Q>M5K]`_b<60
!i122 97
l19
R114
VD=YP7YU?ULkMIgch<P=Aj1
!s100 ^jo[fhM@=?Czci^mEB]mY0
R7
33
R8
!i10b 1
R9
R117
R118
!i113 1
R12
R13
Enand2
R0
R1
R2
!i122 96
R3
Z119 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Nand2.vhd
Z120 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Nand2.vhd
l0
L4 1
VV6aic[TMmDzJcCEf<O]ge1
!s100 _8@7`=N8;PUn8KC]j]b<H3
R7
33
R8
!i10b 1
R9
Z121 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Nand2.vhd|
Z122 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Nand2.vhd|
!i113 1
R12
R13
Artl
R1
R2
DEx4 work 5 nand2 0 22 V6aic[TMmDzJcCEf<O]ge1
!i122 96
l13
L12 4
VdUGLBVd0IJVdTd43=H7ef1
!s100 2Q1e]E>@323^hS@;M=L370
R7
33
R8
!i10b 1
R9
R121
R122
!i113 1
R12
R13
Enor8way
R0
R1
R2
!i122 95
R3
Z123 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Nor8Way.vhd
Z124 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Nor8Way.vhd
l0
L4 1
VI6@ZGJd>JSC7UGzNAn6GU2
!s100 bzc2JH[>FOP2l:COLj<IY2
R7
33
R8
!i10b 1
R9
Z125 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Nor8Way.vhd|
Z126 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Nor8Way.vhd|
!i113 1
R12
R13
Aarch
R1
R2
DEx4 work 7 nor8way 0 22 I6@ZGJd>JSC7UGzNAn6GU2
!i122 95
l18
L17 6
VBAGelAm>giXG>F;gQ89^>2
!s100 :i`2D2R?3fFeTlTR19jaZ0
R7
33
R8
!i10b 1
R9
R125
R126
!i113 1
R12
R13
Enot16
R0
R1
R2
!i122 94
R3
Z127 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Not16.vhd
Z128 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Not16.vhd
l0
L4 1
VC]SG@M]l`d<egUIK]zP2?0
!s100 fYJ1`YCnUZe9F?2KLeD4V3
R7
33
R8
!i10b 1
R9
Z129 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Not16.vhd|
Z130 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Not16.vhd|
!i113 1
R12
R13
Aarch
R1
R2
DEx4 work 5 not16 0 22 C]SG@M]l`d<egUIK]zP2?0
!i122 94
l11
R39
V3ZnC_V189Xo[PoP1WefEn2
!s100 oBB;9eH0EiIE@YEGkK@9Y3
R7
33
R8
!i10b 1
R9
R129
R130
!i113 1
R12
R13
Eor16
R0
R1
R2
!i122 93
R3
Z131 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Or16.vhd
Z132 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Or16.vhd
l0
L4 1
VFm015BPNjKE2P[ZaFANAP1
!s100 >QKR87GJWMdVLQz<g8^hf0
R7
33
R8
!i10b 1
R9
Z133 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Or16.vhd|
Z134 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Or16.vhd|
!i113 1
R12
R13
Aarch
R1
R2
DEx4 work 4 or16 0 22 Fm015BPNjKE2P[ZaFANAP1
!i122 93
l12
L11 6
V_QY6bPoN>cgGNUJMg=KVP2
!s100 4Z0<30]HA<D^f0kbNBKED3
R7
33
R8
!i10b 1
R9
R133
R134
!i113 1
R12
R13
Eor8way
R0
R1
R2
!i122 92
R3
Z135 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Or8Way.vhd
Z136 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Or8Way.vhd
l0
L4 1
V6_>9FK_U9`n7]^73i4MMa1
!s100 Ag3dFfPkCD2FhoYEajciW3
R7
33
R8
!i10b 1
R9
Z137 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Or8Way.vhd|
Z138 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/Or8Way.vhd|
!i113 1
R12
R13
Aarch
R1
R2
DEx4 work 6 or8way 0 22 6_>9FK_U9`n7]^73i4MMa1
!i122 92
l18
L17 5
V7k6CRfl;_feK^FV`bm?aa2
!s100 RKC>c]AMWj84X]ZE2GOn?1
R7
33
R8
!i10b 1
R9
R137
R138
!i113 1
R12
R13
Esevenseg
R0
R1
R2
!i122 86
R3
Z139 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/sevenSeg.vhd
Z140 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/sevenSeg.vhd
l0
L4 1
VgdITb;WTH[5cZbCd[CR:E0
!s100 XWCP4A?:A0m34fY00Z:oS0
R7
33
R8
!i10b 1
R9
Z141 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/sevenSeg.vhd|
Z142 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/sevenSeg.vhd|
!i113 1
R12
R13
Aarch
R1
R2
DEx4 work 8 sevenseg 0 22 gdITb;WTH[5cZbCd[CR:E0
!i122 86
l11
L10 20
Vz3E3zIZV^f3^KUKkk9[@D3
!s100 h3RWW5Ya5fR^74d=<IP0a0
R7
33
R8
!i10b 1
R9
R141
R142
!i113 1
R12
R13
Etb_add16
R0
Z143 D^#x9 vunit_lib 13 vunit_context 0 22 5PF4h;N3nzRfAo898Q8WS3
Z144 DPx9 vunit_lib 18 run_deprecated_pkg 0 22 06HHNn=l0Y?PoSLo8^<h00
Z145 DPx9 vunit_lib 10 runner_pkg 0 22 NQlg?N:7cfzSYD?FX_C9W0
Z146 DPx9 vunit_lib 7 run_pkg 0 22 L;71H6TCjU4gL1AJPm_Vd0
Z147 DPx9 vunit_lib 13 run_types_pkg 0 22 ZfDWW?_fEaQBz>VkefFUV2
Z148 DPx9 vunit_lib 20 check_deprecated_pkg 0 22 Y>TVz>[kI8XoP@P02gCOJ2
Z149 DPx9 vunit_lib 9 check_pkg 0 22 k_?TDGU?=n?1Z0oahO>zF0
Z150 DPx9 vunit_lib 11 checker_pkg 0 22 E?dhhcE;9VWnHLW[lW4`Y1
Z151 DPx9 vunit_lib 8 stop_pkg 0 22 UjKiHFdPQ97>_>m`nM3cg3
Z152 DPx9 vunit_lib 8 core_pkg 0 22 0M7EG>QDghVT?B78KOYPn0
Z153 DPx9 vunit_lib 18 log_deprecated_pkg 0 22 Q7[lfBh_WC:ca^W64YP1U2
Z154 DPx9 vunit_lib 9 print_pkg 0 22 z3A9G[B4JdMci]Ub;PK=S3
Z155 DPx9 vunit_lib 4 path 0 22 ]@TR:IFM`TWfiVL<ZjY=I3
Z156 DPx9 vunit_lib 15 log_handler_pkg 0 22 4LC?iW3FIdm8J@]^l:Fa_0
Z157 DPx9 vunit_lib 8 ansi_pkg 0 22 h9cG]NHf=IYSX>SV5U_OM1
Z158 DPx9 vunit_lib 14 log_levels_pkg 0 22 jGUFnEUH1mU?HKm3YRPGj3
Z159 DPx9 vunit_lib 10 logger_pkg 0 22 Jj3MC9=bR4jQbFA1jSDXY2
Z160 DPx9 vunit_lib 10 dictionary 0 22 _W8>On_YoEFWEDP8TQC@R0
Z161 DPx9 vunit_lib 10 string_ops 0 22 >6lVd?dSYVCeeU;1?_=bg2
Z162 D^#x9 vunit_lib 18 data_types_context 0 22 [Ik[<YbW8Ag;h5P``aP2g3
Z163 DPx9 vunit_lib 8 dict_pkg 0 22 _EQKR[P[ibBW^<0mzPejD2
Z164 DPx9 vunit_lib 19 byte_vector_ptr_pkg 0 22 nMb7G]QlQkbCia?ecQlOB1
Z165 DPx9 vunit_lib 19 string_ptr_pool_pkg 0 22 ;oGa_UEi8nVncYkDRR_Aj1
Z166 DPx9 vunit_lib 14 queue_pool_pkg 0 22 W_@1eWPT4E>cBF2g>m`PC0
Z167 DPx9 vunit_lib 17 integer_array_pkg 0 22 o:H2ie>cVB<O<8]@gJG;:3
Z168 DPx9 vunit_lib 19 external_string_pkg 0 22 iE_JL@S7G[ScLPziLPH3]3
Z169 DPx9 vunit_lib 14 string_ptr_pkg 0 22 n[AzFb_A:6S@HQFZYcL]h0
Z170 DPx9 vunit_lib 9 queue_pkg 0 22 CMi_fVS`R;@j5e>onMNln3
Z171 DPx9 vunit_lib 27 integer_vector_ptr_pool_pkg 0 22 FX=7VbM]W@D7RN`^3N8aJ3
Z172 DPx9 vunit_lib 17 codec_builder_pkg 0 22 lMzaQB]AGo[9c?7g60J_93
R24
Z173 DPx4 ieee 11 numeric_bit 0 22 G2;d`f^X6V]cQEn8_38:i1
Z174 DPx4 ieee 9 math_real 0 22 gNk<PdFJ<XNPcfef`f?Z81
Z175 DPx4 ieee 12 math_complex 0 22 lndMRF4<kJnT_9]@:30S@3
Z176 DPx9 vunit_lib 9 codec_pkg 0 22 VE]>YKnj@eiUJ<U1YSEXb3
Z177 DPx9 vunit_lib 27 external_integer_vector_pkg 0 22 hl?S7F7[zeX8D09=mXj_W2
Z178 DPx9 vunit_lib 22 integer_vector_ptr_pkg 0 22 dQHde;mb=n>VUWALE0?M33
Z179 DPx9 vunit_lib 9 types_pkg 0 22 8X1EBI95Q8hI=Vi3D9DP;0
R1
R2
!i122 115
R3
Z180 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_Add16.vhd
Z181 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_Add16.vhd
l0
R49
VhgNGb2oQ5c1006Y1zQTmz1
!s100 77RA^4iTgKfKX]UO[D^BS0
R7
33
Z182 !s110 1648058071
!i10b 1
Z183 !s108 1648058071.000000
Z184 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_Add16.vhd|
Z185 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_Add16.vhd|
!i113 1
R12
R13
Atb
R143
R144
R145
R146
R147
R148
R149
R150
R151
R152
R153
R154
R155
R156
R157
R158
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R24
R173
R174
R175
R176
R177
R178
R179
R1
R2
DEx4 work 8 tb_add16 0 22 hgNGb2oQ5c1006Y1zQTmz1
!i122 115
l28
L16 54
VFYl>djzSJj06iZNgkmO?F3
!s100 @fSmgf?fTP^V=^_e?;XFJ1
R7
33
R182
!i10b 1
R183
R184
R185
!i113 1
R12
R13
Etb_alu
R0
R143
R144
R145
R146
R147
R148
R149
R150
R151
R152
R153
R154
R155
R156
R157
R158
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R24
R173
R174
R175
R176
R177
R178
R179
R1
R2
!i122 116
R3
Z186 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_ALU.vhd
Z187 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_ALU.vhd
l0
R49
V<BYgR99dMme>VMNA?@iWh2
!s100 =iE_?APIHc?H1k29OSzE61
R7
33
R182
!i10b 1
R183
Z188 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_ALU.vhd|
Z189 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_ALU.vhd|
!i113 1
R12
R13
Atb
R143
R144
R145
R146
R147
R148
R149
R150
R151
R152
R153
R154
R155
R156
R157
R158
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R24
R173
R174
R175
R176
R177
R178
R179
R1
R2
DEx4 work 6 tb_alu 0 22 <BYgR99dMme>VMNA?@iWh2
!i122 116
l37
L16 158
VnD`SIk:XzZhoiQ]E4d4:n0
!s100 92A@DhTmYCJ1iz8UzT;[E0
R7
33
R182
!i10b 1
R183
R188
R189
!i113 1
R12
R13
Etb_comparador16
R0
R143
R144
R145
R146
R147
R148
R149
R150
R151
R152
R153
R154
R155
R156
R157
R158
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R24
R173
R174
R175
R176
R177
R178
R179
R1
R2
!i122 111
R3
Z190 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_comparador16.vhd
Z191 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_comparador16.vhd
l0
R49
VVUDPfQ]`C`2AhKW>>IJ6o1
!s100 I_g]JMk`mXQEHH=P@1gOo2
R7
33
R182
!i10b 1
R183
Z192 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_comparador16.vhd|
Z193 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_comparador16.vhd|
!i113 1
R12
R13
Atb
R143
R144
R145
R146
R147
R148
R149
R150
R151
R152
R153
R154
R155
R156
R157
R158
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R24
R173
R174
R175
R176
R177
R178
R179
R1
R2
DEx4 work 15 tb_comparador16 0 22 VUDPfQ]`C`2AhKW>>IJ6o1
!i122 111
l29
L16 48
VXUgehJe1?XREdG=IlaF_D2
!s100 cVREJcW;_N;b>`<29L:[10
R7
33
R182
!i10b 1
R183
R192
R193
!i113 1
R12
R13
Etb_fulladder
R0
R143
R144
R145
R146
R147
R148
R149
R150
R151
R152
R153
R154
R155
R156
R157
R158
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R24
R173
R174
R175
R176
R177
R178
R179
R1
R2
!i122 114
R3
Z194 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_FullAdder.vhd
Z195 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_FullAdder.vhd
l0
R49
VIHgOARFR?[o8i4cV3E^K_0
!s100 B?H4Yi6N6]id;0kbZFZH?1
R7
33
R182
!i10b 1
R183
Z196 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_FullAdder.vhd|
Z197 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_FullAdder.vhd|
!i113 1
R12
R13
Atb
R143
R144
R145
R146
R147
R148
R149
R150
R151
R152
R153
R154
R155
R156
R157
R158
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R24
R173
R174
R175
R176
R177
R178
R179
R1
R2
DEx4 work 12 tb_fulladder 0 22 IHgOARFR?[o8i4cV3E^K_0
!i122 114
l27
L16 64
Vcn@33bnl<Y@IE[DI0?CcC3
!s100 Xe2EZ6YDc`AV0HAMinEgY0
R7
33
R182
!i10b 1
R183
R196
R197
!i113 1
R12
R13
Etb_halfadder
R0
R143
R144
R145
R146
R147
R148
R149
R150
R151
R152
R153
R154
R155
R156
R157
R158
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R24
R173
R174
R175
R176
R177
R178
R179
R1
R2
!i122 113
R3
Z198 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_HalfAdder.vhd
Z199 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_HalfAdder.vhd
l0
R49
VEL1]mXj4HPzTD>UiaJ?dR1
!s100 6QP``nA[z>g7<bmUG3jcQ2
R7
33
R182
!i10b 1
R183
Z200 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_HalfAdder.vhd|
Z201 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_HalfAdder.vhd|
!i113 1
R12
R13
Atb
R143
R144
R145
R146
R147
R148
R149
R150
R151
R152
R153
R154
R155
R156
R157
R158
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R24
R173
R174
R175
R176
R177
R178
R179
R1
R2
DEx4 work 12 tb_halfadder 0 22 EL1]mXj4HPzTD>UiaJ?dR1
!i122 113
l27
Z202 L16 43
VW:6UinRLa<W19UlU]HNWU2
!s100 k@j?2_2=XZ=Ai]=[ARz^03
R7
33
R182
!i10b 1
R183
R200
R201
!i113 1
R12
R13
Etb_inc16
R0
R143
R144
R145
R146
R147
R148
R149
R150
R151
R152
R153
R154
R155
R156
R157
R158
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R24
R173
R174
R175
R176
R177
R178
R179
R1
R2
!i122 112
R3
Z203 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_Inc16.vhd
Z204 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_Inc16.vhd
l0
R49
VM8Bj`IbE5a<bQ1Q4?o;AQ3
!s100 ?AK^a0iYVQ[RS9`Mcj7E]0
R7
33
R182
!i10b 1
R183
Z205 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_Inc16.vhd|
Z206 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_Inc16.vhd|
!i113 1
R12
R13
Atb
R143
R144
R145
R146
R147
R148
R149
R150
R151
R152
R153
R154
R155
R156
R157
R158
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R24
R173
R174
R175
R176
R177
R178
R179
R1
R2
DEx4 work 8 tb_inc16 0 22 M8Bj`IbE5a<bQ1Q4?o;AQ3
!i122 112
l27
R202
VWB>:3=9WB[=SbAZBf;>:31
!s100 Obn9H8cJenTZ?5RZ8Sha?1
R7
33
R182
!i10b 1
R183
R205
R206
!i113 1
R12
R13
Etb_inversor16
R0
R143
R144
R145
R146
R147
R148
R149
R150
R151
R152
R153
R154
R155
R156
R157
R158
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R24
R173
R174
R175
R176
R177
R178
R179
R1
R2
!i122 110
R3
Z207 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_inversor16.vhd
Z208 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_inversor16.vhd
l0
R49
V3V2MO1R]UfbC[QV8MY3>P0
!s100 PW[am_O=GGFJ3T9NKU>0`3
R7
33
R182
!i10b 1
R183
Z209 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_inversor16.vhd|
Z210 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_inversor16.vhd|
!i113 1
R12
R13
Atb
R143
R144
R145
R146
R147
R148
R149
R150
R151
R152
R153
R154
R155
R156
R157
R158
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R24
R173
R174
R175
R176
R177
R178
R179
R1
R2
DEx4 work 13 tb_inversor16 0 22 3V2MO1R]UfbC[QV8MY3>P0
!i122 110
l28
L16 41
VAbJFbnY:ZoHJSXZdoBbkg3
!s100 KF4ndaa6P<l`^XgJcSa?o3
R7
33
R182
!i10b 1
R183
R209
R210
!i113 1
R12
R13
Etb_zerador16
R0
R143
R144
R145
R146
R147
R148
R149
R150
R151
R152
R153
R154
R155
R156
R157
R158
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R24
R173
R174
R175
R176
R177
R178
R179
R1
R2
!i122 109
R3
Z211 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_zerador16.vhd
Z212 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_zerador16.vhd
l0
R49
V18^dU4AXcDO7HF<NSj1023
!s100 CjK3oICe3bGE?_EmQ>=oJ0
R7
33
R182
!i10b 1
R183
Z213 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_zerador16.vhd|
Z214 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/tb_zerador16.vhd|
!i113 1
R12
R13
Atb
R143
R144
R145
R146
R147
R148
R149
R150
R151
R152
R153
R154
R155
R156
R157
R158
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R24
R173
R174
R175
R176
R177
R178
R179
R1
R2
DEx4 work 12 tb_zerador16 0 22 18^dU4AXcDO7HF<NSj1023
!i122 109
l28
L16 38
VB1cHXP6z`@3hL;];j;9Q12
!s100 >=E4LZ7m8DUCVOGUeRoEP2
R7
33
R182
!i10b 1
R183
R213
R214
!i113 1
R12
R13
Etoplevel
R0
R24
R1
R2
!i122 91
R3
Z215 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/TopLevel.vhd
Z216 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/TopLevel.vhd
l0
L20 1
VFCa<;a8<?R^U<ZKD[QTQj2
!s100 TMGM1N]j:4gl?hLT<M<KU0
R7
33
R8
!i10b 1
R9
Z217 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/TopLevel.vhd|
Z218 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/B-LogicaCombinacional/src/TopLevel.vhd|
!i113 1
R12
R13
Artl
R24
R1
R2
DEx4 work 8 toplevel 0 22 FCa<;a8<?R^U<ZKD[QTQj2
!i122 91
l40
L31 13
V9T`OLbRZW1V6fiPzo>0Pn0
!s100 GgI8@9c=GUV9C_=o_YUz52
R7
33
R8
!i10b 1
R9
R217
R218
!i113 1
R12
R13
Ezerador16
Z219 w1648058746
R1
R2
!i122 126
R3
Z220 8/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/zerador16.vhd
Z221 F/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/zerador16.vhd
l0
L8 1
VnHjHn^^b>WhfhGLTYS^N30
!s100 GFgmn:R<h:[ci`T3hP7g?0
R7
33
Z222 !s110 1648058753
!i10b 1
Z223 !s108 1648058753.000000
Z224 !s90 -quiet|-modelsimini|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/zerador16.vhd|
Z225 !s107 /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/src/zerador16.vhd|
!i113 1
R12
R13
Artl
R1
R2
Z226 DEx4 work 9 zerador16 0 22 nHjHn^^b>WhfhGLTYS^N30
!i122 126
l21
L16 11
Ve;bkE^SeR]Q_0a[BV<VAV0
!s100 ^j0S7:cE5`h:e<8N@d79S2
R7
33
R222
!i10b 1
R223
R224
R225
!i113 1
R12
R13
