#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Oct 24 14:30:55 2019
# Process ID: 12508
# Current directory: C:/Users/asgei/Desktop/RSA/RSA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8728 C:\Users\asgei\Desktop\RSA\RSA\RSA.xpr
# Log file: C:/Users/asgei/Desktop/RSA/RSA/vivado.log
# Journal file: C:/Users/asgei/Desktop/RSA/RSA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/asgei/Desktop/RSA/RSA/RSA.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/student/RSA' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 717.941 ; gain = 109.250
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sim_1/new/ALU_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/behav/xsim'
"xelab -wto b21dbe30756047ff945bb1036337d7a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b21dbe30756047ff945bb1036337d7a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture bench of entity xil_defaultlib.alu_tb
Built simulation snapshot ALU_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/behav/xsim/xsim.dir/ALU_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/behav/xsim/xsim.dir/ALU_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Oct 24 14:32:43 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 24 14:32:43 2019...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 756.676 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 786.332 ; gain = 21.848
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 786.344 ; gain = 29.668
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 808.230 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sim_1/new/ALU_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_tb'
ERROR: [VRFC 10-2989] 'clk_period' is not declared [C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sim_1/new/ALU_testbench.vhd:44]
ERROR: [VRFC 10-2123] 0 definitions of operator "*" match here [C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sim_1/new/ALU_testbench.vhd:44]
ERROR: [VRFC 10-3782] unit 'bench' ignored due to previous errors [C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sim_1/new/ALU_testbench.vhd:8]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sim_1/new/ALU_testbench.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sim_1/new/ALU_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/behav/xsim'
"xelab -wto b21dbe30756047ff945bb1036337d7a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b21dbe30756047ff945bb1036337d7a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture bench of entity xil_defaultlib.alu_tb
Built simulation snapshot ALU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 808.230 ; gain = 0.000
set_property is_enabled true [get_files  C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sources_1/new/Core.vhd]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sources_1/new/12-1_MUX.vhd w ]
add_files C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sources_1/new/12-1_MUX.vhd
update_compile_order -fileset sources_1
update_files -from_files C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sources_1/new/MUX.vhd -to_files C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sources_1/new/12-1_MUX.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sources_1/new/12-1_MUX.vhd' with file 'C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sources_1/new/MUX.vhd'.
set_property is_enabled false [get_files  C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sources_1/new/Core.vhd]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sim_1/new/MUX_tb.vhd w ]
add_files -fileset sim_1 C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sim_1/new/MUX_tb.vhd
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/behav/xsim'
"xelab -wto b21dbe30756047ff945bb1036337d7a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b21dbe30756047ff945bb1036337d7a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1399.875 ; gain = 0.000
set_property is_enabled false [get_files  C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sim_1/new/ALU_testbench.vhd]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sources_1/new/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MUX'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sim_1/new/MUX_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MUX_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/behav/xsim'
"xelab -wto b21dbe30756047ff945bb1036337d7a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b21dbe30756047ff945bb1036337d7a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1399.875 ; gain = 0.000
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sources_1/new/ALU.vhd]
update_compile_order -fileset sources_1
launch_simulation
boost::filesystem::remove: Prosessen får ikke tilgang til filen fordi den brukes av en annen prosess: "C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
boost::filesystem::remove: Prosessen får ikke tilgang til filen fordi den brukes av en annen prosess: "C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/behav/xsim/simulate.log"
launch_runs synth_1 -jobs 2
[Thu Oct 24 15:12:18 2019] Launched synth_1...
Run output will be captured here: C:/Users/asgei/Desktop/RSA/RSA/RSA.runs/synth_1/runme.log
launch_simulation
boost::filesystem::remove: Prosessen får ikke tilgang til filen fordi den brukes av en annen prosess: "C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
boost::filesystem::remove: Prosessen får ikke tilgang til filen fordi den brukes av en annen prosess: "C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
boost::filesystem::remove: Prosessen får ikke tilgang til filen fordi den brukes av en annen prosess: "C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/behav/xsim/simulate.log"
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Oct 24 15:14:29 2019] Launched synth_1...
Run output will be captured here: C:/Users/asgei/Desktop/RSA/RSA/RSA.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010iclg225-1L
INFO: [Device 21-403] Loading part xc7z010iclg225-1L
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [Netlist 29-101] Netlist 'MUX' is not ideal for floorplanning, since the cellview 'MUX' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1628.016 ; gain = 227.453
INFO: [Common 17-344] 'open_run' was cancelled
launch_simulation
boost::filesystem::remove: Prosessen får ikke tilgang til filen fordi den brukes av en annen prosess: "C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
boost::filesystem::remove: Prosessen får ikke tilgang til filen fordi den brukes av en annen prosess: "C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/behav/xsim/simulate.log"
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010iclg225-1L
WARNING: [Netlist 29-101] Netlist 'MUX' is not ideal for floorplanning, since the cellview 'MUX' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1628.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1628.016 ; gain = 0.000
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/synth/func/xsim/MUX_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/synth/func/xsim/MUX_tb_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'MUX_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj MUX_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/synth/func/xsim/MUX_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj MUX_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sim_1/new/MUX_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MUX_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/synth/func/xsim'
"xelab -wto b21dbe30756047ff945bb1036337d7a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot MUX_tb_func_synth xil_defaultlib.MUX_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b21dbe30756047ff945bb1036337d7a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot MUX_tb_func_synth xil_defaultlib.MUX_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.MUX
Compiling architecture bench of entity xil_defaultlib.mux_tb
Built simulation snapshot MUX_tb_func_synth

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/synth/func/xsim/xsim.dir/MUX_tb_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/synth/func/xsim/xsim.dir/MUX_tb_func_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Oct 24 15:17:59 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 24 15:17:59 2019...
run_program: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1811.172 ; gain = 183.156
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MUX_tb_func_synth -key {Post-Synthesis:sim_1:Functional:MUX_tb} -tclbatch {MUX_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MUX_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MUX_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:41 ; elapsed = 00:00:31 . Memory (MB): peak = 1827.352 ; gain = 199.336
set_property is_enabled true [get_files  C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sources_1/new/ALU.vhd]
set_property is_enabled true [get_files  C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sources_1/new/Core.vhd]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sim_1/new/MUX_tb.vhd]
set_property is_enabled false [get_files  {C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sources_1/new/MUX.vhd C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sources_1/new/Core.vhd}]
set_property is_enabled false [get_files  C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sources_1/new/ALU.vhd]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sim_1/new/core_tb.vhd w ]
add_files -fileset sim_1 C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sim_1/new/core_tb.vhd
set_property is_enabled true [get_files  {C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sources_1/new/ALU.vhd C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sources_1/new/Core.vhd C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sources_1/new/MUX.vhd}]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sources_1/new/ALU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sim_1/new/ALU_testbench.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sources_1/new/MUX.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sim_1/new/core_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sources_1/new/ALU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/asgei/Desktop/RSA/RSA/RSA.srcs/sim_1/new/ALU_testbench.vhd:]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
boost::filesystem::remove: Prosessen får ikke tilgang til filen fordi den brukes av en annen prosess: "C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/behav/xsim/simulate.log"
launch_simulation -mode post-synthesis -type functional
boost::filesystem::remove: Prosessen får ikke tilgang til filen fordi den brukes av en annen prosess: "C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/synth/func/xsim/simulate.log"
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/synth/timing/xsim/Core_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/synth/timing/xsim/Core_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/synth/timing/xsim/Core_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/synth/timing/xsim/Core_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'Core' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj Core_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/synth/timing/xsim/Core_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/synth/timing/xsim'
"xelab -wto b21dbe30756047ff945bb1036337d7a8 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Core_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.Core xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b21dbe30756047ff945bb1036337d7a8 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Core_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.Core xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.Core in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/synth/timing/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/synth/timing/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1860.750 ; gain = 27.383
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
boost::filesystem::remove: Prosessen får ikke tilgang til filen fordi den brukes av en annen prosess: "C:/Users/asgei/Desktop/RSA/RSA/RSA.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1929.371 ; gain = 68.621
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 24 15:39:17 2019...
