============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           May 14 2023  03:31:24 pm
  Module:                 mv_lp_top
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (26 ps) Late External Delay Assertion at pin R
          Group: in2out
     Startpoint: (F) B
          Clock: (R) upf_clk
       Endpoint: (R) R
          Clock: (R) upf_clk

                     Capture       Launch     
        Path Delay:+     720            -     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=     920          200     
                                              
      Output Delay:-     240                  
       Uncertainty:-      50                  
     Required Time:=     630                  
      Launch Clock:-     200                  
       Input Delay:-     160                  
         Data Path:-     244                  
             Slack:=      26                  

Exceptions/Constraints:
  max_delay                720             del_1       
  input_delay              160             in_del_1_1  
  output_delay             240             ou_del_11_1 

#------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell     Timing Point   
#  (ps)   (ps)   (ps)        (fF)                            
#------------------------------------------------------------
      0     360     0      7  4.4  (arrival)  B              
     23     383    35      2  1.5  INVX1_LVT  g195/Y         
    150     532    64      4  2.2  HADDX1_LVT g184__5526/SO  
     72     604    58      4  2.4  INVX1_LVT  g123/Y         
      0     604     -      -    -  (port)     R              
#------------------------------------------------------------



Path 2: MET (27 ps) Late External Delay Assertion at pin T
          Group: in2out
     Startpoint: (R) C
          Clock: (R) upf_clk
       Endpoint: (F) T
          Clock: (R) upf_clk

                     Capture       Launch     
        Path Delay:+     720            -     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=     920          200     
                                              
      Output Delay:-     240                  
       Uncertainty:-      50                  
     Required Time:=     630                  
      Launch Clock:-     200                  
       Input Delay:-     160                  
         Data Path:-     243                  
             Slack:=      27                  

Exceptions/Constraints:
  max_delay                720             del_1       
  input_delay              160             in_del_2_1  
  output_delay             240             ou_del_13_1 

#-------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell      Timing Point   
#  (ps)   (ps)   (ps)        (fF)                             
#-------------------------------------------------------------
      0     360     0      3  2.1  (arrival)   C              
     15     375    17      2  1.1  INVX0_LVT   g194/Y         
     69     445    98      2  1.4  NAND2X0_LVT g191__5122/Y   
     27     471    44      2  0.5  INVX1_LVT   g189/Y         
    132     603    43      3  1.2  AO22X1_LVT  g185__6783/Y   
      0     603     -      -    -  (port)      T              
#-------------------------------------------------------------



Path 3: MET (28 ps) Setup Check with Pin modD_inst/D2C_reg/CLK->D
          Group: in2reg
     Startpoint: (R) C
          Clock: (R) upf_clk
       Endpoint: (F) modD_inst/D2C_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-      96                  
       Uncertainty:-      50                  
     Required Time:=     854                  
      Launch Clock:-     200                  
       Input Delay:-     160                  
         Data Path:-     466                  
             Slack:=      28                  

Exceptions/Constraints:
  input_delay             160             in_del_2_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      0     360     0      3  2.1  (arrival)   C                       
     15     375    17      2  1.1  INVX0_LVT   g194/Y                  
     69     445    98      2  1.4  NAND2X0_LVT g191__5122/Y            
     27     471    44      2  0.5  INVX1_LVT   g189/Y                  
    132     603    43      3  1.2  AO22X1_LVT  g185__6783/Y            
     64     667    69      1  1.0  NAND3X0_LVT modD_inst/g278__5107/Y  
    158     826    54      1  0.5  HADDX1_LVT  modD_inst/g288__8428/SO 
      0     826     -      1    -  DFFX1_LVT   modD_inst/D2C_reg/D     
#----------------------------------------------------------------------



Path 4: MET (34 ps) Setup Check with Pin modB_inst/B2D_reg/CLK->D
          Group: in2reg
     Startpoint: (F) B
          Clock: (R) upf_clk
       Endpoint: (F) modB_inst/B2D_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-      96                  
       Uncertainty:-      50                  
     Required Time:=     854                  
      Launch Clock:-     200                  
       Input Delay:-     160                  
         Data Path:-     460                  
             Slack:=      34                  

Exceptions/Constraints:
  input_delay             160             in_del_1_1 

#---------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                     
#---------------------------------------------------------------------
      0     360     0      7  4.4  (arrival)   B                      
     23     383    35      2  1.5  INVX1_LVT   g195/Y                 
    150     532    64      4  2.2  HADDX1_LVT  g184__5526/SO          
     72     604    58      4  2.4  INVX1_LVT   g123/Y                 
     65     668    72      1  1.1  NAND3X0_LVT modB_inst/g187__8246/Y 
    151     820    54      1  0.5  XNOR2X1_LVT modB_inst/g181__1705/Y 
      0     820     -      1    -  DFFX1_LVT   modB_inst/B2D_reg/D    
#---------------------------------------------------------------------



Path 5: MET (76 ps) Setup Check with Pin modB_inst/B2C_reg/CLK->D
          Group: in2reg
     Startpoint: (F) B
          Clock: (R) upf_clk
       Endpoint: (F) modB_inst/B2C_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     102                  
       Uncertainty:-      50                  
     Required Time:=     848                  
      Launch Clock:-     200                  
       Input Delay:-     160                  
         Data Path:-     412                  
             Slack:=      76                  

Exceptions/Constraints:
  input_delay             160             in_del_1_1 

#---------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                     
#---------------------------------------------------------------------
      0     360     0      7  4.4  (arrival)   B                      
     23     383    35      2  1.5  INVX1_LVT   g195/Y                 
    150     532    64      4  2.2  HADDX1_LVT  g184__5526/SO          
     72     604    58      4  2.4  INVX1_LVT   g123/Y                 
    168     772    63      1  0.5  MUX21X1_LVT modB_inst/g186__5122/Y 
      0     772     -      1    -  DFFX1_LVT   modB_inst/B2C_reg/D    
#---------------------------------------------------------------------



Path 6: MET (97 ps) Setup Check with Pin modD_inst/W_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) modD_inst/RD3_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modD_inst/W_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     136                  
       Uncertainty:-      50                  
     Required Time:=     814                  
      Launch Clock:-     200                  
         Data Path:-     516                  
             Slack:=      97                  

#---------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                     
#---------------------------------------------------------------------
      -     200    50     32    -  (arrival)   modD_inst/RD3_reg/CLK  
    260     460    41      1  1.1  SDFFX1_LVT  modD_inst/RD3_reg/Q    
    257     716   119      1  0.5  XNOR3X1_LVT modD_inst/g273__6417/Y 
      0     716     -      1    -  DFFX1_LVT   modD_inst/W_reg/D      
#---------------------------------------------------------------------



Path 7: MET (98 ps) Late External Delay Assertion at pin P
          Group: in2out
     Startpoint: (F) B
          Clock: (R) upf_clk
       Endpoint: (F) P
          Clock: (R) upf_clk

                     Capture       Launch     
        Path Delay:+     720            -     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=     920          200     
                                              
      Output Delay:-     240                  
       Uncertainty:-      50                  
     Required Time:=     630                  
      Launch Clock:-     200                  
       Input Delay:-     160                  
         Data Path:-     172                  
             Slack:=      98                  

Exceptions/Constraints:
  max_delay                720             del_1      
  input_delay              160             in_del_1_1 
  output_delay             240             ou_del     

#------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell     Timing Point   
#  (ps)   (ps)   (ps)        (fF)                            
#------------------------------------------------------------
      0     360     0      7  4.4  (arrival)  B              
     23     383    35      2  1.5  INVX1_LVT  g195/Y         
    150     532    64      4  2.2  HADDX1_LVT g184__5526/SO  
      0     532     -      -    -  (port)     P              
#------------------------------------------------------------



Path 8: MET (102 ps) Setup Check with Pin modD_inst/RD2_reg/CLK->SE
          Group: in2reg
     Startpoint: (F) D
          Clock: (R) upf_clk
       Endpoint: (R) modD_inst/RD2_reg/SE
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     344                  
       Uncertainty:-      50                  
     Required Time:=     606                  
      Launch Clock:-     200                  
       Input Delay:-     160                  
         Data Path:-     143                  
             Slack:=     102                  

Exceptions/Constraints:
  input_delay             160             in_del_3_1 

#------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell        Timing Point      
#  (ps)   (ps)   (ps)        (fF)                                  
#------------------------------------------------------------------
      0     360     0      4  3.0  (arrival)  D                    
     64     424    35      1  0.5  HADDX1_LVT modD_inst/g2/C1      
     80     503   105      1  0.9  INVX0_HVT  modD_inst/g3/Y       
      0     503     -      1    -  SDFFX1_LVT modD_inst/RD2_reg/SE 
#------------------------------------------------------------------



Path 9: MET (102 ps) Setup Check with Pin modC_inst/RC2_reg/CLK->SE
          Group: in2reg
     Startpoint: (F) C
          Clock: (R) upf_clk
       Endpoint: (R) modC_inst/RC2_reg/SE
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     344                  
       Uncertainty:-      50                  
     Required Time:=     606                  
      Launch Clock:-     200                  
       Input Delay:-     160                  
         Data Path:-     143                  
             Slack:=     102                  

Exceptions/Constraints:
  input_delay             160             in_del_2_1 

#------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell        Timing Point      
#  (ps)   (ps)   (ps)        (fF)                                  
#------------------------------------------------------------------
      0     360     0      3  2.0  (arrival)  C                    
     64     424    35      1  0.5  HADDX1_LVT modC_inst/g2/C1      
     80     503   105      1  0.9  INVX0_HVT  modC_inst/g3/Y       
      0     503     -      1    -  SDFFX1_LVT modC_inst/RC2_reg/SE 
#------------------------------------------------------------------



Path 10: MET (110 ps) Setup Check with Pin modD_inst/RD4_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) modD_inst/D2A_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modD_inst/RD4_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     136                  
       Uncertainty:-      50                  
     Required Time:=     814                  
      Launch Clock:-     200                  
         Data Path:-     503                  
             Slack:=     110                  

#---------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                     
#---------------------------------------------------------------------
      -     200    50     32    -  (arrival)   modD_inst/D2A_reg/CLK  
    228     428    44      4  2.4  DFFX1_LVT   modD_inst/D2A_reg/Q    
    275     703   119      1  0.5  XNOR3X1_LVT modD_inst/g200__2883/Y 
      0     703     -      1    -  DFFX1_LVT   modD_inst/RD4_reg/D    
#---------------------------------------------------------------------



Path 11: MET (115 ps) Setup Check with Pin modC_inst/RC4_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) modC_inst/C2D_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modC_inst/RC4_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     136                  
       Uncertainty:-      50                  
     Required Time:=     814                  
      Launch Clock:-     200                  
         Data Path:-     499                  
             Slack:=     115                  

#---------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                     
#---------------------------------------------------------------------
      -     200    50     32    -  (arrival)   modC_inst/C2D_reg/CLK  
    226     426    42      3  2.0  DFFX1_LVT   modC_inst/C2D_reg/Q    
    273     699   119      1  0.5  XNOR3X1_LVT modC_inst/g293__6131/Y 
      0     699     -      1    -  DFFX1_LVT   modC_inst/RC4_reg/D    
#---------------------------------------------------------------------



Path 12: MET (116 ps) Setup Check with Pin modB_inst/RB4_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) modD_inst/D2B_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modB_inst/RB4_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     136                  
       Uncertainty:-      50                  
     Required Time:=     814                  
      Launch Clock:-     200                  
         Data Path:-     498                  
             Slack:=     116                  

#---------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                     
#---------------------------------------------------------------------
      -     200    50     32    -  (arrival)   modD_inst/D2B_reg/CLK  
    225     425    41      3  1.9  DFFX1_LVT   modD_inst/D2B_reg/Q    
    273     698   119      1  0.5  XNOR3X1_LVT modB_inst/g174__6783/Y 
      0     698     -      1    -  DFFX1_LVT   modB_inst/RB4_reg/D    
#---------------------------------------------------------------------



Path 13: MET (118 ps) Setup Check with Pin modA_inst/RA4_reg/CLK->SETB
          Group: upf_clk
     Startpoint: (R) modD_inst/D2A_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (R) modA_inst/RA4_reg/SETB
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     230                  
       Uncertainty:-      50                  
     Required Time:=     720                  
      Launch Clock:-     200                  
         Data Path:-     402                  
             Slack:=     118                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -     200    50     32    -  (arrival)    modD_inst/D2A_reg/CLK  
    228     428    44      4  2.4  DFFX1_LVT    modD_inst/D2A_reg/Q    
     89     517    94      2  1.3  NAND2X0_LVT  modA_inst/g248__8428/Y 
     84     602    34      1  0.5  OR2X1_LVT    modA_inst/g241__2398/Y 
      0     602     -      1    -  DFFSSRX1_LVT modA_inst/RA4_reg/SETB 
#----------------------------------------------------------------------



Path 14: MET (120 ps) Setup Check with Pin modA_inst/A2B_reg/CLK->SI
          Group: in2reg
     Startpoint: (R) B
          Clock: (R) upf_clk
       Endpoint: (F) modA_inst/A2B_reg/SI
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     274                  
       Uncertainty:-      50                  
     Required Time:=     676                  
      Launch Clock:-     200                  
       Input Delay:-     160                  
         Data Path:-     195                  
             Slack:=     120                  

Exceptions/Constraints:
  input_delay             160             in_del_1_1 

#------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell        Timing Point      
#  (ps)   (ps)   (ps)        (fF)                                  
#------------------------------------------------------------------
      0     360     0      7  4.6  (arrival)  B                    
     15     375    16      2  1.5  INVX1_LVT  g195/Y               
    156     531    57      4  2.2  HADDX1_LVT g184__5526/SO        
     24     555    30      1  0.5  INVX1_LVT  modA_inst/g249/Y     
      0     555     -      1    -  SDFFX1_LVT modA_inst/A2B_reg/SI 
#------------------------------------------------------------------



Path 15: MET (122 ps) Late External Delay Assertion at pin S
          Group: in2out
     Startpoint: (R) B
          Clock: (R) upf_clk
       Endpoint: (F) S
          Clock: (R) upf_clk

                     Capture       Launch     
        Path Delay:+     720            -     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=     920          200     
                                              
      Output Delay:-     240                  
       Uncertainty:-      50                  
     Required Time:=     630                  
      Launch Clock:-     200                  
       Input Delay:-     160                  
         Data Path:-     148                  
             Slack:=     122                  

Exceptions/Constraints:
  max_delay                720             del_1       
  input_delay              160             in_del_1_1  
  output_delay             240             ou_del_12_1 

#-------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell      Timing Point   
#  (ps)   (ps)   (ps)        (fF)                             
#-------------------------------------------------------------
      0     360     0      7  4.6  (arrival)   B              
     15     375    16      2  1.5  INVX1_LVT   g195/Y         
    134     508    68      2  1.0  MUX21X1_LVT g186__3680/Y   
      0     508     -      -    -  (port)      S              
#-------------------------------------------------------------



Path 16: MET (123 ps) Setup Check with Pin modA_inst/RA2_reg/CLK->SE
          Group: in2reg
     Startpoint: (F) B
          Clock: (R) upf_clk
       Endpoint: (R) modA_inst/RA2_reg/SE
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     330                  
       Uncertainty:-      50                  
     Required Time:=     620                  
      Launch Clock:-     200                  
       Input Delay:-     160                  
         Data Path:-     137                  
             Slack:=     123                  

Exceptions/Constraints:
  input_delay             160             in_del_1_1 

#---------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                     
#---------------------------------------------------------------------
      0     360     0      7  4.4  (arrival)   B                      
     18     378    26      2  1.0  INVX1_LVT   modA_inst/g251/Y       
    118     497    68      3  2.3  MUX21X1_LVT modA_inst/g247__4319/Y 
      0     497     -      3    -  SDFFX1_LVT  modA_inst/RA2_reg/SE   
#---------------------------------------------------------------------



Path 17: MET (123 ps) Setup Check with Pin modA_inst/A2B_reg/CLK->SE
          Group: in2reg
     Startpoint: (F) B
          Clock: (R) upf_clk
       Endpoint: (R) modA_inst/A2B_reg/SE
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     330                  
       Uncertainty:-      50                  
     Required Time:=     620                  
      Launch Clock:-     200                  
       Input Delay:-     160                  
         Data Path:-     137                  
             Slack:=     123                  

Exceptions/Constraints:
  input_delay             160             in_del_1_1 

#---------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                     
#---------------------------------------------------------------------
      0     360     0      7  4.4  (arrival)   B                      
     18     378    26      2  1.0  INVX1_LVT   modA_inst/g251/Y       
    118     497    68      3  2.3  MUX21X1_LVT modA_inst/g247__4319/Y 
      0     497     -      3    -  SDFFX1_LVT  modA_inst/A2B_reg/SE   
#---------------------------------------------------------------------



Path 18: MET (128 ps) Setup Check with Pin modB_inst/RB2_reg/CLK->SE
          Group: in2reg
     Startpoint: (F) B
          Clock: (R) upf_clk
       Endpoint: (R) modB_inst/RB2_reg/SE
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     321                  
       Uncertainty:-      50                  
     Required Time:=     629                  
      Launch Clock:-     200                  
       Input Delay:-     160                  
         Data Path:-     142                  
             Slack:=     128                  

Exceptions/Constraints:
  input_delay             160             in_del_1_1 

#---------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                     
#---------------------------------------------------------------------
      0     360     0      7  4.4  (arrival)  B                       
    142     502    47      2  1.4  HADDX1_LVT modB_inst/g182__1617/SO 
      0     502     -      2    -  SDFFX1_LVT modB_inst/RB2_reg/SE    
#---------------------------------------------------------------------



Path 19: MET (134 ps) Setup Check with Pin modA_inst/A2B_reg/CLK->D
          Group: in2reg
     Startpoint: (F) B
          Clock: (R) upf_clk
       Endpoint: (F) modA_inst/A2B_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     284                  
       Uncertainty:-      50                  
     Required Time:=     666                  
      Launch Clock:-     200                  
       Input Delay:-     160                  
         Data Path:-     172                  
             Slack:=     134                  

Exceptions/Constraints:
  input_delay             160             in_del_1_1 

#-----------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell        Timing Point     
#  (ps)   (ps)   (ps)        (fF)                                 
#-----------------------------------------------------------------
      0     360     0      7  4.4  (arrival)  B                   
     23     383    35      2  1.5  INVX1_LVT  g195/Y              
    150     532    64      4  2.2  HADDX1_LVT g184__5526/SO       
      0     532     -      4    -  SDFFX1_LVT modA_inst/A2B_reg/D 
#-----------------------------------------------------------------



Path 20: MET (142 ps) Setup Check with Pin modD_inst/D2B_reg/CLK->D
          Group: in2reg
     Startpoint: (R) C
          Clock: (R) upf_clk
       Endpoint: (F) modD_inst/D2B_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-      86                  
       Uncertainty:-      50                  
     Required Time:=     864                  
      Launch Clock:-     200                  
       Input Delay:-     160                  
         Data Path:-     362                  
             Slack:=     142                  

Exceptions/Constraints:
  input_delay             160             in_del_2_1 

#---------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                     
#---------------------------------------------------------------------
      0     360     0      3  2.1  (arrival)   C                      
     15     375    17      2  1.1  INVX0_LVT   g194/Y                 
     69     445    98      2  1.4  NAND2X0_LVT g191__5122/Y           
     27     471    44      2  0.5  INVX1_LVT   g189/Y                 
    132     603    43      3  1.2  AO22X1_LVT  g185__6783/Y           
    119     722    40      1  0.5  AO21X1_LVT  modD_inst/g276__2398/Y 
      0     722     -      1    -  DFFX1_LVT   modD_inst/D2B_reg/D    
#---------------------------------------------------------------------



Path 21: MET (152 ps) Setup Check with Pin modD_inst/RD3_reg/CLK->SE
          Group: upf_clk
     Startpoint: (R) modD_inst/RD2_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (R) modD_inst/RD3_reg/SE
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     323                  
       Uncertainty:-      50                  
     Required Time:=     627                  
      Launch Clock:-     200                  
         Data Path:-     274                  
             Slack:=     152                  

#-------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Timing Point      
#  (ps)   (ps)   (ps)        (fF)                                   
#-------------------------------------------------------------------
      -     200    50     32    -  (arrival)  modD_inst/RD2_reg/CLK 
    274     474    52      2  1.4  SDFFX1_LVT modD_inst/RD2_reg/Q   
      0     474     -      2    -  SDFFX1_LVT modD_inst/RD3_reg/SE  
#-------------------------------------------------------------------



Path 22: MET (152 ps) Setup Check with Pin modC_inst/RC3_reg/CLK->SE
          Group: upf_clk
     Startpoint: (R) modC_inst/RC2_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (R) modC_inst/RC3_reg/SE
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     323                  
       Uncertainty:-      50                  
     Required Time:=     627                  
      Launch Clock:-     200                  
         Data Path:-     274                  
             Slack:=     152                  

#-------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Timing Point      
#  (ps)   (ps)   (ps)        (fF)                                   
#-------------------------------------------------------------------
      -     200    50     32    -  (arrival)  modC_inst/RC2_reg/CLK 
    274     474    52      2  1.4  SDFFX1_LVT modC_inst/RC2_reg/Q   
      0     474     -      2    -  SDFFX1_LVT modC_inst/RC3_reg/SE  
#-------------------------------------------------------------------



Path 23: MET (152 ps) Setup Check with Pin modB_inst/RB3_reg/CLK->SE
          Group: upf_clk
     Startpoint: (R) modB_inst/RB2_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (R) modB_inst/RB3_reg/SE
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     323                  
       Uncertainty:-      50                  
     Required Time:=     627                  
      Launch Clock:-     200                  
         Data Path:-     274                  
             Slack:=     152                  

#-------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Timing Point      
#  (ps)   (ps)   (ps)        (fF)                                   
#-------------------------------------------------------------------
      -     200    50     32    -  (arrival)  modB_inst/RB2_reg/CLK 
    274     474    52      2  1.4  SDFFX1_LVT modB_inst/RB2_reg/Q   
      0     474     -      2    -  SDFFX1_LVT modB_inst/RB3_reg/SE  
#-------------------------------------------------------------------



Path 24: MET (152 ps) Setup Check with Pin modA_inst/RA3_reg/CLK->SE
          Group: upf_clk
     Startpoint: (R) modA_inst/RA2_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (R) modA_inst/RA3_reg/SE
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     323                  
       Uncertainty:-      50                  
     Required Time:=     627                  
      Launch Clock:-     200                  
         Data Path:-     274                  
             Slack:=     152                  

#-------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Timing Point      
#  (ps)   (ps)   (ps)        (fF)                                   
#-------------------------------------------------------------------
      -     200    50     32    -  (arrival)  modA_inst/RA2_reg/CLK 
    274     474    52      2  1.4  SDFFX1_LVT modA_inst/RA2_reg/Q   
      0     474     -      2    -  SDFFX1_LVT modA_inst/RA3_reg/SE  
#-------------------------------------------------------------------



Path 25: MET (154 ps) Setup Check with Pin modA_inst/RA4_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) modD_inst/D2A_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modA_inst/RA4_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     202                  
       Uncertainty:-      50                  
     Required Time:=     748                  
      Launch Clock:-     200                  
         Data Path:-     395                  
             Slack:=     154                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -     200    50     32    -  (arrival)    modD_inst/D2A_reg/CLK  
    244     444    63      4  2.6  DFFX1_LVT    modD_inst/D2A_reg/Q    
     63     507    58      2  1.3  NAND2X0_LVT  modA_inst/g248__8428/Y 
     88     595    31      1  0.5  AND2X1_LVT   modA_inst/g242__5107/Y 
      0     595     -      1    -  DFFSSRX1_LVT modA_inst/RA4_reg/D    
#----------------------------------------------------------------------



Path 26: MET (172 ps) Setup Check with Pin modA_inst/A2D_reg/CLK->SE
          Group: upf_clk
     Startpoint: (R) modA_inst/A2C_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (R) modA_inst/A2D_reg/SE
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     330                  
       Uncertainty:-      50                  
     Required Time:=     620                  
      Launch Clock:-     200                  
         Data Path:-     248                  
             Slack:=     172                  

#-------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Timing Point      
#  (ps)   (ps)   (ps)        (fF)                                   
#-------------------------------------------------------------------
      -     200    50     32    -  (arrival)  modA_inst/A2C_reg/CLK 
    248     448    68      5  3.0  DFFX1_LVT  modA_inst/A2C_reg/Q   
      0     448     -      5    -  SDFFX1_LVT modA_inst/A2D_reg/SE  
#-------------------------------------------------------------------



Path 27: MET (176 ps) Late External Delay Assertion at pin Q
          Group: in2out
     Startpoint: (F) C
          Clock: (R) upf_clk
       Endpoint: (R) Q
          Clock: (R) upf_clk

                     Capture       Launch     
        Path Delay:+     720            -     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=     920          200     
                                              
      Output Delay:-     240                  
       Uncertainty:-      50                  
     Required Time:=     630                  
      Launch Clock:-     200                  
       Input Delay:-     160                  
         Data Path:-      94                  
             Slack:=     176                  

Exceptions/Constraints:
  max_delay                720             del_1       
  input_delay              160             in_del_2_1  
  output_delay             240             ou_del_10_1 

#------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell     Timing Point   
#  (ps)   (ps)   (ps)        (fF)                            
#------------------------------------------------------------
      0     360     0      3  2.0  (arrival)  C              
     26     386    41      2  1.2  INVX0_LVT  g194/Y         
     67     454    32      2  0.6  AND2X1_LVT g188__2802/Y   
      0     454     -      -    -  (port)     Q              
#------------------------------------------------------------



Path 28: MET (177 ps) Setup Check with Pin modC_inst/C2B_reg/CLK->D
          Group: in2reg
     Startpoint: (R) B
          Clock: (R) upf_clk
       Endpoint: (F) modC_inst/C2B_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-      86                  
       Uncertainty:-      50                  
     Required Time:=     864                  
      Launch Clock:-     200                  
       Input Delay:-     160                  
         Data Path:-     327                  
             Slack:=     177                  

Exceptions/Constraints:
  input_delay             160             in_del_1_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      0     360     0      7  4.6  (arrival)   B                       
     15     375    16      2  1.5  INVX1_LVT   g195/Y                  
    134     508    68      2  1.0  MUX21X1_LVT g186__3680/Y            
    106     614    36      1  0.5  HADDX1_LVT  modC_inst/g300__7482/C1 
     73     687    40      1  0.5  AO21X1_LVT  modC_inst/g298__5115/Y  
      0     687     -      1    -  DFFX1_LVT   modC_inst/C2B_reg/D     
#----------------------------------------------------------------------



Path 29: MET (177 ps) Setup Check with Pin modD_inst/D2A_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) modA_inst/A2D_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modD_inst/D2A_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-      81                  
       Uncertainty:-      50                  
     Required Time:=     869                  
      Launch Clock:-     200                  
         Data Path:-     492                  
             Slack:=     177                  

#---------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                     
#---------------------------------------------------------------------
      -     200    50     32    -  (arrival)  modA_inst/A2D_reg/CLK   
    270     470    47      1  1.0  SDFFX1_LVT modA_inst/A2D_reg/Q     
    138     608    51      1  0.6  HADDX1_LVT modD_inst/g286__4319/SO 
     84     692    31      1  0.5  AND2X1_LVT modD_inst/g275__5477/Y  
      0     692     -      1    -  DFFX1_LVT  modD_inst/D2A_reg/D     
#---------------------------------------------------------------------



Path 30: MET (180 ps) Setup Check with Pin modB_inst/Y_reg/CLK->SI
          Group: upf_clk
     Startpoint: (R) modB_inst/RB3_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modB_inst/Y_reg/SI
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     273                  
       Uncertainty:-      50                  
     Required Time:=     677                  
      Launch Clock:-     200                  
         Data Path:-     297                  
             Slack:=     180                  

#-------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Timing Point      
#  (ps)   (ps)   (ps)        (fF)                                   
#-------------------------------------------------------------------
      -     200    50     32    -  (arrival)  modB_inst/RB3_reg/CLK 
    273     473    50      2  1.3  SDFFX1_LVT modB_inst/RB3_reg/Q   
     23     497    27      1  0.5  INVX1_LVT  modB_inst/g189/Y      
      0     497     -      1    -  SDFFX1_LVT modB_inst/Y_reg/SI    
#-------------------------------------------------------------------



Path 31: MET (191 ps) Setup Check with Pin modC_inst/C2D_reg/CLK->D
          Group: in2reg
     Startpoint: (R) B
          Clock: (R) upf_clk
       Endpoint: (F) modC_inst/C2D_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-      94                  
       Uncertainty:-      50                  
     Required Time:=     856                  
      Launch Clock:-     200                  
       Input Delay:-     160                  
         Data Path:-     305                  
             Slack:=     191                  

Exceptions/Constraints:
  input_delay             160             in_del_1_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell           Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      0     360     0      7  4.6  (arrival)   B                       
     15     375    16      2  1.5  INVX1_LVT   g195/Y                  
    134     508    68      2  1.0  MUX21X1_LVT g186__3680/Y            
    157     665    50      1  0.5  HADDX1_LVT  modC_inst/g300__7482/SO 
      0     665     -      1    -  DFFX1_LVT   modC_inst/C2D_reg/D     
#----------------------------------------------------------------------



Path 32: MET (199 ps) Setup Check with Pin modA_inst/RA1_reg/CLK->D
          Group: in2reg
     Startpoint: (R) B
          Clock: (R) upf_clk
       Endpoint: (F) modA_inst/RA1_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-      86                  
       Uncertainty:-      50                  
     Required Time:=     864                  
      Launch Clock:-     200                  
       Input Delay:-     160                  
         Data Path:-     305                  
             Slack:=     199                  

Exceptions/Constraints:
  input_delay             160             in_del_1_1 

#---------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                     
#---------------------------------------------------------------------
      0     360     0      7  4.6  (arrival)   B                      
     13     373    11      2  1.0  INVX1_LVT   modA_inst/g251/Y       
    148     521    79      3  2.3  MUX21X1_LVT modA_inst/g247__4319/Y 
    144     665    40      1  0.5  AO21X1_LVT  modA_inst/g136__5526/Y 
      0     665     -      1    -  DFFX1_LVT   modA_inst/RA1_reg/D    
#---------------------------------------------------------------------



Path 33: MET (204 ps) Setup Check with Pin modB_inst/Y_reg/CLK->SE
          Group: upf_clk
     Startpoint: (R) modB_inst/RB4_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (R) modB_inst/Y_reg/SE
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     319                  
       Uncertainty:-      50                  
     Required Time:=     631                  
      Launch Clock:-     200                  
         Data Path:-     228                  
             Slack:=     204                  

#-------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Timing Point      
#  (ps)   (ps)   (ps)        (fF)                                   
#-------------------------------------------------------------------
      -     200    50     32    -  (arrival)  modB_inst/RB4_reg/CLK 
    228     428    42      1  0.9  DFFX1_LVT  modB_inst/RB4_reg/Q   
      0     428     -      1    -  SDFFX1_LVT modB_inst/Y_reg/SE    
#-------------------------------------------------------------------



Path 34: MET (208 ps) Setup Check with Pin modC_inst/X_reg/CLK->SE
          Group: upf_clk
     Startpoint: (R) modC_inst/RC3_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (R) modC_inst/X_reg/SE
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     329                  
       Uncertainty:-      50                  
     Required Time:=     621                  
      Launch Clock:-     200                  
         Data Path:-     212                  
             Slack:=     208                  

#-------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Timing Point      
#  (ps)   (ps)   (ps)        (fF)                                   
#-------------------------------------------------------------------
      -     200    50     32    -  (arrival)  modC_inst/RC3_reg/CLK 
    212     412    64      1  0.9  SDFFX1_LVT modC_inst/RC3_reg/QN  
      0     412     -      1    -  SDFFX1_LVT modC_inst/X_reg/SE    
#-------------------------------------------------------------------



Path 35: MET (208 ps) Setup Check with Pin modA_inst/Z_reg/CLK->SE
          Group: upf_clk
     Startpoint: (R) modA_inst/RA3_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (R) modA_inst/Z_reg/SE
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     329                  
       Uncertainty:-      50                  
     Required Time:=     621                  
      Launch Clock:-     200                  
         Data Path:-     212                  
             Slack:=     208                  

#-------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Timing Point      
#  (ps)   (ps)   (ps)        (fF)                                   
#-------------------------------------------------------------------
      -     200    50     32    -  (arrival)  modA_inst/RA3_reg/CLK 
    212     412    64      1  0.9  SDFFX1_LVT modA_inst/RA3_reg/QN  
      0     412     -      1    -  SDFFX1_LVT modA_inst/Z_reg/SE    
#-------------------------------------------------------------------



Path 36: MET (210 ps) Setup Check with Pin modB_inst/B2A_reg/CLK->D
          Group: in2reg
     Startpoint: (F) B
          Clock: (R) upf_clk
       Endpoint: (R) modB_inst/B2A_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-      64                  
       Uncertainty:-      50                  
     Required Time:=     886                  
      Launch Clock:-     200                  
       Input Delay:-     160                  
         Data Path:-     316                  
             Slack:=     210                  

Exceptions/Constraints:
  input_delay             160             in_del_1_1 

#--------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                    
#--------------------------------------------------------------------
      0     360     0      7  4.4  (arrival)  B                      
     23     383    35      2  1.5  INVX1_LVT  g195/Y                 
    150     532    64      4  2.2  HADDX1_LVT g184__5526/SO          
     72     604    58      4  2.4  INVX1_LVT  g123/Y                 
     72     676    32      1  0.5  AND2X1_LVT modB_inst/g188__7098/Y 
      0     676     -      1    -  DFFX1_LVT  modB_inst/B2A_reg/D    
#--------------------------------------------------------------------



Path 37: MET (216 ps) Setup Check with Pin modB_inst/Y_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) modB_inst/RB3_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modB_inst/Y_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     272                  
       Uncertainty:-      50                  
     Required Time:=     678                  
      Launch Clock:-     200                  
         Data Path:-     261                  
             Slack:=     216                  

#-------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Timing Point      
#  (ps)   (ps)   (ps)        (fF)                                   
#-------------------------------------------------------------------
      -     200    50     32    -  (arrival)  modB_inst/RB3_reg/CLK 
    261     461    42      2  1.3  SDFFX1_LVT modB_inst/RB3_reg/Q   
      0     461     -      2    -  SDFFX1_LVT modB_inst/Y_reg/D     
#-------------------------------------------------------------------



Path 38: MET (235 ps) Setup Check with Pin modB_inst/RB1_reg/CLK->D
          Group: in2reg
     Startpoint: (R) B
          Clock: (R) upf_clk
       Endpoint: (F) modB_inst/RB1_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-      87                  
       Uncertainty:-      50                  
     Required Time:=     863                  
      Launch Clock:-     200                  
       Input Delay:-     160                  
         Data Path:-     269                  
             Slack:=     235                  

Exceptions/Constraints:
  input_delay             160             in_del_1_1 

#---------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                     
#---------------------------------------------------------------------
      0     360     0      7  4.6  (arrival)  B                       
    133     493    58      2  1.4  HADDX1_LVT modB_inst/g182__1617/SO 
    136     629    40      1  0.5  AO21X1_LVT modB_inst/g127__2802/Y  
      0     629     -      1    -  DFFX1_LVT  modB_inst/RB1_reg/D     
#---------------------------------------------------------------------



Path 39: MET (238 ps) Path Delay Check
          Group: in2out
     Startpoint: (F) C
          Clock: (R) upf_clk
       Endpoint: (R) sleep_modd

                     Capture    Launch     
        Path Delay:+     720         -     
        Drv Adjust:+       0         0     
       Src Latency:+       -         0     
       Net Latency:+       -       200 (I) 
           Arrival:=     720       200     
                                           
     Required Time:=     720               
      Launch Clock:-     200               
       Input Delay:-     160               
         Data Path:-     122               
             Slack:=     238               

Exceptions/Constraints:
  max_delay               720             del_1      
  input_delay             160             in_del_2_1 

#-------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell      Timing Point   
#  (ps)   (ps)   (ps)        (fF)                             
#-------------------------------------------------------------
      0     360     0      3  2.0  (arrival)   C              
     26     386    41      2  1.2  INVX0_LVT   g194/Y         
     50     436    53      2  1.3  NAND2X0_LVT g191__5122/Y   
     46     482    32      2  0.5  INVX1_LVT   g189/Y         
      0     482     -      -    -  (port)      sleep_modd     
#-------------------------------------------------------------



Path 40: MET (241 ps) Setup Check with Pin modD_inst/RD1_reg/CLK->D
          Group: in2reg
     Startpoint: (R) D
          Clock: (R) upf_clk
       Endpoint: (F) modD_inst/RD1_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-      86                  
       Uncertainty:-      50                  
     Required Time:=     864                  
      Launch Clock:-     200                  
       Input Delay:-     160                  
         Data Path:-     263                  
             Slack:=     241                  

Exceptions/Constraints:
  input_delay             160             in_del_3_1 

#--------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                    
#--------------------------------------------------------------------
      0     360     0      4  3.1  (arrival)  D                      
    129     489    55      2  1.0  HADDX1_LVT modD_inst/g2/SO        
    134     623    40      1  0.5  AO21X1_LVT modD_inst/g169__7410/Y 
      0     623     -      1    -  DFFX1_LVT  modD_inst/RD1_reg/D    
#--------------------------------------------------------------------



Path 41: MET (244 ps) Setup Check with Pin modA_inst/Z_reg/CLK->SI
          Group: upf_clk
     Startpoint: (R) modA_inst/RA4_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modA_inst/Z_reg/SI
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     278                  
       Uncertainty:-      50                  
     Required Time:=     672                  
      Launch Clock:-     200                  
         Data Path:-     228                  
             Slack:=     244                  

#---------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)        (fF)                                     
#---------------------------------------------------------------------
      -     200    50     32    -  (arrival)    modA_inst/RA4_reg/CLK 
    228     428    39      1  0.5  DFFSSRX1_LVT modA_inst/RA4_reg/Q   
      0     428     -      1    -  SDFFX1_LVT   modA_inst/Z_reg/SI    
#---------------------------------------------------------------------



Path 42: MET (244 ps) Path Delay Check
          Group: in2out
     Startpoint: (F) B
          Clock: (R) upf_clk
       Endpoint: (F) iso_en

                     Capture    Launch     
        Path Delay:+     720         -     
        Drv Adjust:+       0         0     
       Src Latency:+       -         0     
       Net Latency:+       -       200 (I) 
           Arrival:=     720       200     
                                           
     Required Time:=     720               
      Launch Clock:-     200               
       Input Delay:-     160               
         Data Path:-     116               
             Slack:=     244               

Exceptions/Constraints:
  max_delay               720             del_1      
  input_delay             160             in_del_1_1 

#------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell     Timing Point   
#  (ps)   (ps)   (ps)        (fF)                            
#------------------------------------------------------------
      0     360     0      7  4.4  (arrival)  B              
     23     383    35      2  1.5  INVX1_LVT  g195/Y         
     77     460    38      2  0.6  HADDX1_LVT g184__5526/C1  
     16     476    18      1  0.0  INVX0_LVT  g122/Y         
      0     476     -      -    -  (port)     iso_en         
#------------------------------------------------------------



Path 43: MET (248 ps) Setup Check with Pin modC_inst/RC1_reg/CLK->D
          Group: in2reg
     Startpoint: (R) C
          Clock: (R) upf_clk
       Endpoint: (F) modC_inst/RC1_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-      86                  
       Uncertainty:-      50                  
     Required Time:=     864                  
      Launch Clock:-     200                  
       Input Delay:-     160                  
         Data Path:-     256                  
             Slack:=     248                  

Exceptions/Constraints:
  input_delay             160             in_del_2_1 

#--------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                    
#--------------------------------------------------------------------
      0     360     0      3  2.1  (arrival)  C                      
    129     489    55      2  1.0  HADDX1_LVT modC_inst/g2/SO        
    127     616    40      1  0.5  AO21X1_LVT modC_inst/g203__6161/Y 
      0     616     -      1    -  DFFX1_LVT  modC_inst/RC1_reg/D    
#--------------------------------------------------------------------



Path 44: MET (252 ps) Late External Delay Assertion at pin Z
          Group: reg2out
     Startpoint: (R) modA_inst/Z_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (R) Z
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
      Output Delay:-     240                  
       Uncertainty:-      50                  
     Required Time:=     710                  
      Launch Clock:-     200                  
         Data Path:-     258                  
             Slack:=     252                  

Exceptions/Constraints:
  output_delay             240             ou_del_17_1 

#-----------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell        Timing Point     
#  (ps)   (ps)   (ps)        (fF)                                 
#-----------------------------------------------------------------
      -     200    50     32    -  (arrival)  modA_inst/Z_reg/CLK 
    258     458    36      1  0.0  SDFFX1_LVT modA_inst/Z_reg/Q   
      0     458     -      -    -  (port)     Z                   
#-----------------------------------------------------------------



Path 45: MET (252 ps) Late External Delay Assertion at pin Y
          Group: reg2out
     Startpoint: (R) modB_inst/Y_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (R) Y
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
      Output Delay:-     240                  
       Uncertainty:-      50                  
     Required Time:=     710                  
      Launch Clock:-     200                  
         Data Path:-     258                  
             Slack:=     252                  

Exceptions/Constraints:
  output_delay             240             ou_del_16_1 

#-----------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell        Timing Point     
#  (ps)   (ps)   (ps)        (fF)                                 
#-----------------------------------------------------------------
      -     200    50     32    -  (arrival)  modB_inst/Y_reg/CLK 
    258     458    36      1  0.0  SDFFX1_LVT modB_inst/Y_reg/Q   
      0     458     -      -    -  (port)     Y                   
#-----------------------------------------------------------------



Path 46: MET (252 ps) Late External Delay Assertion at pin X
          Group: reg2out
     Startpoint: (R) modC_inst/X_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (R) X
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
      Output Delay:-     240                  
       Uncertainty:-      50                  
     Required Time:=     710                  
      Launch Clock:-     200                  
         Data Path:-     258                  
             Slack:=     252                  

Exceptions/Constraints:
  output_delay             240             ou_del_15_1 

#-----------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell        Timing Point     
#  (ps)   (ps)   (ps)        (fF)                                 
#-----------------------------------------------------------------
      -     200    50     32    -  (arrival)  modC_inst/X_reg/CLK 
    258     458    36      1  0.0  SDFFX1_LVT modC_inst/X_reg/Q   
      0     458     -      -    -  (port)     X                   
#-----------------------------------------------------------------



Path 47: MET (256 ps) Setup Check with Pin modD_inst/RD2_reg/CLK->SI
          Group: upf_clk
     Startpoint: (R) modD_inst/RD1_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modD_inst/RD2_reg/SI
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     276                  
       Uncertainty:-      50                  
     Required Time:=     674                  
      Launch Clock:-     200                  
         Data Path:-     218                  
             Slack:=     256                  

#-------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Timing Point      
#  (ps)   (ps)   (ps)        (fF)                                   
#-------------------------------------------------------------------
      -     200    50     32    -  (arrival)  modD_inst/RD1_reg/CLK 
    218     418    35      2  1.0  DFFX1_LVT  modD_inst/RD1_reg/Q   
      0     418     -      2    -  SDFFX1_LVT modD_inst/RD2_reg/SI  
#-------------------------------------------------------------------



Path 48: MET (256 ps) Setup Check with Pin modC_inst/RC2_reg/CLK->SI
          Group: upf_clk
     Startpoint: (R) modC_inst/RC1_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modC_inst/RC2_reg/SI
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     276                  
       Uncertainty:-      50                  
     Required Time:=     674                  
      Launch Clock:-     200                  
         Data Path:-     218                  
             Slack:=     256                  

#-------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Timing Point      
#  (ps)   (ps)   (ps)        (fF)                                   
#-------------------------------------------------------------------
      -     200    50     32    -  (arrival)  modC_inst/RC1_reg/CLK 
    218     418    35      2  1.0  DFFX1_LVT  modC_inst/RC1_reg/Q   
      0     418     -      2    -  SDFFX1_LVT modC_inst/RC2_reg/SI  
#-------------------------------------------------------------------



Path 49: MET (260 ps) Path Delay Check
          Group: in2out
     Startpoint: (F) B
          Clock: (R) upf_clk
       Endpoint: (R) sleep_moda

                     Capture    Launch     
        Path Delay:+     720         -     
        Drv Adjust:+       0         0     
       Src Latency:+       -         0     
       Net Latency:+       -       200 (I) 
           Arrival:=     720       200     
                                           
     Required Time:=     720               
      Launch Clock:-     200               
       Input Delay:-     160               
         Data Path:-     100               
             Slack:=     260               

Exceptions/Constraints:
  max_delay               720             del_1      
  input_delay             160             in_del_1_1 

#------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell     Timing Point   
#  (ps)   (ps)   (ps)        (fF)                            
#------------------------------------------------------------
      0     360     0      7  4.4  (arrival)  B              
     23     383    35      2  1.5  INVX1_LVT  g195/Y         
     77     460    38      2  0.6  HADDX1_LVT g184__5526/C1  
      0     460     -      -    -  (port)     sleep_moda     
#------------------------------------------------------------



Path 50: MET (262 ps) Setup Check with Pin modC_inst/X_reg/CLK->SI
          Group: upf_clk
     Startpoint: (R) modC_inst/RC4_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modC_inst/X_reg/SI
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     275                  
       Uncertainty:-      50                  
     Required Time:=     675                  
      Launch Clock:-     200                  
         Data Path:-     213                  
             Slack:=     262                  

#-------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Timing Point      
#  (ps)   (ps)   (ps)        (fF)                                   
#-------------------------------------------------------------------
      -     200    50     32    -  (arrival)  modC_inst/RC4_reg/CLK 
    213     413    32      1  0.5  DFFX1_LVT  modC_inst/RC4_reg/Q   
      0     413     -      1    -  SDFFX1_LVT modC_inst/X_reg/SI    
#-------------------------------------------------------------------



Path 51: MET (264 ps) Setup Check with Pin modD_inst/RD3_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) modD_inst/RD1_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modD_inst/RD3_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     268                  
       Uncertainty:-      50                  
     Required Time:=     682                  
      Launch Clock:-     200                  
         Data Path:-     218                  
             Slack:=     264                  

#-------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Timing Point      
#  (ps)   (ps)   (ps)        (fF)                                   
#-------------------------------------------------------------------
      -     200    50     32    -  (arrival)  modD_inst/RD1_reg/CLK 
    218     418    35      2  1.0  DFFX1_LVT  modD_inst/RD1_reg/Q   
      0     418     -      2    -  SDFFX1_LVT modD_inst/RD3_reg/D   
#-------------------------------------------------------------------



Path 52: MET (264 ps) Setup Check with Pin modC_inst/RC3_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) modC_inst/RC1_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modC_inst/RC3_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     268                  
       Uncertainty:-      50                  
     Required Time:=     682                  
      Launch Clock:-     200                  
         Data Path:-     218                  
             Slack:=     264                  

#-------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Timing Point      
#  (ps)   (ps)   (ps)        (fF)                                   
#-------------------------------------------------------------------
      -     200    50     32    -  (arrival)  modC_inst/RC1_reg/CLK 
    218     418    35      2  1.0  DFFX1_LVT  modC_inst/RC1_reg/Q   
      0     418     -      2    -  SDFFX1_LVT modC_inst/RC3_reg/D   
#-------------------------------------------------------------------



Path 53: MET (264 ps) Setup Check with Pin modB_inst/RB2_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) modB_inst/RB1_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modB_inst/RB2_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     268                  
       Uncertainty:-      50                  
     Required Time:=     682                  
      Launch Clock:-     200                  
         Data Path:-     218                  
             Slack:=     264                  

#-------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Timing Point      
#  (ps)   (ps)   (ps)        (fF)                                   
#-------------------------------------------------------------------
      -     200    50     32    -  (arrival)  modB_inst/RB1_reg/CLK 
    218     418    35      2  1.0  DFFX1_LVT  modB_inst/RB1_reg/Q   
      0     418     -      2    -  SDFFX1_LVT modB_inst/RB2_reg/D   
#-------------------------------------------------------------------



Path 54: MET (264 ps) Setup Check with Pin modB_inst/RB3_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) modB_inst/RB1_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modB_inst/RB3_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     268                  
       Uncertainty:-      50                  
     Required Time:=     682                  
      Launch Clock:-     200                  
         Data Path:-     218                  
             Slack:=     264                  

#-------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Timing Point      
#  (ps)   (ps)   (ps)        (fF)                                   
#-------------------------------------------------------------------
      -     200    50     32    -  (arrival)  modB_inst/RB1_reg/CLK 
    218     418    35      2  1.0  DFFX1_LVT  modB_inst/RB1_reg/Q   
      0     418     -      2    -  SDFFX1_LVT modB_inst/RB3_reg/D   
#-------------------------------------------------------------------



Path 55: MET (264 ps) Setup Check with Pin modA_inst/RA2_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) modA_inst/RA1_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modA_inst/RA2_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     268                  
       Uncertainty:-      50                  
     Required Time:=     682                  
      Launch Clock:-     200                  
         Data Path:-     218                  
             Slack:=     264                  

#-------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Timing Point      
#  (ps)   (ps)   (ps)        (fF)                                   
#-------------------------------------------------------------------
      -     200    50     32    -  (arrival)  modA_inst/RA1_reg/CLK 
    218     418    35      2  1.0  DFFX1_LVT  modA_inst/RA1_reg/Q   
      0     418     -      2    -  SDFFX1_LVT modA_inst/RA2_reg/D   
#-------------------------------------------------------------------



Path 56: MET (264 ps) Setup Check with Pin modA_inst/RA3_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) modA_inst/RA1_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modA_inst/RA3_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     268                  
       Uncertainty:-      50                  
     Required Time:=     682                  
      Launch Clock:-     200                  
         Data Path:-     218                  
             Slack:=     264                  

#-------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Timing Point      
#  (ps)   (ps)   (ps)        (fF)                                   
#-------------------------------------------------------------------
      -     200    50     32    -  (arrival)  modA_inst/RA1_reg/CLK 
    218     418    35      2  1.0  DFFX1_LVT  modA_inst/RA1_reg/Q   
      0     418     -      2    -  SDFFX1_LVT modA_inst/RA3_reg/D   
#-------------------------------------------------------------------



Path 57: MET (276 ps) Path Delay Check
          Group: in2out
     Startpoint: (F) A
          Clock: (R) upf_clk
       Endpoint: (R) sleep_modc

                     Capture    Launch     
        Path Delay:+     720         -     
        Drv Adjust:+       0         0     
       Src Latency:+       -         0     
       Net Latency:+       -       200 (I) 
           Arrival:=     720       200     
                                           
     Required Time:=     720               
      Launch Clock:-     200               
       Input Delay:-     160               
         Data Path:-      84               
             Slack:=     276               

Exceptions/Constraints:
  max_delay               720             del_1  
  input_delay             160             in_del 

#------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell     Timing Point   
#  (ps)   (ps)   (ps)        (fF)                            
#------------------------------------------------------------
      0     360     0      8  5.9  (arrival)  A              
     25     385    38      2  1.1  INVX0_LVT  g193/Y         
     59     444    24      1  0.0  AND2X1_LVT g190__1705/Y   
      0     444     -      -    -  (port)     sleep_modc     
#------------------------------------------------------------



Path 58: MET (283 ps) Setup Check with Pin modA_inst/Z_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) modA_inst/RA4_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modA_inst/Z_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     292                  
       Uncertainty:-      50                  
     Required Time:=     658                  
      Launch Clock:-     200                  
         Data Path:-     175                  
             Slack:=     283                  

#---------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)        (fF)                                     
#---------------------------------------------------------------------
      -     200    50     32    -  (arrival)    modA_inst/RA4_reg/CLK 
    175     375    80      1  0.5  DFFSSRX1_LVT modA_inst/RA4_reg/QN  
      0     375     -      1    -  SDFFX1_LVT   modA_inst/Z_reg/D     
#---------------------------------------------------------------------



Path 59: MET (288 ps) Path Delay Check
          Group: in2out
     Startpoint: (F) D
          Clock: (R) upf_clk
       Endpoint: (R) sleep_modb

                     Capture    Launch     
        Path Delay:+     720         -     
        Drv Adjust:+       0         0     
       Src Latency:+       -         0     
       Net Latency:+       -       200 (I) 
           Arrival:=     720       200     
                                           
     Required Time:=     720               
      Launch Clock:-     200               
       Input Delay:-     160               
         Data Path:-      72               
             Slack:=     288               

Exceptions/Constraints:
  max_delay               720             del_1      
  input_delay             160             in_del_3_1 

#------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell     Timing Point   
#  (ps)   (ps)   (ps)        (fF)                            
#------------------------------------------------------------
      0     360     0      4  3.0  (arrival)  D              
     18     378    25      1  0.6  INVX0_LVT  g192/Y         
     54     432    23      1  0.0  AND2X1_LVT g187__1617/Y   
      0     432     -      -    -  (port)     sleep_modb     
#------------------------------------------------------------



Path 60: MET (288 ps) Setup Check with Pin modC_inst/C2A_reg/CLK->D
          Group: in2reg
     Startpoint: (R) C
          Clock: (R) upf_clk
       Endpoint: (F) modC_inst/C2A_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-      81                  
       Uncertainty:-      50                  
     Required Time:=     869                  
      Launch Clock:-     200                  
       Input Delay:-     160                  
         Data Path:-     221                  
             Slack:=     288                  

Exceptions/Constraints:
  input_delay             160             in_del_2_1 

#--------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                    
#--------------------------------------------------------------------
      0     360     0      3  2.1  (arrival)  C                      
    129     489    55      2  1.0  HADDX1_LVT modC_inst/g2/SO        
     92     581    31      1  0.5  AND2X1_LVT modC_inst/g204__9315/Y 
      0     581     -      1    -  DFFX1_LVT  modC_inst/C2A_reg/D    
#--------------------------------------------------------------------



Path 61: MET (289 ps) Setup Check with Pin modD_inst/RD3_reg/CLK->SI
          Group: upf_clk
     Startpoint: (R) modD_inst/RD1_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modD_inst/RD3_reg/SI
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     292                  
       Uncertainty:-      50                  
     Required Time:=     658                  
      Launch Clock:-     200                  
         Data Path:-     169                  
             Slack:=     289                  

#-------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Timing Point      
#  (ps)   (ps)   (ps)        (fF)                                   
#-------------------------------------------------------------------
      -     200    50     32    -  (arrival)  modD_inst/RD1_reg/CLK 
    169     369    68      2  1.0  DFFX1_LVT  modD_inst/RD1_reg/QN  
      0     369     -      2    -  SDFFX1_LVT modD_inst/RD3_reg/SI  
#-------------------------------------------------------------------



Path 62: MET (289 ps) Setup Check with Pin modC_inst/RC3_reg/CLK->SI
          Group: upf_clk
     Startpoint: (R) modC_inst/RC1_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modC_inst/RC3_reg/SI
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     292                  
       Uncertainty:-      50                  
     Required Time:=     658                  
      Launch Clock:-     200                  
         Data Path:-     169                  
             Slack:=     289                  

#-------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Timing Point      
#  (ps)   (ps)   (ps)        (fF)                                   
#-------------------------------------------------------------------
      -     200    50     32    -  (arrival)  modC_inst/RC1_reg/CLK 
    169     369    68      2  1.0  DFFX1_LVT  modC_inst/RC1_reg/QN  
      0     369     -      2    -  SDFFX1_LVT modC_inst/RC3_reg/SI  
#-------------------------------------------------------------------



Path 63: MET (289 ps) Setup Check with Pin modB_inst/RB2_reg/CLK->SI
          Group: upf_clk
     Startpoint: (R) modB_inst/RB1_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modB_inst/RB2_reg/SI
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     292                  
       Uncertainty:-      50                  
     Required Time:=     658                  
      Launch Clock:-     200                  
         Data Path:-     169                  
             Slack:=     289                  

#-------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Timing Point      
#  (ps)   (ps)   (ps)        (fF)                                   
#-------------------------------------------------------------------
      -     200    50     32    -  (arrival)  modB_inst/RB1_reg/CLK 
    169     369    68      2  1.0  DFFX1_LVT  modB_inst/RB1_reg/QN  
      0     369     -      2    -  SDFFX1_LVT modB_inst/RB2_reg/SI  
#-------------------------------------------------------------------



Path 64: MET (289 ps) Setup Check with Pin modB_inst/RB3_reg/CLK->SI
          Group: upf_clk
     Startpoint: (R) modB_inst/RB1_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modB_inst/RB3_reg/SI
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     292                  
       Uncertainty:-      50                  
     Required Time:=     658                  
      Launch Clock:-     200                  
         Data Path:-     169                  
             Slack:=     289                  

#-------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Timing Point      
#  (ps)   (ps)   (ps)        (fF)                                   
#-------------------------------------------------------------------
      -     200    50     32    -  (arrival)  modB_inst/RB1_reg/CLK 
    169     369    68      2  1.0  DFFX1_LVT  modB_inst/RB1_reg/QN  
      0     369     -      2    -  SDFFX1_LVT modB_inst/RB3_reg/SI  
#-------------------------------------------------------------------



Path 65: MET (289 ps) Setup Check with Pin modA_inst/RA2_reg/CLK->SI
          Group: upf_clk
     Startpoint: (R) modA_inst/RA1_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modA_inst/RA2_reg/SI
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     292                  
       Uncertainty:-      50                  
     Required Time:=     658                  
      Launch Clock:-     200                  
         Data Path:-     169                  
             Slack:=     289                  

#-------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Timing Point      
#  (ps)   (ps)   (ps)        (fF)                                   
#-------------------------------------------------------------------
      -     200    50     32    -  (arrival)  modA_inst/RA1_reg/CLK 
    169     369    68      2  1.0  DFFX1_LVT  modA_inst/RA1_reg/QN  
      0     369     -      2    -  SDFFX1_LVT modA_inst/RA2_reg/SI  
#-------------------------------------------------------------------



Path 66: MET (289 ps) Setup Check with Pin modA_inst/RA3_reg/CLK->SI
          Group: upf_clk
     Startpoint: (R) modA_inst/RA1_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modA_inst/RA3_reg/SI
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     292                  
       Uncertainty:-      50                  
     Required Time:=     658                  
      Launch Clock:-     200                  
         Data Path:-     169                  
             Slack:=     289                  

#-------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Timing Point      
#  (ps)   (ps)   (ps)        (fF)                                   
#-------------------------------------------------------------------
      -     200    50     32    -  (arrival)  modA_inst/RA1_reg/CLK 
    169     369    68      2  1.0  DFFX1_LVT  modA_inst/RA1_reg/QN  
      0     369     -      2    -  SDFFX1_LVT modA_inst/RA3_reg/SI  
#-------------------------------------------------------------------



Path 67: MET (294 ps) Late External Delay Assertion at pin W
          Group: reg2out
     Startpoint: (R) modD_inst/W_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (R) W
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
      Output Delay:-     240                  
       Uncertainty:-      50                  
     Required Time:=     710                  
      Launch Clock:-     200                  
         Data Path:-     216                  
             Slack:=     294                  

Exceptions/Constraints:
  output_delay             240             ou_del_14_1 

#----------------------------------------------------------------
# Delay Arrival Trans Fanout Load   Cell        Timing Point     
#  (ps)   (ps)   (ps)        (fF)                                
#----------------------------------------------------------------
      -     200    50     32    -  (arrival) modD_inst/W_reg/CLK 
    216     416    32      1  0.0  DFFX1_LVT modD_inst/W_reg/Q   
      0     416     -      -    -  (port)    W                   
#----------------------------------------------------------------



Path 68: MET (295 ps) Setup Check with Pin modD_inst/RD2_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) modD_inst/RD1_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modD_inst/RD2_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     286                  
       Uncertainty:-      50                  
     Required Time:=     664                  
      Launch Clock:-     200                  
         Data Path:-     169                  
             Slack:=     295                  

#-------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Timing Point      
#  (ps)   (ps)   (ps)        (fF)                                   
#-------------------------------------------------------------------
      -     200    50     32    -  (arrival)  modD_inst/RD1_reg/CLK 
    169     369    68      2  1.0  DFFX1_LVT  modD_inst/RD1_reg/QN  
      0     369     -      2    -  SDFFX1_LVT modD_inst/RD2_reg/D   
#-------------------------------------------------------------------



Path 69: MET (295 ps) Setup Check with Pin modC_inst/RC2_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) modC_inst/RC1_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modC_inst/RC2_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     286                  
       Uncertainty:-      50                  
     Required Time:=     664                  
      Launch Clock:-     200                  
         Data Path:-     169                  
             Slack:=     295                  

#-------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Timing Point      
#  (ps)   (ps)   (ps)        (fF)                                   
#-------------------------------------------------------------------
      -     200    50     32    -  (arrival)  modC_inst/RC1_reg/CLK 
    169     369    68      2  1.0  DFFX1_LVT  modC_inst/RC1_reg/QN  
      0     369     -      2    -  SDFFX1_LVT modC_inst/RC2_reg/D   
#-------------------------------------------------------------------



Path 70: MET (296 ps) Setup Check with Pin modA_inst/RA4_reg/CLK->RSTB
          Group: upf_clk
     Startpoint: (R) modB_inst/B2A_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modA_inst/RA4_reg/RSTB
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     190                  
       Uncertainty:-      50                  
     Required Time:=     760                  
      Launch Clock:-     200                  
         Data Path:-     264                  
             Slack:=     296                  

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                      
#----------------------------------------------------------------------
      -     200    50     32    -  (arrival)    modB_inst/B2A_reg/CLK  
    238     438    54      3  1.9  DFFX1_LVT    modB_inst/B2A_reg/Q    
     26     464    30      1  0.7  INVX1_LVT    modA_inst/g123/Y       
      0     464     -      1    -  DFFSSRX1_LVT modA_inst/RA4_reg/RSTB 
#----------------------------------------------------------------------



Path 71: MET (300 ps) Setup Check with Pin modA_inst/A2C_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) modA_inst/A2B_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modA_inst/A2C_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-      90                  
       Uncertainty:-      50                  
     Required Time:=     860                  
      Launch Clock:-     200                  
         Data Path:-     360                  
             Slack:=     300                  

#--------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Timing Point       
#  (ps)   (ps)   (ps)        (fF)                                    
#--------------------------------------------------------------------
      -     200    50     32    -  (arrival)  modA_inst/A2B_reg/CLK  
    258     458    39      2  0.9  SDFFX1_LVT modA_inst/A2B_reg/Q    
    103     560    44      1  0.5  AND3X1_LVT modA_inst/g244__6260/Y 
      0     560     -      1    -  DFFX1_LVT  modA_inst/A2C_reg/D    
#--------------------------------------------------------------------



Path 72: MET (308 ps) Setup Check with Pin modC_inst/X_reg/CLK->D
          Group: upf_clk
     Startpoint: (R) modC_inst/RC4_reg/CLK
          Clock: (R) upf_clk
       Endpoint: (F) modC_inst/X_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     282                  
       Uncertainty:-      50                  
     Required Time:=     668                  
      Launch Clock:-     200                  
         Data Path:-     159                  
             Slack:=     308                  

#-------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Timing Point      
#  (ps)   (ps)   (ps)        (fF)                                   
#-------------------------------------------------------------------
      -     200    50     32    -  (arrival)  modC_inst/RC4_reg/CLK 
    159     359    60      1  0.5  DFFX1_LVT  modC_inst/RC4_reg/QN  
      0     359     -      1    -  SDFFX1_LVT modC_inst/X_reg/D     
#-------------------------------------------------------------------



Path 73: MET (318 ps) Setup Check with Pin modA_inst/A2D_reg/CLK->D
          Group: in2reg
     Startpoint: (R) B
          Clock: (R) upf_clk
       Endpoint: (F) modA_inst/A2D_reg/D
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     260                  
       Uncertainty:-      50                  
     Required Time:=     690                  
      Launch Clock:-     200                  
       Input Delay:-     160                  
         Data Path:-      13                  
             Slack:=     318                  

Exceptions/Constraints:
  input_delay             160             in_del_1_1 

#-----------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell        Timing Point     
#  (ps)   (ps)   (ps)        (fF)                                 
#-----------------------------------------------------------------
      0     360     0      7  4.6  (arrival)  B                   
     13     373    11      2  1.0  INVX1_LVT  modA_inst/g251/Y    
      0     373     -      2    -  SDFFX1_LVT modA_inst/A2D_reg/D 
#-----------------------------------------------------------------



Path 74: MET (327 ps) Setup Check with Pin modA_inst/A2D_reg/CLK->SI
          Group: in2reg
     Startpoint: (F) B
          Clock: (R) upf_clk
       Endpoint: (F) modA_inst/A2D_reg/SI
          Clock: (R) upf_clk

                     Capture       Launch     
        Clock Edge:+     800            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    1000          200     
                                              
             Setup:-     263                  
       Uncertainty:-      50                  
     Required Time:=     687                  
      Launch Clock:-     200                  
       Input Delay:-     160                  
         Data Path:-       0                  
             Slack:=     327                  

Exceptions/Constraints:
  input_delay             160             in_del_1_1 

#------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell        Timing Point      
#  (ps)   (ps)   (ps)        (fF)                                  
#------------------------------------------------------------------
      0     360     0      7  4.4  (arrival)  B                    
      0     360     -      7    -  SDFFX1_LVT modA_inst/A2D_reg/SI 
#------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

