V 51
K 250961067300 obuft18
Y 0
D 0 0 850 1100
Z 0
i 196
I 182 virtex:OR2 1 370 880 0 1 '
C 47 2 7 0
C 124 3 9 0
C 126 3 10 0
I 183 virtex:OR2 1 370 840 0 1 '
C 126 1 10 0
C 124 10 9 0
C 47 1 7 0
I 181 virtex:OR2 1 370 920 0 1 '
C 47 3 7 0
C 124 4 9 0
C 126 5 10 0
I 143 virtex:OR2 1 370 960 0 1 '
C 126 7 10 0
C 124 5 9 0
C 47 4 7 0
c 170 1005 0
T 745 65 30 0 3 JRG
Q 14 0 0
T 710 50 10 0 9 1
T 700 30 10 0 3 A
T 30 30 10 0 3 Copyright (c) 1993, Xilinx Inc.
T 30 40 10 0 3 drawn by KS
N 126
J 450 870 2
J 530 870 9
J 450 910 2
J 530 910 11
J 450 950 2
J 530 950 11
J 450 990 2
J 530 990 11
J 530 1005 9
J 620 1005 7
S 1 2
L 490 870 10 0 3 0 1 0 O3
B 2 4
S 3 4
L 490 910 10 0 3 0 1 0 O2
B 4 6
S 5 6
L 490 950 10 0 3 0 1 0 O1
B 6 8
S 7 8
L 490 990 10 0 3 0 1 0 O0
B 8 9
B 9 10
L 550 1015 20 0 3 0 1 0 O[3:0]
N 47
J 370 860 2
J 370 900 2
J 370 940 2
J 370 980 2
J 240 980 9
J 240 940 11
J 240 900 11
J 240 860 11
J 240 265 9
J 170 265 7
S 8 1
L 250 860 10 0 3 0 1 0 B3
S 7 2
L 250 900 10 0 3 0 1 0 B2
S 6 3
L 250 940 10 0 3 0 1 0 B1
S 5 4
L 250 980 10 0 3 0 1 0 B0
B 6 5
B 7 6
B 8 7
B 9 8
B 10 9
L 170 275 20 0 3 0 1 0 B[3:0]
N 124
J 175 205 1
J 325 205 3
J 370 920 2
J 370 960 2
J 370 1000 2
J 325 1000 3
J 325 960 5
J 325 920 5
J 325 880 5
J 370 880 2
S 1 2
L 185 205 20 0 3 0 1 0 A
S 2 9
S 8 3
S 7 4
S 6 5
S 7 6
S 8 7
S 9 8
S 9 10
I 48 virtex:ASHEETP 1 410 0 0 1 '
T 640 100 10 0 9 VIRTEX Family 4-OR2Common  Macro
T 605 80 10 0 9 4-OR2 Bus Gate w/Common
T 640 50 10 0 9 3rd October 2003
E
