3.185. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.186. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.187. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

3.188. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.189. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=387, #solve=0, #remove=0, time=0.02 sec.]

3.190. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..

3.191. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

RUN-OPT ITERATIONS DONE : 1

3.192. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

3.193. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.194. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \design1_5_5_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.195. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \design1_5_5_top.
Performed a total of 0 changes.

3.196. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\design1_5_5_top'.
Removed a total of 0 cells.

3.197. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=387, #solve=0, #remove=0, time=0.02 sec.]

3.198. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=387, #solve=128, #remove=0, time=0.02 sec.]

3.199. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design1_5_5_top..

3.200. Executing OPT_EXPR pass (perform const folding).
Optimizing module design1_5_5_top.

RUN-OPT ITERATIONS DONE : 1

3.201. Printing statistics.

=== design1_5_5_top ===

   Number of wires:               1096
   Number of wire bits:          12047
   Number of public wires:         163
   Number of public wire bits:    3404
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3710
     $_AND_                        671
     $_DFF_PP0_                    160
     $_DFF_P_                      227
     $_MUX_                       1295
     $_NOT_                        332
     $_OR_                         869
     $_XOR_                        156

   Number of Generic REGs:          387

ABC-DFF iteration : 1

3.202. Executing ABC pass (technology mapping using ABC).

3.202.1. Summary of detected clock domains:
  160 cells in clk=\clk, en={ }, arst=\rst, srst={ }
  3550 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 2
ERROR: Assert `p != NULL' failed in kernel/yosys.cc:481.

    while executing
"synthesize delay"
    (file "../raptor_tcl.tcl" line 9)
