{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697811362673 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697811362674 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 20 11:16:02 2023 " "Processing started: Fri Oct 20 11:16:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697811362674 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697811362674 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_06 -c lab_06 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_06 -c lab_06" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697811362674 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697811362762 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697811362762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_HEX_7SEG_v.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conv_HEX_7SEG_v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conv_HEX_7SEG_v-conv_HEX_7SEG_v_arch " "Found design unit 1: conv_HEX_7SEG_v-conv_HEX_7SEG_v_arch" {  } { { "conv_HEX_7SEG_v.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_06/conv_HEX_7SEG_v.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697811368261 ""} { "Info" "ISGN_ENTITY_NAME" "1 conv_HEX_7SEG_v " "Found entity 1: conv_HEX_7SEG_v" {  } { { "conv_HEX_7SEG_v.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_06/conv_HEX_7SEG_v.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697811368261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697811368261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Timing_Reference.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Timing_Reference.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timing_Reference-freq_div " "Found design unit 1: Timing_Reference-freq_div" {  } { { "Timing_Reference.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_06/Timing_Reference.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697811368261 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timing_Reference " "Found entity 1: Timing_Reference" {  } { { "Timing_Reference.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_06/Timing_Reference.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697811368261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697811368261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seq_detector_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seq_detector_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seq_detector_3bit-seq_detector_3bit_arch " "Found design unit 1: seq_detector_3bit-seq_detector_3bit_arch" {  } { { "seq_detector_3bit.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_06/seq_detector_3bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697811368261 ""} { "Info" "ISGN_ENTITY_NAME" "1 seq_detector_3bit " "Found entity 1: seq_detector_3bit" {  } { { "seq_detector_3bit.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_06/seq_detector_3bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697811368261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697811368261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seq_detector_3bit_dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seq_detector_3bit_dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seq_detector_3bit_dec-seq_detector_3bit_dec_arch " "Found design unit 1: seq_detector_3bit_dec-seq_detector_3bit_dec_arch" {  } { { "seq_detector_3bit_dec.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_06/seq_detector_3bit_dec.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697811368262 ""} { "Info" "ISGN_ENTITY_NAME" "1 seq_detector_3bit_dec " "Found entity 1: seq_detector_3bit_dec" {  } { { "seq_detector_3bit_dec.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_06/seq_detector_3bit_dec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697811368262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697811368262 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "seq_detector_3bit_dec " "Elaborating entity \"seq_detector_3bit_dec\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697811368287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seq_detector_3bit seq_detector_3bit:seq_detec " "Elaborating entity \"seq_detector_3bit\" for hierarchy \"seq_detector_3bit:seq_detec\"" {  } { { "seq_detector_3bit_dec.vhd" "seq_detec" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_06/seq_detector_3bit_dec.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697811368289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv_HEX_7SEG_v conv_HEX_7SEG_v:dec_seq " "Elaborating entity \"conv_HEX_7SEG_v\" for hierarchy \"conv_HEX_7SEG_v:dec_seq\"" {  } { { "seq_detector_3bit_dec.vhd" "dec_seq" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_06/seq_detector_3bit_dec.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697811368290 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Q_dec\[7\] VCC " "Pin \"Q_dec\[7\]\" is stuck at VCC" {  } { { "seq_detector_3bit_dec.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_06/seq_detector_3bit_dec.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697811368495 "|seq_detector_3bit_dec|Q_dec[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1697811368495 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697811368531 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697811368776 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697811368776 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697811368794 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697811368794 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697811368794 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697811368794 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1015 " "Peak virtual memory: 1015 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697811368798 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 20 11:16:08 2023 " "Processing ended: Fri Oct 20 11:16:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697811368798 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697811368798 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697811368798 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697811368798 ""}
