<stg><name>Conv_Pipeline_Input_Channel</name>


<trans_list>

<trans id="99" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %ret_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %sum = alloca i32 1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %lhs_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:3 %W_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %W

]]></Node>
<StgValue><ssdm name="W_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
newFuncRoot:4 %tmp13_read = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %tmp13

]]></Node>
<StgValue><ssdm name="tmp13_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:5 %zext_ln1073_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %zext_ln1073_1

]]></Node>
<StgValue><ssdm name="zext_ln1073_1_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:6 %CHout_cast6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %CHout_cast6

]]></Node>
<StgValue><ssdm name="CHout_cast6_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:7 %trunc_ln57_cast_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %trunc_ln57_cast

]]></Node>
<StgValue><ssdm name="trunc_ln57_cast_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:8 %CHin_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %CHin

]]></Node>
<StgValue><ssdm name="CHin_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %sum_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_1

]]></Node>
<StgValue><ssdm name="sum_1_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="16">
<![CDATA[
newFuncRoot:10 %zext_ln1073_1_cast = zext i16 %zext_ln1073_1_read

]]></Node>
<StgValue><ssdm name="zext_ln1073_1_cast"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="16">
<![CDATA[
newFuncRoot:11 %CHout_cast6_cast = zext i16 %CHout_cast6_read

]]></Node>
<StgValue><ssdm name="CHout_cast6_cast"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="63" op_0_bw="62">
<![CDATA[
newFuncRoot:12 %trunc_ln57_cast_cast = sext i62 %trunc_ln57_cast_read

]]></Node>
<StgValue><ssdm name="trunc_ln57_cast_cast"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 2147483647, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i16 0, i16 %lhs_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i32 %sum_1_read, i32 %sum

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %store_ln0 = store i32 0, i32 %ret_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:17 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc:0 %cin_1 = load i16 %lhs_V

]]></Node>
<StgValue><ssdm name="cin_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc:3 %icmp_ln1073 = icmp_eq  i16 %cin_1, i16 %CHin_read

]]></Node>
<StgValue><ssdm name="icmp_ln1073"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc:5 %cin = add i16 %cin_1, i16 1

]]></Node>
<StgValue><ssdm name="cin"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:6 %br_ln57 = br i1 %icmp_ln1073, void %for.inc.split, void %for.inc81.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.split:0 %ret_V_load = load i32 %ret_V

]]></Node>
<StgValue><ssdm name="ret_V_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="63" op_0_bw="16">
<![CDATA[
for.inc.split:2 %indvar_cast = zext i16 %cin_1

]]></Node>
<StgValue><ssdm name="indvar_cast"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split:4 %add_ln64 = add i63 %indvar_cast, i63 %trunc_ln57_cast_cast

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="63">
<![CDATA[
for.inc.split:5 %sext_ln64_1 = sext i63 %add_ln64

]]></Node>
<StgValue><ssdm name="sext_ln64_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.split:6 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln64_1

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:10 %add_ln1540 = add i32 %ret_V_load, i32 %CHout_cast6_cast

]]></Node>
<StgValue><ssdm name="add_ln1540"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:11 %add_ln587 = add i32 %zext_ln1073_1_cast, i32 %ret_V_load

]]></Node>
<StgValue><ssdm name="add_ln587"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:25 %store_ln57 = store i16 %cin, i16 %lhs_V

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:27 %store_ln57 = store i32 %add_ln1540, i32 %ret_V

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="57" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="48" op_0_bw="32">
<![CDATA[
for.inc.split:12 %zext_ln587 = zext i32 %add_ln587

]]></Node>
<StgValue><ssdm name="zext_ln587"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc.split:13 %add_ln587_1 = add i48 %zext_ln587, i48 %tmp13_read

]]></Node>
<StgValue><ssdm name="add_ln587_1"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="50" op_0_bw="50" op_1_bw="48" op_2_bw="2">
<![CDATA[
for.inc.split:14 %shl_ln3 = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i48.i2, i48 %add_ln587_1, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="50">
<![CDATA[
for.inc.split:15 %zext_ln64 = zext i50 %shl_ln3

]]></Node>
<StgValue><ssdm name="zext_ln64"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:16 %add_ln64_1 = add i64 %zext_ln64, i64 %W_read

]]></Node>
<StgValue><ssdm name="add_ln64_1"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:17 %trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="62">
<![CDATA[
for.inc.split:18 %sext_ln64 = sext i62 %trunc_ln5

]]></Node>
<StgValue><ssdm name="sext_ln64"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.split:19 %gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln64

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="66" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:20 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="68" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:20 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="70" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:20 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="72" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:20 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="74" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:20 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="76" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:7 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:20 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="78" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:8 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:20 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="80" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:21 %gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="81" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:9 %bitcast_ln64 = bitcast i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64"/></StgValue>
</operation>

<operation id="82" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:22 %bitcast_ln64_1 = bitcast i32 %gmem_addr_1_read

]]></Node>
<StgValue><ssdm name="bitcast_ln64_1"/></StgValue>
</operation>

<operation id="83" st_id="12" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:23 %tp = fmul i32 %bitcast_ln64, i32 %bitcast_ln64_1

]]></Node>
<StgValue><ssdm name="tp"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="84" st_id="13" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:23 %tp = fmul i32 %bitcast_ln64, i32 %bitcast_ln64_1

]]></Node>
<StgValue><ssdm name="tp"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="85" st_id="14" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:23 %tp = fmul i32 %bitcast_ln64, i32 %bitcast_ln64_1

]]></Node>
<StgValue><ssdm name="tp"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="86" st_id="15" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:23 %tp = fmul i32 %bitcast_ln64, i32 %bitcast_ln64_1

]]></Node>
<StgValue><ssdm name="tp"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="87" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.split:1 %sum_load_1 = load i32 %sum

]]></Node>
<StgValue><ssdm name="sum_load_1"/></StgValue>
</operation>

<operation id="88" st_id="16" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:24 %sum_2 = fadd i32 %sum_load_1, i32 %tp

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="96" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc81.loopexit.exitStub:0 %sum_load = load i32 %sum

]]></Node>
<StgValue><ssdm name="sum_load"/></StgValue>
</operation>

<operation id="97" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc81.loopexit.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_2_out, i32 %sum_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="98" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0">
<![CDATA[
for.inc81.loopexit.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="89" st_id="17" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:24 %sum_2 = fadd i32 %sum_load_1, i32 %tp

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="90" st_id="18" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:24 %sum_2 = fadd i32 %sum_load_1, i32 %tp

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="91" st_id="19" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:24 %sum_2 = fadd i32 %sum_load_1, i32 %tp

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="92" st_id="20" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:24 %sum_2 = fadd i32 %sum_load_1, i32 %tp

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="93" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:3 %specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22

]]></Node>
<StgValue><ssdm name="specloopname_ln47"/></StgValue>
</operation>

<operation id="94" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:26 %store_ln57 = store i32 %sum_2, i32 %sum

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="95" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:28 %br_ln57 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="145" name="sum_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sum_1"/></StgValue>
</port>
<port id="146" name="gmem" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="147" name="CHin" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="CHin"/></StgValue>
</port>
<port id="148" name="trunc_ln57_cast" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="trunc_ln57_cast"/></StgValue>
</port>
<port id="149" name="CHout_cast6" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="CHout_cast6"/></StgValue>
</port>
<port id="150" name="zext_ln1073_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln1073_1"/></StgValue>
</port>
<port id="151" name="tmp13" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp13"/></StgValue>
</port>
<port id="152" name="W" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="W"/></StgValue>
</port>
<port id="153" name="sum_2_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="sum_2_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="155" from="StgValue_154" to="ret_V" fromId="154" toId="23">
</dataflow>
<dataflow id="156" from="StgValue_154" to="sum" fromId="154" toId="24">
</dataflow>
<dataflow id="157" from="StgValue_154" to="lhs_V" fromId="154" toId="25">
</dataflow>
<dataflow id="159" from="_ssdm_op_Read.ap_auto.i64" to="W_read" fromId="158" toId="26">
</dataflow>
<dataflow id="160" from="W" to="W_read" fromId="152" toId="26">
</dataflow>
<dataflow id="162" from="_ssdm_op_Read.ap_auto.i48" to="tmp13_read" fromId="161" toId="27">
</dataflow>
<dataflow id="163" from="tmp13" to="tmp13_read" fromId="151" toId="27">
</dataflow>
<dataflow id="165" from="_ssdm_op_Read.ap_auto.i16" to="zext_ln1073_1_read" fromId="164" toId="28">
</dataflow>
<dataflow id="166" from="zext_ln1073_1" to="zext_ln1073_1_read" fromId="150" toId="28">
</dataflow>
<dataflow id="167" from="_ssdm_op_Read.ap_auto.i16" to="CHout_cast6_read" fromId="164" toId="29">
</dataflow>
<dataflow id="168" from="CHout_cast6" to="CHout_cast6_read" fromId="149" toId="29">
</dataflow>
<dataflow id="170" from="_ssdm_op_Read.ap_auto.i62" to="trunc_ln57_cast_read" fromId="169" toId="30">
</dataflow>
<dataflow id="171" from="trunc_ln57_cast" to="trunc_ln57_cast_read" fromId="148" toId="30">
</dataflow>
<dataflow id="172" from="_ssdm_op_Read.ap_auto.i16" to="CHin_read" fromId="164" toId="31">
</dataflow>
<dataflow id="173" from="CHin" to="CHin_read" fromId="147" toId="31">
</dataflow>
<dataflow id="175" from="_ssdm_op_Read.ap_auto.float" to="sum_1_read" fromId="174" toId="32">
</dataflow>
<dataflow id="176" from="sum_1" to="sum_1_read" fromId="145" toId="32">
</dataflow>
<dataflow id="177" from="zext_ln1073_1_read" to="zext_ln1073_1_cast" fromId="28" toId="33">
</dataflow>
<dataflow id="178" from="CHout_cast6_read" to="CHout_cast6_cast" fromId="29" toId="34">
</dataflow>
<dataflow id="179" from="trunc_ln57_cast_read" to="trunc_ln57_cast_cast" fromId="30" toId="35">
</dataflow>
<dataflow id="181" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="180" toId="36">
</dataflow>
<dataflow id="182" from="gmem" to="specinterface_ln0" fromId="146" toId="36">
</dataflow>
<dataflow id="184" from="empty" to="specinterface_ln0" fromId="183" toId="36">
</dataflow>
<dataflow id="186" from="StgValue_185" to="specinterface_ln0" fromId="185" toId="36">
</dataflow>
<dataflow id="187" from="StgValue_185" to="specinterface_ln0" fromId="185" toId="36">
</dataflow>
<dataflow id="189" from="empty_0" to="specinterface_ln0" fromId="188" toId="36">
</dataflow>
<dataflow id="190" from="StgValue_185" to="specinterface_ln0" fromId="185" toId="36">
</dataflow>
<dataflow id="192" from="StgValue_191" to="specinterface_ln0" fromId="191" toId="36">
</dataflow>
<dataflow id="194" from="empty_1" to="specinterface_ln0" fromId="193" toId="36">
</dataflow>
<dataflow id="196" from="empty_2" to="specinterface_ln0" fromId="195" toId="36">
</dataflow>
<dataflow id="197" from="empty_0" to="specinterface_ln0" fromId="188" toId="36">
</dataflow>
<dataflow id="199" from="StgValue_198" to="specinterface_ln0" fromId="198" toId="36">
</dataflow>
<dataflow id="200" from="StgValue_198" to="specinterface_ln0" fromId="198" toId="36">
</dataflow>
<dataflow id="201" from="StgValue_198" to="specinterface_ln0" fromId="198" toId="36">
</dataflow>
<dataflow id="202" from="StgValue_198" to="specinterface_ln0" fromId="198" toId="36">
</dataflow>
<dataflow id="203" from="empty_0" to="specinterface_ln0" fromId="188" toId="36">
</dataflow>
<dataflow id="204" from="empty_0" to="specinterface_ln0" fromId="188" toId="36">
</dataflow>
<dataflow id="206" from="StgValue_205" to="specinterface_ln0" fromId="205" toId="36">
</dataflow>
<dataflow id="207" from="StgValue_185" to="specinterface_ln0" fromId="185" toId="36">
</dataflow>
<dataflow id="209" from="StgValue_208" to="store_ln0" fromId="208" toId="37">
</dataflow>
<dataflow id="210" from="lhs_V" to="store_ln0" fromId="25" toId="37">
</dataflow>
<dataflow id="211" from="sum_1_read" to="store_ln0" fromId="32" toId="38">
</dataflow>
<dataflow id="212" from="sum" to="store_ln0" fromId="24" toId="38">
</dataflow>
<dataflow id="213" from="StgValue_185" to="store_ln0" fromId="185" toId="39">
</dataflow>
<dataflow id="214" from="ret_V" to="store_ln0" fromId="23" toId="39">
</dataflow>
<dataflow id="215" from="lhs_V" to="cin_1" fromId="25" toId="41">
</dataflow>
<dataflow id="217" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="216" toId="42">
</dataflow>
<dataflow id="218" from="gmem" to="specbitsmap_ln0" fromId="146" toId="42">
</dataflow>
<dataflow id="220" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="219" toId="43">
</dataflow>
<dataflow id="221" from="StgValue_205" to="specpipeline_ln0" fromId="205" toId="43">
</dataflow>
<dataflow id="222" from="StgValue_185" to="specpipeline_ln0" fromId="185" toId="43">
</dataflow>
<dataflow id="223" from="StgValue_154" to="specpipeline_ln0" fromId="154" toId="43">
</dataflow>
<dataflow id="224" from="StgValue_185" to="specpipeline_ln0" fromId="185" toId="43">
</dataflow>
<dataflow id="226" from="p_str" to="specpipeline_ln0" fromId="225" toId="43">
</dataflow>
<dataflow id="227" from="cin_1" to="icmp_ln1073" fromId="41" toId="44">
</dataflow>
<dataflow id="228" from="CHin_read" to="icmp_ln1073" fromId="31" toId="44">
</dataflow>
<dataflow id="230" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="229" toId="45">
</dataflow>
<dataflow id="232" from="StgValue_231" to="empty" fromId="231" toId="45">
</dataflow>
<dataflow id="234" from="StgValue_233" to="empty" fromId="233" toId="45">
</dataflow>
<dataflow id="235" from="StgValue_231" to="empty" fromId="231" toId="45">
</dataflow>
<dataflow id="236" from="cin_1" to="cin" fromId="41" toId="46">
</dataflow>
<dataflow id="238" from="StgValue_237" to="cin" fromId="237" toId="46">
</dataflow>
<dataflow id="239" from="icmp_ln1073" to="br_ln57" fromId="44" toId="47">
</dataflow>
<dataflow id="240" from="ret_V" to="ret_V_load" fromId="23" toId="48">
</dataflow>
<dataflow id="241" from="cin_1" to="indvar_cast" fromId="41" toId="49">
</dataflow>
<dataflow id="242" from="indvar_cast" to="add_ln64" fromId="49" toId="50">
</dataflow>
<dataflow id="243" from="trunc_ln57_cast_cast" to="add_ln64" fromId="35" toId="50">
</dataflow>
<dataflow id="244" from="add_ln64" to="sext_ln64_1" fromId="50" toId="51">
</dataflow>
<dataflow id="245" from="gmem" to="gmem_addr" fromId="146" toId="52">
</dataflow>
<dataflow id="246" from="sext_ln64_1" to="gmem_addr" fromId="51" toId="52">
</dataflow>
<dataflow id="247" from="ret_V_load" to="add_ln1540" fromId="48" toId="53">
</dataflow>
<dataflow id="248" from="CHout_cast6_cast" to="add_ln1540" fromId="34" toId="53">
</dataflow>
<dataflow id="249" from="zext_ln1073_1_cast" to="add_ln587" fromId="33" toId="54">
</dataflow>
<dataflow id="250" from="ret_V_load" to="add_ln587" fromId="48" toId="54">
</dataflow>
<dataflow id="251" from="cin" to="store_ln57" fromId="46" toId="55">
</dataflow>
<dataflow id="252" from="lhs_V" to="store_ln57" fromId="25" toId="55">
</dataflow>
<dataflow id="253" from="add_ln1540" to="store_ln57" fromId="53" toId="56">
</dataflow>
<dataflow id="254" from="ret_V" to="store_ln57" fromId="23" toId="56">
</dataflow>
<dataflow id="256" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="255" toId="57">
</dataflow>
<dataflow id="257" from="gmem_addr" to="gmem_load_1_req" fromId="52" toId="57">
</dataflow>
<dataflow id="258" from="StgValue_154" to="gmem_load_1_req" fromId="154" toId="57">
</dataflow>
<dataflow id="259" from="add_ln587" to="zext_ln587" fromId="54" toId="58">
</dataflow>
<dataflow id="260" from="zext_ln587" to="add_ln587_1" fromId="58" toId="59">
</dataflow>
<dataflow id="261" from="tmp13_read" to="add_ln587_1" fromId="27" toId="59">
</dataflow>
<dataflow id="263" from="_ssdm_op_BitConcatenate.i50.i48.i2" to="shl_ln3" fromId="262" toId="60">
</dataflow>
<dataflow id="264" from="add_ln587_1" to="shl_ln3" fromId="59" toId="60">
</dataflow>
<dataflow id="266" from="StgValue_265" to="shl_ln3" fromId="265" toId="60">
</dataflow>
<dataflow id="267" from="shl_ln3" to="zext_ln64" fromId="60" toId="61">
</dataflow>
<dataflow id="268" from="zext_ln64" to="add_ln64_1" fromId="61" toId="62">
</dataflow>
<dataflow id="269" from="W_read" to="add_ln64_1" fromId="26" toId="62">
</dataflow>
<dataflow id="271" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln5" fromId="270" toId="63">
</dataflow>
<dataflow id="272" from="add_ln64_1" to="trunc_ln5" fromId="62" toId="63">
</dataflow>
<dataflow id="274" from="StgValue_273" to="trunc_ln5" fromId="273" toId="63">
</dataflow>
<dataflow id="276" from="StgValue_275" to="trunc_ln5" fromId="275" toId="63">
</dataflow>
<dataflow id="277" from="trunc_ln5" to="sext_ln64" fromId="63" toId="64">
</dataflow>
<dataflow id="278" from="gmem" to="gmem_addr_1" fromId="146" toId="65">
</dataflow>
<dataflow id="279" from="sext_ln64" to="gmem_addr_1" fromId="64" toId="65">
</dataflow>
<dataflow id="280" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="255" toId="66">
</dataflow>
<dataflow id="281" from="gmem_addr" to="gmem_load_1_req" fromId="52" toId="66">
</dataflow>
<dataflow id="282" from="StgValue_154" to="gmem_load_1_req" fromId="154" toId="66">
</dataflow>
<dataflow id="283" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_2_req" fromId="255" toId="67">
</dataflow>
<dataflow id="284" from="gmem_addr_1" to="gmem_load_2_req" fromId="65" toId="67">
</dataflow>
<dataflow id="285" from="StgValue_154" to="gmem_load_2_req" fromId="154" toId="67">
</dataflow>
<dataflow id="286" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="255" toId="68">
</dataflow>
<dataflow id="287" from="gmem_addr" to="gmem_load_1_req" fromId="52" toId="68">
</dataflow>
<dataflow id="288" from="StgValue_154" to="gmem_load_1_req" fromId="154" toId="68">
</dataflow>
<dataflow id="289" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_2_req" fromId="255" toId="69">
</dataflow>
<dataflow id="290" from="gmem_addr_1" to="gmem_load_2_req" fromId="65" toId="69">
</dataflow>
<dataflow id="291" from="StgValue_154" to="gmem_load_2_req" fromId="154" toId="69">
</dataflow>
<dataflow id="292" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="255" toId="70">
</dataflow>
<dataflow id="293" from="gmem_addr" to="gmem_load_1_req" fromId="52" toId="70">
</dataflow>
<dataflow id="294" from="StgValue_154" to="gmem_load_1_req" fromId="154" toId="70">
</dataflow>
<dataflow id="295" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_2_req" fromId="255" toId="71">
</dataflow>
<dataflow id="296" from="gmem_addr_1" to="gmem_load_2_req" fromId="65" toId="71">
</dataflow>
<dataflow id="297" from="StgValue_154" to="gmem_load_2_req" fromId="154" toId="71">
</dataflow>
<dataflow id="298" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="255" toId="72">
</dataflow>
<dataflow id="299" from="gmem_addr" to="gmem_load_1_req" fromId="52" toId="72">
</dataflow>
<dataflow id="300" from="StgValue_154" to="gmem_load_1_req" fromId="154" toId="72">
</dataflow>
<dataflow id="301" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_2_req" fromId="255" toId="73">
</dataflow>
<dataflow id="302" from="gmem_addr_1" to="gmem_load_2_req" fromId="65" toId="73">
</dataflow>
<dataflow id="303" from="StgValue_154" to="gmem_load_2_req" fromId="154" toId="73">
</dataflow>
<dataflow id="304" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="255" toId="74">
</dataflow>
<dataflow id="305" from="gmem_addr" to="gmem_load_1_req" fromId="52" toId="74">
</dataflow>
<dataflow id="306" from="StgValue_154" to="gmem_load_1_req" fromId="154" toId="74">
</dataflow>
<dataflow id="307" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_2_req" fromId="255" toId="75">
</dataflow>
<dataflow id="308" from="gmem_addr_1" to="gmem_load_2_req" fromId="65" toId="75">
</dataflow>
<dataflow id="309" from="StgValue_154" to="gmem_load_2_req" fromId="154" toId="75">
</dataflow>
<dataflow id="310" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_1_req" fromId="255" toId="76">
</dataflow>
<dataflow id="311" from="gmem_addr" to="gmem_load_1_req" fromId="52" toId="76">
</dataflow>
<dataflow id="312" from="StgValue_154" to="gmem_load_1_req" fromId="154" toId="76">
</dataflow>
<dataflow id="313" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_2_req" fromId="255" toId="77">
</dataflow>
<dataflow id="314" from="gmem_addr_1" to="gmem_load_2_req" fromId="65" toId="77">
</dataflow>
<dataflow id="315" from="StgValue_154" to="gmem_load_2_req" fromId="154" toId="77">
</dataflow>
<dataflow id="317" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_read" fromId="316" toId="78">
</dataflow>
<dataflow id="318" from="gmem_addr" to="gmem_addr_read" fromId="52" toId="78">
</dataflow>
<dataflow id="319" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_2_req" fromId="255" toId="79">
</dataflow>
<dataflow id="320" from="gmem_addr_1" to="gmem_load_2_req" fromId="65" toId="79">
</dataflow>
<dataflow id="321" from="StgValue_154" to="gmem_load_2_req" fromId="154" toId="79">
</dataflow>
<dataflow id="322" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_1_read" fromId="316" toId="80">
</dataflow>
<dataflow id="323" from="gmem_addr_1" to="gmem_addr_1_read" fromId="65" toId="80">
</dataflow>
<dataflow id="324" from="gmem_addr_read" to="bitcast_ln64" fromId="78" toId="81">
</dataflow>
<dataflow id="325" from="gmem_addr_1_read" to="bitcast_ln64_1" fromId="80" toId="82">
</dataflow>
<dataflow id="326" from="bitcast_ln64" to="tp" fromId="81" toId="83">
</dataflow>
<dataflow id="327" from="bitcast_ln64_1" to="tp" fromId="82" toId="83">
</dataflow>
<dataflow id="328" from="bitcast_ln64" to="tp" fromId="81" toId="84">
</dataflow>
<dataflow id="329" from="bitcast_ln64_1" to="tp" fromId="82" toId="84">
</dataflow>
<dataflow id="330" from="bitcast_ln64" to="tp" fromId="81" toId="85">
</dataflow>
<dataflow id="331" from="bitcast_ln64_1" to="tp" fromId="82" toId="85">
</dataflow>
<dataflow id="332" from="bitcast_ln64" to="tp" fromId="81" toId="86">
</dataflow>
<dataflow id="333" from="bitcast_ln64_1" to="tp" fromId="82" toId="86">
</dataflow>
<dataflow id="334" from="sum" to="sum_load_1" fromId="24" toId="87">
</dataflow>
<dataflow id="335" from="sum_load_1" to="sum_2" fromId="87" toId="88">
</dataflow>
<dataflow id="336" from="tp" to="sum_2" fromId="86" toId="88">
</dataflow>
<dataflow id="337" from="sum_load_1" to="sum_2" fromId="87" toId="89">
</dataflow>
<dataflow id="338" from="tp" to="sum_2" fromId="86" toId="89">
</dataflow>
<dataflow id="339" from="sum_load_1" to="sum_2" fromId="87" toId="90">
</dataflow>
<dataflow id="340" from="tp" to="sum_2" fromId="86" toId="90">
</dataflow>
<dataflow id="341" from="sum_load_1" to="sum_2" fromId="87" toId="91">
</dataflow>
<dataflow id="342" from="tp" to="sum_2" fromId="86" toId="91">
</dataflow>
<dataflow id="343" from="sum_load_1" to="sum_2" fromId="87" toId="92">
</dataflow>
<dataflow id="344" from="tp" to="sum_2" fromId="86" toId="92">
</dataflow>
<dataflow id="346" from="_ssdm_op_SpecLoopName" to="specloopname_ln47" fromId="345" toId="93">
</dataflow>
<dataflow id="348" from="empty_22" to="specloopname_ln47" fromId="347" toId="93">
</dataflow>
<dataflow id="349" from="sum_2" to="store_ln57" fromId="92" toId="94">
</dataflow>
<dataflow id="350" from="sum" to="store_ln57" fromId="24" toId="94">
</dataflow>
<dataflow id="351" from="sum" to="sum_load" fromId="24" toId="96">
</dataflow>
<dataflow id="353" from="_ssdm_op_Write.ap_auto.floatP0A" to="write_ln0" fromId="352" toId="97">
</dataflow>
<dataflow id="354" from="sum_2_out" to="write_ln0" fromId="153" toId="97">
</dataflow>
<dataflow id="355" from="sum_load" to="write_ln0" fromId="96" toId="97">
</dataflow>
<dataflow id="356" from="icmp_ln1073" to="StgValue_2" fromId="44" toId="2">
</dataflow>
<dataflow id="357" from="icmp_ln1073" to="StgValue_3" fromId="44" toId="3">
</dataflow>
<dataflow id="358" from="icmp_ln1073" to="StgValue_4" fromId="44" toId="4">
</dataflow>
<dataflow id="359" from="icmp_ln1073" to="StgValue_5" fromId="44" toId="5">
</dataflow>
<dataflow id="360" from="icmp_ln1073" to="StgValue_6" fromId="44" toId="6">
</dataflow>
<dataflow id="361" from="icmp_ln1073" to="StgValue_16" fromId="44" toId="16">
</dataflow>
</dataflows>


</stg>
