Release 12.4 - xst M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.92 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.94 secs
 
--> Reading design: plb_vision.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "plb_vision.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "plb_vision"
Output Format                      : NGC
Target Device                      : xc4vfx20-10-ff672

---- Source Options
Top Module Name                    : plb_vision
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 32
Number of Regional Clock Buffers   : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" in Library proc_common_v3_00_a.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" in Library proc_common_v3_00_a.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" in Library proc_common_v3_00_a.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" in Library proc_common_v3_00_a.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" in Library proc_common_v3_00_a.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" in Library proc_common_v3_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" in Library proc_common_v3_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" in Library proc_common_v3_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" in Library proc_common_v3_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" in Library proc_common_v3_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" in Library proc_common_v3_00_a.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" in Library proc_common_v3_00_a.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plb_mstr_addr_gen.vhd" in Library plbv46_master_burst_v1_01_a.
Entity <plb_mstr_addr_gen> compiled.
Entity <plb_mstr_addr_gen> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_calc_burst.vhd" in Library plbv46_master_burst_v1_01_a.
Entity <rd_wr_calc_burst> compiled.
Entity <rd_wr_calc_burst> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plb_address_decoder> compiled.
Entity <plb_address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/cc_brst_exp_adptr.vhd" in Library plbv46_master_burst_v1_01_a.
Entity <cc_brst_exp_adptr> compiled.
Entity <cc_brst_exp_adptr> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/data_width_adapter.vhd" in Library plbv46_master_burst_v1_01_a.
Entity <data_width_adapter> compiled.
Entity <data_width_adapter> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/data_mirror_128.vhd" in Library plbv46_master_burst_v1_01_a.
Entity <data_mirror_128> compiled.
Entity <data_mirror_128> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_controller.vhd" in Library plbv46_master_burst_v1_01_a.
Entity <rd_wr_controller> compiled.
Entity <rd_wr_controller> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/llink_rd_backend_no_fifo.vhd" in Library plbv46_master_burst_v1_01_a.
Entity <llink_rd_backend_no_fifo> compiled.
Entity <llink_rd_backend_no_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/llink_wr_backend_no_fifo.vhd" in Library plbv46_master_burst_v1_01_a.
Entity <llink_wr_backend_no_fifo> compiled.
Entity <llink_wr_backend_no_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plb_slave_attachment> compiled.
Entity <plb_slave_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v4_01_a/hdl/vhdl/ipif_control_rd.vhd" in Library rdpfifo_v4_01_a.
Entity <ipif_control_rd> compiled.
Entity <ipif_control_rd> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v4_01_a/hdl/vhdl/rdpfifo_dp_cntl.vhd" in Library rdpfifo_v4_01_a.
Entity <rdpfifo_dp_cntl> compiled.
Entity <rdpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v4_01_a/hdl/vhdl/rdpfifo_top.vhd" in Library rdpfifo_v4_01_a.
Entity <rdpfifo_top> compiled.
Entity <rdpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plbv46_slave_single> compiled.
Entity <plbv46_slave_single> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" in Library plbv46_master_burst_v1_01_a.
Entity <plbv46_master_burst> compiled.
Entity <plbv46_master_burst> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/projects/rr2011v5/pcores/plb_vision_v1_00_a/hdl/vhdl/user_logic.vhd" in Library plb_vision_v1_00_a.
Entity <user_logic> compiled.
Entity <user_logic> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/projects/rr2011v5/pcores/plb_vision_v1_00_a/hdl/vhdl/plb_vision.vhd" in Library plb_vision_v1_00_a.
Entity <plb_vision> compiled.
Entity <plb_vision> (Architecture <IMP>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <plb_vision> in library <plb_vision_v1_00_a> (architecture <IMP>) with generics.
	C_BASEADDR = "11111111111111111111111111111111"
	C_FAMILY = "virtex4"
	C_HIGHADDR = "00000000000000000000000000000000"
	C_IMAGE_HEIGHT = 480
	C_IMAGE_WIDTH = 640
	C_INCLUDE_DPHASE_TIMER = 1
	C_MPLB_AWIDTH = 32
	C_MPLB_CLK_PERIOD_PS = 10000
	C_MPLB_DWIDTH = 128
	C_MPLB_NATIVE_DWIDTH = 64
	C_MPLB_P2P = 0
	C_MPLB_SMALLEST_SLAVE = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_CLK_PERIOD_PS = 10000
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 3
	C_SPLB_NATIVE_DWIDTH = 32
	C_SPLB_NUM_MASTERS = 8
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 32
	C_SPLB_SUPPORT_BURSTS = 0

Analyzing hierarchy for entity <plbv46_slave_single> in library <plbv46_slave_single_v1_01_a> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111")
	C_ARD_NUM_CE_ARRAY = (16,4,4,1)
	C_BUS2CORE_CLK_RATIO = 1
	C_FAMILY = "virtex4"
	C_INCLUDE_DPHASE_TIMER = 1
	C_SIPIF_DWIDTH = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 3
	C_SPLB_NUM_MASTERS = 8
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <plbv46_master_burst> in library <plbv46_master_burst_v1_01_a> (architecture <implementation>) with generics.
	C_FAMILY = "virtex4"
	C_INHIBIT_CC_BLE_INCLUSION = 0
	C_MPLB_AWIDTH = 32
	C_MPLB_DWIDTH = 128
	C_MPLB_NATIVE_DWIDTH = 64
	C_MPLB_SMALLEST_SLAVE = 32

Analyzing hierarchy for entity <rdpfifo_top> in library <rdpfifo_v4_01_a> (architecture <implementation>) with generics.
	C_BLOCK_ID = 0
	C_FAMILY = "virtex4"
	C_FIFO_DEPTH_LOG2X = 9
	C_FIFO_WIDTH = 32
	C_INCLUDE_PACKET_MODE = true
	C_INCLUDE_VACANCY = true
	C_IPIF_DBUS_WIDTH = 32
	C_MIR_ENABLE = false
	C_NUM_REG_CE = 4
	C_OPB_PROTOCOL = false
	C_SUPPORT_BURST = false

Analyzing hierarchy for entity <user_logic> in library <plb_vision_v1_00_a> (architecture <IMP>) with generics.
	C_BASEADDR = "11111111111111111111111111111111"
	C_B_DATA_WIDTH = 5
	C_G_DATA_WIDTH = 6
	C_IMAGE_HEIGHT = 480
	C_IMAGE_WIDTH = 640
	C_MST_AWIDTH = 32
	C_MST_DWIDTH = 64
	C_NUM_REG = 14
	C_RDFIFO_DEPTH = 512
	C_R_DATA_WIDTH = 5
	C_SLV_DWIDTH = 32

Analyzing hierarchy for entity <plb_slave_attachment> in library <plbv46_slave_single_v1_01_a> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111")
	C_ARD_NUM_CE_ARRAY = (16,4,4,1)
	C_BUS2CORE_CLK_RATIO = 1
	C_DPHASE_TIMEOUT = 128
	C_FAMILY = "virtex4"
	C_INCLUDE_DPHASE_TIMER = 1
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_PLB_MID_WIDTH = 3
	C_PLB_NUM_MASTERS = 8
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <cc_brst_exp_adptr> in library <plbv46_master_burst_v1_01_a> (architecture <implementation>) with generics.
	C_AWIDTH = 32
	C_NATIVE_DWIDTH = 64
	C_STEER_ADDR_WIDTH = 4
	C_SUPPORT_BURSTS = 1

Analyzing hierarchy for entity <data_width_adapter> in library <plbv46_master_burst_v1_01_a> (architecture <implementation>) with generics.
	C_MIPIF_DWIDTH = 64
	C_MPLB_DWIDTH = 128

Analyzing hierarchy for entity <data_mirror_128> in library <plbv46_master_burst_v1_01_a> (architecture <implementation>) with generics.
	C_MIPIF_DWIDTH = 64
	C_MPLB_DWIDTH = 128

Analyzing hierarchy for entity <rd_wr_controller> in library <plbv46_master_burst_v1_01_a> (architecture <implementation>) with generics.
	C_AWIDTH = 32
	C_LENGTH_WIDTH = 12
	C_LLINK_DWIDTH = 64
	C_LLINK_REM_WIDTH = 8
	C_NATIVE_DWIDTH = 64

Analyzing hierarchy for entity <llink_rd_backend_no_fifo> in library <plbv46_master_burst_v1_01_a> (architecture <implementation>) with generics.
	C_DISREGARD_VACANCY = true
	C_FAMILY = "virtex4"
	C_PLB_DWIDTH = 64
	C_RDFIFO_VACANCY_WIDTH = 1
	C_RD_FTR_SIZE_BYTES = 0
	C_RD_HDR_SIZE_BYTES = 0
	C_REM_POLARITY = 0
	C_REM_WIDTH = 8
	C_SG_IS_PRESENT = 0

Analyzing hierarchy for entity <llink_wr_backend_no_fifo> in library <plbv46_master_burst_v1_01_a> (architecture <implementation>) with generics.
	C_DISREGARD_OCCUPANCY = true
	C_FAMILY = "virtex4"
	C_PLB_DWIDTH = 64
	C_REM_POLARITY = 0
	C_REM_WIDTH = 8
	C_SG_IS_PRESENT = 0
	C_WRFIFO_OCCUPANCY_WIDTH = 1
	C_WR_FTR_SIZE_BYTES = 0
	C_WR_HDR_SIZE_BYTES = 0

Analyzing hierarchy for entity <ipif_control_rd> in library <rdpfifo_v4_01_a> (architecture <implementation>) with generics.
	C_BLOCK_ID = 0
	C_DP_ADDRESS_WIDTH = 9
	C_FIFO_WIDTH = 32
	C_INTFC_TYPE = 2
	C_IPIF_DBUS_WIDTH = 32
	C_MIR_ENABLE = false
	C_NUM_REG_CE = 4
	C_OPB_PROTOCOL = false
	C_SUPPORT_BURST = false
	C_VERSION_MAJOR = 4
	C_VERSION_MINOR = 1
	C_VERSION_REV = 0

Analyzing hierarchy for entity <rdpfifo_dp_cntl> in library <rdpfifo_v4_01_a> (architecture <implementation>) with generics.
	C_DP_ADDRESS_WIDTH = 9
	C_INCLUDE_PACKET_MODE = true
	C_INCLUDE_VACANCY = true
	C_OPB_PROTOCOL = false

Analyzing hierarchy for entity <pf_dpram_select> in library <proc_common_v3_00_a> (architecture <implementation>) with generics.
	C_DP_ADDRESS_WIDTH = 9
	C_DP_DATA_WIDTH = 32
	C_VIRTEX_II = true

Analyzing hierarchy for entity <plb_address_decoder> in library <plbv46_slave_single_v1_01_a> (architecture <IMP>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111")
	C_ARD_NUM_CE_ARRAY = (16,4,4,1)
	C_BUS_AWIDTH = 32
	C_FAMILY = "nofamily"
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <counter_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_FAMILY = "nofamily"
	C_NUM_BITS = 8

Analyzing hierarchy for entity <rd_wr_calc_burst> in library <plbv46_master_burst_v1_01_a> (architecture <implementation>) with generics.
	C_LENGTH_WIDTH = 12
	C_MAX_FBURST_DBCNT = 16
	C_NATIVE_DWIDTH = 64
	C_PLB_AWIDTH = 32

Analyzing hierarchy for entity <pf_occ_counter_top> in library <proc_common_v3_00_a> (architecture <implementation>) with generics.
	C_COUNT_WIDTH = 10

Analyzing hierarchy for entity <pf_counter_top> in library <proc_common_v3_00_a> (architecture <implementation>) with generics.
	C_COUNT_WIDTH = 9

Analyzing hierarchy for entity <pf_adder> in library <proc_common_v3_00_a> (architecture <implementation>) with generics.
	C_COUNT_WIDTH = 10
	C_REGISTERED_RESULT = false

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 32
	C_AW = 32
	C_BAR = "11111111111111111111111111111111"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "0000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "0001"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "0010"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "0011"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "0100"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "0101"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "0110"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "0111"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "1000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "1001"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "1010"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "1011"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "1100"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "1101"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "1110"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "1111"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 2
	C_AW = 2
	C_BAR = "00"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 2
	C_AW = 2
	C_BAR = "01"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 2
	C_AW = 2
	C_BAR = "10"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 2
	C_AW = 2
	C_BAR = "11"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <or_gate128> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 4
	C_USE_LUT_OR = false

Analyzing hierarchy for entity <plb_mstr_addr_gen> in library <plbv46_master_burst_v1_01_a> (architecture <implementation>) with generics.
	C_AWIDTH = 32
	C_BUS_DWIDTH = 64
	C_INCR_WIDTH = 12
	C_REM_ADDR_LSB_WIDTH = 3

Analyzing hierarchy for entity <pf_occ_counter> in library <proc_common_v3_00_a> (architecture <implementation>) with generics.
	C_COUNT_WIDTH = 10

Analyzing hierarchy for entity <pf_counter> in library <proc_common_v3_00_a> (architecture <implementation>) with generics.
	C_COUNT_WIDTH = 9

Analyzing hierarchy for entity <pf_adder_bit> in library <proc_common_v3_00_a> (architecture <implementation>) with generics.
	C_REGISTERED_RESULT = false

Analyzing hierarchy for entity <or_muxcy> in library <proc_common_v3_00_a> (architecture <implementation>) with generics.
	C_NUM_BITS = 4

Analyzing hierarchy for entity <pf_counter_bit> in library <proc_common_v3_00_a> (architecture <implementation>).

Analyzing hierarchy for entity <inferred_lut4> in library <proc_common_v3_00_a> (architecture <implementation>) with generics.
	INIT = "0000000001101001"

Analyzing hierarchy for entity <inferred_lut4> in library <proc_common_v3_00_a> (architecture <implementation>) with generics.
	INIT = "0011011011000110"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <plb_vision> in library <plb_vision_v1_00_a> (Architecture <IMP>).
	C_BASEADDR = "11111111111111111111111111111111"
	C_FAMILY = "virtex4"
	C_HIGHADDR = "00000000000000000000000000000000"
	C_IMAGE_HEIGHT = 480
	C_IMAGE_WIDTH = 640
	C_INCLUDE_DPHASE_TIMER = 1
	C_MPLB_AWIDTH = 32
	C_MPLB_CLK_PERIOD_PS = 10000
	C_MPLB_DWIDTH = 128
	C_MPLB_NATIVE_DWIDTH = 64
	C_MPLB_P2P = 0
	C_MPLB_SMALLEST_SLAVE = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_CLK_PERIOD_PS = 10000
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 3
	C_SPLB_NATIVE_DWIDTH = 32
	C_SPLB_NUM_MASTERS = 8
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 32
	C_SPLB_SUPPORT_BURSTS = 0
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:753 - "C:/projects/rr2011v5/pcores/plb_vision_v1_00_a/hdl/vhdl/plb_vision.vhd" line 666: Unconnected output port 'RFIFO2DMA_AlmostEmpty' of component 'rdpfifo_top'.
WARNING:Xst:753 - "C:/projects/rr2011v5/pcores/plb_vision_v1_00_a/hdl/vhdl/plb_vision.vhd" line 666: Unconnected output port 'RFIFO2DMA_Empty' of component 'rdpfifo_top'.
WARNING:Xst:753 - "C:/projects/rr2011v5/pcores/plb_vision_v1_00_a/hdl/vhdl/plb_vision.vhd" line 666: Unconnected output port 'RFIFO2DMA_Occupancy' of component 'rdpfifo_top'.
WARNING:Xst:753 - "C:/projects/rr2011v5/pcores/plb_vision_v1_00_a/hdl/vhdl/plb_vision.vhd" line 666: Unconnected output port 'FIFO2IRPT_DeadLock' of component 'rdpfifo_top'.
WARNING:Xst:753 - "C:/projects/rr2011v5/pcores/plb_vision_v1_00_a/hdl/vhdl/plb_vision.vhd" line 666: Unconnected output port 'FIFO2Bus_Retry' of component 'rdpfifo_top'.
WARNING:Xst:753 - "C:/projects/rr2011v5/pcores/plb_vision_v1_00_a/hdl/vhdl/plb_vision.vhd" line 666: Unconnected output port 'FIFO2Bus_ToutSup' of component 'rdpfifo_top'.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
Entity <plb_vision> analyzed. Unit <plb_vision> generated.

Analyzing generic Entity <plbv46_slave_single> in library <plbv46_slave_single_v1_01_a> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111")
	C_ARD_NUM_CE_ARRAY = (16,4,4,1)
	C_BUS2CORE_CLK_RATIO = 1
	C_FAMILY = "virtex4"
	C_INCLUDE_DPHASE_TIMER = 1
	C_SIPIF_DWIDTH = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 3
	C_SPLB_NUM_MASTERS = 8
	C_SPLB_P2P = 0
INFO:Xst:1561 - "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd" line 535: Mux is complete : default of case is discarded
Entity <plbv46_slave_single> analyzed. Unit <plbv46_slave_single> generated.

Analyzing generic Entity <plb_slave_attachment> in library <plbv46_slave_single_v1_01_a> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111")
	C_ARD_NUM_CE_ARRAY = (16,4,4,1)
	C_BUS2CORE_CLK_RATIO = 1
	C_DPHASE_TIMEOUT = 128
	C_FAMILY = "virtex4"
	C_INCLUDE_DPHASE_TIMER = 1
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_PLB_MID_WIDTH = 3
	C_PLB_NUM_MASTERS = 8
	C_SPLB_P2P = 0
WARNING:Xst:753 - "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" line 1201: Unconnected output port 'Count_Out' of component 'counter_f'.
Entity <plb_slave_attachment> analyzed. Unit <plb_slave_attachment> generated.

Analyzing generic Entity <plb_address_decoder> in library <plbv46_slave_single_v1_01_a> (Architecture <IMP>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111")
	C_ARD_NUM_CE_ARRAY = (16,4,4,1)
	C_BUS_AWIDTH = 32
	C_FAMILY = "nofamily"
	C_SPLB_P2P = 0
Entity <plb_address_decoder> analyzed. Unit <plb_address_decoder> generated.

Analyzing generic Entity <pselect_f.1> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 32
	C_AW = 32
	C_BAR = "11111111111111111111111111111111"
	C_FAMILY = "nofamily"
Entity <pselect_f.1> analyzed. Unit <pselect_f.1> generated.

Analyzing generic Entity <pselect_f.2> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "0000"
	C_FAMILY = "nofamily"
Entity <pselect_f.2> analyzed. Unit <pselect_f.2> generated.

Analyzing generic Entity <pselect_f.3> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "0001"
	C_FAMILY = "nofamily"
Entity <pselect_f.3> analyzed. Unit <pselect_f.3> generated.

Analyzing generic Entity <pselect_f.4> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "0010"
	C_FAMILY = "nofamily"
Entity <pselect_f.4> analyzed. Unit <pselect_f.4> generated.

Analyzing generic Entity <pselect_f.5> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "0011"
	C_FAMILY = "nofamily"
Entity <pselect_f.5> analyzed. Unit <pselect_f.5> generated.

Analyzing generic Entity <pselect_f.6> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "0100"
	C_FAMILY = "nofamily"
Entity <pselect_f.6> analyzed. Unit <pselect_f.6> generated.

Analyzing generic Entity <pselect_f.7> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "0101"
	C_FAMILY = "nofamily"
Entity <pselect_f.7> analyzed. Unit <pselect_f.7> generated.

Analyzing generic Entity <pselect_f.8> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "0110"
	C_FAMILY = "nofamily"
Entity <pselect_f.8> analyzed. Unit <pselect_f.8> generated.

Analyzing generic Entity <pselect_f.9> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "0111"
	C_FAMILY = "nofamily"
Entity <pselect_f.9> analyzed. Unit <pselect_f.9> generated.

Analyzing generic Entity <pselect_f.10> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "1000"
	C_FAMILY = "nofamily"
Entity <pselect_f.10> analyzed. Unit <pselect_f.10> generated.

Analyzing generic Entity <pselect_f.11> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "1001"
	C_FAMILY = "nofamily"
Entity <pselect_f.11> analyzed. Unit <pselect_f.11> generated.

Analyzing generic Entity <pselect_f.12> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "1010"
	C_FAMILY = "nofamily"
Entity <pselect_f.12> analyzed. Unit <pselect_f.12> generated.

Analyzing generic Entity <pselect_f.13> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "1011"
	C_FAMILY = "nofamily"
Entity <pselect_f.13> analyzed. Unit <pselect_f.13> generated.

Analyzing generic Entity <pselect_f.14> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "1100"
	C_FAMILY = "nofamily"
Entity <pselect_f.14> analyzed. Unit <pselect_f.14> generated.

Analyzing generic Entity <pselect_f.15> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "1101"
	C_FAMILY = "nofamily"
Entity <pselect_f.15> analyzed. Unit <pselect_f.15> generated.

Analyzing generic Entity <pselect_f.16> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "1110"
	C_FAMILY = "nofamily"
Entity <pselect_f.16> analyzed. Unit <pselect_f.16> generated.

Analyzing generic Entity <pselect_f.17> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "1111"
	C_FAMILY = "nofamily"
Entity <pselect_f.17> analyzed. Unit <pselect_f.17> generated.

Analyzing generic Entity <pselect_f.18> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 2
	C_AW = 2
	C_BAR = "00"
	C_FAMILY = "nofamily"
Entity <pselect_f.18> analyzed. Unit <pselect_f.18> generated.

Analyzing generic Entity <pselect_f.19> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 2
	C_AW = 2
	C_BAR = "01"
	C_FAMILY = "nofamily"
Entity <pselect_f.19> analyzed. Unit <pselect_f.19> generated.

Analyzing generic Entity <pselect_f.20> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 2
	C_AW = 2
	C_BAR = "10"
	C_FAMILY = "nofamily"
Entity <pselect_f.20> analyzed. Unit <pselect_f.20> generated.

Analyzing generic Entity <pselect_f.21> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 2
	C_AW = 2
	C_BAR = "11"
	C_FAMILY = "nofamily"
Entity <pselect_f.21> analyzed. Unit <pselect_f.21> generated.

Analyzing generic Entity <or_gate128> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 4
	C_USE_LUT_OR = false
Entity <or_gate128> analyzed. Unit <or_gate128> generated.

Analyzing generic Entity <or_muxcy> in library <proc_common_v3_00_a> (Architecture <implementation>).
	C_NUM_BITS = 4
Entity <or_muxcy> analyzed. Unit <or_muxcy> generated.

Analyzing generic Entity <counter_f> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_FAMILY = "nofamily"
	C_NUM_BITS = 8
Entity <counter_f> analyzed. Unit <counter_f> generated.

Analyzing generic Entity <plbv46_master_burst> in library <plbv46_master_burst_v1_01_a> (Architecture <implementation>).
	C_FAMILY = "virtex4"
	C_INHIBIT_CC_BLE_INCLUSION = 0
	C_MPLB_AWIDTH = 32
	C_MPLB_DWIDTH = 128
	C_MPLB_NATIVE_DWIDTH = 64
	C_MPLB_SMALLEST_SLAVE = 32
WARNING:Xst:753 - "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 964: Unconnected output port 'LL2PLB_FIFO_Wr_Vacancy' of component 'llink_rd_backend_no_fifo'.
WARNING:Xst:753 - "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 964: Unconnected output port 'Bus2IP_MstRd_eop_n' of component 'llink_rd_backend_no_fifo'.
WARNING:Xst:753 - "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 964: Unconnected output port 'Bus2IP_MstRd_sop_n' of component 'llink_rd_backend_no_fifo'.
WARNING:Xst:753 - "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Unconnected output port 'LL2PLB_FIFO_Almost_Empty' of component 'llink_wr_backend_no_fifo'.
WARNING:Xst:753 - "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Unconnected output port 'LL2PLB_FIFO_Empty' of component 'llink_wr_backend_no_fifo'.
WARNING:Xst:753 - "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Unconnected output port 'LL2PLB_WRFIFO_Occupancy' of component 'llink_wr_backend_no_fifo'.
WARNING:Xst:753 - "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Unconnected output port 'LL2PLB_SOF_Rcvd' of component 'llink_wr_backend_no_fifo'.
WARNING:Xst:753 - "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Unconnected output port 'LL2PLB_EOF_Rcvd' of component 'llink_wr_backend_no_fifo'.
WARNING:Xst:753 - "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Unconnected output port 'LL2PLB_SOP_Rcvd' of component 'llink_wr_backend_no_fifo'.
WARNING:Xst:753 - "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Unconnected output port 'LL2PLB_EOP_Rcvd' of component 'llink_wr_backend_no_fifo'.
WARNING:Xst:753 - "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Unconnected output port 'LL2PLB_MSWS' of component 'llink_wr_backend_no_fifo'.
WARNING:Xst:753 - "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" line 1055: Unconnected output port 'LL2PLB_MEWS' of component 'llink_wr_backend_no_fifo'.
Entity <plbv46_master_burst> analyzed. Unit <plbv46_master_burst> generated.

Analyzing generic Entity <cc_brst_exp_adptr> in library <plbv46_master_burst_v1_01_a> (Architecture <implementation>).
	C_AWIDTH = 32
	C_NATIVE_DWIDTH = 64
	C_STEER_ADDR_WIDTH = 4
	C_SUPPORT_BURSTS = 1
Entity <cc_brst_exp_adptr> analyzed. Unit <cc_brst_exp_adptr> generated.

Analyzing generic Entity <data_width_adapter> in library <plbv46_master_burst_v1_01_a> (Architecture <implementation>).
	C_MIPIF_DWIDTH = 64
	C_MPLB_DWIDTH = 128
Entity <data_width_adapter> analyzed. Unit <data_width_adapter> generated.

Analyzing generic Entity <data_mirror_128> in library <plbv46_master_burst_v1_01_a> (Architecture <implementation>).
	C_MIPIF_DWIDTH = 64
	C_MPLB_DWIDTH = 128
Entity <data_mirror_128> analyzed. Unit <data_mirror_128> generated.

Analyzing generic Entity <rd_wr_controller> in library <plbv46_master_burst_v1_01_a> (Architecture <implementation>).
	C_AWIDTH = 32
	C_LENGTH_WIDTH = 12
	C_LLINK_DWIDTH = 64
	C_LLINK_REM_WIDTH = 8
	C_NATIVE_DWIDTH = 64
    Set user-defined property "INIT =  0" for instance <I_FIFO_REN_WRACK_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_REQUEST_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_RDBURST_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_WRBURST_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_BUSLOCK_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_RDERR_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_WRERR_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_CMD_REPLY_INHIB_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_CMD_TIMEOUT_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_MD_ERROR_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_RDSOP_REG> in unit <rd_wr_controller>.
    Set user-defined property "INIT =  0" for instance <I_RDEOP_REG> in unit <rd_wr_controller>.
INFO:Xst:2679 - Register <sm_rd_llink_init> in unit <rd_wr_controller> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sm_wr_llink_init> in unit <rd_wr_controller> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <rd_wr_controller> analyzed. Unit <rd_wr_controller> generated.

Analyzing generic Entity <rd_wr_calc_burst> in library <plbv46_master_burst_v1_01_a> (Architecture <implementation>).
	C_LENGTH_WIDTH = 12
	C_MAX_FBURST_DBCNT = 16
	C_NATIVE_DWIDTH = 64
	C_PLB_AWIDTH = 32
WARNING:Xst:753 - "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_calc_burst.vhd" line 736: Unconnected output port 'BE_Out' of component 'plb_mstr_addr_gen'.
INFO:Xst:2679 - Register <sig_cmd_is_valid_s0> in unit <rd_wr_calc_burst> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sig_cmd_is_valid_s1> in unit <rd_wr_calc_burst> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <rd_wr_calc_burst> analyzed. Unit <rd_wr_calc_burst> generated.

Analyzing generic Entity <plb_mstr_addr_gen> in library <plbv46_master_burst_v1_01_a> (Architecture <implementation>).
	C_AWIDTH = 32
	C_BUS_DWIDTH = 64
	C_INCR_WIDTH = 12
	C_REM_ADDR_LSB_WIDTH = 3
Entity <plb_mstr_addr_gen> analyzed. Unit <plb_mstr_addr_gen> generated.

Analyzing generic Entity <llink_rd_backend_no_fifo> in library <plbv46_master_burst_v1_01_a> (Architecture <implementation>).
	C_DISREGARD_VACANCY = true
	C_FAMILY = "virtex4"
	C_PLB_DWIDTH = 64
	C_RDFIFO_VACANCY_WIDTH = 1
	C_RD_FTR_SIZE_BYTES = 0
	C_RD_HDR_SIZE_BYTES = 0
	C_REM_POLARITY = 0
	C_REM_WIDTH = 8
	C_SG_IS_PRESENT = 0
Entity <llink_rd_backend_no_fifo> analyzed. Unit <llink_rd_backend_no_fifo> generated.

Analyzing generic Entity <llink_wr_backend_no_fifo> in library <plbv46_master_burst_v1_01_a> (Architecture <implementation>).
	C_DISREGARD_OCCUPANCY = true
	C_FAMILY = "virtex4"
	C_PLB_DWIDTH = 64
	C_REM_POLARITY = 0
	C_REM_WIDTH = 8
	C_SG_IS_PRESENT = 0
	C_WRFIFO_OCCUPANCY_WIDTH = 1
	C_WR_FTR_SIZE_BYTES = 0
	C_WR_HDR_SIZE_BYTES = 0
Entity <llink_wr_backend_no_fifo> analyzed. Unit <llink_wr_backend_no_fifo> generated.

Analyzing generic Entity <rdpfifo_top> in library <rdpfifo_v4_01_a> (Architecture <implementation>).
	C_BLOCK_ID = 0
	C_FAMILY = "virtex4"
	C_FIFO_DEPTH_LOG2X = 9
	C_FIFO_WIDTH = 32
	C_INCLUDE_PACKET_MODE = true
	C_INCLUDE_VACANCY = true
	C_IPIF_DBUS_WIDTH = 32
	C_MIR_ENABLE = false
	C_NUM_REG_CE = 4
	C_OPB_PROTOCOL = false
	C_SUPPORT_BURST = false
Entity <rdpfifo_top> analyzed. Unit <rdpfifo_top> generated.

Analyzing generic Entity <ipif_control_rd> in library <rdpfifo_v4_01_a> (Architecture <implementation>).
	C_BLOCK_ID = 0
	C_DP_ADDRESS_WIDTH = 9
	C_FIFO_WIDTH = 32
	C_INTFC_TYPE = 2
	C_IPIF_DBUS_WIDTH = 32
	C_MIR_ENABLE = false
	C_NUM_REG_CE = 4
	C_OPB_PROTOCOL = false
	C_SUPPORT_BURST = false
	C_VERSION_MAJOR = 4
	C_VERSION_MINOR = 1
	C_VERSION_REV = 0
Entity <ipif_control_rd> analyzed. Unit <ipif_control_rd> generated.

Analyzing generic Entity <rdpfifo_dp_cntl> in library <rdpfifo_v4_01_a> (Architecture <implementation>).
	C_DP_ADDRESS_WIDTH = 9
	C_INCLUDE_PACKET_MODE = true
	C_INCLUDE_VACANCY = true
	C_OPB_PROTOCOL = false
Entity <rdpfifo_dp_cntl> analyzed. Unit <rdpfifo_dp_cntl> generated.

Analyzing generic Entity <pf_occ_counter_top> in library <proc_common_v3_00_a> (Architecture <implementation>).
	C_COUNT_WIDTH = 10
Entity <pf_occ_counter_top> analyzed. Unit <pf_occ_counter_top> generated.

Analyzing generic Entity <pf_occ_counter> in library <proc_common_v3_00_a> (Architecture <implementation>).
	C_COUNT_WIDTH = 10
WARNING:Xst:2211 - "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" line 207: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" line 235: Instantiating black box module <MUXCY>.
Entity <pf_occ_counter> analyzed. Unit <pf_occ_counter> generated.

Analyzing Entity <pf_counter_bit> in library <proc_common_v3_00_a> (Architecture <implementation>).
WARNING:Xst:2211 - "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" line 243: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" line 250: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" line 256: Instantiating black box module <FDRE>.
Entity <pf_counter_bit> analyzed. Unit <pf_counter_bit> generated.

Analyzing generic Entity <inferred_lut4.2> in library <proc_common_v3_00_a> (Architecture <implementation>).
	INIT = "0011011011000110"
Entity <inferred_lut4.2> analyzed. Unit <inferred_lut4.2> generated.

Analyzing generic Entity <pf_counter_top> in library <proc_common_v3_00_a> (Architecture <implementation>).
	C_COUNT_WIDTH = 9
Entity <pf_counter_top> analyzed. Unit <pf_counter_top> generated.

Analyzing generic Entity <pf_counter> in library <proc_common_v3_00_a> (Architecture <implementation>).
	C_COUNT_WIDTH = 9
    Set user-defined property "INIT =  0" for instance <I_CARRY_OUT> in unit <pf_counter>.
Entity <pf_counter> analyzed. Unit <pf_counter> generated.

Analyzing generic Entity <pf_adder> in library <proc_common_v3_00_a> (Architecture <implementation>).
	C_COUNT_WIDTH = 10
	C_REGISTERED_RESULT = false
Entity <pf_adder> analyzed. Unit <pf_adder> generated.

Analyzing generic Entity <pf_adder_bit> in library <proc_common_v3_00_a> (Architecture <implementation>).
	C_REGISTERED_RESULT = false
WARNING:Xst:2211 - "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" line 245: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" line 252: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" line 258: Instantiating black box module <FDRE>.
Entity <pf_adder_bit> analyzed. Unit <pf_adder_bit> generated.

Analyzing generic Entity <inferred_lut4.1> in library <proc_common_v3_00_a> (Architecture <implementation>).
	INIT = "0000000001101001"
Entity <inferred_lut4.1> analyzed. Unit <inferred_lut4.1> generated.

Analyzing generic Entity <pf_dpram_select> in library <proc_common_v3_00_a> (Architecture <implementation>).
	C_DP_ADDRESS_WIDTH = 9
	C_DP_DATA_WIDTH = 32
	C_VIRTEX_II = true
WARNING:Xst:2211 - "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" line 777: Instantiating black box module <RAMB16_S36_S36>.
Entity <pf_dpram_select> analyzed. Unit <pf_dpram_select> generated.

Analyzing generic Entity <user_logic> in library <plb_vision_v1_00_a> (Architecture <IMP>).
	C_BASEADDR = "11111111111111111111111111111111"
	C_B_DATA_WIDTH = 5
	C_G_DATA_WIDTH = 6
	C_IMAGE_HEIGHT = 480
	C_IMAGE_WIDTH = 640
	C_MST_AWIDTH = 32
	C_MST_DWIDTH = 64
	C_NUM_REG = 14
	C_RDFIFO_DEPTH = 512
	C_R_DATA_WIDTH = 5
	C_SLV_DWIDTH = 32
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:819 - "C:/projects/rr2011v5/pcores/plb_vision_v1_00_a/hdl/vhdl/user_logic.vhd" line 707: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <org_frm_mem_addr>, <seg_frm_mem_addr>
WARNING:Xst:753 - "C:/projects/rr2011v5/pcores/plb_vision_v1_00_a/hdl/vhdl/user_logic.vhd" line 1090: Unconnected output port 'frame_active' of component 'frame_sync_hs'.
WARNING:Xst:2211 - "C:/projects/rr2011v5/pcores/plb_vision_v1_00_a/hdl/vhdl/user_logic.vhd" line 1090: Instantiating black box module <frame_sync_hs>.
    Set user-defined property "C_DATA_WIDTH =  8" for instance <frame_sync_hs_1> in unit <user_logic>.
    Set user-defined property "C_DONE_STICKY =  TRUE" for instance <frame_sync_hs_1> in unit <user_logic>.
    Set user-defined property "C_POS_EDGE_PIX_CLK =  TRUE" for instance <frame_sync_hs_1> in unit <user_logic>.
WARNING:Xst:2211 - "C:/projects/rr2011v5/pcores/plb_vision_v1_00_a/hdl/vhdl/user_logic.vhd" line 1111: Instantiating black box module <cam_ser>.
    Set user-defined property "C_CLK_DIV =  112" for instance <CAM_SER_I> in unit <user_logic>.
WARNING:Xst:753 - "C:/projects/rr2011v5/pcores/plb_vision_v1_00_a/hdl/vhdl/user_logic.vhd" line 1127: Unconnected output port 'full' of component 'frame_fifo'.
WARNING:Xst:2211 - "C:/projects/rr2011v5/pcores/plb_vision_v1_00_a/hdl/vhdl/user_logic.vhd" line 1127: Instantiating black box module <frame_fifo>.
WARNING:Xst:2211 - "C:/projects/rr2011v5/pcores/plb_vision_v1_00_a/hdl/vhdl/user_logic.vhd" line 1152: Instantiating black box module <size_buffer>.
    Set user-defined property "C_IN_WIDTH =  8" for instance <PIXEL_BYTES_TO_WORD> in unit <user_logic>.
    Set user-defined property "C_OUT_WIDTH =  16" for instance <PIXEL_BYTES_TO_WORD> in unit <user_logic>.
WARNING:Xst:2211 - "C:/projects/rr2011v5/pcores/plb_vision_v1_00_a/hdl/vhdl/user_logic.vhd" line 1170: Instantiating black box module <camera_processor>.
    Set user-defined property "C_B_DATA_WIDTH =  5" for instance <camera_processor_1> in unit <user_logic>.
    Set user-defined property "C_CAM_DATA_WIDTH =  8" for instance <camera_processor_1> in unit <user_logic>.
    Set user-defined property "C_CC_A11 =  1.0970000000000000" for instance <camera_processor_1> in unit <user_logic>.
    Set user-defined property "C_CC_A12 =  -0.3300000000000000" for instance <camera_processor_1> in unit <user_logic>.
    Set user-defined property "C_CC_A13 =  0.3837000000000000" for instance <camera_processor_1> in unit <user_logic>.
    Set user-defined property "C_CC_A21 =  -0.0943000000000000" for instance <camera_processor_1> in unit <user_logic>.
    Set user-defined property "C_CC_A22 =  0.6429000000000000" for instance <camera_processor_1> in unit <user_logic>.
    Set user-defined property "C_CC_A23 =  0.6722000000000000" for instance <camera_processor_1> in unit <user_logic>.
    Set user-defined property "C_CC_A31 =  -0.0360000000000000" for instance <camera_processor_1> in unit <user_logic>.
    Set user-defined property "C_CC_A32 =  -0.7999000000000001" for instance <camera_processor_1> in unit <user_logic>.
    Set user-defined property "C_CC_A33 =  3.4708999999999999" for instance <camera_processor_1> in unit <user_logic>.
    Set user-defined property "C_DEMOSAIC_TYPE =  MICROSOFT" for instance <camera_processor_1> in unit <user_logic>.
    Set user-defined property "C_G_DATA_WIDTH =  6" for instance <camera_processor_1> in unit <user_logic>.
    Set user-defined property "C_IMAGE_HEIGHT =  480" for instance <camera_processor_1> in unit <user_logic>.
    Set user-defined property "C_IMAGE_WIDTH =  640" for instance <camera_processor_1> in unit <user_logic>.
    Set user-defined property "C_INSERT_SKIP =  1" for instance <camera_processor_1> in unit <user_logic>.
    Set user-defined property "C_R_DATA_WIDTH =  5" for instance <camera_processor_1> in unit <user_logic>.
WARNING:Xst:2211 - "C:/projects/rr2011v5/pcores/plb_vision_v1_00_a/hdl/vhdl/user_logic.vhd" line 1211: Instantiating black box module <rgb2hsv>.
INFO:Xst:2679 - Register <mst_cmd_sm_rd_req> in unit <user_logic> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mst_cmd_sm_bus_lock> in unit <user_logic> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mst_cmd_sm_reset> in unit <user_logic> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mst_cmd_sm_start_rd_llink> in unit <user_logic> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <user_logic> analyzed. Unit <user_logic> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <retry_d1> in unit <ipif_control_rd> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <counter_f>.
    Related source file is "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd".
    Found 9-bit register for signal <icount_out>.
    Found 9-bit subtractor for signal <icount_out$sub0000> created at line 297.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <counter_f> synthesized.


Synthesizing Unit <pselect_f_1>.
    Related source file is "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_1> synthesized.


Synthesizing Unit <pselect_f_2>.
    Related source file is "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_2> synthesized.


Synthesizing Unit <pselect_f_3>.
    Related source file is "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_3> synthesized.


Synthesizing Unit <pselect_f_4>.
    Related source file is "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_4> synthesized.


Synthesizing Unit <pselect_f_5>.
    Related source file is "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_5> synthesized.


Synthesizing Unit <pselect_f_6>.
    Related source file is "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_6> synthesized.


Synthesizing Unit <pselect_f_7>.
    Related source file is "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_7> synthesized.


Synthesizing Unit <pselect_f_8>.
    Related source file is "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_8> synthesized.


Synthesizing Unit <pselect_f_9>.
    Related source file is "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_9> synthesized.


Synthesizing Unit <pselect_f_10>.
    Related source file is "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_10> synthesized.


Synthesizing Unit <pselect_f_11>.
    Related source file is "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_11> synthesized.


Synthesizing Unit <pselect_f_12>.
    Related source file is "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_12> synthesized.


Synthesizing Unit <pselect_f_13>.
    Related source file is "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_13> synthesized.


Synthesizing Unit <pselect_f_14>.
    Related source file is "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_14> synthesized.


Synthesizing Unit <pselect_f_15>.
    Related source file is "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_15> synthesized.


Synthesizing Unit <pselect_f_16>.
    Related source file is "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_16> synthesized.


Synthesizing Unit <pselect_f_17>.
    Related source file is "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_17> synthesized.


Synthesizing Unit <pselect_f_18>.
    Related source file is "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_18> synthesized.


Synthesizing Unit <pselect_f_19>.
    Related source file is "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_19> synthesized.


Synthesizing Unit <pselect_f_20>.
    Related source file is "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_20> synthesized.


Synthesizing Unit <pselect_f_21>.
    Related source file is "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_21> synthesized.


Synthesizing Unit <or_muxcy>.
    Related source file is "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd".
Unit <or_muxcy> synthesized.


Synthesizing Unit <cc_brst_exp_adptr>.
    Related source file is "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/cc_brst_exp_adptr.vhd".
WARNING:Xst:647 - Input <Mst_Type_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <sig_m_size_reg<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_cc_xfer_cmplt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_byte_addr_3bit<1:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_byte_addr<0:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_address_reg<29:31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <sig_parent_addrack_cmplt> equivalent to <sig_addrack_cmplt> has been removed
    Found 64-bit register for signal <rd_data_reg>.
    Found 1-bit register for signal <sig_addrack_cmplt>.
    Found 32-bit register for signal <sig_address_reg>.
    Found 8-bit register for signal <sig_be_reg>.
    Found 1-bit register for signal <sig_ble_rddack_to_mstr>.
    Found 5-bit register for signal <sig_byte_addr_incr_reg>.
    Found 8-bit register for signal <sig_byte_addr_int>.
    Found 8-bit adder for signal <sig_byte_addr_int$addsub0000> created at line 1270.
    Found 1-bit register for signal <sig_cc_mbusy_reg>.
    Found 1-bit register for signal <sig_cc_rddack_to_mstr>.
    Found 1-bit register for signal <sig_first_wrdack_cmplt>.
    Found 1-bit register for signal <sig_m_req_reg>.
    Found 4-bit register for signal <sig_m_size_reg>.
    Found 2-bit register for signal <sig_msize_reg>.
    Found 1-bit register for signal <sig_need_conv_cycle_reg>.
    Found 3-bit register for signal <sig_next_addr_ls_reg>.
    Found 1-bit register for signal <sig_rd_error_reg>.
    Found 1-bit register for signal <sig_rd_mbusy_reg>.
    Found 1-bit register for signal <sig_rdbterm>.
    Found 1-bit register for signal <sig_rdburst_reg>.
    Found 1-bit register for signal <sig_req_is_burst>.
    Found 1-bit register for signal <sig_rnw_reg>.
    Found 2-bit register for signal <sig_ssize_reg>.
    Found 1-bit register for signal <sig_wr_error_reg>.
    Found 1-bit register for signal <sig_wrburst_reg>.
    Summary:
	inferred 143 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <cc_brst_exp_adptr> synthesized.


Synthesizing Unit <data_width_adapter>.
    Related source file is "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/data_width_adapter.vhd".
WARNING:Xst:647 - Input <Bus2Adptr_RdDBus<64:127>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <data_width_adapter> synthesized.


Synthesizing Unit <data_mirror_128>.
    Related source file is "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/data_mirror_128.vhd".
WARNING:Xst:647 - Input <Mstr2Mirror_ABus<2:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <sig_addr_bits_A28_A29> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <data_mirror_128> synthesized.


Synthesizing Unit <llink_rd_backend_no_fifo>.
    Related source file is "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/llink_rd_backend_no_fifo.vhd".
WARNING:Xst:647 - Input <PLB2LL_HdrFtr_Sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus_Freeze> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2LL_FIFO_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2LL_FIFO_WEN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2LL_FIFO_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_MstRd_Vacancy<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2LL_FIFO_REM> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <sig_sg2ll_sof> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sig_mstrd_rem_invert> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_eof_has_been_written> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <llsm_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | Bus_Clk                   (rising_edge)        |
    | Reset              | llsm_cntl_state$or0000    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | ll_idle                                        |
    | Power Up State     | ll_idle                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <sig_llsm_2plb_dest_dsc>.
    Found 1-bit register for signal <sig_llsm_done>.
    Found 1-bit register for signal <sig_llsm_force_eof>.
    Found 1-bit register for signal <sig_llsm_force_sof>.
    Found 1-bit register for signal <sig_llsm_force_src_dsc>.
    Found 1-bit register for signal <sig_llsm_rdy>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   6 D-type flip-flop(s).
Unit <llink_rd_backend_no_fifo> synthesized.


Synthesizing Unit <llink_wr_backend_no_fifo>.
    Related source file is "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/llink_wr_backend_no_fifo.vhd".
WARNING:Xst:647 - Input <PLB2LL_HdrFtr_Sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus_Freeze> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_MstWr_Occupancy<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB2LL_Clr_Data_Valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB2LL_Rdy_For_Ftr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SG2LL_FIFO_REN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <sig_sop_rcvd_pulse> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_mstwr_sop> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_mstwr_rem> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_mstwr_eop> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <payload_start> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <payload_end> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_1> for signal <llsm_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | Bus_Clk                   (rising_edge)        |
    | Reset              | llsm_cntl_state$or0000    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | ll_idle                                        |
    | Power Up State     | ll_idle                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <sig_ll2plb_s_h_done>.
    Found 1-bit register for signal <sig_ll2plb_s_h_src_dsc>.
    Found 1-bit register for signal <sig_llsm_2plb_src_dsc>.
    Found 1-bit register for signal <sig_llsm_done>.
    Found 1-bit register for signal <sig_llsm_dst_dsc>.
    Found 1-bit register for signal <sig_llsm_force_dst_rdy>.
    Found 1-bit register for signal <sig_llsm_rdy>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   7 D-type flip-flop(s).
Unit <llink_wr_backend_no_fifo> synthesized.


Synthesizing Unit <plb_mstr_addr_gen>.
    Related source file is "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plb_mstr_addr_gen.vhd".
    Found 4-bit adder for signal <addr_plus_incr_lsb_unsigned>.
    Found 32-bit register for signal <current_address_unsigned>.
    Found 32-bit adder for signal <current_address_unsigned$addsub0000> created at line 298.
    Found 3-bit comparator lessequal for signal <current_be_i_0$cmp_ge0000> created at line 333.
    Found 4-bit comparator greater for signal <current_be_i_0$cmp_lt0000> created at line 333.
    Found 3-bit comparator lessequal for signal <current_be_i_1$cmp_ge0000> created at line 333.
    Found 4-bit comparator greater for signal <current_be_i_1$cmp_lt0000> created at line 333.
    Found 3-bit comparator lessequal for signal <current_be_i_2$cmp_ge0000> created at line 333.
    Found 4-bit comparator greater for signal <current_be_i_2$cmp_lt0000> created at line 333.
    Found 3-bit comparator lessequal for signal <current_be_i_3$cmp_ge0000> created at line 333.
    Found 4-bit comparator greater for signal <current_be_i_3$cmp_lt0000> created at line 333.
    Found 3-bit comparator lessequal for signal <current_be_i_4$cmp_ge0000> created at line 333.
    Found 4-bit comparator greater for signal <current_be_i_4$cmp_lt0000> created at line 333.
    Found 3-bit comparator lessequal for signal <current_be_i_5$cmp_ge0000> created at line 333.
    Found 4-bit comparator greater for signal <current_be_i_5$cmp_lt0000> created at line 333.
    Found 3-bit comparator lessequal for signal <current_be_i_6$cmp_ge0000> created at line 333.
    Found 4-bit comparator greater for signal <current_be_i_6$cmp_lt0000> created at line 333.
    Found 4-bit comparator greater for signal <current_be_i_7$cmp_lt0000> created at line 333.
    Found 12-bit register for signal <increment_reg_unsigned>.
    Found 8-bit register for signal <strt_be_reg>.
    Summary:
	inferred  52 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  15 Comparator(s).
Unit <plb_mstr_addr_gen> synthesized.


Synthesizing Unit <ipif_control_rd>.
    Related source file is "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v4_01_a/hdl/vhdl/ipif_control_rd.vhd".
WARNING:Xst:647 - Input <Bus_BE<1:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2FIFO_Reg_RdCE<3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2FIFO_Reg_WrCE<3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus_DBus<0:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <trigger_index_vec> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <trigger_index_sh> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reg_read_req> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reg_fifo_almostempty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_vect> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_rd_req> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_rd_data_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <burst_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <Fifo_rst>.
    Found 32-bit 4-to-1 multiplexer for signal <bus_data_out>.
    Found 1-bit register for signal <rd_access_error>.
    Found 1-bit register for signal <read_but_not_popped>.
    Found 1-bit register for signal <read_cycle_d1>.
    Found 1-bit register for signal <reg_almostempty>.
    Found 1-bit register for signal <reg_deadlock>.
    Found 1-bit register for signal <reg_empty>.
    Found 1-bit register for signal <reg_fifo_empty>.
    Found 1-bit register for signal <reg_mir_wrce>.
    Found 10-bit register for signal <reg_occupancy>.
    Found 1-bit register for signal <reg_pop_wrce>.
    Found 1-bit register for signal <reg_rdreq>.
    Found 1-bit register for signal <reg_read_ack>.
    Found 1-bit register for signal <reg_status_rdce>.
    Found 1-bit register for signal <sw_reset_error>.
    Found 1-bit register for signal <wr_access_error>.
    Found 1-bit register for signal <write_cycle_d1>.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <ipif_control_rd> synthesized.


Synthesizing Unit <inferred_lut4_2>.
    Related source file is "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd".
    Found 16x1-bit ROM for signal <O$rom0000> created at line 141.
    Summary:
	inferred   1 ROM(s).
Unit <inferred_lut4_2> synthesized.


Synthesizing Unit <inferred_lut4_1>.
    Related source file is "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd".
    Found 16x1-bit ROM for signal <O$rom0000> created at line 141.
    Summary:
	inferred   1 ROM(s).
Unit <inferred_lut4_1> synthesized.


Synthesizing Unit <user_logic>.
    Related source file is "C:/projects/rr2011v5/pcores/plb_vision_v1_00_a/hdl/vhdl/user_logic.vhd".
WARNING:Xst:1305 - Output <IP2Bus_MstRd_dst_dsc_n> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <RFIFO2IP_WrAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <IP2RFIFO_WrRelease> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <Bus2IP_MstRd_d> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstRd_eof_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_RdCE<10:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <IP2RFIFO_WrRestore> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <IP2RFIFO_WrMark> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <Bus2IP_WrCE<10:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstRd_rem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RFIFO2IP_AlmostFull> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <IP2Bus_MstRd_dst_rdy_n> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <Bus2IP_MstRd_sof_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RFIFO2IP_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstRd_src_dsc_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <IP2RFIFO_Data> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <Bus2IP_Mst_Rearbitrate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <IP2RFIFO_WrReq> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <RFIFO2IP_Vacancy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <v<2:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <seg_word_valid> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <seg_word> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <seg_frame_fifo_wr_en> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <seg_frame_fifo_rd_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <seg_frame_fifo_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <seg_fifo_prog_full> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s<2:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <next_state> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <next_burst_count> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <mst_write_ack> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <mst_reg_write_sel> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mst_reg_write_req> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mst_reg_read_sel> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mst_reg_read_req> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mst_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <mst_read_ack> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <mst_llrd_sm_state> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <mst_llrd_sm_dst_rdy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <mst_ip2bus_data> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
WARNING:Xst:1780 - Signal <mst_ip2bus_be> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mst_ip2bus_addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mst_fifo_valid_write_xfer> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mst_cntl_bus_lock> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mst_cmd_sm_start_rd_llink> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mst_cmd_sm_set_timeout> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mst_cmd_sm_set_error> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mst_cmd_sm_set_done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mst_cmd_sm_clr_go> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mst_cmd_sm_busy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mst_byte_we> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <h<2:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <current_state> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ctrl_next_state> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ctrl_current_state> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <bursting_seg_frame> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <burst_state> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <burst_count> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <addr_sel> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <mst_cmd_sm_xfer_type> equivalent to <mst_cmd_sm_wr_req> has been removed
INFO:Xst:1799 - State llwr_sngl_init is never reached in FSM <mst_llwr_sm_state>.
INFO:Xst:1799 - State llwr_sngl is never reached in FSM <mst_llwr_sm_state>.
    Found finite state machine <FSM_2> for signal <mst_llwr_sm_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 15                                             |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | Bus2IP_Clk                (rising_edge)        |
    | Reset              | Bus2IP_Reset              (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | llwr_idle                                      |
    | Power Up State     | llwr_idle                                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <mst_cmd_sm_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | Bus2IP_Clk                (rising_edge)        |
    | Reset              | Bus2IP_Reset              (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | cmd_idle                                       |
    | Power Up State     | cmd_idle                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <cam_reset_n>.
    Found 1-bit register for signal <bursting_org_frame>.
    Found 8-bit register for signal <cam_ser_addr>.
    Found 16-bit register for signal <cam_ser_data_in>.
    Found 1-bit register for signal <cam_ser_re>.
    Found 1-bit register for signal <cam_ser_we>.
    Found 1-bit register for signal <core_soft_reset>.
    Found 32-bit register for signal <mst_cmd_sm_ip2bus_addr>.
    Found 8-bit register for signal <mst_cmd_sm_ip2bus_be>.
    Found 1-bit register for signal <mst_cmd_sm_start_wr_llink>.
    Found 1-bit register for signal <mst_cmd_sm_wr_req>.
    Found 12-bit register for signal <mst_cmd_sm_xfer_length>.
    Found 32-bit register for signal <mst_llwr_byte_cnt>.
    Found 1-bit register for signal <mst_llwr_sm_eof>.
    Found 1-bit register for signal <mst_llwr_sm_sof>.
    Found 1-bit register for signal <mst_llwr_sm_src_rdy>.
    Found 32-bit comparator lessequal for signal <mst_llwr_sm_state$cmp_le0000> created at line 1014.
    Found 32-bit subtractor for signal <mst_llwr_sm_state$sub0000> created at line 1014.
    Found 32-bit register for signal <org_frm_mem_addr>.
    Found 32-bit adder for signal <org_frm_mem_addr$addsub0000> created at line 755.
    Found 1-bit register for signal <org_frm_mem_addr_wr_en>.
    Found 1-bit register for signal <pixel_valid_reg>.
    Found 32-bit register for signal <seg_frm_mem_addr>.
    Found 32-bit adder for signal <seg_frm_mem_addr$addsub0000> created at line 775.
    Found 1-bit register for signal <seg_frm_mem_addr_wr_en>.
    Found 32-bit register for signal <sr0_status>.
    Found 32-bit register for signal <sr1_cam_ser_ready>.
    Found 32-bit register for signal <sr2_cam_ser_data_out>.
    Found 32-bit register for signal <sr3_burst_size>.
    Found 32-bit register for signal <sr4_save_options>.
    Found 32-bit register for signal <sr5_org_frm_mem_addr>.
    Found 32-bit register for signal <sr6_seg_frm_mem_addr>.
    Found 32-bit register for signal <sr7>.
    Found 32-bit register for signal <sr8>.
    Found 32-bit register for signal <sr9>.
    Found 1-bit register for signal <start_capture>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred 506 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <user_logic> synthesized.


Synthesizing Unit <or_gate128>.
    Related source file is "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <or_gate128> synthesized.


Synthesizing Unit <rd_wr_calc_burst>.
    Related source file is "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_calc_burst.vhd".
WARNING:Xst:647 - Input <IP2Mst_Length<9:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <sig_ip2bus_wr_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_cmd_is_valid_s1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_cmd_is_valid_s0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <parent_dbeats_remaining_slv<0:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <sig_calc_op>.
    Found 16x4-bit ROM for signal <sig_flburst_cnt>.
    Found 1-bit register for signal <dbeat_cnt_almost_done_reg>.
    Found 5-bit comparator lessequal for signal <dbeat_cnt_done$cmp_le0000> created at line 820.
    Found 1-bit register for signal <dbeat_cnt_done_reg>.
    Found 5-bit down counter for signal <dbeat_count>.
    Found 5-bit comparator greater for signal <dbeat_count$cmp_gt0000> created at line 793.
    Found 1-bit register for signal <doing_a_fl_burst_reg>.
    Found 1-bit register for signal <doing_a_single_reg>.
    Found 1-bit register for signal <parent_cmd_done>.
    Found 12-bit down counter for signal <parent_dbeats_remaining>.
    Found 12-bit comparator less for signal <parent_dbeats_remaining_lt_MFBDBs_0$cmp_lt0000> created at line 445.
    Found 1-bit register for signal <parent_xfer_flburst_reg>.
    Found 1-bit register for signal <parent_xfer_single_reg>.
    Found 8-bit register for signal <sig_be_reg>.
    Found 1-bit register for signal <sig_cmd_has_been_queued>.
    Found 1-bit register for signal <sig_cmd_init>.
    Found 1-bit register for signal <sig_cmd_is_valid>.
    Found 1-bit register for signal <sig_combined_ack_reg>.
    Found 1-bit register for signal <sig_ip2bus_rd_reg>.
    Found 1-bit register for signal <sig_rdack_reg>.
    Found 1-bit register for signal <sig_wrack_reg>.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <rd_wr_calc_burst> synthesized.


Synthesizing Unit <pf_dpram_select>.
    Related source file is "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd".
WARNING:Xst:646 - Signal <port_b_data_out<35:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <port_b_data_in> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <port_a_data_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <pf_dpram_select> synthesized.


Synthesizing Unit <pf_counter_bit>.
    Related source file is "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd".
Unit <pf_counter_bit> synthesized.


Synthesizing Unit <pf_adder_bit>.
    Related source file is "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd".
WARNING:Xst:646 - Signal <addsub_result_Reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <pf_adder_bit> synthesized.


Synthesizing Unit <plb_address_decoder>.
    Related source file is "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd".
WARNING:Xst:647 - Input <Bus_RNW_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Address_In_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Address_Valid_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <cs_s_h_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_out_s_h2<0:2>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_out_s_h1<0:1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_out_s_h1<3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_out_s_h0<0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_out_s_h0<2:3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_out_s_h<1:3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cs_ce_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_out_s_h<4:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_match_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 6-bit register for signal <addr_out_s_h>.
    Found 4-bit register for signal <cs_out_i>.
    Found 1-bit register for signal <cs_out_s_h<0>>.
    Found 1-bit register for signal <cs_out_s_h0<1>>.
    Found 1-bit register for signal <cs_out_s_h1<2>>.
    Found 1-bit register for signal <cs_out_s_h2<3>>.
    Found 1-bit register for signal <decode_hit_reg>.
    Found 25-bit register for signal <rdce_out_i>.
    Found 1-bit register for signal <rnw_s_h>.
    Found 25-bit register for signal <wrce_out_i>.
    Summary:
	inferred  66 D-type flip-flop(s).
Unit <plb_address_decoder> synthesized.


Synthesizing Unit <rd_wr_controller>.
    Related source file is "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_controller.vhd".
WARNING:Xst:647 - Input <Wr_LL2PLB_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Wr_LL2PLB_Fifo_Rem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Wr_LL2PLB_Src_Dsc_Rcvd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rd_LL2PLB_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Wr_LL2PLB_Fifo_Sof> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MBusy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Wr_LL2PLB_Fifo_Sop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MSSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rd_LL2PLB_Dest_Dsc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Wr_LL2PLB_Fifo_Eop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rd_LL2PLB_FIFO_Almost_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <sm_wr_get_new_cmd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sm_set_wr_err> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sm_set_rd_err> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sm_rd_get_new_cmd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_this_cmd_almost_done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_single_in_progress> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_req_error> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_parent_is_flburst> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_length_is_zero> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_cmd_burst_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_4> for signal <sm_wrcntl_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 9                                              |
    | Outputs            | 5                                              |
    | Clock              | Bus_Clk                   (rising_edge)        |
    | Reset              | sm_wrcntl_state$or0000    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | wr_idle                                        |
    | Power Up State     | wr_idle                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <sm_rdcntl_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 17                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | Bus_Clk                   (rising_edge)        |
    | Reset              | sm_wrcntl_state$or0000    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | rd_idle                                        |
    | Power Up State     | rd_idle                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <plb_mrddack_reg>.
    Found 64-bit register for signal <plb_mrddbus_reg>.
    Found 1-bit register for signal <plb_mrderr_reg>.
    Found 1-bit register for signal <plb_mwrdack_reg>.
    Found 1-bit register for signal <plb_mwrerr_reg>.
    Found 1-bit register for signal <sig_calc_new_req>.
    Found 8-bit register for signal <sig_cmd_be_out_reg>.
    Found 1-bit register for signal <sig_cmd_rnw_out_reg>.
    Found 4-bit register for signal <sig_cmd_size_out_reg>.
    Found 1-bit register for signal <sig_new_ip_req>.
    Found 1-bit register for signal <sig_new_ip_req_done>.
    Found 1-bit register for signal <sig_rdll2plb_done_reg>.
    Found 8-bit register for signal <sig_rdllink_rem_reg>.
    Found 1-bit register for signal <sig_wr_last_dbeat_queued>.
    Found 64-bit register for signal <sig_wrdata_reg>.
    Found 1-bit register for signal <sig_wrll2plb_done_reg>.
    Found 1-bit register for signal <sm_ip_rd_cmplt>.
    Found 1-bit register for signal <sm_ip_wr_cmplt>.
    Found 1-bit register for signal <sm_plb_ld_wrdata_reg>.
    Found 1-bit register for signal <sm_post_rdreq>.
    Found 1-bit register for signal <sm_post_wrreq>.
    Found 1-bit register for signal <sm_rd_llink_activate>.
    Found 1-bit register for signal <sm_rdllink_dsc>.
    Found 1-bit register for signal <sm_wr_llink_activate>.
    Found 1-bit register for signal <sm_wrllink_dsc>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred 168 D-type flip-flop(s).
Unit <rd_wr_controller> synthesized.


Synthesizing Unit <pf_adder>.
    Related source file is "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd".
WARNING:Xst:646 - Signal <alu_cy<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <pf_adder> synthesized.


Synthesizing Unit <pf_occ_counter>.
    Related source file is "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd".
WARNING:Xst:646 - Signal <alu_cy<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <carry_out_select_di>.
    Found 1-bit xor2 for signal <carry_start>.
Unit <pf_occ_counter> synthesized.


Synthesizing Unit <pf_counter>.
    Related source file is "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd".
    Found 1-bit xor2 for signal <carry_active_high>.
Unit <pf_counter> synthesized.


Synthesizing Unit <plbv46_master_burst>.
    Related source file is "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd".
WARNING:Xst:647 - Input <PLB_MIRQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MRdWdAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <sig_internal_wrdbus> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <plbv46_master_burst> synthesized.


Synthesizing Unit <plb_slave_attachment>.
    Related source file is "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd".
WARNING:Xst:647 - Input <PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <valid_plb_type> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <valid_plb_size> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <start_data_phase> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wrdack_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wrcomp_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wait_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_rddack_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_rdcomp_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_data_ack> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <set_sl_busy_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_ce_ld_enable> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_sl_rd_busy_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_sl_rd_busy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_sl_busy_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_rd_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <sl_rdcomp_i> equivalent to <rd_clear_sl_busy> has been removed
    Register <sl_rddack_i> equivalent to <rd_clear_sl_busy> has been removed
    Register <sl_addrack_i> equivalent to <set_sl_busy> has been removed
    Register <sl_wrdack_i> equivalent to <sl_wrcomp_i> has been removed
    Register <wr_clear_sl_busy> equivalent to <sl_wrcomp_i> has been removed
    Found 1-bit register for signal <addr_cntl_cs<0>>.
    Found 1-bit register for signal <addr_cycle_flush>.
    Found 32-bit register for signal <bus2ip_addr_i>.
    Found 4-bit register for signal <bus2ip_be_i>.
    Found 1-bit register for signal <bus2ip_rnw_i>.
    Found 1-bit register for signal <data_timeout>.
    Found 3-bit register for signal <master_id>.
    Found 32-bit register for signal <plb_abus_reg>.
    Found 4-bit register for signal <plb_be_reg>.
    Found 3-bit register for signal <plb_masterid_reg>.
    Found 1-bit register for signal <plb_pavalid_reg>.
    Found 1-bit register for signal <plb_rnw_reg>.
    Found 4-bit register for signal <plb_size_reg>.
    Found 3-bit register for signal <plb_type_reg>.
    Found 32-bit register for signal <plb_wrdbus_reg>.
    Found 1-bit register for signal <rd_clear_sl_busy>.
    Found 1-bit register for signal <set_sl_busy>.
    Found 1-bit register for signal <sl_busy>.
    Found 8-bit register for signal <sl_mbusy_i>.
    Found 8-bit register for signal <sl_mrderr_i>.
    Found 8-bit register for signal <sl_mwrerr_i>.
    Found 32-bit register for signal <sl_rddbus_i>.
    Found 1-bit register for signal <sl_rearbitrate_i>.
    Found 1-bit register for signal <sl_wrcomp_i>.
    Summary:
	inferred 184 D-type flip-flop(s).
Unit <plb_slave_attachment> synthesized.


Synthesizing Unit <pf_occ_counter_top>.
    Related source file is "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd".
WARNING:Xst:646 - Signal <sig_going_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_carry_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <sig_cnt_enable>.
Unit <pf_occ_counter_top> synthesized.


Synthesizing Unit <pf_counter_top>.
    Related source file is "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd".
WARNING:Xst:646 - Signal <sig_carry_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <sig_cnt_enable>.
Unit <pf_counter_top> synthesized.


Synthesizing Unit <plbv46_slave_single>.
    Related source file is "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd".
WARNING:Xst:647 - Input <PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrDBus<32:127>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit 4-to-1 multiplexer for signal <plb_be_muxed>.
    Summary:
	inferred   4 Multiplexer(s).
Unit <plbv46_slave_single> synthesized.


Synthesizing Unit <rdpfifo_dp_cntl>.
    Related source file is "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v4_01_a/hdl/vhdl/rdpfifo_dp_cntl.vhd".
WARNING:Xst:646 - Signal <read_enable_dly1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <int_almost_empty_dly1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dummy_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dummy_empty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dummy_almost_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dummy_almost_empty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <backup_cond> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <enable_rd_addr_inc> equivalent to <enable_rd_addr_decr> has been removed
    Register <ld_occ_mark_into_norm> equivalent to <ld_addr_mark_into_write> has been removed
    Register <ld_occ_norm_into_mark> equivalent to <ld_addr_write_into_mark> has been removed
    Found finite state machine <FSM_6> for signal <trans_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 12                                             |
    | Inputs             | 3                                              |
    | Outputs            | 10                                             |
    | Clock              | Bus_clk                   (rising_edge)        |
    | Reset              | Bus_rst                   (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | reset1                                         |
    | Power Up State     | reset1                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <burst_dly1>.
    Found 1-bit register for signal <enable_mark_addr_inc>.
    Found 1-bit register for signal <enable_rd_addr_decr>.
    Found 1-bit register for signal <enable_wr_addr_inc>.
    Found 1-bit register for signal <end_of_burst>.
    Found 1-bit register for signal <hold_ack>.
    Found 1-bit register for signal <int_empty_dly1>.
    Found 1-bit register for signal <int_full_dly1>.
    Found 1-bit register for signal <int_full_dly2>.
    Found 1-bit register for signal <ld_addr_mark_into_write>.
    Found 1-bit register for signal <ld_addr_write_into_mark>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  11 D-type flip-flop(s).
Unit <rdpfifo_dp_cntl> synthesized.


Synthesizing Unit <rdpfifo_top>.
    Related source file is "C:/Xilinx/12.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v4_01_a/hdl/vhdl/rdpfifo_top.vhd".
WARNING:Xst:646 - Signal <sig_srl_rdreq> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_burst_rd_xfer> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <rdpfifo_top> synthesized.


Synthesizing Unit <plb_vision>.
    Related source file is "C:/projects/rr2011v5/pcores/plb_vision_v1_00_a/hdl/vhdl/plb_vision.vhd".
WARNING:Xst:646 - Signal <ipif_Bus2IP_WrCE<10:15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipif_Bus2IP_RdCE<10:15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipif_Bus2IP_RNW> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipif_Bus2IP_Addr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <plb_vision> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 58
 16x1-bit ROM                                          : 57
 16x4-bit ROM                                          : 1
# Adders/Subtractors                                   : 7
 32-bit adder                                          : 3
 32-bit subtractor                                     : 1
 4-bit adder                                           : 1
 8-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Counters                                             : 2
 12-bit down counter                                   : 1
 5-bit down counter                                    : 1
# Registers                                            : 478
 1-bit register                                        : 430
 10-bit register                                       : 1
 12-bit register                                       : 2
 16-bit register                                       : 1
 2-bit register                                        : 2
 3-bit register                                        : 4
 32-bit register                                       : 13
 4-bit register                                        : 5
 5-bit register                                        : 1
 6-bit register                                        : 1
 64-bit register                                       : 2
 8-bit register                                        : 15
 9-bit register                                        : 1
# Comparators                                          : 19
 12-bit comparator less                                : 1
 3-bit comparator lessequal                            : 7
 32-bit comparator lessequal                           : 1
 4-bit comparator greater                              : 8
 5-bit comparator greater                              : 1
 5-bit comparator lessequal                            : 1
# Multiplexers                                         : 2
 32-bit 4-to-1 multiplexer                             : 1
 4-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 12
 1-bit xor2                                            : 12

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/trans_state/FSM> on signal <trans_state[1:8]> with one-hot encoding.
------------------------
 State      | Encoding
------------------------
 reset1     | 00000001
 normal_op  | 00000100
 packet_op  | 00100000
 rest1      | 00001000
 mark1      | 00000010
 rls1       | 00010000
 pkt_update | 01000000
 nml_update | 10000000
------------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sm_rdcntl_state/FSM> on signal <sm_rdcntl_state[1:7]> with one-hot encoding.
----------------------------------
 State                | Encoding
----------------------------------
 rd_idle              | 0000001
 rd_cmd_calc          | 0000010
 rd_wait_addrack      | 0000100
 rd_dphase            | 0001000
 rd_chk_done          | 0100000
 rd_llink_discontinue | 0010000
 rd_wait_on_tmout_clr | 1000000
----------------------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sm_wrcntl_state/FSM> on signal <sm_wrcntl_state[1:3]> with gray encoding.
----------------------------------
 State                | Encoding
----------------------------------
 wr_idle              | 000
 wr_cmd_calc          | 001
 wr_wait_addrack      | 011
 wr_dphase            | 010
 wr_chk_done          | 111
 wr_llink_discontinue | 110
 wr_wait_on_tmout_clr | 101
----------------------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <USER_LOGIC_I/mst_cmd_sm_state/FSM> on signal <mst_cmd_sm_state[1:2]> with gray encoding.
-------------------------------
 State             | Encoding
-------------------------------
 cmd_idle          | 00
 cmd_run           | 01
 cmd_wait_for_data | 11
 cmd_done          | 10
-------------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <USER_LOGIC_I/mst_llwr_sm_state/FSM> on signal <mst_llwr_sm_state[1:2]> with gray encoding.
---------------------------------
 State               | Encoding
---------------------------------
 llwr_idle           | 00
 llwr_sngl_init      | unreached
 llwr_sngl           | unreached
 llwr_brst_init      | 01
 llwr_brst           | 11
 llwr_brst_last_beat | 10
---------------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <PLBV46_MASTER_BURST_I/I_WR_LLINK/llsm_cntl_state/FSM> on signal <llsm_cntl_state[1:2]> with gray encoding.
--------------------------------
 State              | Encoding
--------------------------------
 ll_idle            | 00
 ll_go              | 01
 ll_src_discontinue | 11
 ll_dst_discontinue | 10
--------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <PLBV46_MASTER_BURST_I/I_RD_LLINK/llsm_cntl_state/FSM> on signal <llsm_cntl_state[1:2]> with user encoding.
--------------------------------
 State              | Encoding
--------------------------------
 ll_idle            | 00
 ll_go              | 01
 ll_src_discontinue | 10
 ll_dst_discontinue | 11
--------------------------------
WARNING:Xst:1290 - Hierarchical block <MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I> is unconnected in block <I_DECODER>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I> is unconnected in block <I_DECODER>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I> is unconnected in block <I_DECODER>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I> is unconnected in block <I_DECODER>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I> is unconnected in block <I_DECODER>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <MEM_DECODE_GEN[0].PER_CE_GEN[15].MULTIPLE_CES_THIS_CS_GEN.CE_I> is unconnected in block <I_DECODER>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <MEM_DECODE_GEN[1].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I> is unconnected in block <I_DECODER>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <MEM_DECODE_GEN[1].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I> is unconnected in block <I_DECODER>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I> is unconnected in block <I_DECODER>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <MEM_DECODE_GEN[1].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I> is unconnected in block <I_DECODER>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <MEM_DECODE_GEN[2].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I> is unconnected in block <I_DECODER>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <sig_byte_addr_incr_reg_0> in Unit <INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER> is equivalent to the following FF/Latch, which will be removed : <sig_byte_addr_incr_reg_1> 
INFO:Xst:2261 - The FF/Latch <increment_reg_unsigned_11> in Unit <I_ADDR_CNTR> is equivalent to the following 10 FFs/Latches, which will be removed : <increment_reg_unsigned_10> <increment_reg_unsigned_9> <increment_reg_unsigned_7> <increment_reg_unsigned_6> <increment_reg_unsigned_5> <increment_reg_unsigned_4> <increment_reg_unsigned_3> <increment_reg_unsigned_2> <increment_reg_unsigned_1> <increment_reg_unsigned_0> 
INFO:Xst:2261 - The FF/Latch <FFd4> in Unit <FSM> is equivalent to the following 2 FFs/Latches, which will be removed : <FFd5> <FFd7> 
INFO:Xst:2261 - The FF/Latch <mst_cmd_sm_wr_req> in Unit <USER_LOGIC_I> is equivalent to the following 8 FFs/Latches, which will be removed : <mst_cmd_sm_ip2bus_be_7> <mst_cmd_sm_ip2bus_be_6> <mst_cmd_sm_ip2bus_be_5> <mst_cmd_sm_ip2bus_be_4> <mst_cmd_sm_ip2bus_be_3> <mst_cmd_sm_ip2bus_be_2> <mst_cmd_sm_ip2bus_be_1> <mst_cmd_sm_ip2bus_be_0> 
INFO:Xst:2261 - The FF/Latch <sr1_cam_ser_ready_30> in Unit <USER_LOGIC_I> is equivalent to the following 68 FFs/Latches, which will be removed : <sr1_cam_ser_ready_29> <sr1_cam_ser_ready_28> <sr1_cam_ser_ready_27> <sr1_cam_ser_ready_26> <sr1_cam_ser_ready_25> <sr1_cam_ser_ready_24> <sr1_cam_ser_ready_23> <sr1_cam_ser_ready_22> <sr1_cam_ser_ready_21> <sr1_cam_ser_ready_20> <sr1_cam_ser_ready_19> <sr1_cam_ser_ready_18> <sr1_cam_ser_ready_17> <sr1_cam_ser_ready_16> <sr1_cam_ser_ready_15> <sr1_cam_ser_ready_14> <sr1_cam_ser_ready_13> <sr1_cam_ser_ready_12> <sr1_cam_ser_ready_11> <sr1_cam_ser_ready_10> <sr1_cam_ser_ready_9> <sr1_cam_ser_ready_8> <sr1_cam_ser_ready_7> <sr1_cam_ser_ready_6> <sr1_cam_ser_ready_5> <sr1_cam_ser_ready_4> <sr1_cam_ser_ready_3> <sr1_cam_ser_ready_2> <sr1_cam_ser_ready_1> <sr1_cam_ser_ready_0> <sr0_status_30> <sr0_status_20> <sr0_status_19> <sr0_status_18> <sr0_status_17> <sr0_status_16> <sr0_status_15> <sr0_status_14> <sr0_status_13> <sr0_status_12> <sr0_status_11> <sr0_status_10>
   <sr0_status_9> <sr0_status_8> <sr0_status_7> <sr0_status_6> <sr0_status_5> <sr0_status_4> <sr0_status_3> <sr0_status_2> <sr0_status_1> <sr0_status_0> <sr2_cam_ser_data_out_15> <sr2_cam_ser_data_out_14> <sr2_cam_ser_data_out_13> <sr2_cam_ser_data_out_12> <sr2_cam_ser_data_out_11> <sr2_cam_ser_data_out_10> <sr2_cam_ser_data_out_9> <sr2_cam_ser_data_out_8> <sr2_cam_ser_data_out_7> <sr2_cam_ser_data_out_6> <sr2_cam_ser_data_out_5> <sr2_cam_ser_data_out_4> <sr2_cam_ser_data_out_3> <sr2_cam_ser_data_out_2> <sr2_cam_ser_data_out_1> <sr2_cam_ser_data_out_0> 
WARNING:Xst:1710 - FF/Latch <sig_rdburst_reg> (without init value) has a constant value of 0 in block <INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_rnw_reg> (without init value) has a constant value of 0 in block <INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_m_size_reg_1> (without init value) has a constant value of 0 in block <INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sig_byte_addr_incr_reg_0> has a constant value of 0 in block <INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_msize_reg_0> (without init value) has a constant value of 0 in block <INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <increment_reg_unsigned_11> (without init value) has a constant value of 0 in block <I_ADDR_CNTR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_ip2bus_rd_reg> (without init value) has a constant value of 0 in block <I_REQ_CALCULATOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sm_rd_llink_activate> (without init value) has a constant value of 0 in block <I_RD_WR_CONTROL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_cmd_size_out_reg_1> (without init value) has a constant value of 0 in block <I_RD_WR_CONTROL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_cmd_rnw_out_reg> (without init value) has a constant value of 0 in block <I_RD_WR_CONTROL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <FFd4> has a constant value of 0 in block <FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ld_addr_write_into_mark> (without init value) has a constant value of 0 in block <USE_BLOCK_RAM.I_DP_CONTROLLER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <burst_dly1> (without init value) has a constant value of 0 in block <USE_BLOCK_RAM.I_DP_CONTROLLER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sr1_cam_ser_ready_30> (without init value) has a constant value of 0 in block <USER_LOGIC_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <end_of_burst> (without init value) has a constant value of 0 in block <USE_BLOCK_RAM.I_DP_CONTROLLER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <addr_out_s_h_5> of sequential type is unconnected in block <I_DECODER>.
WARNING:Xst:2677 - Node <addr_out_s_h_4> of sequential type is unconnected in block <I_DECODER>.
WARNING:Xst:2677 - Node <sig_address_reg_31> of sequential type is unconnected in block <INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER>.
WARNING:Xst:2677 - Node <sig_address_reg_30> of sequential type is unconnected in block <INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER>.
WARNING:Xst:2677 - Node <sig_address_reg_29> of sequential type is unconnected in block <INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER>.
WARNING:Xst:2677 - Node <sig_m_size_reg_0> of sequential type is unconnected in block <INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER>.
WARNING:Xst:2677 - Node <mst_cmd_sm_xfer_length_11> of sequential type is unconnected in block <USER_LOGIC_I>.
WARNING:Xst:2677 - Node <mst_cmd_sm_xfer_length_10> of sequential type is unconnected in block <USER_LOGIC_I>.
WARNING:Xst:2677 - Node <mst_cmd_sm_xfer_length_9> of sequential type is unconnected in block <USER_LOGIC_I>.
WARNING:Xst:2404 -  FFs/Latches <strt_be_reg<0:-1>> (without init value) have a constant value of 0 in block <plb_mstr_addr_gen>.
WARNING:Xst:2404 -  FFs/Latches <increment_reg_unsigned<0:3>> (without init value) have a constant value of 0 in block <plb_mstr_addr_gen>.
WARNING:Xst:2404 -  FFs/Latches <sr1_cam_ser_ready<0:0>> (without init value) have a constant value of 0 in block <user_logic>.
WARNING:Xst:2404 -  FFs/Latches <sr0_status<0:10>> (without init value) have a constant value of 0 in block <user_logic>.
WARNING:Xst:2404 -  FFs/Latches <sr2_cam_ser_data_out<0:15>> (without init value) have a constant value of 0 in block <user_logic>.

Synthesizing (advanced) Unit <plb_mstr_addr_gen>.
The following registers are absorbed into accumulator <current_address_unsigned>: 1 register on signal <current_address_unsigned>.
Unit <plb_mstr_addr_gen> synthesized (advanced).
WARNING:Xst:2677 - Node <sig_address_reg_31> of sequential type is unconnected in block <cc_brst_exp_adptr>.
WARNING:Xst:2677 - Node <sig_address_reg_30> of sequential type is unconnected in block <cc_brst_exp_adptr>.
WARNING:Xst:2677 - Node <sig_address_reg_29> of sequential type is unconnected in block <cc_brst_exp_adptr>.
WARNING:Xst:2677 - Node <sig_m_size_reg_0> of sequential type is unconnected in block <cc_brst_exp_adptr>.
WARNING:Xst:2677 - Node <addr_out_s_h_5> of sequential type is unconnected in block <plb_address_decoder>.
WARNING:Xst:2677 - Node <addr_out_s_h_4> of sequential type is unconnected in block <plb_address_decoder>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 7
# ROMs                                                 : 58
 16x1-bit ROM                                          : 57
 16x4-bit ROM                                          : 1
# Adders/Subtractors                                   : 6
 32-bit adder                                          : 2
 32-bit subtractor                                     : 1
 4-bit adder                                           : 1
 8-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Counters                                             : 2
 12-bit down counter                                   : 1
 5-bit down counter                                    : 1
# Accumulators                                         : 1
 32-bit up loadable accumulator                        : 1
# Registers                                            : 1150
 Flip-Flops                                            : 1150
# Comparators                                          : 19
 12-bit comparator less                                : 1
 3-bit comparator lessequal                            : 7
 32-bit comparator lessequal                           : 1
 4-bit comparator greater                              : 8
 5-bit comparator greater                              : 1
 5-bit comparator lessequal                            : 1
# Multiplexers                                         : 2
 32-bit 4-to-1 multiplexer                             : 1
 4-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 12
 1-bit xor2                                            : 12

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <plb_address_decoder>: instances <MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I>, <MEM_DECODE_GEN[1].GEN_PLB_SHARED.MEM_SELECT_I> of unit <pselect_f_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <plb_address_decoder>: instances <MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I>, <MEM_DECODE_GEN[2].GEN_PLB_SHARED.MEM_SELECT_I> of unit <pselect_f_1> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <plb_address_decoder>: instances <MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I>, <MEM_DECODE_GEN[3].GEN_PLB_SHARED.MEM_SELECT_I> of unit <pselect_f_1> are equivalent, second instance is removed
WARNING:Xst:1293 - FF/Latch <sig_byte_addr_incr_reg_0> has a constant value of 0 in block <cc_brst_exp_adptr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_byte_addr_incr_reg_1> has a constant value of 0 in block <cc_brst_exp_adptr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <increment_reg_unsigned_3> (without init value) has a constant value of 0 in block <plb_mstr_addr_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <increment_reg_unsigned_2> (without init value) has a constant value of 0 in block <plb_mstr_addr_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <increment_reg_unsigned_1> (without init value) has a constant value of 0 in block <plb_mstr_addr_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sr0_status_9> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <burst_dly1> (without init value) has a constant value of 0 in block <rdpfifo_dp_cntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <end_of_burst> (without init value) has a constant value of 0 in block <rdpfifo_dp_cntl>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <mst_cmd_sm_wr_req> in Unit <user_logic> is equivalent to the following 8 FFs/Latches, which will be removed : <mst_cmd_sm_ip2bus_be_7> <mst_cmd_sm_ip2bus_be_6> <mst_cmd_sm_ip2bus_be_5> <mst_cmd_sm_ip2bus_be_4> <mst_cmd_sm_ip2bus_be_3> <mst_cmd_sm_ip2bus_be_2> <mst_cmd_sm_ip2bus_be_1> <mst_cmd_sm_ip2bus_be_0> 
INFO:Xst:2261 - The FF/Latch <cs_out_s_h1_2> in Unit <plb_address_decoder> is equivalent to the following 3 FFs/Latches, which will be removed : <cs_out_s_h0_1> <cs_out_s_h_0> <cs_out_s_h2_3> 
INFO:Xst:2261 - The FF/Latch <cs_out_i_2> in Unit <plb_address_decoder> is equivalent to the following 3 FFs/Latches, which will be removed : <cs_out_i_0> <cs_out_i_1> <cs_out_i_3> 
INFO:Xst:2261 - The FF/Latch <addr_cntl_cs_0> in Unit <plb_slave_attachment> is equivalent to the following FF/Latch, which will be removed : <addr_cycle_flush> 
INFO:Xst:2261 - The FF/Latch <rdce_out_i_20> in Unit <plb_address_decoder> is equivalent to the following FF/Latch, which will be removed : <rdce_out_i_16> 
INFO:Xst:2261 - The FF/Latch <rdce_out_i_21> in Unit <plb_address_decoder> is equivalent to the following FF/Latch, which will be removed : <rdce_out_i_17> 
INFO:Xst:2261 - The FF/Latch <rdce_out_i_18> in Unit <plb_address_decoder> is equivalent to the following FF/Latch, which will be removed : <rdce_out_i_22> 
INFO:Xst:2261 - The FF/Latch <rdce_out_i_23> in Unit <plb_address_decoder> is equivalent to the following FF/Latch, which will be removed : <rdce_out_i_19> 
INFO:Xst:2261 - The FF/Latch <wrce_out_i_20> in Unit <plb_address_decoder> is equivalent to the following FF/Latch, which will be removed : <wrce_out_i_16> 
INFO:Xst:2261 - The FF/Latch <wrce_out_i_17> in Unit <plb_address_decoder> is equivalent to the following FF/Latch, which will be removed : <wrce_out_i_21> 
INFO:Xst:2261 - The FF/Latch <wrce_out_i_22> in Unit <plb_address_decoder> is equivalent to the following FF/Latch, which will be removed : <wrce_out_i_18> 
INFO:Xst:2261 - The FF/Latch <wrce_out_i_23> in Unit <plb_address_decoder> is equivalent to the following FF/Latch, which will be removed : <wrce_out_i_19> 
WARNING:Xst:1710 - FF/Latch <sig_llsm_force_sof> (without init value) has a constant value of 0 in block <llink_rd_backend_no_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <sig_byte_addr_incr_reg_4> of sequential type is unconnected in block <cc_brst_exp_adptr>.
WARNING:Xst:2677 - Node <sig_byte_addr_int_4> of sequential type is unconnected in block <cc_brst_exp_adptr>.
WARNING:Xst:2677 - Node <sig_byte_addr_int_5> of sequential type is unconnected in block <cc_brst_exp_adptr>.
WARNING:Xst:2677 - Node <sig_byte_addr_int_6> of sequential type is unconnected in block <cc_brst_exp_adptr>.
WARNING:Xst:2677 - Node <sig_byte_addr_int_7> of sequential type is unconnected in block <cc_brst_exp_adptr>.
INFO:Xst:1901 - Instance RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CORE/Using_RAMB16_S36_S36.BRAM_LOOP[1].I_DPB16_512x32 in unit plb_vision of type RAMB16_S36_S36 has been replaced by RAMB16

Optimizing unit <plb_vision> ...

Optimizing unit <counter_f> ...

Optimizing unit <cc_brst_exp_adptr> ...

Optimizing unit <llink_rd_backend_no_fifo> ...

Optimizing unit <llink_wr_backend_no_fifo> ...

Optimizing unit <plb_mstr_addr_gen> ...

Optimizing unit <ipif_control_rd> ...

Optimizing unit <user_logic> ...

Optimizing unit <rd_wr_calc_burst> ...

Optimizing unit <plb_address_decoder> ...

Optimizing unit <rd_wr_controller> ...

Optimizing unit <pf_adder> ...

Optimizing unit <pf_occ_counter> ...

Optimizing unit <pf_counter> ...

Optimizing unit <plb_slave_attachment> ...

Optimizing unit <pf_occ_counter_top> ...

Optimizing unit <rdpfifo_dp_cntl> ...
WARNING:Xst:1710 - FF/Latch <RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/ld_addr_write_into_mark> (without init value) has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/trans_state_FSM_FFd4> has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/trans_state_FSM_FFd5> has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/trans_state_FSM_FFd7> has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sm_ip_rd_cmplt> (without init value) has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sm_rd_llink_activate> (without init value) has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_cmd_size_out_reg_1> (without init value) has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sm_rdcntl_state_FSM_FFd1> has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sm_rdcntl_state_FSM_FFd7> has a constant value of 1 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_ip2bus_rd_reg> (without init value) has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_MASTER_BURST_I/I_RD_LLINK/sig_llsm_done> (without init value) has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_MASTER_BURST_I/I_RD_LLINK/sig_llsm_force_eof> (without init value) has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PLBV46_MASTER_BURST_I/I_RD_LLINK/llsm_cntl_state_FSM_FFd1> has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PLBV46_MASTER_BURST_I/I_RD_LLINK/llsm_cntl_state_FSM_FFd2> has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_rdburst_reg> (without init value) has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_msize_reg_0> (without init value) has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_cmd_rnw_out_reg> (without init value) has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_rdll2plb_done_reg> (without init value) has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/trans_state_FSM_FFd1> has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_m_size_reg_1> (without init value) has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_rnw_reg> (without init value) has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_byte_addr_int_3> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_byte_addr_int_1> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_byte_addr_int_0> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_byte_addr_incr_reg_3> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_rd_mbusy_reg> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_6_0> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_6_1> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_6_2> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_6_3> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_6_4> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_6_5> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_6_6> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_6_7> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_cc_mbusy_reg> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_7_0> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_7_1> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_7_2> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_7_3> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_7_4> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_7_5> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_7_6> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_7_7> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_5_0> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_5_1> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_5_2> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_5_3> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_5_4> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_5_5> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_5_6> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_5_7> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_4_0> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_4_1> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_4_2> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_4_3> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_4_4> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_4_5> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_4_6> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_4_7> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_2_0> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_2_1> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_2_2> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_2_3> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_2_4> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_2_5> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_2_6> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_2_7> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_3_0> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_3_1> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_3_2> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_3_3> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_3_4> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_3_5> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_3_6> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_3_7> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_1_0> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_1_1> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_1_2> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_1_3> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_1_4> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_1_5> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_1_6> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_1_7> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_0_0> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_0_1> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_0_2> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_0_3> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_0_4> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_0_5> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_0_6> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_0_7> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_LLINK/sig_llsm_2plb_dest_dsc> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_LLINK/sig_llsm_rdy> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_LLINK/sig_llsm_force_src_dsc> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_WR_LLINK/sig_ll2plb_s_h_src_dsc> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_WR_LLINK/sig_llsm_2plb_src_dsc> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_WR_LLINK/sig_llsm_rdy> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <RDPFIFO_TOP_I/I_IPIF_INTERFACE_BLOCK/reg_rdreq> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/mst_cmd_sm_xfer_length_9> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/mst_cmd_sm_xfer_length_10> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/mst_cmd_sm_xfer_length_11> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/mst_llwr_sm_sof> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/dbeat_cnt_almost_done_reg> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_rdllink_rem_reg_0> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_rdllink_rem_reg_1> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_rdllink_rem_reg_2> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_rdllink_rem_reg_3> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_rdllink_rem_reg_4> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_rdllink_rem_reg_5> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_rdllink_rem_reg_6> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_rdllink_rem_reg_7> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_0> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_1> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_2> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_3> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_4> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_5> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_6> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_7> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_8> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_9> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_10> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_11> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_12> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_13> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_14> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_15> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_16> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_17> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_18> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_19> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_20> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_21> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_22> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_23> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_24> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_25> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_26> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_27> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_28> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_29> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_30> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_31> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_32> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_33> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_34> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_35> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_36> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_37> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_38> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_39> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_40> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_41> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_42> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_43> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_44> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_45> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_46> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_47> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_48> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_49> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_50> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_51> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_52> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_53> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_54> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_55> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_56> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_57> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_58> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_59> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_60> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_61> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_62> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddbus_reg_63> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_10> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_11> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_13> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_12> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_14> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_15> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_10> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_23> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_11> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_12> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_13> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_14> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_15> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_23> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_0> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_1> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_2> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_3> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_4> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_5> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_6> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_7> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_8> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_9> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_10> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_11> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_12> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_13> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_14> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_15> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_16> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_17> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_18> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_19> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_20> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_21> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_22> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_23> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_24> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_25> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_26> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_27> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_28> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_29> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_30> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_31> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sm_rdllink_dsc> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/int_full_dly1> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/int_full_dly2> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/hold_ack> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/enable_wr_addr_inc> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/enable_mark_addr_inc> is unconnected in block <plb_vision>.
WARNING:Xst:1710 - FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31> (without init value) has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_30> (without init value) has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29> (without init value) has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_28> (without init value) has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_27> (without init value) has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_26> (without init value) has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_25> (without init value) has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_24> (without init value) has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_23> (without init value) has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_22> (without init value) has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_21> (without init value) has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_20> (without init value) has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_19> (without init value) has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_18> (without init value) has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_17> (without init value) has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_16> (without init value) has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_15> (without init value) has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_14> (without init value) has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_13> (without init value) has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_12> (without init value) has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_11> (without init value) has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_10> (without init value) has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_9> (without init value) has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_8> (without init value) has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_7> (without init value) has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_6> (without init value) has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_5> (without init value) has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_4> (without init value) has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_3> (without init value) has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_2> (without init value) has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_1> (without init value) has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_0> (without init value) has a constant value of 0 in block <plb_vision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sm_rdcntl_state_FSM_FFd3> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/trans_state_FSM_FFd6> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/trans_state_FSM_FFd3> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <RDPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/trans_state_FSM_FFd2> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr3_burst_size_0> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr4_save_options_0> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr7_0> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr8_0> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr9_0> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RDPFIFO_TOP_I/I_IPIF_INTERFACE_BLOCK/reg_empty> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr3_burst_size_1> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr4_save_options_1> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr7_1> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr8_1> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr9_1> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RDPFIFO_TOP_I/I_IPIF_INTERFACE_BLOCK/reg_almostempty> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr3_burst_size_2> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr4_save_options_2> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr7_2> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr8_2> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr9_2> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RDPFIFO_TOP_I/I_IPIF_INTERFACE_BLOCK/reg_deadlock> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr3_burst_size_3> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr4_save_options_3> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr7_3> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr8_3> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr9_3> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr3_burst_size_4> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr4_save_options_4> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr7_4> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr8_4> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr9_4> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr3_burst_size_5> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr4_save_options_5> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr7_5> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr8_5> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr9_5> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr3_burst_size_6> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr4_save_options_6> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr7_6> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr8_6> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr9_6> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr3_burst_size_7> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr4_save_options_7> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr7_7> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr8_7> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr9_7> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr3_burst_size_8> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr4_save_options_8> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr7_8> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr8_8> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr9_8> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr3_burst_size_9> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr4_save_options_9> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr7_9> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr8_9> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr9_9> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr3_burst_size_10> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr4_save_options_10> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr7_10> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr8_10> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr9_10> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr3_burst_size_11> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr4_save_options_11> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr7_11> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr8_11> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr9_11> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr3_burst_size_12> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr4_save_options_12> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr7_12> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr8_12> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr9_12> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr3_burst_size_13> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr4_save_options_13> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr7_13> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr8_13> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr9_13> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr3_burst_size_14> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr4_save_options_14> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr7_14> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr8_14> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr9_14> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr3_burst_size_15> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr4_save_options_15> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr7_15> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr8_15> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr9_15> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr2_cam_ser_data_out_0> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr3_burst_size_16> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr7_16> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr8_16> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr9_16> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr2_cam_ser_data_out_1> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr3_burst_size_17> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr7_17> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr8_17> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr9_17> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr2_cam_ser_data_out_2> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr3_burst_size_18> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr7_18> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr8_18> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr9_18> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr2_cam_ser_data_out_3> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr3_burst_size_19> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr7_19> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr8_19> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr9_19> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr2_cam_ser_data_out_4> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr7_20> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr8_20> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr9_20> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr0_status_0> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr2_cam_ser_data_out_5> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr7_21> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr8_21> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr9_21> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr0_status_1> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr2_cam_ser_data_out_6> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr7_22> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr8_22> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr9_22> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RDPFIFO_TOP_I/I_IPIF_INTERFACE_BLOCK/reg_occupancy_0> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr0_status_2> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr2_cam_ser_data_out_7> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr7_23> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr8_23> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr9_23> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RDPFIFO_TOP_I/I_IPIF_INTERFACE_BLOCK/reg_occupancy_1> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr0_status_3> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr2_cam_ser_data_out_8> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr7_24> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr8_24> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr9_24> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RDPFIFO_TOP_I/I_IPIF_INTERFACE_BLOCK/reg_occupancy_2> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr0_status_4> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr2_cam_ser_data_out_9> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr7_25> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr8_25> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr9_25> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RDPFIFO_TOP_I/I_IPIF_INTERFACE_BLOCK/reg_occupancy_3> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr0_status_5> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr2_cam_ser_data_out_10> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr7_26> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr8_26> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr9_26> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RDPFIFO_TOP_I/I_IPIF_INTERFACE_BLOCK/reg_occupancy_4> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr0_status_6> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr2_cam_ser_data_out_11> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr7_27> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr8_27> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr9_27> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RDPFIFO_TOP_I/I_IPIF_INTERFACE_BLOCK/reg_occupancy_5> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr0_status_7> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr2_cam_ser_data_out_12> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr4_save_options_28> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr7_28> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr8_28> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr9_28> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RDPFIFO_TOP_I/I_IPIF_INTERFACE_BLOCK/reg_occupancy_6> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr0_status_8> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr2_cam_ser_data_out_13> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr4_save_options_29> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr7_29> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr8_29> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr9_29> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RDPFIFO_TOP_I/I_IPIF_INTERFACE_BLOCK/reg_occupancy_7> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr2_cam_ser_data_out_14> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr4_save_options_30> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr7_30> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr8_30> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr9_30> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RDPFIFO_TOP_I/I_IPIF_INTERFACE_BLOCK/reg_occupancy_8> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr2_cam_ser_data_out_15> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr7_31> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr8_31> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr9_31> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr0_status_10> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <USER_LOGIC_I/sr1_cam_ser_ready> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RDPFIFO_TOP_I/I_IPIF_INTERFACE_BLOCK/reg_status_rdce> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <RDPFIFO_TOP_I/I_IPIF_INTERFACE_BLOCK/reg_occupancy_9> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_s_h1_2> is unconnected in block <plb_vision>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_2> is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/seg_frm_mem_addr_31> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/seg_frm_mem_addr_30> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/seg_frm_mem_addr_29> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/seg_frm_mem_addr_28> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/seg_frm_mem_addr_27> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/seg_frm_mem_addr_26> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/seg_frm_mem_addr_25> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/seg_frm_mem_addr_24> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/seg_frm_mem_addr_23> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/seg_frm_mem_addr_22> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/seg_frm_mem_addr_21> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/seg_frm_mem_addr_20> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/seg_frm_mem_addr_19> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/seg_frm_mem_addr_18> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/seg_frm_mem_addr_17> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/seg_frm_mem_addr_16> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/seg_frm_mem_addr_15> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/seg_frm_mem_addr_14> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/seg_frm_mem_addr_13> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/seg_frm_mem_addr_12> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/seg_frm_mem_addr_11> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/seg_frm_mem_addr_10> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/seg_frm_mem_addr_9> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/seg_frm_mem_addr_8> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/seg_frm_mem_addr_7> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/seg_frm_mem_addr_6> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/seg_frm_mem_addr_5> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/seg_frm_mem_addr_4> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/seg_frm_mem_addr_3> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/seg_frm_mem_addr_2> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/seg_frm_mem_addr_1> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/seg_frm_mem_addr_0> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/sr6_seg_frm_mem_addr_8> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/sr6_seg_frm_mem_addr_7> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/sr6_seg_frm_mem_addr_6> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/sr6_seg_frm_mem_addr_5> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/sr6_seg_frm_mem_addr_4> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/sr6_seg_frm_mem_addr_3> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/sr6_seg_frm_mem_addr_2> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/sr6_seg_frm_mem_addr_1> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/sr6_seg_frm_mem_addr_0> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/sr6_seg_frm_mem_addr_29> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/sr6_seg_frm_mem_addr_28> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/sr6_seg_frm_mem_addr_27> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/sr6_seg_frm_mem_addr_26> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/sr6_seg_frm_mem_addr_31> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/sr6_seg_frm_mem_addr_25> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/sr6_seg_frm_mem_addr_30> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/sr6_seg_frm_mem_addr_19> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/sr6_seg_frm_mem_addr_24> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/sr6_seg_frm_mem_addr_18> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/sr6_seg_frm_mem_addr_23> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/sr6_seg_frm_mem_addr_17> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/sr6_seg_frm_mem_addr_22> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/sr6_seg_frm_mem_addr_16> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/sr6_seg_frm_mem_addr_21> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/sr6_seg_frm_mem_addr_15> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/sr6_seg_frm_mem_addr_20> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/sr6_seg_frm_mem_addr_14> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/sr6_seg_frm_mem_addr_13> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/sr6_seg_frm_mem_addr_12> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/sr6_seg_frm_mem_addr_11> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/sr6_seg_frm_mem_addr_10> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/seg_frm_mem_addr_wr_en> of sequential type is unconnected in block <plb_vision>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/sr6_seg_frm_mem_addr_9> of sequential type is unconnected in block <plb_vision>.

Mapping all equations...
WARNING:Xst:2036 - Inserting OBUF on port <cam_sclk> driven by black box <cam_ser>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <cam_sdata_O> driven by black box <cam_ser>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <cam_sdata_T> driven by black box <cam_ser>. Possible simulation mismatch.
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_rdack_reg> in Unit <plb_vision> is equivalent to the following FF/Latch, which will be removed : <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mrddack_reg> 
INFO:Xst:2261 - The FF/Latch <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_wrack_reg> in Unit <plb_vision> is equivalent to the following FF/Latch, which will be removed : <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/plb_mwrdack_reg> 
INFO:Xst:2261 - The FF/Latch <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_cmd_size_out_reg_0> in Unit <plb_vision> is equivalent to the following 2 FFs/Latches, which will be removed : <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_cmd_size_out_reg_2> <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_cmd_size_out_reg_3> 
INFO:Xst:2261 - The FF/Latch <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_be_reg_7> in Unit <plb_vision> is equivalent to the following 8 FFs/Latches, which will be removed : <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_be_reg_6> <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_be_reg_5> <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_be_reg_4> <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_be_reg_3> <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_be_reg_2> <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_be_reg_1> <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/sig_be_reg_0> <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_REQ_CALCULATOR/parent_xfer_flburst_reg> 
INFO:Xst:2261 - The FF/Latch <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_cmd_be_out_reg_4> in Unit <plb_vision> is equivalent to the following 3 FFs/Latches, which will be removed : <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_cmd_be_out_reg_5> <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_cmd_be_out_reg_6> <PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_cmd_be_out_reg_7> 
INFO:Xst:2261 - The FF/Latch <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_m_size_reg_2> in Unit <plb_vision> is equivalent to the following FF/Latch, which will be removed : <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_m_size_reg_3> 
INFO:Xst:2261 - The FF/Latch <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_be_reg_7> in Unit <plb_vision> is equivalent to the following 3 FFs/Latches, which will be removed : <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_be_reg_6> <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_be_reg_5> <PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_be_reg_4> 
Found area constraint ratio of 100 (+ 5) on block plb_vision, actual ratio is 6.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 663
 Flip-Flops                                            : 663

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : plb_vision.ngr
Top Level Output File Name         : plb_vision
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 838

Cell Usage :
# BELS                             : 1115
#      GND                         : 1
#      INV                         : 63
#      LUT1                        : 25
#      LUT2                        : 78
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 271
#      LUT3_D                      : 2
#      LUT3_L                      : 1
#      LUT4                        : 248
#      LUT4_D                      : 17
#      LUT4_L                      : 6
#      MULT_AND                    : 31
#      MUXCY                       : 181
#      MUXF5                       : 26
#      VCC                         : 1
#      XORCY                       : 162
# FlipFlops/Latches                : 663
#      FD                          : 1
#      FDE                         : 1
#      FDR                         : 231
#      FDRE                        : 389
#      FDRS                        : 23
#      FDRSE                       : 5
#      FDS                         : 12
#      FDSE                        : 1
# RAMS                             : 1
#      RAMB16                      : 1
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 539
#      IBUF                        : 116
#      OBUF                        : 423
# Others                           : 6
#      cam_ser                     : 1
#      camera_processor            : 1
#      frame_fifo                  : 1
#      frame_sync_hs               : 1
#      rgb2hsv                     : 1
#      size_buffer                 : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vfx20ff672-10 

 Number of Slices:                      513  out of   8544     6%  
 Number of Slice Flip Flops:            663  out of  17088     3%  
 Number of 4 input LUTs:                713  out of  17088     4%  
 Number of IOs:                         838
 Number of bonded IOBs:                 541  out of    320   169% (*) 
 Number of FIFO16/RAMB16s:                1  out of     68     1%  
    Number used as RAMB16s:               1
 Number of GCLKs:                         2  out of     32     6%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
MPLB_Clk                           | BUFGP                  | 224   |
SPLB_Clk                           | BUFGP                  | 440   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -10

   Minimum period: 6.872ns (Maximum Frequency: 145.510MHz)
   Minimum input arrival time before clock: 8.443ns
   Maximum output required time after clock: 7.586ns
   Maximum combinational path delay: 6.459ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'MPLB_Clk'
  Clock period: 6.872ns (frequency: 145.510MHz)
  Total number of paths / destination ports: 6619 / 461
-------------------------------------------------------------------------
Delay:               6.872ns (Levels of Logic = 8)
  Source:            PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_ssize_reg_0 (FF)
  Destination:       PLBV46_MASTER_BURST_I/I_WR_LLINK/sig_llsm_force_dst_rdy (FF)
  Source Clock:      MPLB_Clk rising
  Destination Clock: MPLB_Clk rising

  Data Path: PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_ssize_reg_0 to PLBV46_MASTER_BURST_I/I_WR_LLINK/sig_llsm_force_dst_rdy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.360   0.705  PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_ssize_reg_0 (PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_ssize_reg_0)
     LUT3:I0->O            1   0.195   0.000  PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_load_4_and000011_G (N131)
     MUXF5:I1->O           3   0.374   0.538  PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/rd_data_reg_load_4_and000011 (PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/N4)
     LUT3:I2->O            1   0.195   0.523  PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_composite_wrack_SW2 (N80)
     LUT4:I3->O           11   0.195   0.663  PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_composite_wrack (PLBV46_MASTER_BURST_I/sig_native_plb_mwrdack)
     LUT4:I3->O           65   0.195   1.220  PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_ld_wrdata_reg1_1 (PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_ld_wrdata_reg1)
     LUT2:I1->O            7   0.195   0.579  PLBV46_MASTER_BURST_I/I_WR_LLINK/sig_mstwr_dst_rdy1 (PLBV46_MASTER_BURST_I/I_WR_LLINK/sig_mstwr_dst_rdy)
     LUT4_D:I3->O          1   0.195   0.523  PLBV46_MASTER_BURST_I/I_WR_LLINK/sig_llsm_force_dst_rdy_ns_SW0 (N59)
     LUT4:I3->O            1   0.195   0.000  PLBV46_MASTER_BURST_I/I_WR_LLINK/sig_llsm_force_dst_rdy_ns (PLBV46_MASTER_BURST_I/I_WR_LLINK/sig_llsm_force_dst_rdy_ns)
     FDR:D                     0.022          PLBV46_MASTER_BURST_I/I_WR_LLINK/sig_llsm_force_dst_rdy
    ----------------------------------------
    Total                      6.872ns (2.121ns logic, 4.751ns route)
                                       (30.9% logic, 69.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SPLB_Clk'
  Clock period: 6.572ns (frequency: 152.165MHz)
  Total number of paths / destination ports: 27119 / 755
-------------------------------------------------------------------------
Delay:               6.572ns (Levels of Logic = 32)
  Source:            USER_LOGIC_I/mst_llwr_byte_cnt_3 (FF)
  Destination:       USER_LOGIC_I/mst_llwr_byte_cnt_30 (FF)
  Source Clock:      SPLB_Clk rising
  Destination Clock: SPLB_Clk rising

  Data Path: USER_LOGIC_I/mst_llwr_byte_cnt_3 to USER_LOGIC_I/mst_llwr_byte_cnt_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             2   0.360   0.540  USER_LOGIC_I/mst_llwr_byte_cnt_3 (USER_LOGIC_I/mst_llwr_byte_cnt_3)
     LUT1:I0->O            1   0.195   0.000  USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<3>_rt (USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<3>_rt)
     MUXCY:S->O            1   0.366   0.000  USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<3> (USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<3>)
     MUXCY:CI->O           1   0.044   0.000  USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<4> (USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<4>)
     MUXCY:CI->O           1   0.044   0.000  USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<5> (USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<5>)
     MUXCY:CI->O           1   0.044   0.000  USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<6> (USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<6>)
     MUXCY:CI->O           1   0.044   0.000  USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<7> (USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<7>)
     MUXCY:CI->O           1   0.044   0.000  USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<8> (USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<8>)
     MUXCY:CI->O           1   0.044   0.000  USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<9> (USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<9>)
     MUXCY:CI->O           1   0.044   0.000  USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<10> (USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<10>)
     MUXCY:CI->O           1   0.044   0.000  USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<11> (USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<11>)
     MUXCY:CI->O           1   0.044   0.000  USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<12> (USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<12>)
     MUXCY:CI->O           1   0.044   0.000  USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<13> (USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<13>)
     MUXCY:CI->O           1   0.044   0.000  USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<14> (USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<14>)
     MUXCY:CI->O           1   0.044   0.000  USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<15> (USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<15>)
     MUXCY:CI->O           1   0.044   0.000  USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<16> (USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<16>)
     MUXCY:CI->O           1   0.044   0.000  USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<17> (USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<17>)
     MUXCY:CI->O           1   0.044   0.000  USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<18> (USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<18>)
     MUXCY:CI->O           1   0.044   0.000  USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<19> (USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<19>)
     MUXCY:CI->O           1   0.044   0.000  USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<20> (USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<20>)
     MUXCY:CI->O           1   0.044   0.000  USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<21> (USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<21>)
     MUXCY:CI->O           1   0.044   0.000  USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<22> (USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<22>)
     MUXCY:CI->O           1   0.044   0.000  USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<23> (USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<23>)
     MUXCY:CI->O           1   0.044   0.000  USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<24> (USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<24>)
     MUXCY:CI->O           1   0.044   0.000  USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<25> (USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<25>)
     MUXCY:CI->O           1   0.044   0.000  USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<26> (USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<26>)
     MUXCY:CI->O           1   0.044   0.000  USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<27> (USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_cy<27>)
     XORCY:CI->O           2   0.360   0.705  USER_LOGIC_I/Msub_mst_llwr_sm_state_sub0000_xor<28> (USER_LOGIC_I/mst_llwr_sm_state_sub0000<28>)
     LUT3:I0->O            1   0.195   0.000  USER_LOGIC_I/Mcompar_mst_llwr_sm_state_cmp_le0000_lut<8> (USER_LOGIC_I/Mcompar_mst_llwr_sm_state_cmp_le0000_lut<8>)
     MUXCY:S->O            1   0.366   0.000  USER_LOGIC_I/Mcompar_mst_llwr_sm_state_cmp_le0000_cy<8> (USER_LOGIC_I/Mcompar_mst_llwr_sm_state_cmp_le0000_cy<8>)
     MUXCY:CI->O           6   0.369   0.560  USER_LOGIC_I/Mcompar_mst_llwr_sm_state_cmp_le0000_cy<9> (USER_LOGIC_I/mst_llwr_sm_state_cmp_le0000)
     LUT4_D:I3->O         28   0.195   1.075  USER_LOGIC_I/mst_llwr_byte_cnt_mux0004<10>1 (USER_LOGIC_I/N32)
     LUT4:I3->O            1   0.195   0.000  USER_LOGIC_I/mst_llwr_byte_cnt_mux0004<11>141 (USER_LOGIC_I/mst_llwr_byte_cnt_mux0004<11>14)
     FDRS:D                    0.022          USER_LOGIC_I/mst_llwr_byte_cnt_11
    ----------------------------------------
    Total                      6.572ns (3.692ns logic, 2.880ns route)
                                       (56.2% logic, 43.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MPLB_Clk'
  Total number of paths / destination ports: 1036 / 466
-------------------------------------------------------------------------
Offset:              8.150ns (Levels of Logic = 9)
  Source:            PLB_MSSize<1> (PAD)
  Destination:       PLBV46_MASTER_BURST_I/I_WR_LLINK/sig_llsm_force_dst_rdy (FF)
  Destination Clock: MPLB_Clk rising

  Data Path: PLB_MSSize<1> to PLBV46_MASTER_BURST_I/I_WR_LLINK/sig_llsm_force_dst_rdy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.965   0.600  PLB_MSSize_1_IBUF (PLB_MSSize_1_IBUF)
     LUT2:I0->O            3   0.195   0.756  PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/be_bit_detected_mux00071_SW0 (PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_byte_addr_incr<2>)
     LUT4_D:I0->O          6   0.195   0.560  PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/be_bit_detected_mux00071 (PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/N0)
     LUT4:I3->O            4   0.195   0.702  PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/be_bit_detected_mux0007 (PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_be_still_set)
     LUT4:I1->O           11   0.195   0.663  PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_composite_wrack (PLBV46_MASTER_BURST_I/sig_native_plb_mwrdack)
     LUT4:I3->O           65   0.195   1.220  PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_ld_wrdata_reg1_1 (PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_ld_wrdata_reg1)
     LUT2:I1->O            7   0.195   0.579  PLBV46_MASTER_BURST_I/I_WR_LLINK/sig_mstwr_dst_rdy1 (PLBV46_MASTER_BURST_I/I_WR_LLINK/sig_mstwr_dst_rdy)
     LUT4_D:I3->O          1   0.195   0.523  PLBV46_MASTER_BURST_I/I_WR_LLINK/sig_llsm_force_dst_rdy_ns_SW0 (N59)
     LUT4:I3->O            1   0.195   0.000  PLBV46_MASTER_BURST_I/I_WR_LLINK/sig_llsm_force_dst_rdy_ns (PLBV46_MASTER_BURST_I/I_WR_LLINK/sig_llsm_force_dst_rdy_ns)
     FDR:D                     0.022          PLBV46_MASTER_BURST_I/I_WR_LLINK/sig_llsm_force_dst_rdy
    ----------------------------------------
    Total                      8.150ns (2.547ns logic, 5.603ns route)
                                       (31.3% logic, 68.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SPLB_Clk'
  Total number of paths / destination ports: 1176 / 485
-------------------------------------------------------------------------
Offset:              8.443ns (Levels of Logic = 9)
  Source:            PLB_MSSize<1> (PAD)
  Destination:       USER_LOGIC_I/mst_llwr_byte_cnt_11 (FF)
  Destination Clock: SPLB_Clk rising

  Data Path: PLB_MSSize<1> to USER_LOGIC_I/mst_llwr_byte_cnt_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.965   0.600  PLB_MSSize_1_IBUF (PLB_MSSize_1_IBUF)
     LUT2:I0->O            3   0.195   0.756  PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/be_bit_detected_mux00071_SW0 (PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_byte_addr_incr<2>)
     LUT4_D:I0->O          6   0.195   0.560  PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/be_bit_detected_mux00071 (PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/N0)
     LUT4:I3->O            4   0.195   0.702  PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/be_bit_detected_mux0007 (PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_be_still_set)
     LUT4:I1->O           11   0.195   0.663  PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_composite_wrack (PLBV46_MASTER_BURST_I/sig_native_plb_mwrdack)
     LUT4:I3->O            4   0.195   0.599  PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_ld_wrdata_reg1 (PLBV46_MASTER_BURST_I/sig_wr_plb2ll_fifo_ren)
     LUT3:I1->O            8   0.195   0.773  USER_LOGIC_I/mst_fifo_valid_read_xfer1 (USER_LOGIC_I/mst_fifo_valid_read_xfer)
     LUT4:I1->O           29   0.195   1.244  USER_LOGIC_I/mst_llwr_byte_cnt_mux0004<10>21 (USER_LOGIC_I/N39)
     LUT4:I1->O            1   0.195   0.000  USER_LOGIC_I/mst_llwr_byte_cnt_mux0004<11>141 (USER_LOGIC_I/mst_llwr_byte_cnt_mux0004<11>14)
     FDRS:D                    0.022          USER_LOGIC_I/mst_llwr_byte_cnt_11
    ----------------------------------------
    Total                      8.443ns (2.547ns logic, 5.896ns route)
                                       (30.2% logic, 69.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SPLB_Clk'
  Total number of paths / destination ports: 106 / 104
-------------------------------------------------------------------------
Offset:              5.288ns (Levels of Logic = 1)
  Source:            PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/set_sl_busy (FF)
  Destination:       Sl_addrAck (PAD)
  Source Clock:      SPLB_Clk rising

  Data Path: PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/set_sl_busy to Sl_addrAck
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             43   0.360   0.971  PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/set_sl_busy (PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/set_sl_busy)
     OBUF:I->O                 3.957          Sl_addrAck_OBUF (Sl_addrAck)
    ----------------------------------------
    Total                      5.288ns (4.317ns logic, 0.971ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MPLB_Clk'
  Total number of paths / destination ports: 627 / 186
-------------------------------------------------------------------------
Offset:              7.586ns (Levels of Logic = 4)
  Source:            PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_req_is_burst (FF)
  Destination:       M_wrDBus<0> (PAD)
  Source Clock:      MPLB_Clk rising

  Data Path: PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_req_is_burst to M_wrDBus<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            14   0.360   0.881  PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_req_is_burst (PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_req_is_burst)
     LUT4:I1->O            1   0.195   0.000  PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/To_Mstr_Wr_Steer_Addr<1>2 (PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/To_Mstr_Wr_Steer_Addr<1>1)
     MUXF5:I0->O          32   0.382   1.256  PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/To_Mstr_Wr_Steer_Addr<1>_f5 (PLBV46_MASTER_BURST_I/sig_write_steer_addr<1>)
     LUT3:I0->O            1   0.195   0.360  PLBV46_MASTER_BURST_I/I_WRITE_DATA_MIRROR/Mirror2Bus_WrDBus_9_mux00001 (M_wrDBus_9_OBUF)
     OBUF:I->O                 3.957          M_wrDBus_9_OBUF (M_wrDBus<9>)
    ----------------------------------------
    Total                      7.586ns (5.089ns logic, 2.497ns route)
                                       (67.1% logic, 32.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 99 / 77
-------------------------------------------------------------------------
Delay:               6.459ns (Levels of Logic = 7)
  Source:            PLB_MSSize<1> (PAD)
  Destination:       USER_LOGIC_I/frame_fifo_1:rd_en (PAD)

  Data Path: PLB_MSSize<1> to USER_LOGIC_I/frame_fifo_1:rd_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.965   0.600  PLB_MSSize_1_IBUF (PLB_MSSize_1_IBUF)
     LUT2:I0->O            3   0.195   0.756  PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/be_bit_detected_mux00071_SW0 (PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_byte_addr_incr<2>)
     LUT4_D:I0->O          6   0.195   0.560  PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/be_bit_detected_mux00071 (PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/N0)
     LUT4:I3->O            4   0.195   0.702  PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/be_bit_detected_mux0007 (PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_be_still_set)
     LUT4:I1->O           11   0.195   0.663  PLBV46_MASTER_BURST_I/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_composite_wrack (PLBV46_MASTER_BURST_I/sig_native_plb_mwrdack)
     LUT4:I3->O            4   0.195   0.599  PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/sig_ld_wrdata_reg1 (PLBV46_MASTER_BURST_I/sig_wr_plb2ll_fifo_ren)
     LUT3:I1->O            8   0.195   0.445  USER_LOGIC_I/mst_fifo_valid_read_xfer1 (USER_LOGIC_I/mst_fifo_valid_read_xfer)
    frame_fifo:rd_en           0.000          USER_LOGIC_I/frame_fifo_1
    ----------------------------------------
    Total                      6.459ns (2.135ns logic, 4.324ns route)
                                       (33.1% logic, 66.9% route)

=========================================================================
WARNING:Xst:616 - Invalid property "C_B_DATA_WIDTH 5": Did not attach to USER_LOGIC_I/camera_processor_1.
WARNING:Xst:616 - Invalid property "C_CAM_DATA_WIDTH 8": Did not attach to USER_LOGIC_I/camera_processor_1.
WARNING:Xst:616 - Invalid property "C_CC_A11 1.0970000000000000": Did not attach to USER_LOGIC_I/camera_processor_1.
WARNING:Xst:616 - Invalid property "C_CC_A12 -0.3300000000000000": Did not attach to USER_LOGIC_I/camera_processor_1.
WARNING:Xst:616 - Invalid property "C_CC_A13 0.3837000000000000": Did not attach to USER_LOGIC_I/camera_processor_1.
WARNING:Xst:616 - Invalid property "C_CC_A21 -0.0943000000000000": Did not attach to USER_LOGIC_I/camera_processor_1.
WARNING:Xst:616 - Invalid property "C_CC_A22 0.6429000000000000": Did not attach to USER_LOGIC_I/camera_processor_1.
WARNING:Xst:616 - Invalid property "C_CC_A23 0.6722000000000000": Did not attach to USER_LOGIC_I/camera_processor_1.
WARNING:Xst:616 - Invalid property "C_CC_A31 -0.0360000000000000": Did not attach to USER_LOGIC_I/camera_processor_1.
WARNING:Xst:616 - Invalid property "C_CC_A32 -0.7999000000000001": Did not attach to USER_LOGIC_I/camera_processor_1.
WARNING:Xst:616 - Invalid property "C_CC_A33 3.4708999999999999": Did not attach to USER_LOGIC_I/camera_processor_1.
WARNING:Xst:616 - Invalid property "C_DEMOSAIC_TYPE MICROSOFT": Did not attach to USER_LOGIC_I/camera_processor_1.
WARNING:Xst:616 - Invalid property "C_G_DATA_WIDTH 6": Did not attach to USER_LOGIC_I/camera_processor_1.
WARNING:Xst:616 - Invalid property "C_IMAGE_HEIGHT 480": Did not attach to USER_LOGIC_I/camera_processor_1.
WARNING:Xst:616 - Invalid property "C_IMAGE_WIDTH 640": Did not attach to USER_LOGIC_I/camera_processor_1.
WARNING:Xst:616 - Invalid property "C_INSERT_SKIP 1": Did not attach to USER_LOGIC_I/camera_processor_1.
WARNING:Xst:616 - Invalid property "C_R_DATA_WIDTH 5": Did not attach to USER_LOGIC_I/camera_processor_1.
WARNING:Xst:616 - Invalid property "C_IN_WIDTH 8": Did not attach to USER_LOGIC_I/PIXEL_BYTES_TO_WORD.
WARNING:Xst:616 - Invalid property "C_OUT_WIDTH 16": Did not attach to USER_LOGIC_I/PIXEL_BYTES_TO_WORD.
WARNING:Xst:616 - Invalid property "C_CLK_DIV 112": Did not attach to USER_LOGIC_I/CAM_SER_I.
WARNING:Xst:616 - Invalid property "C_DATA_WIDTH 8": Did not attach to USER_LOGIC_I/frame_sync_hs_1.
WARNING:Xst:616 - Invalid property "C_DONE_STICKY TRUE": Did not attach to USER_LOGIC_I/frame_sync_hs_1.
WARNING:Xst:616 - Invalid property "C_POS_EDGE_PIX_CLK TRUE": Did not attach to USER_LOGIC_I/frame_sync_hs_1.


Total REAL time to Xst completion: 116.00 secs
Total CPU time to Xst completion: 115.59 secs
 
--> 

Total memory usage is 366240 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  842 (   0 filtered)
Number of infos    :   37 (   0 filtered)

