//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-21373419
// Cuda compilation tools, release 8.0, V8.0.55
// Based on LLVM 3.4svn
//

.version 5.0
.target sm_20
.address_size 32

	// .globl	addMatrix

.visible .entry addMatrix(
	.param .u32 addMatrix_param_0,
	.param .u32 addMatrix_param_1,
	.param .u32 addMatrix_param_2,
	.param .u32 addMatrix_param_3,
	.param .u32 addMatrix_param_4,
	.param .u32 addMatrix_param_5,
	.param .u32 addMatrix_param_6,
	.param .u32 addMatrix_param_7,
	.param .u32 addMatrix_param_8,
	.param .u32 addMatrix_param_9
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<28>;
	.reg .f64 	%fd<4>;


	ld.param.u32 	%r3, [addMatrix_param_0];
	ld.param.u32 	%r4, [addMatrix_param_2];
	ld.param.u32 	%r5, [addMatrix_param_3];
	ld.param.u32 	%r6, [addMatrix_param_5];
	ld.param.u32 	%r7, [addMatrix_param_7];
	ld.param.u32 	%r9, [addMatrix_param_8];
	ld.param.u32 	%r8, [addMatrix_param_9];
	mov.u32 	%r10, %ctaid.x;
	shl.b32 	%r11, %r10, 4;
	mov.u32 	%r12, %tid.x;
	add.s32 	%r1, %r11, %r12;
	mov.u32 	%r13, %ctaid.y;
	shl.b32 	%r14, %r13, 4;
	mov.u32 	%r15, %tid.y;
	add.s32 	%r2, %r14, %r15;
	setp.lt.s32	%p1, %r1, %r9;
	setp.lt.s32	%p2, %r2, %r8;
	and.pred  	%p3, %p1, %p2;
	@!%p3 bra 	BB0_2;
	bra.uni 	BB0_1;

BB0_1:
	cvta.to.global.u32 	%r16, %r3;
	mad.lo.s32 	%r17, %r1, %r4, %r2;
	shl.b32 	%r18, %r17, 3;
	add.s32 	%r19, %r16, %r18;
	mad.lo.s32 	%r20, %r1, %r6, %r2;
	cvta.to.global.u32 	%r21, %r5;
	shl.b32 	%r22, %r20, 3;
	add.s32 	%r23, %r21, %r22;
	ld.global.f64 	%fd1, [%r23];
	ld.global.f64 	%fd2, [%r19];
	add.f64 	%fd3, %fd2, %fd1;
	mad.lo.s32 	%r24, %r1, %r8, %r2;
	cvta.to.global.u32 	%r25, %r7;
	shl.b32 	%r26, %r24, 3;
	add.s32 	%r27, %r25, %r26;
	st.global.f64 	[%r27], %fd3;

BB0_2:
	ret;
}

	// .globl	addSingle
.visible .entry addSingle(
	.param .u32 addSingle_param_0,
	.param .u32 addSingle_param_1,
	.param .u32 addSingle_param_2,
	.param .u32 addSingle_param_3,
	.param .u32 addSingle_param_4,
	.param .u32 addSingle_param_5,
	.param .u32 addSingle_param_6
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<23>;
	.reg .f64 	%fd<4>;


	ld.param.u32 	%r3, [addSingle_param_0];
	ld.param.u32 	%r4, [addSingle_param_2];
	ld.param.u32 	%r5, [addSingle_param_3];
	ld.param.u32 	%r6, [addSingle_param_4];
	ld.param.u32 	%r8, [addSingle_param_5];
	ld.param.u32 	%r7, [addSingle_param_6];
	mov.u32 	%r9, %ctaid.x;
	shl.b32 	%r10, %r9, 4;
	mov.u32 	%r11, %tid.x;
	add.s32 	%r1, %r10, %r11;
	mov.u32 	%r12, %ctaid.y;
	shl.b32 	%r13, %r12, 4;
	mov.u32 	%r14, %tid.y;
	add.s32 	%r2, %r13, %r14;
	setp.lt.s32	%p1, %r1, %r8;
	setp.lt.s32	%p2, %r2, %r7;
	and.pred  	%p3, %p1, %p2;
	@!%p3 bra 	BB1_2;
	bra.uni 	BB1_1;

BB1_1:
	cvta.to.global.u32 	%r15, %r3;
	mad.lo.s32 	%r16, %r1, %r4, %r2;
	shl.b32 	%r17, %r16, 3;
	add.s32 	%r18, %r15, %r17;
	cvt.rn.f64.s32	%fd1, %r5;
	ld.global.f64 	%fd2, [%r18];
	add.f64 	%fd3, %fd1, %fd2;
	mad.lo.s32 	%r19, %r1, %r7, %r2;
	cvta.to.global.u32 	%r20, %r6;
	shl.b32 	%r21, %r19, 3;
	add.s32 	%r22, %r20, %r21;
	st.global.f64 	[%r22], %fd3;

BB1_2:
	ret;
}

	// .globl	multiplyMatrix
.visible .entry multiplyMatrix(
	.param .u32 multiplyMatrix_param_0,
	.param .u32 multiplyMatrix_param_1,
	.param .u32 multiplyMatrix_param_2,
	.param .u32 multiplyMatrix_param_3,
	.param .u32 multiplyMatrix_param_4,
	.param .u32 multiplyMatrix_param_5,
	.param .u32 multiplyMatrix_param_6,
	.param .u32 multiplyMatrix_param_7,
	.param .u32 multiplyMatrix_param_8,
	.param .u32 multiplyMatrix_param_9
)
{
	.reg .pred 	%p<6>;
	.reg .b32 	%r<41>;
	.reg .f64 	%fd<9>;


	ld.param.u32 	%r16, [multiplyMatrix_param_0];
	ld.param.u32 	%r17, [multiplyMatrix_param_2];
	ld.param.u32 	%r18, [multiplyMatrix_param_3];
	ld.param.u32 	%r19, [multiplyMatrix_param_5];
	ld.param.u32 	%r20, [multiplyMatrix_param_6];
	ld.param.u32 	%r21, [multiplyMatrix_param_7];
	ld.param.u32 	%r23, [multiplyMatrix_param_8];
	ld.param.u32 	%r22, [multiplyMatrix_param_9];
	mov.u32 	%r1, %ctaid.x;
	shl.b32 	%r24, %r1, 4;
	mov.u32 	%r2, %tid.x;
	add.s32 	%r3, %r24, %r2;
	mov.u32 	%r4, %ctaid.y;
	shl.b32 	%r25, %r4, 4;
	mov.u32 	%r5, %tid.y;
	add.s32 	%r6, %r25, %r5;
	setp.lt.s32	%p1, %r3, %r23;
	setp.lt.s32	%p2, %r6, %r22;
	and.pred  	%p3, %p1, %p2;
	@!%p3 bra 	BB2_5;
	bra.uni 	BB2_1;

BB2_1:
	mov.f64 	%fd8, 0d0000000000000000;
	setp.lt.s32	%p4, %r20, 1;
	@%p4 bra 	BB2_4;

	cvta.to.global.u32 	%r27, %r18;
	cvta.to.global.u32 	%r28, %r16;
	mad.lo.s32 	%r29, %r4, 16, %r5;
	shl.b32 	%r30, %r29, 3;
	add.s32 	%r39, %r28, %r30;
	shl.b32 	%r8, %r17, 3;
	mad.lo.s32 	%r31, %r1, 16, %r2;
	mul.lo.s32 	%r32, %r19, %r31;
	shl.b32 	%r33, %r32, 3;
	add.s32 	%r38, %r27, %r33;
	mov.f64 	%fd8, 0d0000000000000000;
	mov.u32 	%r40, 0;

BB2_3:
	ld.global.f64 	%fd6, [%r38];
	ld.global.f64 	%fd7, [%r39];
	fma.rn.f64 	%fd8, %fd7, %fd6, %fd8;
	add.s32 	%r39, %r39, %r8;
	add.s32 	%r38, %r38, 8;
	add.s32 	%r40, %r40, 1;
	setp.lt.s32	%p5, %r40, %r20;
	@%p5 bra 	BB2_3;

BB2_4:
	cvta.to.global.u32 	%r34, %r21;
	mad.lo.s32 	%r35, %r3, %r22, %r6;
	shl.b32 	%r36, %r35, 3;
	add.s32 	%r37, %r34, %r36;
	st.global.f64 	[%r37], %fd8;

BB2_5:
	ret;
}

	// .globl	multiplySingle
.visible .entry multiplySingle(
	.param .u32 multiplySingle_param_0,
	.param .u32 multiplySingle_param_1,
	.param .u32 multiplySingle_param_2,
	.param .u32 multiplySingle_param_3,
	.param .u32 multiplySingle_param_4,
	.param .u32 multiplySingle_param_5,
	.param .u32 multiplySingle_param_6
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<23>;
	.reg .f64 	%fd<4>;


	ld.param.u32 	%r3, [multiplySingle_param_0];
	ld.param.u32 	%r4, [multiplySingle_param_2];
	ld.param.u32 	%r5, [multiplySingle_param_3];
	ld.param.u32 	%r6, [multiplySingle_param_4];
	ld.param.u32 	%r8, [multiplySingle_param_5];
	ld.param.u32 	%r7, [multiplySingle_param_6];
	mov.u32 	%r9, %ctaid.x;
	shl.b32 	%r10, %r9, 4;
	mov.u32 	%r11, %tid.x;
	add.s32 	%r1, %r10, %r11;
	mov.u32 	%r12, %ctaid.y;
	shl.b32 	%r13, %r12, 4;
	mov.u32 	%r14, %tid.y;
	add.s32 	%r2, %r13, %r14;
	setp.lt.s32	%p1, %r1, %r8;
	setp.lt.s32	%p2, %r2, %r7;
	and.pred  	%p3, %p1, %p2;
	@!%p3 bra 	BB3_2;
	bra.uni 	BB3_1;

BB3_1:
	cvta.to.global.u32 	%r15, %r3;
	mad.lo.s32 	%r16, %r1, %r4, %r2;
	shl.b32 	%r17, %r16, 3;
	add.s32 	%r18, %r15, %r17;
	cvt.rn.f64.s32	%fd1, %r5;
	ld.global.f64 	%fd2, [%r18];
	mul.f64 	%fd3, %fd1, %fd2;
	mad.lo.s32 	%r19, %r1, %r7, %r2;
	cvta.to.global.u32 	%r20, %r6;
	shl.b32 	%r21, %r19, 3;
	add.s32 	%r22, %r20, %r21;
	st.global.f64 	[%r22], %fd3;

BB3_2:
	ret;
}

	// .globl	subtractMatrix
.visible .entry subtractMatrix(
	.param .u32 subtractMatrix_param_0,
	.param .u32 subtractMatrix_param_1,
	.param .u32 subtractMatrix_param_2,
	.param .u32 subtractMatrix_param_3,
	.param .u32 subtractMatrix_param_4,
	.param .u32 subtractMatrix_param_5,
	.param .u32 subtractMatrix_param_6,
	.param .u32 subtractMatrix_param_7,
	.param .u32 subtractMatrix_param_8,
	.param .u32 subtractMatrix_param_9
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<28>;
	.reg .f64 	%fd<4>;


	ld.param.u32 	%r3, [subtractMatrix_param_0];
	ld.param.u32 	%r4, [subtractMatrix_param_2];
	ld.param.u32 	%r5, [subtractMatrix_param_3];
	ld.param.u32 	%r6, [subtractMatrix_param_5];
	ld.param.u32 	%r7, [subtractMatrix_param_7];
	ld.param.u32 	%r9, [subtractMatrix_param_8];
	ld.param.u32 	%r8, [subtractMatrix_param_9];
	mov.u32 	%r10, %ctaid.x;
	shl.b32 	%r11, %r10, 4;
	mov.u32 	%r12, %tid.x;
	add.s32 	%r1, %r11, %r12;
	mov.u32 	%r13, %ctaid.y;
	shl.b32 	%r14, %r13, 4;
	mov.u32 	%r15, %tid.y;
	add.s32 	%r2, %r14, %r15;
	setp.lt.s32	%p1, %r1, %r9;
	setp.lt.s32	%p2, %r2, %r8;
	and.pred  	%p3, %p1, %p2;
	@!%p3 bra 	BB4_2;
	bra.uni 	BB4_1;

BB4_1:
	cvta.to.global.u32 	%r16, %r3;
	mad.lo.s32 	%r17, %r1, %r4, %r2;
	shl.b32 	%r18, %r17, 3;
	add.s32 	%r19, %r16, %r18;
	mad.lo.s32 	%r20, %r1, %r6, %r2;
	cvta.to.global.u32 	%r21, %r5;
	shl.b32 	%r22, %r20, 3;
	add.s32 	%r23, %r21, %r22;
	ld.global.f64 	%fd1, [%r23];
	ld.global.f64 	%fd2, [%r19];
	sub.f64 	%fd3, %fd2, %fd1;
	mad.lo.s32 	%r24, %r1, %r8, %r2;
	cvta.to.global.u32 	%r25, %r7;
	shl.b32 	%r26, %r24, 3;
	add.s32 	%r27, %r25, %r26;
	st.global.f64 	[%r27], %fd3;

BB4_2:
	ret;
}

	// .globl	subtractSingle
.visible .entry subtractSingle(
	.param .u32 subtractSingle_param_0,
	.param .u32 subtractSingle_param_1,
	.param .u32 subtractSingle_param_2,
	.param .u32 subtractSingle_param_3,
	.param .u32 subtractSingle_param_4,
	.param .u32 subtractSingle_param_5,
	.param .u32 subtractSingle_param_6
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<23>;
	.reg .f64 	%fd<4>;


	ld.param.u32 	%r3, [subtractSingle_param_0];
	ld.param.u32 	%r4, [subtractSingle_param_2];
	ld.param.u32 	%r5, [subtractSingle_param_3];
	ld.param.u32 	%r6, [subtractSingle_param_4];
	ld.param.u32 	%r8, [subtractSingle_param_5];
	ld.param.u32 	%r7, [subtractSingle_param_6];
	mov.u32 	%r9, %ctaid.x;
	shl.b32 	%r10, %r9, 4;
	mov.u32 	%r11, %tid.x;
	add.s32 	%r1, %r10, %r11;
	mov.u32 	%r12, %ctaid.y;
	shl.b32 	%r13, %r12, 4;
	mov.u32 	%r14, %tid.y;
	add.s32 	%r2, %r13, %r14;
	setp.lt.s32	%p1, %r1, %r8;
	setp.lt.s32	%p2, %r2, %r7;
	and.pred  	%p3, %p1, %p2;
	@!%p3 bra 	BB5_2;
	bra.uni 	BB5_1;

BB5_1:
	cvta.to.global.u32 	%r15, %r3;
	mad.lo.s32 	%r16, %r1, %r4, %r2;
	shl.b32 	%r17, %r16, 3;
	add.s32 	%r18, %r15, %r17;
	cvt.rn.f64.s32	%fd1, %r5;
	ld.global.f64 	%fd2, [%r18];
	sub.f64 	%fd3, %fd2, %fd1;
	mad.lo.s32 	%r19, %r1, %r7, %r2;
	cvta.to.global.u32 	%r20, %r6;
	shl.b32 	%r21, %r19, 3;
	add.s32 	%r22, %r20, %r21;
	st.global.f64 	[%r22], %fd3;

BB5_2:
	ret;
}


