# ğŸš€ 100 Days of Verilog  
## Day 20 â€“ 4:2 Encoder Design & Verification

---

## ğŸ“Œ Overview
This repository is part of my **100 Days of Verilog** learning journey.  
**Day 20** focuses on the design and verification of a **4:2 Encoder**, a fundamental **combinational logic circuit** that converts one-hot inputs into binary outputs.

An encoder performs the **reverse operation of a decoder**.

---

## ğŸ“… Day 20 Objectives
- Understand the working principle of a **4:2 Encoder**
- Learn how one-hot inputs are converted into binary form
- Analyze encoder behavior using simulation
- Identify limitations of a basic encoder

---

## ğŸ§  Concept â€“ 4:2 Encoder
A **4:2 Encoder** has:
- **4 input lines** (`Y0â€“Y3`), where only one input is HIGH at a time
- **2 output lines** (`A`, `B`) representing the binary code of the active input

Only one input is assumed to be active at any moment (**one-hot condition**).

---

## ğŸ”¢ Working Principle
- `Y0 = 1` â†’ Output = `00`
- `Y1 = 1` â†’ Output = `01`
- `Y2 = 1` â†’ Output = `10`
- `Y3 = 1` â†’ Output = `11`

The output directly represents the binary index of the active input.

---

## ğŸ§© Design Explanation
- The encoder is a **pure combinational circuit**
- Outputs are generated using simple **OR logic**
- No clock or memory elements are involved
- Output changes immediately when input changes

This simplicity makes encoders fast and efficient for encoding signals.

---

## âš ï¸ Limitation of Basic Encoder
- If **more than one input is HIGH**, the output becomes ambiguous
- The circuit cannot decide which input to encode

This limitation leads to the need for a **Priority Encoder**, where input priority is defined.

---

## ğŸ§ª Simulation & Output Verification
- Each input line is activated one at a time
- The output correctly reflects the binary value of the active input
- Simulation waveforms confirm immediate and correct encoding behavior

---

## ğŸ“ Files Included

| File Name | Description |
|----------|-------------|
| `encoder_4to2.v` | Verilog implementation of 4:2 Encoder |
| `tb_encoder_4to2.v` | Testbench for functional verification |
| `encoder_4to2_rtl.png` | RTL schematic |
| `encoder_4to2_waveform.png` | Simulation waveform |

---

## ğŸ¯ Key Learnings
- Encoder converts **one-hot inputs to binary outputs**
- 4:2 Encoder is the reverse of a 2:4 Decoder
- Works correctly only under one-hot input condition
- Priority Encoder solves multiple-active-input issues

---

## ğŸ›  Tools Used
- Verilog HDL  
- Vivado  

---

## âœ… Status
âœ” **Day 20 completed successfully**

Next ğŸ‘‰ **Day 21 â€“ Priority Encoder**

---

â­ *Part of my 100 Days of Verilog learning journey*
