

================================================================
== Vitis HLS Report for 'gru_static_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_b_s'
================================================================
* Date:           Thu May 16 18:03:58 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  4.019 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      403|      404|  1.620 us|  1.624 us|  403|  404|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_485_1  |      256|      256|         4|          -|          -|    64|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 80
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 46 
43 --> 44 
44 --> 45 
45 --> 42 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.44>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%ii = alloca i32 1"   --->   Operation 81 'alloca' 'ii' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%r_V_1035 = alloca i32 1"   --->   Operation 82 'alloca' 'r_V_1035' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%r_V_1036 = alloca i32 1"   --->   Operation 83 'alloca' 'r_V_1036' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%r_V_1039 = alloca i32 1"   --->   Operation 84 'alloca' 'r_V_1039' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%r_V_1040 = alloca i32 1"   --->   Operation 85 'alloca' 'r_V_1040' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%r_V_1043 = alloca i32 1"   --->   Operation 86 'alloca' 'r_V_1043' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%r_V_1044 = alloca i32 1"   --->   Operation 87 'alloca' 'r_V_1044' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%r_V_1047 = alloca i32 1"   --->   Operation 88 'alloca' 'r_V_1047' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%r_V_1048 = alloca i32 1"   --->   Operation 89 'alloca' 'r_V_1048' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%r_V_1051 = alloca i32 1"   --->   Operation 90 'alloca' 'r_V_1051' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%r_V_1052 = alloca i32 1"   --->   Operation 91 'alloca' 'r_V_1052' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%r_V_1055 = alloca i32 1"   --->   Operation 92 'alloca' 'r_V_1055' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%r_V_1056 = alloca i32 1"   --->   Operation 93 'alloca' 'r_V_1056' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%r_V_1059 = alloca i32 1"   --->   Operation 94 'alloca' 'r_V_1059' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%r_V_1060 = alloca i32 1"   --->   Operation 95 'alloca' 'r_V_1060' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%r_V_1063 = alloca i32 1"   --->   Operation 96 'alloca' 'r_V_1063' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%r_V_1064 = alloca i32 1"   --->   Operation 97 'alloca' 'r_V_1064' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%r_V_1067 = alloca i32 1"   --->   Operation 98 'alloca' 'r_V_1067' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%r_V_1068 = alloca i32 1"   --->   Operation 99 'alloca' 'r_V_1068' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%r_V_1071 = alloca i32 1"   --->   Operation 100 'alloca' 'r_V_1071' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%r_V_1072 = alloca i32 1"   --->   Operation 101 'alloca' 'r_V_1072' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%r_V_1075 = alloca i32 1"   --->   Operation 102 'alloca' 'r_V_1075' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%r_V_1076 = alloca i32 1"   --->   Operation 103 'alloca' 'r_V_1076' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%r_V_1079 = alloca i32 1"   --->   Operation 104 'alloca' 'r_V_1079' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%r_V_1080 = alloca i32 1"   --->   Operation 105 'alloca' 'r_V_1080' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%r_V_1083 = alloca i32 1"   --->   Operation 106 'alloca' 'r_V_1083' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%r_V_1084 = alloca i32 1"   --->   Operation 107 'alloca' 'r_V_1084' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%r_V_1087 = alloca i32 1"   --->   Operation 108 'alloca' 'r_V_1087' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%r_V_1088 = alloca i32 1"   --->   Operation 109 'alloca' 'r_V_1088' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%r_V_1091 = alloca i32 1"   --->   Operation 110 'alloca' 'r_V_1091' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%r_V_1092 = alloca i32 1"   --->   Operation 111 'alloca' 'r_V_1092' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%r_V_1095 = alloca i32 1"   --->   Operation 112 'alloca' 'r_V_1095' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%r_V_1096 = alloca i32 1"   --->   Operation 113 'alloca' 'r_V_1096' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%r_V_1099 = alloca i32 1"   --->   Operation 114 'alloca' 'r_V_1099' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%r_V_1100 = alloca i32 1"   --->   Operation 115 'alloca' 'r_V_1100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%r_V_1103 = alloca i32 1"   --->   Operation 116 'alloca' 'r_V_1103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%r_V_1104 = alloca i32 1"   --->   Operation 117 'alloca' 'r_V_1104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%r_V_1107 = alloca i32 1"   --->   Operation 118 'alloca' 'r_V_1107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%r_V_1108 = alloca i32 1"   --->   Operation 119 'alloca' 'r_V_1108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%r_V_1111 = alloca i32 1"   --->   Operation 120 'alloca' 'r_V_1111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%r_V_1112 = alloca i32 1"   --->   Operation 121 'alloca' 'r_V_1112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%r_V_1115 = alloca i32 1"   --->   Operation 122 'alloca' 'r_V_1115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%r_V_1116 = alloca i32 1"   --->   Operation 123 'alloca' 'r_V_1116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%r_V_1119 = alloca i32 1"   --->   Operation 124 'alloca' 'r_V_1119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%r_V_1120 = alloca i32 1"   --->   Operation 125 'alloca' 'r_V_1120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%r_V_1123 = alloca i32 1"   --->   Operation 126 'alloca' 'r_V_1123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%r_V_1124 = alloca i32 1"   --->   Operation 127 'alloca' 'r_V_1124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%r_V_1127 = alloca i32 1"   --->   Operation 128 'alloca' 'r_V_1127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%r_V_1128 = alloca i32 1"   --->   Operation 129 'alloca' 'r_V_1128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%r_V_1131 = alloca i32 1"   --->   Operation 130 'alloca' 'r_V_1131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%r_V_1132 = alloca i32 1"   --->   Operation 131 'alloca' 'r_V_1132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%r_V_1135 = alloca i32 1"   --->   Operation 132 'alloca' 'r_V_1135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%r_V_1136 = alloca i32 1"   --->   Operation 133 'alloca' 'r_V_1136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%r_V_1139 = alloca i32 1"   --->   Operation 134 'alloca' 'r_V_1139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%r_V_1140 = alloca i32 1"   --->   Operation 135 'alloca' 'r_V_1140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%r_V_1143 = alloca i32 1"   --->   Operation 136 'alloca' 'r_V_1143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%r_V_1144 = alloca i32 1"   --->   Operation 137 'alloca' 'r_V_1144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%r_V_1147 = alloca i32 1"   --->   Operation 138 'alloca' 'r_V_1147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%r_V_1148 = alloca i32 1"   --->   Operation 139 'alloca' 'r_V_1148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%r_V_1151 = alloca i32 1"   --->   Operation 140 'alloca' 'r_V_1151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%r_V_1152 = alloca i32 1"   --->   Operation 141 'alloca' 'r_V_1152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%r_V_1155 = alloca i32 1"   --->   Operation 142 'alloca' 'r_V_1155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%r_V_1156 = alloca i32 1"   --->   Operation 143 'alloca' 'r_V_1156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%r_V_1158 = alloca i32 1"   --->   Operation 144 'alloca' 'r_V_1158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%r_V_1159 = alloca i32 1"   --->   Operation 145 'alloca' 'r_V_1159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%h_newstate_1_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_1_read"   --->   Operation 146 'read' 'h_newstate_1_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%h_newstate_0_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_0_read"   --->   Operation 147 'read' 'h_newstate_0_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%reset_state_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %reset_state"   --->   Operation 148 'read' 'reset_state_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%qh_state_V = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434]   --->   Operation 149 'alloca' 'qh_state_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_40 = load i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_19"   --->   Operation 150 'load' 'void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_41 = load i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_18"   --->   Operation 151 'load' 'void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.22ns)   --->   "%p_Val2_s = select i1 %reset_state_read, i33 %h_newstate_0_read_2, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_40" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 152 'select' 'p_Val2_s' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.22ns)   --->   "%p_Val2_2307 = select i1 %reset_state_read, i33 %h_newstate_1_read_2, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_41" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 153 'select' 'p_Val2_2307' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%p_Result_4919 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_s, i32 32"   --->   Operation 154 'bitselect' 'p_Result_4919' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2306)   --->   "%p_Val2_2305 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_s, i32 16, i32 31"   --->   Operation 155 'partselect' 'p_Val2_2305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2306)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_s, i32 16"   --->   Operation 156 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2306)   --->   "%p_Result_4920 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_s, i32 15"   --->   Operation 157 'bitselect' 'p_Result_4920' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln828 = trunc i33 %p_Val2_s"   --->   Operation 158 'trunc' 'trunc_ln828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.66ns)   --->   "%r = icmp_ne  i15 %trunc_ln828, i15 0"   --->   Operation 159 'icmp' 'r' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%p_Result_4921 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_s, i32 31"   --->   Operation 160 'bitselect' 'p_Result_4921' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2306)   --->   "%or_ln374 = or i1 %p_Result_s, i1 %r"   --->   Operation 161 'or' 'or_ln374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2306)   --->   "%and_ln374 = and i1 %or_ln374, i1 %p_Result_4920"   --->   Operation 162 'and' 'and_ln374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2306)   --->   "%zext_ln377 = zext i1 %and_ln374"   --->   Operation 163 'zext' 'zext_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2306 = add i16 %p_Val2_2305, i16 %zext_ln377"   --->   Operation 164 'add' 'p_Val2_2306' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%p_Result_4922 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2306, i32 15"   --->   Operation 165 'bitselect' 'p_Result_4922' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.12ns)   --->   "%xor_ln896 = xor i1 %p_Result_4922, i1 1"   --->   Operation 166 'xor' 'xor_ln896' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.12ns)   --->   "%carry_765 = and i1 %p_Result_4921, i1 %xor_ln896"   --->   Operation 167 'and' 'carry_765' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (0.12ns)   --->   "%Range1_all_zeros = xor i1 %p_Result_4919, i1 1"   --->   Operation 168 'xor' 'Range1_all_zeros' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%deleted_zeros = select i1 %carry_765, i1 %p_Result_4919, i1 %Range1_all_zeros"   --->   Operation 169 'select' 'deleted_zeros' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node and_ln896)   --->   "%deleted_ones = select i1 %carry_765, i1 %Range1_all_zeros, i1 %p_Result_4919"   --->   Operation 170 'select' 'deleted_ones' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node and_ln896)   --->   "%xor_ln891 = xor i1 %p_Result_4921, i1 1"   --->   Operation 171 'xor' 'xor_ln891' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node and_ln896)   --->   "%or_ln891 = or i1 %p_Result_4922, i1 %xor_ln891"   --->   Operation 172 'or' 'or_ln891' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%xor_ln895 = xor i1 %deleted_zeros, i1 1"   --->   Operation 173 'xor' 'xor_ln895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%or_ln895 = or i1 %p_Result_4922, i1 %xor_ln895"   --->   Operation 174 'or' 'or_ln895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow = and i1 %or_ln895, i1 %Range1_all_zeros"   --->   Operation 175 'and' 'overflow' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node and_ln896)   --->   "%xor_ln896_958 = xor i1 %deleted_ones, i1 1"   --->   Operation 176 'xor' 'xor_ln896_958' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node and_ln896)   --->   "%or_ln896 = or i1 %xor_ln896, i1 %xor_ln896_958"   --->   Operation 177 'or' 'or_ln896' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896 = and i1 %or_ln891, i1 %or_ln896"   --->   Operation 178 'and' 'and_ln896' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node select_ln346)   --->   "%underflow = and i1 %and_ln896, i1 %p_Result_4919"   --->   Operation 179 'and' 'underflow' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node select_ln346)   --->   "%select_ln346_701 = select i1 %overflow, i16 32767, i16 32768"   --->   Operation 180 'select' 'select_ln346_701' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node select_ln346)   --->   "%or_ln346 = or i1 %overflow, i1 %underflow"   --->   Operation 181 'or' 'or_ln346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346 = select i1 %or_ln346, i16 %select_ln346_701, i16 %p_Val2_2306"   --->   Operation 182 'select' 'select_ln346' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%p_Result_4923 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2307, i32 32"   --->   Operation 183 'bitselect' 'p_Result_4923' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2309)   --->   "%p_Val2_2308 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2307, i32 16, i32 31"   --->   Operation 184 'partselect' 'p_Val2_2308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2309)   --->   "%p_Result_4602 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2307, i32 16"   --->   Operation 185 'bitselect' 'p_Result_4602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2309)   --->   "%p_Result_4924 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2307, i32 15"   --->   Operation 186 'bitselect' 'p_Result_4924' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln828_380 = trunc i33 %p_Val2_2307"   --->   Operation 187 'trunc' 'trunc_ln828_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.66ns)   --->   "%r_380 = icmp_ne  i15 %trunc_ln828_380, i15 0"   --->   Operation 188 'icmp' 'r_380' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%p_Result_4925 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2307, i32 31"   --->   Operation 189 'bitselect' 'p_Result_4925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2309)   --->   "%or_ln374_380 = or i1 %p_Result_4602, i1 %r_380"   --->   Operation 190 'or' 'or_ln374_380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2309)   --->   "%and_ln374_635 = and i1 %or_ln374_380, i1 %p_Result_4924"   --->   Operation 191 'and' 'and_ln374_635' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2309)   --->   "%zext_ln377_635 = zext i1 %and_ln374_635"   --->   Operation 192 'zext' 'zext_ln377_635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2309 = add i16 %p_Val2_2308, i16 %zext_ln377_635"   --->   Operation 193 'add' 'p_Val2_2309' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%p_Result_4926 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2309, i32 15"   --->   Operation 194 'bitselect' 'p_Result_4926' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.12ns)   --->   "%xor_ln896_959 = xor i1 %p_Result_4926, i1 1"   --->   Operation 195 'xor' 'xor_ln896_959' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.12ns)   --->   "%carry_767 = and i1 %p_Result_4925, i1 %xor_ln896_959"   --->   Operation 196 'and' 'carry_767' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.12ns)   --->   "%Range1_all_zeros_634 = xor i1 %p_Result_4923, i1 1"   --->   Operation 197 'xor' 'Range1_all_zeros_634' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node overflow_573)   --->   "%deleted_zeros_634 = select i1 %carry_767, i1 %p_Result_4923, i1 %Range1_all_zeros_634"   --->   Operation 198 'select' 'deleted_zeros_634' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_512)   --->   "%deleted_ones_381 = select i1 %carry_767, i1 %Range1_all_zeros_634, i1 %p_Result_4923"   --->   Operation 199 'select' 'deleted_ones_381' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_512)   --->   "%xor_ln891_254 = xor i1 %p_Result_4925, i1 1"   --->   Operation 200 'xor' 'xor_ln891_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_512)   --->   "%or_ln891_254 = or i1 %p_Result_4926, i1 %xor_ln891_254"   --->   Operation 201 'or' 'or_ln891_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node overflow_573)   --->   "%xor_ln895_702 = xor i1 %deleted_zeros_634, i1 1"   --->   Operation 202 'xor' 'xor_ln895_702' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node overflow_573)   --->   "%or_ln895_573 = or i1 %p_Result_4926, i1 %xor_ln895_702"   --->   Operation 203 'or' 'or_ln895_573' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_573 = and i1 %or_ln895_573, i1 %Range1_all_zeros_634"   --->   Operation 204 'and' 'overflow_573' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_512)   --->   "%xor_ln896_960 = xor i1 %deleted_ones_381, i1 1"   --->   Operation 205 'xor' 'xor_ln896_960' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_512)   --->   "%or_ln896_573 = or i1 %xor_ln896_959, i1 %xor_ln896_960"   --->   Operation 206 'or' 'or_ln896_573' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 207 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_512 = and i1 %or_ln891_254, i1 %or_ln896_573"   --->   Operation 207 'and' 'and_ln896_512' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_573)   --->   "%underflow_573 = and i1 %and_ln896_512, i1 %p_Result_4923"   --->   Operation 208 'and' 'underflow_573' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_573)   --->   "%select_ln346_702 = select i1 %overflow_573, i16 32767, i16 32768"   --->   Operation 209 'select' 'select_ln346_702' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_573)   --->   "%or_ln346_573 = or i1 %overflow_573, i1 %underflow_573"   --->   Operation 210 'or' 'or_ln346_573' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_573 = select i1 %or_ln346_573, i16 %select_ln346_702, i16 %p_Val2_2309"   --->   Operation 211 'select' 'select_ln346_573' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.38ns)   --->   "%store_ln485 = store i7 0, i7 %ii" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:485]   --->   Operation 212 'store' 'store_ln485' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.44>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%h_newstate_3_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_3_read"   --->   Operation 213 'read' 'h_newstate_3_read_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%h_newstate_2_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_2_read"   --->   Operation 214 'read' 'h_newstate_2_read_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_42 = load i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_17"   --->   Operation 215 'load' 'void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_42' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_43 = load i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_16"   --->   Operation 216 'load' 'void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_43' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.22ns)   --->   "%p_Val2_2310 = select i1 %reset_state_read, i33 %h_newstate_2_read_2, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_42" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 217 'select' 'p_Val2_2310' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.22ns)   --->   "%p_Val2_2313 = select i1 %reset_state_read, i33 %h_newstate_3_read_2, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_43" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 218 'select' 'p_Val2_2313' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%qh_state_V_addr = getelementptr i16 %qh_state_V, i64 0, i64 0" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 219 'getelementptr' 'qh_state_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346, i6 %qh_state_V_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 220 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%qh_state_V_addr_64 = getelementptr i16 %qh_state_V, i64 0, i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 221 'getelementptr' 'qh_state_V_addr_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_573, i6 %qh_state_V_addr_64" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 222 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%p_Result_4927 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2310, i32 32"   --->   Operation 223 'bitselect' 'p_Result_4927' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2312)   --->   "%p_Val2_2311 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2310, i32 16, i32 31"   --->   Operation 224 'partselect' 'p_Val2_2311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2312)   --->   "%p_Result_4607 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2310, i32 16"   --->   Operation 225 'bitselect' 'p_Result_4607' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2312)   --->   "%p_Result_4928 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2310, i32 15"   --->   Operation 226 'bitselect' 'p_Result_4928' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln828_381 = trunc i33 %p_Val2_2310"   --->   Operation 227 'trunc' 'trunc_ln828_381' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.66ns)   --->   "%r_381 = icmp_ne  i15 %trunc_ln828_381, i15 0"   --->   Operation 228 'icmp' 'r_381' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%p_Result_4929 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2310, i32 31"   --->   Operation 229 'bitselect' 'p_Result_4929' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2312)   --->   "%or_ln374_381 = or i1 %p_Result_4607, i1 %r_381"   --->   Operation 230 'or' 'or_ln374_381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2312)   --->   "%and_ln374_636 = and i1 %or_ln374_381, i1 %p_Result_4928"   --->   Operation 231 'and' 'and_ln374_636' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2312)   --->   "%zext_ln377_636 = zext i1 %and_ln374_636"   --->   Operation 232 'zext' 'zext_ln377_636' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2312 = add i16 %p_Val2_2311, i16 %zext_ln377_636"   --->   Operation 233 'add' 'p_Val2_2312' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%p_Result_4930 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2312, i32 15"   --->   Operation 234 'bitselect' 'p_Result_4930' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.12ns)   --->   "%xor_ln896_961 = xor i1 %p_Result_4930, i1 1"   --->   Operation 235 'xor' 'xor_ln896_961' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 236 [1/1] (0.12ns)   --->   "%carry_769 = and i1 %p_Result_4929, i1 %xor_ln896_961"   --->   Operation 236 'and' 'carry_769' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (0.12ns)   --->   "%Range1_all_zeros_635 = xor i1 %p_Result_4927, i1 1"   --->   Operation 237 'xor' 'Range1_all_zeros_635' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node overflow_574)   --->   "%deleted_zeros_635 = select i1 %carry_769, i1 %p_Result_4927, i1 %Range1_all_zeros_635"   --->   Operation 238 'select' 'deleted_zeros_635' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_514)   --->   "%deleted_ones_382 = select i1 %carry_769, i1 %Range1_all_zeros_635, i1 %p_Result_4927"   --->   Operation 239 'select' 'deleted_ones_382' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_514)   --->   "%xor_ln891_255 = xor i1 %p_Result_4929, i1 1"   --->   Operation 240 'xor' 'xor_ln891_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_514)   --->   "%or_ln891_255 = or i1 %p_Result_4930, i1 %xor_ln891_255"   --->   Operation 241 'or' 'or_ln891_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node overflow_574)   --->   "%xor_ln895_703 = xor i1 %deleted_zeros_635, i1 1"   --->   Operation 242 'xor' 'xor_ln895_703' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node overflow_574)   --->   "%or_ln895_574 = or i1 %p_Result_4930, i1 %xor_ln895_703"   --->   Operation 243 'or' 'or_ln895_574' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_574 = and i1 %or_ln895_574, i1 %Range1_all_zeros_635"   --->   Operation 244 'and' 'overflow_574' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_514)   --->   "%xor_ln896_962 = xor i1 %deleted_ones_382, i1 1"   --->   Operation 245 'xor' 'xor_ln896_962' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_514)   --->   "%or_ln896_574 = or i1 %xor_ln896_961, i1 %xor_ln896_962"   --->   Operation 246 'or' 'or_ln896_574' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_514 = and i1 %or_ln891_255, i1 %or_ln896_574"   --->   Operation 247 'and' 'and_ln896_514' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_574)   --->   "%underflow_574 = and i1 %and_ln896_514, i1 %p_Result_4927"   --->   Operation 248 'and' 'underflow_574' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_574)   --->   "%select_ln346_703 = select i1 %overflow_574, i16 32767, i16 32768"   --->   Operation 249 'select' 'select_ln346_703' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_574)   --->   "%or_ln346_574 = or i1 %overflow_574, i1 %underflow_574"   --->   Operation 250 'or' 'or_ln346_574' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_574 = select i1 %or_ln346_574, i16 %select_ln346_703, i16 %p_Val2_2312"   --->   Operation 251 'select' 'select_ln346_574' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%p_Result_4931 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2313, i32 32"   --->   Operation 252 'bitselect' 'p_Result_4931' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2315)   --->   "%p_Val2_2314 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2313, i32 16, i32 31"   --->   Operation 253 'partselect' 'p_Val2_2314' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2315)   --->   "%p_Result_4612 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2313, i32 16"   --->   Operation 254 'bitselect' 'p_Result_4612' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2315)   --->   "%p_Result_4932 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2313, i32 15"   --->   Operation 255 'bitselect' 'p_Result_4932' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%trunc_ln828_382 = trunc i33 %p_Val2_2313"   --->   Operation 256 'trunc' 'trunc_ln828_382' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.66ns)   --->   "%r_382 = icmp_ne  i15 %trunc_ln828_382, i15 0"   --->   Operation 257 'icmp' 'r_382' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%p_Result_4933 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2313, i32 31"   --->   Operation 258 'bitselect' 'p_Result_4933' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2315)   --->   "%or_ln374_382 = or i1 %p_Result_4612, i1 %r_382"   --->   Operation 259 'or' 'or_ln374_382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2315)   --->   "%and_ln374_637 = and i1 %or_ln374_382, i1 %p_Result_4932"   --->   Operation 260 'and' 'and_ln374_637' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2315)   --->   "%zext_ln377_637 = zext i1 %and_ln374_637"   --->   Operation 261 'zext' 'zext_ln377_637' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2315 = add i16 %p_Val2_2314, i16 %zext_ln377_637"   --->   Operation 262 'add' 'p_Val2_2315' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%p_Result_4934 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2315, i32 15"   --->   Operation 263 'bitselect' 'p_Result_4934' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.12ns)   --->   "%xor_ln896_963 = xor i1 %p_Result_4934, i1 1"   --->   Operation 264 'xor' 'xor_ln896_963' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 265 [1/1] (0.12ns)   --->   "%carry_771 = and i1 %p_Result_4933, i1 %xor_ln896_963"   --->   Operation 265 'and' 'carry_771' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (0.12ns)   --->   "%Range1_all_zeros_636 = xor i1 %p_Result_4931, i1 1"   --->   Operation 266 'xor' 'Range1_all_zeros_636' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node overflow_575)   --->   "%deleted_zeros_636 = select i1 %carry_771, i1 %p_Result_4931, i1 %Range1_all_zeros_636"   --->   Operation 267 'select' 'deleted_zeros_636' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_516)   --->   "%deleted_ones_383 = select i1 %carry_771, i1 %Range1_all_zeros_636, i1 %p_Result_4931"   --->   Operation 268 'select' 'deleted_ones_383' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_516)   --->   "%xor_ln891_256 = xor i1 %p_Result_4933, i1 1"   --->   Operation 269 'xor' 'xor_ln891_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_516)   --->   "%or_ln891_256 = or i1 %p_Result_4934, i1 %xor_ln891_256"   --->   Operation 270 'or' 'or_ln891_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node overflow_575)   --->   "%xor_ln895_704 = xor i1 %deleted_zeros_636, i1 1"   --->   Operation 271 'xor' 'xor_ln895_704' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node overflow_575)   --->   "%or_ln895_575 = or i1 %p_Result_4934, i1 %xor_ln895_704"   --->   Operation 272 'or' 'or_ln895_575' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_575 = and i1 %or_ln895_575, i1 %Range1_all_zeros_636"   --->   Operation 273 'and' 'overflow_575' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_516)   --->   "%xor_ln896_964 = xor i1 %deleted_ones_383, i1 1"   --->   Operation 274 'xor' 'xor_ln896_964' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_516)   --->   "%or_ln896_575 = or i1 %xor_ln896_963, i1 %xor_ln896_964"   --->   Operation 275 'or' 'or_ln896_575' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 276 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_516 = and i1 %or_ln891_256, i1 %or_ln896_575"   --->   Operation 276 'and' 'and_ln896_516' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_575)   --->   "%underflow_575 = and i1 %and_ln896_516, i1 %p_Result_4931"   --->   Operation 277 'and' 'underflow_575' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_575)   --->   "%select_ln346_704 = select i1 %overflow_575, i16 32767, i16 32768"   --->   Operation 278 'select' 'select_ln346_704' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_575)   --->   "%or_ln346_575 = or i1 %overflow_575, i1 %underflow_575"   --->   Operation 279 'or' 'or_ln346_575' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 280 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_575 = select i1 %or_ln346_575, i16 %select_ln346_704, i16 %p_Val2_2315"   --->   Operation 280 'select' 'select_ln346_575' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.44>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%h_newstate_5_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_5_read"   --->   Operation 281 'read' 'h_newstate_5_read_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "%h_newstate_4_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_4_read"   --->   Operation 282 'read' 'h_newstate_4_read_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_44 = load i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_15"   --->   Operation 283 'load' 'void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_44' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_45 = load i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_14"   --->   Operation 284 'load' 'void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_45' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (0.22ns)   --->   "%p_Val2_2316 = select i1 %reset_state_read, i33 %h_newstate_4_read_2, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_44" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 285 'select' 'p_Val2_2316' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 286 [1/1] (0.22ns)   --->   "%p_Val2_2319 = select i1 %reset_state_read, i33 %h_newstate_5_read_2, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_45" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 286 'select' 'p_Val2_2319' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%qh_state_V_addr_65 = getelementptr i16 %qh_state_V, i64 0, i64 2" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 287 'getelementptr' 'qh_state_V_addr_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_574, i6 %qh_state_V_addr_65" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 288 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 289 [1/1] (0.00ns)   --->   "%qh_state_V_addr_66 = getelementptr i16 %qh_state_V, i64 0, i64 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 289 'getelementptr' 'qh_state_V_addr_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 290 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_575, i6 %qh_state_V_addr_66" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 290 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "%p_Result_4935 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2316, i32 32"   --->   Operation 291 'bitselect' 'p_Result_4935' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2318)   --->   "%p_Val2_2317 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2316, i32 16, i32 31"   --->   Operation 292 'partselect' 'p_Val2_2317' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2318)   --->   "%p_Result_4617 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2316, i32 16"   --->   Operation 293 'bitselect' 'p_Result_4617' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2318)   --->   "%p_Result_4936 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2316, i32 15"   --->   Operation 294 'bitselect' 'p_Result_4936' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln828_383 = trunc i33 %p_Val2_2316"   --->   Operation 295 'trunc' 'trunc_ln828_383' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 296 [1/1] (0.66ns)   --->   "%r_383 = icmp_ne  i15 %trunc_ln828_383, i15 0"   --->   Operation 296 'icmp' 'r_383' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "%p_Result_4937 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2316, i32 31"   --->   Operation 297 'bitselect' 'p_Result_4937' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2318)   --->   "%or_ln374_383 = or i1 %p_Result_4617, i1 %r_383"   --->   Operation 298 'or' 'or_ln374_383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2318)   --->   "%and_ln374_638 = and i1 %or_ln374_383, i1 %p_Result_4936"   --->   Operation 299 'and' 'and_ln374_638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2318)   --->   "%zext_ln377_638 = zext i1 %and_ln374_638"   --->   Operation 300 'zext' 'zext_ln377_638' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 301 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2318 = add i16 %p_Val2_2317, i16 %zext_ln377_638"   --->   Operation 301 'add' 'p_Val2_2318' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 302 [1/1] (0.00ns)   --->   "%p_Result_4938 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2318, i32 15"   --->   Operation 302 'bitselect' 'p_Result_4938' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 303 [1/1] (0.12ns)   --->   "%xor_ln896_965 = xor i1 %p_Result_4938, i1 1"   --->   Operation 303 'xor' 'xor_ln896_965' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 304 [1/1] (0.12ns)   --->   "%carry_773 = and i1 %p_Result_4937, i1 %xor_ln896_965"   --->   Operation 304 'and' 'carry_773' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 305 [1/1] (0.12ns)   --->   "%Range1_all_zeros_637 = xor i1 %p_Result_4935, i1 1"   --->   Operation 305 'xor' 'Range1_all_zeros_637' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node overflow_576)   --->   "%deleted_zeros_637 = select i1 %carry_773, i1 %p_Result_4935, i1 %Range1_all_zeros_637"   --->   Operation 306 'select' 'deleted_zeros_637' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_518)   --->   "%deleted_ones_384 = select i1 %carry_773, i1 %Range1_all_zeros_637, i1 %p_Result_4935"   --->   Operation 307 'select' 'deleted_ones_384' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_518)   --->   "%xor_ln891_257 = xor i1 %p_Result_4937, i1 1"   --->   Operation 308 'xor' 'xor_ln891_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_518)   --->   "%or_ln891_257 = or i1 %p_Result_4938, i1 %xor_ln891_257"   --->   Operation 309 'or' 'or_ln891_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node overflow_576)   --->   "%xor_ln895_705 = xor i1 %deleted_zeros_637, i1 1"   --->   Operation 310 'xor' 'xor_ln895_705' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node overflow_576)   --->   "%or_ln895_576 = or i1 %p_Result_4938, i1 %xor_ln895_705"   --->   Operation 311 'or' 'or_ln895_576' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 312 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_576 = and i1 %or_ln895_576, i1 %Range1_all_zeros_637"   --->   Operation 312 'and' 'overflow_576' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_518)   --->   "%xor_ln896_966 = xor i1 %deleted_ones_384, i1 1"   --->   Operation 313 'xor' 'xor_ln896_966' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_518)   --->   "%or_ln896_576 = or i1 %xor_ln896_965, i1 %xor_ln896_966"   --->   Operation 314 'or' 'or_ln896_576' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 315 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_518 = and i1 %or_ln891_257, i1 %or_ln896_576"   --->   Operation 315 'and' 'and_ln896_518' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_576)   --->   "%underflow_576 = and i1 %and_ln896_518, i1 %p_Result_4935"   --->   Operation 316 'and' 'underflow_576' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_576)   --->   "%select_ln346_705 = select i1 %overflow_576, i16 32767, i16 32768"   --->   Operation 317 'select' 'select_ln346_705' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_576)   --->   "%or_ln346_576 = or i1 %overflow_576, i1 %underflow_576"   --->   Operation 318 'or' 'or_ln346_576' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 319 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_576 = select i1 %or_ln346_576, i16 %select_ln346_705, i16 %p_Val2_2318"   --->   Operation 319 'select' 'select_ln346_576' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 320 [1/1] (0.00ns)   --->   "%p_Result_4939 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2319, i32 32"   --->   Operation 320 'bitselect' 'p_Result_4939' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2321)   --->   "%p_Val2_2320 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2319, i32 16, i32 31"   --->   Operation 321 'partselect' 'p_Val2_2320' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2321)   --->   "%p_Result_4622 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2319, i32 16"   --->   Operation 322 'bitselect' 'p_Result_4622' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2321)   --->   "%p_Result_4940 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2319, i32 15"   --->   Operation 323 'bitselect' 'p_Result_4940' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln828_384 = trunc i33 %p_Val2_2319"   --->   Operation 324 'trunc' 'trunc_ln828_384' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 325 [1/1] (0.66ns)   --->   "%r_384 = icmp_ne  i15 %trunc_ln828_384, i15 0"   --->   Operation 325 'icmp' 'r_384' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 326 [1/1] (0.00ns)   --->   "%p_Result_4941 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2319, i32 31"   --->   Operation 326 'bitselect' 'p_Result_4941' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2321)   --->   "%or_ln374_384 = or i1 %p_Result_4622, i1 %r_384"   --->   Operation 327 'or' 'or_ln374_384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2321)   --->   "%and_ln374_639 = and i1 %or_ln374_384, i1 %p_Result_4940"   --->   Operation 328 'and' 'and_ln374_639' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2321)   --->   "%zext_ln377_639 = zext i1 %and_ln374_639"   --->   Operation 329 'zext' 'zext_ln377_639' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 330 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2321 = add i16 %p_Val2_2320, i16 %zext_ln377_639"   --->   Operation 330 'add' 'p_Val2_2321' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "%p_Result_4942 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2321, i32 15"   --->   Operation 331 'bitselect' 'p_Result_4942' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 332 [1/1] (0.12ns)   --->   "%xor_ln896_967 = xor i1 %p_Result_4942, i1 1"   --->   Operation 332 'xor' 'xor_ln896_967' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 333 [1/1] (0.12ns)   --->   "%carry_775 = and i1 %p_Result_4941, i1 %xor_ln896_967"   --->   Operation 333 'and' 'carry_775' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 334 [1/1] (0.12ns)   --->   "%Range1_all_zeros_638 = xor i1 %p_Result_4939, i1 1"   --->   Operation 334 'xor' 'Range1_all_zeros_638' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node overflow_577)   --->   "%deleted_zeros_638 = select i1 %carry_775, i1 %p_Result_4939, i1 %Range1_all_zeros_638"   --->   Operation 335 'select' 'deleted_zeros_638' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_520)   --->   "%deleted_ones_385 = select i1 %carry_775, i1 %Range1_all_zeros_638, i1 %p_Result_4939"   --->   Operation 336 'select' 'deleted_ones_385' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_520)   --->   "%xor_ln891_258 = xor i1 %p_Result_4941, i1 1"   --->   Operation 337 'xor' 'xor_ln891_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_520)   --->   "%or_ln891_258 = or i1 %p_Result_4942, i1 %xor_ln891_258"   --->   Operation 338 'or' 'or_ln891_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node overflow_577)   --->   "%xor_ln895_706 = xor i1 %deleted_zeros_638, i1 1"   --->   Operation 339 'xor' 'xor_ln895_706' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node overflow_577)   --->   "%or_ln895_577 = or i1 %p_Result_4942, i1 %xor_ln895_706"   --->   Operation 340 'or' 'or_ln895_577' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 341 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_577 = and i1 %or_ln895_577, i1 %Range1_all_zeros_638"   --->   Operation 341 'and' 'overflow_577' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_520)   --->   "%xor_ln896_968 = xor i1 %deleted_ones_385, i1 1"   --->   Operation 342 'xor' 'xor_ln896_968' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_520)   --->   "%or_ln896_577 = or i1 %xor_ln896_967, i1 %xor_ln896_968"   --->   Operation 343 'or' 'or_ln896_577' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 344 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_520 = and i1 %or_ln891_258, i1 %or_ln896_577"   --->   Operation 344 'and' 'and_ln896_520' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_577)   --->   "%underflow_577 = and i1 %and_ln896_520, i1 %p_Result_4939"   --->   Operation 345 'and' 'underflow_577' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_577)   --->   "%select_ln346_706 = select i1 %overflow_577, i16 32767, i16 32768"   --->   Operation 346 'select' 'select_ln346_706' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_577)   --->   "%or_ln346_577 = or i1 %overflow_577, i1 %underflow_577"   --->   Operation 347 'or' 'or_ln346_577' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 348 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_577 = select i1 %or_ln346_577, i16 %select_ln346_706, i16 %p_Val2_2321"   --->   Operation 348 'select' 'select_ln346_577' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.44>
ST_4 : Operation 349 [1/1] (0.00ns)   --->   "%h_newstate_7_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_7_read"   --->   Operation 349 'read' 'h_newstate_7_read_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 350 [1/1] (0.00ns)   --->   "%h_newstate_6_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_6_read"   --->   Operation 350 'read' 'h_newstate_6_read_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 351 [1/1] (0.00ns)   --->   "%void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_46 = load i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_13"   --->   Operation 351 'load' 'void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_46' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_4 : Operation 352 [1/1] (0.00ns)   --->   "%void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_47 = load i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_12"   --->   Operation 352 'load' 'void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_47' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_4 : Operation 353 [1/1] (0.22ns)   --->   "%p_Val2_2322 = select i1 %reset_state_read, i33 %h_newstate_6_read_2, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_46" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 353 'select' 'p_Val2_2322' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 354 [1/1] (0.22ns)   --->   "%p_Val2_2325 = select i1 %reset_state_read, i33 %h_newstate_7_read_2, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_47" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 354 'select' 'p_Val2_2325' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 355 [1/1] (0.00ns)   --->   "%qh_state_V_addr_67 = getelementptr i16 %qh_state_V, i64 0, i64 4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 355 'getelementptr' 'qh_state_V_addr_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 356 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_576, i6 %qh_state_V_addr_67" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 356 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 357 [1/1] (0.00ns)   --->   "%qh_state_V_addr_68 = getelementptr i16 %qh_state_V, i64 0, i64 5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 357 'getelementptr' 'qh_state_V_addr_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 358 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_577, i6 %qh_state_V_addr_68" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 358 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 359 [1/1] (0.00ns)   --->   "%p_Result_4943 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2322, i32 32"   --->   Operation 359 'bitselect' 'p_Result_4943' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2324)   --->   "%p_Val2_2323 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2322, i32 16, i32 31"   --->   Operation 360 'partselect' 'p_Val2_2323' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2324)   --->   "%p_Result_4627 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2322, i32 16"   --->   Operation 361 'bitselect' 'p_Result_4627' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2324)   --->   "%p_Result_4944 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2322, i32 15"   --->   Operation 362 'bitselect' 'p_Result_4944' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln828_385 = trunc i33 %p_Val2_2322"   --->   Operation 363 'trunc' 'trunc_ln828_385' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 364 [1/1] (0.66ns)   --->   "%r_385 = icmp_ne  i15 %trunc_ln828_385, i15 0"   --->   Operation 364 'icmp' 'r_385' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 365 [1/1] (0.00ns)   --->   "%p_Result_4945 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2322, i32 31"   --->   Operation 365 'bitselect' 'p_Result_4945' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2324)   --->   "%or_ln374_385 = or i1 %p_Result_4627, i1 %r_385"   --->   Operation 366 'or' 'or_ln374_385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2324)   --->   "%and_ln374_640 = and i1 %or_ln374_385, i1 %p_Result_4944"   --->   Operation 367 'and' 'and_ln374_640' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2324)   --->   "%zext_ln377_640 = zext i1 %and_ln374_640"   --->   Operation 368 'zext' 'zext_ln377_640' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 369 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2324 = add i16 %p_Val2_2323, i16 %zext_ln377_640"   --->   Operation 369 'add' 'p_Val2_2324' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 370 [1/1] (0.00ns)   --->   "%p_Result_4946 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2324, i32 15"   --->   Operation 370 'bitselect' 'p_Result_4946' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 371 [1/1] (0.12ns)   --->   "%xor_ln896_969 = xor i1 %p_Result_4946, i1 1"   --->   Operation 371 'xor' 'xor_ln896_969' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 372 [1/1] (0.12ns)   --->   "%carry_777 = and i1 %p_Result_4945, i1 %xor_ln896_969"   --->   Operation 372 'and' 'carry_777' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 373 [1/1] (0.12ns)   --->   "%Range1_all_zeros_639 = xor i1 %p_Result_4943, i1 1"   --->   Operation 373 'xor' 'Range1_all_zeros_639' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node overflow_578)   --->   "%deleted_zeros_639 = select i1 %carry_777, i1 %p_Result_4943, i1 %Range1_all_zeros_639"   --->   Operation 374 'select' 'deleted_zeros_639' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_522)   --->   "%deleted_ones_386 = select i1 %carry_777, i1 %Range1_all_zeros_639, i1 %p_Result_4943"   --->   Operation 375 'select' 'deleted_ones_386' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_522)   --->   "%xor_ln891_259 = xor i1 %p_Result_4945, i1 1"   --->   Operation 376 'xor' 'xor_ln891_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_522)   --->   "%or_ln891_259 = or i1 %p_Result_4946, i1 %xor_ln891_259"   --->   Operation 377 'or' 'or_ln891_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node overflow_578)   --->   "%xor_ln895_707 = xor i1 %deleted_zeros_639, i1 1"   --->   Operation 378 'xor' 'xor_ln895_707' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node overflow_578)   --->   "%or_ln895_578 = or i1 %p_Result_4946, i1 %xor_ln895_707"   --->   Operation 379 'or' 'or_ln895_578' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 380 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_578 = and i1 %or_ln895_578, i1 %Range1_all_zeros_639"   --->   Operation 380 'and' 'overflow_578' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_522)   --->   "%xor_ln896_970 = xor i1 %deleted_ones_386, i1 1"   --->   Operation 381 'xor' 'xor_ln896_970' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_522)   --->   "%or_ln896_578 = or i1 %xor_ln896_969, i1 %xor_ln896_970"   --->   Operation 382 'or' 'or_ln896_578' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 383 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_522 = and i1 %or_ln891_259, i1 %or_ln896_578"   --->   Operation 383 'and' 'and_ln896_522' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_578)   --->   "%underflow_578 = and i1 %and_ln896_522, i1 %p_Result_4943"   --->   Operation 384 'and' 'underflow_578' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_578)   --->   "%select_ln346_707 = select i1 %overflow_578, i16 32767, i16 32768"   --->   Operation 385 'select' 'select_ln346_707' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_578)   --->   "%or_ln346_578 = or i1 %overflow_578, i1 %underflow_578"   --->   Operation 386 'or' 'or_ln346_578' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 387 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_578 = select i1 %or_ln346_578, i16 %select_ln346_707, i16 %p_Val2_2324"   --->   Operation 387 'select' 'select_ln346_578' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 388 [1/1] (0.00ns)   --->   "%p_Result_4947 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2325, i32 32"   --->   Operation 388 'bitselect' 'p_Result_4947' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2327)   --->   "%p_Val2_2326 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2325, i32 16, i32 31"   --->   Operation 389 'partselect' 'p_Val2_2326' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2327)   --->   "%p_Result_4632 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2325, i32 16"   --->   Operation 390 'bitselect' 'p_Result_4632' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2327)   --->   "%p_Result_4948 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2325, i32 15"   --->   Operation 391 'bitselect' 'p_Result_4948' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 392 [1/1] (0.00ns)   --->   "%trunc_ln828_386 = trunc i33 %p_Val2_2325"   --->   Operation 392 'trunc' 'trunc_ln828_386' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 393 [1/1] (0.66ns)   --->   "%r_386 = icmp_ne  i15 %trunc_ln828_386, i15 0"   --->   Operation 393 'icmp' 'r_386' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 394 [1/1] (0.00ns)   --->   "%p_Result_4949 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2325, i32 31"   --->   Operation 394 'bitselect' 'p_Result_4949' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2327)   --->   "%or_ln374_386 = or i1 %p_Result_4632, i1 %r_386"   --->   Operation 395 'or' 'or_ln374_386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2327)   --->   "%and_ln374_641 = and i1 %or_ln374_386, i1 %p_Result_4948"   --->   Operation 396 'and' 'and_ln374_641' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2327)   --->   "%zext_ln377_641 = zext i1 %and_ln374_641"   --->   Operation 397 'zext' 'zext_ln377_641' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 398 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2327 = add i16 %p_Val2_2326, i16 %zext_ln377_641"   --->   Operation 398 'add' 'p_Val2_2327' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 399 [1/1] (0.00ns)   --->   "%p_Result_4950 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2327, i32 15"   --->   Operation 399 'bitselect' 'p_Result_4950' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 400 [1/1] (0.12ns)   --->   "%xor_ln896_971 = xor i1 %p_Result_4950, i1 1"   --->   Operation 400 'xor' 'xor_ln896_971' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 401 [1/1] (0.12ns)   --->   "%carry_779 = and i1 %p_Result_4949, i1 %xor_ln896_971"   --->   Operation 401 'and' 'carry_779' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 402 [1/1] (0.12ns)   --->   "%Range1_all_zeros_640 = xor i1 %p_Result_4947, i1 1"   --->   Operation 402 'xor' 'Range1_all_zeros_640' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node overflow_579)   --->   "%deleted_zeros_640 = select i1 %carry_779, i1 %p_Result_4947, i1 %Range1_all_zeros_640"   --->   Operation 403 'select' 'deleted_zeros_640' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_524)   --->   "%deleted_ones_387 = select i1 %carry_779, i1 %Range1_all_zeros_640, i1 %p_Result_4947"   --->   Operation 404 'select' 'deleted_ones_387' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_524)   --->   "%xor_ln891_260 = xor i1 %p_Result_4949, i1 1"   --->   Operation 405 'xor' 'xor_ln891_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_524)   --->   "%or_ln891_260 = or i1 %p_Result_4950, i1 %xor_ln891_260"   --->   Operation 406 'or' 'or_ln891_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node overflow_579)   --->   "%xor_ln895_708 = xor i1 %deleted_zeros_640, i1 1"   --->   Operation 407 'xor' 'xor_ln895_708' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node overflow_579)   --->   "%or_ln895_579 = or i1 %p_Result_4950, i1 %xor_ln895_708"   --->   Operation 408 'or' 'or_ln895_579' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 409 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_579 = and i1 %or_ln895_579, i1 %Range1_all_zeros_640"   --->   Operation 409 'and' 'overflow_579' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_524)   --->   "%xor_ln896_972 = xor i1 %deleted_ones_387, i1 1"   --->   Operation 410 'xor' 'xor_ln896_972' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_524)   --->   "%or_ln896_579 = or i1 %xor_ln896_971, i1 %xor_ln896_972"   --->   Operation 411 'or' 'or_ln896_579' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 412 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_524 = and i1 %or_ln891_260, i1 %or_ln896_579"   --->   Operation 412 'and' 'and_ln896_524' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_579)   --->   "%underflow_579 = and i1 %and_ln896_524, i1 %p_Result_4947"   --->   Operation 413 'and' 'underflow_579' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_579)   --->   "%select_ln346_708 = select i1 %overflow_579, i16 32767, i16 32768"   --->   Operation 414 'select' 'select_ln346_708' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_579)   --->   "%or_ln346_579 = or i1 %overflow_579, i1 %underflow_579"   --->   Operation 415 'or' 'or_ln346_579' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 416 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_579 = select i1 %or_ln346_579, i16 %select_ln346_708, i16 %p_Val2_2327"   --->   Operation 416 'select' 'select_ln346_579' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.44>
ST_5 : Operation 417 [1/1] (0.00ns)   --->   "%h_newstate_9_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_9_read"   --->   Operation 417 'read' 'h_newstate_9_read_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 418 [1/1] (0.00ns)   --->   "%h_newstate_8_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_8_read"   --->   Operation 418 'read' 'h_newstate_8_read_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 419 [1/1] (0.00ns)   --->   "%void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_48 = load i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_11"   --->   Operation 419 'load' 'void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_48' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_5 : Operation 420 [1/1] (0.00ns)   --->   "%void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_49 = load i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_10"   --->   Operation 420 'load' 'void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_49' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_5 : Operation 421 [1/1] (0.22ns)   --->   "%p_Val2_2328 = select i1 %reset_state_read, i33 %h_newstate_8_read_2, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_48" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 421 'select' 'p_Val2_2328' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 422 [1/1] (0.22ns)   --->   "%p_Val2_2331 = select i1 %reset_state_read, i33 %h_newstate_9_read_2, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_49" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 422 'select' 'p_Val2_2331' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 423 [1/1] (0.00ns)   --->   "%qh_state_V_addr_69 = getelementptr i16 %qh_state_V, i64 0, i64 6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 423 'getelementptr' 'qh_state_V_addr_69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 424 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_578, i6 %qh_state_V_addr_69" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 424 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 425 [1/1] (0.00ns)   --->   "%qh_state_V_addr_70 = getelementptr i16 %qh_state_V, i64 0, i64 7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 425 'getelementptr' 'qh_state_V_addr_70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 426 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_579, i6 %qh_state_V_addr_70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 426 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 427 [1/1] (0.00ns)   --->   "%p_Result_4951 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2328, i32 32"   --->   Operation 427 'bitselect' 'p_Result_4951' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2330)   --->   "%p_Val2_2329 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2328, i32 16, i32 31"   --->   Operation 428 'partselect' 'p_Val2_2329' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2330)   --->   "%p_Result_4637 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2328, i32 16"   --->   Operation 429 'bitselect' 'p_Result_4637' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2330)   --->   "%p_Result_4952 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2328, i32 15"   --->   Operation 430 'bitselect' 'p_Result_4952' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 431 [1/1] (0.00ns)   --->   "%trunc_ln828_387 = trunc i33 %p_Val2_2328"   --->   Operation 431 'trunc' 'trunc_ln828_387' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 432 [1/1] (0.66ns)   --->   "%r_387 = icmp_ne  i15 %trunc_ln828_387, i15 0"   --->   Operation 432 'icmp' 'r_387' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 433 [1/1] (0.00ns)   --->   "%p_Result_4953 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2328, i32 31"   --->   Operation 433 'bitselect' 'p_Result_4953' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2330)   --->   "%or_ln374_387 = or i1 %p_Result_4637, i1 %r_387"   --->   Operation 434 'or' 'or_ln374_387' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2330)   --->   "%and_ln374_642 = and i1 %or_ln374_387, i1 %p_Result_4952"   --->   Operation 435 'and' 'and_ln374_642' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2330)   --->   "%zext_ln377_642 = zext i1 %and_ln374_642"   --->   Operation 436 'zext' 'zext_ln377_642' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 437 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2330 = add i16 %p_Val2_2329, i16 %zext_ln377_642"   --->   Operation 437 'add' 'p_Val2_2330' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 438 [1/1] (0.00ns)   --->   "%p_Result_4954 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2330, i32 15"   --->   Operation 438 'bitselect' 'p_Result_4954' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 439 [1/1] (0.12ns)   --->   "%xor_ln896_973 = xor i1 %p_Result_4954, i1 1"   --->   Operation 439 'xor' 'xor_ln896_973' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 440 [1/1] (0.12ns)   --->   "%carry_781 = and i1 %p_Result_4953, i1 %xor_ln896_973"   --->   Operation 440 'and' 'carry_781' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 441 [1/1] (0.12ns)   --->   "%Range1_all_zeros_641 = xor i1 %p_Result_4951, i1 1"   --->   Operation 441 'xor' 'Range1_all_zeros_641' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node overflow_580)   --->   "%deleted_zeros_641 = select i1 %carry_781, i1 %p_Result_4951, i1 %Range1_all_zeros_641"   --->   Operation 442 'select' 'deleted_zeros_641' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_526)   --->   "%deleted_ones_388 = select i1 %carry_781, i1 %Range1_all_zeros_641, i1 %p_Result_4951"   --->   Operation 443 'select' 'deleted_ones_388' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_526)   --->   "%xor_ln891_261 = xor i1 %p_Result_4953, i1 1"   --->   Operation 444 'xor' 'xor_ln891_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_526)   --->   "%or_ln891_261 = or i1 %p_Result_4954, i1 %xor_ln891_261"   --->   Operation 445 'or' 'or_ln891_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node overflow_580)   --->   "%xor_ln895_709 = xor i1 %deleted_zeros_641, i1 1"   --->   Operation 446 'xor' 'xor_ln895_709' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node overflow_580)   --->   "%or_ln895_580 = or i1 %p_Result_4954, i1 %xor_ln895_709"   --->   Operation 447 'or' 'or_ln895_580' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 448 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_580 = and i1 %or_ln895_580, i1 %Range1_all_zeros_641"   --->   Operation 448 'and' 'overflow_580' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_526)   --->   "%xor_ln896_974 = xor i1 %deleted_ones_388, i1 1"   --->   Operation 449 'xor' 'xor_ln896_974' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_526)   --->   "%or_ln896_580 = or i1 %xor_ln896_973, i1 %xor_ln896_974"   --->   Operation 450 'or' 'or_ln896_580' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 451 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_526 = and i1 %or_ln891_261, i1 %or_ln896_580"   --->   Operation 451 'and' 'and_ln896_526' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_580)   --->   "%underflow_580 = and i1 %and_ln896_526, i1 %p_Result_4951"   --->   Operation 452 'and' 'underflow_580' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_580)   --->   "%select_ln346_709 = select i1 %overflow_580, i16 32767, i16 32768"   --->   Operation 453 'select' 'select_ln346_709' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_580)   --->   "%or_ln346_580 = or i1 %overflow_580, i1 %underflow_580"   --->   Operation 454 'or' 'or_ln346_580' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 455 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_580 = select i1 %or_ln346_580, i16 %select_ln346_709, i16 %p_Val2_2330"   --->   Operation 455 'select' 'select_ln346_580' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 456 [1/1] (0.00ns)   --->   "%p_Result_4955 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2331, i32 32"   --->   Operation 456 'bitselect' 'p_Result_4955' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2333)   --->   "%p_Val2_2332 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2331, i32 16, i32 31"   --->   Operation 457 'partselect' 'p_Val2_2332' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2333)   --->   "%p_Result_4642 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2331, i32 16"   --->   Operation 458 'bitselect' 'p_Result_4642' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2333)   --->   "%p_Result_4956 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2331, i32 15"   --->   Operation 459 'bitselect' 'p_Result_4956' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 460 [1/1] (0.00ns)   --->   "%trunc_ln828_388 = trunc i33 %p_Val2_2331"   --->   Operation 460 'trunc' 'trunc_ln828_388' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 461 [1/1] (0.66ns)   --->   "%r_388 = icmp_ne  i15 %trunc_ln828_388, i15 0"   --->   Operation 461 'icmp' 'r_388' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 462 [1/1] (0.00ns)   --->   "%p_Result_4957 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2331, i32 31"   --->   Operation 462 'bitselect' 'p_Result_4957' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2333)   --->   "%or_ln374_388 = or i1 %p_Result_4642, i1 %r_388"   --->   Operation 463 'or' 'or_ln374_388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2333)   --->   "%and_ln374_643 = and i1 %or_ln374_388, i1 %p_Result_4956"   --->   Operation 464 'and' 'and_ln374_643' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2333)   --->   "%zext_ln377_643 = zext i1 %and_ln374_643"   --->   Operation 465 'zext' 'zext_ln377_643' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 466 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2333 = add i16 %p_Val2_2332, i16 %zext_ln377_643"   --->   Operation 466 'add' 'p_Val2_2333' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 467 [1/1] (0.00ns)   --->   "%p_Result_4958 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2333, i32 15"   --->   Operation 467 'bitselect' 'p_Result_4958' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 468 [1/1] (0.12ns)   --->   "%xor_ln896_975 = xor i1 %p_Result_4958, i1 1"   --->   Operation 468 'xor' 'xor_ln896_975' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 469 [1/1] (0.12ns)   --->   "%carry_783 = and i1 %p_Result_4957, i1 %xor_ln896_975"   --->   Operation 469 'and' 'carry_783' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 470 [1/1] (0.12ns)   --->   "%Range1_all_zeros_642 = xor i1 %p_Result_4955, i1 1"   --->   Operation 470 'xor' 'Range1_all_zeros_642' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node overflow_581)   --->   "%deleted_zeros_642 = select i1 %carry_783, i1 %p_Result_4955, i1 %Range1_all_zeros_642"   --->   Operation 471 'select' 'deleted_zeros_642' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_528)   --->   "%deleted_ones_389 = select i1 %carry_783, i1 %Range1_all_zeros_642, i1 %p_Result_4955"   --->   Operation 472 'select' 'deleted_ones_389' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_528)   --->   "%xor_ln891_262 = xor i1 %p_Result_4957, i1 1"   --->   Operation 473 'xor' 'xor_ln891_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_528)   --->   "%or_ln891_262 = or i1 %p_Result_4958, i1 %xor_ln891_262"   --->   Operation 474 'or' 'or_ln891_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node overflow_581)   --->   "%xor_ln895_710 = xor i1 %deleted_zeros_642, i1 1"   --->   Operation 475 'xor' 'xor_ln895_710' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node overflow_581)   --->   "%or_ln895_581 = or i1 %p_Result_4958, i1 %xor_ln895_710"   --->   Operation 476 'or' 'or_ln895_581' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 477 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_581 = and i1 %or_ln895_581, i1 %Range1_all_zeros_642"   --->   Operation 477 'and' 'overflow_581' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_528)   --->   "%xor_ln896_976 = xor i1 %deleted_ones_389, i1 1"   --->   Operation 478 'xor' 'xor_ln896_976' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_528)   --->   "%or_ln896_581 = or i1 %xor_ln896_975, i1 %xor_ln896_976"   --->   Operation 479 'or' 'or_ln896_581' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 480 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_528 = and i1 %or_ln891_262, i1 %or_ln896_581"   --->   Operation 480 'and' 'and_ln896_528' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_581)   --->   "%underflow_581 = and i1 %and_ln896_528, i1 %p_Result_4955"   --->   Operation 481 'and' 'underflow_581' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_581)   --->   "%select_ln346_710 = select i1 %overflow_581, i16 32767, i16 32768"   --->   Operation 482 'select' 'select_ln346_710' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_581)   --->   "%or_ln346_581 = or i1 %overflow_581, i1 %underflow_581"   --->   Operation 483 'or' 'or_ln346_581' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 484 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_581 = select i1 %or_ln346_581, i16 %select_ln346_710, i16 %p_Val2_2333"   --->   Operation 484 'select' 'select_ln346_581' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.44>
ST_6 : Operation 485 [1/1] (0.00ns)   --->   "%h_newstate_11_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_11_read"   --->   Operation 485 'read' 'h_newstate_11_read_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 486 [1/1] (0.00ns)   --->   "%h_newstate_10_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_10_read"   --->   Operation 486 'read' 'h_newstate_10_read_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 487 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_277 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_215"   --->   Operation 487 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_277' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_6 : Operation 488 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_278 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_216"   --->   Operation 488 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_278' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_6 : Operation 489 [1/1] (0.22ns)   --->   "%p_Val2_2334 = select i1 %reset_state_read, i33 %h_newstate_10_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_277" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 489 'select' 'p_Val2_2334' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 490 [1/1] (0.22ns)   --->   "%p_Val2_2337 = select i1 %reset_state_read, i33 %h_newstate_11_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_278" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 490 'select' 'p_Val2_2337' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 491 [1/1] (0.00ns)   --->   "%qh_state_V_addr_71 = getelementptr i16 %qh_state_V, i64 0, i64 8" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 491 'getelementptr' 'qh_state_V_addr_71' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 492 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_580, i6 %qh_state_V_addr_71" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 492 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 493 [1/1] (0.00ns)   --->   "%qh_state_V_addr_72 = getelementptr i16 %qh_state_V, i64 0, i64 9" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 493 'getelementptr' 'qh_state_V_addr_72' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 494 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_581, i6 %qh_state_V_addr_72" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 494 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 495 [1/1] (0.00ns)   --->   "%p_Result_4959 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2334, i32 32"   --->   Operation 495 'bitselect' 'p_Result_4959' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2336)   --->   "%p_Val2_2335 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2334, i32 16, i32 31"   --->   Operation 496 'partselect' 'p_Val2_2335' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2336)   --->   "%p_Result_4647 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2334, i32 16"   --->   Operation 497 'bitselect' 'p_Result_4647' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2336)   --->   "%p_Result_4960 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2334, i32 15"   --->   Operation 498 'bitselect' 'p_Result_4960' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 499 [1/1] (0.00ns)   --->   "%trunc_ln828_389 = trunc i33 %p_Val2_2334"   --->   Operation 499 'trunc' 'trunc_ln828_389' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 500 [1/1] (0.66ns)   --->   "%r_389 = icmp_ne  i15 %trunc_ln828_389, i15 0"   --->   Operation 500 'icmp' 'r_389' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 501 [1/1] (0.00ns)   --->   "%p_Result_4961 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2334, i32 31"   --->   Operation 501 'bitselect' 'p_Result_4961' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2336)   --->   "%or_ln374_389 = or i1 %p_Result_4647, i1 %r_389"   --->   Operation 502 'or' 'or_ln374_389' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2336)   --->   "%and_ln374_644 = and i1 %or_ln374_389, i1 %p_Result_4960"   --->   Operation 503 'and' 'and_ln374_644' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2336)   --->   "%zext_ln377_644 = zext i1 %and_ln374_644"   --->   Operation 504 'zext' 'zext_ln377_644' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 505 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2336 = add i16 %p_Val2_2335, i16 %zext_ln377_644"   --->   Operation 505 'add' 'p_Val2_2336' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 506 [1/1] (0.00ns)   --->   "%p_Result_4962 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2336, i32 15"   --->   Operation 506 'bitselect' 'p_Result_4962' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 507 [1/1] (0.12ns)   --->   "%xor_ln896_977 = xor i1 %p_Result_4962, i1 1"   --->   Operation 507 'xor' 'xor_ln896_977' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 508 [1/1] (0.12ns)   --->   "%carry_785 = and i1 %p_Result_4961, i1 %xor_ln896_977"   --->   Operation 508 'and' 'carry_785' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 509 [1/1] (0.12ns)   --->   "%Range1_all_zeros_643 = xor i1 %p_Result_4959, i1 1"   --->   Operation 509 'xor' 'Range1_all_zeros_643' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node overflow_582)   --->   "%deleted_zeros_643 = select i1 %carry_785, i1 %p_Result_4959, i1 %Range1_all_zeros_643"   --->   Operation 510 'select' 'deleted_zeros_643' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_530)   --->   "%deleted_ones_390 = select i1 %carry_785, i1 %Range1_all_zeros_643, i1 %p_Result_4959"   --->   Operation 511 'select' 'deleted_ones_390' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_530)   --->   "%xor_ln891_263 = xor i1 %p_Result_4961, i1 1"   --->   Operation 512 'xor' 'xor_ln891_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_530)   --->   "%or_ln891_263 = or i1 %p_Result_4962, i1 %xor_ln891_263"   --->   Operation 513 'or' 'or_ln891_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node overflow_582)   --->   "%xor_ln895_711 = xor i1 %deleted_zeros_643, i1 1"   --->   Operation 514 'xor' 'xor_ln895_711' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node overflow_582)   --->   "%or_ln895_582 = or i1 %p_Result_4962, i1 %xor_ln895_711"   --->   Operation 515 'or' 'or_ln895_582' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 516 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_582 = and i1 %or_ln895_582, i1 %Range1_all_zeros_643"   --->   Operation 516 'and' 'overflow_582' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_530)   --->   "%xor_ln896_978 = xor i1 %deleted_ones_390, i1 1"   --->   Operation 517 'xor' 'xor_ln896_978' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_530)   --->   "%or_ln896_582 = or i1 %xor_ln896_977, i1 %xor_ln896_978"   --->   Operation 518 'or' 'or_ln896_582' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 519 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_530 = and i1 %or_ln891_263, i1 %or_ln896_582"   --->   Operation 519 'and' 'and_ln896_530' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_582)   --->   "%underflow_582 = and i1 %and_ln896_530, i1 %p_Result_4959"   --->   Operation 520 'and' 'underflow_582' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_582)   --->   "%select_ln346_711 = select i1 %overflow_582, i16 32767, i16 32768"   --->   Operation 521 'select' 'select_ln346_711' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_582)   --->   "%or_ln346_582 = or i1 %overflow_582, i1 %underflow_582"   --->   Operation 522 'or' 'or_ln346_582' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 523 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_582 = select i1 %or_ln346_582, i16 %select_ln346_711, i16 %p_Val2_2336"   --->   Operation 523 'select' 'select_ln346_582' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 524 [1/1] (0.00ns)   --->   "%p_Result_4963 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2337, i32 32"   --->   Operation 524 'bitselect' 'p_Result_4963' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2339)   --->   "%p_Val2_2338 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2337, i32 16, i32 31"   --->   Operation 525 'partselect' 'p_Val2_2338' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2339)   --->   "%p_Result_4652 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2337, i32 16"   --->   Operation 526 'bitselect' 'p_Result_4652' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2339)   --->   "%p_Result_4964 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2337, i32 15"   --->   Operation 527 'bitselect' 'p_Result_4964' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 528 [1/1] (0.00ns)   --->   "%trunc_ln828_390 = trunc i33 %p_Val2_2337"   --->   Operation 528 'trunc' 'trunc_ln828_390' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 529 [1/1] (0.66ns)   --->   "%r_390 = icmp_ne  i15 %trunc_ln828_390, i15 0"   --->   Operation 529 'icmp' 'r_390' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 530 [1/1] (0.00ns)   --->   "%p_Result_4965 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2337, i32 31"   --->   Operation 530 'bitselect' 'p_Result_4965' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2339)   --->   "%or_ln374_390 = or i1 %p_Result_4652, i1 %r_390"   --->   Operation 531 'or' 'or_ln374_390' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2339)   --->   "%and_ln374_645 = and i1 %or_ln374_390, i1 %p_Result_4964"   --->   Operation 532 'and' 'and_ln374_645' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2339)   --->   "%zext_ln377_645 = zext i1 %and_ln374_645"   --->   Operation 533 'zext' 'zext_ln377_645' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 534 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2339 = add i16 %p_Val2_2338, i16 %zext_ln377_645"   --->   Operation 534 'add' 'p_Val2_2339' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 535 [1/1] (0.00ns)   --->   "%p_Result_4966 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2339, i32 15"   --->   Operation 535 'bitselect' 'p_Result_4966' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 536 [1/1] (0.12ns)   --->   "%xor_ln896_979 = xor i1 %p_Result_4966, i1 1"   --->   Operation 536 'xor' 'xor_ln896_979' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 537 [1/1] (0.12ns)   --->   "%carry_787 = and i1 %p_Result_4965, i1 %xor_ln896_979"   --->   Operation 537 'and' 'carry_787' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 538 [1/1] (0.12ns)   --->   "%Range1_all_zeros_644 = xor i1 %p_Result_4963, i1 1"   --->   Operation 538 'xor' 'Range1_all_zeros_644' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node overflow_583)   --->   "%deleted_zeros_644 = select i1 %carry_787, i1 %p_Result_4963, i1 %Range1_all_zeros_644"   --->   Operation 539 'select' 'deleted_zeros_644' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_532)   --->   "%deleted_ones_391 = select i1 %carry_787, i1 %Range1_all_zeros_644, i1 %p_Result_4963"   --->   Operation 540 'select' 'deleted_ones_391' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_532)   --->   "%xor_ln891_264 = xor i1 %p_Result_4965, i1 1"   --->   Operation 541 'xor' 'xor_ln891_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_532)   --->   "%or_ln891_264 = or i1 %p_Result_4966, i1 %xor_ln891_264"   --->   Operation 542 'or' 'or_ln891_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node overflow_583)   --->   "%xor_ln895_712 = xor i1 %deleted_zeros_644, i1 1"   --->   Operation 543 'xor' 'xor_ln895_712' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node overflow_583)   --->   "%or_ln895_583 = or i1 %p_Result_4966, i1 %xor_ln895_712"   --->   Operation 544 'or' 'or_ln895_583' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 545 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_583 = and i1 %or_ln895_583, i1 %Range1_all_zeros_644"   --->   Operation 545 'and' 'overflow_583' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_532)   --->   "%xor_ln896_980 = xor i1 %deleted_ones_391, i1 1"   --->   Operation 546 'xor' 'xor_ln896_980' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_532)   --->   "%or_ln896_583 = or i1 %xor_ln896_979, i1 %xor_ln896_980"   --->   Operation 547 'or' 'or_ln896_583' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 548 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_532 = and i1 %or_ln891_264, i1 %or_ln896_583"   --->   Operation 548 'and' 'and_ln896_532' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_583)   --->   "%underflow_583 = and i1 %and_ln896_532, i1 %p_Result_4963"   --->   Operation 549 'and' 'underflow_583' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_583)   --->   "%select_ln346_712 = select i1 %overflow_583, i16 32767, i16 32768"   --->   Operation 550 'select' 'select_ln346_712' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_583)   --->   "%or_ln346_583 = or i1 %overflow_583, i1 %underflow_583"   --->   Operation 551 'or' 'or_ln346_583' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 552 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_583 = select i1 %or_ln346_583, i16 %select_ln346_712, i16 %p_Val2_2339"   --->   Operation 552 'select' 'select_ln346_583' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.44>
ST_7 : Operation 553 [1/1] (0.00ns)   --->   "%h_newstate_13_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_13_read"   --->   Operation 553 'read' 'h_newstate_13_read_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 554 [1/1] (0.00ns)   --->   "%h_newstate_1213_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_1213_read"   --->   Operation 554 'read' 'h_newstate_1213_read_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 555 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_279 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_217"   --->   Operation 555 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_279' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_7 : Operation 556 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_280 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_218"   --->   Operation 556 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_280' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_7 : Operation 557 [1/1] (0.22ns)   --->   "%p_Val2_2340 = select i1 %reset_state_read, i33 %h_newstate_1213_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_279" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 557 'select' 'p_Val2_2340' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 558 [1/1] (0.22ns)   --->   "%p_Val2_2343 = select i1 %reset_state_read, i33 %h_newstate_13_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_280" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 558 'select' 'p_Val2_2343' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 559 [1/1] (0.00ns)   --->   "%qh_state_V_addr_73 = getelementptr i16 %qh_state_V, i64 0, i64 10" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 559 'getelementptr' 'qh_state_V_addr_73' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 560 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_582, i6 %qh_state_V_addr_73" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 560 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_7 : Operation 561 [1/1] (0.00ns)   --->   "%qh_state_V_addr_74 = getelementptr i16 %qh_state_V, i64 0, i64 11" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 561 'getelementptr' 'qh_state_V_addr_74' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 562 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_583, i6 %qh_state_V_addr_74" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 562 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_7 : Operation 563 [1/1] (0.00ns)   --->   "%p_Result_4967 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2340, i32 32"   --->   Operation 563 'bitselect' 'p_Result_4967' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2342)   --->   "%p_Val2_2341 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2340, i32 16, i32 31"   --->   Operation 564 'partselect' 'p_Val2_2341' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2342)   --->   "%p_Result_4657 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2340, i32 16"   --->   Operation 565 'bitselect' 'p_Result_4657' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2342)   --->   "%p_Result_4968 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2340, i32 15"   --->   Operation 566 'bitselect' 'p_Result_4968' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 567 [1/1] (0.00ns)   --->   "%trunc_ln828_391 = trunc i33 %p_Val2_2340"   --->   Operation 567 'trunc' 'trunc_ln828_391' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 568 [1/1] (0.66ns)   --->   "%r_391 = icmp_ne  i15 %trunc_ln828_391, i15 0"   --->   Operation 568 'icmp' 'r_391' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 569 [1/1] (0.00ns)   --->   "%p_Result_4969 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2340, i32 31"   --->   Operation 569 'bitselect' 'p_Result_4969' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2342)   --->   "%or_ln374_391 = or i1 %p_Result_4657, i1 %r_391"   --->   Operation 570 'or' 'or_ln374_391' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2342)   --->   "%and_ln374_646 = and i1 %or_ln374_391, i1 %p_Result_4968"   --->   Operation 571 'and' 'and_ln374_646' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2342)   --->   "%zext_ln377_646 = zext i1 %and_ln374_646"   --->   Operation 572 'zext' 'zext_ln377_646' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 573 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2342 = add i16 %p_Val2_2341, i16 %zext_ln377_646"   --->   Operation 573 'add' 'p_Val2_2342' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 574 [1/1] (0.00ns)   --->   "%p_Result_4970 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2342, i32 15"   --->   Operation 574 'bitselect' 'p_Result_4970' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 575 [1/1] (0.12ns)   --->   "%xor_ln896_981 = xor i1 %p_Result_4970, i1 1"   --->   Operation 575 'xor' 'xor_ln896_981' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 576 [1/1] (0.12ns)   --->   "%carry_789 = and i1 %p_Result_4969, i1 %xor_ln896_981"   --->   Operation 576 'and' 'carry_789' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 577 [1/1] (0.12ns)   --->   "%Range1_all_zeros_645 = xor i1 %p_Result_4967, i1 1"   --->   Operation 577 'xor' 'Range1_all_zeros_645' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node overflow_584)   --->   "%deleted_zeros_645 = select i1 %carry_789, i1 %p_Result_4967, i1 %Range1_all_zeros_645"   --->   Operation 578 'select' 'deleted_zeros_645' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_534)   --->   "%deleted_ones_392 = select i1 %carry_789, i1 %Range1_all_zeros_645, i1 %p_Result_4967"   --->   Operation 579 'select' 'deleted_ones_392' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_534)   --->   "%xor_ln891_265 = xor i1 %p_Result_4969, i1 1"   --->   Operation 580 'xor' 'xor_ln891_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_534)   --->   "%or_ln891_265 = or i1 %p_Result_4970, i1 %xor_ln891_265"   --->   Operation 581 'or' 'or_ln891_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node overflow_584)   --->   "%xor_ln895_713 = xor i1 %deleted_zeros_645, i1 1"   --->   Operation 582 'xor' 'xor_ln895_713' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node overflow_584)   --->   "%or_ln895_584 = or i1 %p_Result_4970, i1 %xor_ln895_713"   --->   Operation 583 'or' 'or_ln895_584' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 584 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_584 = and i1 %or_ln895_584, i1 %Range1_all_zeros_645"   --->   Operation 584 'and' 'overflow_584' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_534)   --->   "%xor_ln896_982 = xor i1 %deleted_ones_392, i1 1"   --->   Operation 585 'xor' 'xor_ln896_982' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_534)   --->   "%or_ln896_584 = or i1 %xor_ln896_981, i1 %xor_ln896_982"   --->   Operation 586 'or' 'or_ln896_584' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 587 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_534 = and i1 %or_ln891_265, i1 %or_ln896_584"   --->   Operation 587 'and' 'and_ln896_534' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_584)   --->   "%underflow_584 = and i1 %and_ln896_534, i1 %p_Result_4967"   --->   Operation 588 'and' 'underflow_584' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_584)   --->   "%select_ln346_713 = select i1 %overflow_584, i16 32767, i16 32768"   --->   Operation 589 'select' 'select_ln346_713' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_584)   --->   "%or_ln346_584 = or i1 %overflow_584, i1 %underflow_584"   --->   Operation 590 'or' 'or_ln346_584' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 591 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_584 = select i1 %or_ln346_584, i16 %select_ln346_713, i16 %p_Val2_2342"   --->   Operation 591 'select' 'select_ln346_584' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 592 [1/1] (0.00ns)   --->   "%p_Result_4971 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2343, i32 32"   --->   Operation 592 'bitselect' 'p_Result_4971' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2345)   --->   "%p_Val2_2344 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2343, i32 16, i32 31"   --->   Operation 593 'partselect' 'p_Val2_2344' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2345)   --->   "%p_Result_4662 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2343, i32 16"   --->   Operation 594 'bitselect' 'p_Result_4662' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2345)   --->   "%p_Result_4972 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2343, i32 15"   --->   Operation 595 'bitselect' 'p_Result_4972' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 596 [1/1] (0.00ns)   --->   "%trunc_ln828_392 = trunc i33 %p_Val2_2343"   --->   Operation 596 'trunc' 'trunc_ln828_392' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 597 [1/1] (0.66ns)   --->   "%r_392 = icmp_ne  i15 %trunc_ln828_392, i15 0"   --->   Operation 597 'icmp' 'r_392' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 598 [1/1] (0.00ns)   --->   "%p_Result_4973 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2343, i32 31"   --->   Operation 598 'bitselect' 'p_Result_4973' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2345)   --->   "%or_ln374_392 = or i1 %p_Result_4662, i1 %r_392"   --->   Operation 599 'or' 'or_ln374_392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2345)   --->   "%and_ln374_647 = and i1 %or_ln374_392, i1 %p_Result_4972"   --->   Operation 600 'and' 'and_ln374_647' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2345)   --->   "%zext_ln377_647 = zext i1 %and_ln374_647"   --->   Operation 601 'zext' 'zext_ln377_647' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 602 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2345 = add i16 %p_Val2_2344, i16 %zext_ln377_647"   --->   Operation 602 'add' 'p_Val2_2345' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 603 [1/1] (0.00ns)   --->   "%p_Result_4974 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2345, i32 15"   --->   Operation 603 'bitselect' 'p_Result_4974' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 604 [1/1] (0.12ns)   --->   "%xor_ln896_983 = xor i1 %p_Result_4974, i1 1"   --->   Operation 604 'xor' 'xor_ln896_983' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 605 [1/1] (0.12ns)   --->   "%carry_791 = and i1 %p_Result_4973, i1 %xor_ln896_983"   --->   Operation 605 'and' 'carry_791' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 606 [1/1] (0.12ns)   --->   "%Range1_all_zeros_646 = xor i1 %p_Result_4971, i1 1"   --->   Operation 606 'xor' 'Range1_all_zeros_646' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node overflow_585)   --->   "%deleted_zeros_646 = select i1 %carry_791, i1 %p_Result_4971, i1 %Range1_all_zeros_646"   --->   Operation 607 'select' 'deleted_zeros_646' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_536)   --->   "%deleted_ones_393 = select i1 %carry_791, i1 %Range1_all_zeros_646, i1 %p_Result_4971"   --->   Operation 608 'select' 'deleted_ones_393' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_536)   --->   "%xor_ln891_266 = xor i1 %p_Result_4973, i1 1"   --->   Operation 609 'xor' 'xor_ln891_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_536)   --->   "%or_ln891_266 = or i1 %p_Result_4974, i1 %xor_ln891_266"   --->   Operation 610 'or' 'or_ln891_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node overflow_585)   --->   "%xor_ln895_714 = xor i1 %deleted_zeros_646, i1 1"   --->   Operation 611 'xor' 'xor_ln895_714' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node overflow_585)   --->   "%or_ln895_585 = or i1 %p_Result_4974, i1 %xor_ln895_714"   --->   Operation 612 'or' 'or_ln895_585' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 613 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_585 = and i1 %or_ln895_585, i1 %Range1_all_zeros_646"   --->   Operation 613 'and' 'overflow_585' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_536)   --->   "%xor_ln896_984 = xor i1 %deleted_ones_393, i1 1"   --->   Operation 614 'xor' 'xor_ln896_984' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_536)   --->   "%or_ln896_585 = or i1 %xor_ln896_983, i1 %xor_ln896_984"   --->   Operation 615 'or' 'or_ln896_585' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 616 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_536 = and i1 %or_ln891_266, i1 %or_ln896_585"   --->   Operation 616 'and' 'and_ln896_536' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_585)   --->   "%underflow_585 = and i1 %and_ln896_536, i1 %p_Result_4971"   --->   Operation 617 'and' 'underflow_585' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_585)   --->   "%select_ln346_714 = select i1 %overflow_585, i16 32767, i16 32768"   --->   Operation 618 'select' 'select_ln346_714' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_585)   --->   "%or_ln346_585 = or i1 %overflow_585, i1 %underflow_585"   --->   Operation 619 'or' 'or_ln346_585' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 620 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_585 = select i1 %or_ln346_585, i16 %select_ln346_714, i16 %p_Val2_2345"   --->   Operation 620 'select' 'select_ln346_585' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.44>
ST_8 : Operation 621 [1/1] (0.00ns)   --->   "%h_newstate_15_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_15_read"   --->   Operation 621 'read' 'h_newstate_15_read_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 622 [1/1] (0.00ns)   --->   "%h_newstate_14_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_14_read"   --->   Operation 622 'read' 'h_newstate_14_read_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 623 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_281 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_219"   --->   Operation 623 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_281' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_8 : Operation 624 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_282 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_220"   --->   Operation 624 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_282' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_8 : Operation 625 [1/1] (0.22ns)   --->   "%p_Val2_2346 = select i1 %reset_state_read, i33 %h_newstate_14_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_281" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 625 'select' 'p_Val2_2346' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 626 [1/1] (0.22ns)   --->   "%p_Val2_2349 = select i1 %reset_state_read, i33 %h_newstate_15_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_282" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 626 'select' 'p_Val2_2349' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 627 [1/1] (0.00ns)   --->   "%qh_state_V_addr_75 = getelementptr i16 %qh_state_V, i64 0, i64 12" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 627 'getelementptr' 'qh_state_V_addr_75' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 628 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_584, i6 %qh_state_V_addr_75" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 628 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 629 [1/1] (0.00ns)   --->   "%qh_state_V_addr_76 = getelementptr i16 %qh_state_V, i64 0, i64 13" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 629 'getelementptr' 'qh_state_V_addr_76' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 630 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_585, i6 %qh_state_V_addr_76" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 630 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 631 [1/1] (0.00ns)   --->   "%p_Result_4975 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2346, i32 32"   --->   Operation 631 'bitselect' 'p_Result_4975' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2348)   --->   "%p_Val2_2347 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2346, i32 16, i32 31"   --->   Operation 632 'partselect' 'p_Val2_2347' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2348)   --->   "%p_Result_4667 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2346, i32 16"   --->   Operation 633 'bitselect' 'p_Result_4667' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2348)   --->   "%p_Result_4976 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2346, i32 15"   --->   Operation 634 'bitselect' 'p_Result_4976' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 635 [1/1] (0.00ns)   --->   "%trunc_ln828_393 = trunc i33 %p_Val2_2346"   --->   Operation 635 'trunc' 'trunc_ln828_393' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 636 [1/1] (0.66ns)   --->   "%r_393 = icmp_ne  i15 %trunc_ln828_393, i15 0"   --->   Operation 636 'icmp' 'r_393' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 637 [1/1] (0.00ns)   --->   "%p_Result_4977 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2346, i32 31"   --->   Operation 637 'bitselect' 'p_Result_4977' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2348)   --->   "%or_ln374_393 = or i1 %p_Result_4667, i1 %r_393"   --->   Operation 638 'or' 'or_ln374_393' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2348)   --->   "%and_ln374_648 = and i1 %or_ln374_393, i1 %p_Result_4976"   --->   Operation 639 'and' 'and_ln374_648' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2348)   --->   "%zext_ln377_648 = zext i1 %and_ln374_648"   --->   Operation 640 'zext' 'zext_ln377_648' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 641 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2348 = add i16 %p_Val2_2347, i16 %zext_ln377_648"   --->   Operation 641 'add' 'p_Val2_2348' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 642 [1/1] (0.00ns)   --->   "%p_Result_4978 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2348, i32 15"   --->   Operation 642 'bitselect' 'p_Result_4978' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 643 [1/1] (0.12ns)   --->   "%xor_ln896_985 = xor i1 %p_Result_4978, i1 1"   --->   Operation 643 'xor' 'xor_ln896_985' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 644 [1/1] (0.12ns)   --->   "%carry_793 = and i1 %p_Result_4977, i1 %xor_ln896_985"   --->   Operation 644 'and' 'carry_793' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 645 [1/1] (0.12ns)   --->   "%Range1_all_zeros_647 = xor i1 %p_Result_4975, i1 1"   --->   Operation 645 'xor' 'Range1_all_zeros_647' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node overflow_586)   --->   "%deleted_zeros_647 = select i1 %carry_793, i1 %p_Result_4975, i1 %Range1_all_zeros_647"   --->   Operation 646 'select' 'deleted_zeros_647' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_538)   --->   "%deleted_ones_394 = select i1 %carry_793, i1 %Range1_all_zeros_647, i1 %p_Result_4975"   --->   Operation 647 'select' 'deleted_ones_394' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_538)   --->   "%xor_ln891_267 = xor i1 %p_Result_4977, i1 1"   --->   Operation 648 'xor' 'xor_ln891_267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_538)   --->   "%or_ln891_267 = or i1 %p_Result_4978, i1 %xor_ln891_267"   --->   Operation 649 'or' 'or_ln891_267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node overflow_586)   --->   "%xor_ln895_715 = xor i1 %deleted_zeros_647, i1 1"   --->   Operation 650 'xor' 'xor_ln895_715' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node overflow_586)   --->   "%or_ln895_586 = or i1 %p_Result_4978, i1 %xor_ln895_715"   --->   Operation 651 'or' 'or_ln895_586' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 652 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_586 = and i1 %or_ln895_586, i1 %Range1_all_zeros_647"   --->   Operation 652 'and' 'overflow_586' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_538)   --->   "%xor_ln896_986 = xor i1 %deleted_ones_394, i1 1"   --->   Operation 653 'xor' 'xor_ln896_986' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_538)   --->   "%or_ln896_586 = or i1 %xor_ln896_985, i1 %xor_ln896_986"   --->   Operation 654 'or' 'or_ln896_586' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 655 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_538 = and i1 %or_ln891_267, i1 %or_ln896_586"   --->   Operation 655 'and' 'and_ln896_538' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_586)   --->   "%underflow_586 = and i1 %and_ln896_538, i1 %p_Result_4975"   --->   Operation 656 'and' 'underflow_586' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_586)   --->   "%select_ln346_715 = select i1 %overflow_586, i16 32767, i16 32768"   --->   Operation 657 'select' 'select_ln346_715' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_586)   --->   "%or_ln346_586 = or i1 %overflow_586, i1 %underflow_586"   --->   Operation 658 'or' 'or_ln346_586' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 659 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_586 = select i1 %or_ln346_586, i16 %select_ln346_715, i16 %p_Val2_2348"   --->   Operation 659 'select' 'select_ln346_586' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 660 [1/1] (0.00ns)   --->   "%p_Result_4979 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2349, i32 32"   --->   Operation 660 'bitselect' 'p_Result_4979' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2351)   --->   "%p_Val2_2350 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2349, i32 16, i32 31"   --->   Operation 661 'partselect' 'p_Val2_2350' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2351)   --->   "%p_Result_4672 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2349, i32 16"   --->   Operation 662 'bitselect' 'p_Result_4672' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2351)   --->   "%p_Result_4980 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2349, i32 15"   --->   Operation 663 'bitselect' 'p_Result_4980' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 664 [1/1] (0.00ns)   --->   "%trunc_ln828_394 = trunc i33 %p_Val2_2349"   --->   Operation 664 'trunc' 'trunc_ln828_394' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 665 [1/1] (0.66ns)   --->   "%r_394 = icmp_ne  i15 %trunc_ln828_394, i15 0"   --->   Operation 665 'icmp' 'r_394' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 666 [1/1] (0.00ns)   --->   "%p_Result_4981 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2349, i32 31"   --->   Operation 666 'bitselect' 'p_Result_4981' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2351)   --->   "%or_ln374_394 = or i1 %p_Result_4672, i1 %r_394"   --->   Operation 667 'or' 'or_ln374_394' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2351)   --->   "%and_ln374_649 = and i1 %or_ln374_394, i1 %p_Result_4980"   --->   Operation 668 'and' 'and_ln374_649' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2351)   --->   "%zext_ln377_649 = zext i1 %and_ln374_649"   --->   Operation 669 'zext' 'zext_ln377_649' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 670 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2351 = add i16 %p_Val2_2350, i16 %zext_ln377_649"   --->   Operation 670 'add' 'p_Val2_2351' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 671 [1/1] (0.00ns)   --->   "%p_Result_4982 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2351, i32 15"   --->   Operation 671 'bitselect' 'p_Result_4982' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 672 [1/1] (0.12ns)   --->   "%xor_ln896_987 = xor i1 %p_Result_4982, i1 1"   --->   Operation 672 'xor' 'xor_ln896_987' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 673 [1/1] (0.12ns)   --->   "%carry_795 = and i1 %p_Result_4981, i1 %xor_ln896_987"   --->   Operation 673 'and' 'carry_795' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 674 [1/1] (0.12ns)   --->   "%Range1_all_zeros_648 = xor i1 %p_Result_4979, i1 1"   --->   Operation 674 'xor' 'Range1_all_zeros_648' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node overflow_587)   --->   "%deleted_zeros_648 = select i1 %carry_795, i1 %p_Result_4979, i1 %Range1_all_zeros_648"   --->   Operation 675 'select' 'deleted_zeros_648' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_540)   --->   "%deleted_ones_395 = select i1 %carry_795, i1 %Range1_all_zeros_648, i1 %p_Result_4979"   --->   Operation 676 'select' 'deleted_ones_395' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_540)   --->   "%xor_ln891_268 = xor i1 %p_Result_4981, i1 1"   --->   Operation 677 'xor' 'xor_ln891_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_540)   --->   "%or_ln891_268 = or i1 %p_Result_4982, i1 %xor_ln891_268"   --->   Operation 678 'or' 'or_ln891_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node overflow_587)   --->   "%xor_ln895_716 = xor i1 %deleted_zeros_648, i1 1"   --->   Operation 679 'xor' 'xor_ln895_716' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node overflow_587)   --->   "%or_ln895_587 = or i1 %p_Result_4982, i1 %xor_ln895_716"   --->   Operation 680 'or' 'or_ln895_587' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 681 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_587 = and i1 %or_ln895_587, i1 %Range1_all_zeros_648"   --->   Operation 681 'and' 'overflow_587' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_540)   --->   "%xor_ln896_988 = xor i1 %deleted_ones_395, i1 1"   --->   Operation 682 'xor' 'xor_ln896_988' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_540)   --->   "%or_ln896_587 = or i1 %xor_ln896_987, i1 %xor_ln896_988"   --->   Operation 683 'or' 'or_ln896_587' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 684 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_540 = and i1 %or_ln891_268, i1 %or_ln896_587"   --->   Operation 684 'and' 'and_ln896_540' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_587)   --->   "%underflow_587 = and i1 %and_ln896_540, i1 %p_Result_4979"   --->   Operation 685 'and' 'underflow_587' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_587)   --->   "%select_ln346_716 = select i1 %overflow_587, i16 32767, i16 32768"   --->   Operation 686 'select' 'select_ln346_716' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_587)   --->   "%or_ln346_587 = or i1 %overflow_587, i1 %underflow_587"   --->   Operation 687 'or' 'or_ln346_587' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 688 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_587 = select i1 %or_ln346_587, i16 %select_ln346_716, i16 %p_Val2_2351"   --->   Operation 688 'select' 'select_ln346_587' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.44>
ST_9 : Operation 689 [1/1] (0.00ns)   --->   "%h_newstate_17_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_17_read"   --->   Operation 689 'read' 'h_newstate_17_read_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 690 [1/1] (0.00ns)   --->   "%h_newstate_16_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_16_read"   --->   Operation 690 'read' 'h_newstate_16_read_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 691 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_283 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_221"   --->   Operation 691 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_283' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_9 : Operation 692 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_284 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_222"   --->   Operation 692 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_284' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_9 : Operation 693 [1/1] (0.22ns)   --->   "%p_Val2_2352 = select i1 %reset_state_read, i33 %h_newstate_16_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_283" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 693 'select' 'p_Val2_2352' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 694 [1/1] (0.22ns)   --->   "%p_Val2_2355 = select i1 %reset_state_read, i33 %h_newstate_17_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_284" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 694 'select' 'p_Val2_2355' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 695 [1/1] (0.00ns)   --->   "%qh_state_V_addr_77 = getelementptr i16 %qh_state_V, i64 0, i64 14" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 695 'getelementptr' 'qh_state_V_addr_77' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 696 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_586, i6 %qh_state_V_addr_77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 696 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_9 : Operation 697 [1/1] (0.00ns)   --->   "%qh_state_V_addr_78 = getelementptr i16 %qh_state_V, i64 0, i64 15" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 697 'getelementptr' 'qh_state_V_addr_78' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 698 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_587, i6 %qh_state_V_addr_78" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 698 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_9 : Operation 699 [1/1] (0.00ns)   --->   "%p_Result_4983 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2352, i32 32"   --->   Operation 699 'bitselect' 'p_Result_4983' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2354)   --->   "%p_Val2_2353 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2352, i32 16, i32 31"   --->   Operation 700 'partselect' 'p_Val2_2353' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2354)   --->   "%p_Result_4677 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2352, i32 16"   --->   Operation 701 'bitselect' 'p_Result_4677' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2354)   --->   "%p_Result_4984 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2352, i32 15"   --->   Operation 702 'bitselect' 'p_Result_4984' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 703 [1/1] (0.00ns)   --->   "%trunc_ln828_395 = trunc i33 %p_Val2_2352"   --->   Operation 703 'trunc' 'trunc_ln828_395' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 704 [1/1] (0.66ns)   --->   "%r_395 = icmp_ne  i15 %trunc_ln828_395, i15 0"   --->   Operation 704 'icmp' 'r_395' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 705 [1/1] (0.00ns)   --->   "%p_Result_4985 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2352, i32 31"   --->   Operation 705 'bitselect' 'p_Result_4985' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2354)   --->   "%or_ln374_395 = or i1 %p_Result_4677, i1 %r_395"   --->   Operation 706 'or' 'or_ln374_395' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2354)   --->   "%and_ln374_650 = and i1 %or_ln374_395, i1 %p_Result_4984"   --->   Operation 707 'and' 'and_ln374_650' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2354)   --->   "%zext_ln377_650 = zext i1 %and_ln374_650"   --->   Operation 708 'zext' 'zext_ln377_650' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 709 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2354 = add i16 %p_Val2_2353, i16 %zext_ln377_650"   --->   Operation 709 'add' 'p_Val2_2354' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 710 [1/1] (0.00ns)   --->   "%p_Result_4986 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2354, i32 15"   --->   Operation 710 'bitselect' 'p_Result_4986' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 711 [1/1] (0.12ns)   --->   "%xor_ln896_989 = xor i1 %p_Result_4986, i1 1"   --->   Operation 711 'xor' 'xor_ln896_989' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 712 [1/1] (0.12ns)   --->   "%carry_797 = and i1 %p_Result_4985, i1 %xor_ln896_989"   --->   Operation 712 'and' 'carry_797' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 713 [1/1] (0.12ns)   --->   "%Range1_all_zeros_649 = xor i1 %p_Result_4983, i1 1"   --->   Operation 713 'xor' 'Range1_all_zeros_649' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node overflow_588)   --->   "%deleted_zeros_649 = select i1 %carry_797, i1 %p_Result_4983, i1 %Range1_all_zeros_649"   --->   Operation 714 'select' 'deleted_zeros_649' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_542)   --->   "%deleted_ones_396 = select i1 %carry_797, i1 %Range1_all_zeros_649, i1 %p_Result_4983"   --->   Operation 715 'select' 'deleted_ones_396' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_542)   --->   "%xor_ln891_269 = xor i1 %p_Result_4985, i1 1"   --->   Operation 716 'xor' 'xor_ln891_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_542)   --->   "%or_ln891_269 = or i1 %p_Result_4986, i1 %xor_ln891_269"   --->   Operation 717 'or' 'or_ln891_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node overflow_588)   --->   "%xor_ln895_717 = xor i1 %deleted_zeros_649, i1 1"   --->   Operation 718 'xor' 'xor_ln895_717' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node overflow_588)   --->   "%or_ln895_588 = or i1 %p_Result_4986, i1 %xor_ln895_717"   --->   Operation 719 'or' 'or_ln895_588' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 720 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_588 = and i1 %or_ln895_588, i1 %Range1_all_zeros_649"   --->   Operation 720 'and' 'overflow_588' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_542)   --->   "%xor_ln896_990 = xor i1 %deleted_ones_396, i1 1"   --->   Operation 721 'xor' 'xor_ln896_990' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 722 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_542)   --->   "%or_ln896_588 = or i1 %xor_ln896_989, i1 %xor_ln896_990"   --->   Operation 722 'or' 'or_ln896_588' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 723 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_542 = and i1 %or_ln891_269, i1 %or_ln896_588"   --->   Operation 723 'and' 'and_ln896_542' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_588)   --->   "%underflow_588 = and i1 %and_ln896_542, i1 %p_Result_4983"   --->   Operation 724 'and' 'underflow_588' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_588)   --->   "%select_ln346_717 = select i1 %overflow_588, i16 32767, i16 32768"   --->   Operation 725 'select' 'select_ln346_717' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_588)   --->   "%or_ln346_588 = or i1 %overflow_588, i1 %underflow_588"   --->   Operation 726 'or' 'or_ln346_588' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 727 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_588 = select i1 %or_ln346_588, i16 %select_ln346_717, i16 %p_Val2_2354"   --->   Operation 727 'select' 'select_ln346_588' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 728 [1/1] (0.00ns)   --->   "%p_Result_4987 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2355, i32 32"   --->   Operation 728 'bitselect' 'p_Result_4987' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2357)   --->   "%p_Val2_2356 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2355, i32 16, i32 31"   --->   Operation 729 'partselect' 'p_Val2_2356' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2357)   --->   "%p_Result_4682 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2355, i32 16"   --->   Operation 730 'bitselect' 'p_Result_4682' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2357)   --->   "%p_Result_4988 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2355, i32 15"   --->   Operation 731 'bitselect' 'p_Result_4988' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 732 [1/1] (0.00ns)   --->   "%trunc_ln828_396 = trunc i33 %p_Val2_2355"   --->   Operation 732 'trunc' 'trunc_ln828_396' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 733 [1/1] (0.66ns)   --->   "%r_396 = icmp_ne  i15 %trunc_ln828_396, i15 0"   --->   Operation 733 'icmp' 'r_396' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 734 [1/1] (0.00ns)   --->   "%p_Result_4989 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2355, i32 31"   --->   Operation 734 'bitselect' 'p_Result_4989' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2357)   --->   "%or_ln374_396 = or i1 %p_Result_4682, i1 %r_396"   --->   Operation 735 'or' 'or_ln374_396' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2357)   --->   "%and_ln374_651 = and i1 %or_ln374_396, i1 %p_Result_4988"   --->   Operation 736 'and' 'and_ln374_651' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2357)   --->   "%zext_ln377_651 = zext i1 %and_ln374_651"   --->   Operation 737 'zext' 'zext_ln377_651' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 738 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2357 = add i16 %p_Val2_2356, i16 %zext_ln377_651"   --->   Operation 738 'add' 'p_Val2_2357' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 739 [1/1] (0.00ns)   --->   "%p_Result_4990 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2357, i32 15"   --->   Operation 739 'bitselect' 'p_Result_4990' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 740 [1/1] (0.12ns)   --->   "%xor_ln896_991 = xor i1 %p_Result_4990, i1 1"   --->   Operation 740 'xor' 'xor_ln896_991' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 741 [1/1] (0.12ns)   --->   "%carry_799 = and i1 %p_Result_4989, i1 %xor_ln896_991"   --->   Operation 741 'and' 'carry_799' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 742 [1/1] (0.12ns)   --->   "%Range1_all_zeros_650 = xor i1 %p_Result_4987, i1 1"   --->   Operation 742 'xor' 'Range1_all_zeros_650' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 743 [1/1] (0.00ns) (grouped into LUT with out node overflow_589)   --->   "%deleted_zeros_650 = select i1 %carry_799, i1 %p_Result_4987, i1 %Range1_all_zeros_650"   --->   Operation 743 'select' 'deleted_zeros_650' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_544)   --->   "%deleted_ones_397 = select i1 %carry_799, i1 %Range1_all_zeros_650, i1 %p_Result_4987"   --->   Operation 744 'select' 'deleted_ones_397' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_544)   --->   "%xor_ln891_270 = xor i1 %p_Result_4989, i1 1"   --->   Operation 745 'xor' 'xor_ln891_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_544)   --->   "%or_ln891_270 = or i1 %p_Result_4990, i1 %xor_ln891_270"   --->   Operation 746 'or' 'or_ln891_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node overflow_589)   --->   "%xor_ln895_718 = xor i1 %deleted_zeros_650, i1 1"   --->   Operation 747 'xor' 'xor_ln895_718' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node overflow_589)   --->   "%or_ln895_589 = or i1 %p_Result_4990, i1 %xor_ln895_718"   --->   Operation 748 'or' 'or_ln895_589' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 749 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_589 = and i1 %or_ln895_589, i1 %Range1_all_zeros_650"   --->   Operation 749 'and' 'overflow_589' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_544)   --->   "%xor_ln896_992 = xor i1 %deleted_ones_397, i1 1"   --->   Operation 750 'xor' 'xor_ln896_992' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_544)   --->   "%or_ln896_589 = or i1 %xor_ln896_991, i1 %xor_ln896_992"   --->   Operation 751 'or' 'or_ln896_589' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 752 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_544 = and i1 %or_ln891_270, i1 %or_ln896_589"   --->   Operation 752 'and' 'and_ln896_544' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 753 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_589)   --->   "%underflow_589 = and i1 %and_ln896_544, i1 %p_Result_4987"   --->   Operation 753 'and' 'underflow_589' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_589)   --->   "%select_ln346_718 = select i1 %overflow_589, i16 32767, i16 32768"   --->   Operation 754 'select' 'select_ln346_718' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 755 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_589)   --->   "%or_ln346_589 = or i1 %overflow_589, i1 %underflow_589"   --->   Operation 755 'or' 'or_ln346_589' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 756 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_589 = select i1 %or_ln346_589, i16 %select_ln346_718, i16 %p_Val2_2357"   --->   Operation 756 'select' 'select_ln346_589' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.44>
ST_10 : Operation 757 [1/1] (0.00ns)   --->   "%h_newstate_19_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_19_read"   --->   Operation 757 'read' 'h_newstate_19_read_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 758 [1/1] (0.00ns)   --->   "%h_newstate_18_read401 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_18_read"   --->   Operation 758 'read' 'h_newstate_18_read401' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 759 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_285 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_99"   --->   Operation 759 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_285' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_10 : Operation 760 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_286 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_98"   --->   Operation 760 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_286' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_10 : Operation 761 [1/1] (0.22ns)   --->   "%p_Val2_2358 = select i1 %reset_state_read, i33 %h_newstate_18_read401, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_285" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 761 'select' 'p_Val2_2358' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 762 [1/1] (0.22ns)   --->   "%p_Val2_2361 = select i1 %reset_state_read, i33 %h_newstate_19_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_286" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 762 'select' 'p_Val2_2361' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 763 [1/1] (0.00ns)   --->   "%qh_state_V_addr_79 = getelementptr i16 %qh_state_V, i64 0, i64 16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 763 'getelementptr' 'qh_state_V_addr_79' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 764 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_588, i6 %qh_state_V_addr_79" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 764 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_10 : Operation 765 [1/1] (0.00ns)   --->   "%qh_state_V_addr_80 = getelementptr i16 %qh_state_V, i64 0, i64 17" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 765 'getelementptr' 'qh_state_V_addr_80' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 766 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_589, i6 %qh_state_V_addr_80" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 766 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_10 : Operation 767 [1/1] (0.00ns)   --->   "%p_Result_4991 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2358, i32 32"   --->   Operation 767 'bitselect' 'p_Result_4991' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2360)   --->   "%p_Val2_2359 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2358, i32 16, i32 31"   --->   Operation 768 'partselect' 'p_Val2_2359' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2360)   --->   "%p_Result_4687 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2358, i32 16"   --->   Operation 769 'bitselect' 'p_Result_4687' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2360)   --->   "%p_Result_4992 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2358, i32 15"   --->   Operation 770 'bitselect' 'p_Result_4992' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 771 [1/1] (0.00ns)   --->   "%trunc_ln828_397 = trunc i33 %p_Val2_2358"   --->   Operation 771 'trunc' 'trunc_ln828_397' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 772 [1/1] (0.66ns)   --->   "%r_397 = icmp_ne  i15 %trunc_ln828_397, i15 0"   --->   Operation 772 'icmp' 'r_397' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 773 [1/1] (0.00ns)   --->   "%p_Result_4993 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2358, i32 31"   --->   Operation 773 'bitselect' 'p_Result_4993' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2360)   --->   "%or_ln374_397 = or i1 %p_Result_4687, i1 %r_397"   --->   Operation 774 'or' 'or_ln374_397' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2360)   --->   "%and_ln374_652 = and i1 %or_ln374_397, i1 %p_Result_4992"   --->   Operation 775 'and' 'and_ln374_652' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2360)   --->   "%zext_ln377_652 = zext i1 %and_ln374_652"   --->   Operation 776 'zext' 'zext_ln377_652' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 777 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2360 = add i16 %p_Val2_2359, i16 %zext_ln377_652"   --->   Operation 777 'add' 'p_Val2_2360' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 778 [1/1] (0.00ns)   --->   "%p_Result_4994 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2360, i32 15"   --->   Operation 778 'bitselect' 'p_Result_4994' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 779 [1/1] (0.12ns)   --->   "%xor_ln896_993 = xor i1 %p_Result_4994, i1 1"   --->   Operation 779 'xor' 'xor_ln896_993' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 780 [1/1] (0.12ns)   --->   "%carry_801 = and i1 %p_Result_4993, i1 %xor_ln896_993"   --->   Operation 780 'and' 'carry_801' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 781 [1/1] (0.12ns)   --->   "%Range1_all_zeros_651 = xor i1 %p_Result_4991, i1 1"   --->   Operation 781 'xor' 'Range1_all_zeros_651' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node overflow_590)   --->   "%deleted_zeros_651 = select i1 %carry_801, i1 %p_Result_4991, i1 %Range1_all_zeros_651"   --->   Operation 782 'select' 'deleted_zeros_651' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_546)   --->   "%deleted_ones_398 = select i1 %carry_801, i1 %Range1_all_zeros_651, i1 %p_Result_4991"   --->   Operation 783 'select' 'deleted_ones_398' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_546)   --->   "%xor_ln891_271 = xor i1 %p_Result_4993, i1 1"   --->   Operation 784 'xor' 'xor_ln891_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 785 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_546)   --->   "%or_ln891_271 = or i1 %p_Result_4994, i1 %xor_ln891_271"   --->   Operation 785 'or' 'or_ln891_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node overflow_590)   --->   "%xor_ln895_719 = xor i1 %deleted_zeros_651, i1 1"   --->   Operation 786 'xor' 'xor_ln895_719' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node overflow_590)   --->   "%or_ln895_590 = or i1 %p_Result_4994, i1 %xor_ln895_719"   --->   Operation 787 'or' 'or_ln895_590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 788 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_590 = and i1 %or_ln895_590, i1 %Range1_all_zeros_651"   --->   Operation 788 'and' 'overflow_590' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_546)   --->   "%xor_ln896_994 = xor i1 %deleted_ones_398, i1 1"   --->   Operation 789 'xor' 'xor_ln896_994' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 790 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_546)   --->   "%or_ln896_590 = or i1 %xor_ln896_993, i1 %xor_ln896_994"   --->   Operation 790 'or' 'or_ln896_590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 791 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_546 = and i1 %or_ln891_271, i1 %or_ln896_590"   --->   Operation 791 'and' 'and_ln896_546' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_590)   --->   "%underflow_590 = and i1 %and_ln896_546, i1 %p_Result_4991"   --->   Operation 792 'and' 'underflow_590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_590)   --->   "%select_ln346_719 = select i1 %overflow_590, i16 32767, i16 32768"   --->   Operation 793 'select' 'select_ln346_719' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_590)   --->   "%or_ln346_590 = or i1 %overflow_590, i1 %underflow_590"   --->   Operation 794 'or' 'or_ln346_590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 795 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_590 = select i1 %or_ln346_590, i16 %select_ln346_719, i16 %p_Val2_2360"   --->   Operation 795 'select' 'select_ln346_590' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 796 [1/1] (0.00ns)   --->   "%p_Result_4995 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2361, i32 32"   --->   Operation 796 'bitselect' 'p_Result_4995' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2363)   --->   "%p_Val2_2362 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2361, i32 16, i32 31"   --->   Operation 797 'partselect' 'p_Val2_2362' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2363)   --->   "%p_Result_4692 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2361, i32 16"   --->   Operation 798 'bitselect' 'p_Result_4692' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2363)   --->   "%p_Result_4996 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2361, i32 15"   --->   Operation 799 'bitselect' 'p_Result_4996' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 800 [1/1] (0.00ns)   --->   "%trunc_ln828_398 = trunc i33 %p_Val2_2361"   --->   Operation 800 'trunc' 'trunc_ln828_398' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 801 [1/1] (0.66ns)   --->   "%r_398 = icmp_ne  i15 %trunc_ln828_398, i15 0"   --->   Operation 801 'icmp' 'r_398' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 802 [1/1] (0.00ns)   --->   "%p_Result_4997 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2361, i32 31"   --->   Operation 802 'bitselect' 'p_Result_4997' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 803 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2363)   --->   "%or_ln374_398 = or i1 %p_Result_4692, i1 %r_398"   --->   Operation 803 'or' 'or_ln374_398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 804 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2363)   --->   "%and_ln374_653 = and i1 %or_ln374_398, i1 %p_Result_4996"   --->   Operation 804 'and' 'and_ln374_653' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2363)   --->   "%zext_ln377_653 = zext i1 %and_ln374_653"   --->   Operation 805 'zext' 'zext_ln377_653' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 806 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2363 = add i16 %p_Val2_2362, i16 %zext_ln377_653"   --->   Operation 806 'add' 'p_Val2_2363' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 807 [1/1] (0.00ns)   --->   "%p_Result_4998 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2363, i32 15"   --->   Operation 807 'bitselect' 'p_Result_4998' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 808 [1/1] (0.12ns)   --->   "%xor_ln896_995 = xor i1 %p_Result_4998, i1 1"   --->   Operation 808 'xor' 'xor_ln896_995' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 809 [1/1] (0.12ns)   --->   "%carry_803 = and i1 %p_Result_4997, i1 %xor_ln896_995"   --->   Operation 809 'and' 'carry_803' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 810 [1/1] (0.12ns)   --->   "%Range1_all_zeros_652 = xor i1 %p_Result_4995, i1 1"   --->   Operation 810 'xor' 'Range1_all_zeros_652' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node overflow_591)   --->   "%deleted_zeros_652 = select i1 %carry_803, i1 %p_Result_4995, i1 %Range1_all_zeros_652"   --->   Operation 811 'select' 'deleted_zeros_652' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_548)   --->   "%deleted_ones_399 = select i1 %carry_803, i1 %Range1_all_zeros_652, i1 %p_Result_4995"   --->   Operation 812 'select' 'deleted_ones_399' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_548)   --->   "%xor_ln891_272 = xor i1 %p_Result_4997, i1 1"   --->   Operation 813 'xor' 'xor_ln891_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_548)   --->   "%or_ln891_272 = or i1 %p_Result_4998, i1 %xor_ln891_272"   --->   Operation 814 'or' 'or_ln891_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node overflow_591)   --->   "%xor_ln895_720 = xor i1 %deleted_zeros_652, i1 1"   --->   Operation 815 'xor' 'xor_ln895_720' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node overflow_591)   --->   "%or_ln895_591 = or i1 %p_Result_4998, i1 %xor_ln895_720"   --->   Operation 816 'or' 'or_ln895_591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 817 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_591 = and i1 %or_ln895_591, i1 %Range1_all_zeros_652"   --->   Operation 817 'and' 'overflow_591' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_548)   --->   "%xor_ln896_996 = xor i1 %deleted_ones_399, i1 1"   --->   Operation 818 'xor' 'xor_ln896_996' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_548)   --->   "%or_ln896_591 = or i1 %xor_ln896_995, i1 %xor_ln896_996"   --->   Operation 819 'or' 'or_ln896_591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 820 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_548 = and i1 %or_ln891_272, i1 %or_ln896_591"   --->   Operation 820 'and' 'and_ln896_548' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_591)   --->   "%underflow_591 = and i1 %and_ln896_548, i1 %p_Result_4995"   --->   Operation 821 'and' 'underflow_591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_591)   --->   "%select_ln346_720 = select i1 %overflow_591, i16 32767, i16 32768"   --->   Operation 822 'select' 'select_ln346_720' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_591)   --->   "%or_ln346_591 = or i1 %overflow_591, i1 %underflow_591"   --->   Operation 823 'or' 'or_ln346_591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 824 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_591 = select i1 %or_ln346_591, i16 %select_ln346_720, i16 %p_Val2_2363"   --->   Operation 824 'select' 'select_ln346_591' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.44>
ST_11 : Operation 825 [1/1] (0.00ns)   --->   "%h_newstate_21_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_21_read"   --->   Operation 825 'read' 'h_newstate_21_read_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 826 [1/1] (0.00ns)   --->   "%h_newstate_20_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_20_read"   --->   Operation 826 'read' 'h_newstate_20_read_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 827 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_287 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_97"   --->   Operation 827 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_287' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_11 : Operation 828 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_288 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_96"   --->   Operation 828 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_288' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_11 : Operation 829 [1/1] (0.22ns)   --->   "%p_Val2_2364 = select i1 %reset_state_read, i33 %h_newstate_20_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_287" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 829 'select' 'p_Val2_2364' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 830 [1/1] (0.22ns)   --->   "%p_Val2_2367 = select i1 %reset_state_read, i33 %h_newstate_21_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_288" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 830 'select' 'p_Val2_2367' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 831 [1/1] (0.00ns)   --->   "%qh_state_V_addr_81 = getelementptr i16 %qh_state_V, i64 0, i64 18" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 831 'getelementptr' 'qh_state_V_addr_81' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 832 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_590, i6 %qh_state_V_addr_81" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 832 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_11 : Operation 833 [1/1] (0.00ns)   --->   "%qh_state_V_addr_82 = getelementptr i16 %qh_state_V, i64 0, i64 19" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 833 'getelementptr' 'qh_state_V_addr_82' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 834 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_591, i6 %qh_state_V_addr_82" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 834 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_11 : Operation 835 [1/1] (0.00ns)   --->   "%p_Result_4999 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2364, i32 32"   --->   Operation 835 'bitselect' 'p_Result_4999' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2366)   --->   "%p_Val2_2365 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2364, i32 16, i32 31"   --->   Operation 836 'partselect' 'p_Val2_2365' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2366)   --->   "%p_Result_4697 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2364, i32 16"   --->   Operation 837 'bitselect' 'p_Result_4697' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2366)   --->   "%p_Result_5000 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2364, i32 15"   --->   Operation 838 'bitselect' 'p_Result_5000' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 839 [1/1] (0.00ns)   --->   "%trunc_ln828_399 = trunc i33 %p_Val2_2364"   --->   Operation 839 'trunc' 'trunc_ln828_399' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 840 [1/1] (0.66ns)   --->   "%r_399 = icmp_ne  i15 %trunc_ln828_399, i15 0"   --->   Operation 840 'icmp' 'r_399' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 841 [1/1] (0.00ns)   --->   "%p_Result_5001 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2364, i32 31"   --->   Operation 841 'bitselect' 'p_Result_5001' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2366)   --->   "%or_ln374_399 = or i1 %p_Result_4697, i1 %r_399"   --->   Operation 842 'or' 'or_ln374_399' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2366)   --->   "%and_ln374_654 = and i1 %or_ln374_399, i1 %p_Result_5000"   --->   Operation 843 'and' 'and_ln374_654' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2366)   --->   "%zext_ln377_654 = zext i1 %and_ln374_654"   --->   Operation 844 'zext' 'zext_ln377_654' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 845 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2366 = add i16 %p_Val2_2365, i16 %zext_ln377_654"   --->   Operation 845 'add' 'p_Val2_2366' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 846 [1/1] (0.00ns)   --->   "%p_Result_5002 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2366, i32 15"   --->   Operation 846 'bitselect' 'p_Result_5002' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 847 [1/1] (0.12ns)   --->   "%xor_ln896_997 = xor i1 %p_Result_5002, i1 1"   --->   Operation 847 'xor' 'xor_ln896_997' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 848 [1/1] (0.12ns)   --->   "%carry_805 = and i1 %p_Result_5001, i1 %xor_ln896_997"   --->   Operation 848 'and' 'carry_805' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 849 [1/1] (0.12ns)   --->   "%Range1_all_zeros_653 = xor i1 %p_Result_4999, i1 1"   --->   Operation 849 'xor' 'Range1_all_zeros_653' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node overflow_592)   --->   "%deleted_zeros_653 = select i1 %carry_805, i1 %p_Result_4999, i1 %Range1_all_zeros_653"   --->   Operation 850 'select' 'deleted_zeros_653' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_550)   --->   "%deleted_ones_400 = select i1 %carry_805, i1 %Range1_all_zeros_653, i1 %p_Result_4999"   --->   Operation 851 'select' 'deleted_ones_400' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_550)   --->   "%xor_ln891_273 = xor i1 %p_Result_5001, i1 1"   --->   Operation 852 'xor' 'xor_ln891_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_550)   --->   "%or_ln891_273 = or i1 %p_Result_5002, i1 %xor_ln891_273"   --->   Operation 853 'or' 'or_ln891_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node overflow_592)   --->   "%xor_ln895_721 = xor i1 %deleted_zeros_653, i1 1"   --->   Operation 854 'xor' 'xor_ln895_721' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 855 [1/1] (0.00ns) (grouped into LUT with out node overflow_592)   --->   "%or_ln895_592 = or i1 %p_Result_5002, i1 %xor_ln895_721"   --->   Operation 855 'or' 'or_ln895_592' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 856 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_592 = and i1 %or_ln895_592, i1 %Range1_all_zeros_653"   --->   Operation 856 'and' 'overflow_592' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_550)   --->   "%xor_ln896_998 = xor i1 %deleted_ones_400, i1 1"   --->   Operation 857 'xor' 'xor_ln896_998' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_550)   --->   "%or_ln896_592 = or i1 %xor_ln896_997, i1 %xor_ln896_998"   --->   Operation 858 'or' 'or_ln896_592' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 859 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_550 = and i1 %or_ln891_273, i1 %or_ln896_592"   --->   Operation 859 'and' 'and_ln896_550' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_592)   --->   "%underflow_592 = and i1 %and_ln896_550, i1 %p_Result_4999"   --->   Operation 860 'and' 'underflow_592' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 861 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_592)   --->   "%select_ln346_721 = select i1 %overflow_592, i16 32767, i16 32768"   --->   Operation 861 'select' 'select_ln346_721' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_592)   --->   "%or_ln346_592 = or i1 %overflow_592, i1 %underflow_592"   --->   Operation 862 'or' 'or_ln346_592' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 863 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_592 = select i1 %or_ln346_592, i16 %select_ln346_721, i16 %p_Val2_2366"   --->   Operation 863 'select' 'select_ln346_592' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 864 [1/1] (0.00ns)   --->   "%p_Result_5003 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2367, i32 32"   --->   Operation 864 'bitselect' 'p_Result_5003' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 865 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2369)   --->   "%p_Val2_2368 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2367, i32 16, i32 31"   --->   Operation 865 'partselect' 'p_Val2_2368' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 866 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2369)   --->   "%p_Result_4702 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2367, i32 16"   --->   Operation 866 'bitselect' 'p_Result_4702' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 867 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2369)   --->   "%p_Result_5004 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2367, i32 15"   --->   Operation 867 'bitselect' 'p_Result_5004' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 868 [1/1] (0.00ns)   --->   "%trunc_ln828_400 = trunc i33 %p_Val2_2367"   --->   Operation 868 'trunc' 'trunc_ln828_400' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 869 [1/1] (0.66ns)   --->   "%r_400 = icmp_ne  i15 %trunc_ln828_400, i15 0"   --->   Operation 869 'icmp' 'r_400' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 870 [1/1] (0.00ns)   --->   "%p_Result_5005 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2367, i32 31"   --->   Operation 870 'bitselect' 'p_Result_5005' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2369)   --->   "%or_ln374_400 = or i1 %p_Result_4702, i1 %r_400"   --->   Operation 871 'or' 'or_ln374_400' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 872 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2369)   --->   "%and_ln374_655 = and i1 %or_ln374_400, i1 %p_Result_5004"   --->   Operation 872 'and' 'and_ln374_655' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2369)   --->   "%zext_ln377_655 = zext i1 %and_ln374_655"   --->   Operation 873 'zext' 'zext_ln377_655' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 874 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2369 = add i16 %p_Val2_2368, i16 %zext_ln377_655"   --->   Operation 874 'add' 'p_Val2_2369' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 875 [1/1] (0.00ns)   --->   "%p_Result_5006 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2369, i32 15"   --->   Operation 875 'bitselect' 'p_Result_5006' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 876 [1/1] (0.12ns)   --->   "%xor_ln896_999 = xor i1 %p_Result_5006, i1 1"   --->   Operation 876 'xor' 'xor_ln896_999' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 877 [1/1] (0.12ns)   --->   "%carry_807 = and i1 %p_Result_5005, i1 %xor_ln896_999"   --->   Operation 877 'and' 'carry_807' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 878 [1/1] (0.12ns)   --->   "%Range1_all_zeros_654 = xor i1 %p_Result_5003, i1 1"   --->   Operation 878 'xor' 'Range1_all_zeros_654' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node overflow_593)   --->   "%deleted_zeros_654 = select i1 %carry_807, i1 %p_Result_5003, i1 %Range1_all_zeros_654"   --->   Operation 879 'select' 'deleted_zeros_654' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_552)   --->   "%deleted_ones_401 = select i1 %carry_807, i1 %Range1_all_zeros_654, i1 %p_Result_5003"   --->   Operation 880 'select' 'deleted_ones_401' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 881 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_552)   --->   "%xor_ln891_274 = xor i1 %p_Result_5005, i1 1"   --->   Operation 881 'xor' 'xor_ln891_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 882 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_552)   --->   "%or_ln891_274 = or i1 %p_Result_5006, i1 %xor_ln891_274"   --->   Operation 882 'or' 'or_ln891_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node overflow_593)   --->   "%xor_ln895_722 = xor i1 %deleted_zeros_654, i1 1"   --->   Operation 883 'xor' 'xor_ln895_722' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 884 [1/1] (0.00ns) (grouped into LUT with out node overflow_593)   --->   "%or_ln895_593 = or i1 %p_Result_5006, i1 %xor_ln895_722"   --->   Operation 884 'or' 'or_ln895_593' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 885 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_593 = and i1 %or_ln895_593, i1 %Range1_all_zeros_654"   --->   Operation 885 'and' 'overflow_593' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 886 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_552)   --->   "%xor_ln896_1000 = xor i1 %deleted_ones_401, i1 1"   --->   Operation 886 'xor' 'xor_ln896_1000' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 887 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_552)   --->   "%or_ln896_593 = or i1 %xor_ln896_999, i1 %xor_ln896_1000"   --->   Operation 887 'or' 'or_ln896_593' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 888 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_552 = and i1 %or_ln891_274, i1 %or_ln896_593"   --->   Operation 888 'and' 'and_ln896_552' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 889 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_593)   --->   "%underflow_593 = and i1 %and_ln896_552, i1 %p_Result_5003"   --->   Operation 889 'and' 'underflow_593' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_593)   --->   "%select_ln346_722 = select i1 %overflow_593, i16 32767, i16 32768"   --->   Operation 890 'select' 'select_ln346_722' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_593)   --->   "%or_ln346_593 = or i1 %overflow_593, i1 %underflow_593"   --->   Operation 891 'or' 'or_ln346_593' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 892 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_593 = select i1 %or_ln346_593, i16 %select_ln346_722, i16 %p_Val2_2369"   --->   Operation 892 'select' 'select_ln346_593' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.44>
ST_12 : Operation 893 [1/1] (0.00ns)   --->   "%h_newstate_2325_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_2325_read"   --->   Operation 893 'read' 'h_newstate_2325_read_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 894 [1/1] (0.00ns)   --->   "%h_newstate_22_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_22_read"   --->   Operation 894 'read' 'h_newstate_22_read_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 895 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_289 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_95"   --->   Operation 895 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_289' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_12 : Operation 896 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_290 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_94"   --->   Operation 896 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_290' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_12 : Operation 897 [1/1] (0.22ns)   --->   "%p_Val2_2370 = select i1 %reset_state_read, i33 %h_newstate_22_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_289" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 897 'select' 'p_Val2_2370' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 898 [1/1] (0.22ns)   --->   "%p_Val2_2373 = select i1 %reset_state_read, i33 %h_newstate_2325_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_290" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 898 'select' 'p_Val2_2373' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 899 [1/1] (0.00ns)   --->   "%qh_state_V_addr_83 = getelementptr i16 %qh_state_V, i64 0, i64 20" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 899 'getelementptr' 'qh_state_V_addr_83' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 900 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_592, i6 %qh_state_V_addr_83" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 900 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_12 : Operation 901 [1/1] (0.00ns)   --->   "%qh_state_V_addr_84 = getelementptr i16 %qh_state_V, i64 0, i64 21" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 901 'getelementptr' 'qh_state_V_addr_84' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 902 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_593, i6 %qh_state_V_addr_84" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 902 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_12 : Operation 903 [1/1] (0.00ns)   --->   "%p_Result_5007 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2370, i32 32"   --->   Operation 903 'bitselect' 'p_Result_5007' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 904 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2372)   --->   "%p_Val2_2371 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2370, i32 16, i32 31"   --->   Operation 904 'partselect' 'p_Val2_2371' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 905 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2372)   --->   "%p_Result_4707 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2370, i32 16"   --->   Operation 905 'bitselect' 'p_Result_4707' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2372)   --->   "%p_Result_5008 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2370, i32 15"   --->   Operation 906 'bitselect' 'p_Result_5008' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 907 [1/1] (0.00ns)   --->   "%trunc_ln828_401 = trunc i33 %p_Val2_2370"   --->   Operation 907 'trunc' 'trunc_ln828_401' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 908 [1/1] (0.66ns)   --->   "%r_401 = icmp_ne  i15 %trunc_ln828_401, i15 0"   --->   Operation 908 'icmp' 'r_401' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 909 [1/1] (0.00ns)   --->   "%p_Result_5009 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2370, i32 31"   --->   Operation 909 'bitselect' 'p_Result_5009' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2372)   --->   "%or_ln374_401 = or i1 %p_Result_4707, i1 %r_401"   --->   Operation 910 'or' 'or_ln374_401' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 911 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2372)   --->   "%and_ln374_656 = and i1 %or_ln374_401, i1 %p_Result_5008"   --->   Operation 911 'and' 'and_ln374_656' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2372)   --->   "%zext_ln377_656 = zext i1 %and_ln374_656"   --->   Operation 912 'zext' 'zext_ln377_656' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 913 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2372 = add i16 %p_Val2_2371, i16 %zext_ln377_656"   --->   Operation 913 'add' 'p_Val2_2372' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 914 [1/1] (0.00ns)   --->   "%p_Result_5010 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2372, i32 15"   --->   Operation 914 'bitselect' 'p_Result_5010' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 915 [1/1] (0.12ns)   --->   "%xor_ln896_1001 = xor i1 %p_Result_5010, i1 1"   --->   Operation 915 'xor' 'xor_ln896_1001' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 916 [1/1] (0.12ns)   --->   "%carry_809 = and i1 %p_Result_5009, i1 %xor_ln896_1001"   --->   Operation 916 'and' 'carry_809' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 917 [1/1] (0.12ns)   --->   "%Range1_all_zeros_655 = xor i1 %p_Result_5007, i1 1"   --->   Operation 917 'xor' 'Range1_all_zeros_655' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node overflow_594)   --->   "%deleted_zeros_655 = select i1 %carry_809, i1 %p_Result_5007, i1 %Range1_all_zeros_655"   --->   Operation 918 'select' 'deleted_zeros_655' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_554)   --->   "%deleted_ones_402 = select i1 %carry_809, i1 %Range1_all_zeros_655, i1 %p_Result_5007"   --->   Operation 919 'select' 'deleted_ones_402' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 920 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_554)   --->   "%xor_ln891_275 = xor i1 %p_Result_5009, i1 1"   --->   Operation 920 'xor' 'xor_ln891_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 921 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_554)   --->   "%or_ln891_275 = or i1 %p_Result_5010, i1 %xor_ln891_275"   --->   Operation 921 'or' 'or_ln891_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 922 [1/1] (0.00ns) (grouped into LUT with out node overflow_594)   --->   "%xor_ln895_723 = xor i1 %deleted_zeros_655, i1 1"   --->   Operation 922 'xor' 'xor_ln895_723' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 923 [1/1] (0.00ns) (grouped into LUT with out node overflow_594)   --->   "%or_ln895_594 = or i1 %p_Result_5010, i1 %xor_ln895_723"   --->   Operation 923 'or' 'or_ln895_594' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 924 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_594 = and i1 %or_ln895_594, i1 %Range1_all_zeros_655"   --->   Operation 924 'and' 'overflow_594' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 925 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_554)   --->   "%xor_ln896_1002 = xor i1 %deleted_ones_402, i1 1"   --->   Operation 925 'xor' 'xor_ln896_1002' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 926 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_554)   --->   "%or_ln896_594 = or i1 %xor_ln896_1001, i1 %xor_ln896_1002"   --->   Operation 926 'or' 'or_ln896_594' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 927 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_554 = and i1 %or_ln891_275, i1 %or_ln896_594"   --->   Operation 927 'and' 'and_ln896_554' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 928 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_594)   --->   "%underflow_594 = and i1 %and_ln896_554, i1 %p_Result_5007"   --->   Operation 928 'and' 'underflow_594' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_594)   --->   "%select_ln346_723 = select i1 %overflow_594, i16 32767, i16 32768"   --->   Operation 929 'select' 'select_ln346_723' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_594)   --->   "%or_ln346_594 = or i1 %overflow_594, i1 %underflow_594"   --->   Operation 930 'or' 'or_ln346_594' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 931 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_594 = select i1 %or_ln346_594, i16 %select_ln346_723, i16 %p_Val2_2372"   --->   Operation 931 'select' 'select_ln346_594' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 932 [1/1] (0.00ns)   --->   "%p_Result_5011 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2373, i32 32"   --->   Operation 932 'bitselect' 'p_Result_5011' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2375)   --->   "%p_Val2_2374 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2373, i32 16, i32 31"   --->   Operation 933 'partselect' 'p_Val2_2374' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2375)   --->   "%p_Result_4712 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2373, i32 16"   --->   Operation 934 'bitselect' 'p_Result_4712' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2375)   --->   "%p_Result_5012 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2373, i32 15"   --->   Operation 935 'bitselect' 'p_Result_5012' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 936 [1/1] (0.00ns)   --->   "%trunc_ln828_402 = trunc i33 %p_Val2_2373"   --->   Operation 936 'trunc' 'trunc_ln828_402' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 937 [1/1] (0.66ns)   --->   "%r_402 = icmp_ne  i15 %trunc_ln828_402, i15 0"   --->   Operation 937 'icmp' 'r_402' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 938 [1/1] (0.00ns)   --->   "%p_Result_5013 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2373, i32 31"   --->   Operation 938 'bitselect' 'p_Result_5013' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 939 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2375)   --->   "%or_ln374_402 = or i1 %p_Result_4712, i1 %r_402"   --->   Operation 939 'or' 'or_ln374_402' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 940 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2375)   --->   "%and_ln374_657 = and i1 %or_ln374_402, i1 %p_Result_5012"   --->   Operation 940 'and' 'and_ln374_657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2375)   --->   "%zext_ln377_657 = zext i1 %and_ln374_657"   --->   Operation 941 'zext' 'zext_ln377_657' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 942 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2375 = add i16 %p_Val2_2374, i16 %zext_ln377_657"   --->   Operation 942 'add' 'p_Val2_2375' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 943 [1/1] (0.00ns)   --->   "%p_Result_5014 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2375, i32 15"   --->   Operation 943 'bitselect' 'p_Result_5014' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 944 [1/1] (0.12ns)   --->   "%xor_ln896_1003 = xor i1 %p_Result_5014, i1 1"   --->   Operation 944 'xor' 'xor_ln896_1003' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 945 [1/1] (0.12ns)   --->   "%carry_811 = and i1 %p_Result_5013, i1 %xor_ln896_1003"   --->   Operation 945 'and' 'carry_811' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 946 [1/1] (0.12ns)   --->   "%Range1_all_zeros_656 = xor i1 %p_Result_5011, i1 1"   --->   Operation 946 'xor' 'Range1_all_zeros_656' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node overflow_595)   --->   "%deleted_zeros_656 = select i1 %carry_811, i1 %p_Result_5011, i1 %Range1_all_zeros_656"   --->   Operation 947 'select' 'deleted_zeros_656' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_556)   --->   "%deleted_ones_403 = select i1 %carry_811, i1 %Range1_all_zeros_656, i1 %p_Result_5011"   --->   Operation 948 'select' 'deleted_ones_403' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 949 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_556)   --->   "%xor_ln891_276 = xor i1 %p_Result_5013, i1 1"   --->   Operation 949 'xor' 'xor_ln891_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 950 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_556)   --->   "%or_ln891_276 = or i1 %p_Result_5014, i1 %xor_ln891_276"   --->   Operation 950 'or' 'or_ln891_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node overflow_595)   --->   "%xor_ln895_724 = xor i1 %deleted_zeros_656, i1 1"   --->   Operation 951 'xor' 'xor_ln895_724' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node overflow_595)   --->   "%or_ln895_595 = or i1 %p_Result_5014, i1 %xor_ln895_724"   --->   Operation 952 'or' 'or_ln895_595' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 953 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_595 = and i1 %or_ln895_595, i1 %Range1_all_zeros_656"   --->   Operation 953 'and' 'overflow_595' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 954 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_556)   --->   "%xor_ln896_1004 = xor i1 %deleted_ones_403, i1 1"   --->   Operation 954 'xor' 'xor_ln896_1004' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_556)   --->   "%or_ln896_595 = or i1 %xor_ln896_1003, i1 %xor_ln896_1004"   --->   Operation 955 'or' 'or_ln896_595' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 956 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_556 = and i1 %or_ln891_276, i1 %or_ln896_595"   --->   Operation 956 'and' 'and_ln896_556' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 957 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_595)   --->   "%underflow_595 = and i1 %and_ln896_556, i1 %p_Result_5011"   --->   Operation 957 'and' 'underflow_595' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 958 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_595)   --->   "%select_ln346_724 = select i1 %overflow_595, i16 32767, i16 32768"   --->   Operation 958 'select' 'select_ln346_724' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_595)   --->   "%or_ln346_595 = or i1 %overflow_595, i1 %underflow_595"   --->   Operation 959 'or' 'or_ln346_595' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 960 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_595 = select i1 %or_ln346_595, i16 %select_ln346_724, i16 %p_Val2_2375"   --->   Operation 960 'select' 'select_ln346_595' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.44>
ST_13 : Operation 961 [1/1] (0.00ns)   --->   "%h_newstate_25_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_25_read"   --->   Operation 961 'read' 'h_newstate_25_read_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 962 [1/1] (0.00ns)   --->   "%h_newstate_24_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_24_read"   --->   Operation 962 'read' 'h_newstate_24_read_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 963 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_291 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_93"   --->   Operation 963 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_291' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_13 : Operation 964 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_292 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_92"   --->   Operation 964 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_292' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_13 : Operation 965 [1/1] (0.22ns)   --->   "%p_Val2_2376 = select i1 %reset_state_read, i33 %h_newstate_24_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_291" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 965 'select' 'p_Val2_2376' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 966 [1/1] (0.22ns)   --->   "%p_Val2_2379 = select i1 %reset_state_read, i33 %h_newstate_25_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_292" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 966 'select' 'p_Val2_2379' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 967 [1/1] (0.00ns)   --->   "%qh_state_V_addr_85 = getelementptr i16 %qh_state_V, i64 0, i64 22" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 967 'getelementptr' 'qh_state_V_addr_85' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 968 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_594, i6 %qh_state_V_addr_85" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 968 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_13 : Operation 969 [1/1] (0.00ns)   --->   "%qh_state_V_addr_86 = getelementptr i16 %qh_state_V, i64 0, i64 23" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 969 'getelementptr' 'qh_state_V_addr_86' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 970 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_595, i6 %qh_state_V_addr_86" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 970 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_13 : Operation 971 [1/1] (0.00ns)   --->   "%p_Result_5015 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2376, i32 32"   --->   Operation 971 'bitselect' 'p_Result_5015' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 972 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2378)   --->   "%p_Val2_2377 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2376, i32 16, i32 31"   --->   Operation 972 'partselect' 'p_Val2_2377' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 973 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2378)   --->   "%p_Result_4717 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2376, i32 16"   --->   Operation 973 'bitselect' 'p_Result_4717' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 974 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2378)   --->   "%p_Result_5016 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2376, i32 15"   --->   Operation 974 'bitselect' 'p_Result_5016' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 975 [1/1] (0.00ns)   --->   "%trunc_ln828_403 = trunc i33 %p_Val2_2376"   --->   Operation 975 'trunc' 'trunc_ln828_403' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 976 [1/1] (0.66ns)   --->   "%r_403 = icmp_ne  i15 %trunc_ln828_403, i15 0"   --->   Operation 976 'icmp' 'r_403' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 977 [1/1] (0.00ns)   --->   "%p_Result_5017 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2376, i32 31"   --->   Operation 977 'bitselect' 'p_Result_5017' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 978 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2378)   --->   "%or_ln374_403 = or i1 %p_Result_4717, i1 %r_403"   --->   Operation 978 'or' 'or_ln374_403' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 979 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2378)   --->   "%and_ln374_658 = and i1 %or_ln374_403, i1 %p_Result_5016"   --->   Operation 979 'and' 'and_ln374_658' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 980 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2378)   --->   "%zext_ln377_658 = zext i1 %and_ln374_658"   --->   Operation 980 'zext' 'zext_ln377_658' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 981 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2378 = add i16 %p_Val2_2377, i16 %zext_ln377_658"   --->   Operation 981 'add' 'p_Val2_2378' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 982 [1/1] (0.00ns)   --->   "%p_Result_5018 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2378, i32 15"   --->   Operation 982 'bitselect' 'p_Result_5018' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 983 [1/1] (0.12ns)   --->   "%xor_ln896_1005 = xor i1 %p_Result_5018, i1 1"   --->   Operation 983 'xor' 'xor_ln896_1005' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 984 [1/1] (0.12ns)   --->   "%carry_813 = and i1 %p_Result_5017, i1 %xor_ln896_1005"   --->   Operation 984 'and' 'carry_813' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 985 [1/1] (0.12ns)   --->   "%Range1_all_zeros_657 = xor i1 %p_Result_5015, i1 1"   --->   Operation 985 'xor' 'Range1_all_zeros_657' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 986 [1/1] (0.00ns) (grouped into LUT with out node overflow_596)   --->   "%deleted_zeros_657 = select i1 %carry_813, i1 %p_Result_5015, i1 %Range1_all_zeros_657"   --->   Operation 986 'select' 'deleted_zeros_657' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 987 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_558)   --->   "%deleted_ones_404 = select i1 %carry_813, i1 %Range1_all_zeros_657, i1 %p_Result_5015"   --->   Operation 987 'select' 'deleted_ones_404' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_558)   --->   "%xor_ln891_277 = xor i1 %p_Result_5017, i1 1"   --->   Operation 988 'xor' 'xor_ln891_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_558)   --->   "%or_ln891_277 = or i1 %p_Result_5018, i1 %xor_ln891_277"   --->   Operation 989 'or' 'or_ln891_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node overflow_596)   --->   "%xor_ln895_725 = xor i1 %deleted_zeros_657, i1 1"   --->   Operation 990 'xor' 'xor_ln895_725' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 991 [1/1] (0.00ns) (grouped into LUT with out node overflow_596)   --->   "%or_ln895_596 = or i1 %p_Result_5018, i1 %xor_ln895_725"   --->   Operation 991 'or' 'or_ln895_596' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 992 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_596 = and i1 %or_ln895_596, i1 %Range1_all_zeros_657"   --->   Operation 992 'and' 'overflow_596' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 993 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_558)   --->   "%xor_ln896_1006 = xor i1 %deleted_ones_404, i1 1"   --->   Operation 993 'xor' 'xor_ln896_1006' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 994 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_558)   --->   "%or_ln896_596 = or i1 %xor_ln896_1005, i1 %xor_ln896_1006"   --->   Operation 994 'or' 'or_ln896_596' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 995 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_558 = and i1 %or_ln891_277, i1 %or_ln896_596"   --->   Operation 995 'and' 'and_ln896_558' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_596)   --->   "%underflow_596 = and i1 %and_ln896_558, i1 %p_Result_5015"   --->   Operation 996 'and' 'underflow_596' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 997 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_596)   --->   "%select_ln346_725 = select i1 %overflow_596, i16 32767, i16 32768"   --->   Operation 997 'select' 'select_ln346_725' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 998 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_596)   --->   "%or_ln346_596 = or i1 %overflow_596, i1 %underflow_596"   --->   Operation 998 'or' 'or_ln346_596' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 999 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_596 = select i1 %or_ln346_596, i16 %select_ln346_725, i16 %p_Val2_2378"   --->   Operation 999 'select' 'select_ln346_596' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1000 [1/1] (0.00ns)   --->   "%p_Result_5019 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2379, i32 32"   --->   Operation 1000 'bitselect' 'p_Result_5019' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1001 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2381)   --->   "%p_Val2_2380 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2379, i32 16, i32 31"   --->   Operation 1001 'partselect' 'p_Val2_2380' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1002 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2381)   --->   "%p_Result_4722 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2379, i32 16"   --->   Operation 1002 'bitselect' 'p_Result_4722' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1003 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2381)   --->   "%p_Result_5020 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2379, i32 15"   --->   Operation 1003 'bitselect' 'p_Result_5020' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1004 [1/1] (0.00ns)   --->   "%trunc_ln828_404 = trunc i33 %p_Val2_2379"   --->   Operation 1004 'trunc' 'trunc_ln828_404' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1005 [1/1] (0.66ns)   --->   "%r_404 = icmp_ne  i15 %trunc_ln828_404, i15 0"   --->   Operation 1005 'icmp' 'r_404' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1006 [1/1] (0.00ns)   --->   "%p_Result_5021 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2379, i32 31"   --->   Operation 1006 'bitselect' 'p_Result_5021' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1007 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2381)   --->   "%or_ln374_404 = or i1 %p_Result_4722, i1 %r_404"   --->   Operation 1007 'or' 'or_ln374_404' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1008 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2381)   --->   "%and_ln374_659 = and i1 %or_ln374_404, i1 %p_Result_5020"   --->   Operation 1008 'and' 'and_ln374_659' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1009 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2381)   --->   "%zext_ln377_659 = zext i1 %and_ln374_659"   --->   Operation 1009 'zext' 'zext_ln377_659' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1010 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2381 = add i16 %p_Val2_2380, i16 %zext_ln377_659"   --->   Operation 1010 'add' 'p_Val2_2381' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1011 [1/1] (0.00ns)   --->   "%p_Result_5022 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2381, i32 15"   --->   Operation 1011 'bitselect' 'p_Result_5022' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1012 [1/1] (0.12ns)   --->   "%xor_ln896_1007 = xor i1 %p_Result_5022, i1 1"   --->   Operation 1012 'xor' 'xor_ln896_1007' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1013 [1/1] (0.12ns)   --->   "%carry_815 = and i1 %p_Result_5021, i1 %xor_ln896_1007"   --->   Operation 1013 'and' 'carry_815' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1014 [1/1] (0.12ns)   --->   "%Range1_all_zeros_658 = xor i1 %p_Result_5019, i1 1"   --->   Operation 1014 'xor' 'Range1_all_zeros_658' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node overflow_597)   --->   "%deleted_zeros_658 = select i1 %carry_815, i1 %p_Result_5019, i1 %Range1_all_zeros_658"   --->   Operation 1015 'select' 'deleted_zeros_658' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_560)   --->   "%deleted_ones_405 = select i1 %carry_815, i1 %Range1_all_zeros_658, i1 %p_Result_5019"   --->   Operation 1016 'select' 'deleted_ones_405' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1017 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_560)   --->   "%xor_ln891_278 = xor i1 %p_Result_5021, i1 1"   --->   Operation 1017 'xor' 'xor_ln891_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1018 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_560)   --->   "%or_ln891_278 = or i1 %p_Result_5022, i1 %xor_ln891_278"   --->   Operation 1018 'or' 'or_ln891_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1019 [1/1] (0.00ns) (grouped into LUT with out node overflow_597)   --->   "%xor_ln895_726 = xor i1 %deleted_zeros_658, i1 1"   --->   Operation 1019 'xor' 'xor_ln895_726' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node overflow_597)   --->   "%or_ln895_597 = or i1 %p_Result_5022, i1 %xor_ln895_726"   --->   Operation 1020 'or' 'or_ln895_597' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1021 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_597 = and i1 %or_ln895_597, i1 %Range1_all_zeros_658"   --->   Operation 1021 'and' 'overflow_597' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1022 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_560)   --->   "%xor_ln896_1008 = xor i1 %deleted_ones_405, i1 1"   --->   Operation 1022 'xor' 'xor_ln896_1008' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1023 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_560)   --->   "%or_ln896_597 = or i1 %xor_ln896_1007, i1 %xor_ln896_1008"   --->   Operation 1023 'or' 'or_ln896_597' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1024 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_560 = and i1 %or_ln891_278, i1 %or_ln896_597"   --->   Operation 1024 'and' 'and_ln896_560' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_597)   --->   "%underflow_597 = and i1 %and_ln896_560, i1 %p_Result_5019"   --->   Operation 1025 'and' 'underflow_597' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_597)   --->   "%select_ln346_726 = select i1 %overflow_597, i16 32767, i16 32768"   --->   Operation 1026 'select' 'select_ln346_726' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1027 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_597)   --->   "%or_ln346_597 = or i1 %overflow_597, i1 %underflow_597"   --->   Operation 1027 'or' 'or_ln346_597' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1028 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_597 = select i1 %or_ln346_597, i16 %select_ln346_726, i16 %p_Val2_2381"   --->   Operation 1028 'select' 'select_ln346_597' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.44>
ST_14 : Operation 1029 [1/1] (0.00ns)   --->   "%h_newstate_27_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_27_read"   --->   Operation 1029 'read' 'h_newstate_27_read_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1030 [1/1] (0.00ns)   --->   "%h_newstate_26_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_26_read"   --->   Operation 1030 'read' 'h_newstate_26_read_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1031 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_293 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_91"   --->   Operation 1031 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_293' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_14 : Operation 1032 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_294 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_90"   --->   Operation 1032 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_294' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_14 : Operation 1033 [1/1] (0.22ns)   --->   "%p_Val2_2382 = select i1 %reset_state_read, i33 %h_newstate_26_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_293" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1033 'select' 'p_Val2_2382' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1034 [1/1] (0.22ns)   --->   "%p_Val2_2385 = select i1 %reset_state_read, i33 %h_newstate_27_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_294" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1034 'select' 'p_Val2_2385' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1035 [1/1] (0.00ns)   --->   "%qh_state_V_addr_87 = getelementptr i16 %qh_state_V, i64 0, i64 24" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1035 'getelementptr' 'qh_state_V_addr_87' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1036 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_596, i6 %qh_state_V_addr_87" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1036 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_14 : Operation 1037 [1/1] (0.00ns)   --->   "%qh_state_V_addr_88 = getelementptr i16 %qh_state_V, i64 0, i64 25" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1037 'getelementptr' 'qh_state_V_addr_88' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1038 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_597, i6 %qh_state_V_addr_88" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1038 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_14 : Operation 1039 [1/1] (0.00ns)   --->   "%p_Result_5023 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2382, i32 32"   --->   Operation 1039 'bitselect' 'p_Result_5023' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1040 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2384)   --->   "%p_Val2_2383 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2382, i32 16, i32 31"   --->   Operation 1040 'partselect' 'p_Val2_2383' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1041 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2384)   --->   "%p_Result_4727 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2382, i32 16"   --->   Operation 1041 'bitselect' 'p_Result_4727' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2384)   --->   "%p_Result_5024 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2382, i32 15"   --->   Operation 1042 'bitselect' 'p_Result_5024' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1043 [1/1] (0.00ns)   --->   "%trunc_ln828_405 = trunc i33 %p_Val2_2382"   --->   Operation 1043 'trunc' 'trunc_ln828_405' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1044 [1/1] (0.66ns)   --->   "%r_405 = icmp_ne  i15 %trunc_ln828_405, i15 0"   --->   Operation 1044 'icmp' 'r_405' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1045 [1/1] (0.00ns)   --->   "%p_Result_5025 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2382, i32 31"   --->   Operation 1045 'bitselect' 'p_Result_5025' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2384)   --->   "%or_ln374_405 = or i1 %p_Result_4727, i1 %r_405"   --->   Operation 1046 'or' 'or_ln374_405' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1047 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2384)   --->   "%and_ln374_660 = and i1 %or_ln374_405, i1 %p_Result_5024"   --->   Operation 1047 'and' 'and_ln374_660' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1048 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2384)   --->   "%zext_ln377_660 = zext i1 %and_ln374_660"   --->   Operation 1048 'zext' 'zext_ln377_660' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1049 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2384 = add i16 %p_Val2_2383, i16 %zext_ln377_660"   --->   Operation 1049 'add' 'p_Val2_2384' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1050 [1/1] (0.00ns)   --->   "%p_Result_5026 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2384, i32 15"   --->   Operation 1050 'bitselect' 'p_Result_5026' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1051 [1/1] (0.12ns)   --->   "%xor_ln896_1009 = xor i1 %p_Result_5026, i1 1"   --->   Operation 1051 'xor' 'xor_ln896_1009' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1052 [1/1] (0.12ns)   --->   "%carry_817 = and i1 %p_Result_5025, i1 %xor_ln896_1009"   --->   Operation 1052 'and' 'carry_817' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1053 [1/1] (0.12ns)   --->   "%Range1_all_zeros_659 = xor i1 %p_Result_5023, i1 1"   --->   Operation 1053 'xor' 'Range1_all_zeros_659' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node overflow_598)   --->   "%deleted_zeros_659 = select i1 %carry_817, i1 %p_Result_5023, i1 %Range1_all_zeros_659"   --->   Operation 1054 'select' 'deleted_zeros_659' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1055 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_562)   --->   "%deleted_ones_406 = select i1 %carry_817, i1 %Range1_all_zeros_659, i1 %p_Result_5023"   --->   Operation 1055 'select' 'deleted_ones_406' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1056 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_562)   --->   "%xor_ln891_279 = xor i1 %p_Result_5025, i1 1"   --->   Operation 1056 'xor' 'xor_ln891_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_562)   --->   "%or_ln891_279 = or i1 %p_Result_5026, i1 %xor_ln891_279"   --->   Operation 1057 'or' 'or_ln891_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1058 [1/1] (0.00ns) (grouped into LUT with out node overflow_598)   --->   "%xor_ln895_727 = xor i1 %deleted_zeros_659, i1 1"   --->   Operation 1058 'xor' 'xor_ln895_727' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1059 [1/1] (0.00ns) (grouped into LUT with out node overflow_598)   --->   "%or_ln895_598 = or i1 %p_Result_5026, i1 %xor_ln895_727"   --->   Operation 1059 'or' 'or_ln895_598' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1060 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_598 = and i1 %or_ln895_598, i1 %Range1_all_zeros_659"   --->   Operation 1060 'and' 'overflow_598' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_562)   --->   "%xor_ln896_1010 = xor i1 %deleted_ones_406, i1 1"   --->   Operation 1061 'xor' 'xor_ln896_1010' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1062 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_562)   --->   "%or_ln896_598 = or i1 %xor_ln896_1009, i1 %xor_ln896_1010"   --->   Operation 1062 'or' 'or_ln896_598' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1063 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_562 = and i1 %or_ln891_279, i1 %or_ln896_598"   --->   Operation 1063 'and' 'and_ln896_562' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1064 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_598)   --->   "%underflow_598 = and i1 %and_ln896_562, i1 %p_Result_5023"   --->   Operation 1064 'and' 'underflow_598' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1065 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_598)   --->   "%select_ln346_727 = select i1 %overflow_598, i16 32767, i16 32768"   --->   Operation 1065 'select' 'select_ln346_727' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1066 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_598)   --->   "%or_ln346_598 = or i1 %overflow_598, i1 %underflow_598"   --->   Operation 1066 'or' 'or_ln346_598' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1067 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_598 = select i1 %or_ln346_598, i16 %select_ln346_727, i16 %p_Val2_2384"   --->   Operation 1067 'select' 'select_ln346_598' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1068 [1/1] (0.00ns)   --->   "%p_Result_5027 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2385, i32 32"   --->   Operation 1068 'bitselect' 'p_Result_5027' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1069 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2387)   --->   "%p_Val2_2386 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2385, i32 16, i32 31"   --->   Operation 1069 'partselect' 'p_Val2_2386' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1070 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2387)   --->   "%p_Result_4732 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2385, i32 16"   --->   Operation 1070 'bitselect' 'p_Result_4732' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1071 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2387)   --->   "%p_Result_5028 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2385, i32 15"   --->   Operation 1071 'bitselect' 'p_Result_5028' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1072 [1/1] (0.00ns)   --->   "%trunc_ln828_406 = trunc i33 %p_Val2_2385"   --->   Operation 1072 'trunc' 'trunc_ln828_406' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1073 [1/1] (0.66ns)   --->   "%r_406 = icmp_ne  i15 %trunc_ln828_406, i15 0"   --->   Operation 1073 'icmp' 'r_406' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1074 [1/1] (0.00ns)   --->   "%p_Result_5029 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2385, i32 31"   --->   Operation 1074 'bitselect' 'p_Result_5029' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1075 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2387)   --->   "%or_ln374_406 = or i1 %p_Result_4732, i1 %r_406"   --->   Operation 1075 'or' 'or_ln374_406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2387)   --->   "%and_ln374_661 = and i1 %or_ln374_406, i1 %p_Result_5028"   --->   Operation 1076 'and' 'and_ln374_661' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1077 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2387)   --->   "%zext_ln377_661 = zext i1 %and_ln374_661"   --->   Operation 1077 'zext' 'zext_ln377_661' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1078 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2387 = add i16 %p_Val2_2386, i16 %zext_ln377_661"   --->   Operation 1078 'add' 'p_Val2_2387' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1079 [1/1] (0.00ns)   --->   "%p_Result_5030 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2387, i32 15"   --->   Operation 1079 'bitselect' 'p_Result_5030' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1080 [1/1] (0.12ns)   --->   "%xor_ln896_1011 = xor i1 %p_Result_5030, i1 1"   --->   Operation 1080 'xor' 'xor_ln896_1011' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1081 [1/1] (0.12ns)   --->   "%carry_819 = and i1 %p_Result_5029, i1 %xor_ln896_1011"   --->   Operation 1081 'and' 'carry_819' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1082 [1/1] (0.12ns)   --->   "%Range1_all_zeros_660 = xor i1 %p_Result_5027, i1 1"   --->   Operation 1082 'xor' 'Range1_all_zeros_660' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1083 [1/1] (0.00ns) (grouped into LUT with out node overflow_599)   --->   "%deleted_zeros_660 = select i1 %carry_819, i1 %p_Result_5027, i1 %Range1_all_zeros_660"   --->   Operation 1083 'select' 'deleted_zeros_660' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1084 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_564)   --->   "%deleted_ones_407 = select i1 %carry_819, i1 %Range1_all_zeros_660, i1 %p_Result_5027"   --->   Operation 1084 'select' 'deleted_ones_407' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_564)   --->   "%xor_ln891_280 = xor i1 %p_Result_5029, i1 1"   --->   Operation 1085 'xor' 'xor_ln891_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1086 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_564)   --->   "%or_ln891_280 = or i1 %p_Result_5030, i1 %xor_ln891_280"   --->   Operation 1086 'or' 'or_ln891_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1087 [1/1] (0.00ns) (grouped into LUT with out node overflow_599)   --->   "%xor_ln895_728 = xor i1 %deleted_zeros_660, i1 1"   --->   Operation 1087 'xor' 'xor_ln895_728' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node overflow_599)   --->   "%or_ln895_599 = or i1 %p_Result_5030, i1 %xor_ln895_728"   --->   Operation 1088 'or' 'or_ln895_599' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1089 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_599 = and i1 %or_ln895_599, i1 %Range1_all_zeros_660"   --->   Operation 1089 'and' 'overflow_599' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_564)   --->   "%xor_ln896_1012 = xor i1 %deleted_ones_407, i1 1"   --->   Operation 1090 'xor' 'xor_ln896_1012' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1091 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_564)   --->   "%or_ln896_599 = or i1 %xor_ln896_1011, i1 %xor_ln896_1012"   --->   Operation 1091 'or' 'or_ln896_599' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1092 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_564 = and i1 %or_ln891_280, i1 %or_ln896_599"   --->   Operation 1092 'and' 'and_ln896_564' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1093 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_599)   --->   "%underflow_599 = and i1 %and_ln896_564, i1 %p_Result_5027"   --->   Operation 1093 'and' 'underflow_599' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_599)   --->   "%select_ln346_728 = select i1 %overflow_599, i16 32767, i16 32768"   --->   Operation 1094 'select' 'select_ln346_728' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1095 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_599)   --->   "%or_ln346_599 = or i1 %overflow_599, i1 %underflow_599"   --->   Operation 1095 'or' 'or_ln346_599' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1096 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_599 = select i1 %or_ln346_599, i16 %select_ln346_728, i16 %p_Val2_2387"   --->   Operation 1096 'select' 'select_ln346_599' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.44>
ST_15 : Operation 1097 [1/1] (0.00ns)   --->   "%h_newstate_29_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_29_read"   --->   Operation 1097 'read' 'h_newstate_29_read_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1098 [1/1] (0.00ns)   --->   "%h_newstate_28_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_28_read"   --->   Operation 1098 'read' 'h_newstate_28_read_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1099 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_295 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_89"   --->   Operation 1099 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_295' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_15 : Operation 1100 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_296 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_88"   --->   Operation 1100 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_296' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_15 : Operation 1101 [1/1] (0.22ns)   --->   "%p_Val2_2388 = select i1 %reset_state_read, i33 %h_newstate_28_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_295" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1101 'select' 'p_Val2_2388' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1102 [1/1] (0.22ns)   --->   "%p_Val2_2391 = select i1 %reset_state_read, i33 %h_newstate_29_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_296" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1102 'select' 'p_Val2_2391' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1103 [1/1] (0.00ns)   --->   "%qh_state_V_addr_89 = getelementptr i16 %qh_state_V, i64 0, i64 26" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1103 'getelementptr' 'qh_state_V_addr_89' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1104 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_598, i6 %qh_state_V_addr_89" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1104 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 1105 [1/1] (0.00ns)   --->   "%qh_state_V_addr_90 = getelementptr i16 %qh_state_V, i64 0, i64 27" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1105 'getelementptr' 'qh_state_V_addr_90' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1106 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_599, i6 %qh_state_V_addr_90" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1106 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_15 : Operation 1107 [1/1] (0.00ns)   --->   "%p_Result_5031 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2388, i32 32"   --->   Operation 1107 'bitselect' 'p_Result_5031' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1108 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2390)   --->   "%p_Val2_2389 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2388, i32 16, i32 31"   --->   Operation 1108 'partselect' 'p_Val2_2389' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1109 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2390)   --->   "%p_Result_4737 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2388, i32 16"   --->   Operation 1109 'bitselect' 'p_Result_4737' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1110 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2390)   --->   "%p_Result_5032 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2388, i32 15"   --->   Operation 1110 'bitselect' 'p_Result_5032' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1111 [1/1] (0.00ns)   --->   "%trunc_ln828_407 = trunc i33 %p_Val2_2388"   --->   Operation 1111 'trunc' 'trunc_ln828_407' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1112 [1/1] (0.66ns)   --->   "%r_407 = icmp_ne  i15 %trunc_ln828_407, i15 0"   --->   Operation 1112 'icmp' 'r_407' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1113 [1/1] (0.00ns)   --->   "%p_Result_5033 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2388, i32 31"   --->   Operation 1113 'bitselect' 'p_Result_5033' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2390)   --->   "%or_ln374_407 = or i1 %p_Result_4737, i1 %r_407"   --->   Operation 1114 'or' 'or_ln374_407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1115 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2390)   --->   "%and_ln374_662 = and i1 %or_ln374_407, i1 %p_Result_5032"   --->   Operation 1115 'and' 'and_ln374_662' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2390)   --->   "%zext_ln377_662 = zext i1 %and_ln374_662"   --->   Operation 1116 'zext' 'zext_ln377_662' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1117 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2390 = add i16 %p_Val2_2389, i16 %zext_ln377_662"   --->   Operation 1117 'add' 'p_Val2_2390' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1118 [1/1] (0.00ns)   --->   "%p_Result_5034 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2390, i32 15"   --->   Operation 1118 'bitselect' 'p_Result_5034' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1119 [1/1] (0.12ns)   --->   "%xor_ln896_1013 = xor i1 %p_Result_5034, i1 1"   --->   Operation 1119 'xor' 'xor_ln896_1013' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1120 [1/1] (0.12ns)   --->   "%carry_821 = and i1 %p_Result_5033, i1 %xor_ln896_1013"   --->   Operation 1120 'and' 'carry_821' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1121 [1/1] (0.12ns)   --->   "%Range1_all_zeros_661 = xor i1 %p_Result_5031, i1 1"   --->   Operation 1121 'xor' 'Range1_all_zeros_661' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node overflow_600)   --->   "%deleted_zeros_661 = select i1 %carry_821, i1 %p_Result_5031, i1 %Range1_all_zeros_661"   --->   Operation 1122 'select' 'deleted_zeros_661' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1123 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_566)   --->   "%deleted_ones_408 = select i1 %carry_821, i1 %Range1_all_zeros_661, i1 %p_Result_5031"   --->   Operation 1123 'select' 'deleted_ones_408' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_566)   --->   "%xor_ln891_281 = xor i1 %p_Result_5033, i1 1"   --->   Operation 1124 'xor' 'xor_ln891_281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1125 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_566)   --->   "%or_ln891_281 = or i1 %p_Result_5034, i1 %xor_ln891_281"   --->   Operation 1125 'or' 'or_ln891_281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1126 [1/1] (0.00ns) (grouped into LUT with out node overflow_600)   --->   "%xor_ln895_729 = xor i1 %deleted_zeros_661, i1 1"   --->   Operation 1126 'xor' 'xor_ln895_729' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1127 [1/1] (0.00ns) (grouped into LUT with out node overflow_600)   --->   "%or_ln895_600 = or i1 %p_Result_5034, i1 %xor_ln895_729"   --->   Operation 1127 'or' 'or_ln895_600' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1128 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_600 = and i1 %or_ln895_600, i1 %Range1_all_zeros_661"   --->   Operation 1128 'and' 'overflow_600' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1129 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_566)   --->   "%xor_ln896_1014 = xor i1 %deleted_ones_408, i1 1"   --->   Operation 1129 'xor' 'xor_ln896_1014' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1130 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_566)   --->   "%or_ln896_600 = or i1 %xor_ln896_1013, i1 %xor_ln896_1014"   --->   Operation 1130 'or' 'or_ln896_600' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1131 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_566 = and i1 %or_ln891_281, i1 %or_ln896_600"   --->   Operation 1131 'and' 'and_ln896_566' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1132 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_600)   --->   "%underflow_600 = and i1 %and_ln896_566, i1 %p_Result_5031"   --->   Operation 1132 'and' 'underflow_600' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1133 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_600)   --->   "%select_ln346_729 = select i1 %overflow_600, i16 32767, i16 32768"   --->   Operation 1133 'select' 'select_ln346_729' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1134 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_600)   --->   "%or_ln346_600 = or i1 %overflow_600, i1 %underflow_600"   --->   Operation 1134 'or' 'or_ln346_600' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1135 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_600 = select i1 %or_ln346_600, i16 %select_ln346_729, i16 %p_Val2_2390"   --->   Operation 1135 'select' 'select_ln346_600' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1136 [1/1] (0.00ns)   --->   "%p_Result_5035 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2391, i32 32"   --->   Operation 1136 'bitselect' 'p_Result_5035' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1137 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2393)   --->   "%p_Val2_2392 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2391, i32 16, i32 31"   --->   Operation 1137 'partselect' 'p_Val2_2392' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1138 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2393)   --->   "%p_Result_4742 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2391, i32 16"   --->   Operation 1138 'bitselect' 'p_Result_4742' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1139 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2393)   --->   "%p_Result_5036 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2391, i32 15"   --->   Operation 1139 'bitselect' 'p_Result_5036' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1140 [1/1] (0.00ns)   --->   "%trunc_ln828_408 = trunc i33 %p_Val2_2391"   --->   Operation 1140 'trunc' 'trunc_ln828_408' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1141 [1/1] (0.66ns)   --->   "%r_408 = icmp_ne  i15 %trunc_ln828_408, i15 0"   --->   Operation 1141 'icmp' 'r_408' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1142 [1/1] (0.00ns)   --->   "%p_Result_5037 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2391, i32 31"   --->   Operation 1142 'bitselect' 'p_Result_5037' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1143 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2393)   --->   "%or_ln374_408 = or i1 %p_Result_4742, i1 %r_408"   --->   Operation 1143 'or' 'or_ln374_408' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1144 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2393)   --->   "%and_ln374_663 = and i1 %or_ln374_408, i1 %p_Result_5036"   --->   Operation 1144 'and' 'and_ln374_663' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1145 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2393)   --->   "%zext_ln377_663 = zext i1 %and_ln374_663"   --->   Operation 1145 'zext' 'zext_ln377_663' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1146 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2393 = add i16 %p_Val2_2392, i16 %zext_ln377_663"   --->   Operation 1146 'add' 'p_Val2_2393' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1147 [1/1] (0.00ns)   --->   "%p_Result_5038 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2393, i32 15"   --->   Operation 1147 'bitselect' 'p_Result_5038' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1148 [1/1] (0.12ns)   --->   "%xor_ln896_1015 = xor i1 %p_Result_5038, i1 1"   --->   Operation 1148 'xor' 'xor_ln896_1015' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1149 [1/1] (0.12ns)   --->   "%carry_823 = and i1 %p_Result_5037, i1 %xor_ln896_1015"   --->   Operation 1149 'and' 'carry_823' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1150 [1/1] (0.12ns)   --->   "%Range1_all_zeros_662 = xor i1 %p_Result_5035, i1 1"   --->   Operation 1150 'xor' 'Range1_all_zeros_662' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1151 [1/1] (0.00ns) (grouped into LUT with out node overflow_601)   --->   "%deleted_zeros_662 = select i1 %carry_823, i1 %p_Result_5035, i1 %Range1_all_zeros_662"   --->   Operation 1151 'select' 'deleted_zeros_662' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1152 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_568)   --->   "%deleted_ones_409 = select i1 %carry_823, i1 %Range1_all_zeros_662, i1 %p_Result_5035"   --->   Operation 1152 'select' 'deleted_ones_409' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1153 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_568)   --->   "%xor_ln891_282 = xor i1 %p_Result_5037, i1 1"   --->   Operation 1153 'xor' 'xor_ln891_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1154 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_568)   --->   "%or_ln891_282 = or i1 %p_Result_5038, i1 %xor_ln891_282"   --->   Operation 1154 'or' 'or_ln891_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1155 [1/1] (0.00ns) (grouped into LUT with out node overflow_601)   --->   "%xor_ln895_730 = xor i1 %deleted_zeros_662, i1 1"   --->   Operation 1155 'xor' 'xor_ln895_730' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1156 [1/1] (0.00ns) (grouped into LUT with out node overflow_601)   --->   "%or_ln895_601 = or i1 %p_Result_5038, i1 %xor_ln895_730"   --->   Operation 1156 'or' 'or_ln895_601' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1157 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_601 = and i1 %or_ln895_601, i1 %Range1_all_zeros_662"   --->   Operation 1157 'and' 'overflow_601' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1158 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_568)   --->   "%xor_ln896_1016 = xor i1 %deleted_ones_409, i1 1"   --->   Operation 1158 'xor' 'xor_ln896_1016' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_568)   --->   "%or_ln896_601 = or i1 %xor_ln896_1015, i1 %xor_ln896_1016"   --->   Operation 1159 'or' 'or_ln896_601' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1160 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_568 = and i1 %or_ln891_282, i1 %or_ln896_601"   --->   Operation 1160 'and' 'and_ln896_568' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1161 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_601)   --->   "%underflow_601 = and i1 %and_ln896_568, i1 %p_Result_5035"   --->   Operation 1161 'and' 'underflow_601' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1162 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_601)   --->   "%select_ln346_730 = select i1 %overflow_601, i16 32767, i16 32768"   --->   Operation 1162 'select' 'select_ln346_730' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1163 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_601)   --->   "%or_ln346_601 = or i1 %overflow_601, i1 %underflow_601"   --->   Operation 1163 'or' 'or_ln346_601' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1164 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_601 = select i1 %or_ln346_601, i16 %select_ln346_730, i16 %p_Val2_2393"   --->   Operation 1164 'select' 'select_ln346_601' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.44>
ST_16 : Operation 1165 [1/1] (0.00ns)   --->   "%h_newstate_31_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_31_read"   --->   Operation 1165 'read' 'h_newstate_31_read_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1166 [1/1] (0.00ns)   --->   "%h_newstate_30_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_30_read"   --->   Operation 1166 'read' 'h_newstate_30_read_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1167 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_297 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_87"   --->   Operation 1167 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_297' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_16 : Operation 1168 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_298 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_86"   --->   Operation 1168 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_298' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_16 : Operation 1169 [1/1] (0.22ns)   --->   "%p_Val2_2394 = select i1 %reset_state_read, i33 %h_newstate_30_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_297" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1169 'select' 'p_Val2_2394' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1170 [1/1] (0.22ns)   --->   "%p_Val2_2397 = select i1 %reset_state_read, i33 %h_newstate_31_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_298" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1170 'select' 'p_Val2_2397' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1171 [1/1] (0.00ns)   --->   "%qh_state_V_addr_91 = getelementptr i16 %qh_state_V, i64 0, i64 28" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1171 'getelementptr' 'qh_state_V_addr_91' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1172 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_600, i6 %qh_state_V_addr_91" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1172 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 1173 [1/1] (0.00ns)   --->   "%qh_state_V_addr_92 = getelementptr i16 %qh_state_V, i64 0, i64 29" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1173 'getelementptr' 'qh_state_V_addr_92' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1174 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_601, i6 %qh_state_V_addr_92" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1174 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_16 : Operation 1175 [1/1] (0.00ns)   --->   "%p_Result_5039 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2394, i32 32"   --->   Operation 1175 'bitselect' 'p_Result_5039' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1176 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2396)   --->   "%p_Val2_2395 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2394, i32 16, i32 31"   --->   Operation 1176 'partselect' 'p_Val2_2395' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1177 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2396)   --->   "%p_Result_4747 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2394, i32 16"   --->   Operation 1177 'bitselect' 'p_Result_4747' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1178 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2396)   --->   "%p_Result_5040 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2394, i32 15"   --->   Operation 1178 'bitselect' 'p_Result_5040' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1179 [1/1] (0.00ns)   --->   "%trunc_ln828_409 = trunc i33 %p_Val2_2394"   --->   Operation 1179 'trunc' 'trunc_ln828_409' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1180 [1/1] (0.66ns)   --->   "%r_409 = icmp_ne  i15 %trunc_ln828_409, i15 0"   --->   Operation 1180 'icmp' 'r_409' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1181 [1/1] (0.00ns)   --->   "%p_Result_5041 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2394, i32 31"   --->   Operation 1181 'bitselect' 'p_Result_5041' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1182 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2396)   --->   "%or_ln374_409 = or i1 %p_Result_4747, i1 %r_409"   --->   Operation 1182 'or' 'or_ln374_409' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1183 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2396)   --->   "%and_ln374_664 = and i1 %or_ln374_409, i1 %p_Result_5040"   --->   Operation 1183 'and' 'and_ln374_664' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1184 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2396)   --->   "%zext_ln377_664 = zext i1 %and_ln374_664"   --->   Operation 1184 'zext' 'zext_ln377_664' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1185 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2396 = add i16 %p_Val2_2395, i16 %zext_ln377_664"   --->   Operation 1185 'add' 'p_Val2_2396' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1186 [1/1] (0.00ns)   --->   "%p_Result_5042 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2396, i32 15"   --->   Operation 1186 'bitselect' 'p_Result_5042' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1187 [1/1] (0.12ns)   --->   "%xor_ln896_1017 = xor i1 %p_Result_5042, i1 1"   --->   Operation 1187 'xor' 'xor_ln896_1017' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1188 [1/1] (0.12ns)   --->   "%carry_825 = and i1 %p_Result_5041, i1 %xor_ln896_1017"   --->   Operation 1188 'and' 'carry_825' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1189 [1/1] (0.12ns)   --->   "%Range1_all_zeros_663 = xor i1 %p_Result_5039, i1 1"   --->   Operation 1189 'xor' 'Range1_all_zeros_663' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node overflow_602)   --->   "%deleted_zeros_663 = select i1 %carry_825, i1 %p_Result_5039, i1 %Range1_all_zeros_663"   --->   Operation 1190 'select' 'deleted_zeros_663' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1191 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_570)   --->   "%deleted_ones_410 = select i1 %carry_825, i1 %Range1_all_zeros_663, i1 %p_Result_5039"   --->   Operation 1191 'select' 'deleted_ones_410' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1192 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_570)   --->   "%xor_ln891_283 = xor i1 %p_Result_5041, i1 1"   --->   Operation 1192 'xor' 'xor_ln891_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1193 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_570)   --->   "%or_ln891_283 = or i1 %p_Result_5042, i1 %xor_ln891_283"   --->   Operation 1193 'or' 'or_ln891_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node overflow_602)   --->   "%xor_ln895_731 = xor i1 %deleted_zeros_663, i1 1"   --->   Operation 1194 'xor' 'xor_ln895_731' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1195 [1/1] (0.00ns) (grouped into LUT with out node overflow_602)   --->   "%or_ln895_602 = or i1 %p_Result_5042, i1 %xor_ln895_731"   --->   Operation 1195 'or' 'or_ln895_602' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1196 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_602 = and i1 %or_ln895_602, i1 %Range1_all_zeros_663"   --->   Operation 1196 'and' 'overflow_602' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_570)   --->   "%xor_ln896_1018 = xor i1 %deleted_ones_410, i1 1"   --->   Operation 1197 'xor' 'xor_ln896_1018' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_570)   --->   "%or_ln896_602 = or i1 %xor_ln896_1017, i1 %xor_ln896_1018"   --->   Operation 1198 'or' 'or_ln896_602' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1199 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_570 = and i1 %or_ln891_283, i1 %or_ln896_602"   --->   Operation 1199 'and' 'and_ln896_570' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1200 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_602)   --->   "%underflow_602 = and i1 %and_ln896_570, i1 %p_Result_5039"   --->   Operation 1200 'and' 'underflow_602' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1201 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_602)   --->   "%select_ln346_731 = select i1 %overflow_602, i16 32767, i16 32768"   --->   Operation 1201 'select' 'select_ln346_731' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1202 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_602)   --->   "%or_ln346_602 = or i1 %overflow_602, i1 %underflow_602"   --->   Operation 1202 'or' 'or_ln346_602' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1203 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_602 = select i1 %or_ln346_602, i16 %select_ln346_731, i16 %p_Val2_2396"   --->   Operation 1203 'select' 'select_ln346_602' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1204 [1/1] (0.00ns)   --->   "%p_Result_5043 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2397, i32 32"   --->   Operation 1204 'bitselect' 'p_Result_5043' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1205 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2399)   --->   "%p_Val2_2398 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2397, i32 16, i32 31"   --->   Operation 1205 'partselect' 'p_Val2_2398' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1206 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2399)   --->   "%p_Result_4752 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2397, i32 16"   --->   Operation 1206 'bitselect' 'p_Result_4752' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1207 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2399)   --->   "%p_Result_5044 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2397, i32 15"   --->   Operation 1207 'bitselect' 'p_Result_5044' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1208 [1/1] (0.00ns)   --->   "%trunc_ln828_410 = trunc i33 %p_Val2_2397"   --->   Operation 1208 'trunc' 'trunc_ln828_410' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1209 [1/1] (0.66ns)   --->   "%r_410 = icmp_ne  i15 %trunc_ln828_410, i15 0"   --->   Operation 1209 'icmp' 'r_410' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1210 [1/1] (0.00ns)   --->   "%p_Result_5045 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2397, i32 31"   --->   Operation 1210 'bitselect' 'p_Result_5045' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1211 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2399)   --->   "%or_ln374_410 = or i1 %p_Result_4752, i1 %r_410"   --->   Operation 1211 'or' 'or_ln374_410' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1212 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2399)   --->   "%and_ln374_665 = and i1 %or_ln374_410, i1 %p_Result_5044"   --->   Operation 1212 'and' 'and_ln374_665' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1213 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2399)   --->   "%zext_ln377_665 = zext i1 %and_ln374_665"   --->   Operation 1213 'zext' 'zext_ln377_665' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1214 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2399 = add i16 %p_Val2_2398, i16 %zext_ln377_665"   --->   Operation 1214 'add' 'p_Val2_2399' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1215 [1/1] (0.00ns)   --->   "%p_Result_5046 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2399, i32 15"   --->   Operation 1215 'bitselect' 'p_Result_5046' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1216 [1/1] (0.12ns)   --->   "%xor_ln896_1019 = xor i1 %p_Result_5046, i1 1"   --->   Operation 1216 'xor' 'xor_ln896_1019' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1217 [1/1] (0.12ns)   --->   "%carry_827 = and i1 %p_Result_5045, i1 %xor_ln896_1019"   --->   Operation 1217 'and' 'carry_827' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1218 [1/1] (0.12ns)   --->   "%Range1_all_zeros_664 = xor i1 %p_Result_5043, i1 1"   --->   Operation 1218 'xor' 'Range1_all_zeros_664' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1219 [1/1] (0.00ns) (grouped into LUT with out node overflow_603)   --->   "%deleted_zeros_664 = select i1 %carry_827, i1 %p_Result_5043, i1 %Range1_all_zeros_664"   --->   Operation 1219 'select' 'deleted_zeros_664' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1220 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_572)   --->   "%deleted_ones_411 = select i1 %carry_827, i1 %Range1_all_zeros_664, i1 %p_Result_5043"   --->   Operation 1220 'select' 'deleted_ones_411' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1221 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_572)   --->   "%xor_ln891_284 = xor i1 %p_Result_5045, i1 1"   --->   Operation 1221 'xor' 'xor_ln891_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1222 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_572)   --->   "%or_ln891_284 = or i1 %p_Result_5046, i1 %xor_ln891_284"   --->   Operation 1222 'or' 'or_ln891_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1223 [1/1] (0.00ns) (grouped into LUT with out node overflow_603)   --->   "%xor_ln895_732 = xor i1 %deleted_zeros_664, i1 1"   --->   Operation 1223 'xor' 'xor_ln895_732' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1224 [1/1] (0.00ns) (grouped into LUT with out node overflow_603)   --->   "%or_ln895_603 = or i1 %p_Result_5046, i1 %xor_ln895_732"   --->   Operation 1224 'or' 'or_ln895_603' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1225 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_603 = and i1 %or_ln895_603, i1 %Range1_all_zeros_664"   --->   Operation 1225 'and' 'overflow_603' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1226 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_572)   --->   "%xor_ln896_1020 = xor i1 %deleted_ones_411, i1 1"   --->   Operation 1226 'xor' 'xor_ln896_1020' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1227 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_572)   --->   "%or_ln896_603 = or i1 %xor_ln896_1019, i1 %xor_ln896_1020"   --->   Operation 1227 'or' 'or_ln896_603' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1228 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_572 = and i1 %or_ln891_284, i1 %or_ln896_603"   --->   Operation 1228 'and' 'and_ln896_572' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1229 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_603)   --->   "%underflow_603 = and i1 %and_ln896_572, i1 %p_Result_5043"   --->   Operation 1229 'and' 'underflow_603' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_603)   --->   "%select_ln346_732 = select i1 %overflow_603, i16 32767, i16 32768"   --->   Operation 1230 'select' 'select_ln346_732' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1231 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_603)   --->   "%or_ln346_603 = or i1 %overflow_603, i1 %underflow_603"   --->   Operation 1231 'or' 'or_ln346_603' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1232 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_603 = select i1 %or_ln346_603, i16 %select_ln346_732, i16 %p_Val2_2399"   --->   Operation 1232 'select' 'select_ln346_603' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.44>
ST_17 : Operation 1233 [1/1] (0.00ns)   --->   "%h_newstate_33_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_33_read"   --->   Operation 1233 'read' 'h_newstate_33_read_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1234 [1/1] (0.00ns)   --->   "%h_newstate_32_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_32_read"   --->   Operation 1234 'read' 'h_newstate_32_read_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1235 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_299 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_85"   --->   Operation 1235 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_299' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_17 : Operation 1236 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_300 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_84"   --->   Operation 1236 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_300' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_17 : Operation 1237 [1/1] (0.22ns)   --->   "%p_Val2_2400 = select i1 %reset_state_read, i33 %h_newstate_32_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_299" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1237 'select' 'p_Val2_2400' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1238 [1/1] (0.22ns)   --->   "%p_Val2_2403 = select i1 %reset_state_read, i33 %h_newstate_33_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_300" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1238 'select' 'p_Val2_2403' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1239 [1/1] (0.00ns)   --->   "%qh_state_V_addr_93 = getelementptr i16 %qh_state_V, i64 0, i64 30" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1239 'getelementptr' 'qh_state_V_addr_93' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1240 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_602, i6 %qh_state_V_addr_93" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1240 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_17 : Operation 1241 [1/1] (0.00ns)   --->   "%qh_state_V_addr_94 = getelementptr i16 %qh_state_V, i64 0, i64 31" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1241 'getelementptr' 'qh_state_V_addr_94' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1242 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_603, i6 %qh_state_V_addr_94" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1242 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_17 : Operation 1243 [1/1] (0.00ns)   --->   "%p_Result_5047 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2400, i32 32"   --->   Operation 1243 'bitselect' 'p_Result_5047' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1244 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2402)   --->   "%p_Val2_2401 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2400, i32 16, i32 31"   --->   Operation 1244 'partselect' 'p_Val2_2401' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1245 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2402)   --->   "%p_Result_4757 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2400, i32 16"   --->   Operation 1245 'bitselect' 'p_Result_4757' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1246 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2402)   --->   "%p_Result_5048 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2400, i32 15"   --->   Operation 1246 'bitselect' 'p_Result_5048' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1247 [1/1] (0.00ns)   --->   "%trunc_ln828_411 = trunc i33 %p_Val2_2400"   --->   Operation 1247 'trunc' 'trunc_ln828_411' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1248 [1/1] (0.66ns)   --->   "%r_411 = icmp_ne  i15 %trunc_ln828_411, i15 0"   --->   Operation 1248 'icmp' 'r_411' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1249 [1/1] (0.00ns)   --->   "%p_Result_5049 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2400, i32 31"   --->   Operation 1249 'bitselect' 'p_Result_5049' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1250 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2402)   --->   "%or_ln374_411 = or i1 %p_Result_4757, i1 %r_411"   --->   Operation 1250 'or' 'or_ln374_411' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1251 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2402)   --->   "%and_ln374_666 = and i1 %or_ln374_411, i1 %p_Result_5048"   --->   Operation 1251 'and' 'and_ln374_666' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1252 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2402)   --->   "%zext_ln377_666 = zext i1 %and_ln374_666"   --->   Operation 1252 'zext' 'zext_ln377_666' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1253 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2402 = add i16 %p_Val2_2401, i16 %zext_ln377_666"   --->   Operation 1253 'add' 'p_Val2_2402' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1254 [1/1] (0.00ns)   --->   "%p_Result_5050 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2402, i32 15"   --->   Operation 1254 'bitselect' 'p_Result_5050' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1255 [1/1] (0.12ns)   --->   "%xor_ln896_1021 = xor i1 %p_Result_5050, i1 1"   --->   Operation 1255 'xor' 'xor_ln896_1021' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1256 [1/1] (0.12ns)   --->   "%carry_829 = and i1 %p_Result_5049, i1 %xor_ln896_1021"   --->   Operation 1256 'and' 'carry_829' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1257 [1/1] (0.12ns)   --->   "%Range1_all_zeros_665 = xor i1 %p_Result_5047, i1 1"   --->   Operation 1257 'xor' 'Range1_all_zeros_665' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1258 [1/1] (0.00ns) (grouped into LUT with out node overflow_604)   --->   "%deleted_zeros_665 = select i1 %carry_829, i1 %p_Result_5047, i1 %Range1_all_zeros_665"   --->   Operation 1258 'select' 'deleted_zeros_665' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1259 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_574)   --->   "%deleted_ones_412 = select i1 %carry_829, i1 %Range1_all_zeros_665, i1 %p_Result_5047"   --->   Operation 1259 'select' 'deleted_ones_412' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1260 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_574)   --->   "%xor_ln891_285 = xor i1 %p_Result_5049, i1 1"   --->   Operation 1260 'xor' 'xor_ln891_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1261 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_574)   --->   "%or_ln891_285 = or i1 %p_Result_5050, i1 %xor_ln891_285"   --->   Operation 1261 'or' 'or_ln891_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1262 [1/1] (0.00ns) (grouped into LUT with out node overflow_604)   --->   "%xor_ln895_733 = xor i1 %deleted_zeros_665, i1 1"   --->   Operation 1262 'xor' 'xor_ln895_733' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1263 [1/1] (0.00ns) (grouped into LUT with out node overflow_604)   --->   "%or_ln895_604 = or i1 %p_Result_5050, i1 %xor_ln895_733"   --->   Operation 1263 'or' 'or_ln895_604' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1264 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_604 = and i1 %or_ln895_604, i1 %Range1_all_zeros_665"   --->   Operation 1264 'and' 'overflow_604' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1265 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_574)   --->   "%xor_ln896_1022 = xor i1 %deleted_ones_412, i1 1"   --->   Operation 1265 'xor' 'xor_ln896_1022' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1266 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_574)   --->   "%or_ln896_604 = or i1 %xor_ln896_1021, i1 %xor_ln896_1022"   --->   Operation 1266 'or' 'or_ln896_604' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1267 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_574 = and i1 %or_ln891_285, i1 %or_ln896_604"   --->   Operation 1267 'and' 'and_ln896_574' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1268 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_604)   --->   "%underflow_604 = and i1 %and_ln896_574, i1 %p_Result_5047"   --->   Operation 1268 'and' 'underflow_604' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1269 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_604)   --->   "%select_ln346_733 = select i1 %overflow_604, i16 32767, i16 32768"   --->   Operation 1269 'select' 'select_ln346_733' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1270 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_604)   --->   "%or_ln346_604 = or i1 %overflow_604, i1 %underflow_604"   --->   Operation 1270 'or' 'or_ln346_604' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1271 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_604 = select i1 %or_ln346_604, i16 %select_ln346_733, i16 %p_Val2_2402"   --->   Operation 1271 'select' 'select_ln346_604' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1272 [1/1] (0.00ns)   --->   "%p_Result_5051 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2403, i32 32"   --->   Operation 1272 'bitselect' 'p_Result_5051' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1273 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2405)   --->   "%p_Val2_2404 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2403, i32 16, i32 31"   --->   Operation 1273 'partselect' 'p_Val2_2404' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1274 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2405)   --->   "%p_Result_4762 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2403, i32 16"   --->   Operation 1274 'bitselect' 'p_Result_4762' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1275 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2405)   --->   "%p_Result_5052 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2403, i32 15"   --->   Operation 1275 'bitselect' 'p_Result_5052' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1276 [1/1] (0.00ns)   --->   "%trunc_ln828_412 = trunc i33 %p_Val2_2403"   --->   Operation 1276 'trunc' 'trunc_ln828_412' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1277 [1/1] (0.66ns)   --->   "%r_412 = icmp_ne  i15 %trunc_ln828_412, i15 0"   --->   Operation 1277 'icmp' 'r_412' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1278 [1/1] (0.00ns)   --->   "%p_Result_5053 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2403, i32 31"   --->   Operation 1278 'bitselect' 'p_Result_5053' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1279 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2405)   --->   "%or_ln374_412 = or i1 %p_Result_4762, i1 %r_412"   --->   Operation 1279 'or' 'or_ln374_412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1280 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2405)   --->   "%and_ln374_667 = and i1 %or_ln374_412, i1 %p_Result_5052"   --->   Operation 1280 'and' 'and_ln374_667' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1281 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2405)   --->   "%zext_ln377_667 = zext i1 %and_ln374_667"   --->   Operation 1281 'zext' 'zext_ln377_667' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1282 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2405 = add i16 %p_Val2_2404, i16 %zext_ln377_667"   --->   Operation 1282 'add' 'p_Val2_2405' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1283 [1/1] (0.00ns)   --->   "%p_Result_5054 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2405, i32 15"   --->   Operation 1283 'bitselect' 'p_Result_5054' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1284 [1/1] (0.12ns)   --->   "%xor_ln896_1023 = xor i1 %p_Result_5054, i1 1"   --->   Operation 1284 'xor' 'xor_ln896_1023' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1285 [1/1] (0.12ns)   --->   "%carry_831 = and i1 %p_Result_5053, i1 %xor_ln896_1023"   --->   Operation 1285 'and' 'carry_831' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1286 [1/1] (0.12ns)   --->   "%Range1_all_zeros_666 = xor i1 %p_Result_5051, i1 1"   --->   Operation 1286 'xor' 'Range1_all_zeros_666' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1287 [1/1] (0.00ns) (grouped into LUT with out node overflow_605)   --->   "%deleted_zeros_666 = select i1 %carry_831, i1 %p_Result_5051, i1 %Range1_all_zeros_666"   --->   Operation 1287 'select' 'deleted_zeros_666' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1288 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_576)   --->   "%deleted_ones_413 = select i1 %carry_831, i1 %Range1_all_zeros_666, i1 %p_Result_5051"   --->   Operation 1288 'select' 'deleted_ones_413' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1289 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_576)   --->   "%xor_ln891_286 = xor i1 %p_Result_5053, i1 1"   --->   Operation 1289 'xor' 'xor_ln891_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1290 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_576)   --->   "%or_ln891_286 = or i1 %p_Result_5054, i1 %xor_ln891_286"   --->   Operation 1290 'or' 'or_ln891_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1291 [1/1] (0.00ns) (grouped into LUT with out node overflow_605)   --->   "%xor_ln895_734 = xor i1 %deleted_zeros_666, i1 1"   --->   Operation 1291 'xor' 'xor_ln895_734' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1292 [1/1] (0.00ns) (grouped into LUT with out node overflow_605)   --->   "%or_ln895_605 = or i1 %p_Result_5054, i1 %xor_ln895_734"   --->   Operation 1292 'or' 'or_ln895_605' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1293 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_605 = and i1 %or_ln895_605, i1 %Range1_all_zeros_666"   --->   Operation 1293 'and' 'overflow_605' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1294 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_576)   --->   "%xor_ln896_1024 = xor i1 %deleted_ones_413, i1 1"   --->   Operation 1294 'xor' 'xor_ln896_1024' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1295 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_576)   --->   "%or_ln896_605 = or i1 %xor_ln896_1023, i1 %xor_ln896_1024"   --->   Operation 1295 'or' 'or_ln896_605' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1296 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_576 = and i1 %or_ln891_286, i1 %or_ln896_605"   --->   Operation 1296 'and' 'and_ln896_576' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1297 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_605)   --->   "%underflow_605 = and i1 %and_ln896_576, i1 %p_Result_5051"   --->   Operation 1297 'and' 'underflow_605' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1298 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_605)   --->   "%select_ln346_734 = select i1 %overflow_605, i16 32767, i16 32768"   --->   Operation 1298 'select' 'select_ln346_734' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1299 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_605)   --->   "%or_ln346_605 = or i1 %overflow_605, i1 %underflow_605"   --->   Operation 1299 'or' 'or_ln346_605' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1300 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_605 = select i1 %or_ln346_605, i16 %select_ln346_734, i16 %p_Val2_2405"   --->   Operation 1300 'select' 'select_ln346_605' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.44>
ST_18 : Operation 1301 [1/1] (0.00ns)   --->   "%h_newstate_35_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_35_read"   --->   Operation 1301 'read' 'h_newstate_35_read_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1302 [1/1] (0.00ns)   --->   "%h_newstate_3437_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_3437_read"   --->   Operation 1302 'read' 'h_newstate_3437_read_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1303 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_301 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_83"   --->   Operation 1303 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_301' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_18 : Operation 1304 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_302 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_82"   --->   Operation 1304 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_302' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_18 : Operation 1305 [1/1] (0.22ns)   --->   "%p_Val2_2406 = select i1 %reset_state_read, i33 %h_newstate_3437_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_301" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1305 'select' 'p_Val2_2406' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1306 [1/1] (0.22ns)   --->   "%p_Val2_2409 = select i1 %reset_state_read, i33 %h_newstate_35_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_302" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1306 'select' 'p_Val2_2409' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1307 [1/1] (0.00ns)   --->   "%qh_state_V_addr_95 = getelementptr i16 %qh_state_V, i64 0, i64 32" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1307 'getelementptr' 'qh_state_V_addr_95' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1308 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_604, i6 %qh_state_V_addr_95" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1308 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_18 : Operation 1309 [1/1] (0.00ns)   --->   "%qh_state_V_addr_96 = getelementptr i16 %qh_state_V, i64 0, i64 33" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1309 'getelementptr' 'qh_state_V_addr_96' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1310 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_605, i6 %qh_state_V_addr_96" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1310 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_18 : Operation 1311 [1/1] (0.00ns)   --->   "%p_Result_5055 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2406, i32 32"   --->   Operation 1311 'bitselect' 'p_Result_5055' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1312 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2408)   --->   "%p_Val2_2407 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2406, i32 16, i32 31"   --->   Operation 1312 'partselect' 'p_Val2_2407' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1313 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2408)   --->   "%p_Result_4767 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2406, i32 16"   --->   Operation 1313 'bitselect' 'p_Result_4767' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1314 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2408)   --->   "%p_Result_5056 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2406, i32 15"   --->   Operation 1314 'bitselect' 'p_Result_5056' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1315 [1/1] (0.00ns)   --->   "%trunc_ln828_413 = trunc i33 %p_Val2_2406"   --->   Operation 1315 'trunc' 'trunc_ln828_413' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1316 [1/1] (0.66ns)   --->   "%r_413 = icmp_ne  i15 %trunc_ln828_413, i15 0"   --->   Operation 1316 'icmp' 'r_413' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1317 [1/1] (0.00ns)   --->   "%p_Result_5057 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2406, i32 31"   --->   Operation 1317 'bitselect' 'p_Result_5057' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1318 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2408)   --->   "%or_ln374_413 = or i1 %p_Result_4767, i1 %r_413"   --->   Operation 1318 'or' 'or_ln374_413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1319 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2408)   --->   "%and_ln374_668 = and i1 %or_ln374_413, i1 %p_Result_5056"   --->   Operation 1319 'and' 'and_ln374_668' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1320 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2408)   --->   "%zext_ln377_668 = zext i1 %and_ln374_668"   --->   Operation 1320 'zext' 'zext_ln377_668' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1321 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2408 = add i16 %p_Val2_2407, i16 %zext_ln377_668"   --->   Operation 1321 'add' 'p_Val2_2408' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1322 [1/1] (0.00ns)   --->   "%p_Result_5058 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2408, i32 15"   --->   Operation 1322 'bitselect' 'p_Result_5058' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1323 [1/1] (0.12ns)   --->   "%xor_ln896_1025 = xor i1 %p_Result_5058, i1 1"   --->   Operation 1323 'xor' 'xor_ln896_1025' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1324 [1/1] (0.12ns)   --->   "%carry_833 = and i1 %p_Result_5057, i1 %xor_ln896_1025"   --->   Operation 1324 'and' 'carry_833' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1325 [1/1] (0.12ns)   --->   "%Range1_all_zeros_667 = xor i1 %p_Result_5055, i1 1"   --->   Operation 1325 'xor' 'Range1_all_zeros_667' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1326 [1/1] (0.00ns) (grouped into LUT with out node overflow_606)   --->   "%deleted_zeros_667 = select i1 %carry_833, i1 %p_Result_5055, i1 %Range1_all_zeros_667"   --->   Operation 1326 'select' 'deleted_zeros_667' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1327 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_578)   --->   "%deleted_ones_414 = select i1 %carry_833, i1 %Range1_all_zeros_667, i1 %p_Result_5055"   --->   Operation 1327 'select' 'deleted_ones_414' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1328 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_578)   --->   "%xor_ln891_287 = xor i1 %p_Result_5057, i1 1"   --->   Operation 1328 'xor' 'xor_ln891_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1329 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_578)   --->   "%or_ln891_287 = or i1 %p_Result_5058, i1 %xor_ln891_287"   --->   Operation 1329 'or' 'or_ln891_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1330 [1/1] (0.00ns) (grouped into LUT with out node overflow_606)   --->   "%xor_ln895_735 = xor i1 %deleted_zeros_667, i1 1"   --->   Operation 1330 'xor' 'xor_ln895_735' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1331 [1/1] (0.00ns) (grouped into LUT with out node overflow_606)   --->   "%or_ln895_606 = or i1 %p_Result_5058, i1 %xor_ln895_735"   --->   Operation 1331 'or' 'or_ln895_606' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1332 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_606 = and i1 %or_ln895_606, i1 %Range1_all_zeros_667"   --->   Operation 1332 'and' 'overflow_606' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1333 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_578)   --->   "%xor_ln896_1026 = xor i1 %deleted_ones_414, i1 1"   --->   Operation 1333 'xor' 'xor_ln896_1026' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1334 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_578)   --->   "%or_ln896_606 = or i1 %xor_ln896_1025, i1 %xor_ln896_1026"   --->   Operation 1334 'or' 'or_ln896_606' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1335 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_578 = and i1 %or_ln891_287, i1 %or_ln896_606"   --->   Operation 1335 'and' 'and_ln896_578' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1336 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_606)   --->   "%underflow_606 = and i1 %and_ln896_578, i1 %p_Result_5055"   --->   Operation 1336 'and' 'underflow_606' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1337 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_606)   --->   "%select_ln346_735 = select i1 %overflow_606, i16 32767, i16 32768"   --->   Operation 1337 'select' 'select_ln346_735' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1338 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_606)   --->   "%or_ln346_606 = or i1 %overflow_606, i1 %underflow_606"   --->   Operation 1338 'or' 'or_ln346_606' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1339 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_606 = select i1 %or_ln346_606, i16 %select_ln346_735, i16 %p_Val2_2408"   --->   Operation 1339 'select' 'select_ln346_606' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1340 [1/1] (0.00ns)   --->   "%p_Result_5059 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2409, i32 32"   --->   Operation 1340 'bitselect' 'p_Result_5059' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1341 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2411)   --->   "%p_Val2_2410 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2409, i32 16, i32 31"   --->   Operation 1341 'partselect' 'p_Val2_2410' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1342 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2411)   --->   "%p_Result_4772 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2409, i32 16"   --->   Operation 1342 'bitselect' 'p_Result_4772' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1343 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2411)   --->   "%p_Result_5060 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2409, i32 15"   --->   Operation 1343 'bitselect' 'p_Result_5060' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1344 [1/1] (0.00ns)   --->   "%trunc_ln828_414 = trunc i33 %p_Val2_2409"   --->   Operation 1344 'trunc' 'trunc_ln828_414' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1345 [1/1] (0.66ns)   --->   "%r_414 = icmp_ne  i15 %trunc_ln828_414, i15 0"   --->   Operation 1345 'icmp' 'r_414' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1346 [1/1] (0.00ns)   --->   "%p_Result_5061 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2409, i32 31"   --->   Operation 1346 'bitselect' 'p_Result_5061' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1347 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2411)   --->   "%or_ln374_414 = or i1 %p_Result_4772, i1 %r_414"   --->   Operation 1347 'or' 'or_ln374_414' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1348 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2411)   --->   "%and_ln374_669 = and i1 %or_ln374_414, i1 %p_Result_5060"   --->   Operation 1348 'and' 'and_ln374_669' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1349 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2411)   --->   "%zext_ln377_669 = zext i1 %and_ln374_669"   --->   Operation 1349 'zext' 'zext_ln377_669' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1350 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2411 = add i16 %p_Val2_2410, i16 %zext_ln377_669"   --->   Operation 1350 'add' 'p_Val2_2411' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1351 [1/1] (0.00ns)   --->   "%p_Result_5062 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2411, i32 15"   --->   Operation 1351 'bitselect' 'p_Result_5062' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1352 [1/1] (0.12ns)   --->   "%xor_ln896_1027 = xor i1 %p_Result_5062, i1 1"   --->   Operation 1352 'xor' 'xor_ln896_1027' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1353 [1/1] (0.12ns)   --->   "%carry_835 = and i1 %p_Result_5061, i1 %xor_ln896_1027"   --->   Operation 1353 'and' 'carry_835' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1354 [1/1] (0.12ns)   --->   "%Range1_all_zeros_668 = xor i1 %p_Result_5059, i1 1"   --->   Operation 1354 'xor' 'Range1_all_zeros_668' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1355 [1/1] (0.00ns) (grouped into LUT with out node overflow_607)   --->   "%deleted_zeros_668 = select i1 %carry_835, i1 %p_Result_5059, i1 %Range1_all_zeros_668"   --->   Operation 1355 'select' 'deleted_zeros_668' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1356 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_580)   --->   "%deleted_ones_415 = select i1 %carry_835, i1 %Range1_all_zeros_668, i1 %p_Result_5059"   --->   Operation 1356 'select' 'deleted_ones_415' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1357 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_580)   --->   "%xor_ln891_288 = xor i1 %p_Result_5061, i1 1"   --->   Operation 1357 'xor' 'xor_ln891_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1358 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_580)   --->   "%or_ln891_288 = or i1 %p_Result_5062, i1 %xor_ln891_288"   --->   Operation 1358 'or' 'or_ln891_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1359 [1/1] (0.00ns) (grouped into LUT with out node overflow_607)   --->   "%xor_ln895_736 = xor i1 %deleted_zeros_668, i1 1"   --->   Operation 1359 'xor' 'xor_ln895_736' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1360 [1/1] (0.00ns) (grouped into LUT with out node overflow_607)   --->   "%or_ln895_607 = or i1 %p_Result_5062, i1 %xor_ln895_736"   --->   Operation 1360 'or' 'or_ln895_607' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1361 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_607 = and i1 %or_ln895_607, i1 %Range1_all_zeros_668"   --->   Operation 1361 'and' 'overflow_607' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1362 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_580)   --->   "%xor_ln896_1028 = xor i1 %deleted_ones_415, i1 1"   --->   Operation 1362 'xor' 'xor_ln896_1028' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1363 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_580)   --->   "%or_ln896_607 = or i1 %xor_ln896_1027, i1 %xor_ln896_1028"   --->   Operation 1363 'or' 'or_ln896_607' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1364 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_580 = and i1 %or_ln891_288, i1 %or_ln896_607"   --->   Operation 1364 'and' 'and_ln896_580' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1365 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_607)   --->   "%underflow_607 = and i1 %and_ln896_580, i1 %p_Result_5059"   --->   Operation 1365 'and' 'underflow_607' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1366 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_607)   --->   "%select_ln346_736 = select i1 %overflow_607, i16 32767, i16 32768"   --->   Operation 1366 'select' 'select_ln346_736' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1367 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_607)   --->   "%or_ln346_607 = or i1 %overflow_607, i1 %underflow_607"   --->   Operation 1367 'or' 'or_ln346_607' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1368 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_607 = select i1 %or_ln346_607, i16 %select_ln346_736, i16 %p_Val2_2411"   --->   Operation 1368 'select' 'select_ln346_607' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.44>
ST_19 : Operation 1369 [1/1] (0.00ns)   --->   "%h_newstate_37_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_37_read"   --->   Operation 1369 'read' 'h_newstate_37_read_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1370 [1/1] (0.00ns)   --->   "%h_newstate_36_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_36_read"   --->   Operation 1370 'read' 'h_newstate_36_read_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1371 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_303 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_81"   --->   Operation 1371 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_303' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_19 : Operation 1372 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_304 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_80"   --->   Operation 1372 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_304' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_19 : Operation 1373 [1/1] (0.22ns)   --->   "%p_Val2_2412 = select i1 %reset_state_read, i33 %h_newstate_36_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_303" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1373 'select' 'p_Val2_2412' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1374 [1/1] (0.22ns)   --->   "%p_Val2_2415 = select i1 %reset_state_read, i33 %h_newstate_37_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_304" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1374 'select' 'p_Val2_2415' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1375 [1/1] (0.00ns)   --->   "%qh_state_V_addr_97 = getelementptr i16 %qh_state_V, i64 0, i64 34" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1375 'getelementptr' 'qh_state_V_addr_97' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1376 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_606, i6 %qh_state_V_addr_97" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1376 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_19 : Operation 1377 [1/1] (0.00ns)   --->   "%qh_state_V_addr_98 = getelementptr i16 %qh_state_V, i64 0, i64 35" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1377 'getelementptr' 'qh_state_V_addr_98' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1378 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_607, i6 %qh_state_V_addr_98" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1378 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_19 : Operation 1379 [1/1] (0.00ns)   --->   "%p_Result_5063 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2412, i32 32"   --->   Operation 1379 'bitselect' 'p_Result_5063' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1380 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2414)   --->   "%p_Val2_2413 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2412, i32 16, i32 31"   --->   Operation 1380 'partselect' 'p_Val2_2413' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1381 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2414)   --->   "%p_Result_4777 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2412, i32 16"   --->   Operation 1381 'bitselect' 'p_Result_4777' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1382 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2414)   --->   "%p_Result_5064 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2412, i32 15"   --->   Operation 1382 'bitselect' 'p_Result_5064' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1383 [1/1] (0.00ns)   --->   "%trunc_ln828_415 = trunc i33 %p_Val2_2412"   --->   Operation 1383 'trunc' 'trunc_ln828_415' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1384 [1/1] (0.66ns)   --->   "%r_415 = icmp_ne  i15 %trunc_ln828_415, i15 0"   --->   Operation 1384 'icmp' 'r_415' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1385 [1/1] (0.00ns)   --->   "%p_Result_5065 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2412, i32 31"   --->   Operation 1385 'bitselect' 'p_Result_5065' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1386 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2414)   --->   "%or_ln374_415 = or i1 %p_Result_4777, i1 %r_415"   --->   Operation 1386 'or' 'or_ln374_415' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1387 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2414)   --->   "%and_ln374_670 = and i1 %or_ln374_415, i1 %p_Result_5064"   --->   Operation 1387 'and' 'and_ln374_670' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1388 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2414)   --->   "%zext_ln377_670 = zext i1 %and_ln374_670"   --->   Operation 1388 'zext' 'zext_ln377_670' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1389 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2414 = add i16 %p_Val2_2413, i16 %zext_ln377_670"   --->   Operation 1389 'add' 'p_Val2_2414' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1390 [1/1] (0.00ns)   --->   "%p_Result_5066 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2414, i32 15"   --->   Operation 1390 'bitselect' 'p_Result_5066' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1391 [1/1] (0.12ns)   --->   "%xor_ln896_1029 = xor i1 %p_Result_5066, i1 1"   --->   Operation 1391 'xor' 'xor_ln896_1029' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1392 [1/1] (0.12ns)   --->   "%carry_837 = and i1 %p_Result_5065, i1 %xor_ln896_1029"   --->   Operation 1392 'and' 'carry_837' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1393 [1/1] (0.12ns)   --->   "%Range1_all_zeros_669 = xor i1 %p_Result_5063, i1 1"   --->   Operation 1393 'xor' 'Range1_all_zeros_669' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1394 [1/1] (0.00ns) (grouped into LUT with out node overflow_608)   --->   "%deleted_zeros_669 = select i1 %carry_837, i1 %p_Result_5063, i1 %Range1_all_zeros_669"   --->   Operation 1394 'select' 'deleted_zeros_669' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1395 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_582)   --->   "%deleted_ones_416 = select i1 %carry_837, i1 %Range1_all_zeros_669, i1 %p_Result_5063"   --->   Operation 1395 'select' 'deleted_ones_416' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1396 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_582)   --->   "%xor_ln891_289 = xor i1 %p_Result_5065, i1 1"   --->   Operation 1396 'xor' 'xor_ln891_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1397 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_582)   --->   "%or_ln891_289 = or i1 %p_Result_5066, i1 %xor_ln891_289"   --->   Operation 1397 'or' 'or_ln891_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1398 [1/1] (0.00ns) (grouped into LUT with out node overflow_608)   --->   "%xor_ln895_737 = xor i1 %deleted_zeros_669, i1 1"   --->   Operation 1398 'xor' 'xor_ln895_737' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1399 [1/1] (0.00ns) (grouped into LUT with out node overflow_608)   --->   "%or_ln895_608 = or i1 %p_Result_5066, i1 %xor_ln895_737"   --->   Operation 1399 'or' 'or_ln895_608' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1400 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_608 = and i1 %or_ln895_608, i1 %Range1_all_zeros_669"   --->   Operation 1400 'and' 'overflow_608' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1401 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_582)   --->   "%xor_ln896_1030 = xor i1 %deleted_ones_416, i1 1"   --->   Operation 1401 'xor' 'xor_ln896_1030' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1402 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_582)   --->   "%or_ln896_608 = or i1 %xor_ln896_1029, i1 %xor_ln896_1030"   --->   Operation 1402 'or' 'or_ln896_608' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1403 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_582 = and i1 %or_ln891_289, i1 %or_ln896_608"   --->   Operation 1403 'and' 'and_ln896_582' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1404 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_608)   --->   "%underflow_608 = and i1 %and_ln896_582, i1 %p_Result_5063"   --->   Operation 1404 'and' 'underflow_608' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1405 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_608)   --->   "%select_ln346_737 = select i1 %overflow_608, i16 32767, i16 32768"   --->   Operation 1405 'select' 'select_ln346_737' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1406 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_608)   --->   "%or_ln346_608 = or i1 %overflow_608, i1 %underflow_608"   --->   Operation 1406 'or' 'or_ln346_608' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1407 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_608 = select i1 %or_ln346_608, i16 %select_ln346_737, i16 %p_Val2_2414"   --->   Operation 1407 'select' 'select_ln346_608' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1408 [1/1] (0.00ns)   --->   "%p_Result_5067 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2415, i32 32"   --->   Operation 1408 'bitselect' 'p_Result_5067' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1409 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2417)   --->   "%p_Val2_2416 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2415, i32 16, i32 31"   --->   Operation 1409 'partselect' 'p_Val2_2416' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1410 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2417)   --->   "%p_Result_4782 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2415, i32 16"   --->   Operation 1410 'bitselect' 'p_Result_4782' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1411 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2417)   --->   "%p_Result_5068 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2415, i32 15"   --->   Operation 1411 'bitselect' 'p_Result_5068' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1412 [1/1] (0.00ns)   --->   "%trunc_ln828_416 = trunc i33 %p_Val2_2415"   --->   Operation 1412 'trunc' 'trunc_ln828_416' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1413 [1/1] (0.66ns)   --->   "%r_416 = icmp_ne  i15 %trunc_ln828_416, i15 0"   --->   Operation 1413 'icmp' 'r_416' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1414 [1/1] (0.00ns)   --->   "%p_Result_5069 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2415, i32 31"   --->   Operation 1414 'bitselect' 'p_Result_5069' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1415 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2417)   --->   "%or_ln374_416 = or i1 %p_Result_4782, i1 %r_416"   --->   Operation 1415 'or' 'or_ln374_416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1416 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2417)   --->   "%and_ln374_671 = and i1 %or_ln374_416, i1 %p_Result_5068"   --->   Operation 1416 'and' 'and_ln374_671' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1417 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2417)   --->   "%zext_ln377_671 = zext i1 %and_ln374_671"   --->   Operation 1417 'zext' 'zext_ln377_671' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1418 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2417 = add i16 %p_Val2_2416, i16 %zext_ln377_671"   --->   Operation 1418 'add' 'p_Val2_2417' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1419 [1/1] (0.00ns)   --->   "%p_Result_5070 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2417, i32 15"   --->   Operation 1419 'bitselect' 'p_Result_5070' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1420 [1/1] (0.12ns)   --->   "%xor_ln896_1031 = xor i1 %p_Result_5070, i1 1"   --->   Operation 1420 'xor' 'xor_ln896_1031' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1421 [1/1] (0.12ns)   --->   "%carry_839 = and i1 %p_Result_5069, i1 %xor_ln896_1031"   --->   Operation 1421 'and' 'carry_839' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1422 [1/1] (0.12ns)   --->   "%Range1_all_zeros_670 = xor i1 %p_Result_5067, i1 1"   --->   Operation 1422 'xor' 'Range1_all_zeros_670' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1423 [1/1] (0.00ns) (grouped into LUT with out node overflow_609)   --->   "%deleted_zeros_670 = select i1 %carry_839, i1 %p_Result_5067, i1 %Range1_all_zeros_670"   --->   Operation 1423 'select' 'deleted_zeros_670' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1424 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_584)   --->   "%deleted_ones_417 = select i1 %carry_839, i1 %Range1_all_zeros_670, i1 %p_Result_5067"   --->   Operation 1424 'select' 'deleted_ones_417' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1425 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_584)   --->   "%xor_ln891_290 = xor i1 %p_Result_5069, i1 1"   --->   Operation 1425 'xor' 'xor_ln891_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1426 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_584)   --->   "%or_ln891_290 = or i1 %p_Result_5070, i1 %xor_ln891_290"   --->   Operation 1426 'or' 'or_ln891_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1427 [1/1] (0.00ns) (grouped into LUT with out node overflow_609)   --->   "%xor_ln895_738 = xor i1 %deleted_zeros_670, i1 1"   --->   Operation 1427 'xor' 'xor_ln895_738' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1428 [1/1] (0.00ns) (grouped into LUT with out node overflow_609)   --->   "%or_ln895_609 = or i1 %p_Result_5070, i1 %xor_ln895_738"   --->   Operation 1428 'or' 'or_ln895_609' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1429 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_609 = and i1 %or_ln895_609, i1 %Range1_all_zeros_670"   --->   Operation 1429 'and' 'overflow_609' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1430 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_584)   --->   "%xor_ln896_1032 = xor i1 %deleted_ones_417, i1 1"   --->   Operation 1430 'xor' 'xor_ln896_1032' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1431 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_584)   --->   "%or_ln896_609 = or i1 %xor_ln896_1031, i1 %xor_ln896_1032"   --->   Operation 1431 'or' 'or_ln896_609' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1432 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_584 = and i1 %or_ln891_290, i1 %or_ln896_609"   --->   Operation 1432 'and' 'and_ln896_584' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1433 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_609)   --->   "%underflow_609 = and i1 %and_ln896_584, i1 %p_Result_5067"   --->   Operation 1433 'and' 'underflow_609' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1434 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_609)   --->   "%select_ln346_738 = select i1 %overflow_609, i16 32767, i16 32768"   --->   Operation 1434 'select' 'select_ln346_738' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1435 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_609)   --->   "%or_ln346_609 = or i1 %overflow_609, i1 %underflow_609"   --->   Operation 1435 'or' 'or_ln346_609' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1436 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_609 = select i1 %or_ln346_609, i16 %select_ln346_738, i16 %p_Val2_2417"   --->   Operation 1436 'select' 'select_ln346_609' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.44>
ST_20 : Operation 1437 [1/1] (0.00ns)   --->   "%h_newstate_39_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_39_read"   --->   Operation 1437 'read' 'h_newstate_39_read_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1438 [1/1] (0.00ns)   --->   "%h_newstate_38_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_38_read"   --->   Operation 1438 'read' 'h_newstate_38_read_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1439 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_305 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_79"   --->   Operation 1439 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_305' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_20 : Operation 1440 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_306 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_78"   --->   Operation 1440 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_306' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_20 : Operation 1441 [1/1] (0.22ns)   --->   "%p_Val2_2418 = select i1 %reset_state_read, i33 %h_newstate_38_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_305" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1441 'select' 'p_Val2_2418' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1442 [1/1] (0.22ns)   --->   "%p_Val2_2421 = select i1 %reset_state_read, i33 %h_newstate_39_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_306" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1442 'select' 'p_Val2_2421' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1443 [1/1] (0.00ns)   --->   "%qh_state_V_addr_99 = getelementptr i16 %qh_state_V, i64 0, i64 36" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1443 'getelementptr' 'qh_state_V_addr_99' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1444 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_608, i6 %qh_state_V_addr_99" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1444 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 1445 [1/1] (0.00ns)   --->   "%qh_state_V_addr_100 = getelementptr i16 %qh_state_V, i64 0, i64 37" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1445 'getelementptr' 'qh_state_V_addr_100' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1446 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_609, i6 %qh_state_V_addr_100" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1446 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_20 : Operation 1447 [1/1] (0.00ns)   --->   "%p_Result_5071 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2418, i32 32"   --->   Operation 1447 'bitselect' 'p_Result_5071' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1448 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2420)   --->   "%p_Val2_2419 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2418, i32 16, i32 31"   --->   Operation 1448 'partselect' 'p_Val2_2419' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1449 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2420)   --->   "%p_Result_4787 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2418, i32 16"   --->   Operation 1449 'bitselect' 'p_Result_4787' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1450 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2420)   --->   "%p_Result_5072 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2418, i32 15"   --->   Operation 1450 'bitselect' 'p_Result_5072' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1451 [1/1] (0.00ns)   --->   "%trunc_ln828_417 = trunc i33 %p_Val2_2418"   --->   Operation 1451 'trunc' 'trunc_ln828_417' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1452 [1/1] (0.66ns)   --->   "%r_417 = icmp_ne  i15 %trunc_ln828_417, i15 0"   --->   Operation 1452 'icmp' 'r_417' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1453 [1/1] (0.00ns)   --->   "%p_Result_5073 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2418, i32 31"   --->   Operation 1453 'bitselect' 'p_Result_5073' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1454 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2420)   --->   "%or_ln374_417 = or i1 %p_Result_4787, i1 %r_417"   --->   Operation 1454 'or' 'or_ln374_417' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1455 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2420)   --->   "%and_ln374_672 = and i1 %or_ln374_417, i1 %p_Result_5072"   --->   Operation 1455 'and' 'and_ln374_672' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1456 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2420)   --->   "%zext_ln377_672 = zext i1 %and_ln374_672"   --->   Operation 1456 'zext' 'zext_ln377_672' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1457 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2420 = add i16 %p_Val2_2419, i16 %zext_ln377_672"   --->   Operation 1457 'add' 'p_Val2_2420' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1458 [1/1] (0.00ns)   --->   "%p_Result_5074 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2420, i32 15"   --->   Operation 1458 'bitselect' 'p_Result_5074' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1459 [1/1] (0.12ns)   --->   "%xor_ln896_1033 = xor i1 %p_Result_5074, i1 1"   --->   Operation 1459 'xor' 'xor_ln896_1033' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1460 [1/1] (0.12ns)   --->   "%carry_841 = and i1 %p_Result_5073, i1 %xor_ln896_1033"   --->   Operation 1460 'and' 'carry_841' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1461 [1/1] (0.12ns)   --->   "%Range1_all_zeros_671 = xor i1 %p_Result_5071, i1 1"   --->   Operation 1461 'xor' 'Range1_all_zeros_671' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1462 [1/1] (0.00ns) (grouped into LUT with out node overflow_610)   --->   "%deleted_zeros_671 = select i1 %carry_841, i1 %p_Result_5071, i1 %Range1_all_zeros_671"   --->   Operation 1462 'select' 'deleted_zeros_671' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1463 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_586)   --->   "%deleted_ones_418 = select i1 %carry_841, i1 %Range1_all_zeros_671, i1 %p_Result_5071"   --->   Operation 1463 'select' 'deleted_ones_418' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1464 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_586)   --->   "%xor_ln891_291 = xor i1 %p_Result_5073, i1 1"   --->   Operation 1464 'xor' 'xor_ln891_291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1465 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_586)   --->   "%or_ln891_291 = or i1 %p_Result_5074, i1 %xor_ln891_291"   --->   Operation 1465 'or' 'or_ln891_291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1466 [1/1] (0.00ns) (grouped into LUT with out node overflow_610)   --->   "%xor_ln895_739 = xor i1 %deleted_zeros_671, i1 1"   --->   Operation 1466 'xor' 'xor_ln895_739' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1467 [1/1] (0.00ns) (grouped into LUT with out node overflow_610)   --->   "%or_ln895_610 = or i1 %p_Result_5074, i1 %xor_ln895_739"   --->   Operation 1467 'or' 'or_ln895_610' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1468 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_610 = and i1 %or_ln895_610, i1 %Range1_all_zeros_671"   --->   Operation 1468 'and' 'overflow_610' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1469 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_586)   --->   "%xor_ln896_1034 = xor i1 %deleted_ones_418, i1 1"   --->   Operation 1469 'xor' 'xor_ln896_1034' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1470 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_586)   --->   "%or_ln896_610 = or i1 %xor_ln896_1033, i1 %xor_ln896_1034"   --->   Operation 1470 'or' 'or_ln896_610' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1471 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_586 = and i1 %or_ln891_291, i1 %or_ln896_610"   --->   Operation 1471 'and' 'and_ln896_586' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1472 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_610)   --->   "%underflow_610 = and i1 %and_ln896_586, i1 %p_Result_5071"   --->   Operation 1472 'and' 'underflow_610' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1473 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_610)   --->   "%select_ln346_739 = select i1 %overflow_610, i16 32767, i16 32768"   --->   Operation 1473 'select' 'select_ln346_739' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1474 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_610)   --->   "%or_ln346_610 = or i1 %overflow_610, i1 %underflow_610"   --->   Operation 1474 'or' 'or_ln346_610' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1475 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_610 = select i1 %or_ln346_610, i16 %select_ln346_739, i16 %p_Val2_2420"   --->   Operation 1475 'select' 'select_ln346_610' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1476 [1/1] (0.00ns)   --->   "%p_Result_5075 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2421, i32 32"   --->   Operation 1476 'bitselect' 'p_Result_5075' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1477 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2423)   --->   "%p_Val2_2422 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2421, i32 16, i32 31"   --->   Operation 1477 'partselect' 'p_Val2_2422' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1478 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2423)   --->   "%p_Result_4792 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2421, i32 16"   --->   Operation 1478 'bitselect' 'p_Result_4792' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1479 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2423)   --->   "%p_Result_5076 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2421, i32 15"   --->   Operation 1479 'bitselect' 'p_Result_5076' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1480 [1/1] (0.00ns)   --->   "%trunc_ln828_418 = trunc i33 %p_Val2_2421"   --->   Operation 1480 'trunc' 'trunc_ln828_418' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1481 [1/1] (0.66ns)   --->   "%r_418 = icmp_ne  i15 %trunc_ln828_418, i15 0"   --->   Operation 1481 'icmp' 'r_418' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1482 [1/1] (0.00ns)   --->   "%p_Result_5077 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2421, i32 31"   --->   Operation 1482 'bitselect' 'p_Result_5077' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1483 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2423)   --->   "%or_ln374_418 = or i1 %p_Result_4792, i1 %r_418"   --->   Operation 1483 'or' 'or_ln374_418' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1484 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2423)   --->   "%and_ln374_673 = and i1 %or_ln374_418, i1 %p_Result_5076"   --->   Operation 1484 'and' 'and_ln374_673' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1485 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2423)   --->   "%zext_ln377_673 = zext i1 %and_ln374_673"   --->   Operation 1485 'zext' 'zext_ln377_673' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1486 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2423 = add i16 %p_Val2_2422, i16 %zext_ln377_673"   --->   Operation 1486 'add' 'p_Val2_2423' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1487 [1/1] (0.00ns)   --->   "%p_Result_5078 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2423, i32 15"   --->   Operation 1487 'bitselect' 'p_Result_5078' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1488 [1/1] (0.12ns)   --->   "%xor_ln896_1035 = xor i1 %p_Result_5078, i1 1"   --->   Operation 1488 'xor' 'xor_ln896_1035' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1489 [1/1] (0.12ns)   --->   "%carry_843 = and i1 %p_Result_5077, i1 %xor_ln896_1035"   --->   Operation 1489 'and' 'carry_843' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1490 [1/1] (0.12ns)   --->   "%Range1_all_zeros_672 = xor i1 %p_Result_5075, i1 1"   --->   Operation 1490 'xor' 'Range1_all_zeros_672' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1491 [1/1] (0.00ns) (grouped into LUT with out node overflow_611)   --->   "%deleted_zeros_672 = select i1 %carry_843, i1 %p_Result_5075, i1 %Range1_all_zeros_672"   --->   Operation 1491 'select' 'deleted_zeros_672' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1492 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_588)   --->   "%deleted_ones_419 = select i1 %carry_843, i1 %Range1_all_zeros_672, i1 %p_Result_5075"   --->   Operation 1492 'select' 'deleted_ones_419' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1493 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_588)   --->   "%xor_ln891_292 = xor i1 %p_Result_5077, i1 1"   --->   Operation 1493 'xor' 'xor_ln891_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1494 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_588)   --->   "%or_ln891_292 = or i1 %p_Result_5078, i1 %xor_ln891_292"   --->   Operation 1494 'or' 'or_ln891_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1495 [1/1] (0.00ns) (grouped into LUT with out node overflow_611)   --->   "%xor_ln895_740 = xor i1 %deleted_zeros_672, i1 1"   --->   Operation 1495 'xor' 'xor_ln895_740' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1496 [1/1] (0.00ns) (grouped into LUT with out node overflow_611)   --->   "%or_ln895_611 = or i1 %p_Result_5078, i1 %xor_ln895_740"   --->   Operation 1496 'or' 'or_ln895_611' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1497 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_611 = and i1 %or_ln895_611, i1 %Range1_all_zeros_672"   --->   Operation 1497 'and' 'overflow_611' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1498 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_588)   --->   "%xor_ln896_1036 = xor i1 %deleted_ones_419, i1 1"   --->   Operation 1498 'xor' 'xor_ln896_1036' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1499 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_588)   --->   "%or_ln896_611 = or i1 %xor_ln896_1035, i1 %xor_ln896_1036"   --->   Operation 1499 'or' 'or_ln896_611' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1500 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_588 = and i1 %or_ln891_292, i1 %or_ln896_611"   --->   Operation 1500 'and' 'and_ln896_588' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1501 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_611)   --->   "%underflow_611 = and i1 %and_ln896_588, i1 %p_Result_5075"   --->   Operation 1501 'and' 'underflow_611' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1502 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_611)   --->   "%select_ln346_740 = select i1 %overflow_611, i16 32767, i16 32768"   --->   Operation 1502 'select' 'select_ln346_740' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1503 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_611)   --->   "%or_ln346_611 = or i1 %overflow_611, i1 %underflow_611"   --->   Operation 1503 'or' 'or_ln346_611' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1504 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_611 = select i1 %or_ln346_611, i16 %select_ln346_740, i16 %p_Val2_2423"   --->   Operation 1504 'select' 'select_ln346_611' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.44>
ST_21 : Operation 1505 [1/1] (0.00ns)   --->   "%h_newstate_41_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_41_read"   --->   Operation 1505 'read' 'h_newstate_41_read_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1506 [1/1] (0.00ns)   --->   "%h_newstate_40_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_40_read"   --->   Operation 1506 'read' 'h_newstate_40_read_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1507 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_307 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_77"   --->   Operation 1507 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_307' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_21 : Operation 1508 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_308 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_76"   --->   Operation 1508 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_308' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_21 : Operation 1509 [1/1] (0.22ns)   --->   "%p_Val2_2424 = select i1 %reset_state_read, i33 %h_newstate_40_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_307" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1509 'select' 'p_Val2_2424' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1510 [1/1] (0.22ns)   --->   "%p_Val2_2427 = select i1 %reset_state_read, i33 %h_newstate_41_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_308" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1510 'select' 'p_Val2_2427' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1511 [1/1] (0.00ns)   --->   "%qh_state_V_addr_101 = getelementptr i16 %qh_state_V, i64 0, i64 38" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1511 'getelementptr' 'qh_state_V_addr_101' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1512 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_610, i6 %qh_state_V_addr_101" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1512 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_21 : Operation 1513 [1/1] (0.00ns)   --->   "%qh_state_V_addr_102 = getelementptr i16 %qh_state_V, i64 0, i64 39" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1513 'getelementptr' 'qh_state_V_addr_102' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1514 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_611, i6 %qh_state_V_addr_102" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1514 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_21 : Operation 1515 [1/1] (0.00ns)   --->   "%p_Result_5079 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2424, i32 32"   --->   Operation 1515 'bitselect' 'p_Result_5079' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1516 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2426)   --->   "%p_Val2_2425 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2424, i32 16, i32 31"   --->   Operation 1516 'partselect' 'p_Val2_2425' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1517 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2426)   --->   "%p_Result_4797 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2424, i32 16"   --->   Operation 1517 'bitselect' 'p_Result_4797' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1518 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2426)   --->   "%p_Result_5080 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2424, i32 15"   --->   Operation 1518 'bitselect' 'p_Result_5080' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1519 [1/1] (0.00ns)   --->   "%trunc_ln828_419 = trunc i33 %p_Val2_2424"   --->   Operation 1519 'trunc' 'trunc_ln828_419' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1520 [1/1] (0.66ns)   --->   "%r_419 = icmp_ne  i15 %trunc_ln828_419, i15 0"   --->   Operation 1520 'icmp' 'r_419' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1521 [1/1] (0.00ns)   --->   "%p_Result_5081 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2424, i32 31"   --->   Operation 1521 'bitselect' 'p_Result_5081' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1522 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2426)   --->   "%or_ln374_419 = or i1 %p_Result_4797, i1 %r_419"   --->   Operation 1522 'or' 'or_ln374_419' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1523 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2426)   --->   "%and_ln374_674 = and i1 %or_ln374_419, i1 %p_Result_5080"   --->   Operation 1523 'and' 'and_ln374_674' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1524 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2426)   --->   "%zext_ln377_674 = zext i1 %and_ln374_674"   --->   Operation 1524 'zext' 'zext_ln377_674' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1525 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2426 = add i16 %p_Val2_2425, i16 %zext_ln377_674"   --->   Operation 1525 'add' 'p_Val2_2426' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1526 [1/1] (0.00ns)   --->   "%p_Result_5082 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2426, i32 15"   --->   Operation 1526 'bitselect' 'p_Result_5082' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1527 [1/1] (0.12ns)   --->   "%xor_ln896_1037 = xor i1 %p_Result_5082, i1 1"   --->   Operation 1527 'xor' 'xor_ln896_1037' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1528 [1/1] (0.12ns)   --->   "%carry_845 = and i1 %p_Result_5081, i1 %xor_ln896_1037"   --->   Operation 1528 'and' 'carry_845' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1529 [1/1] (0.12ns)   --->   "%Range1_all_zeros_673 = xor i1 %p_Result_5079, i1 1"   --->   Operation 1529 'xor' 'Range1_all_zeros_673' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1530 [1/1] (0.00ns) (grouped into LUT with out node overflow_612)   --->   "%deleted_zeros_673 = select i1 %carry_845, i1 %p_Result_5079, i1 %Range1_all_zeros_673"   --->   Operation 1530 'select' 'deleted_zeros_673' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1531 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_590)   --->   "%deleted_ones_420 = select i1 %carry_845, i1 %Range1_all_zeros_673, i1 %p_Result_5079"   --->   Operation 1531 'select' 'deleted_ones_420' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1532 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_590)   --->   "%xor_ln891_293 = xor i1 %p_Result_5081, i1 1"   --->   Operation 1532 'xor' 'xor_ln891_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1533 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_590)   --->   "%or_ln891_293 = or i1 %p_Result_5082, i1 %xor_ln891_293"   --->   Operation 1533 'or' 'or_ln891_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1534 [1/1] (0.00ns) (grouped into LUT with out node overflow_612)   --->   "%xor_ln895_741 = xor i1 %deleted_zeros_673, i1 1"   --->   Operation 1534 'xor' 'xor_ln895_741' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1535 [1/1] (0.00ns) (grouped into LUT with out node overflow_612)   --->   "%or_ln895_612 = or i1 %p_Result_5082, i1 %xor_ln895_741"   --->   Operation 1535 'or' 'or_ln895_612' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1536 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_612 = and i1 %or_ln895_612, i1 %Range1_all_zeros_673"   --->   Operation 1536 'and' 'overflow_612' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1537 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_590)   --->   "%xor_ln896_1038 = xor i1 %deleted_ones_420, i1 1"   --->   Operation 1537 'xor' 'xor_ln896_1038' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1538 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_590)   --->   "%or_ln896_612 = or i1 %xor_ln896_1037, i1 %xor_ln896_1038"   --->   Operation 1538 'or' 'or_ln896_612' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1539 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_590 = and i1 %or_ln891_293, i1 %or_ln896_612"   --->   Operation 1539 'and' 'and_ln896_590' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1540 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_612)   --->   "%underflow_612 = and i1 %and_ln896_590, i1 %p_Result_5079"   --->   Operation 1540 'and' 'underflow_612' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1541 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_612)   --->   "%select_ln346_741 = select i1 %overflow_612, i16 32767, i16 32768"   --->   Operation 1541 'select' 'select_ln346_741' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1542 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_612)   --->   "%or_ln346_612 = or i1 %overflow_612, i1 %underflow_612"   --->   Operation 1542 'or' 'or_ln346_612' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1543 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_612 = select i1 %or_ln346_612, i16 %select_ln346_741, i16 %p_Val2_2426"   --->   Operation 1543 'select' 'select_ln346_612' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1544 [1/1] (0.00ns)   --->   "%p_Result_5083 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2427, i32 32"   --->   Operation 1544 'bitselect' 'p_Result_5083' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1545 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2429)   --->   "%p_Val2_2428 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2427, i32 16, i32 31"   --->   Operation 1545 'partselect' 'p_Val2_2428' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1546 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2429)   --->   "%p_Result_4802 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2427, i32 16"   --->   Operation 1546 'bitselect' 'p_Result_4802' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1547 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2429)   --->   "%p_Result_5084 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2427, i32 15"   --->   Operation 1547 'bitselect' 'p_Result_5084' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1548 [1/1] (0.00ns)   --->   "%trunc_ln828_420 = trunc i33 %p_Val2_2427"   --->   Operation 1548 'trunc' 'trunc_ln828_420' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1549 [1/1] (0.66ns)   --->   "%r_420 = icmp_ne  i15 %trunc_ln828_420, i15 0"   --->   Operation 1549 'icmp' 'r_420' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1550 [1/1] (0.00ns)   --->   "%p_Result_5085 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2427, i32 31"   --->   Operation 1550 'bitselect' 'p_Result_5085' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1551 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2429)   --->   "%or_ln374_420 = or i1 %p_Result_4802, i1 %r_420"   --->   Operation 1551 'or' 'or_ln374_420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1552 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2429)   --->   "%and_ln374_675 = and i1 %or_ln374_420, i1 %p_Result_5084"   --->   Operation 1552 'and' 'and_ln374_675' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1553 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2429)   --->   "%zext_ln377_675 = zext i1 %and_ln374_675"   --->   Operation 1553 'zext' 'zext_ln377_675' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1554 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2429 = add i16 %p_Val2_2428, i16 %zext_ln377_675"   --->   Operation 1554 'add' 'p_Val2_2429' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1555 [1/1] (0.00ns)   --->   "%p_Result_5086 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2429, i32 15"   --->   Operation 1555 'bitselect' 'p_Result_5086' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1556 [1/1] (0.12ns)   --->   "%xor_ln896_1039 = xor i1 %p_Result_5086, i1 1"   --->   Operation 1556 'xor' 'xor_ln896_1039' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1557 [1/1] (0.12ns)   --->   "%carry_847 = and i1 %p_Result_5085, i1 %xor_ln896_1039"   --->   Operation 1557 'and' 'carry_847' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1558 [1/1] (0.12ns)   --->   "%Range1_all_zeros_674 = xor i1 %p_Result_5083, i1 1"   --->   Operation 1558 'xor' 'Range1_all_zeros_674' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1559 [1/1] (0.00ns) (grouped into LUT with out node overflow_613)   --->   "%deleted_zeros_674 = select i1 %carry_847, i1 %p_Result_5083, i1 %Range1_all_zeros_674"   --->   Operation 1559 'select' 'deleted_zeros_674' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1560 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_592)   --->   "%deleted_ones_421 = select i1 %carry_847, i1 %Range1_all_zeros_674, i1 %p_Result_5083"   --->   Operation 1560 'select' 'deleted_ones_421' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1561 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_592)   --->   "%xor_ln891_294 = xor i1 %p_Result_5085, i1 1"   --->   Operation 1561 'xor' 'xor_ln891_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1562 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_592)   --->   "%or_ln891_294 = or i1 %p_Result_5086, i1 %xor_ln891_294"   --->   Operation 1562 'or' 'or_ln891_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1563 [1/1] (0.00ns) (grouped into LUT with out node overflow_613)   --->   "%xor_ln895_742 = xor i1 %deleted_zeros_674, i1 1"   --->   Operation 1563 'xor' 'xor_ln895_742' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1564 [1/1] (0.00ns) (grouped into LUT with out node overflow_613)   --->   "%or_ln895_613 = or i1 %p_Result_5086, i1 %xor_ln895_742"   --->   Operation 1564 'or' 'or_ln895_613' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1565 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_613 = and i1 %or_ln895_613, i1 %Range1_all_zeros_674"   --->   Operation 1565 'and' 'overflow_613' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1566 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_592)   --->   "%xor_ln896_1040 = xor i1 %deleted_ones_421, i1 1"   --->   Operation 1566 'xor' 'xor_ln896_1040' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1567 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_592)   --->   "%or_ln896_613 = or i1 %xor_ln896_1039, i1 %xor_ln896_1040"   --->   Operation 1567 'or' 'or_ln896_613' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1568 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_592 = and i1 %or_ln891_294, i1 %or_ln896_613"   --->   Operation 1568 'and' 'and_ln896_592' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1569 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_613)   --->   "%underflow_613 = and i1 %and_ln896_592, i1 %p_Result_5083"   --->   Operation 1569 'and' 'underflow_613' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1570 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_613)   --->   "%select_ln346_742 = select i1 %overflow_613, i16 32767, i16 32768"   --->   Operation 1570 'select' 'select_ln346_742' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1571 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_613)   --->   "%or_ln346_613 = or i1 %overflow_613, i1 %underflow_613"   --->   Operation 1571 'or' 'or_ln346_613' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1572 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_613 = select i1 %or_ln346_613, i16 %select_ln346_742, i16 %p_Val2_2429"   --->   Operation 1572 'select' 'select_ln346_613' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.44>
ST_22 : Operation 1573 [1/1] (0.00ns)   --->   "%h_newstate_43_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_43_read"   --->   Operation 1573 'read' 'h_newstate_43_read_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1574 [1/1] (0.00ns)   --->   "%h_newstate_42_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_42_read"   --->   Operation 1574 'read' 'h_newstate_42_read_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1575 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_309 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_75"   --->   Operation 1575 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_309' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_22 : Operation 1576 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_310 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_74"   --->   Operation 1576 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_310' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_22 : Operation 1577 [1/1] (0.22ns)   --->   "%p_Val2_2430 = select i1 %reset_state_read, i33 %h_newstate_42_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_309" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1577 'select' 'p_Val2_2430' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1578 [1/1] (0.22ns)   --->   "%p_Val2_2433 = select i1 %reset_state_read, i33 %h_newstate_43_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_310" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1578 'select' 'p_Val2_2433' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1579 [1/1] (0.00ns)   --->   "%qh_state_V_addr_103 = getelementptr i16 %qh_state_V, i64 0, i64 40" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1579 'getelementptr' 'qh_state_V_addr_103' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1580 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_612, i6 %qh_state_V_addr_103" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1580 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_22 : Operation 1581 [1/1] (0.00ns)   --->   "%qh_state_V_addr_104 = getelementptr i16 %qh_state_V, i64 0, i64 41" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1581 'getelementptr' 'qh_state_V_addr_104' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1582 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_613, i6 %qh_state_V_addr_104" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1582 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_22 : Operation 1583 [1/1] (0.00ns)   --->   "%p_Result_5087 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2430, i32 32"   --->   Operation 1583 'bitselect' 'p_Result_5087' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1584 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2432)   --->   "%p_Val2_2431 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2430, i32 16, i32 31"   --->   Operation 1584 'partselect' 'p_Val2_2431' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1585 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2432)   --->   "%p_Result_4807 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2430, i32 16"   --->   Operation 1585 'bitselect' 'p_Result_4807' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1586 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2432)   --->   "%p_Result_5088 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2430, i32 15"   --->   Operation 1586 'bitselect' 'p_Result_5088' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1587 [1/1] (0.00ns)   --->   "%trunc_ln828_421 = trunc i33 %p_Val2_2430"   --->   Operation 1587 'trunc' 'trunc_ln828_421' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1588 [1/1] (0.66ns)   --->   "%r_421 = icmp_ne  i15 %trunc_ln828_421, i15 0"   --->   Operation 1588 'icmp' 'r_421' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1589 [1/1] (0.00ns)   --->   "%p_Result_5089 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2430, i32 31"   --->   Operation 1589 'bitselect' 'p_Result_5089' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1590 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2432)   --->   "%or_ln374_421 = or i1 %p_Result_4807, i1 %r_421"   --->   Operation 1590 'or' 'or_ln374_421' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1591 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2432)   --->   "%and_ln374_676 = and i1 %or_ln374_421, i1 %p_Result_5088"   --->   Operation 1591 'and' 'and_ln374_676' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1592 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2432)   --->   "%zext_ln377_676 = zext i1 %and_ln374_676"   --->   Operation 1592 'zext' 'zext_ln377_676' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1593 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2432 = add i16 %p_Val2_2431, i16 %zext_ln377_676"   --->   Operation 1593 'add' 'p_Val2_2432' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1594 [1/1] (0.00ns)   --->   "%p_Result_5090 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2432, i32 15"   --->   Operation 1594 'bitselect' 'p_Result_5090' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1595 [1/1] (0.12ns)   --->   "%xor_ln896_1041 = xor i1 %p_Result_5090, i1 1"   --->   Operation 1595 'xor' 'xor_ln896_1041' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1596 [1/1] (0.12ns)   --->   "%carry_849 = and i1 %p_Result_5089, i1 %xor_ln896_1041"   --->   Operation 1596 'and' 'carry_849' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1597 [1/1] (0.12ns)   --->   "%Range1_all_zeros_675 = xor i1 %p_Result_5087, i1 1"   --->   Operation 1597 'xor' 'Range1_all_zeros_675' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1598 [1/1] (0.00ns) (grouped into LUT with out node overflow_614)   --->   "%deleted_zeros_675 = select i1 %carry_849, i1 %p_Result_5087, i1 %Range1_all_zeros_675"   --->   Operation 1598 'select' 'deleted_zeros_675' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1599 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_594)   --->   "%deleted_ones_422 = select i1 %carry_849, i1 %Range1_all_zeros_675, i1 %p_Result_5087"   --->   Operation 1599 'select' 'deleted_ones_422' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1600 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_594)   --->   "%xor_ln891_295 = xor i1 %p_Result_5089, i1 1"   --->   Operation 1600 'xor' 'xor_ln891_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1601 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_594)   --->   "%or_ln891_295 = or i1 %p_Result_5090, i1 %xor_ln891_295"   --->   Operation 1601 'or' 'or_ln891_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1602 [1/1] (0.00ns) (grouped into LUT with out node overflow_614)   --->   "%xor_ln895_743 = xor i1 %deleted_zeros_675, i1 1"   --->   Operation 1602 'xor' 'xor_ln895_743' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1603 [1/1] (0.00ns) (grouped into LUT with out node overflow_614)   --->   "%or_ln895_614 = or i1 %p_Result_5090, i1 %xor_ln895_743"   --->   Operation 1603 'or' 'or_ln895_614' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1604 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_614 = and i1 %or_ln895_614, i1 %Range1_all_zeros_675"   --->   Operation 1604 'and' 'overflow_614' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1605 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_594)   --->   "%xor_ln896_1042 = xor i1 %deleted_ones_422, i1 1"   --->   Operation 1605 'xor' 'xor_ln896_1042' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1606 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_594)   --->   "%or_ln896_614 = or i1 %xor_ln896_1041, i1 %xor_ln896_1042"   --->   Operation 1606 'or' 'or_ln896_614' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1607 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_594 = and i1 %or_ln891_295, i1 %or_ln896_614"   --->   Operation 1607 'and' 'and_ln896_594' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1608 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_614)   --->   "%underflow_614 = and i1 %and_ln896_594, i1 %p_Result_5087"   --->   Operation 1608 'and' 'underflow_614' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1609 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_614)   --->   "%select_ln346_743 = select i1 %overflow_614, i16 32767, i16 32768"   --->   Operation 1609 'select' 'select_ln346_743' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1610 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_614)   --->   "%or_ln346_614 = or i1 %overflow_614, i1 %underflow_614"   --->   Operation 1610 'or' 'or_ln346_614' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1611 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_614 = select i1 %or_ln346_614, i16 %select_ln346_743, i16 %p_Val2_2432"   --->   Operation 1611 'select' 'select_ln346_614' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1612 [1/1] (0.00ns)   --->   "%p_Result_5091 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2433, i32 32"   --->   Operation 1612 'bitselect' 'p_Result_5091' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1613 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2435)   --->   "%p_Val2_2434 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2433, i32 16, i32 31"   --->   Operation 1613 'partselect' 'p_Val2_2434' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1614 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2435)   --->   "%p_Result_4812 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2433, i32 16"   --->   Operation 1614 'bitselect' 'p_Result_4812' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1615 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2435)   --->   "%p_Result_5092 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2433, i32 15"   --->   Operation 1615 'bitselect' 'p_Result_5092' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1616 [1/1] (0.00ns)   --->   "%trunc_ln828_422 = trunc i33 %p_Val2_2433"   --->   Operation 1616 'trunc' 'trunc_ln828_422' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1617 [1/1] (0.66ns)   --->   "%r_422 = icmp_ne  i15 %trunc_ln828_422, i15 0"   --->   Operation 1617 'icmp' 'r_422' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1618 [1/1] (0.00ns)   --->   "%p_Result_5093 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2433, i32 31"   --->   Operation 1618 'bitselect' 'p_Result_5093' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1619 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2435)   --->   "%or_ln374_422 = or i1 %p_Result_4812, i1 %r_422"   --->   Operation 1619 'or' 'or_ln374_422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1620 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2435)   --->   "%and_ln374_677 = and i1 %or_ln374_422, i1 %p_Result_5092"   --->   Operation 1620 'and' 'and_ln374_677' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1621 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2435)   --->   "%zext_ln377_677 = zext i1 %and_ln374_677"   --->   Operation 1621 'zext' 'zext_ln377_677' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1622 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2435 = add i16 %p_Val2_2434, i16 %zext_ln377_677"   --->   Operation 1622 'add' 'p_Val2_2435' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1623 [1/1] (0.00ns)   --->   "%p_Result_5094 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2435, i32 15"   --->   Operation 1623 'bitselect' 'p_Result_5094' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1624 [1/1] (0.12ns)   --->   "%xor_ln896_1043 = xor i1 %p_Result_5094, i1 1"   --->   Operation 1624 'xor' 'xor_ln896_1043' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1625 [1/1] (0.12ns)   --->   "%carry_851 = and i1 %p_Result_5093, i1 %xor_ln896_1043"   --->   Operation 1625 'and' 'carry_851' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1626 [1/1] (0.12ns)   --->   "%Range1_all_zeros_676 = xor i1 %p_Result_5091, i1 1"   --->   Operation 1626 'xor' 'Range1_all_zeros_676' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1627 [1/1] (0.00ns) (grouped into LUT with out node overflow_615)   --->   "%deleted_zeros_676 = select i1 %carry_851, i1 %p_Result_5091, i1 %Range1_all_zeros_676"   --->   Operation 1627 'select' 'deleted_zeros_676' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1628 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_596)   --->   "%deleted_ones_423 = select i1 %carry_851, i1 %Range1_all_zeros_676, i1 %p_Result_5091"   --->   Operation 1628 'select' 'deleted_ones_423' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1629 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_596)   --->   "%xor_ln891_296 = xor i1 %p_Result_5093, i1 1"   --->   Operation 1629 'xor' 'xor_ln891_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1630 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_596)   --->   "%or_ln891_296 = or i1 %p_Result_5094, i1 %xor_ln891_296"   --->   Operation 1630 'or' 'or_ln891_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1631 [1/1] (0.00ns) (grouped into LUT with out node overflow_615)   --->   "%xor_ln895_744 = xor i1 %deleted_zeros_676, i1 1"   --->   Operation 1631 'xor' 'xor_ln895_744' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1632 [1/1] (0.00ns) (grouped into LUT with out node overflow_615)   --->   "%or_ln895_615 = or i1 %p_Result_5094, i1 %xor_ln895_744"   --->   Operation 1632 'or' 'or_ln895_615' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1633 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_615 = and i1 %or_ln895_615, i1 %Range1_all_zeros_676"   --->   Operation 1633 'and' 'overflow_615' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1634 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_596)   --->   "%xor_ln896_1044 = xor i1 %deleted_ones_423, i1 1"   --->   Operation 1634 'xor' 'xor_ln896_1044' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1635 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_596)   --->   "%or_ln896_615 = or i1 %xor_ln896_1043, i1 %xor_ln896_1044"   --->   Operation 1635 'or' 'or_ln896_615' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1636 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_596 = and i1 %or_ln891_296, i1 %or_ln896_615"   --->   Operation 1636 'and' 'and_ln896_596' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1637 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_615)   --->   "%underflow_615 = and i1 %and_ln896_596, i1 %p_Result_5091"   --->   Operation 1637 'and' 'underflow_615' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1638 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_615)   --->   "%select_ln346_744 = select i1 %overflow_615, i16 32767, i16 32768"   --->   Operation 1638 'select' 'select_ln346_744' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1639 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_615)   --->   "%or_ln346_615 = or i1 %overflow_615, i1 %underflow_615"   --->   Operation 1639 'or' 'or_ln346_615' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1640 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_615 = select i1 %or_ln346_615, i16 %select_ln346_744, i16 %p_Val2_2435"   --->   Operation 1640 'select' 'select_ln346_615' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.44>
ST_23 : Operation 1641 [1/1] (0.00ns)   --->   "%h_newstate_4549_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_4549_read"   --->   Operation 1641 'read' 'h_newstate_4549_read_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1642 [1/1] (0.00ns)   --->   "%h_newstate_44_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_44_read"   --->   Operation 1642 'read' 'h_newstate_44_read_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1643 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_311 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_73"   --->   Operation 1643 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_311' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_23 : Operation 1644 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_312 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_72"   --->   Operation 1644 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_312' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_23 : Operation 1645 [1/1] (0.22ns)   --->   "%p_Val2_2436 = select i1 %reset_state_read, i33 %h_newstate_44_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_311" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1645 'select' 'p_Val2_2436' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1646 [1/1] (0.22ns)   --->   "%p_Val2_2439 = select i1 %reset_state_read, i33 %h_newstate_4549_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_312" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1646 'select' 'p_Val2_2439' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1647 [1/1] (0.00ns)   --->   "%qh_state_V_addr_105 = getelementptr i16 %qh_state_V, i64 0, i64 42" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1647 'getelementptr' 'qh_state_V_addr_105' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1648 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_614, i6 %qh_state_V_addr_105" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1648 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_23 : Operation 1649 [1/1] (0.00ns)   --->   "%qh_state_V_addr_106 = getelementptr i16 %qh_state_V, i64 0, i64 43" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1649 'getelementptr' 'qh_state_V_addr_106' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1650 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_615, i6 %qh_state_V_addr_106" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1650 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_23 : Operation 1651 [1/1] (0.00ns)   --->   "%p_Result_5095 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2436, i32 32"   --->   Operation 1651 'bitselect' 'p_Result_5095' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1652 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2438)   --->   "%p_Val2_2437 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2436, i32 16, i32 31"   --->   Operation 1652 'partselect' 'p_Val2_2437' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1653 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2438)   --->   "%p_Result_4817 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2436, i32 16"   --->   Operation 1653 'bitselect' 'p_Result_4817' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1654 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2438)   --->   "%p_Result_5096 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2436, i32 15"   --->   Operation 1654 'bitselect' 'p_Result_5096' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1655 [1/1] (0.00ns)   --->   "%trunc_ln828_423 = trunc i33 %p_Val2_2436"   --->   Operation 1655 'trunc' 'trunc_ln828_423' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1656 [1/1] (0.66ns)   --->   "%r_423 = icmp_ne  i15 %trunc_ln828_423, i15 0"   --->   Operation 1656 'icmp' 'r_423' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1657 [1/1] (0.00ns)   --->   "%p_Result_5097 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2436, i32 31"   --->   Operation 1657 'bitselect' 'p_Result_5097' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1658 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2438)   --->   "%or_ln374_423 = or i1 %p_Result_4817, i1 %r_423"   --->   Operation 1658 'or' 'or_ln374_423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1659 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2438)   --->   "%and_ln374_678 = and i1 %or_ln374_423, i1 %p_Result_5096"   --->   Operation 1659 'and' 'and_ln374_678' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1660 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2438)   --->   "%zext_ln377_678 = zext i1 %and_ln374_678"   --->   Operation 1660 'zext' 'zext_ln377_678' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1661 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2438 = add i16 %p_Val2_2437, i16 %zext_ln377_678"   --->   Operation 1661 'add' 'p_Val2_2438' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1662 [1/1] (0.00ns)   --->   "%p_Result_5098 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2438, i32 15"   --->   Operation 1662 'bitselect' 'p_Result_5098' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1663 [1/1] (0.12ns)   --->   "%xor_ln896_1045 = xor i1 %p_Result_5098, i1 1"   --->   Operation 1663 'xor' 'xor_ln896_1045' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1664 [1/1] (0.12ns)   --->   "%carry_853 = and i1 %p_Result_5097, i1 %xor_ln896_1045"   --->   Operation 1664 'and' 'carry_853' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1665 [1/1] (0.12ns)   --->   "%Range1_all_zeros_677 = xor i1 %p_Result_5095, i1 1"   --->   Operation 1665 'xor' 'Range1_all_zeros_677' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1666 [1/1] (0.00ns) (grouped into LUT with out node overflow_616)   --->   "%deleted_zeros_677 = select i1 %carry_853, i1 %p_Result_5095, i1 %Range1_all_zeros_677"   --->   Operation 1666 'select' 'deleted_zeros_677' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1667 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_598)   --->   "%deleted_ones_424 = select i1 %carry_853, i1 %Range1_all_zeros_677, i1 %p_Result_5095"   --->   Operation 1667 'select' 'deleted_ones_424' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1668 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_598)   --->   "%xor_ln891_297 = xor i1 %p_Result_5097, i1 1"   --->   Operation 1668 'xor' 'xor_ln891_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1669 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_598)   --->   "%or_ln891_297 = or i1 %p_Result_5098, i1 %xor_ln891_297"   --->   Operation 1669 'or' 'or_ln891_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1670 [1/1] (0.00ns) (grouped into LUT with out node overflow_616)   --->   "%xor_ln895_745 = xor i1 %deleted_zeros_677, i1 1"   --->   Operation 1670 'xor' 'xor_ln895_745' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1671 [1/1] (0.00ns) (grouped into LUT with out node overflow_616)   --->   "%or_ln895_616 = or i1 %p_Result_5098, i1 %xor_ln895_745"   --->   Operation 1671 'or' 'or_ln895_616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1672 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_616 = and i1 %or_ln895_616, i1 %Range1_all_zeros_677"   --->   Operation 1672 'and' 'overflow_616' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1673 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_598)   --->   "%xor_ln896_1046 = xor i1 %deleted_ones_424, i1 1"   --->   Operation 1673 'xor' 'xor_ln896_1046' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1674 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_598)   --->   "%or_ln896_616 = or i1 %xor_ln896_1045, i1 %xor_ln896_1046"   --->   Operation 1674 'or' 'or_ln896_616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1675 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_598 = and i1 %or_ln891_297, i1 %or_ln896_616"   --->   Operation 1675 'and' 'and_ln896_598' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1676 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_616)   --->   "%underflow_616 = and i1 %and_ln896_598, i1 %p_Result_5095"   --->   Operation 1676 'and' 'underflow_616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1677 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_616)   --->   "%select_ln346_745 = select i1 %overflow_616, i16 32767, i16 32768"   --->   Operation 1677 'select' 'select_ln346_745' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1678 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_616)   --->   "%or_ln346_616 = or i1 %overflow_616, i1 %underflow_616"   --->   Operation 1678 'or' 'or_ln346_616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1679 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_616 = select i1 %or_ln346_616, i16 %select_ln346_745, i16 %p_Val2_2438"   --->   Operation 1679 'select' 'select_ln346_616' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1680 [1/1] (0.00ns)   --->   "%p_Result_5099 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2439, i32 32"   --->   Operation 1680 'bitselect' 'p_Result_5099' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1681 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2441)   --->   "%p_Val2_2440 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2439, i32 16, i32 31"   --->   Operation 1681 'partselect' 'p_Val2_2440' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1682 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2441)   --->   "%p_Result_4822 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2439, i32 16"   --->   Operation 1682 'bitselect' 'p_Result_4822' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1683 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2441)   --->   "%p_Result_5100 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2439, i32 15"   --->   Operation 1683 'bitselect' 'p_Result_5100' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1684 [1/1] (0.00ns)   --->   "%trunc_ln828_424 = trunc i33 %p_Val2_2439"   --->   Operation 1684 'trunc' 'trunc_ln828_424' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1685 [1/1] (0.66ns)   --->   "%r_424 = icmp_ne  i15 %trunc_ln828_424, i15 0"   --->   Operation 1685 'icmp' 'r_424' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1686 [1/1] (0.00ns)   --->   "%p_Result_5101 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2439, i32 31"   --->   Operation 1686 'bitselect' 'p_Result_5101' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1687 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2441)   --->   "%or_ln374_424 = or i1 %p_Result_4822, i1 %r_424"   --->   Operation 1687 'or' 'or_ln374_424' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1688 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2441)   --->   "%and_ln374_679 = and i1 %or_ln374_424, i1 %p_Result_5100"   --->   Operation 1688 'and' 'and_ln374_679' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1689 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2441)   --->   "%zext_ln377_679 = zext i1 %and_ln374_679"   --->   Operation 1689 'zext' 'zext_ln377_679' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1690 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2441 = add i16 %p_Val2_2440, i16 %zext_ln377_679"   --->   Operation 1690 'add' 'p_Val2_2441' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1691 [1/1] (0.00ns)   --->   "%p_Result_5102 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2441, i32 15"   --->   Operation 1691 'bitselect' 'p_Result_5102' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1692 [1/1] (0.12ns)   --->   "%xor_ln896_1047 = xor i1 %p_Result_5102, i1 1"   --->   Operation 1692 'xor' 'xor_ln896_1047' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1693 [1/1] (0.12ns)   --->   "%carry_855 = and i1 %p_Result_5101, i1 %xor_ln896_1047"   --->   Operation 1693 'and' 'carry_855' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1694 [1/1] (0.12ns)   --->   "%Range1_all_zeros_678 = xor i1 %p_Result_5099, i1 1"   --->   Operation 1694 'xor' 'Range1_all_zeros_678' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1695 [1/1] (0.00ns) (grouped into LUT with out node overflow_617)   --->   "%deleted_zeros_678 = select i1 %carry_855, i1 %p_Result_5099, i1 %Range1_all_zeros_678"   --->   Operation 1695 'select' 'deleted_zeros_678' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1696 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_600)   --->   "%deleted_ones_425 = select i1 %carry_855, i1 %Range1_all_zeros_678, i1 %p_Result_5099"   --->   Operation 1696 'select' 'deleted_ones_425' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1697 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_600)   --->   "%xor_ln891_298 = xor i1 %p_Result_5101, i1 1"   --->   Operation 1697 'xor' 'xor_ln891_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1698 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_600)   --->   "%or_ln891_298 = or i1 %p_Result_5102, i1 %xor_ln891_298"   --->   Operation 1698 'or' 'or_ln891_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1699 [1/1] (0.00ns) (grouped into LUT with out node overflow_617)   --->   "%xor_ln895_746 = xor i1 %deleted_zeros_678, i1 1"   --->   Operation 1699 'xor' 'xor_ln895_746' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1700 [1/1] (0.00ns) (grouped into LUT with out node overflow_617)   --->   "%or_ln895_617 = or i1 %p_Result_5102, i1 %xor_ln895_746"   --->   Operation 1700 'or' 'or_ln895_617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1701 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_617 = and i1 %or_ln895_617, i1 %Range1_all_zeros_678"   --->   Operation 1701 'and' 'overflow_617' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1702 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_600)   --->   "%xor_ln896_1048 = xor i1 %deleted_ones_425, i1 1"   --->   Operation 1702 'xor' 'xor_ln896_1048' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1703 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_600)   --->   "%or_ln896_617 = or i1 %xor_ln896_1047, i1 %xor_ln896_1048"   --->   Operation 1703 'or' 'or_ln896_617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1704 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_600 = and i1 %or_ln891_298, i1 %or_ln896_617"   --->   Operation 1704 'and' 'and_ln896_600' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1705 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_617)   --->   "%underflow_617 = and i1 %and_ln896_600, i1 %p_Result_5099"   --->   Operation 1705 'and' 'underflow_617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1706 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_617)   --->   "%select_ln346_746 = select i1 %overflow_617, i16 32767, i16 32768"   --->   Operation 1706 'select' 'select_ln346_746' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1707 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_617)   --->   "%or_ln346_617 = or i1 %overflow_617, i1 %underflow_617"   --->   Operation 1707 'or' 'or_ln346_617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1708 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_617 = select i1 %or_ln346_617, i16 %select_ln346_746, i16 %p_Val2_2441"   --->   Operation 1708 'select' 'select_ln346_617' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.44>
ST_24 : Operation 1709 [1/1] (0.00ns)   --->   "%h_newstate_47_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_47_read"   --->   Operation 1709 'read' 'h_newstate_47_read_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1710 [1/1] (0.00ns)   --->   "%h_newstate_46_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_46_read"   --->   Operation 1710 'read' 'h_newstate_46_read_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1711 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_313 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_71"   --->   Operation 1711 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_313' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_24 : Operation 1712 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_314 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_70"   --->   Operation 1712 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_314' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_24 : Operation 1713 [1/1] (0.22ns)   --->   "%p_Val2_2442 = select i1 %reset_state_read, i33 %h_newstate_46_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_313" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1713 'select' 'p_Val2_2442' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1714 [1/1] (0.22ns)   --->   "%p_Val2_2445 = select i1 %reset_state_read, i33 %h_newstate_47_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_314" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1714 'select' 'p_Val2_2445' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1715 [1/1] (0.00ns)   --->   "%qh_state_V_addr_107 = getelementptr i16 %qh_state_V, i64 0, i64 44" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1715 'getelementptr' 'qh_state_V_addr_107' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1716 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_616, i6 %qh_state_V_addr_107" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1716 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_24 : Operation 1717 [1/1] (0.00ns)   --->   "%qh_state_V_addr_108 = getelementptr i16 %qh_state_V, i64 0, i64 45" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1717 'getelementptr' 'qh_state_V_addr_108' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1718 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_617, i6 %qh_state_V_addr_108" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1718 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_24 : Operation 1719 [1/1] (0.00ns)   --->   "%p_Result_5103 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2442, i32 32"   --->   Operation 1719 'bitselect' 'p_Result_5103' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1720 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2444)   --->   "%p_Val2_2443 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2442, i32 16, i32 31"   --->   Operation 1720 'partselect' 'p_Val2_2443' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1721 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2444)   --->   "%p_Result_4827 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2442, i32 16"   --->   Operation 1721 'bitselect' 'p_Result_4827' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1722 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2444)   --->   "%p_Result_5104 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2442, i32 15"   --->   Operation 1722 'bitselect' 'p_Result_5104' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1723 [1/1] (0.00ns)   --->   "%trunc_ln828_425 = trunc i33 %p_Val2_2442"   --->   Operation 1723 'trunc' 'trunc_ln828_425' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1724 [1/1] (0.66ns)   --->   "%r_425 = icmp_ne  i15 %trunc_ln828_425, i15 0"   --->   Operation 1724 'icmp' 'r_425' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1725 [1/1] (0.00ns)   --->   "%p_Result_5105 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2442, i32 31"   --->   Operation 1725 'bitselect' 'p_Result_5105' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1726 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2444)   --->   "%or_ln374_425 = or i1 %p_Result_4827, i1 %r_425"   --->   Operation 1726 'or' 'or_ln374_425' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1727 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2444)   --->   "%and_ln374_680 = and i1 %or_ln374_425, i1 %p_Result_5104"   --->   Operation 1727 'and' 'and_ln374_680' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1728 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2444)   --->   "%zext_ln377_680 = zext i1 %and_ln374_680"   --->   Operation 1728 'zext' 'zext_ln377_680' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1729 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2444 = add i16 %p_Val2_2443, i16 %zext_ln377_680"   --->   Operation 1729 'add' 'p_Val2_2444' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1730 [1/1] (0.00ns)   --->   "%p_Result_5106 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2444, i32 15"   --->   Operation 1730 'bitselect' 'p_Result_5106' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1731 [1/1] (0.12ns)   --->   "%xor_ln896_1049 = xor i1 %p_Result_5106, i1 1"   --->   Operation 1731 'xor' 'xor_ln896_1049' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1732 [1/1] (0.12ns)   --->   "%carry_857 = and i1 %p_Result_5105, i1 %xor_ln896_1049"   --->   Operation 1732 'and' 'carry_857' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1733 [1/1] (0.12ns)   --->   "%Range1_all_zeros_679 = xor i1 %p_Result_5103, i1 1"   --->   Operation 1733 'xor' 'Range1_all_zeros_679' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1734 [1/1] (0.00ns) (grouped into LUT with out node overflow_618)   --->   "%deleted_zeros_679 = select i1 %carry_857, i1 %p_Result_5103, i1 %Range1_all_zeros_679"   --->   Operation 1734 'select' 'deleted_zeros_679' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1735 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_602)   --->   "%deleted_ones_426 = select i1 %carry_857, i1 %Range1_all_zeros_679, i1 %p_Result_5103"   --->   Operation 1735 'select' 'deleted_ones_426' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1736 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_602)   --->   "%xor_ln891_299 = xor i1 %p_Result_5105, i1 1"   --->   Operation 1736 'xor' 'xor_ln891_299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1737 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_602)   --->   "%or_ln891_299 = or i1 %p_Result_5106, i1 %xor_ln891_299"   --->   Operation 1737 'or' 'or_ln891_299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1738 [1/1] (0.00ns) (grouped into LUT with out node overflow_618)   --->   "%xor_ln895_747 = xor i1 %deleted_zeros_679, i1 1"   --->   Operation 1738 'xor' 'xor_ln895_747' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1739 [1/1] (0.00ns) (grouped into LUT with out node overflow_618)   --->   "%or_ln895_618 = or i1 %p_Result_5106, i1 %xor_ln895_747"   --->   Operation 1739 'or' 'or_ln895_618' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1740 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_618 = and i1 %or_ln895_618, i1 %Range1_all_zeros_679"   --->   Operation 1740 'and' 'overflow_618' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1741 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_602)   --->   "%xor_ln896_1050 = xor i1 %deleted_ones_426, i1 1"   --->   Operation 1741 'xor' 'xor_ln896_1050' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1742 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_602)   --->   "%or_ln896_618 = or i1 %xor_ln896_1049, i1 %xor_ln896_1050"   --->   Operation 1742 'or' 'or_ln896_618' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1743 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_602 = and i1 %or_ln891_299, i1 %or_ln896_618"   --->   Operation 1743 'and' 'and_ln896_602' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1744 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_618)   --->   "%underflow_618 = and i1 %and_ln896_602, i1 %p_Result_5103"   --->   Operation 1744 'and' 'underflow_618' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1745 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_618)   --->   "%select_ln346_747 = select i1 %overflow_618, i16 32767, i16 32768"   --->   Operation 1745 'select' 'select_ln346_747' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1746 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_618)   --->   "%or_ln346_618 = or i1 %overflow_618, i1 %underflow_618"   --->   Operation 1746 'or' 'or_ln346_618' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1747 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_618 = select i1 %or_ln346_618, i16 %select_ln346_747, i16 %p_Val2_2444"   --->   Operation 1747 'select' 'select_ln346_618' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1748 [1/1] (0.00ns)   --->   "%p_Result_5107 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2445, i32 32"   --->   Operation 1748 'bitselect' 'p_Result_5107' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1749 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2447)   --->   "%p_Val2_2446 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2445, i32 16, i32 31"   --->   Operation 1749 'partselect' 'p_Val2_2446' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1750 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2447)   --->   "%p_Result_4832 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2445, i32 16"   --->   Operation 1750 'bitselect' 'p_Result_4832' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1751 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2447)   --->   "%p_Result_5108 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2445, i32 15"   --->   Operation 1751 'bitselect' 'p_Result_5108' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1752 [1/1] (0.00ns)   --->   "%trunc_ln828_426 = trunc i33 %p_Val2_2445"   --->   Operation 1752 'trunc' 'trunc_ln828_426' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1753 [1/1] (0.66ns)   --->   "%r_426 = icmp_ne  i15 %trunc_ln828_426, i15 0"   --->   Operation 1753 'icmp' 'r_426' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1754 [1/1] (0.00ns)   --->   "%p_Result_5109 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2445, i32 31"   --->   Operation 1754 'bitselect' 'p_Result_5109' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1755 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2447)   --->   "%or_ln374_426 = or i1 %p_Result_4832, i1 %r_426"   --->   Operation 1755 'or' 'or_ln374_426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1756 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2447)   --->   "%and_ln374_681 = and i1 %or_ln374_426, i1 %p_Result_5108"   --->   Operation 1756 'and' 'and_ln374_681' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1757 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2447)   --->   "%zext_ln377_681 = zext i1 %and_ln374_681"   --->   Operation 1757 'zext' 'zext_ln377_681' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1758 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2447 = add i16 %p_Val2_2446, i16 %zext_ln377_681"   --->   Operation 1758 'add' 'p_Val2_2447' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1759 [1/1] (0.00ns)   --->   "%p_Result_5110 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2447, i32 15"   --->   Operation 1759 'bitselect' 'p_Result_5110' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1760 [1/1] (0.12ns)   --->   "%xor_ln896_1051 = xor i1 %p_Result_5110, i1 1"   --->   Operation 1760 'xor' 'xor_ln896_1051' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1761 [1/1] (0.12ns)   --->   "%carry_859 = and i1 %p_Result_5109, i1 %xor_ln896_1051"   --->   Operation 1761 'and' 'carry_859' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1762 [1/1] (0.12ns)   --->   "%Range1_all_zeros_680 = xor i1 %p_Result_5107, i1 1"   --->   Operation 1762 'xor' 'Range1_all_zeros_680' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1763 [1/1] (0.00ns) (grouped into LUT with out node overflow_619)   --->   "%deleted_zeros_680 = select i1 %carry_859, i1 %p_Result_5107, i1 %Range1_all_zeros_680"   --->   Operation 1763 'select' 'deleted_zeros_680' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1764 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_604)   --->   "%deleted_ones_427 = select i1 %carry_859, i1 %Range1_all_zeros_680, i1 %p_Result_5107"   --->   Operation 1764 'select' 'deleted_ones_427' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1765 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_604)   --->   "%xor_ln891_300 = xor i1 %p_Result_5109, i1 1"   --->   Operation 1765 'xor' 'xor_ln891_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1766 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_604)   --->   "%or_ln891_300 = or i1 %p_Result_5110, i1 %xor_ln891_300"   --->   Operation 1766 'or' 'or_ln891_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1767 [1/1] (0.00ns) (grouped into LUT with out node overflow_619)   --->   "%xor_ln895_748 = xor i1 %deleted_zeros_680, i1 1"   --->   Operation 1767 'xor' 'xor_ln895_748' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1768 [1/1] (0.00ns) (grouped into LUT with out node overflow_619)   --->   "%or_ln895_619 = or i1 %p_Result_5110, i1 %xor_ln895_748"   --->   Operation 1768 'or' 'or_ln895_619' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1769 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_619 = and i1 %or_ln895_619, i1 %Range1_all_zeros_680"   --->   Operation 1769 'and' 'overflow_619' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1770 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_604)   --->   "%xor_ln896_1052 = xor i1 %deleted_ones_427, i1 1"   --->   Operation 1770 'xor' 'xor_ln896_1052' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1771 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_604)   --->   "%or_ln896_619 = or i1 %xor_ln896_1051, i1 %xor_ln896_1052"   --->   Operation 1771 'or' 'or_ln896_619' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1772 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_604 = and i1 %or_ln891_300, i1 %or_ln896_619"   --->   Operation 1772 'and' 'and_ln896_604' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1773 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_619)   --->   "%underflow_619 = and i1 %and_ln896_604, i1 %p_Result_5107"   --->   Operation 1773 'and' 'underflow_619' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1774 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_619)   --->   "%select_ln346_748 = select i1 %overflow_619, i16 32767, i16 32768"   --->   Operation 1774 'select' 'select_ln346_748' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1775 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_619)   --->   "%or_ln346_619 = or i1 %overflow_619, i1 %underflow_619"   --->   Operation 1775 'or' 'or_ln346_619' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1776 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_619 = select i1 %or_ln346_619, i16 %select_ln346_748, i16 %p_Val2_2447"   --->   Operation 1776 'select' 'select_ln346_619' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.44>
ST_25 : Operation 1777 [1/1] (0.00ns)   --->   "%h_newstate_49_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_49_read"   --->   Operation 1777 'read' 'h_newstate_49_read_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1778 [1/1] (0.00ns)   --->   "%h_newstate_48_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_48_read"   --->   Operation 1778 'read' 'h_newstate_48_read_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1779 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_315 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_69"   --->   Operation 1779 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_315' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_25 : Operation 1780 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_316 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_68"   --->   Operation 1780 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_316' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_25 : Operation 1781 [1/1] (0.22ns)   --->   "%p_Val2_2448 = select i1 %reset_state_read, i33 %h_newstate_48_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_315" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1781 'select' 'p_Val2_2448' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1782 [1/1] (0.22ns)   --->   "%p_Val2_2451 = select i1 %reset_state_read, i33 %h_newstate_49_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_316" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1782 'select' 'p_Val2_2451' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1783 [1/1] (0.00ns)   --->   "%qh_state_V_addr_109 = getelementptr i16 %qh_state_V, i64 0, i64 46" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1783 'getelementptr' 'qh_state_V_addr_109' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1784 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_618, i6 %qh_state_V_addr_109" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1784 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_25 : Operation 1785 [1/1] (0.00ns)   --->   "%qh_state_V_addr_110 = getelementptr i16 %qh_state_V, i64 0, i64 47" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1785 'getelementptr' 'qh_state_V_addr_110' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1786 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_619, i6 %qh_state_V_addr_110" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1786 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_25 : Operation 1787 [1/1] (0.00ns)   --->   "%p_Result_5111 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2448, i32 32"   --->   Operation 1787 'bitselect' 'p_Result_5111' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1788 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2450)   --->   "%p_Val2_2449 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2448, i32 16, i32 31"   --->   Operation 1788 'partselect' 'p_Val2_2449' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1789 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2450)   --->   "%p_Result_4837 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2448, i32 16"   --->   Operation 1789 'bitselect' 'p_Result_4837' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1790 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2450)   --->   "%p_Result_5112 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2448, i32 15"   --->   Operation 1790 'bitselect' 'p_Result_5112' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1791 [1/1] (0.00ns)   --->   "%trunc_ln828_427 = trunc i33 %p_Val2_2448"   --->   Operation 1791 'trunc' 'trunc_ln828_427' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1792 [1/1] (0.66ns)   --->   "%r_427 = icmp_ne  i15 %trunc_ln828_427, i15 0"   --->   Operation 1792 'icmp' 'r_427' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1793 [1/1] (0.00ns)   --->   "%p_Result_5113 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2448, i32 31"   --->   Operation 1793 'bitselect' 'p_Result_5113' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1794 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2450)   --->   "%or_ln374_427 = or i1 %p_Result_4837, i1 %r_427"   --->   Operation 1794 'or' 'or_ln374_427' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1795 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2450)   --->   "%and_ln374_682 = and i1 %or_ln374_427, i1 %p_Result_5112"   --->   Operation 1795 'and' 'and_ln374_682' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1796 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2450)   --->   "%zext_ln377_682 = zext i1 %and_ln374_682"   --->   Operation 1796 'zext' 'zext_ln377_682' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1797 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2450 = add i16 %p_Val2_2449, i16 %zext_ln377_682"   --->   Operation 1797 'add' 'p_Val2_2450' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1798 [1/1] (0.00ns)   --->   "%p_Result_5114 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2450, i32 15"   --->   Operation 1798 'bitselect' 'p_Result_5114' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1799 [1/1] (0.12ns)   --->   "%xor_ln896_1053 = xor i1 %p_Result_5114, i1 1"   --->   Operation 1799 'xor' 'xor_ln896_1053' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1800 [1/1] (0.12ns)   --->   "%carry_861 = and i1 %p_Result_5113, i1 %xor_ln896_1053"   --->   Operation 1800 'and' 'carry_861' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1801 [1/1] (0.12ns)   --->   "%Range1_all_zeros_681 = xor i1 %p_Result_5111, i1 1"   --->   Operation 1801 'xor' 'Range1_all_zeros_681' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1802 [1/1] (0.00ns) (grouped into LUT with out node overflow_620)   --->   "%deleted_zeros_681 = select i1 %carry_861, i1 %p_Result_5111, i1 %Range1_all_zeros_681"   --->   Operation 1802 'select' 'deleted_zeros_681' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1803 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_606)   --->   "%deleted_ones_428 = select i1 %carry_861, i1 %Range1_all_zeros_681, i1 %p_Result_5111"   --->   Operation 1803 'select' 'deleted_ones_428' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1804 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_606)   --->   "%xor_ln891_301 = xor i1 %p_Result_5113, i1 1"   --->   Operation 1804 'xor' 'xor_ln891_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1805 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_606)   --->   "%or_ln891_301 = or i1 %p_Result_5114, i1 %xor_ln891_301"   --->   Operation 1805 'or' 'or_ln891_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1806 [1/1] (0.00ns) (grouped into LUT with out node overflow_620)   --->   "%xor_ln895_749 = xor i1 %deleted_zeros_681, i1 1"   --->   Operation 1806 'xor' 'xor_ln895_749' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1807 [1/1] (0.00ns) (grouped into LUT with out node overflow_620)   --->   "%or_ln895_620 = or i1 %p_Result_5114, i1 %xor_ln895_749"   --->   Operation 1807 'or' 'or_ln895_620' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1808 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_620 = and i1 %or_ln895_620, i1 %Range1_all_zeros_681"   --->   Operation 1808 'and' 'overflow_620' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1809 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_606)   --->   "%xor_ln896_1054 = xor i1 %deleted_ones_428, i1 1"   --->   Operation 1809 'xor' 'xor_ln896_1054' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1810 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_606)   --->   "%or_ln896_620 = or i1 %xor_ln896_1053, i1 %xor_ln896_1054"   --->   Operation 1810 'or' 'or_ln896_620' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1811 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_606 = and i1 %or_ln891_301, i1 %or_ln896_620"   --->   Operation 1811 'and' 'and_ln896_606' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1812 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_620)   --->   "%underflow_620 = and i1 %and_ln896_606, i1 %p_Result_5111"   --->   Operation 1812 'and' 'underflow_620' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1813 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_620)   --->   "%select_ln346_749 = select i1 %overflow_620, i16 32767, i16 32768"   --->   Operation 1813 'select' 'select_ln346_749' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1814 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_620)   --->   "%or_ln346_620 = or i1 %overflow_620, i1 %underflow_620"   --->   Operation 1814 'or' 'or_ln346_620' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1815 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_620 = select i1 %or_ln346_620, i16 %select_ln346_749, i16 %p_Val2_2450"   --->   Operation 1815 'select' 'select_ln346_620' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1816 [1/1] (0.00ns)   --->   "%p_Result_5115 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2451, i32 32"   --->   Operation 1816 'bitselect' 'p_Result_5115' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1817 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2453)   --->   "%p_Val2_2452 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2451, i32 16, i32 31"   --->   Operation 1817 'partselect' 'p_Val2_2452' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1818 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2453)   --->   "%p_Result_4842 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2451, i32 16"   --->   Operation 1818 'bitselect' 'p_Result_4842' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1819 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2453)   --->   "%p_Result_5116 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2451, i32 15"   --->   Operation 1819 'bitselect' 'p_Result_5116' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1820 [1/1] (0.00ns)   --->   "%trunc_ln828_428 = trunc i33 %p_Val2_2451"   --->   Operation 1820 'trunc' 'trunc_ln828_428' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1821 [1/1] (0.66ns)   --->   "%r_428 = icmp_ne  i15 %trunc_ln828_428, i15 0"   --->   Operation 1821 'icmp' 'r_428' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1822 [1/1] (0.00ns)   --->   "%p_Result_5117 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2451, i32 31"   --->   Operation 1822 'bitselect' 'p_Result_5117' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1823 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2453)   --->   "%or_ln374_428 = or i1 %p_Result_4842, i1 %r_428"   --->   Operation 1823 'or' 'or_ln374_428' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1824 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2453)   --->   "%and_ln374_683 = and i1 %or_ln374_428, i1 %p_Result_5116"   --->   Operation 1824 'and' 'and_ln374_683' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1825 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2453)   --->   "%zext_ln377_683 = zext i1 %and_ln374_683"   --->   Operation 1825 'zext' 'zext_ln377_683' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1826 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2453 = add i16 %p_Val2_2452, i16 %zext_ln377_683"   --->   Operation 1826 'add' 'p_Val2_2453' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1827 [1/1] (0.00ns)   --->   "%p_Result_5118 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2453, i32 15"   --->   Operation 1827 'bitselect' 'p_Result_5118' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1828 [1/1] (0.12ns)   --->   "%xor_ln896_1055 = xor i1 %p_Result_5118, i1 1"   --->   Operation 1828 'xor' 'xor_ln896_1055' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1829 [1/1] (0.12ns)   --->   "%carry_863 = and i1 %p_Result_5117, i1 %xor_ln896_1055"   --->   Operation 1829 'and' 'carry_863' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1830 [1/1] (0.12ns)   --->   "%Range1_all_zeros_682 = xor i1 %p_Result_5115, i1 1"   --->   Operation 1830 'xor' 'Range1_all_zeros_682' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1831 [1/1] (0.00ns) (grouped into LUT with out node overflow_621)   --->   "%deleted_zeros_682 = select i1 %carry_863, i1 %p_Result_5115, i1 %Range1_all_zeros_682"   --->   Operation 1831 'select' 'deleted_zeros_682' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1832 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_608)   --->   "%deleted_ones_429 = select i1 %carry_863, i1 %Range1_all_zeros_682, i1 %p_Result_5115"   --->   Operation 1832 'select' 'deleted_ones_429' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1833 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_608)   --->   "%xor_ln891_302 = xor i1 %p_Result_5117, i1 1"   --->   Operation 1833 'xor' 'xor_ln891_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1834 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_608)   --->   "%or_ln891_302 = or i1 %p_Result_5118, i1 %xor_ln891_302"   --->   Operation 1834 'or' 'or_ln891_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1835 [1/1] (0.00ns) (grouped into LUT with out node overflow_621)   --->   "%xor_ln895_750 = xor i1 %deleted_zeros_682, i1 1"   --->   Operation 1835 'xor' 'xor_ln895_750' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1836 [1/1] (0.00ns) (grouped into LUT with out node overflow_621)   --->   "%or_ln895_621 = or i1 %p_Result_5118, i1 %xor_ln895_750"   --->   Operation 1836 'or' 'or_ln895_621' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1837 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_621 = and i1 %or_ln895_621, i1 %Range1_all_zeros_682"   --->   Operation 1837 'and' 'overflow_621' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1838 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_608)   --->   "%xor_ln896_1056 = xor i1 %deleted_ones_429, i1 1"   --->   Operation 1838 'xor' 'xor_ln896_1056' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1839 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_608)   --->   "%or_ln896_621 = or i1 %xor_ln896_1055, i1 %xor_ln896_1056"   --->   Operation 1839 'or' 'or_ln896_621' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1840 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_608 = and i1 %or_ln891_302, i1 %or_ln896_621"   --->   Operation 1840 'and' 'and_ln896_608' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1841 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_621)   --->   "%underflow_621 = and i1 %and_ln896_608, i1 %p_Result_5115"   --->   Operation 1841 'and' 'underflow_621' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1842 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_621)   --->   "%select_ln346_750 = select i1 %overflow_621, i16 32767, i16 32768"   --->   Operation 1842 'select' 'select_ln346_750' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1843 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_621)   --->   "%or_ln346_621 = or i1 %overflow_621, i1 %underflow_621"   --->   Operation 1843 'or' 'or_ln346_621' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1844 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_621 = select i1 %or_ln346_621, i16 %select_ln346_750, i16 %p_Val2_2453"   --->   Operation 1844 'select' 'select_ln346_621' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.44>
ST_26 : Operation 1845 [1/1] (0.00ns)   --->   "%h_newstate_51_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_51_read"   --->   Operation 1845 'read' 'h_newstate_51_read_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1846 [1/1] (0.00ns)   --->   "%h_newstate_50_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_50_read"   --->   Operation 1846 'read' 'h_newstate_50_read_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1847 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_317 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_67"   --->   Operation 1847 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_317' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_26 : Operation 1848 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_318 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_66"   --->   Operation 1848 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_318' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_26 : Operation 1849 [1/1] (0.22ns)   --->   "%p_Val2_2454 = select i1 %reset_state_read, i33 %h_newstate_50_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_317" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1849 'select' 'p_Val2_2454' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1850 [1/1] (0.22ns)   --->   "%p_Val2_2457 = select i1 %reset_state_read, i33 %h_newstate_51_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_318" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1850 'select' 'p_Val2_2457' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1851 [1/1] (0.00ns)   --->   "%qh_state_V_addr_111 = getelementptr i16 %qh_state_V, i64 0, i64 48" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1851 'getelementptr' 'qh_state_V_addr_111' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1852 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_620, i6 %qh_state_V_addr_111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1852 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_26 : Operation 1853 [1/1] (0.00ns)   --->   "%qh_state_V_addr_112 = getelementptr i16 %qh_state_V, i64 0, i64 49" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1853 'getelementptr' 'qh_state_V_addr_112' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1854 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_621, i6 %qh_state_V_addr_112" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1854 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_26 : Operation 1855 [1/1] (0.00ns)   --->   "%p_Result_5119 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2454, i32 32"   --->   Operation 1855 'bitselect' 'p_Result_5119' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1856 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2456)   --->   "%p_Val2_2455 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2454, i32 16, i32 31"   --->   Operation 1856 'partselect' 'p_Val2_2455' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1857 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2456)   --->   "%p_Result_4847 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2454, i32 16"   --->   Operation 1857 'bitselect' 'p_Result_4847' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1858 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2456)   --->   "%p_Result_5120 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2454, i32 15"   --->   Operation 1858 'bitselect' 'p_Result_5120' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1859 [1/1] (0.00ns)   --->   "%trunc_ln828_429 = trunc i33 %p_Val2_2454"   --->   Operation 1859 'trunc' 'trunc_ln828_429' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1860 [1/1] (0.66ns)   --->   "%r_429 = icmp_ne  i15 %trunc_ln828_429, i15 0"   --->   Operation 1860 'icmp' 'r_429' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1861 [1/1] (0.00ns)   --->   "%p_Result_5121 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2454, i32 31"   --->   Operation 1861 'bitselect' 'p_Result_5121' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1862 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2456)   --->   "%or_ln374_429 = or i1 %p_Result_4847, i1 %r_429"   --->   Operation 1862 'or' 'or_ln374_429' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1863 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2456)   --->   "%and_ln374_684 = and i1 %or_ln374_429, i1 %p_Result_5120"   --->   Operation 1863 'and' 'and_ln374_684' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1864 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2456)   --->   "%zext_ln377_684 = zext i1 %and_ln374_684"   --->   Operation 1864 'zext' 'zext_ln377_684' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1865 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2456 = add i16 %p_Val2_2455, i16 %zext_ln377_684"   --->   Operation 1865 'add' 'p_Val2_2456' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1866 [1/1] (0.00ns)   --->   "%p_Result_5122 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2456, i32 15"   --->   Operation 1866 'bitselect' 'p_Result_5122' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1867 [1/1] (0.12ns)   --->   "%xor_ln896_1057 = xor i1 %p_Result_5122, i1 1"   --->   Operation 1867 'xor' 'xor_ln896_1057' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1868 [1/1] (0.12ns)   --->   "%carry_865 = and i1 %p_Result_5121, i1 %xor_ln896_1057"   --->   Operation 1868 'and' 'carry_865' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1869 [1/1] (0.12ns)   --->   "%Range1_all_zeros_683 = xor i1 %p_Result_5119, i1 1"   --->   Operation 1869 'xor' 'Range1_all_zeros_683' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1870 [1/1] (0.00ns) (grouped into LUT with out node overflow_622)   --->   "%deleted_zeros_683 = select i1 %carry_865, i1 %p_Result_5119, i1 %Range1_all_zeros_683"   --->   Operation 1870 'select' 'deleted_zeros_683' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1871 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_610)   --->   "%deleted_ones_430 = select i1 %carry_865, i1 %Range1_all_zeros_683, i1 %p_Result_5119"   --->   Operation 1871 'select' 'deleted_ones_430' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1872 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_610)   --->   "%xor_ln891_303 = xor i1 %p_Result_5121, i1 1"   --->   Operation 1872 'xor' 'xor_ln891_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1873 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_610)   --->   "%or_ln891_303 = or i1 %p_Result_5122, i1 %xor_ln891_303"   --->   Operation 1873 'or' 'or_ln891_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1874 [1/1] (0.00ns) (grouped into LUT with out node overflow_622)   --->   "%xor_ln895_751 = xor i1 %deleted_zeros_683, i1 1"   --->   Operation 1874 'xor' 'xor_ln895_751' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1875 [1/1] (0.00ns) (grouped into LUT with out node overflow_622)   --->   "%or_ln895_622 = or i1 %p_Result_5122, i1 %xor_ln895_751"   --->   Operation 1875 'or' 'or_ln895_622' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1876 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_622 = and i1 %or_ln895_622, i1 %Range1_all_zeros_683"   --->   Operation 1876 'and' 'overflow_622' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1877 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_610)   --->   "%xor_ln896_1058 = xor i1 %deleted_ones_430, i1 1"   --->   Operation 1877 'xor' 'xor_ln896_1058' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1878 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_610)   --->   "%or_ln896_622 = or i1 %xor_ln896_1057, i1 %xor_ln896_1058"   --->   Operation 1878 'or' 'or_ln896_622' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1879 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_610 = and i1 %or_ln891_303, i1 %or_ln896_622"   --->   Operation 1879 'and' 'and_ln896_610' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1880 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_622)   --->   "%underflow_622 = and i1 %and_ln896_610, i1 %p_Result_5119"   --->   Operation 1880 'and' 'underflow_622' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1881 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_622)   --->   "%select_ln346_751 = select i1 %overflow_622, i16 32767, i16 32768"   --->   Operation 1881 'select' 'select_ln346_751' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1882 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_622)   --->   "%or_ln346_622 = or i1 %overflow_622, i1 %underflow_622"   --->   Operation 1882 'or' 'or_ln346_622' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1883 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_622 = select i1 %or_ln346_622, i16 %select_ln346_751, i16 %p_Val2_2456"   --->   Operation 1883 'select' 'select_ln346_622' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1884 [1/1] (0.00ns)   --->   "%p_Result_5123 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2457, i32 32"   --->   Operation 1884 'bitselect' 'p_Result_5123' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1885 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2459)   --->   "%p_Val2_2458 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2457, i32 16, i32 31"   --->   Operation 1885 'partselect' 'p_Val2_2458' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1886 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2459)   --->   "%p_Result_4852 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2457, i32 16"   --->   Operation 1886 'bitselect' 'p_Result_4852' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1887 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2459)   --->   "%p_Result_5124 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2457, i32 15"   --->   Operation 1887 'bitselect' 'p_Result_5124' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1888 [1/1] (0.00ns)   --->   "%trunc_ln828_430 = trunc i33 %p_Val2_2457"   --->   Operation 1888 'trunc' 'trunc_ln828_430' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1889 [1/1] (0.66ns)   --->   "%r_430 = icmp_ne  i15 %trunc_ln828_430, i15 0"   --->   Operation 1889 'icmp' 'r_430' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1890 [1/1] (0.00ns)   --->   "%p_Result_5125 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2457, i32 31"   --->   Operation 1890 'bitselect' 'p_Result_5125' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1891 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2459)   --->   "%or_ln374_430 = or i1 %p_Result_4852, i1 %r_430"   --->   Operation 1891 'or' 'or_ln374_430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1892 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2459)   --->   "%and_ln374_685 = and i1 %or_ln374_430, i1 %p_Result_5124"   --->   Operation 1892 'and' 'and_ln374_685' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1893 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2459)   --->   "%zext_ln377_685 = zext i1 %and_ln374_685"   --->   Operation 1893 'zext' 'zext_ln377_685' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1894 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2459 = add i16 %p_Val2_2458, i16 %zext_ln377_685"   --->   Operation 1894 'add' 'p_Val2_2459' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1895 [1/1] (0.00ns)   --->   "%p_Result_5126 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2459, i32 15"   --->   Operation 1895 'bitselect' 'p_Result_5126' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1896 [1/1] (0.12ns)   --->   "%xor_ln896_1059 = xor i1 %p_Result_5126, i1 1"   --->   Operation 1896 'xor' 'xor_ln896_1059' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1897 [1/1] (0.12ns)   --->   "%carry_867 = and i1 %p_Result_5125, i1 %xor_ln896_1059"   --->   Operation 1897 'and' 'carry_867' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1898 [1/1] (0.12ns)   --->   "%Range1_all_zeros_684 = xor i1 %p_Result_5123, i1 1"   --->   Operation 1898 'xor' 'Range1_all_zeros_684' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1899 [1/1] (0.00ns) (grouped into LUT with out node overflow_623)   --->   "%deleted_zeros_684 = select i1 %carry_867, i1 %p_Result_5123, i1 %Range1_all_zeros_684"   --->   Operation 1899 'select' 'deleted_zeros_684' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1900 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_612)   --->   "%deleted_ones_431 = select i1 %carry_867, i1 %Range1_all_zeros_684, i1 %p_Result_5123"   --->   Operation 1900 'select' 'deleted_ones_431' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1901 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_612)   --->   "%xor_ln891_304 = xor i1 %p_Result_5125, i1 1"   --->   Operation 1901 'xor' 'xor_ln891_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1902 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_612)   --->   "%or_ln891_304 = or i1 %p_Result_5126, i1 %xor_ln891_304"   --->   Operation 1902 'or' 'or_ln891_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1903 [1/1] (0.00ns) (grouped into LUT with out node overflow_623)   --->   "%xor_ln895_752 = xor i1 %deleted_zeros_684, i1 1"   --->   Operation 1903 'xor' 'xor_ln895_752' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1904 [1/1] (0.00ns) (grouped into LUT with out node overflow_623)   --->   "%or_ln895_623 = or i1 %p_Result_5126, i1 %xor_ln895_752"   --->   Operation 1904 'or' 'or_ln895_623' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1905 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_623 = and i1 %or_ln895_623, i1 %Range1_all_zeros_684"   --->   Operation 1905 'and' 'overflow_623' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1906 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_612)   --->   "%xor_ln896_1060 = xor i1 %deleted_ones_431, i1 1"   --->   Operation 1906 'xor' 'xor_ln896_1060' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1907 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_612)   --->   "%or_ln896_623 = or i1 %xor_ln896_1059, i1 %xor_ln896_1060"   --->   Operation 1907 'or' 'or_ln896_623' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1908 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_612 = and i1 %or_ln891_304, i1 %or_ln896_623"   --->   Operation 1908 'and' 'and_ln896_612' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1909 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_623)   --->   "%underflow_623 = and i1 %and_ln896_612, i1 %p_Result_5123"   --->   Operation 1909 'and' 'underflow_623' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1910 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_623)   --->   "%select_ln346_752 = select i1 %overflow_623, i16 32767, i16 32768"   --->   Operation 1910 'select' 'select_ln346_752' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1911 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_623)   --->   "%or_ln346_623 = or i1 %overflow_623, i1 %underflow_623"   --->   Operation 1911 'or' 'or_ln346_623' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1912 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_623 = select i1 %or_ln346_623, i16 %select_ln346_752, i16 %p_Val2_2459"   --->   Operation 1912 'select' 'select_ln346_623' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.44>
ST_27 : Operation 1913 [1/1] (0.00ns)   --->   "%h_newstate_53_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_53_read"   --->   Operation 1913 'read' 'h_newstate_53_read_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1914 [1/1] (0.00ns)   --->   "%h_newstate_52_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_52_read"   --->   Operation 1914 'read' 'h_newstate_52_read_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1915 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_319 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_65"   --->   Operation 1915 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_319' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_27 : Operation 1916 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_320 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_64"   --->   Operation 1916 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_320' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_27 : Operation 1917 [1/1] (0.22ns)   --->   "%p_Val2_2460 = select i1 %reset_state_read, i33 %h_newstate_52_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_319" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1917 'select' 'p_Val2_2460' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1918 [1/1] (0.22ns)   --->   "%p_Val2_2463 = select i1 %reset_state_read, i33 %h_newstate_53_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_320" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1918 'select' 'p_Val2_2463' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1919 [1/1] (0.00ns)   --->   "%qh_state_V_addr_113 = getelementptr i16 %qh_state_V, i64 0, i64 50" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1919 'getelementptr' 'qh_state_V_addr_113' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1920 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_622, i6 %qh_state_V_addr_113" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1920 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_27 : Operation 1921 [1/1] (0.00ns)   --->   "%qh_state_V_addr_114 = getelementptr i16 %qh_state_V, i64 0, i64 51" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1921 'getelementptr' 'qh_state_V_addr_114' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1922 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_623, i6 %qh_state_V_addr_114" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1922 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_27 : Operation 1923 [1/1] (0.00ns)   --->   "%p_Result_5127 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2460, i32 32"   --->   Operation 1923 'bitselect' 'p_Result_5127' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1924 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2462)   --->   "%p_Val2_2461 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2460, i32 16, i32 31"   --->   Operation 1924 'partselect' 'p_Val2_2461' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1925 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2462)   --->   "%p_Result_4857 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2460, i32 16"   --->   Operation 1925 'bitselect' 'p_Result_4857' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1926 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2462)   --->   "%p_Result_5128 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2460, i32 15"   --->   Operation 1926 'bitselect' 'p_Result_5128' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1927 [1/1] (0.00ns)   --->   "%trunc_ln828_431 = trunc i33 %p_Val2_2460"   --->   Operation 1927 'trunc' 'trunc_ln828_431' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1928 [1/1] (0.66ns)   --->   "%r_431 = icmp_ne  i15 %trunc_ln828_431, i15 0"   --->   Operation 1928 'icmp' 'r_431' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1929 [1/1] (0.00ns)   --->   "%p_Result_5129 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2460, i32 31"   --->   Operation 1929 'bitselect' 'p_Result_5129' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1930 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2462)   --->   "%or_ln374_431 = or i1 %p_Result_4857, i1 %r_431"   --->   Operation 1930 'or' 'or_ln374_431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1931 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2462)   --->   "%and_ln374_686 = and i1 %or_ln374_431, i1 %p_Result_5128"   --->   Operation 1931 'and' 'and_ln374_686' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1932 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2462)   --->   "%zext_ln377_686 = zext i1 %and_ln374_686"   --->   Operation 1932 'zext' 'zext_ln377_686' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1933 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2462 = add i16 %p_Val2_2461, i16 %zext_ln377_686"   --->   Operation 1933 'add' 'p_Val2_2462' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1934 [1/1] (0.00ns)   --->   "%p_Result_5130 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2462, i32 15"   --->   Operation 1934 'bitselect' 'p_Result_5130' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1935 [1/1] (0.12ns)   --->   "%xor_ln896_1061 = xor i1 %p_Result_5130, i1 1"   --->   Operation 1935 'xor' 'xor_ln896_1061' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1936 [1/1] (0.12ns)   --->   "%carry_869 = and i1 %p_Result_5129, i1 %xor_ln896_1061"   --->   Operation 1936 'and' 'carry_869' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1937 [1/1] (0.12ns)   --->   "%Range1_all_zeros_685 = xor i1 %p_Result_5127, i1 1"   --->   Operation 1937 'xor' 'Range1_all_zeros_685' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1938 [1/1] (0.00ns) (grouped into LUT with out node overflow_624)   --->   "%deleted_zeros_685 = select i1 %carry_869, i1 %p_Result_5127, i1 %Range1_all_zeros_685"   --->   Operation 1938 'select' 'deleted_zeros_685' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1939 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_614)   --->   "%deleted_ones_432 = select i1 %carry_869, i1 %Range1_all_zeros_685, i1 %p_Result_5127"   --->   Operation 1939 'select' 'deleted_ones_432' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1940 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_614)   --->   "%xor_ln891_305 = xor i1 %p_Result_5129, i1 1"   --->   Operation 1940 'xor' 'xor_ln891_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1941 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_614)   --->   "%or_ln891_305 = or i1 %p_Result_5130, i1 %xor_ln891_305"   --->   Operation 1941 'or' 'or_ln891_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1942 [1/1] (0.00ns) (grouped into LUT with out node overflow_624)   --->   "%xor_ln895_753 = xor i1 %deleted_zeros_685, i1 1"   --->   Operation 1942 'xor' 'xor_ln895_753' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1943 [1/1] (0.00ns) (grouped into LUT with out node overflow_624)   --->   "%or_ln895_624 = or i1 %p_Result_5130, i1 %xor_ln895_753"   --->   Operation 1943 'or' 'or_ln895_624' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1944 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_624 = and i1 %or_ln895_624, i1 %Range1_all_zeros_685"   --->   Operation 1944 'and' 'overflow_624' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1945 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_614)   --->   "%xor_ln896_1062 = xor i1 %deleted_ones_432, i1 1"   --->   Operation 1945 'xor' 'xor_ln896_1062' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1946 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_614)   --->   "%or_ln896_624 = or i1 %xor_ln896_1061, i1 %xor_ln896_1062"   --->   Operation 1946 'or' 'or_ln896_624' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1947 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_614 = and i1 %or_ln891_305, i1 %or_ln896_624"   --->   Operation 1947 'and' 'and_ln896_614' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1948 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_624)   --->   "%underflow_624 = and i1 %and_ln896_614, i1 %p_Result_5127"   --->   Operation 1948 'and' 'underflow_624' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1949 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_624)   --->   "%select_ln346_753 = select i1 %overflow_624, i16 32767, i16 32768"   --->   Operation 1949 'select' 'select_ln346_753' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1950 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_624)   --->   "%or_ln346_624 = or i1 %overflow_624, i1 %underflow_624"   --->   Operation 1950 'or' 'or_ln346_624' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1951 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_624 = select i1 %or_ln346_624, i16 %select_ln346_753, i16 %p_Val2_2462"   --->   Operation 1951 'select' 'select_ln346_624' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1952 [1/1] (0.00ns)   --->   "%p_Result_5131 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2463, i32 32"   --->   Operation 1952 'bitselect' 'p_Result_5131' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1953 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2465)   --->   "%p_Val2_2464 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2463, i32 16, i32 31"   --->   Operation 1953 'partselect' 'p_Val2_2464' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1954 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2465)   --->   "%p_Result_4862 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2463, i32 16"   --->   Operation 1954 'bitselect' 'p_Result_4862' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1955 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2465)   --->   "%p_Result_5132 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2463, i32 15"   --->   Operation 1955 'bitselect' 'p_Result_5132' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1956 [1/1] (0.00ns)   --->   "%trunc_ln828_432 = trunc i33 %p_Val2_2463"   --->   Operation 1956 'trunc' 'trunc_ln828_432' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1957 [1/1] (0.66ns)   --->   "%r_432 = icmp_ne  i15 %trunc_ln828_432, i15 0"   --->   Operation 1957 'icmp' 'r_432' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1958 [1/1] (0.00ns)   --->   "%p_Result_5133 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2463, i32 31"   --->   Operation 1958 'bitselect' 'p_Result_5133' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1959 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2465)   --->   "%or_ln374_432 = or i1 %p_Result_4862, i1 %r_432"   --->   Operation 1959 'or' 'or_ln374_432' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1960 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2465)   --->   "%and_ln374_687 = and i1 %or_ln374_432, i1 %p_Result_5132"   --->   Operation 1960 'and' 'and_ln374_687' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1961 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2465)   --->   "%zext_ln377_687 = zext i1 %and_ln374_687"   --->   Operation 1961 'zext' 'zext_ln377_687' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1962 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2465 = add i16 %p_Val2_2464, i16 %zext_ln377_687"   --->   Operation 1962 'add' 'p_Val2_2465' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1963 [1/1] (0.00ns)   --->   "%p_Result_5134 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2465, i32 15"   --->   Operation 1963 'bitselect' 'p_Result_5134' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1964 [1/1] (0.12ns)   --->   "%xor_ln896_1063 = xor i1 %p_Result_5134, i1 1"   --->   Operation 1964 'xor' 'xor_ln896_1063' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1965 [1/1] (0.12ns)   --->   "%carry_871 = and i1 %p_Result_5133, i1 %xor_ln896_1063"   --->   Operation 1965 'and' 'carry_871' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1966 [1/1] (0.12ns)   --->   "%Range1_all_zeros_686 = xor i1 %p_Result_5131, i1 1"   --->   Operation 1966 'xor' 'Range1_all_zeros_686' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1967 [1/1] (0.00ns) (grouped into LUT with out node overflow_625)   --->   "%deleted_zeros_686 = select i1 %carry_871, i1 %p_Result_5131, i1 %Range1_all_zeros_686"   --->   Operation 1967 'select' 'deleted_zeros_686' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1968 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_616)   --->   "%deleted_ones_433 = select i1 %carry_871, i1 %Range1_all_zeros_686, i1 %p_Result_5131"   --->   Operation 1968 'select' 'deleted_ones_433' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1969 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_616)   --->   "%xor_ln891_306 = xor i1 %p_Result_5133, i1 1"   --->   Operation 1969 'xor' 'xor_ln891_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1970 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_616)   --->   "%or_ln891_306 = or i1 %p_Result_5134, i1 %xor_ln891_306"   --->   Operation 1970 'or' 'or_ln891_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1971 [1/1] (0.00ns) (grouped into LUT with out node overflow_625)   --->   "%xor_ln895_754 = xor i1 %deleted_zeros_686, i1 1"   --->   Operation 1971 'xor' 'xor_ln895_754' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1972 [1/1] (0.00ns) (grouped into LUT with out node overflow_625)   --->   "%or_ln895_625 = or i1 %p_Result_5134, i1 %xor_ln895_754"   --->   Operation 1972 'or' 'or_ln895_625' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1973 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_625 = and i1 %or_ln895_625, i1 %Range1_all_zeros_686"   --->   Operation 1973 'and' 'overflow_625' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1974 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_616)   --->   "%xor_ln896_1064 = xor i1 %deleted_ones_433, i1 1"   --->   Operation 1974 'xor' 'xor_ln896_1064' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1975 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_616)   --->   "%or_ln896_625 = or i1 %xor_ln896_1063, i1 %xor_ln896_1064"   --->   Operation 1975 'or' 'or_ln896_625' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1976 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_616 = and i1 %or_ln891_306, i1 %or_ln896_625"   --->   Operation 1976 'and' 'and_ln896_616' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1977 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_625)   --->   "%underflow_625 = and i1 %and_ln896_616, i1 %p_Result_5131"   --->   Operation 1977 'and' 'underflow_625' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1978 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_625)   --->   "%select_ln346_754 = select i1 %overflow_625, i16 32767, i16 32768"   --->   Operation 1978 'select' 'select_ln346_754' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1979 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_625)   --->   "%or_ln346_625 = or i1 %overflow_625, i1 %underflow_625"   --->   Operation 1979 'or' 'or_ln346_625' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1980 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_625 = select i1 %or_ln346_625, i16 %select_ln346_754, i16 %p_Val2_2465"   --->   Operation 1980 'select' 'select_ln346_625' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.44>
ST_28 : Operation 1981 [1/1] (0.00ns)   --->   "%h_newstate_55_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_55_read"   --->   Operation 1981 'read' 'h_newstate_55_read_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1982 [1/1] (0.00ns)   --->   "%h_newstate_54_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_54_read"   --->   Operation 1982 'read' 'h_newstate_54_read_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1983 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_321 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_63"   --->   Operation 1983 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_321' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_28 : Operation 1984 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_322 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_62"   --->   Operation 1984 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_322' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_28 : Operation 1985 [1/1] (0.22ns)   --->   "%p_Val2_2466 = select i1 %reset_state_read, i33 %h_newstate_54_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_321" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1985 'select' 'p_Val2_2466' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1986 [1/1] (0.22ns)   --->   "%p_Val2_2469 = select i1 %reset_state_read, i33 %h_newstate_55_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_322" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 1986 'select' 'p_Val2_2469' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1987 [1/1] (0.00ns)   --->   "%qh_state_V_addr_115 = getelementptr i16 %qh_state_V, i64 0, i64 52" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1987 'getelementptr' 'qh_state_V_addr_115' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1988 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_624, i6 %qh_state_V_addr_115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1988 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_28 : Operation 1989 [1/1] (0.00ns)   --->   "%qh_state_V_addr_116 = getelementptr i16 %qh_state_V, i64 0, i64 53" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1989 'getelementptr' 'qh_state_V_addr_116' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1990 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_625, i6 %qh_state_V_addr_116" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 1990 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_28 : Operation 1991 [1/1] (0.00ns)   --->   "%p_Result_5135 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2466, i32 32"   --->   Operation 1991 'bitselect' 'p_Result_5135' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1992 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2468)   --->   "%p_Val2_2467 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2466, i32 16, i32 31"   --->   Operation 1992 'partselect' 'p_Val2_2467' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1993 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2468)   --->   "%p_Result_4867 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2466, i32 16"   --->   Operation 1993 'bitselect' 'p_Result_4867' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1994 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2468)   --->   "%p_Result_5136 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2466, i32 15"   --->   Operation 1994 'bitselect' 'p_Result_5136' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1995 [1/1] (0.00ns)   --->   "%trunc_ln828_433 = trunc i33 %p_Val2_2466"   --->   Operation 1995 'trunc' 'trunc_ln828_433' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1996 [1/1] (0.66ns)   --->   "%r_433 = icmp_ne  i15 %trunc_ln828_433, i15 0"   --->   Operation 1996 'icmp' 'r_433' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1997 [1/1] (0.00ns)   --->   "%p_Result_5137 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2466, i32 31"   --->   Operation 1997 'bitselect' 'p_Result_5137' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1998 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2468)   --->   "%or_ln374_433 = or i1 %p_Result_4867, i1 %r_433"   --->   Operation 1998 'or' 'or_ln374_433' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1999 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2468)   --->   "%and_ln374_688 = and i1 %or_ln374_433, i1 %p_Result_5136"   --->   Operation 1999 'and' 'and_ln374_688' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2000 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2468)   --->   "%zext_ln377_688 = zext i1 %and_ln374_688"   --->   Operation 2000 'zext' 'zext_ln377_688' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2001 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2468 = add i16 %p_Val2_2467, i16 %zext_ln377_688"   --->   Operation 2001 'add' 'p_Val2_2468' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2002 [1/1] (0.00ns)   --->   "%p_Result_5138 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2468, i32 15"   --->   Operation 2002 'bitselect' 'p_Result_5138' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2003 [1/1] (0.12ns)   --->   "%xor_ln896_1065 = xor i1 %p_Result_5138, i1 1"   --->   Operation 2003 'xor' 'xor_ln896_1065' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2004 [1/1] (0.12ns)   --->   "%carry_873 = and i1 %p_Result_5137, i1 %xor_ln896_1065"   --->   Operation 2004 'and' 'carry_873' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2005 [1/1] (0.12ns)   --->   "%Range1_all_zeros_687 = xor i1 %p_Result_5135, i1 1"   --->   Operation 2005 'xor' 'Range1_all_zeros_687' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2006 [1/1] (0.00ns) (grouped into LUT with out node overflow_626)   --->   "%deleted_zeros_687 = select i1 %carry_873, i1 %p_Result_5135, i1 %Range1_all_zeros_687"   --->   Operation 2006 'select' 'deleted_zeros_687' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2007 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_618)   --->   "%deleted_ones_434 = select i1 %carry_873, i1 %Range1_all_zeros_687, i1 %p_Result_5135"   --->   Operation 2007 'select' 'deleted_ones_434' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2008 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_618)   --->   "%xor_ln891_307 = xor i1 %p_Result_5137, i1 1"   --->   Operation 2008 'xor' 'xor_ln891_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2009 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_618)   --->   "%or_ln891_307 = or i1 %p_Result_5138, i1 %xor_ln891_307"   --->   Operation 2009 'or' 'or_ln891_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2010 [1/1] (0.00ns) (grouped into LUT with out node overflow_626)   --->   "%xor_ln895_755 = xor i1 %deleted_zeros_687, i1 1"   --->   Operation 2010 'xor' 'xor_ln895_755' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2011 [1/1] (0.00ns) (grouped into LUT with out node overflow_626)   --->   "%or_ln895_626 = or i1 %p_Result_5138, i1 %xor_ln895_755"   --->   Operation 2011 'or' 'or_ln895_626' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2012 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_626 = and i1 %or_ln895_626, i1 %Range1_all_zeros_687"   --->   Operation 2012 'and' 'overflow_626' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2013 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_618)   --->   "%xor_ln896_1066 = xor i1 %deleted_ones_434, i1 1"   --->   Operation 2013 'xor' 'xor_ln896_1066' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2014 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_618)   --->   "%or_ln896_626 = or i1 %xor_ln896_1065, i1 %xor_ln896_1066"   --->   Operation 2014 'or' 'or_ln896_626' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2015 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_618 = and i1 %or_ln891_307, i1 %or_ln896_626"   --->   Operation 2015 'and' 'and_ln896_618' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2016 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_626)   --->   "%underflow_626 = and i1 %and_ln896_618, i1 %p_Result_5135"   --->   Operation 2016 'and' 'underflow_626' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2017 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_626)   --->   "%select_ln346_755 = select i1 %overflow_626, i16 32767, i16 32768"   --->   Operation 2017 'select' 'select_ln346_755' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2018 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_626)   --->   "%or_ln346_626 = or i1 %overflow_626, i1 %underflow_626"   --->   Operation 2018 'or' 'or_ln346_626' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2019 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_626 = select i1 %or_ln346_626, i16 %select_ln346_755, i16 %p_Val2_2468"   --->   Operation 2019 'select' 'select_ln346_626' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2020 [1/1] (0.00ns)   --->   "%p_Result_5139 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2469, i32 32"   --->   Operation 2020 'bitselect' 'p_Result_5139' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2021 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2471)   --->   "%p_Val2_2470 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2469, i32 16, i32 31"   --->   Operation 2021 'partselect' 'p_Val2_2470' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2022 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2471)   --->   "%p_Result_4872 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2469, i32 16"   --->   Operation 2022 'bitselect' 'p_Result_4872' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2023 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2471)   --->   "%p_Result_5140 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2469, i32 15"   --->   Operation 2023 'bitselect' 'p_Result_5140' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2024 [1/1] (0.00ns)   --->   "%trunc_ln828_434 = trunc i33 %p_Val2_2469"   --->   Operation 2024 'trunc' 'trunc_ln828_434' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2025 [1/1] (0.66ns)   --->   "%r_434 = icmp_ne  i15 %trunc_ln828_434, i15 0"   --->   Operation 2025 'icmp' 'r_434' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2026 [1/1] (0.00ns)   --->   "%p_Result_5141 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2469, i32 31"   --->   Operation 2026 'bitselect' 'p_Result_5141' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2027 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2471)   --->   "%or_ln374_434 = or i1 %p_Result_4872, i1 %r_434"   --->   Operation 2027 'or' 'or_ln374_434' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2028 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2471)   --->   "%and_ln374_689 = and i1 %or_ln374_434, i1 %p_Result_5140"   --->   Operation 2028 'and' 'and_ln374_689' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2029 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2471)   --->   "%zext_ln377_689 = zext i1 %and_ln374_689"   --->   Operation 2029 'zext' 'zext_ln377_689' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2030 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2471 = add i16 %p_Val2_2470, i16 %zext_ln377_689"   --->   Operation 2030 'add' 'p_Val2_2471' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2031 [1/1] (0.00ns)   --->   "%p_Result_5142 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2471, i32 15"   --->   Operation 2031 'bitselect' 'p_Result_5142' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2032 [1/1] (0.12ns)   --->   "%xor_ln896_1067 = xor i1 %p_Result_5142, i1 1"   --->   Operation 2032 'xor' 'xor_ln896_1067' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2033 [1/1] (0.12ns)   --->   "%carry_875 = and i1 %p_Result_5141, i1 %xor_ln896_1067"   --->   Operation 2033 'and' 'carry_875' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2034 [1/1] (0.12ns)   --->   "%Range1_all_zeros_688 = xor i1 %p_Result_5139, i1 1"   --->   Operation 2034 'xor' 'Range1_all_zeros_688' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2035 [1/1] (0.00ns) (grouped into LUT with out node overflow_627)   --->   "%deleted_zeros_688 = select i1 %carry_875, i1 %p_Result_5139, i1 %Range1_all_zeros_688"   --->   Operation 2035 'select' 'deleted_zeros_688' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2036 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_620)   --->   "%deleted_ones_435 = select i1 %carry_875, i1 %Range1_all_zeros_688, i1 %p_Result_5139"   --->   Operation 2036 'select' 'deleted_ones_435' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2037 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_620)   --->   "%xor_ln891_308 = xor i1 %p_Result_5141, i1 1"   --->   Operation 2037 'xor' 'xor_ln891_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2038 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_620)   --->   "%or_ln891_308 = or i1 %p_Result_5142, i1 %xor_ln891_308"   --->   Operation 2038 'or' 'or_ln891_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2039 [1/1] (0.00ns) (grouped into LUT with out node overflow_627)   --->   "%xor_ln895_756 = xor i1 %deleted_zeros_688, i1 1"   --->   Operation 2039 'xor' 'xor_ln895_756' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2040 [1/1] (0.00ns) (grouped into LUT with out node overflow_627)   --->   "%or_ln895_627 = or i1 %p_Result_5142, i1 %xor_ln895_756"   --->   Operation 2040 'or' 'or_ln895_627' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2041 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_627 = and i1 %or_ln895_627, i1 %Range1_all_zeros_688"   --->   Operation 2041 'and' 'overflow_627' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2042 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_620)   --->   "%xor_ln896_1068 = xor i1 %deleted_ones_435, i1 1"   --->   Operation 2042 'xor' 'xor_ln896_1068' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2043 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_620)   --->   "%or_ln896_627 = or i1 %xor_ln896_1067, i1 %xor_ln896_1068"   --->   Operation 2043 'or' 'or_ln896_627' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2044 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_620 = and i1 %or_ln891_308, i1 %or_ln896_627"   --->   Operation 2044 'and' 'and_ln896_620' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2045 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_627)   --->   "%underflow_627 = and i1 %and_ln896_620, i1 %p_Result_5139"   --->   Operation 2045 'and' 'underflow_627' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2046 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_627)   --->   "%select_ln346_756 = select i1 %overflow_627, i16 32767, i16 32768"   --->   Operation 2046 'select' 'select_ln346_756' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2047 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_627)   --->   "%or_ln346_627 = or i1 %overflow_627, i1 %underflow_627"   --->   Operation 2047 'or' 'or_ln346_627' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2048 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_627 = select i1 %or_ln346_627, i16 %select_ln346_756, i16 %p_Val2_2471"   --->   Operation 2048 'select' 'select_ln346_627' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.44>
ST_29 : Operation 2049 [1/1] (0.00ns)   --->   "%h_newstate_57_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_57_read"   --->   Operation 2049 'read' 'h_newstate_57_read_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2050 [1/1] (0.00ns)   --->   "%h_newstate_5661_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_5661_read"   --->   Operation 2050 'read' 'h_newstate_5661_read_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2051 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_323 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_61"   --->   Operation 2051 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_323' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_29 : Operation 2052 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_324 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_60"   --->   Operation 2052 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_324' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_29 : Operation 2053 [1/1] (0.22ns)   --->   "%p_Val2_2472 = select i1 %reset_state_read, i33 %h_newstate_5661_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_323" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 2053 'select' 'p_Val2_2472' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2054 [1/1] (0.22ns)   --->   "%p_Val2_2475 = select i1 %reset_state_read, i33 %h_newstate_57_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_324" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 2054 'select' 'p_Val2_2475' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2055 [1/1] (0.00ns)   --->   "%qh_state_V_addr_117 = getelementptr i16 %qh_state_V, i64 0, i64 54" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 2055 'getelementptr' 'qh_state_V_addr_117' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2056 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_626, i6 %qh_state_V_addr_117" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 2056 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_29 : Operation 2057 [1/1] (0.00ns)   --->   "%qh_state_V_addr_118 = getelementptr i16 %qh_state_V, i64 0, i64 55" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 2057 'getelementptr' 'qh_state_V_addr_118' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2058 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_627, i6 %qh_state_V_addr_118" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 2058 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_29 : Operation 2059 [1/1] (0.00ns)   --->   "%p_Result_5143 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2472, i32 32"   --->   Operation 2059 'bitselect' 'p_Result_5143' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2060 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2474)   --->   "%p_Val2_2473 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2472, i32 16, i32 31"   --->   Operation 2060 'partselect' 'p_Val2_2473' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2061 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2474)   --->   "%p_Result_4877 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2472, i32 16"   --->   Operation 2061 'bitselect' 'p_Result_4877' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2062 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2474)   --->   "%p_Result_5144 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2472, i32 15"   --->   Operation 2062 'bitselect' 'p_Result_5144' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2063 [1/1] (0.00ns)   --->   "%trunc_ln828_435 = trunc i33 %p_Val2_2472"   --->   Operation 2063 'trunc' 'trunc_ln828_435' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2064 [1/1] (0.66ns)   --->   "%r_435 = icmp_ne  i15 %trunc_ln828_435, i15 0"   --->   Operation 2064 'icmp' 'r_435' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2065 [1/1] (0.00ns)   --->   "%p_Result_5145 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2472, i32 31"   --->   Operation 2065 'bitselect' 'p_Result_5145' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2066 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2474)   --->   "%or_ln374_435 = or i1 %p_Result_4877, i1 %r_435"   --->   Operation 2066 'or' 'or_ln374_435' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2067 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2474)   --->   "%and_ln374_690 = and i1 %or_ln374_435, i1 %p_Result_5144"   --->   Operation 2067 'and' 'and_ln374_690' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2068 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2474)   --->   "%zext_ln377_690 = zext i1 %and_ln374_690"   --->   Operation 2068 'zext' 'zext_ln377_690' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2069 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2474 = add i16 %p_Val2_2473, i16 %zext_ln377_690"   --->   Operation 2069 'add' 'p_Val2_2474' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2070 [1/1] (0.00ns)   --->   "%p_Result_5146 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2474, i32 15"   --->   Operation 2070 'bitselect' 'p_Result_5146' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2071 [1/1] (0.12ns)   --->   "%xor_ln896_1069 = xor i1 %p_Result_5146, i1 1"   --->   Operation 2071 'xor' 'xor_ln896_1069' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2072 [1/1] (0.12ns)   --->   "%carry_877 = and i1 %p_Result_5145, i1 %xor_ln896_1069"   --->   Operation 2072 'and' 'carry_877' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2073 [1/1] (0.12ns)   --->   "%Range1_all_zeros_689 = xor i1 %p_Result_5143, i1 1"   --->   Operation 2073 'xor' 'Range1_all_zeros_689' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2074 [1/1] (0.00ns) (grouped into LUT with out node overflow_628)   --->   "%deleted_zeros_689 = select i1 %carry_877, i1 %p_Result_5143, i1 %Range1_all_zeros_689"   --->   Operation 2074 'select' 'deleted_zeros_689' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2075 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_622)   --->   "%deleted_ones_436 = select i1 %carry_877, i1 %Range1_all_zeros_689, i1 %p_Result_5143"   --->   Operation 2075 'select' 'deleted_ones_436' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2076 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_622)   --->   "%xor_ln891_309 = xor i1 %p_Result_5145, i1 1"   --->   Operation 2076 'xor' 'xor_ln891_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2077 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_622)   --->   "%or_ln891_309 = or i1 %p_Result_5146, i1 %xor_ln891_309"   --->   Operation 2077 'or' 'or_ln891_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2078 [1/1] (0.00ns) (grouped into LUT with out node overflow_628)   --->   "%xor_ln895_757 = xor i1 %deleted_zeros_689, i1 1"   --->   Operation 2078 'xor' 'xor_ln895_757' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2079 [1/1] (0.00ns) (grouped into LUT with out node overflow_628)   --->   "%or_ln895_628 = or i1 %p_Result_5146, i1 %xor_ln895_757"   --->   Operation 2079 'or' 'or_ln895_628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2080 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_628 = and i1 %or_ln895_628, i1 %Range1_all_zeros_689"   --->   Operation 2080 'and' 'overflow_628' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2081 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_622)   --->   "%xor_ln896_1070 = xor i1 %deleted_ones_436, i1 1"   --->   Operation 2081 'xor' 'xor_ln896_1070' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2082 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_622)   --->   "%or_ln896_628 = or i1 %xor_ln896_1069, i1 %xor_ln896_1070"   --->   Operation 2082 'or' 'or_ln896_628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2083 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_622 = and i1 %or_ln891_309, i1 %or_ln896_628"   --->   Operation 2083 'and' 'and_ln896_622' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2084 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_628)   --->   "%underflow_628 = and i1 %and_ln896_622, i1 %p_Result_5143"   --->   Operation 2084 'and' 'underflow_628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2085 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_628)   --->   "%select_ln346_757 = select i1 %overflow_628, i16 32767, i16 32768"   --->   Operation 2085 'select' 'select_ln346_757' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2086 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_628)   --->   "%or_ln346_628 = or i1 %overflow_628, i1 %underflow_628"   --->   Operation 2086 'or' 'or_ln346_628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2087 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_628 = select i1 %or_ln346_628, i16 %select_ln346_757, i16 %p_Val2_2474"   --->   Operation 2087 'select' 'select_ln346_628' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2088 [1/1] (0.00ns)   --->   "%p_Result_5147 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2475, i32 32"   --->   Operation 2088 'bitselect' 'p_Result_5147' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2089 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2477)   --->   "%p_Val2_2476 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2475, i32 16, i32 31"   --->   Operation 2089 'partselect' 'p_Val2_2476' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2090 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2477)   --->   "%p_Result_4882 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2475, i32 16"   --->   Operation 2090 'bitselect' 'p_Result_4882' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2091 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2477)   --->   "%p_Result_5148 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2475, i32 15"   --->   Operation 2091 'bitselect' 'p_Result_5148' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2092 [1/1] (0.00ns)   --->   "%trunc_ln828_436 = trunc i33 %p_Val2_2475"   --->   Operation 2092 'trunc' 'trunc_ln828_436' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2093 [1/1] (0.66ns)   --->   "%r_436 = icmp_ne  i15 %trunc_ln828_436, i15 0"   --->   Operation 2093 'icmp' 'r_436' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2094 [1/1] (0.00ns)   --->   "%p_Result_5149 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2475, i32 31"   --->   Operation 2094 'bitselect' 'p_Result_5149' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2095 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2477)   --->   "%or_ln374_436 = or i1 %p_Result_4882, i1 %r_436"   --->   Operation 2095 'or' 'or_ln374_436' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2096 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2477)   --->   "%and_ln374_691 = and i1 %or_ln374_436, i1 %p_Result_5148"   --->   Operation 2096 'and' 'and_ln374_691' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2097 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2477)   --->   "%zext_ln377_691 = zext i1 %and_ln374_691"   --->   Operation 2097 'zext' 'zext_ln377_691' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2098 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2477 = add i16 %p_Val2_2476, i16 %zext_ln377_691"   --->   Operation 2098 'add' 'p_Val2_2477' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2099 [1/1] (0.00ns)   --->   "%p_Result_5150 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2477, i32 15"   --->   Operation 2099 'bitselect' 'p_Result_5150' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2100 [1/1] (0.12ns)   --->   "%xor_ln896_1071 = xor i1 %p_Result_5150, i1 1"   --->   Operation 2100 'xor' 'xor_ln896_1071' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2101 [1/1] (0.12ns)   --->   "%carry_879 = and i1 %p_Result_5149, i1 %xor_ln896_1071"   --->   Operation 2101 'and' 'carry_879' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2102 [1/1] (0.12ns)   --->   "%Range1_all_zeros_690 = xor i1 %p_Result_5147, i1 1"   --->   Operation 2102 'xor' 'Range1_all_zeros_690' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2103 [1/1] (0.00ns) (grouped into LUT with out node overflow_629)   --->   "%deleted_zeros_690 = select i1 %carry_879, i1 %p_Result_5147, i1 %Range1_all_zeros_690"   --->   Operation 2103 'select' 'deleted_zeros_690' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2104 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_624)   --->   "%deleted_ones_437 = select i1 %carry_879, i1 %Range1_all_zeros_690, i1 %p_Result_5147"   --->   Operation 2104 'select' 'deleted_ones_437' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2105 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_624)   --->   "%xor_ln891_310 = xor i1 %p_Result_5149, i1 1"   --->   Operation 2105 'xor' 'xor_ln891_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2106 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_624)   --->   "%or_ln891_310 = or i1 %p_Result_5150, i1 %xor_ln891_310"   --->   Operation 2106 'or' 'or_ln891_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2107 [1/1] (0.00ns) (grouped into LUT with out node overflow_629)   --->   "%xor_ln895_758 = xor i1 %deleted_zeros_690, i1 1"   --->   Operation 2107 'xor' 'xor_ln895_758' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2108 [1/1] (0.00ns) (grouped into LUT with out node overflow_629)   --->   "%or_ln895_629 = or i1 %p_Result_5150, i1 %xor_ln895_758"   --->   Operation 2108 'or' 'or_ln895_629' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2109 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_629 = and i1 %or_ln895_629, i1 %Range1_all_zeros_690"   --->   Operation 2109 'and' 'overflow_629' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2110 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_624)   --->   "%xor_ln896_1072 = xor i1 %deleted_ones_437, i1 1"   --->   Operation 2110 'xor' 'xor_ln896_1072' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2111 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_624)   --->   "%or_ln896_629 = or i1 %xor_ln896_1071, i1 %xor_ln896_1072"   --->   Operation 2111 'or' 'or_ln896_629' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2112 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_624 = and i1 %or_ln891_310, i1 %or_ln896_629"   --->   Operation 2112 'and' 'and_ln896_624' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2113 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_629)   --->   "%underflow_629 = and i1 %and_ln896_624, i1 %p_Result_5147"   --->   Operation 2113 'and' 'underflow_629' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2114 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_629)   --->   "%select_ln346_758 = select i1 %overflow_629, i16 32767, i16 32768"   --->   Operation 2114 'select' 'select_ln346_758' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2115 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_629)   --->   "%or_ln346_629 = or i1 %overflow_629, i1 %underflow_629"   --->   Operation 2115 'or' 'or_ln346_629' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2116 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_629 = select i1 %or_ln346_629, i16 %select_ln346_758, i16 %p_Val2_2477"   --->   Operation 2116 'select' 'select_ln346_629' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.44>
ST_30 : Operation 2117 [1/1] (0.00ns)   --->   "%h_newstate_59_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_59_read"   --->   Operation 2117 'read' 'h_newstate_59_read_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2118 [1/1] (0.00ns)   --->   "%h_newstate_58_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_58_read"   --->   Operation 2118 'read' 'h_newstate_58_read_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2119 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_325 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_59"   --->   Operation 2119 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_325' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_30 : Operation 2120 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_326 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_58"   --->   Operation 2120 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_326' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_30 : Operation 2121 [1/1] (0.22ns)   --->   "%p_Val2_2478 = select i1 %reset_state_read, i33 %h_newstate_58_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_325" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 2121 'select' 'p_Val2_2478' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2122 [1/1] (0.22ns)   --->   "%p_Val2_2481 = select i1 %reset_state_read, i33 %h_newstate_59_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_326" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 2122 'select' 'p_Val2_2481' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2123 [1/1] (0.00ns)   --->   "%qh_state_V_addr_119 = getelementptr i16 %qh_state_V, i64 0, i64 56" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 2123 'getelementptr' 'qh_state_V_addr_119' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2124 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_628, i6 %qh_state_V_addr_119" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 2124 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_30 : Operation 2125 [1/1] (0.00ns)   --->   "%qh_state_V_addr_120 = getelementptr i16 %qh_state_V, i64 0, i64 57" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 2125 'getelementptr' 'qh_state_V_addr_120' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2126 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_629, i6 %qh_state_V_addr_120" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 2126 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_30 : Operation 2127 [1/1] (0.00ns)   --->   "%p_Result_5151 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2478, i32 32"   --->   Operation 2127 'bitselect' 'p_Result_5151' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2128 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2480)   --->   "%p_Val2_2479 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2478, i32 16, i32 31"   --->   Operation 2128 'partselect' 'p_Val2_2479' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2129 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2480)   --->   "%p_Result_4887 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2478, i32 16"   --->   Operation 2129 'bitselect' 'p_Result_4887' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2130 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2480)   --->   "%p_Result_5152 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2478, i32 15"   --->   Operation 2130 'bitselect' 'p_Result_5152' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2131 [1/1] (0.00ns)   --->   "%trunc_ln828_437 = trunc i33 %p_Val2_2478"   --->   Operation 2131 'trunc' 'trunc_ln828_437' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2132 [1/1] (0.66ns)   --->   "%r_437 = icmp_ne  i15 %trunc_ln828_437, i15 0"   --->   Operation 2132 'icmp' 'r_437' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2133 [1/1] (0.00ns)   --->   "%p_Result_5153 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2478, i32 31"   --->   Operation 2133 'bitselect' 'p_Result_5153' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2134 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2480)   --->   "%or_ln374_437 = or i1 %p_Result_4887, i1 %r_437"   --->   Operation 2134 'or' 'or_ln374_437' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2135 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2480)   --->   "%and_ln374_692 = and i1 %or_ln374_437, i1 %p_Result_5152"   --->   Operation 2135 'and' 'and_ln374_692' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2136 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2480)   --->   "%zext_ln377_692 = zext i1 %and_ln374_692"   --->   Operation 2136 'zext' 'zext_ln377_692' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2137 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2480 = add i16 %p_Val2_2479, i16 %zext_ln377_692"   --->   Operation 2137 'add' 'p_Val2_2480' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2138 [1/1] (0.00ns)   --->   "%p_Result_5154 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2480, i32 15"   --->   Operation 2138 'bitselect' 'p_Result_5154' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2139 [1/1] (0.12ns)   --->   "%xor_ln896_1073 = xor i1 %p_Result_5154, i1 1"   --->   Operation 2139 'xor' 'xor_ln896_1073' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2140 [1/1] (0.12ns)   --->   "%carry_881 = and i1 %p_Result_5153, i1 %xor_ln896_1073"   --->   Operation 2140 'and' 'carry_881' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2141 [1/1] (0.12ns)   --->   "%Range1_all_zeros_691 = xor i1 %p_Result_5151, i1 1"   --->   Operation 2141 'xor' 'Range1_all_zeros_691' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2142 [1/1] (0.00ns) (grouped into LUT with out node overflow_630)   --->   "%deleted_zeros_691 = select i1 %carry_881, i1 %p_Result_5151, i1 %Range1_all_zeros_691"   --->   Operation 2142 'select' 'deleted_zeros_691' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2143 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_626)   --->   "%deleted_ones_438 = select i1 %carry_881, i1 %Range1_all_zeros_691, i1 %p_Result_5151"   --->   Operation 2143 'select' 'deleted_ones_438' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2144 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_626)   --->   "%xor_ln891_311 = xor i1 %p_Result_5153, i1 1"   --->   Operation 2144 'xor' 'xor_ln891_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2145 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_626)   --->   "%or_ln891_311 = or i1 %p_Result_5154, i1 %xor_ln891_311"   --->   Operation 2145 'or' 'or_ln891_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2146 [1/1] (0.00ns) (grouped into LUT with out node overflow_630)   --->   "%xor_ln895_759 = xor i1 %deleted_zeros_691, i1 1"   --->   Operation 2146 'xor' 'xor_ln895_759' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2147 [1/1] (0.00ns) (grouped into LUT with out node overflow_630)   --->   "%or_ln895_630 = or i1 %p_Result_5154, i1 %xor_ln895_759"   --->   Operation 2147 'or' 'or_ln895_630' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2148 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_630 = and i1 %or_ln895_630, i1 %Range1_all_zeros_691"   --->   Operation 2148 'and' 'overflow_630' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2149 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_626)   --->   "%xor_ln896_1074 = xor i1 %deleted_ones_438, i1 1"   --->   Operation 2149 'xor' 'xor_ln896_1074' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2150 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_626)   --->   "%or_ln896_630 = or i1 %xor_ln896_1073, i1 %xor_ln896_1074"   --->   Operation 2150 'or' 'or_ln896_630' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2151 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_626 = and i1 %or_ln891_311, i1 %or_ln896_630"   --->   Operation 2151 'and' 'and_ln896_626' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2152 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_630)   --->   "%underflow_630 = and i1 %and_ln896_626, i1 %p_Result_5151"   --->   Operation 2152 'and' 'underflow_630' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2153 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_630)   --->   "%select_ln346_759 = select i1 %overflow_630, i16 32767, i16 32768"   --->   Operation 2153 'select' 'select_ln346_759' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2154 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_630)   --->   "%or_ln346_630 = or i1 %overflow_630, i1 %underflow_630"   --->   Operation 2154 'or' 'or_ln346_630' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2155 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_630 = select i1 %or_ln346_630, i16 %select_ln346_759, i16 %p_Val2_2480"   --->   Operation 2155 'select' 'select_ln346_630' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2156 [1/1] (0.00ns)   --->   "%p_Result_5155 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2481, i32 32"   --->   Operation 2156 'bitselect' 'p_Result_5155' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2157 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2483)   --->   "%p_Val2_2482 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2481, i32 16, i32 31"   --->   Operation 2157 'partselect' 'p_Val2_2482' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2158 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2483)   --->   "%p_Result_4892 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2481, i32 16"   --->   Operation 2158 'bitselect' 'p_Result_4892' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2159 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2483)   --->   "%p_Result_5156 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2481, i32 15"   --->   Operation 2159 'bitselect' 'p_Result_5156' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2160 [1/1] (0.00ns)   --->   "%trunc_ln828_438 = trunc i33 %p_Val2_2481"   --->   Operation 2160 'trunc' 'trunc_ln828_438' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2161 [1/1] (0.66ns)   --->   "%r_438 = icmp_ne  i15 %trunc_ln828_438, i15 0"   --->   Operation 2161 'icmp' 'r_438' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2162 [1/1] (0.00ns)   --->   "%p_Result_5157 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2481, i32 31"   --->   Operation 2162 'bitselect' 'p_Result_5157' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2163 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2483)   --->   "%or_ln374_438 = or i1 %p_Result_4892, i1 %r_438"   --->   Operation 2163 'or' 'or_ln374_438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2164 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2483)   --->   "%and_ln374_693 = and i1 %or_ln374_438, i1 %p_Result_5156"   --->   Operation 2164 'and' 'and_ln374_693' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2165 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2483)   --->   "%zext_ln377_693 = zext i1 %and_ln374_693"   --->   Operation 2165 'zext' 'zext_ln377_693' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2166 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2483 = add i16 %p_Val2_2482, i16 %zext_ln377_693"   --->   Operation 2166 'add' 'p_Val2_2483' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2167 [1/1] (0.00ns)   --->   "%p_Result_5158 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2483, i32 15"   --->   Operation 2167 'bitselect' 'p_Result_5158' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2168 [1/1] (0.12ns)   --->   "%xor_ln896_1075 = xor i1 %p_Result_5158, i1 1"   --->   Operation 2168 'xor' 'xor_ln896_1075' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2169 [1/1] (0.12ns)   --->   "%carry_883 = and i1 %p_Result_5157, i1 %xor_ln896_1075"   --->   Operation 2169 'and' 'carry_883' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2170 [1/1] (0.12ns)   --->   "%Range1_all_zeros_692 = xor i1 %p_Result_5155, i1 1"   --->   Operation 2170 'xor' 'Range1_all_zeros_692' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2171 [1/1] (0.00ns) (grouped into LUT with out node overflow_631)   --->   "%deleted_zeros_692 = select i1 %carry_883, i1 %p_Result_5155, i1 %Range1_all_zeros_692"   --->   Operation 2171 'select' 'deleted_zeros_692' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2172 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_628)   --->   "%deleted_ones_439 = select i1 %carry_883, i1 %Range1_all_zeros_692, i1 %p_Result_5155"   --->   Operation 2172 'select' 'deleted_ones_439' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2173 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_628)   --->   "%xor_ln891_312 = xor i1 %p_Result_5157, i1 1"   --->   Operation 2173 'xor' 'xor_ln891_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2174 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_628)   --->   "%or_ln891_312 = or i1 %p_Result_5158, i1 %xor_ln891_312"   --->   Operation 2174 'or' 'or_ln891_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2175 [1/1] (0.00ns) (grouped into LUT with out node overflow_631)   --->   "%xor_ln895_760 = xor i1 %deleted_zeros_692, i1 1"   --->   Operation 2175 'xor' 'xor_ln895_760' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2176 [1/1] (0.00ns) (grouped into LUT with out node overflow_631)   --->   "%or_ln895_631 = or i1 %p_Result_5158, i1 %xor_ln895_760"   --->   Operation 2176 'or' 'or_ln895_631' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2177 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_631 = and i1 %or_ln895_631, i1 %Range1_all_zeros_692"   --->   Operation 2177 'and' 'overflow_631' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2178 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_628)   --->   "%xor_ln896_1076 = xor i1 %deleted_ones_439, i1 1"   --->   Operation 2178 'xor' 'xor_ln896_1076' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2179 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_628)   --->   "%or_ln896_631 = or i1 %xor_ln896_1075, i1 %xor_ln896_1076"   --->   Operation 2179 'or' 'or_ln896_631' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2180 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_628 = and i1 %or_ln891_312, i1 %or_ln896_631"   --->   Operation 2180 'and' 'and_ln896_628' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2181 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_631)   --->   "%underflow_631 = and i1 %and_ln896_628, i1 %p_Result_5155"   --->   Operation 2181 'and' 'underflow_631' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2182 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_631)   --->   "%select_ln346_760 = select i1 %overflow_631, i16 32767, i16 32768"   --->   Operation 2182 'select' 'select_ln346_760' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2183 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_631)   --->   "%or_ln346_631 = or i1 %overflow_631, i1 %underflow_631"   --->   Operation 2183 'or' 'or_ln346_631' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2184 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_631 = select i1 %or_ln346_631, i16 %select_ln346_760, i16 %p_Val2_2483"   --->   Operation 2184 'select' 'select_ln346_631' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.44>
ST_31 : Operation 2185 [1/1] (0.00ns)   --->   "%h_newstate_61_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_61_read"   --->   Operation 2185 'read' 'h_newstate_61_read_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2186 [1/1] (0.00ns)   --->   "%h_newstate_60_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_60_read"   --->   Operation 2186 'read' 'h_newstate_60_read_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2187 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_327 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_57"   --->   Operation 2187 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_327' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_31 : Operation 2188 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_328 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_56"   --->   Operation 2188 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_328' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_31 : Operation 2189 [1/1] (0.22ns)   --->   "%p_Val2_2484 = select i1 %reset_state_read, i33 %h_newstate_60_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_327" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 2189 'select' 'p_Val2_2484' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2190 [1/1] (0.22ns)   --->   "%p_Val2_2487 = select i1 %reset_state_read, i33 %h_newstate_61_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_328" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 2190 'select' 'p_Val2_2487' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2191 [1/1] (0.00ns)   --->   "%qh_state_V_addr_121 = getelementptr i16 %qh_state_V, i64 0, i64 58" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 2191 'getelementptr' 'qh_state_V_addr_121' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2192 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_630, i6 %qh_state_V_addr_121" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 2192 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_31 : Operation 2193 [1/1] (0.00ns)   --->   "%qh_state_V_addr_122 = getelementptr i16 %qh_state_V, i64 0, i64 59" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 2193 'getelementptr' 'qh_state_V_addr_122' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2194 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_631, i6 %qh_state_V_addr_122" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 2194 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_31 : Operation 2195 [1/1] (0.00ns)   --->   "%p_Result_5159 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2484, i32 32"   --->   Operation 2195 'bitselect' 'p_Result_5159' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2196 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2486)   --->   "%p_Val2_2485 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2484, i32 16, i32 31"   --->   Operation 2196 'partselect' 'p_Val2_2485' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2197 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2486)   --->   "%p_Result_4897 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2484, i32 16"   --->   Operation 2197 'bitselect' 'p_Result_4897' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2198 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2486)   --->   "%p_Result_5160 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2484, i32 15"   --->   Operation 2198 'bitselect' 'p_Result_5160' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2199 [1/1] (0.00ns)   --->   "%trunc_ln828_439 = trunc i33 %p_Val2_2484"   --->   Operation 2199 'trunc' 'trunc_ln828_439' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2200 [1/1] (0.66ns)   --->   "%r_439 = icmp_ne  i15 %trunc_ln828_439, i15 0"   --->   Operation 2200 'icmp' 'r_439' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2201 [1/1] (0.00ns)   --->   "%p_Result_5161 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2484, i32 31"   --->   Operation 2201 'bitselect' 'p_Result_5161' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2202 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2486)   --->   "%or_ln374_439 = or i1 %p_Result_4897, i1 %r_439"   --->   Operation 2202 'or' 'or_ln374_439' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2203 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2486)   --->   "%and_ln374_694 = and i1 %or_ln374_439, i1 %p_Result_5160"   --->   Operation 2203 'and' 'and_ln374_694' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2204 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2486)   --->   "%zext_ln377_694 = zext i1 %and_ln374_694"   --->   Operation 2204 'zext' 'zext_ln377_694' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2205 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2486 = add i16 %p_Val2_2485, i16 %zext_ln377_694"   --->   Operation 2205 'add' 'p_Val2_2486' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2206 [1/1] (0.00ns)   --->   "%p_Result_5162 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2486, i32 15"   --->   Operation 2206 'bitselect' 'p_Result_5162' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2207 [1/1] (0.12ns)   --->   "%xor_ln896_1077 = xor i1 %p_Result_5162, i1 1"   --->   Operation 2207 'xor' 'xor_ln896_1077' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2208 [1/1] (0.12ns)   --->   "%carry_885 = and i1 %p_Result_5161, i1 %xor_ln896_1077"   --->   Operation 2208 'and' 'carry_885' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2209 [1/1] (0.12ns)   --->   "%Range1_all_zeros_693 = xor i1 %p_Result_5159, i1 1"   --->   Operation 2209 'xor' 'Range1_all_zeros_693' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2210 [1/1] (0.00ns) (grouped into LUT with out node overflow_632)   --->   "%deleted_zeros_693 = select i1 %carry_885, i1 %p_Result_5159, i1 %Range1_all_zeros_693"   --->   Operation 2210 'select' 'deleted_zeros_693' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2211 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_630)   --->   "%deleted_ones_440 = select i1 %carry_885, i1 %Range1_all_zeros_693, i1 %p_Result_5159"   --->   Operation 2211 'select' 'deleted_ones_440' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2212 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_630)   --->   "%xor_ln891_313 = xor i1 %p_Result_5161, i1 1"   --->   Operation 2212 'xor' 'xor_ln891_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2213 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_630)   --->   "%or_ln891_313 = or i1 %p_Result_5162, i1 %xor_ln891_313"   --->   Operation 2213 'or' 'or_ln891_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2214 [1/1] (0.00ns) (grouped into LUT with out node overflow_632)   --->   "%xor_ln895_761 = xor i1 %deleted_zeros_693, i1 1"   --->   Operation 2214 'xor' 'xor_ln895_761' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2215 [1/1] (0.00ns) (grouped into LUT with out node overflow_632)   --->   "%or_ln895_632 = or i1 %p_Result_5162, i1 %xor_ln895_761"   --->   Operation 2215 'or' 'or_ln895_632' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2216 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_632 = and i1 %or_ln895_632, i1 %Range1_all_zeros_693"   --->   Operation 2216 'and' 'overflow_632' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2217 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_630)   --->   "%xor_ln896_1078 = xor i1 %deleted_ones_440, i1 1"   --->   Operation 2217 'xor' 'xor_ln896_1078' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2218 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_630)   --->   "%or_ln896_632 = or i1 %xor_ln896_1077, i1 %xor_ln896_1078"   --->   Operation 2218 'or' 'or_ln896_632' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2219 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_630 = and i1 %or_ln891_313, i1 %or_ln896_632"   --->   Operation 2219 'and' 'and_ln896_630' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2220 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_632)   --->   "%underflow_632 = and i1 %and_ln896_630, i1 %p_Result_5159"   --->   Operation 2220 'and' 'underflow_632' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2221 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_632)   --->   "%select_ln346_761 = select i1 %overflow_632, i16 32767, i16 32768"   --->   Operation 2221 'select' 'select_ln346_761' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2222 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_632)   --->   "%or_ln346_632 = or i1 %overflow_632, i1 %underflow_632"   --->   Operation 2222 'or' 'or_ln346_632' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2223 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_632 = select i1 %or_ln346_632, i16 %select_ln346_761, i16 %p_Val2_2486"   --->   Operation 2223 'select' 'select_ln346_632' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2224 [1/1] (0.00ns)   --->   "%p_Result_5163 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2487, i32 32"   --->   Operation 2224 'bitselect' 'p_Result_5163' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2225 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2489)   --->   "%p_Val2_2488 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2487, i32 16, i32 31"   --->   Operation 2225 'partselect' 'p_Val2_2488' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2226 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2489)   --->   "%p_Result_4902 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2487, i32 16"   --->   Operation 2226 'bitselect' 'p_Result_4902' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2227 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2489)   --->   "%p_Result_5164 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2487, i32 15"   --->   Operation 2227 'bitselect' 'p_Result_5164' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2228 [1/1] (0.00ns)   --->   "%trunc_ln828_440 = trunc i33 %p_Val2_2487"   --->   Operation 2228 'trunc' 'trunc_ln828_440' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2229 [1/1] (0.66ns)   --->   "%r_440 = icmp_ne  i15 %trunc_ln828_440, i15 0"   --->   Operation 2229 'icmp' 'r_440' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2230 [1/1] (0.00ns)   --->   "%p_Result_5165 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2487, i32 31"   --->   Operation 2230 'bitselect' 'p_Result_5165' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2231 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2489)   --->   "%or_ln374_440 = or i1 %p_Result_4902, i1 %r_440"   --->   Operation 2231 'or' 'or_ln374_440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2232 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2489)   --->   "%and_ln374_695 = and i1 %or_ln374_440, i1 %p_Result_5164"   --->   Operation 2232 'and' 'and_ln374_695' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2233 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2489)   --->   "%zext_ln377_695 = zext i1 %and_ln374_695"   --->   Operation 2233 'zext' 'zext_ln377_695' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2234 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2489 = add i16 %p_Val2_2488, i16 %zext_ln377_695"   --->   Operation 2234 'add' 'p_Val2_2489' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2235 [1/1] (0.00ns)   --->   "%p_Result_5166 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2489, i32 15"   --->   Operation 2235 'bitselect' 'p_Result_5166' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2236 [1/1] (0.12ns)   --->   "%xor_ln896_1079 = xor i1 %p_Result_5166, i1 1"   --->   Operation 2236 'xor' 'xor_ln896_1079' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2237 [1/1] (0.12ns)   --->   "%carry_887 = and i1 %p_Result_5165, i1 %xor_ln896_1079"   --->   Operation 2237 'and' 'carry_887' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2238 [1/1] (0.12ns)   --->   "%Range1_all_zeros_694 = xor i1 %p_Result_5163, i1 1"   --->   Operation 2238 'xor' 'Range1_all_zeros_694' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2239 [1/1] (0.00ns) (grouped into LUT with out node overflow_633)   --->   "%deleted_zeros_694 = select i1 %carry_887, i1 %p_Result_5163, i1 %Range1_all_zeros_694"   --->   Operation 2239 'select' 'deleted_zeros_694' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2240 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_632)   --->   "%deleted_ones_441 = select i1 %carry_887, i1 %Range1_all_zeros_694, i1 %p_Result_5163"   --->   Operation 2240 'select' 'deleted_ones_441' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2241 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_632)   --->   "%xor_ln891_314 = xor i1 %p_Result_5165, i1 1"   --->   Operation 2241 'xor' 'xor_ln891_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2242 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_632)   --->   "%or_ln891_314 = or i1 %p_Result_5166, i1 %xor_ln891_314"   --->   Operation 2242 'or' 'or_ln891_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2243 [1/1] (0.00ns) (grouped into LUT with out node overflow_633)   --->   "%xor_ln895_762 = xor i1 %deleted_zeros_694, i1 1"   --->   Operation 2243 'xor' 'xor_ln895_762' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2244 [1/1] (0.00ns) (grouped into LUT with out node overflow_633)   --->   "%or_ln895_633 = or i1 %p_Result_5166, i1 %xor_ln895_762"   --->   Operation 2244 'or' 'or_ln895_633' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2245 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_633 = and i1 %or_ln895_633, i1 %Range1_all_zeros_694"   --->   Operation 2245 'and' 'overflow_633' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2246 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_632)   --->   "%xor_ln896_1080 = xor i1 %deleted_ones_441, i1 1"   --->   Operation 2246 'xor' 'xor_ln896_1080' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2247 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_632)   --->   "%or_ln896_633 = or i1 %xor_ln896_1079, i1 %xor_ln896_1080"   --->   Operation 2247 'or' 'or_ln896_633' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2248 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_632 = and i1 %or_ln891_314, i1 %or_ln896_633"   --->   Operation 2248 'and' 'and_ln896_632' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2249 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_633)   --->   "%underflow_633 = and i1 %and_ln896_632, i1 %p_Result_5163"   --->   Operation 2249 'and' 'underflow_633' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2250 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_633)   --->   "%select_ln346_762 = select i1 %overflow_633, i16 32767, i16 32768"   --->   Operation 2250 'select' 'select_ln346_762' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2251 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_633)   --->   "%or_ln346_633 = or i1 %overflow_633, i1 %underflow_633"   --->   Operation 2251 'or' 'or_ln346_633' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2252 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln346_633 = select i1 %or_ln346_633, i16 %select_ln346_762, i16 %p_Val2_2489"   --->   Operation 2252 'select' 'select_ln346_633' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.44>
ST_32 : Operation 2253 [1/1] (0.00ns)   --->   "%h_newstate_63_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_63_read"   --->   Operation 2253 'read' 'h_newstate_63_read_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2254 [1/1] (0.00ns)   --->   "%h_newstate_62_read_2 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %h_newstate_62_read"   --->   Operation 2254 'read' 'h_newstate_62_read_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2255 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_329 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_55"   --->   Operation 2255 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_329' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_32 : Operation 2256 [1/1] (0.00ns)   --->   "%p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_330 = load i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_54"   --->   Operation 2256 'load' 'p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_330' <Predicate = (!reset_state_read)> <Delay = 0.00>
ST_32 : Operation 2257 [1/1] (0.22ns)   --->   "%p_Val2_2490 = select i1 %reset_state_read, i33 %h_newstate_62_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_329" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 2257 'select' 'p_Val2_2490' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2258 [1/1] (0.22ns)   --->   "%p_Val2_2493 = select i1 %reset_state_read, i33 %h_newstate_63_read_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_330" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446]   --->   Operation 2258 'select' 'p_Val2_2493' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2259 [1/1] (0.00ns)   --->   "%qh_state_V_addr_123 = getelementptr i16 %qh_state_V, i64 0, i64 60" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 2259 'getelementptr' 'qh_state_V_addr_123' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2260 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_632, i6 %qh_state_V_addr_123" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 2260 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_32 : Operation 2261 [1/1] (0.00ns)   --->   "%qh_state_V_addr_124 = getelementptr i16 %qh_state_V, i64 0, i64 61" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 2261 'getelementptr' 'qh_state_V_addr_124' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2262 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %select_ln346_633, i6 %qh_state_V_addr_124" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 2262 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_32 : Operation 2263 [1/1] (0.00ns)   --->   "%p_Result_5167 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2490, i32 32"   --->   Operation 2263 'bitselect' 'p_Result_5167' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2264 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2492)   --->   "%p_Val2_2491 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2490, i32 16, i32 31"   --->   Operation 2264 'partselect' 'p_Val2_2491' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2265 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2492)   --->   "%p_Result_4907 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2490, i32 16"   --->   Operation 2265 'bitselect' 'p_Result_4907' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2266 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2492)   --->   "%p_Result_5168 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2490, i32 15"   --->   Operation 2266 'bitselect' 'p_Result_5168' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2267 [1/1] (0.00ns)   --->   "%trunc_ln828_441 = trunc i33 %p_Val2_2490"   --->   Operation 2267 'trunc' 'trunc_ln828_441' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2268 [1/1] (0.66ns)   --->   "%r_441 = icmp_ne  i15 %trunc_ln828_441, i15 0"   --->   Operation 2268 'icmp' 'r_441' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2269 [1/1] (0.00ns)   --->   "%p_Result_5169 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2490, i32 31"   --->   Operation 2269 'bitselect' 'p_Result_5169' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2270 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2492)   --->   "%or_ln374_441 = or i1 %p_Result_4907, i1 %r_441"   --->   Operation 2270 'or' 'or_ln374_441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2271 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2492)   --->   "%and_ln374_696 = and i1 %or_ln374_441, i1 %p_Result_5168"   --->   Operation 2271 'and' 'and_ln374_696' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2272 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2492)   --->   "%zext_ln377_696 = zext i1 %and_ln374_696"   --->   Operation 2272 'zext' 'zext_ln377_696' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2273 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2492 = add i16 %p_Val2_2491, i16 %zext_ln377_696"   --->   Operation 2273 'add' 'p_Val2_2492' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2274 [1/1] (0.00ns)   --->   "%p_Result_5170 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2492, i32 15"   --->   Operation 2274 'bitselect' 'p_Result_5170' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2275 [1/1] (0.12ns)   --->   "%xor_ln896_1081 = xor i1 %p_Result_5170, i1 1"   --->   Operation 2275 'xor' 'xor_ln896_1081' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2276 [1/1] (0.12ns)   --->   "%carry_889 = and i1 %p_Result_5169, i1 %xor_ln896_1081"   --->   Operation 2276 'and' 'carry_889' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2277 [1/1] (0.12ns)   --->   "%Range1_all_zeros_695 = xor i1 %p_Result_5167, i1 1"   --->   Operation 2277 'xor' 'Range1_all_zeros_695' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2278 [1/1] (0.00ns) (grouped into LUT with out node overflow_634)   --->   "%deleted_zeros_695 = select i1 %carry_889, i1 %p_Result_5167, i1 %Range1_all_zeros_695"   --->   Operation 2278 'select' 'deleted_zeros_695' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2279 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_634)   --->   "%deleted_ones_442 = select i1 %carry_889, i1 %Range1_all_zeros_695, i1 %p_Result_5167"   --->   Operation 2279 'select' 'deleted_ones_442' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2280 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_634)   --->   "%xor_ln891_315 = xor i1 %p_Result_5169, i1 1"   --->   Operation 2280 'xor' 'xor_ln891_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2281 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_634)   --->   "%or_ln891_315 = or i1 %p_Result_5170, i1 %xor_ln891_315"   --->   Operation 2281 'or' 'or_ln891_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2282 [1/1] (0.00ns) (grouped into LUT with out node overflow_634)   --->   "%xor_ln895_763 = xor i1 %deleted_zeros_695, i1 1"   --->   Operation 2282 'xor' 'xor_ln895_763' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2283 [1/1] (0.00ns) (grouped into LUT with out node overflow_634)   --->   "%or_ln895_634 = or i1 %p_Result_5170, i1 %xor_ln895_763"   --->   Operation 2283 'or' 'or_ln895_634' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2284 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_634 = and i1 %or_ln895_634, i1 %Range1_all_zeros_695"   --->   Operation 2284 'and' 'overflow_634' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2285 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_634)   --->   "%xor_ln896_1082 = xor i1 %deleted_ones_442, i1 1"   --->   Operation 2285 'xor' 'xor_ln896_1082' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2286 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_634)   --->   "%or_ln896_634 = or i1 %xor_ln896_1081, i1 %xor_ln896_1082"   --->   Operation 2286 'or' 'or_ln896_634' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2287 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_634 = and i1 %or_ln891_315, i1 %or_ln896_634"   --->   Operation 2287 'and' 'and_ln896_634' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2288 [1/1] (0.00ns) (grouped into LUT with out node r_V_1541)   --->   "%underflow_634 = and i1 %and_ln896_634, i1 %p_Result_5167"   --->   Operation 2288 'and' 'underflow_634' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2289 [1/1] (0.00ns) (grouped into LUT with out node r_V_1541)   --->   "%select_ln346_763 = select i1 %overflow_634, i16 32767, i16 32768"   --->   Operation 2289 'select' 'select_ln346_763' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2290 [1/1] (0.00ns) (grouped into LUT with out node r_V_1541)   --->   "%or_ln346_634 = or i1 %overflow_634, i1 %underflow_634"   --->   Operation 2290 'or' 'or_ln346_634' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2291 [1/1] (0.24ns) (out node of the LUT)   --->   "%r_V_1541 = select i1 %or_ln346_634, i16 %select_ln346_763, i16 %p_Val2_2492"   --->   Operation 2291 'select' 'r_V_1541' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2292 [1/1] (0.00ns)   --->   "%p_Result_5171 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2493, i32 32"   --->   Operation 2292 'bitselect' 'p_Result_5171' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2293 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2495)   --->   "%p_Val2_2494 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %p_Val2_2493, i32 16, i32 31"   --->   Operation 2293 'partselect' 'p_Val2_2494' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2294 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2495)   --->   "%p_Result_4912 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2493, i32 16"   --->   Operation 2294 'bitselect' 'p_Result_4912' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2295 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2495)   --->   "%p_Result_5172 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2493, i32 15"   --->   Operation 2295 'bitselect' 'p_Result_5172' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2296 [1/1] (0.00ns)   --->   "%trunc_ln828_442 = trunc i33 %p_Val2_2493"   --->   Operation 2296 'trunc' 'trunc_ln828_442' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2297 [1/1] (0.66ns)   --->   "%r_442 = icmp_ne  i15 %trunc_ln828_442, i15 0"   --->   Operation 2297 'icmp' 'r_442' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2298 [1/1] (0.00ns)   --->   "%p_Result_5173 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %p_Val2_2493, i32 31"   --->   Operation 2298 'bitselect' 'p_Result_5173' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2299 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2495)   --->   "%or_ln374_442 = or i1 %p_Result_4912, i1 %r_442"   --->   Operation 2299 'or' 'or_ln374_442' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2300 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2495)   --->   "%and_ln374_697 = and i1 %or_ln374_442, i1 %p_Result_5172"   --->   Operation 2300 'and' 'and_ln374_697' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2301 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2495)   --->   "%zext_ln377_697 = zext i1 %and_ln374_697"   --->   Operation 2301 'zext' 'zext_ln377_697' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2302 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2495 = add i16 %p_Val2_2494, i16 %zext_ln377_697"   --->   Operation 2302 'add' 'p_Val2_2495' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2303 [1/1] (0.00ns)   --->   "%p_Result_5174 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2495, i32 15"   --->   Operation 2303 'bitselect' 'p_Result_5174' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2304 [1/1] (0.12ns)   --->   "%xor_ln896_1083 = xor i1 %p_Result_5174, i1 1"   --->   Operation 2304 'xor' 'xor_ln896_1083' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2305 [1/1] (0.12ns)   --->   "%carry_891 = and i1 %p_Result_5173, i1 %xor_ln896_1083"   --->   Operation 2305 'and' 'carry_891' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2306 [1/1] (0.12ns)   --->   "%Range1_all_zeros_696 = xor i1 %p_Result_5171, i1 1"   --->   Operation 2306 'xor' 'Range1_all_zeros_696' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2307 [1/1] (0.00ns) (grouped into LUT with out node overflow_635)   --->   "%deleted_zeros_696 = select i1 %carry_891, i1 %p_Result_5171, i1 %Range1_all_zeros_696"   --->   Operation 2307 'select' 'deleted_zeros_696' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2308 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_636)   --->   "%deleted_ones_443 = select i1 %carry_891, i1 %Range1_all_zeros_696, i1 %p_Result_5171"   --->   Operation 2308 'select' 'deleted_ones_443' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2309 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_636)   --->   "%xor_ln891_316 = xor i1 %p_Result_5173, i1 1"   --->   Operation 2309 'xor' 'xor_ln891_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2310 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_636)   --->   "%or_ln891_316 = or i1 %p_Result_5174, i1 %xor_ln891_316"   --->   Operation 2310 'or' 'or_ln891_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2311 [1/1] (0.00ns) (grouped into LUT with out node overflow_635)   --->   "%xor_ln895_764 = xor i1 %deleted_zeros_696, i1 1"   --->   Operation 2311 'xor' 'xor_ln895_764' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2312 [1/1] (0.00ns) (grouped into LUT with out node overflow_635)   --->   "%or_ln895_635 = or i1 %p_Result_5174, i1 %xor_ln895_764"   --->   Operation 2312 'or' 'or_ln895_635' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2313 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_635 = and i1 %or_ln895_635, i1 %Range1_all_zeros_696"   --->   Operation 2313 'and' 'overflow_635' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2314 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_636)   --->   "%xor_ln896_1084 = xor i1 %deleted_ones_443, i1 1"   --->   Operation 2314 'xor' 'xor_ln896_1084' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2315 [1/1] (0.00ns) (grouped into LUT with out node and_ln896_636)   --->   "%or_ln896_635 = or i1 %xor_ln896_1083, i1 %xor_ln896_1084"   --->   Operation 2315 'or' 'or_ln896_635' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2316 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln896_636 = and i1 %or_ln891_316, i1 %or_ln896_635"   --->   Operation 2316 'and' 'and_ln896_636' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2317 [1/1] (0.00ns) (grouped into LUT with out node r_V_1544)   --->   "%underflow_635 = and i1 %and_ln896_636, i1 %p_Result_5171"   --->   Operation 2317 'and' 'underflow_635' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2318 [1/1] (0.00ns) (grouped into LUT with out node r_V_1544)   --->   "%select_ln346_764 = select i1 %overflow_635, i16 32767, i16 32768"   --->   Operation 2318 'select' 'select_ln346_764' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2319 [1/1] (0.00ns) (grouped into LUT with out node r_V_1544)   --->   "%or_ln346_635 = or i1 %overflow_635, i1 %underflow_635"   --->   Operation 2319 'or' 'or_ln346_635' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2320 [1/1] (0.24ns) (out node of the LUT)   --->   "%r_V_1544 = select i1 %or_ln346_635, i16 %select_ln346_764, i16 %p_Val2_2495"   --->   Operation 2320 'select' 'r_V_1544' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 33 <SV = 32> <Delay = 0.68>
ST_33 : Operation 2321 [1/1] (0.00ns)   --->   "%qh_state_V_addr_125 = getelementptr i16 %qh_state_V, i64 0, i64 62" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 2321 'getelementptr' 'qh_state_V_addr_125' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2322 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %r_V_1541, i6 %qh_state_V_addr_125" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 2322 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_33 : Operation 2323 [1/1] (0.00ns)   --->   "%qh_state_V_addr_126 = getelementptr i16 %qh_state_V, i64 0, i64 63" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 2323 'getelementptr' 'qh_state_V_addr_126' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2324 [1/1] (0.68ns)   --->   "%store_ln455 = store i16 %r_V_1544, i6 %qh_state_V_addr_126" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455]   --->   Operation 2324 'store' 'store_ln455' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 34 <SV = 33> <Delay = 0.38>
ST_34 : Operation 2325 [1/1] (0.00ns)   --->   "%p_read382 = read i1120 @_ssdm_op_Read.ap_auto.i1120, i1120 %p_read"   --->   Operation 2325 'read' 'p_read382' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2326 [2/2] (0.38ns)   --->   "%call_ret3 = call i6144 @dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config2_1>, i1120 %p_read382, i3071 %bw2, i13 1532, i12 1652, i14 11618, i12 2094, i14 6595, i12 2922, i13 6435, i13 5224, i13 4440, i12 1826, i13 4652, i12 1056, i13 75, i14 13146, i14 12256, i13 6404, i12 3088, i12 2231, i15 8192, i13 7146, i14 8794, i11 1300, i13 4800, i12 2820, i13 6702, i13 830, i15 31886, i14 8966, i14 5488, i14 12210, i14 648, i14 3311, i14 14491, i12 2606, i14 5534, i11 1040, i14 8391, i14 8764, i13 951, i14 9146, i12 1120, i13 2727, i11 816, i12 2362, i13 5054, i13 3716, i13 1720, i14 14456, i14 876, i13 2867, i14 2424, i13 2784, i14 3948, i12 2356, i11 332, i13 3016, i14 8192, i14 12230, i11 616, i14 8483, i12 2879, i14 7528, i14 10352, i13 7312, i13 4636, i13 5424, i14 13784, i14 10379, i13 4142, i14 11224, i14 12484, i14 14679, i13 4980, i13 5812, i14 12380, i14 12624, i14 11112, i13 5530, i13 5452, i14 12590, i13 4512, i13 5896, i13 1103, i14 11494, i12 2588, i14 11400, i13 7655, i14 11020, i13 4614, i14 10692, i13 6607, i13 7868, i14 12020, i13 7348, i13 5382, i13 6171, i14 14360, i14 9080, i13 5420, i14 15916, i12 2260, i14 14320, i14 11303, i13 4814, i13 5415, i14 11600, i14 13563, i14 12256, i14 9255, i13 6952, i13 4675, i13 5914, i13 4368, i14 11791, i14 11743, i14 11080, i14 14939, i14 11186, i13 4832, i14 4172, i12 2248, i14 11451, i13 4724, i13 5599, i14 10795, i13 5683, i13 5168, i12 3024, i13 5938, i10 243, i9 228, i10 326, i10 790, i10 314, i13 6112, i10 868, i11 1360, i11 1340, i12 1756, i12 3430, i9 448, i12 2992, i12 3314, i5 10, i12 788, i13 6095, i13 7367, i12 2468, i12 2098, i11 334, i11 1124, i13 5332, i12 2431, i10 967, i12 3599, i13 2384, i10 556, i12 3758, i13 6050, i11 1764, i13 5339, i13 2123, i10 584, i13 5786, i13 2570, i13 2100, i12 367, i13 8063, i12 2816, i12 3346, i11 1726, i11 100, i12 682, i12 1062, i12 60, i13 5984, i14 16159, i12 2715, i12 2452, i12 1616, i11 879, i12 3952, i9 180, i13 5087, i12 3503, i13 5208, i12 3270, i12 3912, i12 1118, i10 540, i11 1131, i12 1306" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2326 'call' 'call_ret3' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 2327 [2/2] (0.00ns)   --->   "%call_ret4 = call i6144 @dense_resource<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config2_2>, i16 %qh_state_V, i3071 %bwr2, i13 1532, i12 1652, i14 11618, i12 2094, i14 6595, i12 2922, i13 6435, i13 5224, i13 4440, i12 1826, i13 4652, i12 1056, i13 75, i14 13146, i14 12256, i13 6404, i12 3088, i12 2231, i15 8192, i13 7146, i14 8794, i11 1300, i13 4800, i12 2820, i13 6702, i13 830, i15 31886, i14 8966, i14 5488, i14 12210, i14 648, i14 3311, i14 14491, i12 2606, i14 5534, i11 1040, i14 8391, i14 8764, i13 951, i14 9146, i12 1120, i13 2727, i11 816, i12 2362, i13 5054, i13 3716, i13 1720, i14 14456, i14 876, i13 2867, i14 2424, i13 2784, i14 3948, i12 2356, i11 332, i13 3016, i14 8192, i14 12230, i11 616, i14 8483, i12 2879, i14 7528, i14 10352, i13 7312, i13 4636, i13 5424, i14 13784, i14 10379, i13 4142, i14 11224, i14 12484, i14 14679, i13 4980, i13 5812, i14 12380, i14 12624, i14 11112, i13 5530, i13 5452, i14 12590, i13 4512, i13 5896, i13 1103, i14 11494, i12 2588, i14 11400, i13 7655, i14 11020, i13 4614, i14 10692, i13 6607, i13 7868, i14 12020, i13 7348, i13 5382, i13 6171, i14 14360, i14 9080, i13 5420, i14 15916, i12 2260, i14 14320, i14 11303, i13 4814, i13 5415, i14 11600, i14 13563, i14 12256, i14 9255, i13 6952, i13 4675, i13 5914, i13 4368, i14 11791, i14 11743, i14 11080, i14 14939, i14 11186, i13 4832, i14 4172, i12 2248, i14 11451, i13 4724, i13 5599, i14 10795, i13 5683, i13 5168, i12 3024, i12 2307, i12 1400, i11 1196, i9 278, i10 628, i11 1008, i12 3303, i11 1170, i13 5987, i12 3063, i10 659, i13 1028, i12 1352, i13 2072, i11 1360, i12 788, i13 5788, i13 830, i14 16284, i11 1363, i12 3032, i12 2354, i11 176, i12 2708, i11 914, i11 592, i12 3422, i12 1620, i9 287, i12 3510, i13 5908, i13 5446, i13 5384, i12 847, i11 654, i13 7491, i12 2267, i13 1798, i12 2856, i14 16216, i12 1699, i13 6100, i11 1511, i10 524, i10 54, i12 266, i13 236, i13 6998, i14 13700, i12 2114, i12 3046, i13 2452, i11 1148, i13 7918, i12 654, i10 846, i12 3024, i12 2350, i13 5551, i12 535, i8 171, i9 43, i10 752, i12 3266" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2327 'call' 'call_ret4' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 3.05>
ST_35 : Operation 2328 [1/2] (3.05ns)   --->   "%call_ret3 = call i6144 @dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config2_1>, i1120 %p_read382, i3071 %bw2, i13 1532, i12 1652, i14 11618, i12 2094, i14 6595, i12 2922, i13 6435, i13 5224, i13 4440, i12 1826, i13 4652, i12 1056, i13 75, i14 13146, i14 12256, i13 6404, i12 3088, i12 2231, i15 8192, i13 7146, i14 8794, i11 1300, i13 4800, i12 2820, i13 6702, i13 830, i15 31886, i14 8966, i14 5488, i14 12210, i14 648, i14 3311, i14 14491, i12 2606, i14 5534, i11 1040, i14 8391, i14 8764, i13 951, i14 9146, i12 1120, i13 2727, i11 816, i12 2362, i13 5054, i13 3716, i13 1720, i14 14456, i14 876, i13 2867, i14 2424, i13 2784, i14 3948, i12 2356, i11 332, i13 3016, i14 8192, i14 12230, i11 616, i14 8483, i12 2879, i14 7528, i14 10352, i13 7312, i13 4636, i13 5424, i14 13784, i14 10379, i13 4142, i14 11224, i14 12484, i14 14679, i13 4980, i13 5812, i14 12380, i14 12624, i14 11112, i13 5530, i13 5452, i14 12590, i13 4512, i13 5896, i13 1103, i14 11494, i12 2588, i14 11400, i13 7655, i14 11020, i13 4614, i14 10692, i13 6607, i13 7868, i14 12020, i13 7348, i13 5382, i13 6171, i14 14360, i14 9080, i13 5420, i14 15916, i12 2260, i14 14320, i14 11303, i13 4814, i13 5415, i14 11600, i14 13563, i14 12256, i14 9255, i13 6952, i13 4675, i13 5914, i13 4368, i14 11791, i14 11743, i14 11080, i14 14939, i14 11186, i13 4832, i14 4172, i12 2248, i14 11451, i13 4724, i13 5599, i14 10795, i13 5683, i13 5168, i12 3024, i13 5938, i10 243, i9 228, i10 326, i10 790, i10 314, i13 6112, i10 868, i11 1360, i11 1340, i12 1756, i12 3430, i9 448, i12 2992, i12 3314, i5 10, i12 788, i13 6095, i13 7367, i12 2468, i12 2098, i11 334, i11 1124, i13 5332, i12 2431, i10 967, i12 3599, i13 2384, i10 556, i12 3758, i13 6050, i11 1764, i13 5339, i13 2123, i10 584, i13 5786, i13 2570, i13 2100, i12 367, i13 8063, i12 2816, i12 3346, i11 1726, i11 100, i12 682, i12 1062, i12 60, i13 5984, i14 16159, i12 2715, i12 2452, i12 1616, i11 879, i12 3952, i9 180, i13 5087, i12 3503, i13 5208, i12 3270, i12 3912, i12 1118, i10 540, i11 1131, i12 1306" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2328 'call' 'call_ret3' <Predicate = true> <Delay = 3.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 2329 [1/2] (1.37ns)   --->   "%call_ret4 = call i6144 @dense_resource<ap_fixed<16, 3, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config2_2>, i16 %qh_state_V, i3071 %bwr2, i13 1532, i12 1652, i14 11618, i12 2094, i14 6595, i12 2922, i13 6435, i13 5224, i13 4440, i12 1826, i13 4652, i12 1056, i13 75, i14 13146, i14 12256, i13 6404, i12 3088, i12 2231, i15 8192, i13 7146, i14 8794, i11 1300, i13 4800, i12 2820, i13 6702, i13 830, i15 31886, i14 8966, i14 5488, i14 12210, i14 648, i14 3311, i14 14491, i12 2606, i14 5534, i11 1040, i14 8391, i14 8764, i13 951, i14 9146, i12 1120, i13 2727, i11 816, i12 2362, i13 5054, i13 3716, i13 1720, i14 14456, i14 876, i13 2867, i14 2424, i13 2784, i14 3948, i12 2356, i11 332, i13 3016, i14 8192, i14 12230, i11 616, i14 8483, i12 2879, i14 7528, i14 10352, i13 7312, i13 4636, i13 5424, i14 13784, i14 10379, i13 4142, i14 11224, i14 12484, i14 14679, i13 4980, i13 5812, i14 12380, i14 12624, i14 11112, i13 5530, i13 5452, i14 12590, i13 4512, i13 5896, i13 1103, i14 11494, i12 2588, i14 11400, i13 7655, i14 11020, i13 4614, i14 10692, i13 6607, i13 7868, i14 12020, i13 7348, i13 5382, i13 6171, i14 14360, i14 9080, i13 5420, i14 15916, i12 2260, i14 14320, i14 11303, i13 4814, i13 5415, i14 11600, i14 13563, i14 12256, i14 9255, i13 6952, i13 4675, i13 5914, i13 4368, i14 11791, i14 11743, i14 11080, i14 14939, i14 11186, i13 4832, i14 4172, i12 2248, i14 11451, i13 4724, i13 5599, i14 10795, i13 5683, i13 5168, i12 3024, i12 2307, i12 1400, i11 1196, i9 278, i10 628, i11 1008, i12 3303, i11 1170, i13 5987, i12 3063, i10 659, i13 1028, i12 1352, i13 2072, i11 1360, i12 788, i13 5788, i13 830, i14 16284, i11 1363, i12 3032, i12 2354, i11 176, i12 2708, i11 914, i11 592, i12 3422, i12 1620, i9 287, i12 3510, i13 5908, i13 5446, i13 5384, i12 847, i11 654, i13 7491, i12 2267, i13 1798, i12 2856, i14 16216, i12 1699, i13 6100, i11 1511, i10 524, i10 54, i12 266, i13 236, i13 6998, i14 13700, i12 2114, i12 3046, i13 2452, i11 1148, i13 7918, i12 654, i10 846, i12 3024, i12 2350, i13 5551, i12 535, i8 171, i9 43, i10 752, i12 3266" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2329 'call' 'call_ret4' <Predicate = true> <Delay = 1.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 2330 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_319 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2330 'extractvalue' 'tmpres_state_zr_V_319' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2331 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_320 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2331 'extractvalue' 'tmpres_state_zr_V_320' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2332 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_321 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2332 'extractvalue' 'tmpres_state_zr_V_321' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2333 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_322 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2333 'extractvalue' 'tmpres_state_zr_V_322' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2334 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_323 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2334 'extractvalue' 'tmpres_state_zr_V_323' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2335 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_324 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2335 'extractvalue' 'tmpres_state_zr_V_324' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2336 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_325 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2336 'extractvalue' 'tmpres_state_zr_V_325' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2337 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_326 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2337 'extractvalue' 'tmpres_state_zr_V_326' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2338 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_327 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2338 'extractvalue' 'tmpres_state_zr_V_327' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2339 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_328 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2339 'extractvalue' 'tmpres_state_zr_V_328' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2340 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_329 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2340 'extractvalue' 'tmpres_state_zr_V_329' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2341 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_330 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2341 'extractvalue' 'tmpres_state_zr_V_330' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2342 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_331 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2342 'extractvalue' 'tmpres_state_zr_V_331' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2343 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_332 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2343 'extractvalue' 'tmpres_state_zr_V_332' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2344 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_333 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2344 'extractvalue' 'tmpres_state_zr_V_333' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2345 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_334 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2345 'extractvalue' 'tmpres_state_zr_V_334' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2346 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_335 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2346 'extractvalue' 'tmpres_state_zr_V_335' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2347 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_336 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2347 'extractvalue' 'tmpres_state_zr_V_336' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2348 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_337 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2348 'extractvalue' 'tmpres_state_zr_V_337' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2349 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_338 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2349 'extractvalue' 'tmpres_state_zr_V_338' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2350 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_339 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2350 'extractvalue' 'tmpres_state_zr_V_339' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2351 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_340 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2351 'extractvalue' 'tmpres_state_zr_V_340' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2352 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_341 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2352 'extractvalue' 'tmpres_state_zr_V_341' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2353 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_342 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2353 'extractvalue' 'tmpres_state_zr_V_342' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2354 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_343 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2354 'extractvalue' 'tmpres_state_zr_V_343' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2355 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_344 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2355 'extractvalue' 'tmpres_state_zr_V_344' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2356 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_345 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2356 'extractvalue' 'tmpres_state_zr_V_345' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2357 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_346 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2357 'extractvalue' 'tmpres_state_zr_V_346' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2358 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_347 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2358 'extractvalue' 'tmpres_state_zr_V_347' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2359 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_348 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2359 'extractvalue' 'tmpres_state_zr_V_348' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2360 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_349 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2360 'extractvalue' 'tmpres_state_zr_V_349' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2361 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_350 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2361 'extractvalue' 'tmpres_state_zr_V_350' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2362 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_351 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2362 'extractvalue' 'tmpres_state_zr_V_351' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2363 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_352 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2363 'extractvalue' 'tmpres_state_zr_V_352' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2364 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_353 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2364 'extractvalue' 'tmpres_state_zr_V_353' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2365 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_354 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2365 'extractvalue' 'tmpres_state_zr_V_354' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2366 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_355 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2366 'extractvalue' 'tmpres_state_zr_V_355' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2367 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_356 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2367 'extractvalue' 'tmpres_state_zr_V_356' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2368 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_357 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2368 'extractvalue' 'tmpres_state_zr_V_357' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2369 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_358 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2369 'extractvalue' 'tmpres_state_zr_V_358' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2370 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_359 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2370 'extractvalue' 'tmpres_state_zr_V_359' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2371 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_360 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2371 'extractvalue' 'tmpres_state_zr_V_360' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2372 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_361 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2372 'extractvalue' 'tmpres_state_zr_V_361' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2373 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_362 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2373 'extractvalue' 'tmpres_state_zr_V_362' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2374 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_363 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2374 'extractvalue' 'tmpres_state_zr_V_363' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2375 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_364 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2375 'extractvalue' 'tmpres_state_zr_V_364' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2376 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_365 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2376 'extractvalue' 'tmpres_state_zr_V_365' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2377 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_366 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2377 'extractvalue' 'tmpres_state_zr_V_366' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2378 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_367 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2378 'extractvalue' 'tmpres_state_zr_V_367' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2379 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_368 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2379 'extractvalue' 'tmpres_state_zr_V_368' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2380 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_369 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2380 'extractvalue' 'tmpres_state_zr_V_369' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2381 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_370 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2381 'extractvalue' 'tmpres_state_zr_V_370' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2382 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_371 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2382 'extractvalue' 'tmpres_state_zr_V_371' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2383 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_372 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2383 'extractvalue' 'tmpres_state_zr_V_372' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2384 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_373 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2384 'extractvalue' 'tmpres_state_zr_V_373' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2385 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_374 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2385 'extractvalue' 'tmpres_state_zr_V_374' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2386 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_375 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2386 'extractvalue' 'tmpres_state_zr_V_375' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2387 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_376 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2387 'extractvalue' 'tmpres_state_zr_V_376' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2388 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_377 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2388 'extractvalue' 'tmpres_state_zr_V_377' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2389 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_378 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2389 'extractvalue' 'tmpres_state_zr_V_378' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2390 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_379 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2390 'extractvalue' 'tmpres_state_zr_V_379' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2391 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_380 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2391 'extractvalue' 'tmpres_state_zr_V_380' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2392 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_381 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2392 'extractvalue' 'tmpres_state_zr_V_381' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2393 [1/1] (0.00ns)   --->   "%tmpres_state_zr_V_382 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2393 'extractvalue' 'tmpres_state_zr_V_382' <Predicate = true> <Delay = 0.00>

State 36 <SV = 35> <Delay = 0.88>
ST_36 : Operation 2394 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V)   --->   "%tmpres_V = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2394 'extractvalue' 'tmpres_V' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2395 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_128)   --->   "%tmpres_V_192 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2395 'extractvalue' 'tmpres_V_192' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2396 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_129)   --->   "%tmpres_V_193 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2396 'extractvalue' 'tmpres_V_193' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2397 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_130)   --->   "%tmpres_V_194 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2397 'extractvalue' 'tmpres_V_194' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2398 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_131)   --->   "%tmpres_V_195 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2398 'extractvalue' 'tmpres_V_195' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2399 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_132)   --->   "%tmpres_V_196 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2399 'extractvalue' 'tmpres_V_196' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2400 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_133)   --->   "%tmpres_V_197 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2400 'extractvalue' 'tmpres_V_197' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2401 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_134)   --->   "%tmpres_V_198 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2401 'extractvalue' 'tmpres_V_198' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2402 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_135)   --->   "%tmpres_V_199 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2402 'extractvalue' 'tmpres_V_199' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2403 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_136)   --->   "%tmpres_V_200 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2403 'extractvalue' 'tmpres_V_200' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2404 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_137)   --->   "%tmpres_V_201 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2404 'extractvalue' 'tmpres_V_201' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2405 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_138)   --->   "%tmpres_V_202 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2405 'extractvalue' 'tmpres_V_202' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2406 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_139)   --->   "%tmpres_V_203 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2406 'extractvalue' 'tmpres_V_203' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2407 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_140)   --->   "%tmpres_V_204 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2407 'extractvalue' 'tmpres_V_204' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2408 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_141)   --->   "%tmpres_V_205 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2408 'extractvalue' 'tmpres_V_205' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2409 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_142)   --->   "%tmpres_V_206 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2409 'extractvalue' 'tmpres_V_206' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2410 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_143)   --->   "%tmpres_V_207 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2410 'extractvalue' 'tmpres_V_207' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2411 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_144)   --->   "%tmpres_V_208 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2411 'extractvalue' 'tmpres_V_208' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2412 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_145)   --->   "%tmpres_V_209 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2412 'extractvalue' 'tmpres_V_209' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2413 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_146)   --->   "%tmpres_V_210 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2413 'extractvalue' 'tmpres_V_210' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2414 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_147)   --->   "%tmpres_V_211 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2414 'extractvalue' 'tmpres_V_211' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2415 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_148)   --->   "%tmpres_V_212 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2415 'extractvalue' 'tmpres_V_212' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2416 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_149)   --->   "%tmpres_V_213 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2416 'extractvalue' 'tmpres_V_213' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2417 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_150)   --->   "%tmpres_V_214 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2417 'extractvalue' 'tmpres_V_214' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2418 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_151)   --->   "%tmpres_V_215 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2418 'extractvalue' 'tmpres_V_215' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2419 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_152)   --->   "%tmpres_V_216 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2419 'extractvalue' 'tmpres_V_216' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2420 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_153)   --->   "%tmpres_V_217 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2420 'extractvalue' 'tmpres_V_217' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2421 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_154)   --->   "%tmpres_V_218 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2421 'extractvalue' 'tmpres_V_218' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2422 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_155)   --->   "%tmpres_V_219 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2422 'extractvalue' 'tmpres_V_219' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2423 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_156)   --->   "%tmpres_V_220 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2423 'extractvalue' 'tmpres_V_220' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2424 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_157)   --->   "%tmpres_V_221 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2424 'extractvalue' 'tmpres_V_221' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2425 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_158)   --->   "%tmpres_V_222 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2425 'extractvalue' 'tmpres_V_222' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2426 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_159)   --->   "%tmpres_V_223 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2426 'extractvalue' 'tmpres_V_223' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2427 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_160)   --->   "%tmpres_V_224 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2427 'extractvalue' 'tmpres_V_224' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2428 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_161)   --->   "%tmpres_V_225 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2428 'extractvalue' 'tmpres_V_225' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2429 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_162)   --->   "%tmpres_V_226 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2429 'extractvalue' 'tmpres_V_226' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2430 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_163)   --->   "%tmpres_V_227 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2430 'extractvalue' 'tmpres_V_227' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2431 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_164)   --->   "%tmpres_V_228 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2431 'extractvalue' 'tmpres_V_228' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2432 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_165)   --->   "%tmpres_V_229 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2432 'extractvalue' 'tmpres_V_229' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2433 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_166)   --->   "%tmpres_V_230 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2433 'extractvalue' 'tmpres_V_230' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2434 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_167)   --->   "%tmpres_V_231 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2434 'extractvalue' 'tmpres_V_231' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2435 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_168)   --->   "%tmpres_V_232 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2435 'extractvalue' 'tmpres_V_232' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2436 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_169)   --->   "%tmpres_V_233 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2436 'extractvalue' 'tmpres_V_233' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2437 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_170)   --->   "%tmpres_V_234 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2437 'extractvalue' 'tmpres_V_234' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2438 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_171)   --->   "%tmpres_V_235 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2438 'extractvalue' 'tmpres_V_235' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2439 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_172)   --->   "%tmpres_V_236 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2439 'extractvalue' 'tmpres_V_236' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2440 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_173)   --->   "%tmpres_V_237 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2440 'extractvalue' 'tmpres_V_237' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2441 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_174)   --->   "%tmpres_V_238 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2441 'extractvalue' 'tmpres_V_238' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2442 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_175)   --->   "%tmpres_V_239 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2442 'extractvalue' 'tmpres_V_239' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2443 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_176)   --->   "%tmpres_V_240 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2443 'extractvalue' 'tmpres_V_240' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2444 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_177)   --->   "%tmpres_V_241 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2444 'extractvalue' 'tmpres_V_241' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2445 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_178)   --->   "%tmpres_V_242 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2445 'extractvalue' 'tmpres_V_242' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2446 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_179)   --->   "%tmpres_V_243 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2446 'extractvalue' 'tmpres_V_243' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2447 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_180)   --->   "%tmpres_V_244 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2447 'extractvalue' 'tmpres_V_244' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2448 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_181)   --->   "%tmpres_V_245 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2448 'extractvalue' 'tmpres_V_245' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2449 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_182)   --->   "%tmpres_V_246 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2449 'extractvalue' 'tmpres_V_246' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2450 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_183)   --->   "%tmpres_V_247 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2450 'extractvalue' 'tmpres_V_247' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2451 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_184)   --->   "%tmpres_V_248 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2451 'extractvalue' 'tmpres_V_248' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2452 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_185)   --->   "%tmpres_V_249 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2452 'extractvalue' 'tmpres_V_249' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2453 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_186)   --->   "%tmpres_V_250 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2453 'extractvalue' 'tmpres_V_250' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2454 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_187)   --->   "%tmpres_V_251 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2454 'extractvalue' 'tmpres_V_251' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2455 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_188)   --->   "%tmpres_V_252 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2455 'extractvalue' 'tmpres_V_252' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2456 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_189)   --->   "%tmpres_V_253 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2456 'extractvalue' 'tmpres_V_253' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2457 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_190)   --->   "%tmpres_V_254 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2457 'extractvalue' 'tmpres_V_254' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2458 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_191)   --->   "%tmpres_V_255 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2458 'extractvalue' 'tmpres_V_255' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2459 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_192)   --->   "%tmpres_V_256 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2459 'extractvalue' 'tmpres_V_256' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2460 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_193)   --->   "%tmpres_V_257 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2460 'extractvalue' 'tmpres_V_257' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2461 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_194)   --->   "%tmpres_V_258 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2461 'extractvalue' 'tmpres_V_258' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2462 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_195)   --->   "%tmpres_V_259 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2462 'extractvalue' 'tmpres_V_259' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2463 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_196)   --->   "%tmpres_V_260 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2463 'extractvalue' 'tmpres_V_260' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2464 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_197)   --->   "%tmpres_V_261 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2464 'extractvalue' 'tmpres_V_261' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2465 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_198)   --->   "%tmpres_V_262 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2465 'extractvalue' 'tmpres_V_262' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2466 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_199)   --->   "%tmpres_V_263 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2466 'extractvalue' 'tmpres_V_263' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2467 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_200)   --->   "%tmpres_V_264 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2467 'extractvalue' 'tmpres_V_264' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2468 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_201)   --->   "%tmpres_V_265 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2468 'extractvalue' 'tmpres_V_265' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2469 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_202)   --->   "%tmpres_V_266 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2469 'extractvalue' 'tmpres_V_266' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2470 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_203)   --->   "%tmpres_V_267 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2470 'extractvalue' 'tmpres_V_267' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2471 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_204)   --->   "%tmpres_V_268 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2471 'extractvalue' 'tmpres_V_268' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2472 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_205)   --->   "%tmpres_V_269 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2472 'extractvalue' 'tmpres_V_269' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2473 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_206)   --->   "%tmpres_V_270 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2473 'extractvalue' 'tmpres_V_270' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2474 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_207)   --->   "%tmpres_V_271 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2474 'extractvalue' 'tmpres_V_271' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2475 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_208)   --->   "%tmpres_V_272 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2475 'extractvalue' 'tmpres_V_272' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2476 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_209)   --->   "%tmpres_V_273 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2476 'extractvalue' 'tmpres_V_273' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2477 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_210)   --->   "%tmpres_V_274 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2477 'extractvalue' 'tmpres_V_274' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2478 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_211)   --->   "%tmpres_V_275 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2478 'extractvalue' 'tmpres_V_275' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2479 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_212)   --->   "%tmpres_V_276 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2479 'extractvalue' 'tmpres_V_276' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2480 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_213)   --->   "%tmpres_V_277 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2480 'extractvalue' 'tmpres_V_277' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2481 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_214)   --->   "%tmpres_V_278 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2481 'extractvalue' 'tmpres_V_278' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2482 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_215)   --->   "%tmpres_V_279 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2482 'extractvalue' 'tmpres_V_279' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2483 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_216)   --->   "%tmpres_V_280 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2483 'extractvalue' 'tmpres_V_280' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2484 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_217)   --->   "%tmpres_V_281 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2484 'extractvalue' 'tmpres_V_281' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2485 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_218)   --->   "%tmpres_V_282 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2485 'extractvalue' 'tmpres_V_282' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2486 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_219)   --->   "%tmpres_V_283 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2486 'extractvalue' 'tmpres_V_283' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2487 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_220)   --->   "%tmpres_V_284 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2487 'extractvalue' 'tmpres_V_284' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2488 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_221)   --->   "%tmpres_V_285 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2488 'extractvalue' 'tmpres_V_285' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2489 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_222)   --->   "%tmpres_V_286 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2489 'extractvalue' 'tmpres_V_286' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2490 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_223)   --->   "%tmpres_V_287 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2490 'extractvalue' 'tmpres_V_287' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2491 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_224)   --->   "%tmpres_V_288 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2491 'extractvalue' 'tmpres_V_288' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2492 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_225)   --->   "%tmpres_V_289 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2492 'extractvalue' 'tmpres_V_289' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2493 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_226)   --->   "%tmpres_V_290 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2493 'extractvalue' 'tmpres_V_290' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2494 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_227)   --->   "%tmpres_V_291 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2494 'extractvalue' 'tmpres_V_291' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2495 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_228)   --->   "%tmpres_V_292 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2495 'extractvalue' 'tmpres_V_292' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2496 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_229)   --->   "%tmpres_V_293 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2496 'extractvalue' 'tmpres_V_293' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2497 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_230)   --->   "%tmpres_V_294 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2497 'extractvalue' 'tmpres_V_294' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2498 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_231)   --->   "%tmpres_V_295 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2498 'extractvalue' 'tmpres_V_295' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2499 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_232)   --->   "%tmpres_V_296 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2499 'extractvalue' 'tmpres_V_296' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2500 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_233)   --->   "%tmpres_V_297 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2500 'extractvalue' 'tmpres_V_297' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2501 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_234)   --->   "%tmpres_V_298 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2501 'extractvalue' 'tmpres_V_298' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2502 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_235)   --->   "%tmpres_V_299 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2502 'extractvalue' 'tmpres_V_299' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2503 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_236)   --->   "%tmpres_V_300 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2503 'extractvalue' 'tmpres_V_300' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2504 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_237)   --->   "%tmpres_V_301 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2504 'extractvalue' 'tmpres_V_301' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2505 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_238)   --->   "%tmpres_V_302 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2505 'extractvalue' 'tmpres_V_302' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2506 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_239)   --->   "%tmpres_V_303 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2506 'extractvalue' 'tmpres_V_303' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2507 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_240)   --->   "%tmpres_V_304 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2507 'extractvalue' 'tmpres_V_304' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2508 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_241)   --->   "%tmpres_V_305 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2508 'extractvalue' 'tmpres_V_305' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2509 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_242)   --->   "%tmpres_V_306 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2509 'extractvalue' 'tmpres_V_306' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2510 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_243)   --->   "%tmpres_V_307 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2510 'extractvalue' 'tmpres_V_307' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2511 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_244)   --->   "%tmpres_V_308 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2511 'extractvalue' 'tmpres_V_308' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2512 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_245)   --->   "%tmpres_V_309 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2512 'extractvalue' 'tmpres_V_309' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2513 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_246)   --->   "%tmpres_V_310 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2513 'extractvalue' 'tmpres_V_310' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2514 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_247)   --->   "%tmpres_V_311 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2514 'extractvalue' 'tmpres_V_311' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2515 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_248)   --->   "%tmpres_V_312 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2515 'extractvalue' 'tmpres_V_312' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2516 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_249)   --->   "%tmpres_V_313 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2516 'extractvalue' 'tmpres_V_313' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2517 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_250)   --->   "%tmpres_V_314 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2517 'extractvalue' 'tmpres_V_314' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2518 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_251)   --->   "%tmpres_V_315 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2518 'extractvalue' 'tmpres_V_315' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2519 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_252)   --->   "%tmpres_V_316 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2519 'extractvalue' 'tmpres_V_316' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2520 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_253)   --->   "%tmpres_V_317 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2520 'extractvalue' 'tmpres_V_317' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2521 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_254)   --->   "%tmpres_V_318 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2521 'extractvalue' 'tmpres_V_318' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2522 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V)   --->   "%tmpres_state_zr_V = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2522 'extractvalue' 'tmpres_state_zr_V' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2523 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_128)   --->   "%tmpres_state_zr_V_192 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2523 'extractvalue' 'tmpres_state_zr_V_192' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2524 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_129)   --->   "%tmpres_state_zr_V_193 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2524 'extractvalue' 'tmpres_state_zr_V_193' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2525 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_130)   --->   "%tmpres_state_zr_V_194 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2525 'extractvalue' 'tmpres_state_zr_V_194' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2526 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_131)   --->   "%tmpres_state_zr_V_195 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2526 'extractvalue' 'tmpres_state_zr_V_195' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2527 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_132)   --->   "%tmpres_state_zr_V_196 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2527 'extractvalue' 'tmpres_state_zr_V_196' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2528 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_133)   --->   "%tmpres_state_zr_V_197 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2528 'extractvalue' 'tmpres_state_zr_V_197' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2529 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_134)   --->   "%tmpres_state_zr_V_198 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2529 'extractvalue' 'tmpres_state_zr_V_198' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2530 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_135)   --->   "%tmpres_state_zr_V_199 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2530 'extractvalue' 'tmpres_state_zr_V_199' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2531 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_136)   --->   "%tmpres_state_zr_V_200 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2531 'extractvalue' 'tmpres_state_zr_V_200' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2532 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_137)   --->   "%tmpres_state_zr_V_201 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2532 'extractvalue' 'tmpres_state_zr_V_201' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2533 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_138)   --->   "%tmpres_state_zr_V_202 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2533 'extractvalue' 'tmpres_state_zr_V_202' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2534 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_139)   --->   "%tmpres_state_zr_V_203 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2534 'extractvalue' 'tmpres_state_zr_V_203' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2535 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_140)   --->   "%tmpres_state_zr_V_204 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2535 'extractvalue' 'tmpres_state_zr_V_204' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2536 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_141)   --->   "%tmpres_state_zr_V_205 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2536 'extractvalue' 'tmpres_state_zr_V_205' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2537 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_142)   --->   "%tmpres_state_zr_V_206 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2537 'extractvalue' 'tmpres_state_zr_V_206' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2538 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_143)   --->   "%tmpres_state_zr_V_207 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2538 'extractvalue' 'tmpres_state_zr_V_207' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2539 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_144)   --->   "%tmpres_state_zr_V_208 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2539 'extractvalue' 'tmpres_state_zr_V_208' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2540 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_145)   --->   "%tmpres_state_zr_V_209 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2540 'extractvalue' 'tmpres_state_zr_V_209' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2541 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_146)   --->   "%tmpres_state_zr_V_210 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2541 'extractvalue' 'tmpres_state_zr_V_210' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2542 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_147)   --->   "%tmpres_state_zr_V_211 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2542 'extractvalue' 'tmpres_state_zr_V_211' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2543 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_148)   --->   "%tmpres_state_zr_V_212 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2543 'extractvalue' 'tmpres_state_zr_V_212' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2544 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_149)   --->   "%tmpres_state_zr_V_213 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2544 'extractvalue' 'tmpres_state_zr_V_213' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2545 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_150)   --->   "%tmpres_state_zr_V_214 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2545 'extractvalue' 'tmpres_state_zr_V_214' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2546 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_151)   --->   "%tmpres_state_zr_V_215 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2546 'extractvalue' 'tmpres_state_zr_V_215' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2547 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_152)   --->   "%tmpres_state_zr_V_216 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2547 'extractvalue' 'tmpres_state_zr_V_216' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2548 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_153)   --->   "%tmpres_state_zr_V_217 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2548 'extractvalue' 'tmpres_state_zr_V_217' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2549 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_154)   --->   "%tmpres_state_zr_V_218 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2549 'extractvalue' 'tmpres_state_zr_V_218' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2550 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_155)   --->   "%tmpres_state_zr_V_219 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2550 'extractvalue' 'tmpres_state_zr_V_219' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2551 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_156)   --->   "%tmpres_state_zr_V_220 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2551 'extractvalue' 'tmpres_state_zr_V_220' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2552 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_157)   --->   "%tmpres_state_zr_V_221 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2552 'extractvalue' 'tmpres_state_zr_V_221' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2553 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_158)   --->   "%tmpres_state_zr_V_222 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2553 'extractvalue' 'tmpres_state_zr_V_222' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2554 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_159)   --->   "%tmpres_state_zr_V_223 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2554 'extractvalue' 'tmpres_state_zr_V_223' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2555 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_160)   --->   "%tmpres_state_zr_V_224 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2555 'extractvalue' 'tmpres_state_zr_V_224' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2556 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_161)   --->   "%tmpres_state_zr_V_225 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2556 'extractvalue' 'tmpres_state_zr_V_225' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2557 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_162)   --->   "%tmpres_state_zr_V_226 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2557 'extractvalue' 'tmpres_state_zr_V_226' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2558 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_163)   --->   "%tmpres_state_zr_V_227 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2558 'extractvalue' 'tmpres_state_zr_V_227' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2559 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_164)   --->   "%tmpres_state_zr_V_228 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2559 'extractvalue' 'tmpres_state_zr_V_228' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2560 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_165)   --->   "%tmpres_state_zr_V_229 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2560 'extractvalue' 'tmpres_state_zr_V_229' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2561 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_166)   --->   "%tmpres_state_zr_V_230 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2561 'extractvalue' 'tmpres_state_zr_V_230' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2562 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_167)   --->   "%tmpres_state_zr_V_231 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2562 'extractvalue' 'tmpres_state_zr_V_231' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2563 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_168)   --->   "%tmpres_state_zr_V_232 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2563 'extractvalue' 'tmpres_state_zr_V_232' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2564 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_169)   --->   "%tmpres_state_zr_V_233 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2564 'extractvalue' 'tmpres_state_zr_V_233' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2565 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_170)   --->   "%tmpres_state_zr_V_234 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2565 'extractvalue' 'tmpres_state_zr_V_234' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2566 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_171)   --->   "%tmpres_state_zr_V_235 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2566 'extractvalue' 'tmpres_state_zr_V_235' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2567 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_172)   --->   "%tmpres_state_zr_V_236 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2567 'extractvalue' 'tmpres_state_zr_V_236' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2568 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_173)   --->   "%tmpres_state_zr_V_237 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2568 'extractvalue' 'tmpres_state_zr_V_237' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2569 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_174)   --->   "%tmpres_state_zr_V_238 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2569 'extractvalue' 'tmpres_state_zr_V_238' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2570 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_175)   --->   "%tmpres_state_zr_V_239 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2570 'extractvalue' 'tmpres_state_zr_V_239' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2571 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_176)   --->   "%tmpres_state_zr_V_240 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2571 'extractvalue' 'tmpres_state_zr_V_240' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2572 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_177)   --->   "%tmpres_state_zr_V_241 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2572 'extractvalue' 'tmpres_state_zr_V_241' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2573 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_178)   --->   "%tmpres_state_zr_V_242 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2573 'extractvalue' 'tmpres_state_zr_V_242' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2574 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_179)   --->   "%tmpres_state_zr_V_243 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2574 'extractvalue' 'tmpres_state_zr_V_243' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2575 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_180)   --->   "%tmpres_state_zr_V_244 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2575 'extractvalue' 'tmpres_state_zr_V_244' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2576 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_181)   --->   "%tmpres_state_zr_V_245 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2576 'extractvalue' 'tmpres_state_zr_V_245' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2577 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_182)   --->   "%tmpres_state_zr_V_246 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2577 'extractvalue' 'tmpres_state_zr_V_246' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2578 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_183)   --->   "%tmpres_state_zr_V_247 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2578 'extractvalue' 'tmpres_state_zr_V_247' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2579 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_184)   --->   "%tmpres_state_zr_V_248 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2579 'extractvalue' 'tmpres_state_zr_V_248' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2580 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_185)   --->   "%tmpres_state_zr_V_249 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2580 'extractvalue' 'tmpres_state_zr_V_249' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2581 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_186)   --->   "%tmpres_state_zr_V_250 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2581 'extractvalue' 'tmpres_state_zr_V_250' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2582 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_187)   --->   "%tmpres_state_zr_V_251 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2582 'extractvalue' 'tmpres_state_zr_V_251' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2583 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_188)   --->   "%tmpres_state_zr_V_252 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2583 'extractvalue' 'tmpres_state_zr_V_252' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2584 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_189)   --->   "%tmpres_state_zr_V_253 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2584 'extractvalue' 'tmpres_state_zr_V_253' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2585 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_190)   --->   "%tmpres_state_zr_V_254 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2585 'extractvalue' 'tmpres_state_zr_V_254' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2586 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_191)   --->   "%tmpres_state_zr_V_255 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2586 'extractvalue' 'tmpres_state_zr_V_255' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2587 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_192)   --->   "%tmpres_state_zr_V_256 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2587 'extractvalue' 'tmpres_state_zr_V_256' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2588 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_193)   --->   "%tmpres_state_zr_V_257 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2588 'extractvalue' 'tmpres_state_zr_V_257' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2589 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_194)   --->   "%tmpres_state_zr_V_258 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2589 'extractvalue' 'tmpres_state_zr_V_258' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2590 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_195)   --->   "%tmpres_state_zr_V_259 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2590 'extractvalue' 'tmpres_state_zr_V_259' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2591 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_196)   --->   "%tmpres_state_zr_V_260 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2591 'extractvalue' 'tmpres_state_zr_V_260' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2592 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_197)   --->   "%tmpres_state_zr_V_261 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2592 'extractvalue' 'tmpres_state_zr_V_261' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2593 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_198)   --->   "%tmpres_state_zr_V_262 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2593 'extractvalue' 'tmpres_state_zr_V_262' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2594 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_199)   --->   "%tmpres_state_zr_V_263 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2594 'extractvalue' 'tmpres_state_zr_V_263' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2595 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_200)   --->   "%tmpres_state_zr_V_264 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2595 'extractvalue' 'tmpres_state_zr_V_264' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2596 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_201)   --->   "%tmpres_state_zr_V_265 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2596 'extractvalue' 'tmpres_state_zr_V_265' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2597 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_202)   --->   "%tmpres_state_zr_V_266 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2597 'extractvalue' 'tmpres_state_zr_V_266' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2598 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_203)   --->   "%tmpres_state_zr_V_267 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2598 'extractvalue' 'tmpres_state_zr_V_267' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2599 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_204)   --->   "%tmpres_state_zr_V_268 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2599 'extractvalue' 'tmpres_state_zr_V_268' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2600 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_205)   --->   "%tmpres_state_zr_V_269 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2600 'extractvalue' 'tmpres_state_zr_V_269' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2601 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_206)   --->   "%tmpres_state_zr_V_270 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2601 'extractvalue' 'tmpres_state_zr_V_270' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2602 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_207)   --->   "%tmpres_state_zr_V_271 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2602 'extractvalue' 'tmpres_state_zr_V_271' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2603 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_208)   --->   "%tmpres_state_zr_V_272 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2603 'extractvalue' 'tmpres_state_zr_V_272' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2604 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_209)   --->   "%tmpres_state_zr_V_273 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2604 'extractvalue' 'tmpres_state_zr_V_273' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2605 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_210)   --->   "%tmpres_state_zr_V_274 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2605 'extractvalue' 'tmpres_state_zr_V_274' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2606 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_211)   --->   "%tmpres_state_zr_V_275 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2606 'extractvalue' 'tmpres_state_zr_V_275' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2607 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_212)   --->   "%tmpres_state_zr_V_276 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2607 'extractvalue' 'tmpres_state_zr_V_276' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2608 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_213)   --->   "%tmpres_state_zr_V_277 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2608 'extractvalue' 'tmpres_state_zr_V_277' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2609 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_214)   --->   "%tmpres_state_zr_V_278 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2609 'extractvalue' 'tmpres_state_zr_V_278' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2610 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_215)   --->   "%tmpres_state_zr_V_279 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2610 'extractvalue' 'tmpres_state_zr_V_279' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2611 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_216)   --->   "%tmpres_state_zr_V_280 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2611 'extractvalue' 'tmpres_state_zr_V_280' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2612 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_217)   --->   "%tmpres_state_zr_V_281 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2612 'extractvalue' 'tmpres_state_zr_V_281' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2613 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_218)   --->   "%tmpres_state_zr_V_282 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2613 'extractvalue' 'tmpres_state_zr_V_282' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2614 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_219)   --->   "%tmpres_state_zr_V_283 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2614 'extractvalue' 'tmpres_state_zr_V_283' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2615 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_220)   --->   "%tmpres_state_zr_V_284 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2615 'extractvalue' 'tmpres_state_zr_V_284' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2616 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_221)   --->   "%tmpres_state_zr_V_285 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2616 'extractvalue' 'tmpres_state_zr_V_285' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2617 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_222)   --->   "%tmpres_state_zr_V_286 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2617 'extractvalue' 'tmpres_state_zr_V_286' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2618 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_223)   --->   "%tmpres_state_zr_V_287 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2618 'extractvalue' 'tmpres_state_zr_V_287' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2619 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_224)   --->   "%tmpres_state_zr_V_288 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2619 'extractvalue' 'tmpres_state_zr_V_288' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2620 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_225)   --->   "%tmpres_state_zr_V_289 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2620 'extractvalue' 'tmpres_state_zr_V_289' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2621 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_226)   --->   "%tmpres_state_zr_V_290 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2621 'extractvalue' 'tmpres_state_zr_V_290' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2622 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_227)   --->   "%tmpres_state_zr_V_291 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2622 'extractvalue' 'tmpres_state_zr_V_291' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2623 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_228)   --->   "%tmpres_state_zr_V_292 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2623 'extractvalue' 'tmpres_state_zr_V_292' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2624 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_229)   --->   "%tmpres_state_zr_V_293 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2624 'extractvalue' 'tmpres_state_zr_V_293' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2625 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_230)   --->   "%tmpres_state_zr_V_294 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2625 'extractvalue' 'tmpres_state_zr_V_294' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2626 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_231)   --->   "%tmpres_state_zr_V_295 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2626 'extractvalue' 'tmpres_state_zr_V_295' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2627 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_232)   --->   "%tmpres_state_zr_V_296 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2627 'extractvalue' 'tmpres_state_zr_V_296' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2628 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_233)   --->   "%tmpres_state_zr_V_297 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2628 'extractvalue' 'tmpres_state_zr_V_297' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2629 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_234)   --->   "%tmpres_state_zr_V_298 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2629 'extractvalue' 'tmpres_state_zr_V_298' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2630 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_235)   --->   "%tmpres_state_zr_V_299 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2630 'extractvalue' 'tmpres_state_zr_V_299' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2631 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_236)   --->   "%tmpres_state_zr_V_300 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2631 'extractvalue' 'tmpres_state_zr_V_300' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2632 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_237)   --->   "%tmpres_state_zr_V_301 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2632 'extractvalue' 'tmpres_state_zr_V_301' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2633 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_238)   --->   "%tmpres_state_zr_V_302 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2633 'extractvalue' 'tmpres_state_zr_V_302' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2634 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_239)   --->   "%tmpres_state_zr_V_303 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2634 'extractvalue' 'tmpres_state_zr_V_303' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2635 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_240)   --->   "%tmpres_state_zr_V_304 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2635 'extractvalue' 'tmpres_state_zr_V_304' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2636 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_241)   --->   "%tmpres_state_zr_V_305 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2636 'extractvalue' 'tmpres_state_zr_V_305' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2637 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_242)   --->   "%tmpres_state_zr_V_306 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2637 'extractvalue' 'tmpres_state_zr_V_306' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2638 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_243)   --->   "%tmpres_state_zr_V_307 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2638 'extractvalue' 'tmpres_state_zr_V_307' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2639 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_244)   --->   "%tmpres_state_zr_V_308 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2639 'extractvalue' 'tmpres_state_zr_V_308' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2640 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_245)   --->   "%tmpres_state_zr_V_309 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2640 'extractvalue' 'tmpres_state_zr_V_309' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2641 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_246)   --->   "%tmpres_state_zr_V_310 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2641 'extractvalue' 'tmpres_state_zr_V_310' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2642 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_247)   --->   "%tmpres_state_zr_V_311 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2642 'extractvalue' 'tmpres_state_zr_V_311' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2643 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_248)   --->   "%tmpres_state_zr_V_312 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2643 'extractvalue' 'tmpres_state_zr_V_312' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2644 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_249)   --->   "%tmpres_state_zr_V_313 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2644 'extractvalue' 'tmpres_state_zr_V_313' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2645 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_250)   --->   "%tmpres_state_zr_V_314 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2645 'extractvalue' 'tmpres_state_zr_V_314' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2646 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_251)   --->   "%tmpres_state_zr_V_315 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2646 'extractvalue' 'tmpres_state_zr_V_315' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2647 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_252)   --->   "%tmpres_state_zr_V_316 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2647 'extractvalue' 'tmpres_state_zr_V_316' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2648 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_253)   --->   "%tmpres_state_zr_V_317 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2648 'extractvalue' 'tmpres_state_zr_V_317' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2649 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_V_254)   --->   "%tmpres_state_zr_V_318 = extractvalue i6144 %call_ret4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 2649 'extractvalue' 'tmpres_state_zr_V_318' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2650 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V = add i32 %tmpres_state_zr_V, i32 %tmpres_V"   --->   Operation 2650 'add' 'inputacc_zr_V' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2651 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_128 = add i32 %tmpres_state_zr_V_192, i32 %tmpres_V_192"   --->   Operation 2651 'add' 'inputacc_zr_V_128' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2652 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_129 = add i32 %tmpres_state_zr_V_193, i32 %tmpres_V_193"   --->   Operation 2652 'add' 'inputacc_zr_V_129' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2653 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_130 = add i32 %tmpres_state_zr_V_194, i32 %tmpres_V_194"   --->   Operation 2653 'add' 'inputacc_zr_V_130' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2654 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_131 = add i32 %tmpres_state_zr_V_195, i32 %tmpres_V_195"   --->   Operation 2654 'add' 'inputacc_zr_V_131' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2655 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_132 = add i32 %tmpres_state_zr_V_196, i32 %tmpres_V_196"   --->   Operation 2655 'add' 'inputacc_zr_V_132' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2656 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_133 = add i32 %tmpres_state_zr_V_197, i32 %tmpres_V_197"   --->   Operation 2656 'add' 'inputacc_zr_V_133' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2657 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_134 = add i32 %tmpres_state_zr_V_198, i32 %tmpres_V_198"   --->   Operation 2657 'add' 'inputacc_zr_V_134' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2658 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_135 = add i32 %tmpres_state_zr_V_199, i32 %tmpres_V_199"   --->   Operation 2658 'add' 'inputacc_zr_V_135' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2659 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_136 = add i32 %tmpres_state_zr_V_200, i32 %tmpres_V_200"   --->   Operation 2659 'add' 'inputacc_zr_V_136' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2660 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_137 = add i32 %tmpres_state_zr_V_201, i32 %tmpres_V_201"   --->   Operation 2660 'add' 'inputacc_zr_V_137' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2661 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_138 = add i32 %tmpres_state_zr_V_202, i32 %tmpres_V_202"   --->   Operation 2661 'add' 'inputacc_zr_V_138' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2662 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_139 = add i32 %tmpres_state_zr_V_203, i32 %tmpres_V_203"   --->   Operation 2662 'add' 'inputacc_zr_V_139' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2663 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_140 = add i32 %tmpres_state_zr_V_204, i32 %tmpres_V_204"   --->   Operation 2663 'add' 'inputacc_zr_V_140' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2664 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_141 = add i32 %tmpres_state_zr_V_205, i32 %tmpres_V_205"   --->   Operation 2664 'add' 'inputacc_zr_V_141' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2665 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_142 = add i32 %tmpres_state_zr_V_206, i32 %tmpres_V_206"   --->   Operation 2665 'add' 'inputacc_zr_V_142' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2666 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_143 = add i32 %tmpres_state_zr_V_207, i32 %tmpres_V_207"   --->   Operation 2666 'add' 'inputacc_zr_V_143' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2667 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_144 = add i32 %tmpres_state_zr_V_208, i32 %tmpres_V_208"   --->   Operation 2667 'add' 'inputacc_zr_V_144' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2668 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_145 = add i32 %tmpres_state_zr_V_209, i32 %tmpres_V_209"   --->   Operation 2668 'add' 'inputacc_zr_V_145' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2669 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_146 = add i32 %tmpres_state_zr_V_210, i32 %tmpres_V_210"   --->   Operation 2669 'add' 'inputacc_zr_V_146' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2670 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_147 = add i32 %tmpres_state_zr_V_211, i32 %tmpres_V_211"   --->   Operation 2670 'add' 'inputacc_zr_V_147' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2671 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_148 = add i32 %tmpres_state_zr_V_212, i32 %tmpres_V_212"   --->   Operation 2671 'add' 'inputacc_zr_V_148' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2672 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_149 = add i32 %tmpres_state_zr_V_213, i32 %tmpres_V_213"   --->   Operation 2672 'add' 'inputacc_zr_V_149' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2673 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_150 = add i32 %tmpres_state_zr_V_214, i32 %tmpres_V_214"   --->   Operation 2673 'add' 'inputacc_zr_V_150' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2674 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_151 = add i32 %tmpres_state_zr_V_215, i32 %tmpres_V_215"   --->   Operation 2674 'add' 'inputacc_zr_V_151' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2675 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_152 = add i32 %tmpres_state_zr_V_216, i32 %tmpres_V_216"   --->   Operation 2675 'add' 'inputacc_zr_V_152' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2676 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_153 = add i32 %tmpres_state_zr_V_217, i32 %tmpres_V_217"   --->   Operation 2676 'add' 'inputacc_zr_V_153' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2677 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_154 = add i32 %tmpres_state_zr_V_218, i32 %tmpres_V_218"   --->   Operation 2677 'add' 'inputacc_zr_V_154' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2678 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_155 = add i32 %tmpres_state_zr_V_219, i32 %tmpres_V_219"   --->   Operation 2678 'add' 'inputacc_zr_V_155' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2679 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_156 = add i32 %tmpres_state_zr_V_220, i32 %tmpres_V_220"   --->   Operation 2679 'add' 'inputacc_zr_V_156' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2680 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_157 = add i32 %tmpres_state_zr_V_221, i32 %tmpres_V_221"   --->   Operation 2680 'add' 'inputacc_zr_V_157' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2681 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_158 = add i32 %tmpres_state_zr_V_222, i32 %tmpres_V_222"   --->   Operation 2681 'add' 'inputacc_zr_V_158' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2682 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_159 = add i32 %tmpres_state_zr_V_223, i32 %tmpres_V_223"   --->   Operation 2682 'add' 'inputacc_zr_V_159' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2683 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_160 = add i32 %tmpres_state_zr_V_224, i32 %tmpres_V_224"   --->   Operation 2683 'add' 'inputacc_zr_V_160' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2684 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_161 = add i32 %tmpres_state_zr_V_225, i32 %tmpres_V_225"   --->   Operation 2684 'add' 'inputacc_zr_V_161' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2685 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_162 = add i32 %tmpres_state_zr_V_226, i32 %tmpres_V_226"   --->   Operation 2685 'add' 'inputacc_zr_V_162' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2686 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_163 = add i32 %tmpres_state_zr_V_227, i32 %tmpres_V_227"   --->   Operation 2686 'add' 'inputacc_zr_V_163' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2687 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_164 = add i32 %tmpres_state_zr_V_228, i32 %tmpres_V_228"   --->   Operation 2687 'add' 'inputacc_zr_V_164' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2688 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_165 = add i32 %tmpres_state_zr_V_229, i32 %tmpres_V_229"   --->   Operation 2688 'add' 'inputacc_zr_V_165' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2689 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_166 = add i32 %tmpres_state_zr_V_230, i32 %tmpres_V_230"   --->   Operation 2689 'add' 'inputacc_zr_V_166' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2690 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_167 = add i32 %tmpres_state_zr_V_231, i32 %tmpres_V_231"   --->   Operation 2690 'add' 'inputacc_zr_V_167' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2691 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_168 = add i32 %tmpres_state_zr_V_232, i32 %tmpres_V_232"   --->   Operation 2691 'add' 'inputacc_zr_V_168' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2692 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_169 = add i32 %tmpres_state_zr_V_233, i32 %tmpres_V_233"   --->   Operation 2692 'add' 'inputacc_zr_V_169' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2693 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_170 = add i32 %tmpres_state_zr_V_234, i32 %tmpres_V_234"   --->   Operation 2693 'add' 'inputacc_zr_V_170' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2694 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_171 = add i32 %tmpres_state_zr_V_235, i32 %tmpres_V_235"   --->   Operation 2694 'add' 'inputacc_zr_V_171' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2695 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_172 = add i32 %tmpres_state_zr_V_236, i32 %tmpres_V_236"   --->   Operation 2695 'add' 'inputacc_zr_V_172' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2696 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_173 = add i32 %tmpres_state_zr_V_237, i32 %tmpres_V_237"   --->   Operation 2696 'add' 'inputacc_zr_V_173' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2697 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_174 = add i32 %tmpres_state_zr_V_238, i32 %tmpres_V_238"   --->   Operation 2697 'add' 'inputacc_zr_V_174' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2698 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_175 = add i32 %tmpres_state_zr_V_239, i32 %tmpres_V_239"   --->   Operation 2698 'add' 'inputacc_zr_V_175' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2699 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_176 = add i32 %tmpres_state_zr_V_240, i32 %tmpres_V_240"   --->   Operation 2699 'add' 'inputacc_zr_V_176' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2700 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_177 = add i32 %tmpres_state_zr_V_241, i32 %tmpres_V_241"   --->   Operation 2700 'add' 'inputacc_zr_V_177' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2701 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_178 = add i32 %tmpres_state_zr_V_242, i32 %tmpres_V_242"   --->   Operation 2701 'add' 'inputacc_zr_V_178' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2702 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_179 = add i32 %tmpres_state_zr_V_243, i32 %tmpres_V_243"   --->   Operation 2702 'add' 'inputacc_zr_V_179' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2703 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_180 = add i32 %tmpres_state_zr_V_244, i32 %tmpres_V_244"   --->   Operation 2703 'add' 'inputacc_zr_V_180' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2704 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_181 = add i32 %tmpres_state_zr_V_245, i32 %tmpres_V_245"   --->   Operation 2704 'add' 'inputacc_zr_V_181' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2705 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_182 = add i32 %tmpres_state_zr_V_246, i32 %tmpres_V_246"   --->   Operation 2705 'add' 'inputacc_zr_V_182' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2706 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_183 = add i32 %tmpres_state_zr_V_247, i32 %tmpres_V_247"   --->   Operation 2706 'add' 'inputacc_zr_V_183' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2707 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_184 = add i32 %tmpres_state_zr_V_248, i32 %tmpres_V_248"   --->   Operation 2707 'add' 'inputacc_zr_V_184' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2708 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_185 = add i32 %tmpres_state_zr_V_249, i32 %tmpres_V_249"   --->   Operation 2708 'add' 'inputacc_zr_V_185' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2709 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_186 = add i32 %tmpres_state_zr_V_250, i32 %tmpres_V_250"   --->   Operation 2709 'add' 'inputacc_zr_V_186' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2710 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_187 = add i32 %tmpres_state_zr_V_251, i32 %tmpres_V_251"   --->   Operation 2710 'add' 'inputacc_zr_V_187' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2711 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_188 = add i32 %tmpres_state_zr_V_252, i32 %tmpres_V_252"   --->   Operation 2711 'add' 'inputacc_zr_V_188' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2712 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_189 = add i32 %tmpres_state_zr_V_253, i32 %tmpres_V_253"   --->   Operation 2712 'add' 'inputacc_zr_V_189' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2713 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_190 = add i32 %tmpres_state_zr_V_254, i32 %tmpres_V_254"   --->   Operation 2713 'add' 'inputacc_zr_V_190' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2714 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_191 = add i32 %tmpres_state_zr_V_255, i32 %tmpres_V_255"   --->   Operation 2714 'add' 'inputacc_zr_V_191' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2715 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_192 = add i32 %tmpres_state_zr_V_256, i32 %tmpres_V_256"   --->   Operation 2715 'add' 'inputacc_zr_V_192' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2716 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_193 = add i32 %tmpres_state_zr_V_257, i32 %tmpres_V_257"   --->   Operation 2716 'add' 'inputacc_zr_V_193' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2717 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_194 = add i32 %tmpres_state_zr_V_258, i32 %tmpres_V_258"   --->   Operation 2717 'add' 'inputacc_zr_V_194' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2718 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_195 = add i32 %tmpres_state_zr_V_259, i32 %tmpres_V_259"   --->   Operation 2718 'add' 'inputacc_zr_V_195' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2719 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_196 = add i32 %tmpres_state_zr_V_260, i32 %tmpres_V_260"   --->   Operation 2719 'add' 'inputacc_zr_V_196' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2720 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_197 = add i32 %tmpres_state_zr_V_261, i32 %tmpres_V_261"   --->   Operation 2720 'add' 'inputacc_zr_V_197' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2721 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_198 = add i32 %tmpres_state_zr_V_262, i32 %tmpres_V_262"   --->   Operation 2721 'add' 'inputacc_zr_V_198' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2722 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_199 = add i32 %tmpres_state_zr_V_263, i32 %tmpres_V_263"   --->   Operation 2722 'add' 'inputacc_zr_V_199' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2723 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_200 = add i32 %tmpres_state_zr_V_264, i32 %tmpres_V_264"   --->   Operation 2723 'add' 'inputacc_zr_V_200' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2724 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_201 = add i32 %tmpres_state_zr_V_265, i32 %tmpres_V_265"   --->   Operation 2724 'add' 'inputacc_zr_V_201' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2725 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_202 = add i32 %tmpres_state_zr_V_266, i32 %tmpres_V_266"   --->   Operation 2725 'add' 'inputacc_zr_V_202' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2726 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_203 = add i32 %tmpres_state_zr_V_267, i32 %tmpres_V_267"   --->   Operation 2726 'add' 'inputacc_zr_V_203' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2727 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_204 = add i32 %tmpres_state_zr_V_268, i32 %tmpres_V_268"   --->   Operation 2727 'add' 'inputacc_zr_V_204' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2728 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_205 = add i32 %tmpres_state_zr_V_269, i32 %tmpres_V_269"   --->   Operation 2728 'add' 'inputacc_zr_V_205' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2729 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_206 = add i32 %tmpres_state_zr_V_270, i32 %tmpres_V_270"   --->   Operation 2729 'add' 'inputacc_zr_V_206' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2730 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_207 = add i32 %tmpres_state_zr_V_271, i32 %tmpres_V_271"   --->   Operation 2730 'add' 'inputacc_zr_V_207' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2731 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_208 = add i32 %tmpres_state_zr_V_272, i32 %tmpres_V_272"   --->   Operation 2731 'add' 'inputacc_zr_V_208' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2732 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_209 = add i32 %tmpres_state_zr_V_273, i32 %tmpres_V_273"   --->   Operation 2732 'add' 'inputacc_zr_V_209' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2733 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_210 = add i32 %tmpres_state_zr_V_274, i32 %tmpres_V_274"   --->   Operation 2733 'add' 'inputacc_zr_V_210' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2734 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_211 = add i32 %tmpres_state_zr_V_275, i32 %tmpres_V_275"   --->   Operation 2734 'add' 'inputacc_zr_V_211' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2735 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_212 = add i32 %tmpres_state_zr_V_276, i32 %tmpres_V_276"   --->   Operation 2735 'add' 'inputacc_zr_V_212' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2736 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_213 = add i32 %tmpres_state_zr_V_277, i32 %tmpres_V_277"   --->   Operation 2736 'add' 'inputacc_zr_V_213' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2737 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_214 = add i32 %tmpres_state_zr_V_278, i32 %tmpres_V_278"   --->   Operation 2737 'add' 'inputacc_zr_V_214' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2738 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_215 = add i32 %tmpres_state_zr_V_279, i32 %tmpres_V_279"   --->   Operation 2738 'add' 'inputacc_zr_V_215' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2739 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_216 = add i32 %tmpres_state_zr_V_280, i32 %tmpres_V_280"   --->   Operation 2739 'add' 'inputacc_zr_V_216' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2740 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_217 = add i32 %tmpres_state_zr_V_281, i32 %tmpres_V_281"   --->   Operation 2740 'add' 'inputacc_zr_V_217' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2741 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_218 = add i32 %tmpres_state_zr_V_282, i32 %tmpres_V_282"   --->   Operation 2741 'add' 'inputacc_zr_V_218' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2742 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_219 = add i32 %tmpres_state_zr_V_283, i32 %tmpres_V_283"   --->   Operation 2742 'add' 'inputacc_zr_V_219' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2743 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_220 = add i32 %tmpres_state_zr_V_284, i32 %tmpres_V_284"   --->   Operation 2743 'add' 'inputacc_zr_V_220' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2744 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_221 = add i32 %tmpres_state_zr_V_285, i32 %tmpres_V_285"   --->   Operation 2744 'add' 'inputacc_zr_V_221' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2745 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_222 = add i32 %tmpres_state_zr_V_286, i32 %tmpres_V_286"   --->   Operation 2745 'add' 'inputacc_zr_V_222' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2746 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_223 = add i32 %tmpres_state_zr_V_287, i32 %tmpres_V_287"   --->   Operation 2746 'add' 'inputacc_zr_V_223' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2747 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_224 = add i32 %tmpres_state_zr_V_288, i32 %tmpres_V_288"   --->   Operation 2747 'add' 'inputacc_zr_V_224' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2748 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_225 = add i32 %tmpres_state_zr_V_289, i32 %tmpres_V_289"   --->   Operation 2748 'add' 'inputacc_zr_V_225' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2749 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_226 = add i32 %tmpres_state_zr_V_290, i32 %tmpres_V_290"   --->   Operation 2749 'add' 'inputacc_zr_V_226' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2750 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_227 = add i32 %tmpres_state_zr_V_291, i32 %tmpres_V_291"   --->   Operation 2750 'add' 'inputacc_zr_V_227' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2751 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_228 = add i32 %tmpres_state_zr_V_292, i32 %tmpres_V_292"   --->   Operation 2751 'add' 'inputacc_zr_V_228' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2752 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_229 = add i32 %tmpres_state_zr_V_293, i32 %tmpres_V_293"   --->   Operation 2752 'add' 'inputacc_zr_V_229' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2753 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_230 = add i32 %tmpres_state_zr_V_294, i32 %tmpres_V_294"   --->   Operation 2753 'add' 'inputacc_zr_V_230' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2754 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_231 = add i32 %tmpres_state_zr_V_295, i32 %tmpres_V_295"   --->   Operation 2754 'add' 'inputacc_zr_V_231' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2755 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_232 = add i32 %tmpres_state_zr_V_296, i32 %tmpres_V_296"   --->   Operation 2755 'add' 'inputacc_zr_V_232' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2756 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_233 = add i32 %tmpres_state_zr_V_297, i32 %tmpres_V_297"   --->   Operation 2756 'add' 'inputacc_zr_V_233' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2757 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_234 = add i32 %tmpres_state_zr_V_298, i32 %tmpres_V_298"   --->   Operation 2757 'add' 'inputacc_zr_V_234' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2758 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_235 = add i32 %tmpres_state_zr_V_299, i32 %tmpres_V_299"   --->   Operation 2758 'add' 'inputacc_zr_V_235' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2759 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_236 = add i32 %tmpres_state_zr_V_300, i32 %tmpres_V_300"   --->   Operation 2759 'add' 'inputacc_zr_V_236' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2760 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_237 = add i32 %tmpres_state_zr_V_301, i32 %tmpres_V_301"   --->   Operation 2760 'add' 'inputacc_zr_V_237' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2761 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_238 = add i32 %tmpres_state_zr_V_302, i32 %tmpres_V_302"   --->   Operation 2761 'add' 'inputacc_zr_V_238' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2762 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_239 = add i32 %tmpres_state_zr_V_303, i32 %tmpres_V_303"   --->   Operation 2762 'add' 'inputacc_zr_V_239' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2763 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_240 = add i32 %tmpres_state_zr_V_304, i32 %tmpres_V_304"   --->   Operation 2763 'add' 'inputacc_zr_V_240' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2764 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_241 = add i32 %tmpres_state_zr_V_305, i32 %tmpres_V_305"   --->   Operation 2764 'add' 'inputacc_zr_V_241' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2765 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_242 = add i32 %tmpres_state_zr_V_306, i32 %tmpres_V_306"   --->   Operation 2765 'add' 'inputacc_zr_V_242' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2766 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_243 = add i32 %tmpres_state_zr_V_307, i32 %tmpres_V_307"   --->   Operation 2766 'add' 'inputacc_zr_V_243' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2767 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_244 = add i32 %tmpres_state_zr_V_308, i32 %tmpres_V_308"   --->   Operation 2767 'add' 'inputacc_zr_V_244' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2768 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_245 = add i32 %tmpres_state_zr_V_309, i32 %tmpres_V_309"   --->   Operation 2768 'add' 'inputacc_zr_V_245' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2769 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_246 = add i32 %tmpres_state_zr_V_310, i32 %tmpres_V_310"   --->   Operation 2769 'add' 'inputacc_zr_V_246' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2770 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_247 = add i32 %tmpres_state_zr_V_311, i32 %tmpres_V_311"   --->   Operation 2770 'add' 'inputacc_zr_V_247' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2771 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_248 = add i32 %tmpres_state_zr_V_312, i32 %tmpres_V_312"   --->   Operation 2771 'add' 'inputacc_zr_V_248' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2772 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_249 = add i32 %tmpres_state_zr_V_313, i32 %tmpres_V_313"   --->   Operation 2772 'add' 'inputacc_zr_V_249' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2773 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_250 = add i32 %tmpres_state_zr_V_314, i32 %tmpres_V_314"   --->   Operation 2773 'add' 'inputacc_zr_V_250' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2774 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_251 = add i32 %tmpres_state_zr_V_315, i32 %tmpres_V_315"   --->   Operation 2774 'add' 'inputacc_zr_V_251' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2775 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_252 = add i32 %tmpres_state_zr_V_316, i32 %tmpres_V_316"   --->   Operation 2775 'add' 'inputacc_zr_V_252' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2776 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_253 = add i32 %tmpres_state_zr_V_317, i32 %tmpres_V_317"   --->   Operation 2776 'add' 'inputacc_zr_V_253' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2777 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_zr_V_254 = add i32 %tmpres_state_zr_V_318, i32 %tmpres_V_318"   --->   Operation 2777 'add' 'inputacc_zr_V_254' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.46>
ST_37 : Operation 2778 [2/2] (2.46ns)   --->   "%call_ret = call i2048 @hard_sigmoid<ap_fixed,ap_ufixed<16,0,4,0,0>,hard_sigmoid_config2_recr>, i32 %inputacc_zr_V, i32 %inputacc_zr_V_128, i32 %inputacc_zr_V_129, i32 %inputacc_zr_V_130, i32 %inputacc_zr_V_131, i32 %inputacc_zr_V_132, i32 %inputacc_zr_V_133, i32 %inputacc_zr_V_134, i32 %inputacc_zr_V_135, i32 %inputacc_zr_V_136, i32 %inputacc_zr_V_137, i32 %inputacc_zr_V_138, i32 %inputacc_zr_V_139, i32 %inputacc_zr_V_140, i32 %inputacc_zr_V_141, i32 %inputacc_zr_V_142, i32 %inputacc_zr_V_143, i32 %inputacc_zr_V_144, i32 %inputacc_zr_V_145, i32 %inputacc_zr_V_146, i32 %inputacc_zr_V_147, i32 %inputacc_zr_V_148, i32 %inputacc_zr_V_149, i32 %inputacc_zr_V_150, i32 %inputacc_zr_V_151, i32 %inputacc_zr_V_152, i32 %inputacc_zr_V_153, i32 %inputacc_zr_V_154, i32 %inputacc_zr_V_155, i32 %inputacc_zr_V_156, i32 %inputacc_zr_V_157, i32 %inputacc_zr_V_158, i32 %inputacc_zr_V_159, i32 %inputacc_zr_V_160, i32 %inputacc_zr_V_161, i32 %inputacc_zr_V_162, i32 %inputacc_zr_V_163, i32 %inputacc_zr_V_164, i32 %inputacc_zr_V_165, i32 %inputacc_zr_V_166, i32 %inputacc_zr_V_167, i32 %inputacc_zr_V_168, i32 %inputacc_zr_V_169, i32 %inputacc_zr_V_170, i32 %inputacc_zr_V_171, i32 %inputacc_zr_V_172, i32 %inputacc_zr_V_173, i32 %inputacc_zr_V_174, i32 %inputacc_zr_V_175, i32 %inputacc_zr_V_176, i32 %inputacc_zr_V_177, i32 %inputacc_zr_V_178, i32 %inputacc_zr_V_179, i32 %inputacc_zr_V_180, i32 %inputacc_zr_V_181, i32 %inputacc_zr_V_182, i32 %inputacc_zr_V_183, i32 %inputacc_zr_V_184, i32 %inputacc_zr_V_185, i32 %inputacc_zr_V_186, i32 %inputacc_zr_V_187, i32 %inputacc_zr_V_188, i32 %inputacc_zr_V_189, i32 %inputacc_zr_V_190, i32 %inputacc_zr_V_191, i32 %inputacc_zr_V_192, i32 %inputacc_zr_V_193, i32 %inputacc_zr_V_194, i32 %inputacc_zr_V_195, i32 %inputacc_zr_V_196, i32 %inputacc_zr_V_197, i32 %inputacc_zr_V_198, i32 %inputacc_zr_V_199, i32 %inputacc_zr_V_200, i32 %inputacc_zr_V_201, i32 %inputacc_zr_V_202, i32 %inputacc_zr_V_203, i32 %inputacc_zr_V_204, i32 %inputacc_zr_V_205, i32 %inputacc_zr_V_206, i32 %inputacc_zr_V_207, i32 %inputacc_zr_V_208, i32 %inputacc_zr_V_209, i32 %inputacc_zr_V_210, i32 %inputacc_zr_V_211, i32 %inputacc_zr_V_212, i32 %inputacc_zr_V_213, i32 %inputacc_zr_V_214, i32 %inputacc_zr_V_215, i32 %inputacc_zr_V_216, i32 %inputacc_zr_V_217, i32 %inputacc_zr_V_218, i32 %inputacc_zr_V_219, i32 %inputacc_zr_V_220, i32 %inputacc_zr_V_221, i32 %inputacc_zr_V_222, i32 %inputacc_zr_V_223, i32 %inputacc_zr_V_224, i32 %inputacc_zr_V_225, i32 %inputacc_zr_V_226, i32 %inputacc_zr_V_227, i32 %inputacc_zr_V_228, i32 %inputacc_zr_V_229, i32 %inputacc_zr_V_230, i32 %inputacc_zr_V_231, i32 %inputacc_zr_V_232, i32 %inputacc_zr_V_233, i32 %inputacc_zr_V_234, i32 %inputacc_zr_V_235, i32 %inputacc_zr_V_236, i32 %inputacc_zr_V_237, i32 %inputacc_zr_V_238, i32 %inputacc_zr_V_239, i32 %inputacc_zr_V_240, i32 %inputacc_zr_V_241, i32 %inputacc_zr_V_242, i32 %inputacc_zr_V_243, i32 %inputacc_zr_V_244, i32 %inputacc_zr_V_245, i32 %inputacc_zr_V_246, i32 %inputacc_zr_V_247, i32 %inputacc_zr_V_248, i32 %inputacc_zr_V_249, i32 %inputacc_zr_V_250, i32 %inputacc_zr_V_251, i32 %inputacc_zr_V_252, i32 %inputacc_zr_V_253, i32 %inputacc_zr_V_254" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2778 'call' 'call_ret' <Predicate = true> <Delay = 2.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 1.02>
ST_38 : Operation 2779 [1/2] (1.02ns)   --->   "%call_ret = call i2048 @hard_sigmoid<ap_fixed,ap_ufixed<16,0,4,0,0>,hard_sigmoid_config2_recr>, i32 %inputacc_zr_V, i32 %inputacc_zr_V_128, i32 %inputacc_zr_V_129, i32 %inputacc_zr_V_130, i32 %inputacc_zr_V_131, i32 %inputacc_zr_V_132, i32 %inputacc_zr_V_133, i32 %inputacc_zr_V_134, i32 %inputacc_zr_V_135, i32 %inputacc_zr_V_136, i32 %inputacc_zr_V_137, i32 %inputacc_zr_V_138, i32 %inputacc_zr_V_139, i32 %inputacc_zr_V_140, i32 %inputacc_zr_V_141, i32 %inputacc_zr_V_142, i32 %inputacc_zr_V_143, i32 %inputacc_zr_V_144, i32 %inputacc_zr_V_145, i32 %inputacc_zr_V_146, i32 %inputacc_zr_V_147, i32 %inputacc_zr_V_148, i32 %inputacc_zr_V_149, i32 %inputacc_zr_V_150, i32 %inputacc_zr_V_151, i32 %inputacc_zr_V_152, i32 %inputacc_zr_V_153, i32 %inputacc_zr_V_154, i32 %inputacc_zr_V_155, i32 %inputacc_zr_V_156, i32 %inputacc_zr_V_157, i32 %inputacc_zr_V_158, i32 %inputacc_zr_V_159, i32 %inputacc_zr_V_160, i32 %inputacc_zr_V_161, i32 %inputacc_zr_V_162, i32 %inputacc_zr_V_163, i32 %inputacc_zr_V_164, i32 %inputacc_zr_V_165, i32 %inputacc_zr_V_166, i32 %inputacc_zr_V_167, i32 %inputacc_zr_V_168, i32 %inputacc_zr_V_169, i32 %inputacc_zr_V_170, i32 %inputacc_zr_V_171, i32 %inputacc_zr_V_172, i32 %inputacc_zr_V_173, i32 %inputacc_zr_V_174, i32 %inputacc_zr_V_175, i32 %inputacc_zr_V_176, i32 %inputacc_zr_V_177, i32 %inputacc_zr_V_178, i32 %inputacc_zr_V_179, i32 %inputacc_zr_V_180, i32 %inputacc_zr_V_181, i32 %inputacc_zr_V_182, i32 %inputacc_zr_V_183, i32 %inputacc_zr_V_184, i32 %inputacc_zr_V_185, i32 %inputacc_zr_V_186, i32 %inputacc_zr_V_187, i32 %inputacc_zr_V_188, i32 %inputacc_zr_V_189, i32 %inputacc_zr_V_190, i32 %inputacc_zr_V_191, i32 %inputacc_zr_V_192, i32 %inputacc_zr_V_193, i32 %inputacc_zr_V_194, i32 %inputacc_zr_V_195, i32 %inputacc_zr_V_196, i32 %inputacc_zr_V_197, i32 %inputacc_zr_V_198, i32 %inputacc_zr_V_199, i32 %inputacc_zr_V_200, i32 %inputacc_zr_V_201, i32 %inputacc_zr_V_202, i32 %inputacc_zr_V_203, i32 %inputacc_zr_V_204, i32 %inputacc_zr_V_205, i32 %inputacc_zr_V_206, i32 %inputacc_zr_V_207, i32 %inputacc_zr_V_208, i32 %inputacc_zr_V_209, i32 %inputacc_zr_V_210, i32 %inputacc_zr_V_211, i32 %inputacc_zr_V_212, i32 %inputacc_zr_V_213, i32 %inputacc_zr_V_214, i32 %inputacc_zr_V_215, i32 %inputacc_zr_V_216, i32 %inputacc_zr_V_217, i32 %inputacc_zr_V_218, i32 %inputacc_zr_V_219, i32 %inputacc_zr_V_220, i32 %inputacc_zr_V_221, i32 %inputacc_zr_V_222, i32 %inputacc_zr_V_223, i32 %inputacc_zr_V_224, i32 %inputacc_zr_V_225, i32 %inputacc_zr_V_226, i32 %inputacc_zr_V_227, i32 %inputacc_zr_V_228, i32 %inputacc_zr_V_229, i32 %inputacc_zr_V_230, i32 %inputacc_zr_V_231, i32 %inputacc_zr_V_232, i32 %inputacc_zr_V_233, i32 %inputacc_zr_V_234, i32 %inputacc_zr_V_235, i32 %inputacc_zr_V_236, i32 %inputacc_zr_V_237, i32 %inputacc_zr_V_238, i32 %inputacc_zr_V_239, i32 %inputacc_zr_V_240, i32 %inputacc_zr_V_241, i32 %inputacc_zr_V_242, i32 %inputacc_zr_V_243, i32 %inputacc_zr_V_244, i32 %inputacc_zr_V_245, i32 %inputacc_zr_V_246, i32 %inputacc_zr_V_247, i32 %inputacc_zr_V_248, i32 %inputacc_zr_V_249, i32 %inputacc_zr_V_250, i32 %inputacc_zr_V_251, i32 %inputacc_zr_V_252, i32 %inputacc_zr_V_253, i32 %inputacc_zr_V_254" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2779 'call' 'call_ret' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 2780 [1/1] (0.00ns)   --->   "%tmpres_zr_V = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2780 'extractvalue' 'tmpres_zr_V' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2781 [1/1] (0.00ns)   --->   "%tmpres_zr_V_382 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2781 'extractvalue' 'tmpres_zr_V_382' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2782 [1/1] (0.00ns)   --->   "%tmpres_zr_V_383 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2782 'extractvalue' 'tmpres_zr_V_383' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2783 [1/1] (0.00ns)   --->   "%tmpres_zr_V_384 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2783 'extractvalue' 'tmpres_zr_V_384' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2784 [1/1] (0.00ns)   --->   "%tmpres_zr_V_385 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2784 'extractvalue' 'tmpres_zr_V_385' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2785 [1/1] (0.00ns)   --->   "%tmpres_zr_V_386 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2785 'extractvalue' 'tmpres_zr_V_386' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2786 [1/1] (0.00ns)   --->   "%tmpres_zr_V_387 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2786 'extractvalue' 'tmpres_zr_V_387' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2787 [1/1] (0.00ns)   --->   "%tmpres_zr_V_388 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2787 'extractvalue' 'tmpres_zr_V_388' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2788 [1/1] (0.00ns)   --->   "%tmpres_zr_V_389 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2788 'extractvalue' 'tmpres_zr_V_389' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2789 [1/1] (0.00ns)   --->   "%tmpres_zr_V_390 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2789 'extractvalue' 'tmpres_zr_V_390' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2790 [1/1] (0.00ns)   --->   "%tmpres_zr_V_391 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2790 'extractvalue' 'tmpres_zr_V_391' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2791 [1/1] (0.00ns)   --->   "%tmpres_zr_V_392 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2791 'extractvalue' 'tmpres_zr_V_392' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2792 [1/1] (0.00ns)   --->   "%tmpres_zr_V_393 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2792 'extractvalue' 'tmpres_zr_V_393' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2793 [1/1] (0.00ns)   --->   "%tmpres_zr_V_394 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2793 'extractvalue' 'tmpres_zr_V_394' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2794 [1/1] (0.00ns)   --->   "%tmpres_zr_V_395 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2794 'extractvalue' 'tmpres_zr_V_395' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2795 [1/1] (0.00ns)   --->   "%tmpres_zr_V_396 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2795 'extractvalue' 'tmpres_zr_V_396' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2796 [1/1] (0.00ns)   --->   "%tmpres_zr_V_397 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2796 'extractvalue' 'tmpres_zr_V_397' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2797 [1/1] (0.00ns)   --->   "%tmpres_zr_V_398 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2797 'extractvalue' 'tmpres_zr_V_398' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2798 [1/1] (0.00ns)   --->   "%tmpres_zr_V_399 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2798 'extractvalue' 'tmpres_zr_V_399' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2799 [1/1] (0.00ns)   --->   "%tmpres_zr_V_400 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2799 'extractvalue' 'tmpres_zr_V_400' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2800 [1/1] (0.00ns)   --->   "%tmpres_zr_V_401 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2800 'extractvalue' 'tmpres_zr_V_401' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2801 [1/1] (0.00ns)   --->   "%tmpres_zr_V_402 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2801 'extractvalue' 'tmpres_zr_V_402' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2802 [1/1] (0.00ns)   --->   "%tmpres_zr_V_403 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2802 'extractvalue' 'tmpres_zr_V_403' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2803 [1/1] (0.00ns)   --->   "%tmpres_zr_V_404 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2803 'extractvalue' 'tmpres_zr_V_404' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2804 [1/1] (0.00ns)   --->   "%tmpres_zr_V_405 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2804 'extractvalue' 'tmpres_zr_V_405' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2805 [1/1] (0.00ns)   --->   "%tmpres_zr_V_406 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2805 'extractvalue' 'tmpres_zr_V_406' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2806 [1/1] (0.00ns)   --->   "%tmpres_zr_V_407 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2806 'extractvalue' 'tmpres_zr_V_407' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2807 [1/1] (0.00ns)   --->   "%tmpres_zr_V_408 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2807 'extractvalue' 'tmpres_zr_V_408' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2808 [1/1] (0.00ns)   --->   "%tmpres_zr_V_409 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2808 'extractvalue' 'tmpres_zr_V_409' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2809 [1/1] (0.00ns)   --->   "%tmpres_zr_V_410 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2809 'extractvalue' 'tmpres_zr_V_410' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2810 [1/1] (0.00ns)   --->   "%tmpres_zr_V_411 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2810 'extractvalue' 'tmpres_zr_V_411' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2811 [1/1] (0.00ns)   --->   "%tmpres_zr_V_412 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2811 'extractvalue' 'tmpres_zr_V_412' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2812 [1/1] (0.00ns)   --->   "%tmpres_zr_V_413 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2812 'extractvalue' 'tmpres_zr_V_413' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2813 [1/1] (0.00ns)   --->   "%tmpres_zr_V_414 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2813 'extractvalue' 'tmpres_zr_V_414' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2814 [1/1] (0.00ns)   --->   "%tmpres_zr_V_415 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2814 'extractvalue' 'tmpres_zr_V_415' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2815 [1/1] (0.00ns)   --->   "%tmpres_zr_V_416 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2815 'extractvalue' 'tmpres_zr_V_416' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2816 [1/1] (0.00ns)   --->   "%tmpres_zr_V_417 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2816 'extractvalue' 'tmpres_zr_V_417' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2817 [1/1] (0.00ns)   --->   "%tmpres_zr_V_418 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2817 'extractvalue' 'tmpres_zr_V_418' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2818 [1/1] (0.00ns)   --->   "%tmpres_zr_V_419 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2818 'extractvalue' 'tmpres_zr_V_419' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2819 [1/1] (0.00ns)   --->   "%tmpres_zr_V_420 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2819 'extractvalue' 'tmpres_zr_V_420' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2820 [1/1] (0.00ns)   --->   "%tmpres_zr_V_421 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2820 'extractvalue' 'tmpres_zr_V_421' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2821 [1/1] (0.00ns)   --->   "%tmpres_zr_V_422 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2821 'extractvalue' 'tmpres_zr_V_422' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2822 [1/1] (0.00ns)   --->   "%tmpres_zr_V_423 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2822 'extractvalue' 'tmpres_zr_V_423' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2823 [1/1] (0.00ns)   --->   "%tmpres_zr_V_424 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2823 'extractvalue' 'tmpres_zr_V_424' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2824 [1/1] (0.00ns)   --->   "%tmpres_zr_V_425 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2824 'extractvalue' 'tmpres_zr_V_425' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2825 [1/1] (0.00ns)   --->   "%tmpres_zr_V_426 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2825 'extractvalue' 'tmpres_zr_V_426' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2826 [1/1] (0.00ns)   --->   "%tmpres_zr_V_427 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2826 'extractvalue' 'tmpres_zr_V_427' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2827 [1/1] (0.00ns)   --->   "%tmpres_zr_V_428 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2827 'extractvalue' 'tmpres_zr_V_428' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2828 [1/1] (0.00ns)   --->   "%tmpres_zr_V_429 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2828 'extractvalue' 'tmpres_zr_V_429' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2829 [1/1] (0.00ns)   --->   "%tmpres_zr_V_430 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2829 'extractvalue' 'tmpres_zr_V_430' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2830 [1/1] (0.00ns)   --->   "%tmpres_zr_V_431 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2830 'extractvalue' 'tmpres_zr_V_431' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2831 [1/1] (0.00ns)   --->   "%tmpres_zr_V_432 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2831 'extractvalue' 'tmpres_zr_V_432' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2832 [1/1] (0.00ns)   --->   "%tmpres_zr_V_433 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2832 'extractvalue' 'tmpres_zr_V_433' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2833 [1/1] (0.00ns)   --->   "%tmpres_zr_V_434 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2833 'extractvalue' 'tmpres_zr_V_434' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2834 [1/1] (0.00ns)   --->   "%tmpres_zr_V_435 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2834 'extractvalue' 'tmpres_zr_V_435' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2835 [1/1] (0.00ns)   --->   "%tmpres_zr_V_436 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2835 'extractvalue' 'tmpres_zr_V_436' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2836 [1/1] (0.00ns)   --->   "%tmpres_zr_V_437 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2836 'extractvalue' 'tmpres_zr_V_437' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2837 [1/1] (0.00ns)   --->   "%tmpres_zr_V_438 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2837 'extractvalue' 'tmpres_zr_V_438' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2838 [1/1] (0.00ns)   --->   "%tmpres_zr_V_439 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2838 'extractvalue' 'tmpres_zr_V_439' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2839 [1/1] (0.00ns)   --->   "%tmpres_zr_V_440 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2839 'extractvalue' 'tmpres_zr_V_440' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2840 [1/1] (0.00ns)   --->   "%tmpres_zr_V_441 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2840 'extractvalue' 'tmpres_zr_V_441' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2841 [1/1] (0.00ns)   --->   "%tmpres_zr_V_442 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2841 'extractvalue' 'tmpres_zr_V_442' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2842 [1/1] (0.00ns)   --->   "%tmpres_zr_V_443 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2842 'extractvalue' 'tmpres_zr_V_443' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2843 [1/1] (0.00ns)   --->   "%tmpres_zr_V_444 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2843 'extractvalue' 'tmpres_zr_V_444' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2844 [1/1] (0.00ns)   --->   "%tmpres_zr_V_445 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2844 'extractvalue' 'tmpres_zr_V_445' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2845 [1/1] (0.00ns)   --->   "%tmpres_zr_V_446 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2845 'extractvalue' 'tmpres_zr_V_446' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2846 [1/1] (0.00ns)   --->   "%tmpres_zr_V_447 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2846 'extractvalue' 'tmpres_zr_V_447' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2847 [1/1] (0.00ns)   --->   "%tmpres_zr_V_448 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2847 'extractvalue' 'tmpres_zr_V_448' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2848 [1/1] (0.00ns)   --->   "%tmpres_zr_V_449 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2848 'extractvalue' 'tmpres_zr_V_449' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2849 [1/1] (0.00ns)   --->   "%tmpres_zr_V_450 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2849 'extractvalue' 'tmpres_zr_V_450' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2850 [1/1] (0.00ns)   --->   "%tmpres_zr_V_451 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2850 'extractvalue' 'tmpres_zr_V_451' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2851 [1/1] (0.00ns)   --->   "%tmpres_zr_V_452 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2851 'extractvalue' 'tmpres_zr_V_452' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2852 [1/1] (0.00ns)   --->   "%tmpres_zr_V_453 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2852 'extractvalue' 'tmpres_zr_V_453' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2853 [1/1] (0.00ns)   --->   "%tmpres_zr_V_454 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2853 'extractvalue' 'tmpres_zr_V_454' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2854 [1/1] (0.00ns)   --->   "%tmpres_zr_V_455 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2854 'extractvalue' 'tmpres_zr_V_455' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2855 [1/1] (0.00ns)   --->   "%tmpres_zr_V_456 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2855 'extractvalue' 'tmpres_zr_V_456' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2856 [1/1] (0.00ns)   --->   "%tmpres_zr_V_457 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2856 'extractvalue' 'tmpres_zr_V_457' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2857 [1/1] (0.00ns)   --->   "%tmpres_zr_V_458 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2857 'extractvalue' 'tmpres_zr_V_458' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2858 [1/1] (0.00ns)   --->   "%tmpres_zr_V_459 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2858 'extractvalue' 'tmpres_zr_V_459' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2859 [1/1] (0.00ns)   --->   "%tmpres_zr_V_460 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2859 'extractvalue' 'tmpres_zr_V_460' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2860 [1/1] (0.00ns)   --->   "%tmpres_zr_V_461 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2860 'extractvalue' 'tmpres_zr_V_461' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2861 [1/1] (0.00ns)   --->   "%tmpres_zr_V_462 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2861 'extractvalue' 'tmpres_zr_V_462' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2862 [1/1] (0.00ns)   --->   "%tmpres_zr_V_463 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2862 'extractvalue' 'tmpres_zr_V_463' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2863 [1/1] (0.00ns)   --->   "%tmpres_zr_V_464 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2863 'extractvalue' 'tmpres_zr_V_464' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2864 [1/1] (0.00ns)   --->   "%tmpres_zr_V_465 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2864 'extractvalue' 'tmpres_zr_V_465' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2865 [1/1] (0.00ns)   --->   "%tmpres_zr_V_466 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2865 'extractvalue' 'tmpres_zr_V_466' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2866 [1/1] (0.00ns)   --->   "%tmpres_zr_V_467 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2866 'extractvalue' 'tmpres_zr_V_467' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2867 [1/1] (0.00ns)   --->   "%tmpres_zr_V_468 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2867 'extractvalue' 'tmpres_zr_V_468' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2868 [1/1] (0.00ns)   --->   "%tmpres_zr_V_469 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2868 'extractvalue' 'tmpres_zr_V_469' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2869 [1/1] (0.00ns)   --->   "%tmpres_zr_V_470 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2869 'extractvalue' 'tmpres_zr_V_470' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2870 [1/1] (0.00ns)   --->   "%tmpres_zr_V_471 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2870 'extractvalue' 'tmpres_zr_V_471' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2871 [1/1] (0.00ns)   --->   "%tmpres_zr_V_472 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2871 'extractvalue' 'tmpres_zr_V_472' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2872 [1/1] (0.00ns)   --->   "%tmpres_zr_V_473 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2872 'extractvalue' 'tmpres_zr_V_473' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2873 [1/1] (0.00ns)   --->   "%tmpres_zr_V_474 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2873 'extractvalue' 'tmpres_zr_V_474' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2874 [1/1] (0.00ns)   --->   "%tmpres_zr_V_475 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2874 'extractvalue' 'tmpres_zr_V_475' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2875 [1/1] (0.00ns)   --->   "%tmpres_zr_V_476 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2875 'extractvalue' 'tmpres_zr_V_476' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2876 [1/1] (0.00ns)   --->   "%tmpres_zr_V_477 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2876 'extractvalue' 'tmpres_zr_V_477' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2877 [1/1] (0.00ns)   --->   "%tmpres_zr_V_478 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2877 'extractvalue' 'tmpres_zr_V_478' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2878 [1/1] (0.00ns)   --->   "%tmpres_zr_V_479 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2878 'extractvalue' 'tmpres_zr_V_479' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2879 [1/1] (0.00ns)   --->   "%tmpres_zr_V_480 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2879 'extractvalue' 'tmpres_zr_V_480' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2880 [1/1] (0.00ns)   --->   "%tmpres_zr_V_481 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2880 'extractvalue' 'tmpres_zr_V_481' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2881 [1/1] (0.00ns)   --->   "%tmpres_zr_V_482 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2881 'extractvalue' 'tmpres_zr_V_482' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2882 [1/1] (0.00ns)   --->   "%tmpres_zr_V_483 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2882 'extractvalue' 'tmpres_zr_V_483' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2883 [1/1] (0.00ns)   --->   "%tmpres_zr_V_484 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2883 'extractvalue' 'tmpres_zr_V_484' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2884 [1/1] (0.00ns)   --->   "%tmpres_zr_V_485 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2884 'extractvalue' 'tmpres_zr_V_485' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2885 [1/1] (0.00ns)   --->   "%tmpres_zr_V_486 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2885 'extractvalue' 'tmpres_zr_V_486' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2886 [1/1] (0.00ns)   --->   "%tmpres_zr_V_487 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2886 'extractvalue' 'tmpres_zr_V_487' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2887 [1/1] (0.00ns)   --->   "%tmpres_zr_V_488 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2887 'extractvalue' 'tmpres_zr_V_488' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2888 [1/1] (0.00ns)   --->   "%tmpres_zr_V_489 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2888 'extractvalue' 'tmpres_zr_V_489' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2889 [1/1] (0.00ns)   --->   "%tmpres_zr_V_490 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2889 'extractvalue' 'tmpres_zr_V_490' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2890 [1/1] (0.00ns)   --->   "%tmpres_zr_V_491 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2890 'extractvalue' 'tmpres_zr_V_491' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2891 [1/1] (0.00ns)   --->   "%tmpres_zr_V_492 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2891 'extractvalue' 'tmpres_zr_V_492' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2892 [1/1] (0.00ns)   --->   "%tmpres_zr_V_493 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2892 'extractvalue' 'tmpres_zr_V_493' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2893 [1/1] (0.00ns)   --->   "%tmpres_zr_V_494 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2893 'extractvalue' 'tmpres_zr_V_494' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2894 [1/1] (0.00ns)   --->   "%tmpres_zr_V_495 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2894 'extractvalue' 'tmpres_zr_V_495' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2895 [1/1] (0.00ns)   --->   "%tmpres_zr_V_496 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2895 'extractvalue' 'tmpres_zr_V_496' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2896 [1/1] (0.00ns)   --->   "%tmpres_zr_V_497 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2896 'extractvalue' 'tmpres_zr_V_497' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2897 [1/1] (0.00ns)   --->   "%tmpres_zr_V_498 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2897 'extractvalue' 'tmpres_zr_V_498' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2898 [1/1] (0.00ns)   --->   "%tmpres_zr_V_499 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2898 'extractvalue' 'tmpres_zr_V_499' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2899 [1/1] (0.00ns)   --->   "%tmpres_zr_V_500 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2899 'extractvalue' 'tmpres_zr_V_500' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2900 [1/1] (0.00ns)   --->   "%tmpres_zr_V_501 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2900 'extractvalue' 'tmpres_zr_V_501' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2901 [1/1] (0.00ns)   --->   "%tmpres_zr_V_502 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2901 'extractvalue' 'tmpres_zr_V_502' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2902 [1/1] (0.00ns)   --->   "%tmpres_zr_V_503 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2902 'extractvalue' 'tmpres_zr_V_503' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2903 [1/1] (0.00ns)   --->   "%tmpres_zr_V_504 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2903 'extractvalue' 'tmpres_zr_V_504' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2904 [1/1] (0.00ns)   --->   "%tmpres_zr_V_505 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2904 'extractvalue' 'tmpres_zr_V_505' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2905 [1/1] (0.00ns)   --->   "%tmpres_zr_V_506 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2905 'extractvalue' 'tmpres_zr_V_506' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2906 [1/1] (0.00ns)   --->   "%tmpres_zr_V_507 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2906 'extractvalue' 'tmpres_zr_V_507' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2907 [1/1] (0.00ns)   --->   "%tmpres_zr_V_508 = extractvalue i2048 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48]   --->   Operation 2907 'extractvalue' 'tmpres_zr_V_508' <Predicate = true> <Delay = 0.00>

State 39 <SV = 38> <Delay = 2.29>
ST_39 : Operation 2908 [1/1] (0.00ns)   --->   "%zext_ln1271 = zext i16 %tmpres_zr_V_445"   --->   Operation 2908 'zext' 'zext_ln1271' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2909 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i32 %tmpres_state_zr_V_319"   --->   Operation 2909 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2910 [2/2] (2.29ns)   --->   "%r_V_1162 = mul i48 %sext_ln1273, i48 %zext_ln1271"   --->   Operation 2910 'mul' 'r_V_1162' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2911 [1/1] (0.00ns)   --->   "%zext_ln1271_64 = zext i16 %tmpres_zr_V_446"   --->   Operation 2911 'zext' 'zext_ln1271_64' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2912 [1/1] (0.00ns)   --->   "%sext_ln1273_64 = sext i32 %tmpres_state_zr_V_320"   --->   Operation 2912 'sext' 'sext_ln1273_64' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2913 [2/2] (2.29ns)   --->   "%r_V_1229 = mul i48 %sext_ln1273_64, i48 %zext_ln1271_64"   --->   Operation 2913 'mul' 'r_V_1229' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2914 [1/1] (0.00ns)   --->   "%zext_ln1271_65 = zext i16 %tmpres_zr_V_447"   --->   Operation 2914 'zext' 'zext_ln1271_65' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2915 [1/1] (0.00ns)   --->   "%sext_ln1273_65 = sext i32 %tmpres_state_zr_V_321"   --->   Operation 2915 'sext' 'sext_ln1273_65' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2916 [2/2] (2.29ns)   --->   "%r_V_1231 = mul i48 %sext_ln1273_65, i48 %zext_ln1271_65"   --->   Operation 2916 'mul' 'r_V_1231' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2917 [1/1] (0.00ns)   --->   "%zext_ln1271_66 = zext i16 %tmpres_zr_V_448"   --->   Operation 2917 'zext' 'zext_ln1271_66' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2918 [1/1] (0.00ns)   --->   "%sext_ln1273_66 = sext i32 %tmpres_state_zr_V_322"   --->   Operation 2918 'sext' 'sext_ln1273_66' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2919 [2/2] (2.29ns)   --->   "%r_V_1233 = mul i48 %sext_ln1273_66, i48 %zext_ln1271_66"   --->   Operation 2919 'mul' 'r_V_1233' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2920 [1/1] (0.00ns)   --->   "%zext_ln1271_67 = zext i16 %tmpres_zr_V_449"   --->   Operation 2920 'zext' 'zext_ln1271_67' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2921 [1/1] (0.00ns)   --->   "%sext_ln1273_67 = sext i32 %tmpres_state_zr_V_323"   --->   Operation 2921 'sext' 'sext_ln1273_67' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2922 [2/2] (2.29ns)   --->   "%r_V_1235 = mul i48 %sext_ln1273_67, i48 %zext_ln1271_67"   --->   Operation 2922 'mul' 'r_V_1235' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2923 [1/1] (0.00ns)   --->   "%zext_ln1271_68 = zext i16 %tmpres_zr_V_450"   --->   Operation 2923 'zext' 'zext_ln1271_68' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2924 [1/1] (0.00ns)   --->   "%sext_ln1273_68 = sext i32 %tmpres_state_zr_V_324"   --->   Operation 2924 'sext' 'sext_ln1273_68' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2925 [2/2] (2.29ns)   --->   "%r_V_1237 = mul i48 %sext_ln1273_68, i48 %zext_ln1271_68"   --->   Operation 2925 'mul' 'r_V_1237' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2926 [1/1] (0.00ns)   --->   "%zext_ln1271_69 = zext i16 %tmpres_zr_V_451"   --->   Operation 2926 'zext' 'zext_ln1271_69' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2927 [1/1] (0.00ns)   --->   "%sext_ln1273_69 = sext i32 %tmpres_state_zr_V_325"   --->   Operation 2927 'sext' 'sext_ln1273_69' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2928 [2/2] (2.29ns)   --->   "%r_V_1239 = mul i48 %sext_ln1273_69, i48 %zext_ln1271_69"   --->   Operation 2928 'mul' 'r_V_1239' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2929 [1/1] (0.00ns)   --->   "%zext_ln1271_70 = zext i16 %tmpres_zr_V_452"   --->   Operation 2929 'zext' 'zext_ln1271_70' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2930 [1/1] (0.00ns)   --->   "%sext_ln1273_70 = sext i32 %tmpres_state_zr_V_326"   --->   Operation 2930 'sext' 'sext_ln1273_70' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2931 [2/2] (2.29ns)   --->   "%r_V_1241 = mul i48 %sext_ln1273_70, i48 %zext_ln1271_70"   --->   Operation 2931 'mul' 'r_V_1241' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2932 [1/1] (0.00ns)   --->   "%zext_ln1271_71 = zext i16 %tmpres_zr_V_453"   --->   Operation 2932 'zext' 'zext_ln1271_71' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2933 [1/1] (0.00ns)   --->   "%sext_ln1273_71 = sext i32 %tmpres_state_zr_V_327"   --->   Operation 2933 'sext' 'sext_ln1273_71' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2934 [2/2] (2.29ns)   --->   "%r_V_1243 = mul i48 %sext_ln1273_71, i48 %zext_ln1271_71"   --->   Operation 2934 'mul' 'r_V_1243' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2935 [1/1] (0.00ns)   --->   "%zext_ln1271_72 = zext i16 %tmpres_zr_V_454"   --->   Operation 2935 'zext' 'zext_ln1271_72' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2936 [1/1] (0.00ns)   --->   "%sext_ln1273_72 = sext i32 %tmpres_state_zr_V_328"   --->   Operation 2936 'sext' 'sext_ln1273_72' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2937 [2/2] (2.29ns)   --->   "%r_V_1245 = mul i48 %sext_ln1273_72, i48 %zext_ln1271_72"   --->   Operation 2937 'mul' 'r_V_1245' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2938 [1/1] (0.00ns)   --->   "%zext_ln1271_73 = zext i16 %tmpres_zr_V_455"   --->   Operation 2938 'zext' 'zext_ln1271_73' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2939 [1/1] (0.00ns)   --->   "%sext_ln1273_73 = sext i32 %tmpres_state_zr_V_329"   --->   Operation 2939 'sext' 'sext_ln1273_73' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2940 [2/2] (2.29ns)   --->   "%r_V_1247 = mul i48 %sext_ln1273_73, i48 %zext_ln1271_73"   --->   Operation 2940 'mul' 'r_V_1247' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2941 [1/1] (0.00ns)   --->   "%zext_ln1271_74 = zext i16 %tmpres_zr_V_456"   --->   Operation 2941 'zext' 'zext_ln1271_74' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2942 [1/1] (0.00ns)   --->   "%sext_ln1273_74 = sext i32 %tmpres_state_zr_V_330"   --->   Operation 2942 'sext' 'sext_ln1273_74' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2943 [2/2] (2.29ns)   --->   "%r_V_1249 = mul i48 %sext_ln1273_74, i48 %zext_ln1271_74"   --->   Operation 2943 'mul' 'r_V_1249' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2944 [1/1] (0.00ns)   --->   "%zext_ln1271_75 = zext i16 %tmpres_zr_V_457"   --->   Operation 2944 'zext' 'zext_ln1271_75' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2945 [1/1] (0.00ns)   --->   "%sext_ln1273_75 = sext i32 %tmpres_state_zr_V_331"   --->   Operation 2945 'sext' 'sext_ln1273_75' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2946 [2/2] (2.29ns)   --->   "%r_V_1251 = mul i48 %sext_ln1273_75, i48 %zext_ln1271_75"   --->   Operation 2946 'mul' 'r_V_1251' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2947 [1/1] (0.00ns)   --->   "%zext_ln1271_76 = zext i16 %tmpres_zr_V_458"   --->   Operation 2947 'zext' 'zext_ln1271_76' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2948 [1/1] (0.00ns)   --->   "%sext_ln1273_76 = sext i32 %tmpres_state_zr_V_332"   --->   Operation 2948 'sext' 'sext_ln1273_76' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2949 [2/2] (2.29ns)   --->   "%r_V_1253 = mul i48 %sext_ln1273_76, i48 %zext_ln1271_76"   --->   Operation 2949 'mul' 'r_V_1253' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2950 [1/1] (0.00ns)   --->   "%zext_ln1271_77 = zext i16 %tmpres_zr_V_459"   --->   Operation 2950 'zext' 'zext_ln1271_77' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2951 [1/1] (0.00ns)   --->   "%sext_ln1273_77 = sext i32 %tmpres_state_zr_V_333"   --->   Operation 2951 'sext' 'sext_ln1273_77' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2952 [2/2] (2.29ns)   --->   "%r_V_1255 = mul i48 %sext_ln1273_77, i48 %zext_ln1271_77"   --->   Operation 2952 'mul' 'r_V_1255' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2953 [1/1] (0.00ns)   --->   "%zext_ln1271_78 = zext i16 %tmpres_zr_V_460"   --->   Operation 2953 'zext' 'zext_ln1271_78' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2954 [1/1] (0.00ns)   --->   "%sext_ln1273_78 = sext i32 %tmpres_state_zr_V_334"   --->   Operation 2954 'sext' 'sext_ln1273_78' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2955 [2/2] (2.29ns)   --->   "%r_V_1257 = mul i48 %sext_ln1273_78, i48 %zext_ln1271_78"   --->   Operation 2955 'mul' 'r_V_1257' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2956 [1/1] (0.00ns)   --->   "%zext_ln1271_79 = zext i16 %tmpres_zr_V_461"   --->   Operation 2956 'zext' 'zext_ln1271_79' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2957 [1/1] (0.00ns)   --->   "%sext_ln1273_79 = sext i32 %tmpres_state_zr_V_335"   --->   Operation 2957 'sext' 'sext_ln1273_79' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2958 [2/2] (2.29ns)   --->   "%r_V_1259 = mul i48 %sext_ln1273_79, i48 %zext_ln1271_79"   --->   Operation 2958 'mul' 'r_V_1259' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2959 [1/1] (0.00ns)   --->   "%zext_ln1271_80 = zext i16 %tmpres_zr_V_462"   --->   Operation 2959 'zext' 'zext_ln1271_80' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2960 [1/1] (0.00ns)   --->   "%sext_ln1273_80 = sext i32 %tmpres_state_zr_V_336"   --->   Operation 2960 'sext' 'sext_ln1273_80' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2961 [2/2] (2.29ns)   --->   "%r_V_1261 = mul i48 %sext_ln1273_80, i48 %zext_ln1271_80"   --->   Operation 2961 'mul' 'r_V_1261' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2962 [1/1] (0.00ns)   --->   "%zext_ln1271_81 = zext i16 %tmpres_zr_V_463"   --->   Operation 2962 'zext' 'zext_ln1271_81' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2963 [1/1] (0.00ns)   --->   "%sext_ln1273_81 = sext i32 %tmpres_state_zr_V_337"   --->   Operation 2963 'sext' 'sext_ln1273_81' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2964 [2/2] (2.29ns)   --->   "%r_V_1263 = mul i48 %sext_ln1273_81, i48 %zext_ln1271_81"   --->   Operation 2964 'mul' 'r_V_1263' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2965 [1/1] (0.00ns)   --->   "%zext_ln1271_82 = zext i16 %tmpres_zr_V_464"   --->   Operation 2965 'zext' 'zext_ln1271_82' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2966 [1/1] (0.00ns)   --->   "%sext_ln1273_82 = sext i32 %tmpres_state_zr_V_338"   --->   Operation 2966 'sext' 'sext_ln1273_82' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2967 [2/2] (2.29ns)   --->   "%r_V_1265 = mul i48 %sext_ln1273_82, i48 %zext_ln1271_82"   --->   Operation 2967 'mul' 'r_V_1265' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2968 [1/1] (0.00ns)   --->   "%zext_ln1271_83 = zext i16 %tmpres_zr_V_465"   --->   Operation 2968 'zext' 'zext_ln1271_83' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2969 [1/1] (0.00ns)   --->   "%sext_ln1273_83 = sext i32 %tmpres_state_zr_V_339"   --->   Operation 2969 'sext' 'sext_ln1273_83' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2970 [2/2] (2.29ns)   --->   "%r_V_1267 = mul i48 %sext_ln1273_83, i48 %zext_ln1271_83"   --->   Operation 2970 'mul' 'r_V_1267' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2971 [1/1] (0.00ns)   --->   "%zext_ln1271_84 = zext i16 %tmpres_zr_V_466"   --->   Operation 2971 'zext' 'zext_ln1271_84' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2972 [1/1] (0.00ns)   --->   "%sext_ln1273_84 = sext i32 %tmpres_state_zr_V_340"   --->   Operation 2972 'sext' 'sext_ln1273_84' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2973 [2/2] (2.29ns)   --->   "%r_V_1269 = mul i48 %sext_ln1273_84, i48 %zext_ln1271_84"   --->   Operation 2973 'mul' 'r_V_1269' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2974 [1/1] (0.00ns)   --->   "%zext_ln1271_85 = zext i16 %tmpres_zr_V_467"   --->   Operation 2974 'zext' 'zext_ln1271_85' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2975 [1/1] (0.00ns)   --->   "%sext_ln1273_85 = sext i32 %tmpres_state_zr_V_341"   --->   Operation 2975 'sext' 'sext_ln1273_85' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2976 [2/2] (2.29ns)   --->   "%r_V_1271 = mul i48 %sext_ln1273_85, i48 %zext_ln1271_85"   --->   Operation 2976 'mul' 'r_V_1271' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2977 [1/1] (0.00ns)   --->   "%zext_ln1271_86 = zext i16 %tmpres_zr_V_468"   --->   Operation 2977 'zext' 'zext_ln1271_86' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2978 [1/1] (0.00ns)   --->   "%sext_ln1273_86 = sext i32 %tmpres_state_zr_V_342"   --->   Operation 2978 'sext' 'sext_ln1273_86' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2979 [2/2] (2.29ns)   --->   "%r_V_1273 = mul i48 %sext_ln1273_86, i48 %zext_ln1271_86"   --->   Operation 2979 'mul' 'r_V_1273' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2980 [1/1] (0.00ns)   --->   "%zext_ln1271_87 = zext i16 %tmpres_zr_V_469"   --->   Operation 2980 'zext' 'zext_ln1271_87' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2981 [1/1] (0.00ns)   --->   "%sext_ln1273_87 = sext i32 %tmpres_state_zr_V_343"   --->   Operation 2981 'sext' 'sext_ln1273_87' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2982 [2/2] (2.29ns)   --->   "%r_V_1275 = mul i48 %sext_ln1273_87, i48 %zext_ln1271_87"   --->   Operation 2982 'mul' 'r_V_1275' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2983 [1/1] (0.00ns)   --->   "%zext_ln1271_88 = zext i16 %tmpres_zr_V_470"   --->   Operation 2983 'zext' 'zext_ln1271_88' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2984 [1/1] (0.00ns)   --->   "%sext_ln1273_88 = sext i32 %tmpres_state_zr_V_344"   --->   Operation 2984 'sext' 'sext_ln1273_88' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2985 [2/2] (2.29ns)   --->   "%r_V_1277 = mul i48 %sext_ln1273_88, i48 %zext_ln1271_88"   --->   Operation 2985 'mul' 'r_V_1277' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2986 [1/1] (0.00ns)   --->   "%zext_ln1271_89 = zext i16 %tmpres_zr_V_471"   --->   Operation 2986 'zext' 'zext_ln1271_89' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2987 [1/1] (0.00ns)   --->   "%sext_ln1273_89 = sext i32 %tmpres_state_zr_V_345"   --->   Operation 2987 'sext' 'sext_ln1273_89' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2988 [2/2] (2.29ns)   --->   "%r_V_1279 = mul i48 %sext_ln1273_89, i48 %zext_ln1271_89"   --->   Operation 2988 'mul' 'r_V_1279' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2989 [1/1] (0.00ns)   --->   "%zext_ln1271_90 = zext i16 %tmpres_zr_V_472"   --->   Operation 2989 'zext' 'zext_ln1271_90' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2990 [1/1] (0.00ns)   --->   "%sext_ln1273_90 = sext i32 %tmpres_state_zr_V_346"   --->   Operation 2990 'sext' 'sext_ln1273_90' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2991 [2/2] (2.29ns)   --->   "%r_V_1281 = mul i48 %sext_ln1273_90, i48 %zext_ln1271_90"   --->   Operation 2991 'mul' 'r_V_1281' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2992 [1/1] (0.00ns)   --->   "%zext_ln1271_91 = zext i16 %tmpres_zr_V_473"   --->   Operation 2992 'zext' 'zext_ln1271_91' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2993 [1/1] (0.00ns)   --->   "%sext_ln1273_91 = sext i32 %tmpres_state_zr_V_347"   --->   Operation 2993 'sext' 'sext_ln1273_91' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2994 [2/2] (2.29ns)   --->   "%r_V_1283 = mul i48 %sext_ln1273_91, i48 %zext_ln1271_91"   --->   Operation 2994 'mul' 'r_V_1283' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2995 [1/1] (0.00ns)   --->   "%zext_ln1271_92 = zext i16 %tmpres_zr_V_474"   --->   Operation 2995 'zext' 'zext_ln1271_92' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2996 [1/1] (0.00ns)   --->   "%sext_ln1273_92 = sext i32 %tmpres_state_zr_V_348"   --->   Operation 2996 'sext' 'sext_ln1273_92' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2997 [2/2] (2.29ns)   --->   "%r_V_1285 = mul i48 %sext_ln1273_92, i48 %zext_ln1271_92"   --->   Operation 2997 'mul' 'r_V_1285' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2998 [1/1] (0.00ns)   --->   "%zext_ln1271_93 = zext i16 %tmpres_zr_V_475"   --->   Operation 2998 'zext' 'zext_ln1271_93' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 2999 [1/1] (0.00ns)   --->   "%sext_ln1273_93 = sext i32 %tmpres_state_zr_V_349"   --->   Operation 2999 'sext' 'sext_ln1273_93' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3000 [2/2] (2.29ns)   --->   "%r_V_1287 = mul i48 %sext_ln1273_93, i48 %zext_ln1271_93"   --->   Operation 3000 'mul' 'r_V_1287' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3001 [1/1] (0.00ns)   --->   "%zext_ln1271_94 = zext i16 %tmpres_zr_V_476"   --->   Operation 3001 'zext' 'zext_ln1271_94' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3002 [1/1] (0.00ns)   --->   "%sext_ln1273_94 = sext i32 %tmpres_state_zr_V_350"   --->   Operation 3002 'sext' 'sext_ln1273_94' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3003 [2/2] (2.29ns)   --->   "%r_V_1289 = mul i48 %sext_ln1273_94, i48 %zext_ln1271_94"   --->   Operation 3003 'mul' 'r_V_1289' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3004 [1/1] (0.00ns)   --->   "%zext_ln1271_95 = zext i16 %tmpres_zr_V_477"   --->   Operation 3004 'zext' 'zext_ln1271_95' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3005 [1/1] (0.00ns)   --->   "%sext_ln1273_95 = sext i32 %tmpres_state_zr_V_351"   --->   Operation 3005 'sext' 'sext_ln1273_95' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3006 [2/2] (2.29ns)   --->   "%r_V_1291 = mul i48 %sext_ln1273_95, i48 %zext_ln1271_95"   --->   Operation 3006 'mul' 'r_V_1291' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3007 [1/1] (0.00ns)   --->   "%zext_ln1271_96 = zext i16 %tmpres_zr_V_478"   --->   Operation 3007 'zext' 'zext_ln1271_96' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3008 [1/1] (0.00ns)   --->   "%sext_ln1273_96 = sext i32 %tmpres_state_zr_V_352"   --->   Operation 3008 'sext' 'sext_ln1273_96' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3009 [2/2] (2.29ns)   --->   "%r_V_1293 = mul i48 %sext_ln1273_96, i48 %zext_ln1271_96"   --->   Operation 3009 'mul' 'r_V_1293' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3010 [1/1] (0.00ns)   --->   "%zext_ln1271_97 = zext i16 %tmpres_zr_V_479"   --->   Operation 3010 'zext' 'zext_ln1271_97' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3011 [1/1] (0.00ns)   --->   "%sext_ln1273_97 = sext i32 %tmpres_state_zr_V_353"   --->   Operation 3011 'sext' 'sext_ln1273_97' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3012 [2/2] (2.29ns)   --->   "%r_V_1295 = mul i48 %sext_ln1273_97, i48 %zext_ln1271_97"   --->   Operation 3012 'mul' 'r_V_1295' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3013 [1/1] (0.00ns)   --->   "%zext_ln1271_98 = zext i16 %tmpres_zr_V_480"   --->   Operation 3013 'zext' 'zext_ln1271_98' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3014 [1/1] (0.00ns)   --->   "%sext_ln1273_98 = sext i32 %tmpres_state_zr_V_354"   --->   Operation 3014 'sext' 'sext_ln1273_98' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3015 [2/2] (2.29ns)   --->   "%r_V_1297 = mul i48 %sext_ln1273_98, i48 %zext_ln1271_98"   --->   Operation 3015 'mul' 'r_V_1297' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3016 [1/1] (0.00ns)   --->   "%zext_ln1271_99 = zext i16 %tmpres_zr_V_481"   --->   Operation 3016 'zext' 'zext_ln1271_99' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3017 [1/1] (0.00ns)   --->   "%sext_ln1273_99 = sext i32 %tmpres_state_zr_V_355"   --->   Operation 3017 'sext' 'sext_ln1273_99' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3018 [2/2] (2.29ns)   --->   "%r_V_1299 = mul i48 %sext_ln1273_99, i48 %zext_ln1271_99"   --->   Operation 3018 'mul' 'r_V_1299' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3019 [1/1] (0.00ns)   --->   "%zext_ln1271_100 = zext i16 %tmpres_zr_V_482"   --->   Operation 3019 'zext' 'zext_ln1271_100' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3020 [1/1] (0.00ns)   --->   "%sext_ln1273_100 = sext i32 %tmpres_state_zr_V_356"   --->   Operation 3020 'sext' 'sext_ln1273_100' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3021 [2/2] (2.29ns)   --->   "%r_V_1301 = mul i48 %sext_ln1273_100, i48 %zext_ln1271_100"   --->   Operation 3021 'mul' 'r_V_1301' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3022 [1/1] (0.00ns)   --->   "%zext_ln1271_101 = zext i16 %tmpres_zr_V_483"   --->   Operation 3022 'zext' 'zext_ln1271_101' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3023 [1/1] (0.00ns)   --->   "%sext_ln1273_101 = sext i32 %tmpres_state_zr_V_357"   --->   Operation 3023 'sext' 'sext_ln1273_101' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3024 [2/2] (2.29ns)   --->   "%r_V_1303 = mul i48 %sext_ln1273_101, i48 %zext_ln1271_101"   --->   Operation 3024 'mul' 'r_V_1303' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3025 [1/1] (0.00ns)   --->   "%zext_ln1271_102 = zext i16 %tmpres_zr_V_484"   --->   Operation 3025 'zext' 'zext_ln1271_102' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3026 [1/1] (0.00ns)   --->   "%sext_ln1273_102 = sext i32 %tmpres_state_zr_V_358"   --->   Operation 3026 'sext' 'sext_ln1273_102' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3027 [2/2] (2.29ns)   --->   "%r_V_1305 = mul i48 %sext_ln1273_102, i48 %zext_ln1271_102"   --->   Operation 3027 'mul' 'r_V_1305' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3028 [1/1] (0.00ns)   --->   "%zext_ln1271_103 = zext i16 %tmpres_zr_V_485"   --->   Operation 3028 'zext' 'zext_ln1271_103' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3029 [1/1] (0.00ns)   --->   "%sext_ln1273_103 = sext i32 %tmpres_state_zr_V_359"   --->   Operation 3029 'sext' 'sext_ln1273_103' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3030 [2/2] (2.29ns)   --->   "%r_V_1307 = mul i48 %sext_ln1273_103, i48 %zext_ln1271_103"   --->   Operation 3030 'mul' 'r_V_1307' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3031 [1/1] (0.00ns)   --->   "%zext_ln1271_104 = zext i16 %tmpres_zr_V_486"   --->   Operation 3031 'zext' 'zext_ln1271_104' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3032 [1/1] (0.00ns)   --->   "%sext_ln1273_104 = sext i32 %tmpres_state_zr_V_360"   --->   Operation 3032 'sext' 'sext_ln1273_104' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3033 [2/2] (2.29ns)   --->   "%r_V_1309 = mul i48 %sext_ln1273_104, i48 %zext_ln1271_104"   --->   Operation 3033 'mul' 'r_V_1309' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3034 [1/1] (0.00ns)   --->   "%zext_ln1271_105 = zext i16 %tmpres_zr_V_487"   --->   Operation 3034 'zext' 'zext_ln1271_105' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3035 [1/1] (0.00ns)   --->   "%sext_ln1273_105 = sext i32 %tmpres_state_zr_V_361"   --->   Operation 3035 'sext' 'sext_ln1273_105' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3036 [2/2] (2.29ns)   --->   "%r_V_1311 = mul i48 %sext_ln1273_105, i48 %zext_ln1271_105"   --->   Operation 3036 'mul' 'r_V_1311' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3037 [1/1] (0.00ns)   --->   "%zext_ln1271_106 = zext i16 %tmpres_zr_V_488"   --->   Operation 3037 'zext' 'zext_ln1271_106' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3038 [1/1] (0.00ns)   --->   "%sext_ln1273_106 = sext i32 %tmpres_state_zr_V_362"   --->   Operation 3038 'sext' 'sext_ln1273_106' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3039 [2/2] (2.29ns)   --->   "%r_V_1313 = mul i48 %sext_ln1273_106, i48 %zext_ln1271_106"   --->   Operation 3039 'mul' 'r_V_1313' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3040 [1/1] (0.00ns)   --->   "%zext_ln1271_107 = zext i16 %tmpres_zr_V_489"   --->   Operation 3040 'zext' 'zext_ln1271_107' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3041 [1/1] (0.00ns)   --->   "%sext_ln1273_107 = sext i32 %tmpres_state_zr_V_363"   --->   Operation 3041 'sext' 'sext_ln1273_107' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3042 [2/2] (2.29ns)   --->   "%r_V_1315 = mul i48 %sext_ln1273_107, i48 %zext_ln1271_107"   --->   Operation 3042 'mul' 'r_V_1315' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3043 [1/1] (0.00ns)   --->   "%zext_ln1271_108 = zext i16 %tmpres_zr_V_490"   --->   Operation 3043 'zext' 'zext_ln1271_108' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3044 [1/1] (0.00ns)   --->   "%sext_ln1273_108 = sext i32 %tmpres_state_zr_V_364"   --->   Operation 3044 'sext' 'sext_ln1273_108' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3045 [2/2] (2.29ns)   --->   "%r_V_1317 = mul i48 %sext_ln1273_108, i48 %zext_ln1271_108"   --->   Operation 3045 'mul' 'r_V_1317' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3046 [1/1] (0.00ns)   --->   "%zext_ln1271_109 = zext i16 %tmpres_zr_V_491"   --->   Operation 3046 'zext' 'zext_ln1271_109' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3047 [1/1] (0.00ns)   --->   "%sext_ln1273_109 = sext i32 %tmpres_state_zr_V_365"   --->   Operation 3047 'sext' 'sext_ln1273_109' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3048 [2/2] (2.29ns)   --->   "%r_V_1319 = mul i48 %sext_ln1273_109, i48 %zext_ln1271_109"   --->   Operation 3048 'mul' 'r_V_1319' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3049 [1/1] (0.00ns)   --->   "%zext_ln1271_110 = zext i16 %tmpres_zr_V_492"   --->   Operation 3049 'zext' 'zext_ln1271_110' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3050 [1/1] (0.00ns)   --->   "%sext_ln1273_110 = sext i32 %tmpres_state_zr_V_366"   --->   Operation 3050 'sext' 'sext_ln1273_110' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3051 [2/2] (2.29ns)   --->   "%r_V_1321 = mul i48 %sext_ln1273_110, i48 %zext_ln1271_110"   --->   Operation 3051 'mul' 'r_V_1321' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3052 [1/1] (0.00ns)   --->   "%zext_ln1271_111 = zext i16 %tmpres_zr_V_493"   --->   Operation 3052 'zext' 'zext_ln1271_111' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3053 [1/1] (0.00ns)   --->   "%sext_ln1273_111 = sext i32 %tmpres_state_zr_V_367"   --->   Operation 3053 'sext' 'sext_ln1273_111' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3054 [2/2] (2.29ns)   --->   "%r_V_1323 = mul i48 %sext_ln1273_111, i48 %zext_ln1271_111"   --->   Operation 3054 'mul' 'r_V_1323' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3055 [1/1] (0.00ns)   --->   "%zext_ln1271_112 = zext i16 %tmpres_zr_V_494"   --->   Operation 3055 'zext' 'zext_ln1271_112' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3056 [1/1] (0.00ns)   --->   "%sext_ln1273_112 = sext i32 %tmpres_state_zr_V_368"   --->   Operation 3056 'sext' 'sext_ln1273_112' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3057 [2/2] (2.29ns)   --->   "%r_V_1325 = mul i48 %sext_ln1273_112, i48 %zext_ln1271_112"   --->   Operation 3057 'mul' 'r_V_1325' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3058 [1/1] (0.00ns)   --->   "%zext_ln1271_113 = zext i16 %tmpres_zr_V_495"   --->   Operation 3058 'zext' 'zext_ln1271_113' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3059 [1/1] (0.00ns)   --->   "%sext_ln1273_113 = sext i32 %tmpres_state_zr_V_369"   --->   Operation 3059 'sext' 'sext_ln1273_113' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3060 [2/2] (2.29ns)   --->   "%r_V_1327 = mul i48 %sext_ln1273_113, i48 %zext_ln1271_113"   --->   Operation 3060 'mul' 'r_V_1327' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3061 [1/1] (0.00ns)   --->   "%zext_ln1271_114 = zext i16 %tmpres_zr_V_496"   --->   Operation 3061 'zext' 'zext_ln1271_114' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3062 [1/1] (0.00ns)   --->   "%sext_ln1273_114 = sext i32 %tmpres_state_zr_V_370"   --->   Operation 3062 'sext' 'sext_ln1273_114' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3063 [2/2] (2.29ns)   --->   "%r_V_1329 = mul i48 %sext_ln1273_114, i48 %zext_ln1271_114"   --->   Operation 3063 'mul' 'r_V_1329' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3064 [1/1] (0.00ns)   --->   "%zext_ln1271_115 = zext i16 %tmpres_zr_V_497"   --->   Operation 3064 'zext' 'zext_ln1271_115' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3065 [1/1] (0.00ns)   --->   "%sext_ln1273_115 = sext i32 %tmpres_state_zr_V_371"   --->   Operation 3065 'sext' 'sext_ln1273_115' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3066 [2/2] (2.29ns)   --->   "%r_V_1331 = mul i48 %sext_ln1273_115, i48 %zext_ln1271_115"   --->   Operation 3066 'mul' 'r_V_1331' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3067 [1/1] (0.00ns)   --->   "%zext_ln1271_116 = zext i16 %tmpres_zr_V_498"   --->   Operation 3067 'zext' 'zext_ln1271_116' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3068 [1/1] (0.00ns)   --->   "%sext_ln1273_116 = sext i32 %tmpres_state_zr_V_372"   --->   Operation 3068 'sext' 'sext_ln1273_116' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3069 [2/2] (2.29ns)   --->   "%r_V_1333 = mul i48 %sext_ln1273_116, i48 %zext_ln1271_116"   --->   Operation 3069 'mul' 'r_V_1333' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3070 [1/1] (0.00ns)   --->   "%zext_ln1271_117 = zext i16 %tmpres_zr_V_499"   --->   Operation 3070 'zext' 'zext_ln1271_117' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3071 [1/1] (0.00ns)   --->   "%sext_ln1273_117 = sext i32 %tmpres_state_zr_V_373"   --->   Operation 3071 'sext' 'sext_ln1273_117' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3072 [2/2] (2.29ns)   --->   "%r_V_1335 = mul i48 %sext_ln1273_117, i48 %zext_ln1271_117"   --->   Operation 3072 'mul' 'r_V_1335' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3073 [1/1] (0.00ns)   --->   "%zext_ln1271_118 = zext i16 %tmpres_zr_V_500"   --->   Operation 3073 'zext' 'zext_ln1271_118' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3074 [1/1] (0.00ns)   --->   "%sext_ln1273_118 = sext i32 %tmpres_state_zr_V_374"   --->   Operation 3074 'sext' 'sext_ln1273_118' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3075 [2/2] (2.29ns)   --->   "%r_V_1337 = mul i48 %sext_ln1273_118, i48 %zext_ln1271_118"   --->   Operation 3075 'mul' 'r_V_1337' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3076 [1/1] (0.00ns)   --->   "%zext_ln1271_119 = zext i16 %tmpres_zr_V_501"   --->   Operation 3076 'zext' 'zext_ln1271_119' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3077 [1/1] (0.00ns)   --->   "%sext_ln1273_119 = sext i32 %tmpres_state_zr_V_375"   --->   Operation 3077 'sext' 'sext_ln1273_119' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3078 [2/2] (2.29ns)   --->   "%r_V_1339 = mul i48 %sext_ln1273_119, i48 %zext_ln1271_119"   --->   Operation 3078 'mul' 'r_V_1339' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3079 [1/1] (0.00ns)   --->   "%zext_ln1271_120 = zext i16 %tmpres_zr_V_502"   --->   Operation 3079 'zext' 'zext_ln1271_120' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3080 [1/1] (0.00ns)   --->   "%sext_ln1273_120 = sext i32 %tmpres_state_zr_V_376"   --->   Operation 3080 'sext' 'sext_ln1273_120' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3081 [2/2] (2.29ns)   --->   "%r_V_1341 = mul i48 %sext_ln1273_120, i48 %zext_ln1271_120"   --->   Operation 3081 'mul' 'r_V_1341' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3082 [1/1] (0.00ns)   --->   "%zext_ln1271_121 = zext i16 %tmpres_zr_V_503"   --->   Operation 3082 'zext' 'zext_ln1271_121' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3083 [1/1] (0.00ns)   --->   "%sext_ln1273_121 = sext i32 %tmpres_state_zr_V_377"   --->   Operation 3083 'sext' 'sext_ln1273_121' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3084 [2/2] (2.29ns)   --->   "%r_V_1343 = mul i48 %sext_ln1273_121, i48 %zext_ln1271_121"   --->   Operation 3084 'mul' 'r_V_1343' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3085 [1/1] (0.00ns)   --->   "%zext_ln1271_122 = zext i16 %tmpres_zr_V_504"   --->   Operation 3085 'zext' 'zext_ln1271_122' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3086 [1/1] (0.00ns)   --->   "%sext_ln1273_122 = sext i32 %tmpres_state_zr_V_378"   --->   Operation 3086 'sext' 'sext_ln1273_122' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3087 [2/2] (2.29ns)   --->   "%r_V_1345 = mul i48 %sext_ln1273_122, i48 %zext_ln1271_122"   --->   Operation 3087 'mul' 'r_V_1345' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3088 [1/1] (0.00ns)   --->   "%zext_ln1271_123 = zext i16 %tmpres_zr_V_505"   --->   Operation 3088 'zext' 'zext_ln1271_123' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3089 [1/1] (0.00ns)   --->   "%sext_ln1273_123 = sext i32 %tmpres_state_zr_V_379"   --->   Operation 3089 'sext' 'sext_ln1273_123' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3090 [2/2] (2.29ns)   --->   "%r_V_1347 = mul i48 %sext_ln1273_123, i48 %zext_ln1271_123"   --->   Operation 3090 'mul' 'r_V_1347' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3091 [1/1] (0.00ns)   --->   "%zext_ln1271_124 = zext i16 %tmpres_zr_V_506"   --->   Operation 3091 'zext' 'zext_ln1271_124' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3092 [1/1] (0.00ns)   --->   "%sext_ln1273_124 = sext i32 %tmpres_state_zr_V_380"   --->   Operation 3092 'sext' 'sext_ln1273_124' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3093 [2/2] (2.29ns)   --->   "%r_V_1349 = mul i48 %sext_ln1273_124, i48 %zext_ln1271_124"   --->   Operation 3093 'mul' 'r_V_1349' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3094 [1/1] (0.00ns)   --->   "%zext_ln1271_125 = zext i16 %tmpres_zr_V_507"   --->   Operation 3094 'zext' 'zext_ln1271_125' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3095 [1/1] (0.00ns)   --->   "%sext_ln1273_125 = sext i32 %tmpres_state_zr_V_381"   --->   Operation 3095 'sext' 'sext_ln1273_125' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3096 [2/2] (2.29ns)   --->   "%r_V_1351 = mul i48 %sext_ln1273_125, i48 %zext_ln1271_125"   --->   Operation 3096 'mul' 'r_V_1351' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3097 [1/1] (0.00ns)   --->   "%zext_ln1271_126 = zext i16 %tmpres_zr_V_508"   --->   Operation 3097 'zext' 'zext_ln1271_126' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3098 [1/1] (0.00ns)   --->   "%sext_ln1273_126 = sext i32 %tmpres_state_zr_V_382"   --->   Operation 3098 'sext' 'sext_ln1273_126' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3099 [2/2] (2.29ns)   --->   "%r_V_1353 = mul i48 %sext_ln1273_126, i48 %zext_ln1271_126"   --->   Operation 3099 'mul' 'r_V_1353' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 2.29>
ST_40 : Operation 3100 [1/2] (2.29ns)   --->   "%r_V_1162 = mul i48 %sext_ln1273, i48 %zext_ln1271"   --->   Operation 3100 'mul' 'r_V_1162' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3101 [1/2] (2.29ns)   --->   "%r_V_1229 = mul i48 %sext_ln1273_64, i48 %zext_ln1271_64"   --->   Operation 3101 'mul' 'r_V_1229' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3102 [1/2] (2.29ns)   --->   "%r_V_1231 = mul i48 %sext_ln1273_65, i48 %zext_ln1271_65"   --->   Operation 3102 'mul' 'r_V_1231' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3103 [1/2] (2.29ns)   --->   "%r_V_1233 = mul i48 %sext_ln1273_66, i48 %zext_ln1271_66"   --->   Operation 3103 'mul' 'r_V_1233' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3104 [1/2] (2.29ns)   --->   "%r_V_1235 = mul i48 %sext_ln1273_67, i48 %zext_ln1271_67"   --->   Operation 3104 'mul' 'r_V_1235' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3105 [1/2] (2.29ns)   --->   "%r_V_1237 = mul i48 %sext_ln1273_68, i48 %zext_ln1271_68"   --->   Operation 3105 'mul' 'r_V_1237' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3106 [1/2] (2.29ns)   --->   "%r_V_1239 = mul i48 %sext_ln1273_69, i48 %zext_ln1271_69"   --->   Operation 3106 'mul' 'r_V_1239' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3107 [1/2] (2.29ns)   --->   "%r_V_1241 = mul i48 %sext_ln1273_70, i48 %zext_ln1271_70"   --->   Operation 3107 'mul' 'r_V_1241' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3108 [1/2] (2.29ns)   --->   "%r_V_1243 = mul i48 %sext_ln1273_71, i48 %zext_ln1271_71"   --->   Operation 3108 'mul' 'r_V_1243' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3109 [1/2] (2.29ns)   --->   "%r_V_1245 = mul i48 %sext_ln1273_72, i48 %zext_ln1271_72"   --->   Operation 3109 'mul' 'r_V_1245' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3110 [1/2] (2.29ns)   --->   "%r_V_1247 = mul i48 %sext_ln1273_73, i48 %zext_ln1271_73"   --->   Operation 3110 'mul' 'r_V_1247' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3111 [1/2] (2.29ns)   --->   "%r_V_1249 = mul i48 %sext_ln1273_74, i48 %zext_ln1271_74"   --->   Operation 3111 'mul' 'r_V_1249' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3112 [1/2] (2.29ns)   --->   "%r_V_1251 = mul i48 %sext_ln1273_75, i48 %zext_ln1271_75"   --->   Operation 3112 'mul' 'r_V_1251' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3113 [1/2] (2.29ns)   --->   "%r_V_1253 = mul i48 %sext_ln1273_76, i48 %zext_ln1271_76"   --->   Operation 3113 'mul' 'r_V_1253' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3114 [1/2] (2.29ns)   --->   "%r_V_1255 = mul i48 %sext_ln1273_77, i48 %zext_ln1271_77"   --->   Operation 3114 'mul' 'r_V_1255' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3115 [1/2] (2.29ns)   --->   "%r_V_1257 = mul i48 %sext_ln1273_78, i48 %zext_ln1271_78"   --->   Operation 3115 'mul' 'r_V_1257' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3116 [1/2] (2.29ns)   --->   "%r_V_1259 = mul i48 %sext_ln1273_79, i48 %zext_ln1271_79"   --->   Operation 3116 'mul' 'r_V_1259' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3117 [1/2] (2.29ns)   --->   "%r_V_1261 = mul i48 %sext_ln1273_80, i48 %zext_ln1271_80"   --->   Operation 3117 'mul' 'r_V_1261' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3118 [1/2] (2.29ns)   --->   "%r_V_1263 = mul i48 %sext_ln1273_81, i48 %zext_ln1271_81"   --->   Operation 3118 'mul' 'r_V_1263' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3119 [1/2] (2.29ns)   --->   "%r_V_1265 = mul i48 %sext_ln1273_82, i48 %zext_ln1271_82"   --->   Operation 3119 'mul' 'r_V_1265' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3120 [1/2] (2.29ns)   --->   "%r_V_1267 = mul i48 %sext_ln1273_83, i48 %zext_ln1271_83"   --->   Operation 3120 'mul' 'r_V_1267' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3121 [1/2] (2.29ns)   --->   "%r_V_1269 = mul i48 %sext_ln1273_84, i48 %zext_ln1271_84"   --->   Operation 3121 'mul' 'r_V_1269' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3122 [1/2] (2.29ns)   --->   "%r_V_1271 = mul i48 %sext_ln1273_85, i48 %zext_ln1271_85"   --->   Operation 3122 'mul' 'r_V_1271' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3123 [1/2] (2.29ns)   --->   "%r_V_1273 = mul i48 %sext_ln1273_86, i48 %zext_ln1271_86"   --->   Operation 3123 'mul' 'r_V_1273' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3124 [1/2] (2.29ns)   --->   "%r_V_1275 = mul i48 %sext_ln1273_87, i48 %zext_ln1271_87"   --->   Operation 3124 'mul' 'r_V_1275' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3125 [1/2] (2.29ns)   --->   "%r_V_1277 = mul i48 %sext_ln1273_88, i48 %zext_ln1271_88"   --->   Operation 3125 'mul' 'r_V_1277' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3126 [1/2] (2.29ns)   --->   "%r_V_1279 = mul i48 %sext_ln1273_89, i48 %zext_ln1271_89"   --->   Operation 3126 'mul' 'r_V_1279' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3127 [1/2] (2.29ns)   --->   "%r_V_1281 = mul i48 %sext_ln1273_90, i48 %zext_ln1271_90"   --->   Operation 3127 'mul' 'r_V_1281' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3128 [1/2] (2.29ns)   --->   "%r_V_1283 = mul i48 %sext_ln1273_91, i48 %zext_ln1271_91"   --->   Operation 3128 'mul' 'r_V_1283' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3129 [1/2] (2.29ns)   --->   "%r_V_1285 = mul i48 %sext_ln1273_92, i48 %zext_ln1271_92"   --->   Operation 3129 'mul' 'r_V_1285' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3130 [1/2] (2.29ns)   --->   "%r_V_1287 = mul i48 %sext_ln1273_93, i48 %zext_ln1271_93"   --->   Operation 3130 'mul' 'r_V_1287' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3131 [1/2] (2.29ns)   --->   "%r_V_1289 = mul i48 %sext_ln1273_94, i48 %zext_ln1271_94"   --->   Operation 3131 'mul' 'r_V_1289' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3132 [1/2] (2.29ns)   --->   "%r_V_1291 = mul i48 %sext_ln1273_95, i48 %zext_ln1271_95"   --->   Operation 3132 'mul' 'r_V_1291' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3133 [1/2] (2.29ns)   --->   "%r_V_1293 = mul i48 %sext_ln1273_96, i48 %zext_ln1271_96"   --->   Operation 3133 'mul' 'r_V_1293' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3134 [1/2] (2.29ns)   --->   "%r_V_1295 = mul i48 %sext_ln1273_97, i48 %zext_ln1271_97"   --->   Operation 3134 'mul' 'r_V_1295' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3135 [1/2] (2.29ns)   --->   "%r_V_1297 = mul i48 %sext_ln1273_98, i48 %zext_ln1271_98"   --->   Operation 3135 'mul' 'r_V_1297' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3136 [1/2] (2.29ns)   --->   "%r_V_1299 = mul i48 %sext_ln1273_99, i48 %zext_ln1271_99"   --->   Operation 3136 'mul' 'r_V_1299' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3137 [1/2] (2.29ns)   --->   "%r_V_1301 = mul i48 %sext_ln1273_100, i48 %zext_ln1271_100"   --->   Operation 3137 'mul' 'r_V_1301' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3138 [1/2] (2.29ns)   --->   "%r_V_1303 = mul i48 %sext_ln1273_101, i48 %zext_ln1271_101"   --->   Operation 3138 'mul' 'r_V_1303' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3139 [1/2] (2.29ns)   --->   "%r_V_1305 = mul i48 %sext_ln1273_102, i48 %zext_ln1271_102"   --->   Operation 3139 'mul' 'r_V_1305' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3140 [1/2] (2.29ns)   --->   "%r_V_1307 = mul i48 %sext_ln1273_103, i48 %zext_ln1271_103"   --->   Operation 3140 'mul' 'r_V_1307' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3141 [1/2] (2.29ns)   --->   "%r_V_1309 = mul i48 %sext_ln1273_104, i48 %zext_ln1271_104"   --->   Operation 3141 'mul' 'r_V_1309' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3142 [1/2] (2.29ns)   --->   "%r_V_1311 = mul i48 %sext_ln1273_105, i48 %zext_ln1271_105"   --->   Operation 3142 'mul' 'r_V_1311' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3143 [1/2] (2.29ns)   --->   "%r_V_1313 = mul i48 %sext_ln1273_106, i48 %zext_ln1271_106"   --->   Operation 3143 'mul' 'r_V_1313' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3144 [1/2] (2.29ns)   --->   "%r_V_1315 = mul i48 %sext_ln1273_107, i48 %zext_ln1271_107"   --->   Operation 3144 'mul' 'r_V_1315' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3145 [1/2] (2.29ns)   --->   "%r_V_1317 = mul i48 %sext_ln1273_108, i48 %zext_ln1271_108"   --->   Operation 3145 'mul' 'r_V_1317' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3146 [1/2] (2.29ns)   --->   "%r_V_1319 = mul i48 %sext_ln1273_109, i48 %zext_ln1271_109"   --->   Operation 3146 'mul' 'r_V_1319' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3147 [1/2] (2.29ns)   --->   "%r_V_1321 = mul i48 %sext_ln1273_110, i48 %zext_ln1271_110"   --->   Operation 3147 'mul' 'r_V_1321' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3148 [1/2] (2.29ns)   --->   "%r_V_1323 = mul i48 %sext_ln1273_111, i48 %zext_ln1271_111"   --->   Operation 3148 'mul' 'r_V_1323' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3149 [1/2] (2.29ns)   --->   "%r_V_1325 = mul i48 %sext_ln1273_112, i48 %zext_ln1271_112"   --->   Operation 3149 'mul' 'r_V_1325' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3150 [1/2] (2.29ns)   --->   "%r_V_1327 = mul i48 %sext_ln1273_113, i48 %zext_ln1271_113"   --->   Operation 3150 'mul' 'r_V_1327' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3151 [1/2] (2.29ns)   --->   "%r_V_1329 = mul i48 %sext_ln1273_114, i48 %zext_ln1271_114"   --->   Operation 3151 'mul' 'r_V_1329' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3152 [1/2] (2.29ns)   --->   "%r_V_1331 = mul i48 %sext_ln1273_115, i48 %zext_ln1271_115"   --->   Operation 3152 'mul' 'r_V_1331' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3153 [1/2] (2.29ns)   --->   "%r_V_1333 = mul i48 %sext_ln1273_116, i48 %zext_ln1271_116"   --->   Operation 3153 'mul' 'r_V_1333' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3154 [1/2] (2.29ns)   --->   "%r_V_1335 = mul i48 %sext_ln1273_117, i48 %zext_ln1271_117"   --->   Operation 3154 'mul' 'r_V_1335' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3155 [1/2] (2.29ns)   --->   "%r_V_1337 = mul i48 %sext_ln1273_118, i48 %zext_ln1271_118"   --->   Operation 3155 'mul' 'r_V_1337' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3156 [1/2] (2.29ns)   --->   "%r_V_1339 = mul i48 %sext_ln1273_119, i48 %zext_ln1271_119"   --->   Operation 3156 'mul' 'r_V_1339' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3157 [1/2] (2.29ns)   --->   "%r_V_1341 = mul i48 %sext_ln1273_120, i48 %zext_ln1271_120"   --->   Operation 3157 'mul' 'r_V_1341' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3158 [1/2] (2.29ns)   --->   "%r_V_1343 = mul i48 %sext_ln1273_121, i48 %zext_ln1271_121"   --->   Operation 3158 'mul' 'r_V_1343' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3159 [1/2] (2.29ns)   --->   "%r_V_1345 = mul i48 %sext_ln1273_122, i48 %zext_ln1271_122"   --->   Operation 3159 'mul' 'r_V_1345' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3160 [1/2] (2.29ns)   --->   "%r_V_1347 = mul i48 %sext_ln1273_123, i48 %zext_ln1271_123"   --->   Operation 3160 'mul' 'r_V_1347' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3161 [1/2] (2.29ns)   --->   "%r_V_1349 = mul i48 %sext_ln1273_124, i48 %zext_ln1271_124"   --->   Operation 3161 'mul' 'r_V_1349' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3162 [1/2] (2.29ns)   --->   "%r_V_1351 = mul i48 %sext_ln1273_125, i48 %zext_ln1271_125"   --->   Operation 3162 'mul' 'r_V_1351' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3163 [1/2] (2.29ns)   --->   "%r_V_1353 = mul i48 %sext_ln1273_126, i48 %zext_ln1271_126"   --->   Operation 3163 'mul' 'r_V_1353' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 0.88>
ST_41 : Operation 3164 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V)   --->   "%tmpres_V_319 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3164 'extractvalue' 'tmpres_V_319' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3165 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_64)   --->   "%tmpres_V_320 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3165 'extractvalue' 'tmpres_V_320' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3166 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_65)   --->   "%tmpres_V_321 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3166 'extractvalue' 'tmpres_V_321' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3167 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_66)   --->   "%tmpres_V_322 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3167 'extractvalue' 'tmpres_V_322' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3168 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_67)   --->   "%tmpres_V_323 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3168 'extractvalue' 'tmpres_V_323' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3169 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_68)   --->   "%tmpres_V_324 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3169 'extractvalue' 'tmpres_V_324' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3170 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_69)   --->   "%tmpres_V_325 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3170 'extractvalue' 'tmpres_V_325' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3171 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_70)   --->   "%tmpres_V_326 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3171 'extractvalue' 'tmpres_V_326' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3172 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_71)   --->   "%tmpres_V_327 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3172 'extractvalue' 'tmpres_V_327' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3173 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_72)   --->   "%tmpres_V_328 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3173 'extractvalue' 'tmpres_V_328' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3174 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_73)   --->   "%tmpres_V_329 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3174 'extractvalue' 'tmpres_V_329' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3175 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_74)   --->   "%tmpres_V_330 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3175 'extractvalue' 'tmpres_V_330' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3176 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_75)   --->   "%tmpres_V_331 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3176 'extractvalue' 'tmpres_V_331' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3177 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_76)   --->   "%tmpres_V_332 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3177 'extractvalue' 'tmpres_V_332' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3178 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_77)   --->   "%tmpres_V_333 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3178 'extractvalue' 'tmpres_V_333' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3179 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_78)   --->   "%tmpres_V_334 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3179 'extractvalue' 'tmpres_V_334' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3180 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_79)   --->   "%tmpres_V_335 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3180 'extractvalue' 'tmpres_V_335' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3181 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_80)   --->   "%tmpres_V_336 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3181 'extractvalue' 'tmpres_V_336' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3182 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_81)   --->   "%tmpres_V_337 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3182 'extractvalue' 'tmpres_V_337' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3183 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_82)   --->   "%tmpres_V_338 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3183 'extractvalue' 'tmpres_V_338' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3184 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_83)   --->   "%tmpres_V_339 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3184 'extractvalue' 'tmpres_V_339' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3185 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_84)   --->   "%tmpres_V_340 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3185 'extractvalue' 'tmpres_V_340' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3186 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_85)   --->   "%tmpres_V_341 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3186 'extractvalue' 'tmpres_V_341' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3187 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_86)   --->   "%tmpres_V_342 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3187 'extractvalue' 'tmpres_V_342' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3188 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_87)   --->   "%tmpres_V_343 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3188 'extractvalue' 'tmpres_V_343' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3189 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_88)   --->   "%tmpres_V_344 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3189 'extractvalue' 'tmpres_V_344' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3190 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_89)   --->   "%tmpres_V_345 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3190 'extractvalue' 'tmpres_V_345' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3191 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_90)   --->   "%tmpres_V_346 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3191 'extractvalue' 'tmpres_V_346' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3192 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_91)   --->   "%tmpres_V_347 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3192 'extractvalue' 'tmpres_V_347' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3193 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_92)   --->   "%tmpres_V_348 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3193 'extractvalue' 'tmpres_V_348' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3194 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_93)   --->   "%tmpres_V_349 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3194 'extractvalue' 'tmpres_V_349' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3195 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_94)   --->   "%tmpres_V_350 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3195 'extractvalue' 'tmpres_V_350' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3196 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_95)   --->   "%tmpres_V_351 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3196 'extractvalue' 'tmpres_V_351' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3197 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_96)   --->   "%tmpres_V_352 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3197 'extractvalue' 'tmpres_V_352' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3198 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_97)   --->   "%tmpres_V_353 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3198 'extractvalue' 'tmpres_V_353' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3199 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_98)   --->   "%tmpres_V_354 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3199 'extractvalue' 'tmpres_V_354' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3200 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_99)   --->   "%tmpres_V_355 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3200 'extractvalue' 'tmpres_V_355' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3201 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_100)   --->   "%tmpres_V_356 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3201 'extractvalue' 'tmpres_V_356' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3202 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_101)   --->   "%tmpres_V_357 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3202 'extractvalue' 'tmpres_V_357' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3203 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_102)   --->   "%tmpres_V_358 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3203 'extractvalue' 'tmpres_V_358' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3204 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_103)   --->   "%tmpres_V_359 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3204 'extractvalue' 'tmpres_V_359' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3205 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_104)   --->   "%tmpres_V_360 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3205 'extractvalue' 'tmpres_V_360' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3206 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_105)   --->   "%tmpres_V_361 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3206 'extractvalue' 'tmpres_V_361' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3207 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_106)   --->   "%tmpres_V_362 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3207 'extractvalue' 'tmpres_V_362' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3208 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_107)   --->   "%tmpres_V_363 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3208 'extractvalue' 'tmpres_V_363' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3209 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_108)   --->   "%tmpres_V_364 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3209 'extractvalue' 'tmpres_V_364' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3210 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_109)   --->   "%tmpres_V_365 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3210 'extractvalue' 'tmpres_V_365' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3211 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_110)   --->   "%tmpres_V_366 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3211 'extractvalue' 'tmpres_V_366' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3212 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_111)   --->   "%tmpres_V_367 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3212 'extractvalue' 'tmpres_V_367' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3213 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_112)   --->   "%tmpres_V_368 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3213 'extractvalue' 'tmpres_V_368' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3214 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_113)   --->   "%tmpres_V_369 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3214 'extractvalue' 'tmpres_V_369' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3215 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_114)   --->   "%tmpres_V_370 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3215 'extractvalue' 'tmpres_V_370' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3216 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_115)   --->   "%tmpres_V_371 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3216 'extractvalue' 'tmpres_V_371' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3217 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_116)   --->   "%tmpres_V_372 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3217 'extractvalue' 'tmpres_V_372' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3218 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_117)   --->   "%tmpres_V_373 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3218 'extractvalue' 'tmpres_V_373' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3219 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_118)   --->   "%tmpres_V_374 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3219 'extractvalue' 'tmpres_V_374' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3220 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_119)   --->   "%tmpres_V_375 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3220 'extractvalue' 'tmpres_V_375' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3221 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_120)   --->   "%tmpres_V_376 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3221 'extractvalue' 'tmpres_V_376' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3222 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_121)   --->   "%tmpres_V_377 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3222 'extractvalue' 'tmpres_V_377' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3223 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_122)   --->   "%tmpres_V_378 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3223 'extractvalue' 'tmpres_V_378' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3224 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_123)   --->   "%tmpres_V_379 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3224 'extractvalue' 'tmpres_V_379' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3225 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_124)   --->   "%tmpres_V_380 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3225 'extractvalue' 'tmpres_V_380' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3226 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_125)   --->   "%tmpres_V_381 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3226 'extractvalue' 'tmpres_V_381' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3227 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_126)   --->   "%tmpres_V_382 = extractvalue i6144 %call_ret3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43]   --->   Operation 3227 'extractvalue' 'tmpres_V_382' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3228 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1162, i32 16, i32 47"   --->   Operation 3228 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3229 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_64)   --->   "%trunc_ln818_s = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1229, i32 16, i32 47"   --->   Operation 3229 'partselect' 'trunc_ln818_s' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3230 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_65)   --->   "%trunc_ln818_128 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1231, i32 16, i32 47"   --->   Operation 3230 'partselect' 'trunc_ln818_128' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3231 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_66)   --->   "%trunc_ln818_129 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1233, i32 16, i32 47"   --->   Operation 3231 'partselect' 'trunc_ln818_129' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3232 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_67)   --->   "%trunc_ln818_130 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1235, i32 16, i32 47"   --->   Operation 3232 'partselect' 'trunc_ln818_130' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3233 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_68)   --->   "%trunc_ln818_131 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1237, i32 16, i32 47"   --->   Operation 3233 'partselect' 'trunc_ln818_131' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3234 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_69)   --->   "%trunc_ln818_132 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1239, i32 16, i32 47"   --->   Operation 3234 'partselect' 'trunc_ln818_132' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3235 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_70)   --->   "%trunc_ln818_133 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1241, i32 16, i32 47"   --->   Operation 3235 'partselect' 'trunc_ln818_133' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3236 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_71)   --->   "%trunc_ln818_134 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1243, i32 16, i32 47"   --->   Operation 3236 'partselect' 'trunc_ln818_134' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3237 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_72)   --->   "%trunc_ln818_135 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1245, i32 16, i32 47"   --->   Operation 3237 'partselect' 'trunc_ln818_135' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3238 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_73)   --->   "%trunc_ln818_136 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1247, i32 16, i32 47"   --->   Operation 3238 'partselect' 'trunc_ln818_136' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3239 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_74)   --->   "%trunc_ln818_137 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1249, i32 16, i32 47"   --->   Operation 3239 'partselect' 'trunc_ln818_137' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3240 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_75)   --->   "%trunc_ln818_138 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1251, i32 16, i32 47"   --->   Operation 3240 'partselect' 'trunc_ln818_138' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3241 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_76)   --->   "%trunc_ln818_139 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1253, i32 16, i32 47"   --->   Operation 3241 'partselect' 'trunc_ln818_139' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3242 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_77)   --->   "%trunc_ln818_140 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1255, i32 16, i32 47"   --->   Operation 3242 'partselect' 'trunc_ln818_140' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3243 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_78)   --->   "%trunc_ln818_141 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1257, i32 16, i32 47"   --->   Operation 3243 'partselect' 'trunc_ln818_141' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3244 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_79)   --->   "%trunc_ln818_142 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1259, i32 16, i32 47"   --->   Operation 3244 'partselect' 'trunc_ln818_142' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3245 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_80)   --->   "%trunc_ln818_143 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1261, i32 16, i32 47"   --->   Operation 3245 'partselect' 'trunc_ln818_143' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3246 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_81)   --->   "%trunc_ln818_144 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1263, i32 16, i32 47"   --->   Operation 3246 'partselect' 'trunc_ln818_144' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3247 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_82)   --->   "%trunc_ln818_145 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1265, i32 16, i32 47"   --->   Operation 3247 'partselect' 'trunc_ln818_145' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3248 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_83)   --->   "%trunc_ln818_146 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1267, i32 16, i32 47"   --->   Operation 3248 'partselect' 'trunc_ln818_146' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3249 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_84)   --->   "%trunc_ln818_147 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1269, i32 16, i32 47"   --->   Operation 3249 'partselect' 'trunc_ln818_147' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3250 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_85)   --->   "%trunc_ln818_148 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1271, i32 16, i32 47"   --->   Operation 3250 'partselect' 'trunc_ln818_148' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3251 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_86)   --->   "%trunc_ln818_149 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1273, i32 16, i32 47"   --->   Operation 3251 'partselect' 'trunc_ln818_149' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3252 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_87)   --->   "%trunc_ln818_150 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1275, i32 16, i32 47"   --->   Operation 3252 'partselect' 'trunc_ln818_150' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3253 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_88)   --->   "%trunc_ln818_151 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1277, i32 16, i32 47"   --->   Operation 3253 'partselect' 'trunc_ln818_151' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3254 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_89)   --->   "%trunc_ln818_152 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1279, i32 16, i32 47"   --->   Operation 3254 'partselect' 'trunc_ln818_152' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3255 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_90)   --->   "%trunc_ln818_153 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1281, i32 16, i32 47"   --->   Operation 3255 'partselect' 'trunc_ln818_153' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3256 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_91)   --->   "%trunc_ln818_154 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1283, i32 16, i32 47"   --->   Operation 3256 'partselect' 'trunc_ln818_154' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3257 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_92)   --->   "%trunc_ln818_155 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1285, i32 16, i32 47"   --->   Operation 3257 'partselect' 'trunc_ln818_155' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3258 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_93)   --->   "%trunc_ln818_156 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1287, i32 16, i32 47"   --->   Operation 3258 'partselect' 'trunc_ln818_156' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3259 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_94)   --->   "%trunc_ln818_157 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1289, i32 16, i32 47"   --->   Operation 3259 'partselect' 'trunc_ln818_157' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3260 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_95)   --->   "%trunc_ln818_158 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1291, i32 16, i32 47"   --->   Operation 3260 'partselect' 'trunc_ln818_158' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3261 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_96)   --->   "%trunc_ln818_159 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1293, i32 16, i32 47"   --->   Operation 3261 'partselect' 'trunc_ln818_159' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3262 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_97)   --->   "%trunc_ln818_160 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1295, i32 16, i32 47"   --->   Operation 3262 'partselect' 'trunc_ln818_160' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3263 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_98)   --->   "%trunc_ln818_161 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1297, i32 16, i32 47"   --->   Operation 3263 'partselect' 'trunc_ln818_161' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3264 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_99)   --->   "%trunc_ln818_162 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1299, i32 16, i32 47"   --->   Operation 3264 'partselect' 'trunc_ln818_162' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3265 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_100)   --->   "%trunc_ln818_163 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1301, i32 16, i32 47"   --->   Operation 3265 'partselect' 'trunc_ln818_163' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3266 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_101)   --->   "%trunc_ln818_164 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1303, i32 16, i32 47"   --->   Operation 3266 'partselect' 'trunc_ln818_164' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3267 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_102)   --->   "%trunc_ln818_165 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1305, i32 16, i32 47"   --->   Operation 3267 'partselect' 'trunc_ln818_165' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3268 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_103)   --->   "%trunc_ln818_166 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1307, i32 16, i32 47"   --->   Operation 3268 'partselect' 'trunc_ln818_166' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3269 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_104)   --->   "%trunc_ln818_167 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1309, i32 16, i32 47"   --->   Operation 3269 'partselect' 'trunc_ln818_167' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3270 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_105)   --->   "%trunc_ln818_168 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1311, i32 16, i32 47"   --->   Operation 3270 'partselect' 'trunc_ln818_168' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3271 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_106)   --->   "%trunc_ln818_169 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1313, i32 16, i32 47"   --->   Operation 3271 'partselect' 'trunc_ln818_169' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3272 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_107)   --->   "%trunc_ln818_170 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1315, i32 16, i32 47"   --->   Operation 3272 'partselect' 'trunc_ln818_170' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3273 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_108)   --->   "%trunc_ln818_171 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1317, i32 16, i32 47"   --->   Operation 3273 'partselect' 'trunc_ln818_171' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3274 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_109)   --->   "%trunc_ln818_172 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1319, i32 16, i32 47"   --->   Operation 3274 'partselect' 'trunc_ln818_172' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3275 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_110)   --->   "%trunc_ln818_173 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1321, i32 16, i32 47"   --->   Operation 3275 'partselect' 'trunc_ln818_173' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3276 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_111)   --->   "%trunc_ln818_174 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1323, i32 16, i32 47"   --->   Operation 3276 'partselect' 'trunc_ln818_174' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3277 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_112)   --->   "%trunc_ln818_175 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1325, i32 16, i32 47"   --->   Operation 3277 'partselect' 'trunc_ln818_175' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3278 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_113)   --->   "%trunc_ln818_176 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1327, i32 16, i32 47"   --->   Operation 3278 'partselect' 'trunc_ln818_176' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3279 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_114)   --->   "%trunc_ln818_177 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1329, i32 16, i32 47"   --->   Operation 3279 'partselect' 'trunc_ln818_177' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3280 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_115)   --->   "%trunc_ln818_178 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1331, i32 16, i32 47"   --->   Operation 3280 'partselect' 'trunc_ln818_178' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3281 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_116)   --->   "%trunc_ln818_179 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1333, i32 16, i32 47"   --->   Operation 3281 'partselect' 'trunc_ln818_179' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3282 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_117)   --->   "%trunc_ln818_180 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1335, i32 16, i32 47"   --->   Operation 3282 'partselect' 'trunc_ln818_180' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3283 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_118)   --->   "%trunc_ln818_181 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1337, i32 16, i32 47"   --->   Operation 3283 'partselect' 'trunc_ln818_181' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3284 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_119)   --->   "%trunc_ln818_182 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1339, i32 16, i32 47"   --->   Operation 3284 'partselect' 'trunc_ln818_182' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3285 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_120)   --->   "%trunc_ln818_183 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1341, i32 16, i32 47"   --->   Operation 3285 'partselect' 'trunc_ln818_183' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3286 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_121)   --->   "%trunc_ln818_184 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1343, i32 16, i32 47"   --->   Operation 3286 'partselect' 'trunc_ln818_184' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3287 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_122)   --->   "%trunc_ln818_185 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1345, i32 16, i32 47"   --->   Operation 3287 'partselect' 'trunc_ln818_185' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3288 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_123)   --->   "%trunc_ln818_186 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1347, i32 16, i32 47"   --->   Operation 3288 'partselect' 'trunc_ln818_186' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3289 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_124)   --->   "%trunc_ln818_187 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1349, i32 16, i32 47"   --->   Operation 3289 'partselect' 'trunc_ln818_187' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3290 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_125)   --->   "%trunc_ln818_188 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1351, i32 16, i32 47"   --->   Operation 3290 'partselect' 'trunc_ln818_188' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3291 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_V_126)   --->   "%trunc_ln818_189 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_1353, i32 16, i32 47"   --->   Operation 3291 'partselect' 'trunc_ln818_189' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 3292 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V = add i32 %tmpres_V_319, i32 %trunc_ln"   --->   Operation 3292 'add' 'inputacc_h_V' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3293 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_64 = add i32 %tmpres_V_320, i32 %trunc_ln818_s"   --->   Operation 3293 'add' 'inputacc_h_V_64' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3294 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_65 = add i32 %tmpres_V_321, i32 %trunc_ln818_128"   --->   Operation 3294 'add' 'inputacc_h_V_65' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3295 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_66 = add i32 %tmpres_V_322, i32 %trunc_ln818_129"   --->   Operation 3295 'add' 'inputacc_h_V_66' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3296 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_67 = add i32 %tmpres_V_323, i32 %trunc_ln818_130"   --->   Operation 3296 'add' 'inputacc_h_V_67' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3297 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_68 = add i32 %tmpres_V_324, i32 %trunc_ln818_131"   --->   Operation 3297 'add' 'inputacc_h_V_68' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3298 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_69 = add i32 %tmpres_V_325, i32 %trunc_ln818_132"   --->   Operation 3298 'add' 'inputacc_h_V_69' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3299 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_70 = add i32 %tmpres_V_326, i32 %trunc_ln818_133"   --->   Operation 3299 'add' 'inputacc_h_V_70' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3300 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_71 = add i32 %tmpres_V_327, i32 %trunc_ln818_134"   --->   Operation 3300 'add' 'inputacc_h_V_71' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3301 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_72 = add i32 %tmpres_V_328, i32 %trunc_ln818_135"   --->   Operation 3301 'add' 'inputacc_h_V_72' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3302 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_73 = add i32 %tmpres_V_329, i32 %trunc_ln818_136"   --->   Operation 3302 'add' 'inputacc_h_V_73' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3303 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_74 = add i32 %tmpres_V_330, i32 %trunc_ln818_137"   --->   Operation 3303 'add' 'inputacc_h_V_74' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3304 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_75 = add i32 %tmpres_V_331, i32 %trunc_ln818_138"   --->   Operation 3304 'add' 'inputacc_h_V_75' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3305 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_76 = add i32 %tmpres_V_332, i32 %trunc_ln818_139"   --->   Operation 3305 'add' 'inputacc_h_V_76' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3306 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_77 = add i32 %tmpres_V_333, i32 %trunc_ln818_140"   --->   Operation 3306 'add' 'inputacc_h_V_77' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3307 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_78 = add i32 %tmpres_V_334, i32 %trunc_ln818_141"   --->   Operation 3307 'add' 'inputacc_h_V_78' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3308 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_79 = add i32 %tmpres_V_335, i32 %trunc_ln818_142"   --->   Operation 3308 'add' 'inputacc_h_V_79' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3309 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_80 = add i32 %tmpres_V_336, i32 %trunc_ln818_143"   --->   Operation 3309 'add' 'inputacc_h_V_80' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3310 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_81 = add i32 %tmpres_V_337, i32 %trunc_ln818_144"   --->   Operation 3310 'add' 'inputacc_h_V_81' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3311 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_82 = add i32 %tmpres_V_338, i32 %trunc_ln818_145"   --->   Operation 3311 'add' 'inputacc_h_V_82' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3312 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_83 = add i32 %tmpres_V_339, i32 %trunc_ln818_146"   --->   Operation 3312 'add' 'inputacc_h_V_83' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3313 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_84 = add i32 %tmpres_V_340, i32 %trunc_ln818_147"   --->   Operation 3313 'add' 'inputacc_h_V_84' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3314 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_85 = add i32 %tmpres_V_341, i32 %trunc_ln818_148"   --->   Operation 3314 'add' 'inputacc_h_V_85' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3315 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_86 = add i32 %tmpres_V_342, i32 %trunc_ln818_149"   --->   Operation 3315 'add' 'inputacc_h_V_86' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3316 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_87 = add i32 %tmpres_V_343, i32 %trunc_ln818_150"   --->   Operation 3316 'add' 'inputacc_h_V_87' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3317 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_88 = add i32 %tmpres_V_344, i32 %trunc_ln818_151"   --->   Operation 3317 'add' 'inputacc_h_V_88' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3318 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_89 = add i32 %tmpres_V_345, i32 %trunc_ln818_152"   --->   Operation 3318 'add' 'inputacc_h_V_89' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3319 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_90 = add i32 %tmpres_V_346, i32 %trunc_ln818_153"   --->   Operation 3319 'add' 'inputacc_h_V_90' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3320 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_91 = add i32 %tmpres_V_347, i32 %trunc_ln818_154"   --->   Operation 3320 'add' 'inputacc_h_V_91' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3321 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_92 = add i32 %tmpres_V_348, i32 %trunc_ln818_155"   --->   Operation 3321 'add' 'inputacc_h_V_92' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3322 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_93 = add i32 %tmpres_V_349, i32 %trunc_ln818_156"   --->   Operation 3322 'add' 'inputacc_h_V_93' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3323 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_94 = add i32 %tmpres_V_350, i32 %trunc_ln818_157"   --->   Operation 3323 'add' 'inputacc_h_V_94' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3324 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_95 = add i32 %tmpres_V_351, i32 %trunc_ln818_158"   --->   Operation 3324 'add' 'inputacc_h_V_95' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3325 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_96 = add i32 %tmpres_V_352, i32 %trunc_ln818_159"   --->   Operation 3325 'add' 'inputacc_h_V_96' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3326 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_97 = add i32 %tmpres_V_353, i32 %trunc_ln818_160"   --->   Operation 3326 'add' 'inputacc_h_V_97' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3327 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_98 = add i32 %tmpres_V_354, i32 %trunc_ln818_161"   --->   Operation 3327 'add' 'inputacc_h_V_98' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3328 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_99 = add i32 %tmpres_V_355, i32 %trunc_ln818_162"   --->   Operation 3328 'add' 'inputacc_h_V_99' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3329 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_100 = add i32 %tmpres_V_356, i32 %trunc_ln818_163"   --->   Operation 3329 'add' 'inputacc_h_V_100' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3330 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_101 = add i32 %tmpres_V_357, i32 %trunc_ln818_164"   --->   Operation 3330 'add' 'inputacc_h_V_101' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3331 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_102 = add i32 %tmpres_V_358, i32 %trunc_ln818_165"   --->   Operation 3331 'add' 'inputacc_h_V_102' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3332 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_103 = add i32 %tmpres_V_359, i32 %trunc_ln818_166"   --->   Operation 3332 'add' 'inputacc_h_V_103' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3333 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_104 = add i32 %tmpres_V_360, i32 %trunc_ln818_167"   --->   Operation 3333 'add' 'inputacc_h_V_104' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3334 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_105 = add i32 %tmpres_V_361, i32 %trunc_ln818_168"   --->   Operation 3334 'add' 'inputacc_h_V_105' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3335 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_106 = add i32 %tmpres_V_362, i32 %trunc_ln818_169"   --->   Operation 3335 'add' 'inputacc_h_V_106' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3336 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_107 = add i32 %tmpres_V_363, i32 %trunc_ln818_170"   --->   Operation 3336 'add' 'inputacc_h_V_107' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3337 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_108 = add i32 %tmpres_V_364, i32 %trunc_ln818_171"   --->   Operation 3337 'add' 'inputacc_h_V_108' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3338 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_109 = add i32 %tmpres_V_365, i32 %trunc_ln818_172"   --->   Operation 3338 'add' 'inputacc_h_V_109' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3339 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_110 = add i32 %tmpres_V_366, i32 %trunc_ln818_173"   --->   Operation 3339 'add' 'inputacc_h_V_110' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3340 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_111 = add i32 %tmpres_V_367, i32 %trunc_ln818_174"   --->   Operation 3340 'add' 'inputacc_h_V_111' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3341 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_112 = add i32 %tmpres_V_368, i32 %trunc_ln818_175"   --->   Operation 3341 'add' 'inputacc_h_V_112' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3342 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_113 = add i32 %tmpres_V_369, i32 %trunc_ln818_176"   --->   Operation 3342 'add' 'inputacc_h_V_113' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3343 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_114 = add i32 %tmpres_V_370, i32 %trunc_ln818_177"   --->   Operation 3343 'add' 'inputacc_h_V_114' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3344 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_115 = add i32 %tmpres_V_371, i32 %trunc_ln818_178"   --->   Operation 3344 'add' 'inputacc_h_V_115' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3345 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_116 = add i32 %tmpres_V_372, i32 %trunc_ln818_179"   --->   Operation 3345 'add' 'inputacc_h_V_116' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3346 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_117 = add i32 %tmpres_V_373, i32 %trunc_ln818_180"   --->   Operation 3346 'add' 'inputacc_h_V_117' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3347 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_118 = add i32 %tmpres_V_374, i32 %trunc_ln818_181"   --->   Operation 3347 'add' 'inputacc_h_V_118' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3348 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_119 = add i32 %tmpres_V_375, i32 %trunc_ln818_182"   --->   Operation 3348 'add' 'inputacc_h_V_119' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3349 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_120 = add i32 %tmpres_V_376, i32 %trunc_ln818_183"   --->   Operation 3349 'add' 'inputacc_h_V_120' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3350 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_121 = add i32 %tmpres_V_377, i32 %trunc_ln818_184"   --->   Operation 3350 'add' 'inputacc_h_V_121' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3351 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_122 = add i32 %tmpres_V_378, i32 %trunc_ln818_185"   --->   Operation 3351 'add' 'inputacc_h_V_122' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3352 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_123 = add i32 %tmpres_V_379, i32 %trunc_ln818_186"   --->   Operation 3352 'add' 'inputacc_h_V_123' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3353 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_124 = add i32 %tmpres_V_380, i32 %trunc_ln818_187"   --->   Operation 3353 'add' 'inputacc_h_V_124' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3354 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_125 = add i32 %tmpres_V_381, i32 %trunc_ln818_188"   --->   Operation 3354 'add' 'inputacc_h_V_125' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3355 [1/1] (0.88ns) (out node of the LUT)   --->   "%inputacc_h_V_126 = add i32 %tmpres_V_382, i32 %trunc_ln818_189"   --->   Operation 3355 'add' 'inputacc_h_V_126' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3356 [1/1] (0.00ns)   --->   "%br_ln485 = br void %for.body.i.i" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:485]   --->   Operation 3356 'br' 'br_ln485' <Predicate = true> <Delay = 0.00>

State 42 <SV = 41> <Delay = 0.75>
ST_42 : Operation 3357 [1/1] (0.00ns)   --->   "%ii_2 = load i7 %ii"   --->   Operation 3357 'load' 'ii_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 3358 [1/1] (0.59ns)   --->   "%icmp_ln485 = icmp_eq  i7 %ii_2, i7 64" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:485]   --->   Operation 3358 'icmp' 'icmp_ln485' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3359 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 3359 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 3360 [1/1] (0.70ns)   --->   "%add_ln485 = add i7 %ii_2, i7 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:485]   --->   Operation 3360 'add' 'add_ln485' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3361 [1/1] (0.00ns)   --->   "%br_ln485 = br i1 %icmp_ln485, void %for.body.i.i.split_ifconv, void %_ZN4nnet10activation9hard_tanhI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_ILi16ELi1ELS3_4ELS4_0ELi0EE17hard_tanh_config2E10activationEPS5_PS6_.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:485]   --->   Operation 3361 'br' 'br_ln485' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 3362 [1/1] (0.00ns)   --->   "%trunc_ln1273 = trunc i7 %ii_2"   --->   Operation 3362 'trunc' 'trunc_ln1273' <Predicate = (!icmp_ln485)> <Delay = 0.00>
ST_42 : Operation 3363 [1/1] (0.75ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.64i32.i6, i32 %inputacc_h_V, i32 %inputacc_h_V_64, i32 %inputacc_h_V_65, i32 %inputacc_h_V_66, i32 %inputacc_h_V_67, i32 %inputacc_h_V_68, i32 %inputacc_h_V_69, i32 %inputacc_h_V_70, i32 %inputacc_h_V_71, i32 %inputacc_h_V_72, i32 %inputacc_h_V_73, i32 %inputacc_h_V_74, i32 %inputacc_h_V_75, i32 %inputacc_h_V_76, i32 %inputacc_h_V_77, i32 %inputacc_h_V_78, i32 %inputacc_h_V_79, i32 %inputacc_h_V_80, i32 %inputacc_h_V_81, i32 %inputacc_h_V_82, i32 %inputacc_h_V_83, i32 %inputacc_h_V_84, i32 %inputacc_h_V_85, i32 %inputacc_h_V_86, i32 %inputacc_h_V_87, i32 %inputacc_h_V_88, i32 %inputacc_h_V_89, i32 %inputacc_h_V_90, i32 %inputacc_h_V_91, i32 %inputacc_h_V_92, i32 %inputacc_h_V_93, i32 %inputacc_h_V_94, i32 %inputacc_h_V_95, i32 %inputacc_h_V_96, i32 %inputacc_h_V_97, i32 %inputacc_h_V_98, i32 %inputacc_h_V_99, i32 %inputacc_h_V_100, i32 %inputacc_h_V_101, i32 %inputacc_h_V_102, i32 %inputacc_h_V_103, i32 %inputacc_h_V_104, i32 %inputacc_h_V_105, i32 %inputacc_h_V_106, i32 %inputacc_h_V_107, i32 %inputacc_h_V_108, i32 %inputacc_h_V_109, i32 %inputacc_h_V_110, i32 %inputacc_h_V_111, i32 %inputacc_h_V_112, i32 %inputacc_h_V_113, i32 %inputacc_h_V_114, i32 %inputacc_h_V_115, i32 %inputacc_h_V_116, i32 %inputacc_h_V_117, i32 %inputacc_h_V_118, i32 %inputacc_h_V_119, i32 %inputacc_h_V_120, i32 %inputacc_h_V_121, i32 %inputacc_h_V_122, i32 %inputacc_h_V_123, i32 %inputacc_h_V_124, i32 %inputacc_h_V_125, i32 %inputacc_h_V_126, i6 %trunc_ln1273"   --->   Operation 3363 'mux' 'tmp_s' <Predicate = (!icmp_ln485)> <Delay = 0.75> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3364 [1/1] (0.00ns)   --->   "%trunc_ln1347 = trunc i32 %tmp_s"   --->   Operation 3364 'trunc' 'trunc_ln1347' <Predicate = (!icmp_ln485)> <Delay = 0.00>
ST_42 : Operation 3365 [2/2] (0.68ns)   --->   "%r_V_1355 = load i6 %qh_state_V_addr"   --->   Operation 3365 'load' 'r_V_1355' <Predicate = (icmp_ln485)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_42 : Operation 3366 [2/2] (0.68ns)   --->   "%r_V_1358 = load i6 %qh_state_V_addr_64"   --->   Operation 3366 'load' 'r_V_1358' <Predicate = (icmp_ln485)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 43 <SV = 42> <Delay = 2.90>
ST_43 : Operation 3367 [1/1] (0.00ns)   --->   "%r_V = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %tmp_s, i1 0"   --->   Operation 3367 'bitconcatenate' 'r_V' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 3368 [1/1] (0.00ns)   --->   "%sext_ln1270_509 = sext i33 %r_V"   --->   Operation 3368 'sext' 'sext_ln1270_509' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 3369 [1/1] (0.00ns)   --->   "%trunc_ln1347_s = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %trunc_ln1347, i1 0"   --->   Operation 3369 'bitconcatenate' 'trunc_ln1347_s' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 3370 [1/1] (0.89ns)   --->   "%ret_V_526 = add i34 %sext_ln1270_509, i34 131072"   --->   Operation 3370 'add' 'ret_V_526' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3371 [1/1] (0.80ns)   --->   "%add_ln1347_258 = add i19 %trunc_ln1347_s, i19 131072"   --->   Operation 3371 'add' 'add_ln1347_258' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3372 [1/1] (0.90ns)   --->   "%icmp_ln1649 = icmp_sgt  i34 %ret_V_526, i34 262144"   --->   Operation 3372 'icmp' 'icmp_ln1649' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3373 [1/1] (0.00ns) (grouped into LUT with out node sigmoid_V_2)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %ret_V_526, i32 33"   --->   Operation 3373 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 3374 [1/1] (0.00ns) (grouped into LUT with out node sigmoid_V_2)   --->   "%select_ln487 = select i1 %icmp_ln1649, i19 262144, i19 0" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:487]   --->   Operation 3374 'select' 'select_ln487' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 3375 [1/1] (0.00ns) (grouped into LUT with out node sigmoid_V_2)   --->   "%or_ln487 = or i1 %icmp_ln1649, i1 %tmp" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:487]   --->   Operation 3375 'or' 'or_ln487' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3376 [1/1] (0.31ns) (out node of the LUT)   --->   "%sigmoid_V_2 = select i1 %or_ln487, i19 %select_ln487, i19 %add_ln1347_258"   --->   Operation 3376 'select' 'sigmoid_V_2' <Predicate = true> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 3377 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2498)   --->   "%trunc_ln818_254 = partselect i16 @_ssdm_op_PartSelect.i16.i19.i32.i32, i19 %sigmoid_V_2, i32 2, i32 17"   --->   Operation 3377 'partselect' 'trunc_ln818_254' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 3378 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2498)   --->   "%p_Result_4917 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %sigmoid_V_2, i32 2"   --->   Operation 3378 'bitselect' 'p_Result_4917' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 3379 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2498)   --->   "%p_Val2_2497 = xor i16 %trunc_ln818_254, i16 32768"   --->   Operation 3379 'xor' 'p_Val2_2497' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3380 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2498)   --->   "%p_Result_5176 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %sigmoid_V_2, i32 1"   --->   Operation 3380 'bitselect' 'p_Result_5176' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 3381 [1/1] (0.00ns)   --->   "%tmp_2689 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %sigmoid_V_2, i32 17"   --->   Operation 3381 'bitselect' 'tmp_2689' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 3382 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2498)   --->   "%and_ln374_698 = and i1 %p_Result_4917, i1 %p_Result_5176"   --->   Operation 3382 'and' 'and_ln374_698' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3383 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2498)   --->   "%zext_ln377_698 = zext i1 %and_ln374_698"   --->   Operation 3383 'zext' 'zext_ln377_698' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 3384 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2498 = add i16 %p_Val2_2497, i16 %zext_ln377_698"   --->   Operation 3384 'add' 'p_Val2_2498' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3385 [1/1] (0.00ns)   --->   "%p_Result_5178 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2498, i32 15"   --->   Operation 3385 'bitselect' 'p_Result_5178' <Predicate = true> <Delay = 0.00>

State 44 <SV = 43> <Delay = 1.29>
ST_44 : Operation 3386 [1/1] (0.00ns)   --->   "%specloopname_ln430 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:430]   --->   Operation 3386 'specloopname' 'specloopname_ln430' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 3387 [1/1] (0.00ns)   --->   "%r_V_1546 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i19.i1, i19 %sigmoid_V_2, i1 0"   --->   Operation 3387 'bitconcatenate' 'r_V_1546' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 3388 [1/1] (0.80ns)   --->   "%ret_V_527 = add i20 %r_V_1546, i20 786432"   --->   Operation 3388 'add' 'ret_V_527' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3389 [1/1] (0.00ns)   --->   "%p_Result_5175 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %ret_V_527, i32 19"   --->   Operation 3389 'bitselect' 'p_Result_5175' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 3390 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_636)   --->   "%p_Result_5177 = xor i1 %tmp_2689, i1 1"   --->   Operation 3390 'xor' 'p_Result_5177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3391 [1/1] (0.12ns)   --->   "%xor_ln896_1085 = xor i1 %p_Result_5178, i1 1"   --->   Operation 3391 'xor' 'xor_ln896_1085' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3392 [1/1] (0.00ns)   --->   "%Range2_all_ones = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %ret_V_527, i32 19"   --->   Operation 3392 'bitselect' 'Range2_all_ones' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 3393 [1/1] (0.00ns) (grouped into LUT with out node overflow_636)   --->   "%or_ln888 = or i1 %p_Result_5178, i1 %tmp_2689"   --->   Operation 3393 'or' 'or_ln888' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3394 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_636)   --->   "%tmp_2692 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %ret_V_527, i32 19"   --->   Operation 3394 'bitselect' 'tmp_2692' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 3395 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_636)   --->   "%xor_ln890 = xor i1 %tmp_2692, i1 1"   --->   Operation 3395 'xor' 'xor_ln890' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3396 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_636)   --->   "%or_ln890 = or i1 %tmp_2689, i1 %xor_ln890"   --->   Operation 3396 'or' 'or_ln890' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3397 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_636)   --->   "%or_ln890_2 = or i1 %or_ln890, i1 %p_Result_5178"   --->   Operation 3397 'or' 'or_ln890_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3398 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_636)   --->   "%deleted_ones_444 = and i1 %Range2_all_ones, i1 %or_ln890_2"   --->   Operation 3398 'and' 'deleted_ones_444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3399 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_636)   --->   "%and_ln891_128 = and i1 %Range2_all_ones, i1 %xor_ln896_1085"   --->   Operation 3399 'and' 'and_ln891_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3400 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_636)   --->   "%and_ln891 = and i1 %and_ln891_128, i1 %p_Result_5177"   --->   Operation 3400 'and' 'and_ln891' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3401 [1/1] (0.00ns) (grouped into LUT with out node overflow_636)   --->   "%xor_ln895_767 = xor i1 %Range2_all_ones, i1 %or_ln888"   --->   Operation 3401 'xor' 'xor_ln895_767' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3402 [1/1] (0.00ns) (grouped into LUT with out node overflow_636)   --->   "%xor_ln895_765 = xor i1 %xor_ln895_767, i1 1"   --->   Operation 3402 'xor' 'xor_ln895_765' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3403 [1/1] (0.00ns) (grouped into LUT with out node overflow_636)   --->   "%or_ln895_636 = or i1 %p_Result_5178, i1 %xor_ln895_765"   --->   Operation 3403 'or' 'or_ln895_636' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3404 [1/1] (0.00ns) (grouped into LUT with out node overflow_636)   --->   "%xor_ln895_766 = xor i1 %p_Result_5175, i1 1"   --->   Operation 3404 'xor' 'xor_ln895_766' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3405 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_636 = and i1 %or_ln895_636, i1 %xor_ln895_766"   --->   Operation 3405 'and' 'overflow_636' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3406 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_636)   --->   "%xor_ln896_1086 = xor i1 %deleted_ones_444, i1 1"   --->   Operation 3406 'xor' 'xor_ln896_1086' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3407 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln896_636 = or i1 %xor_ln896_1085, i1 %xor_ln896_1086"   --->   Operation 3407 'or' 'or_ln896_636' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3408 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_636)   --->   "%xor_ln896_1087 = xor i1 %and_ln891, i1 %or_ln896_636"   --->   Operation 3408 'xor' 'xor_ln896_1087' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3409 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_636)   --->   "%underflow_636 = and i1 %xor_ln896_1087, i1 %p_Result_5175"   --->   Operation 3409 'and' 'underflow_636' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3410 [1/1] (0.00ns) (grouped into LUT with out node tmpres_h_V)   --->   "%select_ln346_765 = select i1 %overflow_636, i16 32767, i16 32768"   --->   Operation 3410 'select' 'select_ln346_765' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 3411 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_636 = or i1 %overflow_636, i1 %underflow_636"   --->   Operation 3411 'or' 'or_ln346_636' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3412 [1/1] (0.24ns) (out node of the LUT)   --->   "%tmpres_h_V = select i1 %or_ln346_636, i16 %select_ln346_765, i16 %p_Val2_2498"   --->   Operation 3412 'select' 'tmpres_h_V' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 3413 [1/1] (0.34ns)   --->   "%switch_ln491 = switch i6 %trunc_ln1273, void %arrayidx9.i.i710.case.63, i6 0, void %arrayidx9.i.i710.case.0, i6 1, void %arrayidx9.i.i710.case.1, i6 2, void %arrayidx9.i.i710.case.2, i6 3, void %arrayidx9.i.i710.case.3, i6 4, void %arrayidx9.i.i710.case.4, i6 5, void %arrayidx9.i.i710.case.5, i6 6, void %arrayidx9.i.i710.case.6, i6 7, void %arrayidx9.i.i710.case.7, i6 8, void %arrayidx9.i.i710.case.8, i6 9, void %arrayidx9.i.i710.case.9, i6 10, void %arrayidx9.i.i710.case.10, i6 11, void %arrayidx9.i.i710.case.11, i6 12, void %arrayidx9.i.i710.case.12, i6 13, void %arrayidx9.i.i710.case.13, i6 14, void %arrayidx9.i.i710.case.14, i6 15, void %arrayidx9.i.i710.case.15, i6 16, void %arrayidx9.i.i710.case.16, i6 17, void %arrayidx9.i.i710.case.17, i6 18, void %arrayidx9.i.i710.case.18, i6 19, void %arrayidx9.i.i710.case.19, i6 20, void %arrayidx9.i.i710.case.20, i6 21, void %arrayidx9.i.i710.case.21, i6 22, void %arrayidx9.i.i710.case.22, i6 23, void %arrayidx9.i.i710.case.23, i6 24, void %arrayidx9.i.i710.case.24, i6 25, void %arrayidx9.i.i710.case.25, i6 26, void %arrayidx9.i.i710.case.26, i6 27, void %arrayidx9.i.i710.case.27, i6 28, void %arrayidx9.i.i710.case.28, i6 29, void %arrayidx9.i.i710.case.29, i6 30, void %arrayidx9.i.i710.case.30, i6 31, void %arrayidx9.i.i710.case.31, i6 32, void %arrayidx9.i.i710.case.32, i6 33, void %arrayidx9.i.i710.case.33, i6 34, void %arrayidx9.i.i710.case.34, i6 35, void %arrayidx9.i.i710.case.35, i6 36, void %arrayidx9.i.i710.case.36, i6 37, void %arrayidx9.i.i710.case.37, i6 38, void %arrayidx9.i.i710.case.38, i6 39, void %arrayidx9.i.i710.case.39, i6 40, void %arrayidx9.i.i710.case.40, i6 41, void %arrayidx9.i.i710.case.41, i6 42, void %arrayidx9.i.i710.case.42, i6 43, void %arrayidx9.i.i710.case.43, i6 44, void %arrayidx9.i.i710.case.44, i6 45, void %arrayidx9.i.i710.case.45, i6 46, void %arrayidx9.i.i710.case.46, i6 47, void %arrayidx9.i.i710.case.47, i6 48, void %arrayidx9.i.i710.case.48, i6 49, void %arrayidx9.i.i710.case.49, i6 50, void %arrayidx9.i.i710.case.50, i6 51, void %arrayidx9.i.i710.case.51, i6 52, void %arrayidx9.i.i710.case.52, i6 53, void %arrayidx9.i.i710.case.53, i6 54, void %arrayidx9.i.i710.case.54, i6 55, void %arrayidx9.i.i710.case.55, i6 56, void %arrayidx9.i.i710.case.56, i6 57, void %arrayidx9.i.i710.case.57, i6 58, void %arrayidx9.i.i710.case.58, i6 59, void %arrayidx9.i.i710.case.59, i6 60, void %arrayidx9.i.i710.case.60, i6 61, void %arrayidx9.i.i710.case.61, i6 62, void %for.body.i.i.split_ifconv.arrayidx9.i.i710.exit_crit_edge" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3413 'switch' 'switch_ln491' <Predicate = true> <Delay = 0.34>
ST_44 : Operation 3414 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1158" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3414 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 62)> <Delay = 0.00>
ST_44 : Operation 3415 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3415 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 62)> <Delay = 0.00>
ST_44 : Operation 3416 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1156" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3416 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 61)> <Delay = 0.00>
ST_44 : Operation 3417 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3417 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 61)> <Delay = 0.00>
ST_44 : Operation 3418 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1155" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3418 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 60)> <Delay = 0.00>
ST_44 : Operation 3419 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3419 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 60)> <Delay = 0.00>
ST_44 : Operation 3420 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1152" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3420 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 59)> <Delay = 0.00>
ST_44 : Operation 3421 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3421 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 59)> <Delay = 0.00>
ST_44 : Operation 3422 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1151" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3422 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 58)> <Delay = 0.00>
ST_44 : Operation 3423 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3423 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 58)> <Delay = 0.00>
ST_44 : Operation 3424 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1148" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3424 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 57)> <Delay = 0.00>
ST_44 : Operation 3425 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3425 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 57)> <Delay = 0.00>
ST_44 : Operation 3426 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1147" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3426 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 56)> <Delay = 0.00>
ST_44 : Operation 3427 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3427 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 56)> <Delay = 0.00>
ST_44 : Operation 3428 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1144" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3428 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 55)> <Delay = 0.00>
ST_44 : Operation 3429 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3429 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 55)> <Delay = 0.00>
ST_44 : Operation 3430 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1143" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3430 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 54)> <Delay = 0.00>
ST_44 : Operation 3431 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3431 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 54)> <Delay = 0.00>
ST_44 : Operation 3432 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1140" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3432 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 53)> <Delay = 0.00>
ST_44 : Operation 3433 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3433 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 53)> <Delay = 0.00>
ST_44 : Operation 3434 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1139" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3434 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 52)> <Delay = 0.00>
ST_44 : Operation 3435 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3435 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 52)> <Delay = 0.00>
ST_44 : Operation 3436 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1136" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3436 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 51)> <Delay = 0.00>
ST_44 : Operation 3437 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3437 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 51)> <Delay = 0.00>
ST_44 : Operation 3438 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1135" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3438 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 50)> <Delay = 0.00>
ST_44 : Operation 3439 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3439 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 50)> <Delay = 0.00>
ST_44 : Operation 3440 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1132" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3440 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 49)> <Delay = 0.00>
ST_44 : Operation 3441 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3441 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 49)> <Delay = 0.00>
ST_44 : Operation 3442 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1131" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3442 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 48)> <Delay = 0.00>
ST_44 : Operation 3443 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3443 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 48)> <Delay = 0.00>
ST_44 : Operation 3444 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1128" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3444 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 47)> <Delay = 0.00>
ST_44 : Operation 3445 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3445 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 47)> <Delay = 0.00>
ST_44 : Operation 3446 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1127" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3446 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 46)> <Delay = 0.00>
ST_44 : Operation 3447 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3447 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 46)> <Delay = 0.00>
ST_44 : Operation 3448 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1124" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3448 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 45)> <Delay = 0.00>
ST_44 : Operation 3449 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3449 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 45)> <Delay = 0.00>
ST_44 : Operation 3450 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1123" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3450 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 44)> <Delay = 0.00>
ST_44 : Operation 3451 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3451 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 44)> <Delay = 0.00>
ST_44 : Operation 3452 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1120" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3452 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 43)> <Delay = 0.00>
ST_44 : Operation 3453 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3453 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 43)> <Delay = 0.00>
ST_44 : Operation 3454 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1119" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3454 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 42)> <Delay = 0.00>
ST_44 : Operation 3455 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3455 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 42)> <Delay = 0.00>
ST_44 : Operation 3456 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1116" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3456 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 41)> <Delay = 0.00>
ST_44 : Operation 3457 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3457 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 41)> <Delay = 0.00>
ST_44 : Operation 3458 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3458 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 40)> <Delay = 0.00>
ST_44 : Operation 3459 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3459 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 40)> <Delay = 0.00>
ST_44 : Operation 3460 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1112" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3460 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 39)> <Delay = 0.00>
ST_44 : Operation 3461 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3461 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 39)> <Delay = 0.00>
ST_44 : Operation 3462 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1111" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3462 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 38)> <Delay = 0.00>
ST_44 : Operation 3463 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3463 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 38)> <Delay = 0.00>
ST_44 : Operation 3464 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1108" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3464 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 37)> <Delay = 0.00>
ST_44 : Operation 3465 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3465 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 37)> <Delay = 0.00>
ST_44 : Operation 3466 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1107" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3466 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 36)> <Delay = 0.00>
ST_44 : Operation 3467 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3467 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 36)> <Delay = 0.00>
ST_44 : Operation 3468 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1104" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3468 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 35)> <Delay = 0.00>
ST_44 : Operation 3469 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3469 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 35)> <Delay = 0.00>
ST_44 : Operation 3470 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1103" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3470 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 34)> <Delay = 0.00>
ST_44 : Operation 3471 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3471 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 34)> <Delay = 0.00>
ST_44 : Operation 3472 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1100" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3472 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 33)> <Delay = 0.00>
ST_44 : Operation 3473 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3473 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 33)> <Delay = 0.00>
ST_44 : Operation 3474 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1099" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3474 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 32)> <Delay = 0.00>
ST_44 : Operation 3475 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3475 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 32)> <Delay = 0.00>
ST_44 : Operation 3476 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1096" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3476 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 31)> <Delay = 0.00>
ST_44 : Operation 3477 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3477 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 31)> <Delay = 0.00>
ST_44 : Operation 3478 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1095" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3478 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 30)> <Delay = 0.00>
ST_44 : Operation 3479 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3479 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 30)> <Delay = 0.00>
ST_44 : Operation 3480 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1092" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3480 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 29)> <Delay = 0.00>
ST_44 : Operation 3481 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3481 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 29)> <Delay = 0.00>
ST_44 : Operation 3482 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1091" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3482 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 28)> <Delay = 0.00>
ST_44 : Operation 3483 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3483 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 28)> <Delay = 0.00>
ST_44 : Operation 3484 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1088" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3484 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 27)> <Delay = 0.00>
ST_44 : Operation 3485 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3485 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 27)> <Delay = 0.00>
ST_44 : Operation 3486 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1087" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3486 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 26)> <Delay = 0.00>
ST_44 : Operation 3487 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3487 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 26)> <Delay = 0.00>
ST_44 : Operation 3488 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1084" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3488 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 25)> <Delay = 0.00>
ST_44 : Operation 3489 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3489 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 25)> <Delay = 0.00>
ST_44 : Operation 3490 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1083" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3490 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 24)> <Delay = 0.00>
ST_44 : Operation 3491 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3491 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 24)> <Delay = 0.00>
ST_44 : Operation 3492 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1080" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3492 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 23)> <Delay = 0.00>
ST_44 : Operation 3493 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3493 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 23)> <Delay = 0.00>
ST_44 : Operation 3494 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1079" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3494 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 22)> <Delay = 0.00>
ST_44 : Operation 3495 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3495 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 22)> <Delay = 0.00>
ST_44 : Operation 3496 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1076" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3496 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 21)> <Delay = 0.00>
ST_44 : Operation 3497 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3497 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 21)> <Delay = 0.00>
ST_44 : Operation 3498 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1075" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3498 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 20)> <Delay = 0.00>
ST_44 : Operation 3499 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3499 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 20)> <Delay = 0.00>
ST_44 : Operation 3500 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1072" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3500 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 19)> <Delay = 0.00>
ST_44 : Operation 3501 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3501 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 19)> <Delay = 0.00>
ST_44 : Operation 3502 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1071" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3502 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 18)> <Delay = 0.00>
ST_44 : Operation 3503 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3503 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 18)> <Delay = 0.00>
ST_44 : Operation 3504 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1068" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3504 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 17)> <Delay = 0.00>
ST_44 : Operation 3505 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3505 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 17)> <Delay = 0.00>
ST_44 : Operation 3506 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1067" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3506 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 16)> <Delay = 0.00>
ST_44 : Operation 3507 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3507 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 16)> <Delay = 0.00>
ST_44 : Operation 3508 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1064" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3508 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 15)> <Delay = 0.00>
ST_44 : Operation 3509 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3509 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 15)> <Delay = 0.00>
ST_44 : Operation 3510 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1063" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3510 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 14)> <Delay = 0.00>
ST_44 : Operation 3511 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3511 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 14)> <Delay = 0.00>
ST_44 : Operation 3512 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1060" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3512 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 13)> <Delay = 0.00>
ST_44 : Operation 3513 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3513 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 13)> <Delay = 0.00>
ST_44 : Operation 3514 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1059" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3514 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 12)> <Delay = 0.00>
ST_44 : Operation 3515 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3515 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 12)> <Delay = 0.00>
ST_44 : Operation 3516 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1056" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3516 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 11)> <Delay = 0.00>
ST_44 : Operation 3517 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3517 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 11)> <Delay = 0.00>
ST_44 : Operation 3518 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1055" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3518 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 10)> <Delay = 0.00>
ST_44 : Operation 3519 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3519 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 10)> <Delay = 0.00>
ST_44 : Operation 3520 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1052" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3520 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 9)> <Delay = 0.00>
ST_44 : Operation 3521 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3521 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 9)> <Delay = 0.00>
ST_44 : Operation 3522 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1051" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3522 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 8)> <Delay = 0.00>
ST_44 : Operation 3523 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3523 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 8)> <Delay = 0.00>
ST_44 : Operation 3524 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1048" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3524 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 7)> <Delay = 0.00>
ST_44 : Operation 3525 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3525 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 7)> <Delay = 0.00>
ST_44 : Operation 3526 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1047" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3526 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 6)> <Delay = 0.00>
ST_44 : Operation 3527 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3527 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 6)> <Delay = 0.00>
ST_44 : Operation 3528 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1044" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3528 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 5)> <Delay = 0.00>
ST_44 : Operation 3529 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3529 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 5)> <Delay = 0.00>
ST_44 : Operation 3530 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1043" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3530 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 4)> <Delay = 0.00>
ST_44 : Operation 3531 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3531 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 4)> <Delay = 0.00>
ST_44 : Operation 3532 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1040" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3532 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 3)> <Delay = 0.00>
ST_44 : Operation 3533 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3533 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 3)> <Delay = 0.00>
ST_44 : Operation 3534 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1039" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3534 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 2)> <Delay = 0.00>
ST_44 : Operation 3535 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3535 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 2)> <Delay = 0.00>
ST_44 : Operation 3536 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1036" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3536 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 1)> <Delay = 0.00>
ST_44 : Operation 3537 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3537 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 1)> <Delay = 0.00>
ST_44 : Operation 3538 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1035" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3538 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 0)> <Delay = 0.00>
ST_44 : Operation 3539 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3539 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 0)> <Delay = 0.00>
ST_44 : Operation 3540 [1/1] (0.00ns)   --->   "%store_ln491 = store i16 %tmpres_h_V, i16 %r_V_1159" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3540 'store' 'store_ln491' <Predicate = (trunc_ln1273 == 63)> <Delay = 0.00>
ST_44 : Operation 3541 [1/1] (0.00ns)   --->   "%br_ln491 = br void %arrayidx9.i.i710.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491]   --->   Operation 3541 'br' 'br_ln491' <Predicate = (trunc_ln1273 == 63)> <Delay = 0.00>

State 45 <SV = 44> <Delay = 0.38>
ST_45 : Operation 3542 [1/1] (0.38ns)   --->   "%store_ln485 = store i7 %add_ln485, i7 %ii" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:485]   --->   Operation 3542 'store' 'store_ln485' <Predicate = true> <Delay = 0.38>
ST_45 : Operation 3543 [1/1] (0.00ns)   --->   "%br_ln485 = br void %for.body.i.i" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:485]   --->   Operation 3543 'br' 'br_ln485' <Predicate = true> <Delay = 0.00>

State 46 <SV = 42> <Delay = 0.68>
ST_46 : Operation 3544 [1/2] (0.68ns)   --->   "%r_V_1355 = load i6 %qh_state_V_addr"   --->   Operation 3544 'load' 'r_V_1355' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_46 : Operation 3545 [1/2] (0.68ns)   --->   "%r_V_1358 = load i6 %qh_state_V_addr_64"   --->   Operation 3545 'load' 'r_V_1358' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_46 : Operation 3546 [2/2] (0.68ns)   --->   "%r_V_1361 = load i6 %qh_state_V_addr_65"   --->   Operation 3546 'load' 'r_V_1361' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_46 : Operation 3547 [2/2] (0.68ns)   --->   "%r_V_1364 = load i6 %qh_state_V_addr_66"   --->   Operation 3547 'load' 'r_V_1364' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 47 <SV = 43> <Delay = 0.68>
ST_47 : Operation 3548 [1/2] (0.68ns)   --->   "%r_V_1361 = load i6 %qh_state_V_addr_65"   --->   Operation 3548 'load' 'r_V_1361' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_47 : Operation 3549 [1/2] (0.68ns)   --->   "%r_V_1364 = load i6 %qh_state_V_addr_66"   --->   Operation 3549 'load' 'r_V_1364' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_47 : Operation 3550 [2/2] (0.68ns)   --->   "%r_V_1367 = load i6 %qh_state_V_addr_67"   --->   Operation 3550 'load' 'r_V_1367' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_47 : Operation 3551 [2/2] (0.68ns)   --->   "%r_V_1370 = load i6 %qh_state_V_addr_68"   --->   Operation 3551 'load' 'r_V_1370' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 48 <SV = 44> <Delay = 0.68>
ST_48 : Operation 3552 [1/2] (0.68ns)   --->   "%r_V_1367 = load i6 %qh_state_V_addr_67"   --->   Operation 3552 'load' 'r_V_1367' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_48 : Operation 3553 [1/2] (0.68ns)   --->   "%r_V_1370 = load i6 %qh_state_V_addr_68"   --->   Operation 3553 'load' 'r_V_1370' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_48 : Operation 3554 [2/2] (0.68ns)   --->   "%r_V_1373 = load i6 %qh_state_V_addr_69"   --->   Operation 3554 'load' 'r_V_1373' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_48 : Operation 3555 [2/2] (0.68ns)   --->   "%r_V_1376 = load i6 %qh_state_V_addr_70"   --->   Operation 3555 'load' 'r_V_1376' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 49 <SV = 45> <Delay = 0.68>
ST_49 : Operation 3556 [1/2] (0.68ns)   --->   "%r_V_1373 = load i6 %qh_state_V_addr_69"   --->   Operation 3556 'load' 'r_V_1373' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_49 : Operation 3557 [1/2] (0.68ns)   --->   "%r_V_1376 = load i6 %qh_state_V_addr_70"   --->   Operation 3557 'load' 'r_V_1376' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_49 : Operation 3558 [2/2] (0.68ns)   --->   "%r_V_1379 = load i6 %qh_state_V_addr_71"   --->   Operation 3558 'load' 'r_V_1379' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_49 : Operation 3559 [2/2] (0.68ns)   --->   "%r_V_1382 = load i6 %qh_state_V_addr_72"   --->   Operation 3559 'load' 'r_V_1382' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 50 <SV = 46> <Delay = 0.68>
ST_50 : Operation 3560 [1/2] (0.68ns)   --->   "%r_V_1379 = load i6 %qh_state_V_addr_71"   --->   Operation 3560 'load' 'r_V_1379' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_50 : Operation 3561 [1/2] (0.68ns)   --->   "%r_V_1382 = load i6 %qh_state_V_addr_72"   --->   Operation 3561 'load' 'r_V_1382' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_50 : Operation 3562 [2/2] (0.68ns)   --->   "%r_V_1385 = load i6 %qh_state_V_addr_73"   --->   Operation 3562 'load' 'r_V_1385' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_50 : Operation 3563 [2/2] (0.68ns)   --->   "%r_V_1388 = load i6 %qh_state_V_addr_74"   --->   Operation 3563 'load' 'r_V_1388' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 51 <SV = 47> <Delay = 0.68>
ST_51 : Operation 3564 [1/2] (0.68ns)   --->   "%r_V_1385 = load i6 %qh_state_V_addr_73"   --->   Operation 3564 'load' 'r_V_1385' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_51 : Operation 3565 [1/2] (0.68ns)   --->   "%r_V_1388 = load i6 %qh_state_V_addr_74"   --->   Operation 3565 'load' 'r_V_1388' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_51 : Operation 3566 [2/2] (0.68ns)   --->   "%r_V_1391 = load i6 %qh_state_V_addr_75"   --->   Operation 3566 'load' 'r_V_1391' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_51 : Operation 3567 [2/2] (0.68ns)   --->   "%r_V_1394 = load i6 %qh_state_V_addr_76"   --->   Operation 3567 'load' 'r_V_1394' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 52 <SV = 48> <Delay = 0.68>
ST_52 : Operation 3568 [1/2] (0.68ns)   --->   "%r_V_1391 = load i6 %qh_state_V_addr_75"   --->   Operation 3568 'load' 'r_V_1391' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_52 : Operation 3569 [1/2] (0.68ns)   --->   "%r_V_1394 = load i6 %qh_state_V_addr_76"   --->   Operation 3569 'load' 'r_V_1394' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_52 : Operation 3570 [2/2] (0.68ns)   --->   "%r_V_1397 = load i6 %qh_state_V_addr_77"   --->   Operation 3570 'load' 'r_V_1397' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_52 : Operation 3571 [2/2] (0.68ns)   --->   "%r_V_1400 = load i6 %qh_state_V_addr_78"   --->   Operation 3571 'load' 'r_V_1400' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 53 <SV = 49> <Delay = 0.68>
ST_53 : Operation 3572 [1/2] (0.68ns)   --->   "%r_V_1397 = load i6 %qh_state_V_addr_77"   --->   Operation 3572 'load' 'r_V_1397' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_53 : Operation 3573 [1/2] (0.68ns)   --->   "%r_V_1400 = load i6 %qh_state_V_addr_78"   --->   Operation 3573 'load' 'r_V_1400' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_53 : Operation 3574 [2/2] (0.68ns)   --->   "%r_V_1403 = load i6 %qh_state_V_addr_79"   --->   Operation 3574 'load' 'r_V_1403' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_53 : Operation 3575 [2/2] (0.68ns)   --->   "%r_V_1406 = load i6 %qh_state_V_addr_80"   --->   Operation 3575 'load' 'r_V_1406' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 54 <SV = 50> <Delay = 0.68>
ST_54 : Operation 3576 [1/2] (0.68ns)   --->   "%r_V_1403 = load i6 %qh_state_V_addr_79"   --->   Operation 3576 'load' 'r_V_1403' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_54 : Operation 3577 [1/2] (0.68ns)   --->   "%r_V_1406 = load i6 %qh_state_V_addr_80"   --->   Operation 3577 'load' 'r_V_1406' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_54 : Operation 3578 [2/2] (0.68ns)   --->   "%r_V_1409 = load i6 %qh_state_V_addr_81"   --->   Operation 3578 'load' 'r_V_1409' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_54 : Operation 3579 [2/2] (0.68ns)   --->   "%r_V_1412 = load i6 %qh_state_V_addr_82"   --->   Operation 3579 'load' 'r_V_1412' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 55 <SV = 51> <Delay = 0.68>
ST_55 : Operation 3580 [1/2] (0.68ns)   --->   "%r_V_1409 = load i6 %qh_state_V_addr_81"   --->   Operation 3580 'load' 'r_V_1409' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_55 : Operation 3581 [1/2] (0.68ns)   --->   "%r_V_1412 = load i6 %qh_state_V_addr_82"   --->   Operation 3581 'load' 'r_V_1412' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_55 : Operation 3582 [2/2] (0.68ns)   --->   "%r_V_1415 = load i6 %qh_state_V_addr_83"   --->   Operation 3582 'load' 'r_V_1415' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_55 : Operation 3583 [2/2] (0.68ns)   --->   "%r_V_1418 = load i6 %qh_state_V_addr_84"   --->   Operation 3583 'load' 'r_V_1418' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 56 <SV = 52> <Delay = 0.68>
ST_56 : Operation 3584 [1/2] (0.68ns)   --->   "%r_V_1415 = load i6 %qh_state_V_addr_83"   --->   Operation 3584 'load' 'r_V_1415' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_56 : Operation 3585 [1/2] (0.68ns)   --->   "%r_V_1418 = load i6 %qh_state_V_addr_84"   --->   Operation 3585 'load' 'r_V_1418' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_56 : Operation 3586 [2/2] (0.68ns)   --->   "%r_V_1421 = load i6 %qh_state_V_addr_85"   --->   Operation 3586 'load' 'r_V_1421' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_56 : Operation 3587 [2/2] (0.68ns)   --->   "%r_V_1424 = load i6 %qh_state_V_addr_86"   --->   Operation 3587 'load' 'r_V_1424' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 57 <SV = 53> <Delay = 0.68>
ST_57 : Operation 3588 [1/2] (0.68ns)   --->   "%r_V_1421 = load i6 %qh_state_V_addr_85"   --->   Operation 3588 'load' 'r_V_1421' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_57 : Operation 3589 [1/2] (0.68ns)   --->   "%r_V_1424 = load i6 %qh_state_V_addr_86"   --->   Operation 3589 'load' 'r_V_1424' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_57 : Operation 3590 [2/2] (0.68ns)   --->   "%r_V_1427 = load i6 %qh_state_V_addr_87"   --->   Operation 3590 'load' 'r_V_1427' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_57 : Operation 3591 [2/2] (0.68ns)   --->   "%r_V_1430 = load i6 %qh_state_V_addr_88"   --->   Operation 3591 'load' 'r_V_1430' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 58 <SV = 54> <Delay = 0.68>
ST_58 : Operation 3592 [1/2] (0.68ns)   --->   "%r_V_1427 = load i6 %qh_state_V_addr_87"   --->   Operation 3592 'load' 'r_V_1427' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_58 : Operation 3593 [1/2] (0.68ns)   --->   "%r_V_1430 = load i6 %qh_state_V_addr_88"   --->   Operation 3593 'load' 'r_V_1430' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_58 : Operation 3594 [2/2] (0.68ns)   --->   "%r_V_1433 = load i6 %qh_state_V_addr_89"   --->   Operation 3594 'load' 'r_V_1433' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_58 : Operation 3595 [2/2] (0.68ns)   --->   "%r_V_1436 = load i6 %qh_state_V_addr_90"   --->   Operation 3595 'load' 'r_V_1436' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 59 <SV = 55> <Delay = 0.68>
ST_59 : Operation 3596 [1/2] (0.68ns)   --->   "%r_V_1433 = load i6 %qh_state_V_addr_89"   --->   Operation 3596 'load' 'r_V_1433' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_59 : Operation 3597 [1/2] (0.68ns)   --->   "%r_V_1436 = load i6 %qh_state_V_addr_90"   --->   Operation 3597 'load' 'r_V_1436' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_59 : Operation 3598 [2/2] (0.68ns)   --->   "%r_V_1439 = load i6 %qh_state_V_addr_91"   --->   Operation 3598 'load' 'r_V_1439' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_59 : Operation 3599 [2/2] (0.68ns)   --->   "%r_V_1442 = load i6 %qh_state_V_addr_92"   --->   Operation 3599 'load' 'r_V_1442' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 60 <SV = 56> <Delay = 0.68>
ST_60 : Operation 3600 [1/2] (0.68ns)   --->   "%r_V_1439 = load i6 %qh_state_V_addr_91"   --->   Operation 3600 'load' 'r_V_1439' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_60 : Operation 3601 [1/2] (0.68ns)   --->   "%r_V_1442 = load i6 %qh_state_V_addr_92"   --->   Operation 3601 'load' 'r_V_1442' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_60 : Operation 3602 [2/2] (0.68ns)   --->   "%r_V_1445 = load i6 %qh_state_V_addr_93"   --->   Operation 3602 'load' 'r_V_1445' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_60 : Operation 3603 [2/2] (0.68ns)   --->   "%r_V_1448 = load i6 %qh_state_V_addr_94"   --->   Operation 3603 'load' 'r_V_1448' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 61 <SV = 57> <Delay = 0.68>
ST_61 : Operation 3604 [1/2] (0.68ns)   --->   "%r_V_1445 = load i6 %qh_state_V_addr_93"   --->   Operation 3604 'load' 'r_V_1445' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_61 : Operation 3605 [1/2] (0.68ns)   --->   "%r_V_1448 = load i6 %qh_state_V_addr_94"   --->   Operation 3605 'load' 'r_V_1448' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_61 : Operation 3606 [2/2] (0.68ns)   --->   "%r_V_1451 = load i6 %qh_state_V_addr_95"   --->   Operation 3606 'load' 'r_V_1451' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_61 : Operation 3607 [2/2] (0.68ns)   --->   "%r_V_1454 = load i6 %qh_state_V_addr_96"   --->   Operation 3607 'load' 'r_V_1454' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 62 <SV = 58> <Delay = 0.68>
ST_62 : Operation 3608 [1/2] (0.68ns)   --->   "%r_V_1451 = load i6 %qh_state_V_addr_95"   --->   Operation 3608 'load' 'r_V_1451' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_62 : Operation 3609 [1/2] (0.68ns)   --->   "%r_V_1454 = load i6 %qh_state_V_addr_96"   --->   Operation 3609 'load' 'r_V_1454' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_62 : Operation 3610 [2/2] (0.68ns)   --->   "%r_V_1457 = load i6 %qh_state_V_addr_97"   --->   Operation 3610 'load' 'r_V_1457' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_62 : Operation 3611 [2/2] (0.68ns)   --->   "%r_V_1460 = load i6 %qh_state_V_addr_98"   --->   Operation 3611 'load' 'r_V_1460' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 63 <SV = 59> <Delay = 0.68>
ST_63 : Operation 3612 [1/2] (0.68ns)   --->   "%r_V_1457 = load i6 %qh_state_V_addr_97"   --->   Operation 3612 'load' 'r_V_1457' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_63 : Operation 3613 [1/2] (0.68ns)   --->   "%r_V_1460 = load i6 %qh_state_V_addr_98"   --->   Operation 3613 'load' 'r_V_1460' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_63 : Operation 3614 [2/2] (0.68ns)   --->   "%r_V_1463 = load i6 %qh_state_V_addr_99"   --->   Operation 3614 'load' 'r_V_1463' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_63 : Operation 3615 [2/2] (0.68ns)   --->   "%r_V_1466 = load i6 %qh_state_V_addr_100"   --->   Operation 3615 'load' 'r_V_1466' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 64 <SV = 60> <Delay = 0.68>
ST_64 : Operation 3616 [1/2] (0.68ns)   --->   "%r_V_1463 = load i6 %qh_state_V_addr_99"   --->   Operation 3616 'load' 'r_V_1463' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_64 : Operation 3617 [1/2] (0.68ns)   --->   "%r_V_1466 = load i6 %qh_state_V_addr_100"   --->   Operation 3617 'load' 'r_V_1466' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_64 : Operation 3618 [2/2] (0.68ns)   --->   "%r_V_1469 = load i6 %qh_state_V_addr_101"   --->   Operation 3618 'load' 'r_V_1469' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_64 : Operation 3619 [2/2] (0.68ns)   --->   "%r_V_1472 = load i6 %qh_state_V_addr_102"   --->   Operation 3619 'load' 'r_V_1472' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 65 <SV = 61> <Delay = 0.68>
ST_65 : Operation 3620 [1/2] (0.68ns)   --->   "%r_V_1469 = load i6 %qh_state_V_addr_101"   --->   Operation 3620 'load' 'r_V_1469' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_65 : Operation 3621 [1/2] (0.68ns)   --->   "%r_V_1472 = load i6 %qh_state_V_addr_102"   --->   Operation 3621 'load' 'r_V_1472' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_65 : Operation 3622 [2/2] (0.68ns)   --->   "%r_V_1475 = load i6 %qh_state_V_addr_103"   --->   Operation 3622 'load' 'r_V_1475' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_65 : Operation 3623 [2/2] (0.68ns)   --->   "%r_V_1478 = load i6 %qh_state_V_addr_104"   --->   Operation 3623 'load' 'r_V_1478' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 66 <SV = 62> <Delay = 0.68>
ST_66 : Operation 3624 [1/2] (0.68ns)   --->   "%r_V_1475 = load i6 %qh_state_V_addr_103"   --->   Operation 3624 'load' 'r_V_1475' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_66 : Operation 3625 [1/2] (0.68ns)   --->   "%r_V_1478 = load i6 %qh_state_V_addr_104"   --->   Operation 3625 'load' 'r_V_1478' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_66 : Operation 3626 [2/2] (0.68ns)   --->   "%r_V_1481 = load i6 %qh_state_V_addr_105"   --->   Operation 3626 'load' 'r_V_1481' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_66 : Operation 3627 [2/2] (0.68ns)   --->   "%r_V_1484 = load i6 %qh_state_V_addr_106"   --->   Operation 3627 'load' 'r_V_1484' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 67 <SV = 63> <Delay = 0.68>
ST_67 : Operation 3628 [1/2] (0.68ns)   --->   "%r_V_1481 = load i6 %qh_state_V_addr_105"   --->   Operation 3628 'load' 'r_V_1481' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_67 : Operation 3629 [1/2] (0.68ns)   --->   "%r_V_1484 = load i6 %qh_state_V_addr_106"   --->   Operation 3629 'load' 'r_V_1484' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_67 : Operation 3630 [2/2] (0.68ns)   --->   "%r_V_1487 = load i6 %qh_state_V_addr_107"   --->   Operation 3630 'load' 'r_V_1487' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_67 : Operation 3631 [2/2] (0.68ns)   --->   "%r_V_1490 = load i6 %qh_state_V_addr_108"   --->   Operation 3631 'load' 'r_V_1490' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 68 <SV = 64> <Delay = 0.68>
ST_68 : Operation 3632 [1/2] (0.68ns)   --->   "%r_V_1487 = load i6 %qh_state_V_addr_107"   --->   Operation 3632 'load' 'r_V_1487' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_68 : Operation 3633 [1/2] (0.68ns)   --->   "%r_V_1490 = load i6 %qh_state_V_addr_108"   --->   Operation 3633 'load' 'r_V_1490' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_68 : Operation 3634 [2/2] (0.68ns)   --->   "%r_V_1493 = load i6 %qh_state_V_addr_109"   --->   Operation 3634 'load' 'r_V_1493' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_68 : Operation 3635 [2/2] (0.68ns)   --->   "%r_V_1496 = load i6 %qh_state_V_addr_110"   --->   Operation 3635 'load' 'r_V_1496' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 69 <SV = 65> <Delay = 0.68>
ST_69 : Operation 3636 [1/2] (0.68ns)   --->   "%r_V_1493 = load i6 %qh_state_V_addr_109"   --->   Operation 3636 'load' 'r_V_1493' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_69 : Operation 3637 [1/2] (0.68ns)   --->   "%r_V_1496 = load i6 %qh_state_V_addr_110"   --->   Operation 3637 'load' 'r_V_1496' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_69 : Operation 3638 [2/2] (0.68ns)   --->   "%r_V_1499 = load i6 %qh_state_V_addr_111"   --->   Operation 3638 'load' 'r_V_1499' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_69 : Operation 3639 [2/2] (0.68ns)   --->   "%r_V_1502 = load i6 %qh_state_V_addr_112"   --->   Operation 3639 'load' 'r_V_1502' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 70 <SV = 66> <Delay = 0.68>
ST_70 : Operation 3640 [1/2] (0.68ns)   --->   "%r_V_1499 = load i6 %qh_state_V_addr_111"   --->   Operation 3640 'load' 'r_V_1499' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_70 : Operation 3641 [1/2] (0.68ns)   --->   "%r_V_1502 = load i6 %qh_state_V_addr_112"   --->   Operation 3641 'load' 'r_V_1502' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_70 : Operation 3642 [2/2] (0.68ns)   --->   "%r_V_1505 = load i6 %qh_state_V_addr_113"   --->   Operation 3642 'load' 'r_V_1505' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_70 : Operation 3643 [2/2] (0.68ns)   --->   "%r_V_1508 = load i6 %qh_state_V_addr_114"   --->   Operation 3643 'load' 'r_V_1508' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 71 <SV = 67> <Delay = 0.68>
ST_71 : Operation 3644 [1/2] (0.68ns)   --->   "%r_V_1505 = load i6 %qh_state_V_addr_113"   --->   Operation 3644 'load' 'r_V_1505' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_71 : Operation 3645 [1/2] (0.68ns)   --->   "%r_V_1508 = load i6 %qh_state_V_addr_114"   --->   Operation 3645 'load' 'r_V_1508' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_71 : Operation 3646 [2/2] (0.68ns)   --->   "%r_V_1511 = load i6 %qh_state_V_addr_115"   --->   Operation 3646 'load' 'r_V_1511' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_71 : Operation 3647 [2/2] (0.68ns)   --->   "%r_V_1514 = load i6 %qh_state_V_addr_116"   --->   Operation 3647 'load' 'r_V_1514' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 72 <SV = 68> <Delay = 0.68>
ST_72 : Operation 3648 [1/2] (0.68ns)   --->   "%r_V_1511 = load i6 %qh_state_V_addr_115"   --->   Operation 3648 'load' 'r_V_1511' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_72 : Operation 3649 [1/2] (0.68ns)   --->   "%r_V_1514 = load i6 %qh_state_V_addr_116"   --->   Operation 3649 'load' 'r_V_1514' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_72 : Operation 3650 [2/2] (0.68ns)   --->   "%r_V_1517 = load i6 %qh_state_V_addr_117"   --->   Operation 3650 'load' 'r_V_1517' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_72 : Operation 3651 [2/2] (0.68ns)   --->   "%r_V_1520 = load i6 %qh_state_V_addr_118"   --->   Operation 3651 'load' 'r_V_1520' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 73 <SV = 69> <Delay = 0.68>
ST_73 : Operation 3652 [1/2] (0.68ns)   --->   "%r_V_1517 = load i6 %qh_state_V_addr_117"   --->   Operation 3652 'load' 'r_V_1517' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_73 : Operation 3653 [1/2] (0.68ns)   --->   "%r_V_1520 = load i6 %qh_state_V_addr_118"   --->   Operation 3653 'load' 'r_V_1520' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_73 : Operation 3654 [2/2] (0.68ns)   --->   "%r_V_1523 = load i6 %qh_state_V_addr_119"   --->   Operation 3654 'load' 'r_V_1523' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_73 : Operation 3655 [2/2] (0.68ns)   --->   "%r_V_1526 = load i6 %qh_state_V_addr_120"   --->   Operation 3655 'load' 'r_V_1526' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 74 <SV = 70> <Delay = 0.68>
ST_74 : Operation 3656 [1/2] (0.68ns)   --->   "%r_V_1523 = load i6 %qh_state_V_addr_119"   --->   Operation 3656 'load' 'r_V_1523' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_74 : Operation 3657 [1/2] (0.68ns)   --->   "%r_V_1526 = load i6 %qh_state_V_addr_120"   --->   Operation 3657 'load' 'r_V_1526' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_74 : Operation 3658 [2/2] (0.68ns)   --->   "%r_V_1529 = load i6 %qh_state_V_addr_121"   --->   Operation 3658 'load' 'r_V_1529' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_74 : Operation 3659 [2/2] (0.68ns)   --->   "%r_V_1532 = load i6 %qh_state_V_addr_122"   --->   Operation 3659 'load' 'r_V_1532' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 75 <SV = 71> <Delay = 0.68>
ST_75 : Operation 3660 [1/2] (0.68ns)   --->   "%r_V_1529 = load i6 %qh_state_V_addr_121"   --->   Operation 3660 'load' 'r_V_1529' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_75 : Operation 3661 [1/2] (0.68ns)   --->   "%r_V_1532 = load i6 %qh_state_V_addr_122"   --->   Operation 3661 'load' 'r_V_1532' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_75 : Operation 3662 [2/2] (0.68ns)   --->   "%r_V_1535 = load i6 %qh_state_V_addr_123"   --->   Operation 3662 'load' 'r_V_1535' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_75 : Operation 3663 [2/2] (0.68ns)   --->   "%r_V_1538 = load i6 %qh_state_V_addr_124"   --->   Operation 3663 'load' 'r_V_1538' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 76 <SV = 72> <Delay = 1.21>
ST_76 : Operation 3664 [1/1] (0.00ns)   --->   "%sext_ln1271 = sext i16 %r_V_1355"   --->   Operation 3664 'sext' 'sext_ln1271' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3665 [1/1] (0.00ns)   --->   "%zext_ln1273_128 = zext i16 %tmpres_zr_V"   --->   Operation 3665 'zext' 'zext_ln1273_128' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3666 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1547 = mul i32 %sext_ln1271, i32 %zext_ln1273_128"   --->   Operation 3666 'mul' 'r_V_1547' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3667 [1/1] (0.00ns)   --->   "%sext_ln1271_64 = sext i16 %r_V_1358"   --->   Operation 3667 'sext' 'sext_ln1271_64' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3668 [1/1] (0.00ns)   --->   "%zext_ln1273_130 = zext i16 %tmpres_zr_V_382"   --->   Operation 3668 'zext' 'zext_ln1273_130' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3669 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1548 = mul i32 %sext_ln1271_64, i32 %zext_ln1273_130"   --->   Operation 3669 'mul' 'r_V_1548' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3670 [1/1] (0.00ns)   --->   "%sext_ln1271_65 = sext i16 %r_V_1361"   --->   Operation 3670 'sext' 'sext_ln1271_65' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3671 [1/1] (0.00ns)   --->   "%zext_ln1273_132 = zext i16 %tmpres_zr_V_383"   --->   Operation 3671 'zext' 'zext_ln1273_132' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3672 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1549 = mul i32 %sext_ln1271_65, i32 %zext_ln1273_132"   --->   Operation 3672 'mul' 'r_V_1549' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3673 [1/1] (0.00ns)   --->   "%sext_ln1271_66 = sext i16 %r_V_1364"   --->   Operation 3673 'sext' 'sext_ln1271_66' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3674 [1/1] (0.00ns)   --->   "%zext_ln1273_134 = zext i16 %tmpres_zr_V_384"   --->   Operation 3674 'zext' 'zext_ln1273_134' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3675 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1550 = mul i32 %sext_ln1271_66, i32 %zext_ln1273_134"   --->   Operation 3675 'mul' 'r_V_1550' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3676 [1/1] (0.00ns)   --->   "%sext_ln1271_67 = sext i16 %r_V_1367"   --->   Operation 3676 'sext' 'sext_ln1271_67' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3677 [1/1] (0.00ns)   --->   "%zext_ln1273_136 = zext i16 %tmpres_zr_V_385"   --->   Operation 3677 'zext' 'zext_ln1273_136' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3678 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1551 = mul i32 %sext_ln1271_67, i32 %zext_ln1273_136"   --->   Operation 3678 'mul' 'r_V_1551' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3679 [1/1] (0.00ns)   --->   "%sext_ln1271_68 = sext i16 %r_V_1370"   --->   Operation 3679 'sext' 'sext_ln1271_68' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3680 [1/1] (0.00ns)   --->   "%zext_ln1273_138 = zext i16 %tmpres_zr_V_386"   --->   Operation 3680 'zext' 'zext_ln1273_138' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3681 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1552 = mul i32 %sext_ln1271_68, i32 %zext_ln1273_138"   --->   Operation 3681 'mul' 'r_V_1552' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3682 [1/1] (0.00ns)   --->   "%sext_ln1271_69 = sext i16 %r_V_1373"   --->   Operation 3682 'sext' 'sext_ln1271_69' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3683 [1/1] (0.00ns)   --->   "%zext_ln1273_140 = zext i16 %tmpres_zr_V_387"   --->   Operation 3683 'zext' 'zext_ln1273_140' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3684 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1553 = mul i32 %sext_ln1271_69, i32 %zext_ln1273_140"   --->   Operation 3684 'mul' 'r_V_1553' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3685 [1/1] (0.00ns)   --->   "%sext_ln1271_70 = sext i16 %r_V_1376"   --->   Operation 3685 'sext' 'sext_ln1271_70' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3686 [1/1] (0.00ns)   --->   "%zext_ln1273_142 = zext i16 %tmpres_zr_V_388"   --->   Operation 3686 'zext' 'zext_ln1273_142' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3687 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1554 = mul i32 %sext_ln1271_70, i32 %zext_ln1273_142"   --->   Operation 3687 'mul' 'r_V_1554' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3688 [1/1] (0.00ns)   --->   "%sext_ln1271_71 = sext i16 %r_V_1379"   --->   Operation 3688 'sext' 'sext_ln1271_71' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3689 [1/1] (0.00ns)   --->   "%zext_ln1273_144 = zext i16 %tmpres_zr_V_389"   --->   Operation 3689 'zext' 'zext_ln1273_144' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3690 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1555 = mul i32 %sext_ln1271_71, i32 %zext_ln1273_144"   --->   Operation 3690 'mul' 'r_V_1555' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3691 [1/1] (0.00ns)   --->   "%sext_ln1271_72 = sext i16 %r_V_1382"   --->   Operation 3691 'sext' 'sext_ln1271_72' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3692 [1/1] (0.00ns)   --->   "%zext_ln1273_146 = zext i16 %tmpres_zr_V_390"   --->   Operation 3692 'zext' 'zext_ln1273_146' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3693 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1556 = mul i32 %sext_ln1271_72, i32 %zext_ln1273_146"   --->   Operation 3693 'mul' 'r_V_1556' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3694 [1/1] (0.00ns)   --->   "%sext_ln1271_73 = sext i16 %r_V_1385"   --->   Operation 3694 'sext' 'sext_ln1271_73' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3695 [1/1] (0.00ns)   --->   "%zext_ln1273_148 = zext i16 %tmpres_zr_V_391"   --->   Operation 3695 'zext' 'zext_ln1273_148' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3696 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1557 = mul i32 %sext_ln1271_73, i32 %zext_ln1273_148"   --->   Operation 3696 'mul' 'r_V_1557' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3697 [1/1] (0.00ns)   --->   "%sext_ln1271_74 = sext i16 %r_V_1388"   --->   Operation 3697 'sext' 'sext_ln1271_74' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3698 [1/1] (0.00ns)   --->   "%zext_ln1273_150 = zext i16 %tmpres_zr_V_392"   --->   Operation 3698 'zext' 'zext_ln1273_150' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3699 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1558 = mul i32 %sext_ln1271_74, i32 %zext_ln1273_150"   --->   Operation 3699 'mul' 'r_V_1558' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3700 [1/1] (0.00ns)   --->   "%sext_ln1271_75 = sext i16 %r_V_1391"   --->   Operation 3700 'sext' 'sext_ln1271_75' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3701 [1/1] (0.00ns)   --->   "%zext_ln1273_152 = zext i16 %tmpres_zr_V_393"   --->   Operation 3701 'zext' 'zext_ln1273_152' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3702 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1559 = mul i32 %sext_ln1271_75, i32 %zext_ln1273_152"   --->   Operation 3702 'mul' 'r_V_1559' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3703 [1/1] (0.00ns)   --->   "%sext_ln1271_76 = sext i16 %r_V_1394"   --->   Operation 3703 'sext' 'sext_ln1271_76' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3704 [1/1] (0.00ns)   --->   "%zext_ln1273_154 = zext i16 %tmpres_zr_V_394"   --->   Operation 3704 'zext' 'zext_ln1273_154' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3705 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1560 = mul i32 %sext_ln1271_76, i32 %zext_ln1273_154"   --->   Operation 3705 'mul' 'r_V_1560' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3706 [1/1] (0.00ns)   --->   "%sext_ln1271_77 = sext i16 %r_V_1397"   --->   Operation 3706 'sext' 'sext_ln1271_77' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3707 [1/1] (0.00ns)   --->   "%zext_ln1273_156 = zext i16 %tmpres_zr_V_395"   --->   Operation 3707 'zext' 'zext_ln1273_156' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3708 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1561 = mul i32 %sext_ln1271_77, i32 %zext_ln1273_156"   --->   Operation 3708 'mul' 'r_V_1561' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3709 [1/1] (0.00ns)   --->   "%sext_ln1271_78 = sext i16 %r_V_1400"   --->   Operation 3709 'sext' 'sext_ln1271_78' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3710 [1/1] (0.00ns)   --->   "%zext_ln1273_158 = zext i16 %tmpres_zr_V_396"   --->   Operation 3710 'zext' 'zext_ln1273_158' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3711 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1562 = mul i32 %sext_ln1271_78, i32 %zext_ln1273_158"   --->   Operation 3711 'mul' 'r_V_1562' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3712 [1/1] (0.00ns)   --->   "%sext_ln1271_79 = sext i16 %r_V_1403"   --->   Operation 3712 'sext' 'sext_ln1271_79' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3713 [1/1] (0.00ns)   --->   "%zext_ln1273_160 = zext i16 %tmpres_zr_V_397"   --->   Operation 3713 'zext' 'zext_ln1273_160' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3714 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1563 = mul i32 %sext_ln1271_79, i32 %zext_ln1273_160"   --->   Operation 3714 'mul' 'r_V_1563' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3715 [1/1] (0.00ns)   --->   "%sext_ln1271_80 = sext i16 %r_V_1406"   --->   Operation 3715 'sext' 'sext_ln1271_80' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3716 [1/1] (0.00ns)   --->   "%zext_ln1273_162 = zext i16 %tmpres_zr_V_398"   --->   Operation 3716 'zext' 'zext_ln1273_162' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3717 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1564 = mul i32 %sext_ln1271_80, i32 %zext_ln1273_162"   --->   Operation 3717 'mul' 'r_V_1564' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3718 [1/1] (0.00ns)   --->   "%sext_ln1271_81 = sext i16 %r_V_1409"   --->   Operation 3718 'sext' 'sext_ln1271_81' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3719 [1/1] (0.00ns)   --->   "%zext_ln1273_164 = zext i16 %tmpres_zr_V_399"   --->   Operation 3719 'zext' 'zext_ln1273_164' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3720 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1565 = mul i32 %sext_ln1271_81, i32 %zext_ln1273_164"   --->   Operation 3720 'mul' 'r_V_1565' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3721 [1/1] (0.00ns)   --->   "%sext_ln1271_82 = sext i16 %r_V_1412"   --->   Operation 3721 'sext' 'sext_ln1271_82' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3722 [1/1] (0.00ns)   --->   "%zext_ln1273_166 = zext i16 %tmpres_zr_V_400"   --->   Operation 3722 'zext' 'zext_ln1273_166' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3723 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1566 = mul i32 %sext_ln1271_82, i32 %zext_ln1273_166"   --->   Operation 3723 'mul' 'r_V_1566' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3724 [1/1] (0.00ns)   --->   "%sext_ln1271_83 = sext i16 %r_V_1415"   --->   Operation 3724 'sext' 'sext_ln1271_83' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3725 [1/1] (0.00ns)   --->   "%zext_ln1273_168 = zext i16 %tmpres_zr_V_401"   --->   Operation 3725 'zext' 'zext_ln1273_168' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3726 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1567 = mul i32 %sext_ln1271_83, i32 %zext_ln1273_168"   --->   Operation 3726 'mul' 'r_V_1567' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3727 [1/1] (0.00ns)   --->   "%sext_ln1271_84 = sext i16 %r_V_1418"   --->   Operation 3727 'sext' 'sext_ln1271_84' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3728 [1/1] (0.00ns)   --->   "%zext_ln1273_170 = zext i16 %tmpres_zr_V_402"   --->   Operation 3728 'zext' 'zext_ln1273_170' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3729 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1568 = mul i32 %sext_ln1271_84, i32 %zext_ln1273_170"   --->   Operation 3729 'mul' 'r_V_1568' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3730 [1/1] (0.00ns)   --->   "%sext_ln1271_85 = sext i16 %r_V_1421"   --->   Operation 3730 'sext' 'sext_ln1271_85' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3731 [1/1] (0.00ns)   --->   "%zext_ln1273_172 = zext i16 %tmpres_zr_V_403"   --->   Operation 3731 'zext' 'zext_ln1273_172' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3732 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1569 = mul i32 %sext_ln1271_85, i32 %zext_ln1273_172"   --->   Operation 3732 'mul' 'r_V_1569' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3733 [1/1] (0.00ns)   --->   "%sext_ln1271_86 = sext i16 %r_V_1424"   --->   Operation 3733 'sext' 'sext_ln1271_86' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3734 [1/1] (0.00ns)   --->   "%zext_ln1273_174 = zext i16 %tmpres_zr_V_404"   --->   Operation 3734 'zext' 'zext_ln1273_174' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3735 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1570 = mul i32 %sext_ln1271_86, i32 %zext_ln1273_174"   --->   Operation 3735 'mul' 'r_V_1570' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3736 [1/1] (0.00ns)   --->   "%sext_ln1271_87 = sext i16 %r_V_1427"   --->   Operation 3736 'sext' 'sext_ln1271_87' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3737 [1/1] (0.00ns)   --->   "%zext_ln1273_176 = zext i16 %tmpres_zr_V_405"   --->   Operation 3737 'zext' 'zext_ln1273_176' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3738 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1571 = mul i32 %sext_ln1271_87, i32 %zext_ln1273_176"   --->   Operation 3738 'mul' 'r_V_1571' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3739 [1/1] (0.00ns)   --->   "%sext_ln1271_88 = sext i16 %r_V_1430"   --->   Operation 3739 'sext' 'sext_ln1271_88' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3740 [1/1] (0.00ns)   --->   "%zext_ln1273_178 = zext i16 %tmpres_zr_V_406"   --->   Operation 3740 'zext' 'zext_ln1273_178' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3741 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1572 = mul i32 %sext_ln1271_88, i32 %zext_ln1273_178"   --->   Operation 3741 'mul' 'r_V_1572' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3742 [1/1] (0.00ns)   --->   "%sext_ln1271_89 = sext i16 %r_V_1433"   --->   Operation 3742 'sext' 'sext_ln1271_89' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3743 [1/1] (0.00ns)   --->   "%zext_ln1273_180 = zext i16 %tmpres_zr_V_407"   --->   Operation 3743 'zext' 'zext_ln1273_180' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3744 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1573 = mul i32 %sext_ln1271_89, i32 %zext_ln1273_180"   --->   Operation 3744 'mul' 'r_V_1573' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3745 [1/1] (0.00ns)   --->   "%sext_ln1271_90 = sext i16 %r_V_1436"   --->   Operation 3745 'sext' 'sext_ln1271_90' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3746 [1/1] (0.00ns)   --->   "%zext_ln1273_182 = zext i16 %tmpres_zr_V_408"   --->   Operation 3746 'zext' 'zext_ln1273_182' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3747 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1574 = mul i32 %sext_ln1271_90, i32 %zext_ln1273_182"   --->   Operation 3747 'mul' 'r_V_1574' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3748 [1/1] (0.00ns)   --->   "%sext_ln1271_91 = sext i16 %r_V_1439"   --->   Operation 3748 'sext' 'sext_ln1271_91' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3749 [1/1] (0.00ns)   --->   "%zext_ln1273_184 = zext i16 %tmpres_zr_V_409"   --->   Operation 3749 'zext' 'zext_ln1273_184' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3750 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1575 = mul i32 %sext_ln1271_91, i32 %zext_ln1273_184"   --->   Operation 3750 'mul' 'r_V_1575' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3751 [1/1] (0.00ns)   --->   "%sext_ln1271_92 = sext i16 %r_V_1442"   --->   Operation 3751 'sext' 'sext_ln1271_92' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3752 [1/1] (0.00ns)   --->   "%zext_ln1273_186 = zext i16 %tmpres_zr_V_410"   --->   Operation 3752 'zext' 'zext_ln1273_186' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3753 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1576 = mul i32 %sext_ln1271_92, i32 %zext_ln1273_186"   --->   Operation 3753 'mul' 'r_V_1576' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3754 [1/1] (0.00ns)   --->   "%sext_ln1271_93 = sext i16 %r_V_1445"   --->   Operation 3754 'sext' 'sext_ln1271_93' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3755 [1/1] (0.00ns)   --->   "%zext_ln1273_188 = zext i16 %tmpres_zr_V_411"   --->   Operation 3755 'zext' 'zext_ln1273_188' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3756 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1577 = mul i32 %sext_ln1271_93, i32 %zext_ln1273_188"   --->   Operation 3756 'mul' 'r_V_1577' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3757 [1/1] (0.00ns)   --->   "%sext_ln1271_94 = sext i16 %r_V_1448"   --->   Operation 3757 'sext' 'sext_ln1271_94' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3758 [1/1] (0.00ns)   --->   "%zext_ln1273_190 = zext i16 %tmpres_zr_V_412"   --->   Operation 3758 'zext' 'zext_ln1273_190' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3759 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1578 = mul i32 %sext_ln1271_94, i32 %zext_ln1273_190"   --->   Operation 3759 'mul' 'r_V_1578' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3760 [1/1] (0.00ns)   --->   "%sext_ln1271_95 = sext i16 %r_V_1451"   --->   Operation 3760 'sext' 'sext_ln1271_95' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3761 [1/1] (0.00ns)   --->   "%zext_ln1273_192 = zext i16 %tmpres_zr_V_413"   --->   Operation 3761 'zext' 'zext_ln1273_192' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3762 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1579 = mul i32 %sext_ln1271_95, i32 %zext_ln1273_192"   --->   Operation 3762 'mul' 'r_V_1579' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3763 [1/1] (0.00ns)   --->   "%sext_ln1271_96 = sext i16 %r_V_1454"   --->   Operation 3763 'sext' 'sext_ln1271_96' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3764 [1/1] (0.00ns)   --->   "%zext_ln1273_194 = zext i16 %tmpres_zr_V_414"   --->   Operation 3764 'zext' 'zext_ln1273_194' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3765 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1580 = mul i32 %sext_ln1271_96, i32 %zext_ln1273_194"   --->   Operation 3765 'mul' 'r_V_1580' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3766 [1/1] (0.00ns)   --->   "%sext_ln1271_97 = sext i16 %r_V_1457"   --->   Operation 3766 'sext' 'sext_ln1271_97' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3767 [1/1] (0.00ns)   --->   "%zext_ln1273_196 = zext i16 %tmpres_zr_V_415"   --->   Operation 3767 'zext' 'zext_ln1273_196' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3768 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1581 = mul i32 %sext_ln1271_97, i32 %zext_ln1273_196"   --->   Operation 3768 'mul' 'r_V_1581' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3769 [1/1] (0.00ns)   --->   "%sext_ln1271_98 = sext i16 %r_V_1460"   --->   Operation 3769 'sext' 'sext_ln1271_98' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3770 [1/1] (0.00ns)   --->   "%zext_ln1273_198 = zext i16 %tmpres_zr_V_416"   --->   Operation 3770 'zext' 'zext_ln1273_198' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3771 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1582 = mul i32 %sext_ln1271_98, i32 %zext_ln1273_198"   --->   Operation 3771 'mul' 'r_V_1582' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3772 [1/1] (0.00ns)   --->   "%sext_ln1271_99 = sext i16 %r_V_1463"   --->   Operation 3772 'sext' 'sext_ln1271_99' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3773 [1/1] (0.00ns)   --->   "%zext_ln1273_200 = zext i16 %tmpres_zr_V_417"   --->   Operation 3773 'zext' 'zext_ln1273_200' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3774 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1583 = mul i32 %sext_ln1271_99, i32 %zext_ln1273_200"   --->   Operation 3774 'mul' 'r_V_1583' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3775 [1/1] (0.00ns)   --->   "%sext_ln1271_100 = sext i16 %r_V_1466"   --->   Operation 3775 'sext' 'sext_ln1271_100' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3776 [1/1] (0.00ns)   --->   "%zext_ln1273_202 = zext i16 %tmpres_zr_V_418"   --->   Operation 3776 'zext' 'zext_ln1273_202' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3777 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1584 = mul i32 %sext_ln1271_100, i32 %zext_ln1273_202"   --->   Operation 3777 'mul' 'r_V_1584' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3778 [1/1] (0.00ns)   --->   "%sext_ln1271_101 = sext i16 %r_V_1469"   --->   Operation 3778 'sext' 'sext_ln1271_101' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3779 [1/1] (0.00ns)   --->   "%zext_ln1273_204 = zext i16 %tmpres_zr_V_419"   --->   Operation 3779 'zext' 'zext_ln1273_204' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3780 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1585 = mul i32 %sext_ln1271_101, i32 %zext_ln1273_204"   --->   Operation 3780 'mul' 'r_V_1585' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3781 [1/1] (0.00ns)   --->   "%sext_ln1271_102 = sext i16 %r_V_1472"   --->   Operation 3781 'sext' 'sext_ln1271_102' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3782 [1/1] (0.00ns)   --->   "%zext_ln1273_206 = zext i16 %tmpres_zr_V_420"   --->   Operation 3782 'zext' 'zext_ln1273_206' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3783 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1586 = mul i32 %sext_ln1271_102, i32 %zext_ln1273_206"   --->   Operation 3783 'mul' 'r_V_1586' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3784 [1/1] (0.00ns)   --->   "%sext_ln1271_103 = sext i16 %r_V_1475"   --->   Operation 3784 'sext' 'sext_ln1271_103' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3785 [1/1] (0.00ns)   --->   "%zext_ln1273_208 = zext i16 %tmpres_zr_V_421"   --->   Operation 3785 'zext' 'zext_ln1273_208' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3786 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1587 = mul i32 %sext_ln1271_103, i32 %zext_ln1273_208"   --->   Operation 3786 'mul' 'r_V_1587' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3787 [1/1] (0.00ns)   --->   "%sext_ln1271_104 = sext i16 %r_V_1478"   --->   Operation 3787 'sext' 'sext_ln1271_104' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3788 [1/1] (0.00ns)   --->   "%zext_ln1273_210 = zext i16 %tmpres_zr_V_422"   --->   Operation 3788 'zext' 'zext_ln1273_210' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3789 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1588 = mul i32 %sext_ln1271_104, i32 %zext_ln1273_210"   --->   Operation 3789 'mul' 'r_V_1588' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3790 [1/1] (0.00ns)   --->   "%sext_ln1271_105 = sext i16 %r_V_1481"   --->   Operation 3790 'sext' 'sext_ln1271_105' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3791 [1/1] (0.00ns)   --->   "%zext_ln1273_212 = zext i16 %tmpres_zr_V_423"   --->   Operation 3791 'zext' 'zext_ln1273_212' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3792 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1589 = mul i32 %sext_ln1271_105, i32 %zext_ln1273_212"   --->   Operation 3792 'mul' 'r_V_1589' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3793 [1/1] (0.00ns)   --->   "%sext_ln1271_106 = sext i16 %r_V_1484"   --->   Operation 3793 'sext' 'sext_ln1271_106' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3794 [1/1] (0.00ns)   --->   "%zext_ln1273_214 = zext i16 %tmpres_zr_V_424"   --->   Operation 3794 'zext' 'zext_ln1273_214' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3795 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1590 = mul i32 %sext_ln1271_106, i32 %zext_ln1273_214"   --->   Operation 3795 'mul' 'r_V_1590' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3796 [1/1] (0.00ns)   --->   "%sext_ln1271_107 = sext i16 %r_V_1487"   --->   Operation 3796 'sext' 'sext_ln1271_107' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3797 [1/1] (0.00ns)   --->   "%zext_ln1273_216 = zext i16 %tmpres_zr_V_425"   --->   Operation 3797 'zext' 'zext_ln1273_216' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3798 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1591 = mul i32 %sext_ln1271_107, i32 %zext_ln1273_216"   --->   Operation 3798 'mul' 'r_V_1591' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3799 [1/1] (0.00ns)   --->   "%sext_ln1271_108 = sext i16 %r_V_1490"   --->   Operation 3799 'sext' 'sext_ln1271_108' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3800 [1/1] (0.00ns)   --->   "%zext_ln1273_218 = zext i16 %tmpres_zr_V_426"   --->   Operation 3800 'zext' 'zext_ln1273_218' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3801 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1592 = mul i32 %sext_ln1271_108, i32 %zext_ln1273_218"   --->   Operation 3801 'mul' 'r_V_1592' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3802 [1/1] (0.00ns)   --->   "%sext_ln1271_109 = sext i16 %r_V_1493"   --->   Operation 3802 'sext' 'sext_ln1271_109' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3803 [1/1] (0.00ns)   --->   "%zext_ln1273_220 = zext i16 %tmpres_zr_V_427"   --->   Operation 3803 'zext' 'zext_ln1273_220' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3804 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1593 = mul i32 %sext_ln1271_109, i32 %zext_ln1273_220"   --->   Operation 3804 'mul' 'r_V_1593' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3805 [1/1] (0.00ns)   --->   "%sext_ln1271_110 = sext i16 %r_V_1496"   --->   Operation 3805 'sext' 'sext_ln1271_110' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3806 [1/1] (0.00ns)   --->   "%zext_ln1273_222 = zext i16 %tmpres_zr_V_428"   --->   Operation 3806 'zext' 'zext_ln1273_222' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3807 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1594 = mul i32 %sext_ln1271_110, i32 %zext_ln1273_222"   --->   Operation 3807 'mul' 'r_V_1594' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3808 [1/1] (0.00ns)   --->   "%sext_ln1271_111 = sext i16 %r_V_1499"   --->   Operation 3808 'sext' 'sext_ln1271_111' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3809 [1/1] (0.00ns)   --->   "%zext_ln1273_224 = zext i16 %tmpres_zr_V_429"   --->   Operation 3809 'zext' 'zext_ln1273_224' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3810 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1595 = mul i32 %sext_ln1271_111, i32 %zext_ln1273_224"   --->   Operation 3810 'mul' 'r_V_1595' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3811 [1/1] (0.00ns)   --->   "%sext_ln1271_112 = sext i16 %r_V_1502"   --->   Operation 3811 'sext' 'sext_ln1271_112' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3812 [1/1] (0.00ns)   --->   "%zext_ln1273_226 = zext i16 %tmpres_zr_V_430"   --->   Operation 3812 'zext' 'zext_ln1273_226' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3813 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1596 = mul i32 %sext_ln1271_112, i32 %zext_ln1273_226"   --->   Operation 3813 'mul' 'r_V_1596' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3814 [1/1] (0.00ns)   --->   "%sext_ln1271_113 = sext i16 %r_V_1505"   --->   Operation 3814 'sext' 'sext_ln1271_113' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3815 [1/1] (0.00ns)   --->   "%zext_ln1273_228 = zext i16 %tmpres_zr_V_431"   --->   Operation 3815 'zext' 'zext_ln1273_228' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3816 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1597 = mul i32 %sext_ln1271_113, i32 %zext_ln1273_228"   --->   Operation 3816 'mul' 'r_V_1597' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3817 [1/1] (0.00ns)   --->   "%sext_ln1271_114 = sext i16 %r_V_1508"   --->   Operation 3817 'sext' 'sext_ln1271_114' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3818 [1/1] (0.00ns)   --->   "%zext_ln1273_230 = zext i16 %tmpres_zr_V_432"   --->   Operation 3818 'zext' 'zext_ln1273_230' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3819 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1598 = mul i32 %sext_ln1271_114, i32 %zext_ln1273_230"   --->   Operation 3819 'mul' 'r_V_1598' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3820 [1/1] (0.00ns)   --->   "%sext_ln1271_115 = sext i16 %r_V_1511"   --->   Operation 3820 'sext' 'sext_ln1271_115' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3821 [1/1] (0.00ns)   --->   "%zext_ln1273_232 = zext i16 %tmpres_zr_V_433"   --->   Operation 3821 'zext' 'zext_ln1273_232' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3822 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1599 = mul i32 %sext_ln1271_115, i32 %zext_ln1273_232"   --->   Operation 3822 'mul' 'r_V_1599' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3823 [1/1] (0.00ns)   --->   "%sext_ln1271_116 = sext i16 %r_V_1514"   --->   Operation 3823 'sext' 'sext_ln1271_116' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3824 [1/1] (0.00ns)   --->   "%zext_ln1273_234 = zext i16 %tmpres_zr_V_434"   --->   Operation 3824 'zext' 'zext_ln1273_234' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3825 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1600 = mul i32 %sext_ln1271_116, i32 %zext_ln1273_234"   --->   Operation 3825 'mul' 'r_V_1600' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3826 [1/1] (0.00ns)   --->   "%sext_ln1271_117 = sext i16 %r_V_1517"   --->   Operation 3826 'sext' 'sext_ln1271_117' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3827 [1/1] (0.00ns)   --->   "%zext_ln1273_236 = zext i16 %tmpres_zr_V_435"   --->   Operation 3827 'zext' 'zext_ln1273_236' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3828 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1601 = mul i32 %sext_ln1271_117, i32 %zext_ln1273_236"   --->   Operation 3828 'mul' 'r_V_1601' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3829 [1/1] (0.00ns)   --->   "%sext_ln1271_118 = sext i16 %r_V_1520"   --->   Operation 3829 'sext' 'sext_ln1271_118' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3830 [1/1] (0.00ns)   --->   "%zext_ln1273_238 = zext i16 %tmpres_zr_V_436"   --->   Operation 3830 'zext' 'zext_ln1273_238' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3831 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1602 = mul i32 %sext_ln1271_118, i32 %zext_ln1273_238"   --->   Operation 3831 'mul' 'r_V_1602' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3832 [1/1] (0.00ns)   --->   "%sext_ln1271_119 = sext i16 %r_V_1523"   --->   Operation 3832 'sext' 'sext_ln1271_119' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3833 [1/1] (0.00ns)   --->   "%zext_ln1273_240 = zext i16 %tmpres_zr_V_437"   --->   Operation 3833 'zext' 'zext_ln1273_240' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3834 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1603 = mul i32 %sext_ln1271_119, i32 %zext_ln1273_240"   --->   Operation 3834 'mul' 'r_V_1603' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3835 [1/1] (0.00ns)   --->   "%sext_ln1271_120 = sext i16 %r_V_1526"   --->   Operation 3835 'sext' 'sext_ln1271_120' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3836 [1/1] (0.00ns)   --->   "%zext_ln1273_242 = zext i16 %tmpres_zr_V_438"   --->   Operation 3836 'zext' 'zext_ln1273_242' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3837 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1604 = mul i32 %sext_ln1271_120, i32 %zext_ln1273_242"   --->   Operation 3837 'mul' 'r_V_1604' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3838 [1/1] (0.00ns)   --->   "%sext_ln1271_121 = sext i16 %r_V_1529"   --->   Operation 3838 'sext' 'sext_ln1271_121' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3839 [1/1] (0.00ns)   --->   "%zext_ln1273_244 = zext i16 %tmpres_zr_V_439"   --->   Operation 3839 'zext' 'zext_ln1273_244' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3840 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1605 = mul i32 %sext_ln1271_121, i32 %zext_ln1273_244"   --->   Operation 3840 'mul' 'r_V_1605' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3841 [1/1] (0.00ns)   --->   "%sext_ln1271_122 = sext i16 %r_V_1532"   --->   Operation 3841 'sext' 'sext_ln1271_122' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3842 [1/1] (0.00ns)   --->   "%zext_ln1273_246 = zext i16 %tmpres_zr_V_440"   --->   Operation 3842 'zext' 'zext_ln1273_246' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3843 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1606 = mul i32 %sext_ln1271_122, i32 %zext_ln1273_246"   --->   Operation 3843 'mul' 'r_V_1606' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3844 [1/2] (0.68ns)   --->   "%r_V_1535 = load i6 %qh_state_V_addr_123"   --->   Operation 3844 'load' 'r_V_1535' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_76 : Operation 3845 [1/1] (0.00ns)   --->   "%sext_ln1271_123 = sext i16 %r_V_1535"   --->   Operation 3845 'sext' 'sext_ln1271_123' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3846 [1/1] (0.00ns)   --->   "%zext_ln1273_248 = zext i16 %tmpres_zr_V_441"   --->   Operation 3846 'zext' 'zext_ln1273_248' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3847 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1607 = mul i32 %sext_ln1271_123, i32 %zext_ln1273_248"   --->   Operation 3847 'mul' 'r_V_1607' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3848 [1/2] (0.68ns)   --->   "%r_V_1538 = load i6 %qh_state_V_addr_124"   --->   Operation 3848 'load' 'r_V_1538' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_76 : Operation 3849 [1/1] (0.00ns)   --->   "%sext_ln1271_124 = sext i16 %r_V_1538"   --->   Operation 3849 'sext' 'sext_ln1271_124' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3850 [1/1] (0.00ns)   --->   "%zext_ln1273_250 = zext i16 %tmpres_zr_V_442"   --->   Operation 3850 'zext' 'zext_ln1273_250' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3851 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1608 = mul i32 %sext_ln1271_124, i32 %zext_ln1273_250"   --->   Operation 3851 'mul' 'r_V_1608' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3852 [1/1] (0.00ns)   --->   "%sext_ln1271_125 = sext i16 %r_V_1541"   --->   Operation 3852 'sext' 'sext_ln1271_125' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3853 [1/1] (0.00ns)   --->   "%zext_ln1273_252 = zext i16 %tmpres_zr_V_443"   --->   Operation 3853 'zext' 'zext_ln1273_252' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3854 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1609 = mul i32 %sext_ln1271_125, i32 %zext_ln1273_252"   --->   Operation 3854 'mul' 'r_V_1609' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3855 [1/1] (0.00ns)   --->   "%sext_ln1271_126 = sext i16 %r_V_1544"   --->   Operation 3855 'sext' 'sext_ln1271_126' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3856 [1/1] (0.00ns)   --->   "%zext_ln1273_254 = zext i16 %tmpres_zr_V_444"   --->   Operation 3856 'zext' 'zext_ln1273_254' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3857 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1610 = mul i32 %sext_ln1271_126, i32 %zext_ln1273_254"   --->   Operation 3857 'mul' 'r_V_1610' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 77 <SV = 73> <Delay = 1.78>
ST_77 : Operation 3858 [1/1] (0.00ns)   --->   "%r_V_1035_load = load i16 %r_V_1035"   --->   Operation 3858 'load' 'r_V_1035_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3859 [1/1] (0.00ns)   --->   "%r_V_1036_load = load i16 %r_V_1036"   --->   Operation 3859 'load' 'r_V_1036_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3860 [1/1] (0.00ns)   --->   "%r_V_1039_load = load i16 %r_V_1039"   --->   Operation 3860 'load' 'r_V_1039_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3861 [1/1] (0.00ns)   --->   "%r_V_1040_load = load i16 %r_V_1040"   --->   Operation 3861 'load' 'r_V_1040_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3862 [1/1] (0.00ns)   --->   "%r_V_1043_load = load i16 %r_V_1043"   --->   Operation 3862 'load' 'r_V_1043_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3863 [1/1] (0.00ns)   --->   "%r_V_1044_load = load i16 %r_V_1044"   --->   Operation 3863 'load' 'r_V_1044_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3864 [1/1] (0.00ns)   --->   "%r_V_1047_load = load i16 %r_V_1047"   --->   Operation 3864 'load' 'r_V_1047_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3865 [1/1] (0.00ns)   --->   "%r_V_1048_load = load i16 %r_V_1048"   --->   Operation 3865 'load' 'r_V_1048_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3866 [1/1] (0.00ns)   --->   "%r_V_1051_load = load i16 %r_V_1051"   --->   Operation 3866 'load' 'r_V_1051_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3867 [1/1] (0.00ns)   --->   "%r_V_1052_load = load i16 %r_V_1052"   --->   Operation 3867 'load' 'r_V_1052_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3868 [1/1] (0.00ns)   --->   "%r_V_1055_load = load i16 %r_V_1055"   --->   Operation 3868 'load' 'r_V_1055_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3869 [1/1] (0.00ns)   --->   "%r_V_1056_load = load i16 %r_V_1056"   --->   Operation 3869 'load' 'r_V_1056_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3870 [1/1] (0.00ns)   --->   "%r_V_1059_load = load i16 %r_V_1059"   --->   Operation 3870 'load' 'r_V_1059_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3871 [1/1] (0.00ns)   --->   "%r_V_1060_load = load i16 %r_V_1060"   --->   Operation 3871 'load' 'r_V_1060_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3872 [1/1] (0.00ns)   --->   "%r_V_1063_load = load i16 %r_V_1063"   --->   Operation 3872 'load' 'r_V_1063_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3873 [1/1] (0.00ns)   --->   "%r_V_1064_load = load i16 %r_V_1064"   --->   Operation 3873 'load' 'r_V_1064_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3874 [1/1] (0.00ns)   --->   "%r_V_1067_load = load i16 %r_V_1067"   --->   Operation 3874 'load' 'r_V_1067_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3875 [1/1] (0.00ns)   --->   "%r_V_1068_load = load i16 %r_V_1068"   --->   Operation 3875 'load' 'r_V_1068_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3876 [1/1] (0.00ns)   --->   "%r_V_1071_load = load i16 %r_V_1071"   --->   Operation 3876 'load' 'r_V_1071_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3877 [1/1] (0.00ns)   --->   "%r_V_1072_load = load i16 %r_V_1072"   --->   Operation 3877 'load' 'r_V_1072_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3878 [1/1] (0.00ns)   --->   "%r_V_1075_load = load i16 %r_V_1075"   --->   Operation 3878 'load' 'r_V_1075_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3879 [1/1] (0.00ns)   --->   "%r_V_1076_load = load i16 %r_V_1076"   --->   Operation 3879 'load' 'r_V_1076_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3880 [1/1] (0.00ns)   --->   "%r_V_1079_load = load i16 %r_V_1079"   --->   Operation 3880 'load' 'r_V_1079_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3881 [1/1] (0.00ns)   --->   "%r_V_1080_load = load i16 %r_V_1080"   --->   Operation 3881 'load' 'r_V_1080_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3882 [1/1] (0.00ns)   --->   "%r_V_1083_load = load i16 %r_V_1083"   --->   Operation 3882 'load' 'r_V_1083_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3883 [1/1] (0.00ns)   --->   "%r_V_1084_load = load i16 %r_V_1084"   --->   Operation 3883 'load' 'r_V_1084_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3884 [1/1] (0.00ns)   --->   "%r_V_1087_load = load i16 %r_V_1087"   --->   Operation 3884 'load' 'r_V_1087_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3885 [1/1] (0.00ns)   --->   "%r_V_1088_load = load i16 %r_V_1088"   --->   Operation 3885 'load' 'r_V_1088_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3886 [1/1] (0.00ns)   --->   "%r_V_1091_load = load i16 %r_V_1091"   --->   Operation 3886 'load' 'r_V_1091_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3887 [1/1] (0.00ns)   --->   "%r_V_1092_load = load i16 %r_V_1092"   --->   Operation 3887 'load' 'r_V_1092_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3888 [1/1] (0.00ns)   --->   "%r_V_1095_load = load i16 %r_V_1095"   --->   Operation 3888 'load' 'r_V_1095_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3889 [1/1] (0.00ns)   --->   "%r_V_1096_load = load i16 %r_V_1096"   --->   Operation 3889 'load' 'r_V_1096_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3890 [1/1] (0.00ns)   --->   "%r_V_1099_load = load i16 %r_V_1099"   --->   Operation 3890 'load' 'r_V_1099_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3891 [1/1] (0.00ns)   --->   "%r_V_1100_load = load i16 %r_V_1100"   --->   Operation 3891 'load' 'r_V_1100_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3892 [1/1] (0.00ns)   --->   "%r_V_1103_load = load i16 %r_V_1103"   --->   Operation 3892 'load' 'r_V_1103_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3893 [1/1] (0.00ns)   --->   "%r_V_1104_load = load i16 %r_V_1104"   --->   Operation 3893 'load' 'r_V_1104_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3894 [1/1] (0.00ns)   --->   "%r_V_1107_load = load i16 %r_V_1107"   --->   Operation 3894 'load' 'r_V_1107_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3895 [1/1] (0.00ns)   --->   "%r_V_1108_load = load i16 %r_V_1108"   --->   Operation 3895 'load' 'r_V_1108_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3896 [1/1] (0.00ns)   --->   "%r_V_1111_load = load i16 %r_V_1111"   --->   Operation 3896 'load' 'r_V_1111_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3897 [1/1] (0.00ns)   --->   "%r_V_1112_load = load i16 %r_V_1112"   --->   Operation 3897 'load' 'r_V_1112_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3898 [1/1] (0.00ns)   --->   "%r_V_1115_load = load i16 %r_V_1115"   --->   Operation 3898 'load' 'r_V_1115_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3899 [1/1] (0.00ns)   --->   "%r_V_1116_load = load i16 %r_V_1116"   --->   Operation 3899 'load' 'r_V_1116_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3900 [1/1] (0.00ns)   --->   "%r_V_1119_load = load i16 %r_V_1119"   --->   Operation 3900 'load' 'r_V_1119_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3901 [1/1] (0.00ns)   --->   "%r_V_1120_load = load i16 %r_V_1120"   --->   Operation 3901 'load' 'r_V_1120_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3902 [1/1] (0.00ns)   --->   "%r_V_1123_load = load i16 %r_V_1123"   --->   Operation 3902 'load' 'r_V_1123_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3903 [1/1] (0.00ns)   --->   "%r_V_1124_load = load i16 %r_V_1124"   --->   Operation 3903 'load' 'r_V_1124_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3904 [1/1] (0.00ns)   --->   "%r_V_1127_load = load i16 %r_V_1127"   --->   Operation 3904 'load' 'r_V_1127_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3905 [1/1] (0.00ns)   --->   "%r_V_1128_load = load i16 %r_V_1128"   --->   Operation 3905 'load' 'r_V_1128_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3906 [1/1] (0.00ns)   --->   "%r_V_1131_load = load i16 %r_V_1131"   --->   Operation 3906 'load' 'r_V_1131_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3907 [1/1] (0.00ns)   --->   "%r_V_1132_load = load i16 %r_V_1132"   --->   Operation 3907 'load' 'r_V_1132_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3908 [1/1] (0.00ns)   --->   "%r_V_1135_load = load i16 %r_V_1135"   --->   Operation 3908 'load' 'r_V_1135_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3909 [1/1] (0.00ns)   --->   "%r_V_1136_load = load i16 %r_V_1136"   --->   Operation 3909 'load' 'r_V_1136_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3910 [1/1] (0.00ns)   --->   "%r_V_1139_load = load i16 %r_V_1139"   --->   Operation 3910 'load' 'r_V_1139_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3911 [1/1] (0.00ns)   --->   "%r_V_1140_load = load i16 %r_V_1140"   --->   Operation 3911 'load' 'r_V_1140_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3912 [1/1] (0.00ns)   --->   "%r_V_1143_load = load i16 %r_V_1143"   --->   Operation 3912 'load' 'r_V_1143_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3913 [1/1] (0.00ns)   --->   "%r_V_1144_load = load i16 %r_V_1144"   --->   Operation 3913 'load' 'r_V_1144_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3914 [1/1] (0.00ns)   --->   "%r_V_1147_load = load i16 %r_V_1147"   --->   Operation 3914 'load' 'r_V_1147_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3915 [1/1] (0.00ns)   --->   "%r_V_1148_load = load i16 %r_V_1148"   --->   Operation 3915 'load' 'r_V_1148_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3916 [1/1] (0.00ns)   --->   "%r_V_1151_load = load i16 %r_V_1151"   --->   Operation 3916 'load' 'r_V_1151_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3917 [1/1] (0.00ns)   --->   "%r_V_1152_load = load i16 %r_V_1152"   --->   Operation 3917 'load' 'r_V_1152_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3918 [1/1] (0.00ns)   --->   "%r_V_1155_load = load i16 %r_V_1155"   --->   Operation 3918 'load' 'r_V_1155_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3919 [1/1] (0.00ns)   --->   "%r_V_1156_load = load i16 %r_V_1156"   --->   Operation 3919 'load' 'r_V_1156_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3920 [1/1] (0.00ns)   --->   "%r_V_1158_load = load i16 %r_V_1158"   --->   Operation 3920 'load' 'r_V_1158_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3921 [1/1] (0.00ns)   --->   "%r_V_1159_load = load i16 %r_V_1159"   --->   Operation 3921 'load' 'r_V_1159_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3922 [1/1] (0.00ns)   --->   "%zext_ln1348 = zext i16 %tmpres_zr_V"   --->   Operation 3922 'zext' 'zext_ln1348' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3923 [1/1] (0.79ns)   --->   "%ret_V = sub i17 65536, i17 %zext_ln1348"   --->   Operation 3923 'sub' 'ret_V' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3924 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i16 %r_V_1035_load"   --->   Operation 3924 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3925 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i17 %ret_V"   --->   Operation 3925 'zext' 'zext_ln1273' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3926 [3/3] (0.99ns) (grouped into DSP with root node ret_V_397)   --->   "%r_V_1354 = mul i33 %zext_ln1273, i33 %sext_ln1270"   --->   Operation 3926 'mul' 'r_V_1354' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 3927 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1547 = mul i32 %sext_ln1271, i32 %zext_ln1273_128"   --->   Operation 3927 'mul' 'r_V_1547' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 3928 [1/1] (0.00ns)   --->   "%zext_ln1348_64 = zext i16 %tmpres_zr_V_382"   --->   Operation 3928 'zext' 'zext_ln1348_64' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3929 [1/1] (0.79ns)   --->   "%ret_V_398 = sub i17 65536, i17 %zext_ln1348_64"   --->   Operation 3929 'sub' 'ret_V_398' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3930 [1/1] (0.00ns)   --->   "%sext_ln1270_446 = sext i16 %r_V_1036_load"   --->   Operation 3930 'sext' 'sext_ln1270_446' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3931 [1/1] (0.00ns)   --->   "%zext_ln1273_129 = zext i17 %ret_V_398"   --->   Operation 3931 'zext' 'zext_ln1273_129' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3932 [3/3] (0.99ns) (grouped into DSP with root node ret_V_399)   --->   "%r_V_1357 = mul i33 %zext_ln1273_129, i33 %sext_ln1270_446"   --->   Operation 3932 'mul' 'r_V_1357' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 3933 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1548 = mul i32 %sext_ln1271_64, i32 %zext_ln1273_130"   --->   Operation 3933 'mul' 'r_V_1548' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 3934 [1/1] (0.00ns)   --->   "%zext_ln1348_65 = zext i16 %tmpres_zr_V_383"   --->   Operation 3934 'zext' 'zext_ln1348_65' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3935 [1/1] (0.79ns)   --->   "%ret_V_400 = sub i17 65536, i17 %zext_ln1348_65"   --->   Operation 3935 'sub' 'ret_V_400' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3936 [1/1] (0.00ns)   --->   "%sext_ln1270_447 = sext i16 %r_V_1039_load"   --->   Operation 3936 'sext' 'sext_ln1270_447' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3937 [1/1] (0.00ns)   --->   "%zext_ln1273_131 = zext i17 %ret_V_400"   --->   Operation 3937 'zext' 'zext_ln1273_131' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3938 [3/3] (0.99ns) (grouped into DSP with root node ret_V_401)   --->   "%r_V_1360 = mul i33 %zext_ln1273_131, i33 %sext_ln1270_447"   --->   Operation 3938 'mul' 'r_V_1360' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 3939 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1549 = mul i32 %sext_ln1271_65, i32 %zext_ln1273_132"   --->   Operation 3939 'mul' 'r_V_1549' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 3940 [1/1] (0.00ns)   --->   "%zext_ln1348_66 = zext i16 %tmpres_zr_V_384"   --->   Operation 3940 'zext' 'zext_ln1348_66' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3941 [1/1] (0.79ns)   --->   "%ret_V_402 = sub i17 65536, i17 %zext_ln1348_66"   --->   Operation 3941 'sub' 'ret_V_402' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3942 [1/1] (0.00ns)   --->   "%sext_ln1270_448 = sext i16 %r_V_1040_load"   --->   Operation 3942 'sext' 'sext_ln1270_448' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3943 [1/1] (0.00ns)   --->   "%zext_ln1273_133 = zext i17 %ret_V_402"   --->   Operation 3943 'zext' 'zext_ln1273_133' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3944 [3/3] (0.99ns) (grouped into DSP with root node ret_V_403)   --->   "%r_V_1363 = mul i33 %zext_ln1273_133, i33 %sext_ln1270_448"   --->   Operation 3944 'mul' 'r_V_1363' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 3945 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1550 = mul i32 %sext_ln1271_66, i32 %zext_ln1273_134"   --->   Operation 3945 'mul' 'r_V_1550' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 3946 [1/1] (0.00ns)   --->   "%zext_ln1348_67 = zext i16 %tmpres_zr_V_385"   --->   Operation 3946 'zext' 'zext_ln1348_67' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3947 [1/1] (0.79ns)   --->   "%ret_V_404 = sub i17 65536, i17 %zext_ln1348_67"   --->   Operation 3947 'sub' 'ret_V_404' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3948 [1/1] (0.00ns)   --->   "%sext_ln1270_449 = sext i16 %r_V_1043_load"   --->   Operation 3948 'sext' 'sext_ln1270_449' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3949 [1/1] (0.00ns)   --->   "%zext_ln1273_135 = zext i17 %ret_V_404"   --->   Operation 3949 'zext' 'zext_ln1273_135' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3950 [3/3] (0.99ns) (grouped into DSP with root node ret_V_405)   --->   "%r_V_1366 = mul i33 %zext_ln1273_135, i33 %sext_ln1270_449"   --->   Operation 3950 'mul' 'r_V_1366' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 3951 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1551 = mul i32 %sext_ln1271_67, i32 %zext_ln1273_136"   --->   Operation 3951 'mul' 'r_V_1551' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 3952 [1/1] (0.00ns)   --->   "%zext_ln1348_68 = zext i16 %tmpres_zr_V_386"   --->   Operation 3952 'zext' 'zext_ln1348_68' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3953 [1/1] (0.79ns)   --->   "%ret_V_406 = sub i17 65536, i17 %zext_ln1348_68"   --->   Operation 3953 'sub' 'ret_V_406' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3954 [1/1] (0.00ns)   --->   "%sext_ln1270_450 = sext i16 %r_V_1044_load"   --->   Operation 3954 'sext' 'sext_ln1270_450' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3955 [1/1] (0.00ns)   --->   "%zext_ln1273_137 = zext i17 %ret_V_406"   --->   Operation 3955 'zext' 'zext_ln1273_137' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3956 [3/3] (0.99ns) (grouped into DSP with root node ret_V_407)   --->   "%r_V_1369 = mul i33 %zext_ln1273_137, i33 %sext_ln1270_450"   --->   Operation 3956 'mul' 'r_V_1369' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 3957 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1552 = mul i32 %sext_ln1271_68, i32 %zext_ln1273_138"   --->   Operation 3957 'mul' 'r_V_1552' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 3958 [1/1] (0.00ns)   --->   "%zext_ln1348_69 = zext i16 %tmpres_zr_V_387"   --->   Operation 3958 'zext' 'zext_ln1348_69' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3959 [1/1] (0.79ns)   --->   "%ret_V_408 = sub i17 65536, i17 %zext_ln1348_69"   --->   Operation 3959 'sub' 'ret_V_408' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3960 [1/1] (0.00ns)   --->   "%sext_ln1270_451 = sext i16 %r_V_1047_load"   --->   Operation 3960 'sext' 'sext_ln1270_451' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3961 [1/1] (0.00ns)   --->   "%zext_ln1273_139 = zext i17 %ret_V_408"   --->   Operation 3961 'zext' 'zext_ln1273_139' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3962 [3/3] (0.99ns) (grouped into DSP with root node ret_V_409)   --->   "%r_V_1372 = mul i33 %zext_ln1273_139, i33 %sext_ln1270_451"   --->   Operation 3962 'mul' 'r_V_1372' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 3963 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1553 = mul i32 %sext_ln1271_69, i32 %zext_ln1273_140"   --->   Operation 3963 'mul' 'r_V_1553' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 3964 [1/1] (0.00ns)   --->   "%zext_ln1348_70 = zext i16 %tmpres_zr_V_388"   --->   Operation 3964 'zext' 'zext_ln1348_70' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3965 [1/1] (0.79ns)   --->   "%ret_V_410 = sub i17 65536, i17 %zext_ln1348_70"   --->   Operation 3965 'sub' 'ret_V_410' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3966 [1/1] (0.00ns)   --->   "%sext_ln1270_452 = sext i16 %r_V_1048_load"   --->   Operation 3966 'sext' 'sext_ln1270_452' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3967 [1/1] (0.00ns)   --->   "%zext_ln1273_141 = zext i17 %ret_V_410"   --->   Operation 3967 'zext' 'zext_ln1273_141' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3968 [3/3] (0.99ns) (grouped into DSP with root node ret_V_411)   --->   "%r_V_1375 = mul i33 %zext_ln1273_141, i33 %sext_ln1270_452"   --->   Operation 3968 'mul' 'r_V_1375' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 3969 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1554 = mul i32 %sext_ln1271_70, i32 %zext_ln1273_142"   --->   Operation 3969 'mul' 'r_V_1554' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 3970 [1/1] (0.00ns)   --->   "%zext_ln1348_71 = zext i16 %tmpres_zr_V_389"   --->   Operation 3970 'zext' 'zext_ln1348_71' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3971 [1/1] (0.79ns)   --->   "%ret_V_412 = sub i17 65536, i17 %zext_ln1348_71"   --->   Operation 3971 'sub' 'ret_V_412' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3972 [1/1] (0.00ns)   --->   "%sext_ln1270_453 = sext i16 %r_V_1051_load"   --->   Operation 3972 'sext' 'sext_ln1270_453' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3973 [1/1] (0.00ns)   --->   "%zext_ln1273_143 = zext i17 %ret_V_412"   --->   Operation 3973 'zext' 'zext_ln1273_143' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3974 [3/3] (0.99ns) (grouped into DSP with root node ret_V_413)   --->   "%r_V_1378 = mul i33 %zext_ln1273_143, i33 %sext_ln1270_453"   --->   Operation 3974 'mul' 'r_V_1378' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 3975 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1555 = mul i32 %sext_ln1271_71, i32 %zext_ln1273_144"   --->   Operation 3975 'mul' 'r_V_1555' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 3976 [1/1] (0.00ns)   --->   "%zext_ln1348_72 = zext i16 %tmpres_zr_V_390"   --->   Operation 3976 'zext' 'zext_ln1348_72' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3977 [1/1] (0.79ns)   --->   "%ret_V_414 = sub i17 65536, i17 %zext_ln1348_72"   --->   Operation 3977 'sub' 'ret_V_414' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3978 [1/1] (0.00ns)   --->   "%sext_ln1270_454 = sext i16 %r_V_1052_load"   --->   Operation 3978 'sext' 'sext_ln1270_454' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3979 [1/1] (0.00ns)   --->   "%zext_ln1273_145 = zext i17 %ret_V_414"   --->   Operation 3979 'zext' 'zext_ln1273_145' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3980 [3/3] (0.99ns) (grouped into DSP with root node ret_V_415)   --->   "%r_V_1381 = mul i33 %zext_ln1273_145, i33 %sext_ln1270_454"   --->   Operation 3980 'mul' 'r_V_1381' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 3981 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1556 = mul i32 %sext_ln1271_72, i32 %zext_ln1273_146"   --->   Operation 3981 'mul' 'r_V_1556' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 3982 [1/1] (0.00ns)   --->   "%zext_ln1348_73 = zext i16 %tmpres_zr_V_391"   --->   Operation 3982 'zext' 'zext_ln1348_73' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3983 [1/1] (0.79ns)   --->   "%ret_V_416 = sub i17 65536, i17 %zext_ln1348_73"   --->   Operation 3983 'sub' 'ret_V_416' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3984 [1/1] (0.00ns)   --->   "%sext_ln1270_455 = sext i16 %r_V_1055_load"   --->   Operation 3984 'sext' 'sext_ln1270_455' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3985 [1/1] (0.00ns)   --->   "%zext_ln1273_147 = zext i17 %ret_V_416"   --->   Operation 3985 'zext' 'zext_ln1273_147' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3986 [3/3] (0.99ns) (grouped into DSP with root node ret_V_417)   --->   "%r_V_1384 = mul i33 %zext_ln1273_147, i33 %sext_ln1270_455"   --->   Operation 3986 'mul' 'r_V_1384' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 3987 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1557 = mul i32 %sext_ln1271_73, i32 %zext_ln1273_148"   --->   Operation 3987 'mul' 'r_V_1557' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 3988 [1/1] (0.00ns)   --->   "%zext_ln1348_74 = zext i16 %tmpres_zr_V_392"   --->   Operation 3988 'zext' 'zext_ln1348_74' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3989 [1/1] (0.79ns)   --->   "%ret_V_418 = sub i17 65536, i17 %zext_ln1348_74"   --->   Operation 3989 'sub' 'ret_V_418' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3990 [1/1] (0.00ns)   --->   "%sext_ln1270_456 = sext i16 %r_V_1056_load"   --->   Operation 3990 'sext' 'sext_ln1270_456' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3991 [1/1] (0.00ns)   --->   "%zext_ln1273_149 = zext i17 %ret_V_418"   --->   Operation 3991 'zext' 'zext_ln1273_149' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3992 [3/3] (0.99ns) (grouped into DSP with root node ret_V_419)   --->   "%r_V_1387 = mul i33 %zext_ln1273_149, i33 %sext_ln1270_456"   --->   Operation 3992 'mul' 'r_V_1387' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 3993 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1558 = mul i32 %sext_ln1271_74, i32 %zext_ln1273_150"   --->   Operation 3993 'mul' 'r_V_1558' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 3994 [1/1] (0.00ns)   --->   "%zext_ln1348_75 = zext i16 %tmpres_zr_V_393"   --->   Operation 3994 'zext' 'zext_ln1348_75' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3995 [1/1] (0.79ns)   --->   "%ret_V_420 = sub i17 65536, i17 %zext_ln1348_75"   --->   Operation 3995 'sub' 'ret_V_420' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3996 [1/1] (0.00ns)   --->   "%sext_ln1270_457 = sext i16 %r_V_1059_load"   --->   Operation 3996 'sext' 'sext_ln1270_457' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3997 [1/1] (0.00ns)   --->   "%zext_ln1273_151 = zext i17 %ret_V_420"   --->   Operation 3997 'zext' 'zext_ln1273_151' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3998 [3/3] (0.99ns) (grouped into DSP with root node ret_V_421)   --->   "%r_V_1390 = mul i33 %zext_ln1273_151, i33 %sext_ln1270_457"   --->   Operation 3998 'mul' 'r_V_1390' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 3999 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1559 = mul i32 %sext_ln1271_75, i32 %zext_ln1273_152"   --->   Operation 3999 'mul' 'r_V_1559' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4000 [1/1] (0.00ns)   --->   "%zext_ln1348_76 = zext i16 %tmpres_zr_V_394"   --->   Operation 4000 'zext' 'zext_ln1348_76' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4001 [1/1] (0.79ns)   --->   "%ret_V_422 = sub i17 65536, i17 %zext_ln1348_76"   --->   Operation 4001 'sub' 'ret_V_422' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4002 [1/1] (0.00ns)   --->   "%sext_ln1270_458 = sext i16 %r_V_1060_load"   --->   Operation 4002 'sext' 'sext_ln1270_458' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4003 [1/1] (0.00ns)   --->   "%zext_ln1273_153 = zext i17 %ret_V_422"   --->   Operation 4003 'zext' 'zext_ln1273_153' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4004 [3/3] (0.99ns) (grouped into DSP with root node ret_V_423)   --->   "%r_V_1393 = mul i33 %zext_ln1273_153, i33 %sext_ln1270_458"   --->   Operation 4004 'mul' 'r_V_1393' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4005 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1560 = mul i32 %sext_ln1271_76, i32 %zext_ln1273_154"   --->   Operation 4005 'mul' 'r_V_1560' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4006 [1/1] (0.00ns)   --->   "%zext_ln1348_77 = zext i16 %tmpres_zr_V_395"   --->   Operation 4006 'zext' 'zext_ln1348_77' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4007 [1/1] (0.79ns)   --->   "%ret_V_424 = sub i17 65536, i17 %zext_ln1348_77"   --->   Operation 4007 'sub' 'ret_V_424' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4008 [1/1] (0.00ns)   --->   "%sext_ln1270_459 = sext i16 %r_V_1063_load"   --->   Operation 4008 'sext' 'sext_ln1270_459' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4009 [1/1] (0.00ns)   --->   "%zext_ln1273_155 = zext i17 %ret_V_424"   --->   Operation 4009 'zext' 'zext_ln1273_155' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4010 [3/3] (0.99ns) (grouped into DSP with root node ret_V_425)   --->   "%r_V_1396 = mul i33 %zext_ln1273_155, i33 %sext_ln1270_459"   --->   Operation 4010 'mul' 'r_V_1396' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4011 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1561 = mul i32 %sext_ln1271_77, i32 %zext_ln1273_156"   --->   Operation 4011 'mul' 'r_V_1561' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4012 [1/1] (0.00ns)   --->   "%zext_ln1348_78 = zext i16 %tmpres_zr_V_396"   --->   Operation 4012 'zext' 'zext_ln1348_78' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4013 [1/1] (0.79ns)   --->   "%ret_V_426 = sub i17 65536, i17 %zext_ln1348_78"   --->   Operation 4013 'sub' 'ret_V_426' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4014 [1/1] (0.00ns)   --->   "%sext_ln1270_460 = sext i16 %r_V_1064_load"   --->   Operation 4014 'sext' 'sext_ln1270_460' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4015 [1/1] (0.00ns)   --->   "%zext_ln1273_157 = zext i17 %ret_V_426"   --->   Operation 4015 'zext' 'zext_ln1273_157' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4016 [3/3] (0.99ns) (grouped into DSP with root node ret_V_427)   --->   "%r_V_1399 = mul i33 %zext_ln1273_157, i33 %sext_ln1270_460"   --->   Operation 4016 'mul' 'r_V_1399' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4017 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1562 = mul i32 %sext_ln1271_78, i32 %zext_ln1273_158"   --->   Operation 4017 'mul' 'r_V_1562' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4018 [1/1] (0.00ns)   --->   "%zext_ln1348_79 = zext i16 %tmpres_zr_V_397"   --->   Operation 4018 'zext' 'zext_ln1348_79' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4019 [1/1] (0.79ns)   --->   "%ret_V_428 = sub i17 65536, i17 %zext_ln1348_79"   --->   Operation 4019 'sub' 'ret_V_428' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4020 [1/1] (0.00ns)   --->   "%sext_ln1270_461 = sext i16 %r_V_1067_load"   --->   Operation 4020 'sext' 'sext_ln1270_461' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4021 [1/1] (0.00ns)   --->   "%zext_ln1273_159 = zext i17 %ret_V_428"   --->   Operation 4021 'zext' 'zext_ln1273_159' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4022 [3/3] (0.99ns) (grouped into DSP with root node ret_V_429)   --->   "%r_V_1402 = mul i33 %zext_ln1273_159, i33 %sext_ln1270_461"   --->   Operation 4022 'mul' 'r_V_1402' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4023 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1563 = mul i32 %sext_ln1271_79, i32 %zext_ln1273_160"   --->   Operation 4023 'mul' 'r_V_1563' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4024 [1/1] (0.00ns)   --->   "%zext_ln1348_80 = zext i16 %tmpres_zr_V_398"   --->   Operation 4024 'zext' 'zext_ln1348_80' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4025 [1/1] (0.79ns)   --->   "%ret_V_430 = sub i17 65536, i17 %zext_ln1348_80"   --->   Operation 4025 'sub' 'ret_V_430' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4026 [1/1] (0.00ns)   --->   "%sext_ln1270_462 = sext i16 %r_V_1068_load"   --->   Operation 4026 'sext' 'sext_ln1270_462' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4027 [1/1] (0.00ns)   --->   "%zext_ln1273_161 = zext i17 %ret_V_430"   --->   Operation 4027 'zext' 'zext_ln1273_161' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4028 [3/3] (0.99ns) (grouped into DSP with root node ret_V_431)   --->   "%r_V_1405 = mul i33 %zext_ln1273_161, i33 %sext_ln1270_462"   --->   Operation 4028 'mul' 'r_V_1405' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4029 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1564 = mul i32 %sext_ln1271_80, i32 %zext_ln1273_162"   --->   Operation 4029 'mul' 'r_V_1564' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4030 [1/1] (0.00ns)   --->   "%zext_ln1348_81 = zext i16 %tmpres_zr_V_399"   --->   Operation 4030 'zext' 'zext_ln1348_81' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4031 [1/1] (0.79ns)   --->   "%ret_V_432 = sub i17 65536, i17 %zext_ln1348_81"   --->   Operation 4031 'sub' 'ret_V_432' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4032 [1/1] (0.00ns)   --->   "%sext_ln1270_463 = sext i16 %r_V_1071_load"   --->   Operation 4032 'sext' 'sext_ln1270_463' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4033 [1/1] (0.00ns)   --->   "%zext_ln1273_163 = zext i17 %ret_V_432"   --->   Operation 4033 'zext' 'zext_ln1273_163' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4034 [3/3] (0.99ns) (grouped into DSP with root node ret_V_433)   --->   "%r_V_1408 = mul i33 %zext_ln1273_163, i33 %sext_ln1270_463"   --->   Operation 4034 'mul' 'r_V_1408' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4035 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1565 = mul i32 %sext_ln1271_81, i32 %zext_ln1273_164"   --->   Operation 4035 'mul' 'r_V_1565' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4036 [1/1] (0.00ns)   --->   "%zext_ln1348_82 = zext i16 %tmpres_zr_V_400"   --->   Operation 4036 'zext' 'zext_ln1348_82' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4037 [1/1] (0.79ns)   --->   "%ret_V_434 = sub i17 65536, i17 %zext_ln1348_82"   --->   Operation 4037 'sub' 'ret_V_434' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4038 [1/1] (0.00ns)   --->   "%sext_ln1270_464 = sext i16 %r_V_1072_load"   --->   Operation 4038 'sext' 'sext_ln1270_464' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4039 [1/1] (0.00ns)   --->   "%zext_ln1273_165 = zext i17 %ret_V_434"   --->   Operation 4039 'zext' 'zext_ln1273_165' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4040 [3/3] (0.99ns) (grouped into DSP with root node ret_V_435)   --->   "%r_V_1411 = mul i33 %zext_ln1273_165, i33 %sext_ln1270_464"   --->   Operation 4040 'mul' 'r_V_1411' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4041 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1566 = mul i32 %sext_ln1271_82, i32 %zext_ln1273_166"   --->   Operation 4041 'mul' 'r_V_1566' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4042 [1/1] (0.00ns)   --->   "%zext_ln1348_83 = zext i16 %tmpres_zr_V_401"   --->   Operation 4042 'zext' 'zext_ln1348_83' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4043 [1/1] (0.79ns)   --->   "%ret_V_436 = sub i17 65536, i17 %zext_ln1348_83"   --->   Operation 4043 'sub' 'ret_V_436' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4044 [1/1] (0.00ns)   --->   "%sext_ln1270_465 = sext i16 %r_V_1075_load"   --->   Operation 4044 'sext' 'sext_ln1270_465' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4045 [1/1] (0.00ns)   --->   "%zext_ln1273_167 = zext i17 %ret_V_436"   --->   Operation 4045 'zext' 'zext_ln1273_167' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4046 [3/3] (0.99ns) (grouped into DSP with root node ret_V_437)   --->   "%r_V_1414 = mul i33 %zext_ln1273_167, i33 %sext_ln1270_465"   --->   Operation 4046 'mul' 'r_V_1414' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4047 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1567 = mul i32 %sext_ln1271_83, i32 %zext_ln1273_168"   --->   Operation 4047 'mul' 'r_V_1567' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4048 [1/1] (0.00ns)   --->   "%zext_ln1348_84 = zext i16 %tmpres_zr_V_402"   --->   Operation 4048 'zext' 'zext_ln1348_84' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4049 [1/1] (0.79ns)   --->   "%ret_V_438 = sub i17 65536, i17 %zext_ln1348_84"   --->   Operation 4049 'sub' 'ret_V_438' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4050 [1/1] (0.00ns)   --->   "%sext_ln1270_466 = sext i16 %r_V_1076_load"   --->   Operation 4050 'sext' 'sext_ln1270_466' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4051 [1/1] (0.00ns)   --->   "%zext_ln1273_169 = zext i17 %ret_V_438"   --->   Operation 4051 'zext' 'zext_ln1273_169' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4052 [3/3] (0.99ns) (grouped into DSP with root node ret_V_439)   --->   "%r_V_1417 = mul i33 %zext_ln1273_169, i33 %sext_ln1270_466"   --->   Operation 4052 'mul' 'r_V_1417' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4053 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1568 = mul i32 %sext_ln1271_84, i32 %zext_ln1273_170"   --->   Operation 4053 'mul' 'r_V_1568' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4054 [1/1] (0.00ns)   --->   "%zext_ln1348_85 = zext i16 %tmpres_zr_V_403"   --->   Operation 4054 'zext' 'zext_ln1348_85' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4055 [1/1] (0.79ns)   --->   "%ret_V_440 = sub i17 65536, i17 %zext_ln1348_85"   --->   Operation 4055 'sub' 'ret_V_440' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4056 [1/1] (0.00ns)   --->   "%sext_ln1270_467 = sext i16 %r_V_1079_load"   --->   Operation 4056 'sext' 'sext_ln1270_467' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4057 [1/1] (0.00ns)   --->   "%zext_ln1273_171 = zext i17 %ret_V_440"   --->   Operation 4057 'zext' 'zext_ln1273_171' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4058 [3/3] (0.99ns) (grouped into DSP with root node ret_V_441)   --->   "%r_V_1420 = mul i33 %zext_ln1273_171, i33 %sext_ln1270_467"   --->   Operation 4058 'mul' 'r_V_1420' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4059 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1569 = mul i32 %sext_ln1271_85, i32 %zext_ln1273_172"   --->   Operation 4059 'mul' 'r_V_1569' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4060 [1/1] (0.00ns)   --->   "%zext_ln1348_86 = zext i16 %tmpres_zr_V_404"   --->   Operation 4060 'zext' 'zext_ln1348_86' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4061 [1/1] (0.79ns)   --->   "%ret_V_442 = sub i17 65536, i17 %zext_ln1348_86"   --->   Operation 4061 'sub' 'ret_V_442' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4062 [1/1] (0.00ns)   --->   "%sext_ln1270_468 = sext i16 %r_V_1080_load"   --->   Operation 4062 'sext' 'sext_ln1270_468' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4063 [1/1] (0.00ns)   --->   "%zext_ln1273_173 = zext i17 %ret_V_442"   --->   Operation 4063 'zext' 'zext_ln1273_173' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4064 [3/3] (0.99ns) (grouped into DSP with root node ret_V_443)   --->   "%r_V_1423 = mul i33 %zext_ln1273_173, i33 %sext_ln1270_468"   --->   Operation 4064 'mul' 'r_V_1423' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4065 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1570 = mul i32 %sext_ln1271_86, i32 %zext_ln1273_174"   --->   Operation 4065 'mul' 'r_V_1570' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4066 [1/1] (0.00ns)   --->   "%zext_ln1348_87 = zext i16 %tmpres_zr_V_405"   --->   Operation 4066 'zext' 'zext_ln1348_87' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4067 [1/1] (0.79ns)   --->   "%ret_V_444 = sub i17 65536, i17 %zext_ln1348_87"   --->   Operation 4067 'sub' 'ret_V_444' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4068 [1/1] (0.00ns)   --->   "%sext_ln1270_469 = sext i16 %r_V_1083_load"   --->   Operation 4068 'sext' 'sext_ln1270_469' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4069 [1/1] (0.00ns)   --->   "%zext_ln1273_175 = zext i17 %ret_V_444"   --->   Operation 4069 'zext' 'zext_ln1273_175' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4070 [3/3] (0.99ns) (grouped into DSP with root node ret_V_445)   --->   "%r_V_1426 = mul i33 %zext_ln1273_175, i33 %sext_ln1270_469"   --->   Operation 4070 'mul' 'r_V_1426' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4071 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1571 = mul i32 %sext_ln1271_87, i32 %zext_ln1273_176"   --->   Operation 4071 'mul' 'r_V_1571' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4072 [1/1] (0.00ns)   --->   "%zext_ln1348_88 = zext i16 %tmpres_zr_V_406"   --->   Operation 4072 'zext' 'zext_ln1348_88' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4073 [1/1] (0.79ns)   --->   "%ret_V_446 = sub i17 65536, i17 %zext_ln1348_88"   --->   Operation 4073 'sub' 'ret_V_446' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4074 [1/1] (0.00ns)   --->   "%sext_ln1270_470 = sext i16 %r_V_1084_load"   --->   Operation 4074 'sext' 'sext_ln1270_470' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4075 [1/1] (0.00ns)   --->   "%zext_ln1273_177 = zext i17 %ret_V_446"   --->   Operation 4075 'zext' 'zext_ln1273_177' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4076 [3/3] (0.99ns) (grouped into DSP with root node ret_V_447)   --->   "%r_V_1429 = mul i33 %zext_ln1273_177, i33 %sext_ln1270_470"   --->   Operation 4076 'mul' 'r_V_1429' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4077 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1572 = mul i32 %sext_ln1271_88, i32 %zext_ln1273_178"   --->   Operation 4077 'mul' 'r_V_1572' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4078 [1/1] (0.00ns)   --->   "%zext_ln1348_89 = zext i16 %tmpres_zr_V_407"   --->   Operation 4078 'zext' 'zext_ln1348_89' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4079 [1/1] (0.79ns)   --->   "%ret_V_448 = sub i17 65536, i17 %zext_ln1348_89"   --->   Operation 4079 'sub' 'ret_V_448' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4080 [1/1] (0.00ns)   --->   "%sext_ln1270_471 = sext i16 %r_V_1087_load"   --->   Operation 4080 'sext' 'sext_ln1270_471' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4081 [1/1] (0.00ns)   --->   "%zext_ln1273_179 = zext i17 %ret_V_448"   --->   Operation 4081 'zext' 'zext_ln1273_179' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4082 [3/3] (0.99ns) (grouped into DSP with root node ret_V_449)   --->   "%r_V_1432 = mul i33 %zext_ln1273_179, i33 %sext_ln1270_471"   --->   Operation 4082 'mul' 'r_V_1432' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4083 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1573 = mul i32 %sext_ln1271_89, i32 %zext_ln1273_180"   --->   Operation 4083 'mul' 'r_V_1573' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4084 [1/1] (0.00ns)   --->   "%zext_ln1348_90 = zext i16 %tmpres_zr_V_408"   --->   Operation 4084 'zext' 'zext_ln1348_90' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4085 [1/1] (0.79ns)   --->   "%ret_V_450 = sub i17 65536, i17 %zext_ln1348_90"   --->   Operation 4085 'sub' 'ret_V_450' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4086 [1/1] (0.00ns)   --->   "%sext_ln1270_472 = sext i16 %r_V_1088_load"   --->   Operation 4086 'sext' 'sext_ln1270_472' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4087 [1/1] (0.00ns)   --->   "%zext_ln1273_181 = zext i17 %ret_V_450"   --->   Operation 4087 'zext' 'zext_ln1273_181' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4088 [3/3] (0.99ns) (grouped into DSP with root node ret_V_451)   --->   "%r_V_1435 = mul i33 %zext_ln1273_181, i33 %sext_ln1270_472"   --->   Operation 4088 'mul' 'r_V_1435' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4089 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1574 = mul i32 %sext_ln1271_90, i32 %zext_ln1273_182"   --->   Operation 4089 'mul' 'r_V_1574' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4090 [1/1] (0.00ns)   --->   "%zext_ln1348_91 = zext i16 %tmpres_zr_V_409"   --->   Operation 4090 'zext' 'zext_ln1348_91' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4091 [1/1] (0.79ns)   --->   "%ret_V_452 = sub i17 65536, i17 %zext_ln1348_91"   --->   Operation 4091 'sub' 'ret_V_452' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4092 [1/1] (0.00ns)   --->   "%sext_ln1270_473 = sext i16 %r_V_1091_load"   --->   Operation 4092 'sext' 'sext_ln1270_473' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4093 [1/1] (0.00ns)   --->   "%zext_ln1273_183 = zext i17 %ret_V_452"   --->   Operation 4093 'zext' 'zext_ln1273_183' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4094 [3/3] (0.99ns) (grouped into DSP with root node ret_V_453)   --->   "%r_V_1438 = mul i33 %zext_ln1273_183, i33 %sext_ln1270_473"   --->   Operation 4094 'mul' 'r_V_1438' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4095 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1575 = mul i32 %sext_ln1271_91, i32 %zext_ln1273_184"   --->   Operation 4095 'mul' 'r_V_1575' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4096 [1/1] (0.00ns)   --->   "%zext_ln1348_92 = zext i16 %tmpres_zr_V_410"   --->   Operation 4096 'zext' 'zext_ln1348_92' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4097 [1/1] (0.79ns)   --->   "%ret_V_454 = sub i17 65536, i17 %zext_ln1348_92"   --->   Operation 4097 'sub' 'ret_V_454' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4098 [1/1] (0.00ns)   --->   "%sext_ln1270_474 = sext i16 %r_V_1092_load"   --->   Operation 4098 'sext' 'sext_ln1270_474' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4099 [1/1] (0.00ns)   --->   "%zext_ln1273_185 = zext i17 %ret_V_454"   --->   Operation 4099 'zext' 'zext_ln1273_185' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4100 [3/3] (0.99ns) (grouped into DSP with root node ret_V_455)   --->   "%r_V_1441 = mul i33 %zext_ln1273_185, i33 %sext_ln1270_474"   --->   Operation 4100 'mul' 'r_V_1441' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4101 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1576 = mul i32 %sext_ln1271_92, i32 %zext_ln1273_186"   --->   Operation 4101 'mul' 'r_V_1576' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4102 [1/1] (0.00ns)   --->   "%zext_ln1348_93 = zext i16 %tmpres_zr_V_411"   --->   Operation 4102 'zext' 'zext_ln1348_93' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4103 [1/1] (0.79ns)   --->   "%ret_V_456 = sub i17 65536, i17 %zext_ln1348_93"   --->   Operation 4103 'sub' 'ret_V_456' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4104 [1/1] (0.00ns)   --->   "%sext_ln1270_475 = sext i16 %r_V_1095_load"   --->   Operation 4104 'sext' 'sext_ln1270_475' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4105 [1/1] (0.00ns)   --->   "%zext_ln1273_187 = zext i17 %ret_V_456"   --->   Operation 4105 'zext' 'zext_ln1273_187' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4106 [3/3] (0.99ns) (grouped into DSP with root node ret_V_457)   --->   "%r_V_1444 = mul i33 %zext_ln1273_187, i33 %sext_ln1270_475"   --->   Operation 4106 'mul' 'r_V_1444' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4107 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1577 = mul i32 %sext_ln1271_93, i32 %zext_ln1273_188"   --->   Operation 4107 'mul' 'r_V_1577' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4108 [1/1] (0.00ns)   --->   "%zext_ln1348_94 = zext i16 %tmpres_zr_V_412"   --->   Operation 4108 'zext' 'zext_ln1348_94' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4109 [1/1] (0.79ns)   --->   "%ret_V_458 = sub i17 65536, i17 %zext_ln1348_94"   --->   Operation 4109 'sub' 'ret_V_458' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4110 [1/1] (0.00ns)   --->   "%sext_ln1270_476 = sext i16 %r_V_1096_load"   --->   Operation 4110 'sext' 'sext_ln1270_476' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4111 [1/1] (0.00ns)   --->   "%zext_ln1273_189 = zext i17 %ret_V_458"   --->   Operation 4111 'zext' 'zext_ln1273_189' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4112 [3/3] (0.99ns) (grouped into DSP with root node ret_V_459)   --->   "%r_V_1447 = mul i33 %zext_ln1273_189, i33 %sext_ln1270_476"   --->   Operation 4112 'mul' 'r_V_1447' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4113 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1578 = mul i32 %sext_ln1271_94, i32 %zext_ln1273_190"   --->   Operation 4113 'mul' 'r_V_1578' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4114 [1/1] (0.00ns)   --->   "%zext_ln1348_95 = zext i16 %tmpres_zr_V_413"   --->   Operation 4114 'zext' 'zext_ln1348_95' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4115 [1/1] (0.79ns)   --->   "%ret_V_460 = sub i17 65536, i17 %zext_ln1348_95"   --->   Operation 4115 'sub' 'ret_V_460' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4116 [1/1] (0.00ns)   --->   "%sext_ln1270_477 = sext i16 %r_V_1099_load"   --->   Operation 4116 'sext' 'sext_ln1270_477' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4117 [1/1] (0.00ns)   --->   "%zext_ln1273_191 = zext i17 %ret_V_460"   --->   Operation 4117 'zext' 'zext_ln1273_191' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4118 [3/3] (0.99ns) (grouped into DSP with root node ret_V_461)   --->   "%r_V_1450 = mul i33 %zext_ln1273_191, i33 %sext_ln1270_477"   --->   Operation 4118 'mul' 'r_V_1450' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4119 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1579 = mul i32 %sext_ln1271_95, i32 %zext_ln1273_192"   --->   Operation 4119 'mul' 'r_V_1579' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4120 [1/1] (0.00ns)   --->   "%zext_ln1348_96 = zext i16 %tmpres_zr_V_414"   --->   Operation 4120 'zext' 'zext_ln1348_96' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4121 [1/1] (0.79ns)   --->   "%ret_V_462 = sub i17 65536, i17 %zext_ln1348_96"   --->   Operation 4121 'sub' 'ret_V_462' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4122 [1/1] (0.00ns)   --->   "%sext_ln1270_478 = sext i16 %r_V_1100_load"   --->   Operation 4122 'sext' 'sext_ln1270_478' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4123 [1/1] (0.00ns)   --->   "%zext_ln1273_193 = zext i17 %ret_V_462"   --->   Operation 4123 'zext' 'zext_ln1273_193' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4124 [3/3] (0.99ns) (grouped into DSP with root node ret_V_463)   --->   "%r_V_1453 = mul i33 %zext_ln1273_193, i33 %sext_ln1270_478"   --->   Operation 4124 'mul' 'r_V_1453' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4125 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1580 = mul i32 %sext_ln1271_96, i32 %zext_ln1273_194"   --->   Operation 4125 'mul' 'r_V_1580' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4126 [1/1] (0.00ns)   --->   "%zext_ln1348_97 = zext i16 %tmpres_zr_V_415"   --->   Operation 4126 'zext' 'zext_ln1348_97' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4127 [1/1] (0.79ns)   --->   "%ret_V_464 = sub i17 65536, i17 %zext_ln1348_97"   --->   Operation 4127 'sub' 'ret_V_464' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4128 [1/1] (0.00ns)   --->   "%sext_ln1270_479 = sext i16 %r_V_1103_load"   --->   Operation 4128 'sext' 'sext_ln1270_479' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4129 [1/1] (0.00ns)   --->   "%zext_ln1273_195 = zext i17 %ret_V_464"   --->   Operation 4129 'zext' 'zext_ln1273_195' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4130 [3/3] (0.99ns) (grouped into DSP with root node ret_V_465)   --->   "%r_V_1456 = mul i33 %zext_ln1273_195, i33 %sext_ln1270_479"   --->   Operation 4130 'mul' 'r_V_1456' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4131 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1581 = mul i32 %sext_ln1271_97, i32 %zext_ln1273_196"   --->   Operation 4131 'mul' 'r_V_1581' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4132 [1/1] (0.00ns)   --->   "%zext_ln1348_98 = zext i16 %tmpres_zr_V_416"   --->   Operation 4132 'zext' 'zext_ln1348_98' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4133 [1/1] (0.79ns)   --->   "%ret_V_466 = sub i17 65536, i17 %zext_ln1348_98"   --->   Operation 4133 'sub' 'ret_V_466' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4134 [1/1] (0.00ns)   --->   "%sext_ln1270_480 = sext i16 %r_V_1104_load"   --->   Operation 4134 'sext' 'sext_ln1270_480' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4135 [1/1] (0.00ns)   --->   "%zext_ln1273_197 = zext i17 %ret_V_466"   --->   Operation 4135 'zext' 'zext_ln1273_197' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4136 [3/3] (0.99ns) (grouped into DSP with root node ret_V_467)   --->   "%r_V_1459 = mul i33 %zext_ln1273_197, i33 %sext_ln1270_480"   --->   Operation 4136 'mul' 'r_V_1459' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4137 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1582 = mul i32 %sext_ln1271_98, i32 %zext_ln1273_198"   --->   Operation 4137 'mul' 'r_V_1582' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4138 [1/1] (0.00ns)   --->   "%zext_ln1348_99 = zext i16 %tmpres_zr_V_417"   --->   Operation 4138 'zext' 'zext_ln1348_99' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4139 [1/1] (0.79ns)   --->   "%ret_V_468 = sub i17 65536, i17 %zext_ln1348_99"   --->   Operation 4139 'sub' 'ret_V_468' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4140 [1/1] (0.00ns)   --->   "%sext_ln1270_481 = sext i16 %r_V_1107_load"   --->   Operation 4140 'sext' 'sext_ln1270_481' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4141 [1/1] (0.00ns)   --->   "%zext_ln1273_199 = zext i17 %ret_V_468"   --->   Operation 4141 'zext' 'zext_ln1273_199' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4142 [3/3] (0.99ns) (grouped into DSP with root node ret_V_469)   --->   "%r_V_1462 = mul i33 %zext_ln1273_199, i33 %sext_ln1270_481"   --->   Operation 4142 'mul' 'r_V_1462' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4143 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1583 = mul i32 %sext_ln1271_99, i32 %zext_ln1273_200"   --->   Operation 4143 'mul' 'r_V_1583' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4144 [1/1] (0.00ns)   --->   "%zext_ln1348_100 = zext i16 %tmpres_zr_V_418"   --->   Operation 4144 'zext' 'zext_ln1348_100' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4145 [1/1] (0.79ns)   --->   "%ret_V_470 = sub i17 65536, i17 %zext_ln1348_100"   --->   Operation 4145 'sub' 'ret_V_470' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4146 [1/1] (0.00ns)   --->   "%sext_ln1270_482 = sext i16 %r_V_1108_load"   --->   Operation 4146 'sext' 'sext_ln1270_482' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4147 [1/1] (0.00ns)   --->   "%zext_ln1273_201 = zext i17 %ret_V_470"   --->   Operation 4147 'zext' 'zext_ln1273_201' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4148 [3/3] (0.99ns) (grouped into DSP with root node ret_V_471)   --->   "%r_V_1465 = mul i33 %zext_ln1273_201, i33 %sext_ln1270_482"   --->   Operation 4148 'mul' 'r_V_1465' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4149 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1584 = mul i32 %sext_ln1271_100, i32 %zext_ln1273_202"   --->   Operation 4149 'mul' 'r_V_1584' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4150 [1/1] (0.00ns)   --->   "%zext_ln1348_101 = zext i16 %tmpres_zr_V_419"   --->   Operation 4150 'zext' 'zext_ln1348_101' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4151 [1/1] (0.79ns)   --->   "%ret_V_472 = sub i17 65536, i17 %zext_ln1348_101"   --->   Operation 4151 'sub' 'ret_V_472' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4152 [1/1] (0.00ns)   --->   "%sext_ln1270_483 = sext i16 %r_V_1111_load"   --->   Operation 4152 'sext' 'sext_ln1270_483' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4153 [1/1] (0.00ns)   --->   "%zext_ln1273_203 = zext i17 %ret_V_472"   --->   Operation 4153 'zext' 'zext_ln1273_203' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4154 [3/3] (0.99ns) (grouped into DSP with root node ret_V_473)   --->   "%r_V_1468 = mul i33 %zext_ln1273_203, i33 %sext_ln1270_483"   --->   Operation 4154 'mul' 'r_V_1468' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4155 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1585 = mul i32 %sext_ln1271_101, i32 %zext_ln1273_204"   --->   Operation 4155 'mul' 'r_V_1585' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4156 [1/1] (0.00ns)   --->   "%zext_ln1348_102 = zext i16 %tmpres_zr_V_420"   --->   Operation 4156 'zext' 'zext_ln1348_102' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4157 [1/1] (0.79ns)   --->   "%ret_V_474 = sub i17 65536, i17 %zext_ln1348_102"   --->   Operation 4157 'sub' 'ret_V_474' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4158 [1/1] (0.00ns)   --->   "%sext_ln1270_484 = sext i16 %r_V_1112_load"   --->   Operation 4158 'sext' 'sext_ln1270_484' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4159 [1/1] (0.00ns)   --->   "%zext_ln1273_205 = zext i17 %ret_V_474"   --->   Operation 4159 'zext' 'zext_ln1273_205' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4160 [3/3] (0.99ns) (grouped into DSP with root node ret_V_475)   --->   "%r_V_1471 = mul i33 %zext_ln1273_205, i33 %sext_ln1270_484"   --->   Operation 4160 'mul' 'r_V_1471' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4161 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1586 = mul i32 %sext_ln1271_102, i32 %zext_ln1273_206"   --->   Operation 4161 'mul' 'r_V_1586' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4162 [1/1] (0.00ns)   --->   "%zext_ln1348_103 = zext i16 %tmpres_zr_V_421"   --->   Operation 4162 'zext' 'zext_ln1348_103' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4163 [1/1] (0.79ns)   --->   "%ret_V_476 = sub i17 65536, i17 %zext_ln1348_103"   --->   Operation 4163 'sub' 'ret_V_476' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4164 [1/1] (0.00ns)   --->   "%sext_ln1270_485 = sext i16 %r_V_1115_load"   --->   Operation 4164 'sext' 'sext_ln1270_485' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4165 [1/1] (0.00ns)   --->   "%zext_ln1273_207 = zext i17 %ret_V_476"   --->   Operation 4165 'zext' 'zext_ln1273_207' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4166 [3/3] (0.99ns) (grouped into DSP with root node ret_V_477)   --->   "%r_V_1474 = mul i33 %zext_ln1273_207, i33 %sext_ln1270_485"   --->   Operation 4166 'mul' 'r_V_1474' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4167 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1587 = mul i32 %sext_ln1271_103, i32 %zext_ln1273_208"   --->   Operation 4167 'mul' 'r_V_1587' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4168 [1/1] (0.00ns)   --->   "%zext_ln1348_104 = zext i16 %tmpres_zr_V_422"   --->   Operation 4168 'zext' 'zext_ln1348_104' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4169 [1/1] (0.79ns)   --->   "%ret_V_478 = sub i17 65536, i17 %zext_ln1348_104"   --->   Operation 4169 'sub' 'ret_V_478' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4170 [1/1] (0.00ns)   --->   "%sext_ln1270_486 = sext i16 %r_V_1116_load"   --->   Operation 4170 'sext' 'sext_ln1270_486' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4171 [1/1] (0.00ns)   --->   "%zext_ln1273_209 = zext i17 %ret_V_478"   --->   Operation 4171 'zext' 'zext_ln1273_209' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4172 [3/3] (0.99ns) (grouped into DSP with root node ret_V_479)   --->   "%r_V_1477 = mul i33 %zext_ln1273_209, i33 %sext_ln1270_486"   --->   Operation 4172 'mul' 'r_V_1477' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4173 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1588 = mul i32 %sext_ln1271_104, i32 %zext_ln1273_210"   --->   Operation 4173 'mul' 'r_V_1588' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4174 [1/1] (0.00ns)   --->   "%zext_ln1348_105 = zext i16 %tmpres_zr_V_423"   --->   Operation 4174 'zext' 'zext_ln1348_105' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4175 [1/1] (0.79ns)   --->   "%ret_V_480 = sub i17 65536, i17 %zext_ln1348_105"   --->   Operation 4175 'sub' 'ret_V_480' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4176 [1/1] (0.00ns)   --->   "%sext_ln1270_487 = sext i16 %r_V_1119_load"   --->   Operation 4176 'sext' 'sext_ln1270_487' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4177 [1/1] (0.00ns)   --->   "%zext_ln1273_211 = zext i17 %ret_V_480"   --->   Operation 4177 'zext' 'zext_ln1273_211' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4178 [3/3] (0.99ns) (grouped into DSP with root node ret_V_481)   --->   "%r_V_1480 = mul i33 %zext_ln1273_211, i33 %sext_ln1270_487"   --->   Operation 4178 'mul' 'r_V_1480' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4179 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1589 = mul i32 %sext_ln1271_105, i32 %zext_ln1273_212"   --->   Operation 4179 'mul' 'r_V_1589' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4180 [1/1] (0.00ns)   --->   "%zext_ln1348_106 = zext i16 %tmpres_zr_V_424"   --->   Operation 4180 'zext' 'zext_ln1348_106' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4181 [1/1] (0.79ns)   --->   "%ret_V_482 = sub i17 65536, i17 %zext_ln1348_106"   --->   Operation 4181 'sub' 'ret_V_482' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4182 [1/1] (0.00ns)   --->   "%sext_ln1270_488 = sext i16 %r_V_1120_load"   --->   Operation 4182 'sext' 'sext_ln1270_488' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4183 [1/1] (0.00ns)   --->   "%zext_ln1273_213 = zext i17 %ret_V_482"   --->   Operation 4183 'zext' 'zext_ln1273_213' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4184 [3/3] (0.99ns) (grouped into DSP with root node ret_V_483)   --->   "%r_V_1483 = mul i33 %zext_ln1273_213, i33 %sext_ln1270_488"   --->   Operation 4184 'mul' 'r_V_1483' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4185 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1590 = mul i32 %sext_ln1271_106, i32 %zext_ln1273_214"   --->   Operation 4185 'mul' 'r_V_1590' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4186 [1/1] (0.00ns)   --->   "%zext_ln1348_107 = zext i16 %tmpres_zr_V_425"   --->   Operation 4186 'zext' 'zext_ln1348_107' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4187 [1/1] (0.79ns)   --->   "%ret_V_484 = sub i17 65536, i17 %zext_ln1348_107"   --->   Operation 4187 'sub' 'ret_V_484' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4188 [1/1] (0.00ns)   --->   "%sext_ln1270_489 = sext i16 %r_V_1123_load"   --->   Operation 4188 'sext' 'sext_ln1270_489' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4189 [1/1] (0.00ns)   --->   "%zext_ln1273_215 = zext i17 %ret_V_484"   --->   Operation 4189 'zext' 'zext_ln1273_215' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4190 [3/3] (0.99ns) (grouped into DSP with root node ret_V_485)   --->   "%r_V_1486 = mul i33 %zext_ln1273_215, i33 %sext_ln1270_489"   --->   Operation 4190 'mul' 'r_V_1486' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4191 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1591 = mul i32 %sext_ln1271_107, i32 %zext_ln1273_216"   --->   Operation 4191 'mul' 'r_V_1591' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4192 [1/1] (0.00ns)   --->   "%zext_ln1348_108 = zext i16 %tmpres_zr_V_426"   --->   Operation 4192 'zext' 'zext_ln1348_108' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4193 [1/1] (0.79ns)   --->   "%ret_V_486 = sub i17 65536, i17 %zext_ln1348_108"   --->   Operation 4193 'sub' 'ret_V_486' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4194 [1/1] (0.00ns)   --->   "%sext_ln1270_490 = sext i16 %r_V_1124_load"   --->   Operation 4194 'sext' 'sext_ln1270_490' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4195 [1/1] (0.00ns)   --->   "%zext_ln1273_217 = zext i17 %ret_V_486"   --->   Operation 4195 'zext' 'zext_ln1273_217' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4196 [3/3] (0.99ns) (grouped into DSP with root node ret_V_487)   --->   "%r_V_1489 = mul i33 %zext_ln1273_217, i33 %sext_ln1270_490"   --->   Operation 4196 'mul' 'r_V_1489' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4197 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1592 = mul i32 %sext_ln1271_108, i32 %zext_ln1273_218"   --->   Operation 4197 'mul' 'r_V_1592' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4198 [1/1] (0.00ns)   --->   "%zext_ln1348_109 = zext i16 %tmpres_zr_V_427"   --->   Operation 4198 'zext' 'zext_ln1348_109' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4199 [1/1] (0.79ns)   --->   "%ret_V_488 = sub i17 65536, i17 %zext_ln1348_109"   --->   Operation 4199 'sub' 'ret_V_488' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4200 [1/1] (0.00ns)   --->   "%sext_ln1270_491 = sext i16 %r_V_1127_load"   --->   Operation 4200 'sext' 'sext_ln1270_491' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4201 [1/1] (0.00ns)   --->   "%zext_ln1273_219 = zext i17 %ret_V_488"   --->   Operation 4201 'zext' 'zext_ln1273_219' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4202 [3/3] (0.99ns) (grouped into DSP with root node ret_V_489)   --->   "%r_V_1492 = mul i33 %zext_ln1273_219, i33 %sext_ln1270_491"   --->   Operation 4202 'mul' 'r_V_1492' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4203 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1593 = mul i32 %sext_ln1271_109, i32 %zext_ln1273_220"   --->   Operation 4203 'mul' 'r_V_1593' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4204 [1/1] (0.00ns)   --->   "%zext_ln1348_110 = zext i16 %tmpres_zr_V_428"   --->   Operation 4204 'zext' 'zext_ln1348_110' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4205 [1/1] (0.79ns)   --->   "%ret_V_490 = sub i17 65536, i17 %zext_ln1348_110"   --->   Operation 4205 'sub' 'ret_V_490' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4206 [1/1] (0.00ns)   --->   "%sext_ln1270_492 = sext i16 %r_V_1128_load"   --->   Operation 4206 'sext' 'sext_ln1270_492' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4207 [1/1] (0.00ns)   --->   "%zext_ln1273_221 = zext i17 %ret_V_490"   --->   Operation 4207 'zext' 'zext_ln1273_221' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4208 [3/3] (0.99ns) (grouped into DSP with root node ret_V_491)   --->   "%r_V_1495 = mul i33 %zext_ln1273_221, i33 %sext_ln1270_492"   --->   Operation 4208 'mul' 'r_V_1495' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4209 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1594 = mul i32 %sext_ln1271_110, i32 %zext_ln1273_222"   --->   Operation 4209 'mul' 'r_V_1594' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4210 [1/1] (0.00ns)   --->   "%zext_ln1348_111 = zext i16 %tmpres_zr_V_429"   --->   Operation 4210 'zext' 'zext_ln1348_111' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4211 [1/1] (0.79ns)   --->   "%ret_V_492 = sub i17 65536, i17 %zext_ln1348_111"   --->   Operation 4211 'sub' 'ret_V_492' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4212 [1/1] (0.00ns)   --->   "%sext_ln1270_493 = sext i16 %r_V_1131_load"   --->   Operation 4212 'sext' 'sext_ln1270_493' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4213 [1/1] (0.00ns)   --->   "%zext_ln1273_223 = zext i17 %ret_V_492"   --->   Operation 4213 'zext' 'zext_ln1273_223' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4214 [3/3] (0.99ns) (grouped into DSP with root node ret_V_493)   --->   "%r_V_1498 = mul i33 %zext_ln1273_223, i33 %sext_ln1270_493"   --->   Operation 4214 'mul' 'r_V_1498' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4215 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1595 = mul i32 %sext_ln1271_111, i32 %zext_ln1273_224"   --->   Operation 4215 'mul' 'r_V_1595' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4216 [1/1] (0.00ns)   --->   "%zext_ln1348_112 = zext i16 %tmpres_zr_V_430"   --->   Operation 4216 'zext' 'zext_ln1348_112' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4217 [1/1] (0.79ns)   --->   "%ret_V_494 = sub i17 65536, i17 %zext_ln1348_112"   --->   Operation 4217 'sub' 'ret_V_494' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4218 [1/1] (0.00ns)   --->   "%sext_ln1270_494 = sext i16 %r_V_1132_load"   --->   Operation 4218 'sext' 'sext_ln1270_494' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4219 [1/1] (0.00ns)   --->   "%zext_ln1273_225 = zext i17 %ret_V_494"   --->   Operation 4219 'zext' 'zext_ln1273_225' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4220 [3/3] (0.99ns) (grouped into DSP with root node ret_V_495)   --->   "%r_V_1501 = mul i33 %zext_ln1273_225, i33 %sext_ln1270_494"   --->   Operation 4220 'mul' 'r_V_1501' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4221 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1596 = mul i32 %sext_ln1271_112, i32 %zext_ln1273_226"   --->   Operation 4221 'mul' 'r_V_1596' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4222 [1/1] (0.00ns)   --->   "%zext_ln1348_113 = zext i16 %tmpres_zr_V_431"   --->   Operation 4222 'zext' 'zext_ln1348_113' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4223 [1/1] (0.79ns)   --->   "%ret_V_496 = sub i17 65536, i17 %zext_ln1348_113"   --->   Operation 4223 'sub' 'ret_V_496' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4224 [1/1] (0.00ns)   --->   "%sext_ln1270_495 = sext i16 %r_V_1135_load"   --->   Operation 4224 'sext' 'sext_ln1270_495' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4225 [1/1] (0.00ns)   --->   "%zext_ln1273_227 = zext i17 %ret_V_496"   --->   Operation 4225 'zext' 'zext_ln1273_227' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4226 [3/3] (0.99ns) (grouped into DSP with root node ret_V_497)   --->   "%r_V_1504 = mul i33 %zext_ln1273_227, i33 %sext_ln1270_495"   --->   Operation 4226 'mul' 'r_V_1504' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4227 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1597 = mul i32 %sext_ln1271_113, i32 %zext_ln1273_228"   --->   Operation 4227 'mul' 'r_V_1597' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4228 [1/1] (0.00ns)   --->   "%zext_ln1348_114 = zext i16 %tmpres_zr_V_432"   --->   Operation 4228 'zext' 'zext_ln1348_114' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4229 [1/1] (0.79ns)   --->   "%ret_V_498 = sub i17 65536, i17 %zext_ln1348_114"   --->   Operation 4229 'sub' 'ret_V_498' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4230 [1/1] (0.00ns)   --->   "%sext_ln1270_496 = sext i16 %r_V_1136_load"   --->   Operation 4230 'sext' 'sext_ln1270_496' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4231 [1/1] (0.00ns)   --->   "%zext_ln1273_229 = zext i17 %ret_V_498"   --->   Operation 4231 'zext' 'zext_ln1273_229' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4232 [3/3] (0.99ns) (grouped into DSP with root node ret_V_499)   --->   "%r_V_1507 = mul i33 %zext_ln1273_229, i33 %sext_ln1270_496"   --->   Operation 4232 'mul' 'r_V_1507' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4233 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1598 = mul i32 %sext_ln1271_114, i32 %zext_ln1273_230"   --->   Operation 4233 'mul' 'r_V_1598' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4234 [1/1] (0.00ns)   --->   "%zext_ln1348_115 = zext i16 %tmpres_zr_V_433"   --->   Operation 4234 'zext' 'zext_ln1348_115' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4235 [1/1] (0.79ns)   --->   "%ret_V_500 = sub i17 65536, i17 %zext_ln1348_115"   --->   Operation 4235 'sub' 'ret_V_500' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4236 [1/1] (0.00ns)   --->   "%sext_ln1270_497 = sext i16 %r_V_1139_load"   --->   Operation 4236 'sext' 'sext_ln1270_497' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4237 [1/1] (0.00ns)   --->   "%zext_ln1273_231 = zext i17 %ret_V_500"   --->   Operation 4237 'zext' 'zext_ln1273_231' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4238 [3/3] (0.99ns) (grouped into DSP with root node ret_V_501)   --->   "%r_V_1510 = mul i33 %zext_ln1273_231, i33 %sext_ln1270_497"   --->   Operation 4238 'mul' 'r_V_1510' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4239 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1599 = mul i32 %sext_ln1271_115, i32 %zext_ln1273_232"   --->   Operation 4239 'mul' 'r_V_1599' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4240 [1/1] (0.00ns)   --->   "%zext_ln1348_116 = zext i16 %tmpres_zr_V_434"   --->   Operation 4240 'zext' 'zext_ln1348_116' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4241 [1/1] (0.79ns)   --->   "%ret_V_502 = sub i17 65536, i17 %zext_ln1348_116"   --->   Operation 4241 'sub' 'ret_V_502' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4242 [1/1] (0.00ns)   --->   "%sext_ln1270_498 = sext i16 %r_V_1140_load"   --->   Operation 4242 'sext' 'sext_ln1270_498' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4243 [1/1] (0.00ns)   --->   "%zext_ln1273_233 = zext i17 %ret_V_502"   --->   Operation 4243 'zext' 'zext_ln1273_233' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4244 [3/3] (0.99ns) (grouped into DSP with root node ret_V_503)   --->   "%r_V_1513 = mul i33 %zext_ln1273_233, i33 %sext_ln1270_498"   --->   Operation 4244 'mul' 'r_V_1513' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4245 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1600 = mul i32 %sext_ln1271_116, i32 %zext_ln1273_234"   --->   Operation 4245 'mul' 'r_V_1600' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4246 [1/1] (0.00ns)   --->   "%zext_ln1348_117 = zext i16 %tmpres_zr_V_435"   --->   Operation 4246 'zext' 'zext_ln1348_117' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4247 [1/1] (0.79ns)   --->   "%ret_V_504 = sub i17 65536, i17 %zext_ln1348_117"   --->   Operation 4247 'sub' 'ret_V_504' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4248 [1/1] (0.00ns)   --->   "%sext_ln1270_499 = sext i16 %r_V_1143_load"   --->   Operation 4248 'sext' 'sext_ln1270_499' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4249 [1/1] (0.00ns)   --->   "%zext_ln1273_235 = zext i17 %ret_V_504"   --->   Operation 4249 'zext' 'zext_ln1273_235' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4250 [3/3] (0.99ns) (grouped into DSP with root node ret_V_505)   --->   "%r_V_1516 = mul i33 %zext_ln1273_235, i33 %sext_ln1270_499"   --->   Operation 4250 'mul' 'r_V_1516' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4251 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1601 = mul i32 %sext_ln1271_117, i32 %zext_ln1273_236"   --->   Operation 4251 'mul' 'r_V_1601' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4252 [1/1] (0.00ns)   --->   "%zext_ln1348_118 = zext i16 %tmpres_zr_V_436"   --->   Operation 4252 'zext' 'zext_ln1348_118' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4253 [1/1] (0.79ns)   --->   "%ret_V_506 = sub i17 65536, i17 %zext_ln1348_118"   --->   Operation 4253 'sub' 'ret_V_506' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4254 [1/1] (0.00ns)   --->   "%sext_ln1270_500 = sext i16 %r_V_1144_load"   --->   Operation 4254 'sext' 'sext_ln1270_500' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4255 [1/1] (0.00ns)   --->   "%zext_ln1273_237 = zext i17 %ret_V_506"   --->   Operation 4255 'zext' 'zext_ln1273_237' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4256 [3/3] (0.99ns) (grouped into DSP with root node ret_V_507)   --->   "%r_V_1519 = mul i33 %zext_ln1273_237, i33 %sext_ln1270_500"   --->   Operation 4256 'mul' 'r_V_1519' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4257 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1602 = mul i32 %sext_ln1271_118, i32 %zext_ln1273_238"   --->   Operation 4257 'mul' 'r_V_1602' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4258 [1/1] (0.00ns)   --->   "%zext_ln1348_119 = zext i16 %tmpres_zr_V_437"   --->   Operation 4258 'zext' 'zext_ln1348_119' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4259 [1/1] (0.79ns)   --->   "%ret_V_508 = sub i17 65536, i17 %zext_ln1348_119"   --->   Operation 4259 'sub' 'ret_V_508' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4260 [1/1] (0.00ns)   --->   "%sext_ln1270_501 = sext i16 %r_V_1147_load"   --->   Operation 4260 'sext' 'sext_ln1270_501' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4261 [1/1] (0.00ns)   --->   "%zext_ln1273_239 = zext i17 %ret_V_508"   --->   Operation 4261 'zext' 'zext_ln1273_239' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4262 [3/3] (0.99ns) (grouped into DSP with root node ret_V_509)   --->   "%r_V_1522 = mul i33 %zext_ln1273_239, i33 %sext_ln1270_501"   --->   Operation 4262 'mul' 'r_V_1522' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4263 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1603 = mul i32 %sext_ln1271_119, i32 %zext_ln1273_240"   --->   Operation 4263 'mul' 'r_V_1603' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4264 [1/1] (0.00ns)   --->   "%zext_ln1348_120 = zext i16 %tmpres_zr_V_438"   --->   Operation 4264 'zext' 'zext_ln1348_120' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4265 [1/1] (0.79ns)   --->   "%ret_V_510 = sub i17 65536, i17 %zext_ln1348_120"   --->   Operation 4265 'sub' 'ret_V_510' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4266 [1/1] (0.00ns)   --->   "%sext_ln1270_502 = sext i16 %r_V_1148_load"   --->   Operation 4266 'sext' 'sext_ln1270_502' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4267 [1/1] (0.00ns)   --->   "%zext_ln1273_241 = zext i17 %ret_V_510"   --->   Operation 4267 'zext' 'zext_ln1273_241' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4268 [3/3] (0.99ns) (grouped into DSP with root node ret_V_511)   --->   "%r_V_1525 = mul i33 %zext_ln1273_241, i33 %sext_ln1270_502"   --->   Operation 4268 'mul' 'r_V_1525' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4269 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1604 = mul i32 %sext_ln1271_120, i32 %zext_ln1273_242"   --->   Operation 4269 'mul' 'r_V_1604' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4270 [1/1] (0.00ns)   --->   "%zext_ln1348_121 = zext i16 %tmpres_zr_V_439"   --->   Operation 4270 'zext' 'zext_ln1348_121' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4271 [1/1] (0.79ns)   --->   "%ret_V_512 = sub i17 65536, i17 %zext_ln1348_121"   --->   Operation 4271 'sub' 'ret_V_512' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4272 [1/1] (0.00ns)   --->   "%sext_ln1270_503 = sext i16 %r_V_1151_load"   --->   Operation 4272 'sext' 'sext_ln1270_503' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4273 [1/1] (0.00ns)   --->   "%zext_ln1273_243 = zext i17 %ret_V_512"   --->   Operation 4273 'zext' 'zext_ln1273_243' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4274 [3/3] (0.99ns) (grouped into DSP with root node ret_V_513)   --->   "%r_V_1528 = mul i33 %zext_ln1273_243, i33 %sext_ln1270_503"   --->   Operation 4274 'mul' 'r_V_1528' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4275 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1605 = mul i32 %sext_ln1271_121, i32 %zext_ln1273_244"   --->   Operation 4275 'mul' 'r_V_1605' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4276 [1/1] (0.00ns)   --->   "%zext_ln1348_122 = zext i16 %tmpres_zr_V_440"   --->   Operation 4276 'zext' 'zext_ln1348_122' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4277 [1/1] (0.79ns)   --->   "%ret_V_514 = sub i17 65536, i17 %zext_ln1348_122"   --->   Operation 4277 'sub' 'ret_V_514' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4278 [1/1] (0.00ns)   --->   "%sext_ln1270_504 = sext i16 %r_V_1152_load"   --->   Operation 4278 'sext' 'sext_ln1270_504' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4279 [1/1] (0.00ns)   --->   "%zext_ln1273_245 = zext i17 %ret_V_514"   --->   Operation 4279 'zext' 'zext_ln1273_245' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4280 [3/3] (0.99ns) (grouped into DSP with root node ret_V_515)   --->   "%r_V_1531 = mul i33 %zext_ln1273_245, i33 %sext_ln1270_504"   --->   Operation 4280 'mul' 'r_V_1531' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4281 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1606 = mul i32 %sext_ln1271_122, i32 %zext_ln1273_246"   --->   Operation 4281 'mul' 'r_V_1606' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4282 [1/1] (0.00ns)   --->   "%zext_ln1348_123 = zext i16 %tmpres_zr_V_441"   --->   Operation 4282 'zext' 'zext_ln1348_123' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4283 [1/1] (0.79ns)   --->   "%ret_V_516 = sub i17 65536, i17 %zext_ln1348_123"   --->   Operation 4283 'sub' 'ret_V_516' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4284 [1/1] (0.00ns)   --->   "%sext_ln1270_505 = sext i16 %r_V_1155_load"   --->   Operation 4284 'sext' 'sext_ln1270_505' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4285 [1/1] (0.00ns)   --->   "%zext_ln1273_247 = zext i17 %ret_V_516"   --->   Operation 4285 'zext' 'zext_ln1273_247' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4286 [3/3] (0.99ns) (grouped into DSP with root node ret_V_517)   --->   "%r_V_1534 = mul i33 %zext_ln1273_247, i33 %sext_ln1270_505"   --->   Operation 4286 'mul' 'r_V_1534' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4287 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1607 = mul i32 %sext_ln1271_123, i32 %zext_ln1273_248"   --->   Operation 4287 'mul' 'r_V_1607' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4288 [1/1] (0.00ns)   --->   "%zext_ln1348_124 = zext i16 %tmpres_zr_V_442"   --->   Operation 4288 'zext' 'zext_ln1348_124' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4289 [1/1] (0.79ns)   --->   "%ret_V_518 = sub i17 65536, i17 %zext_ln1348_124"   --->   Operation 4289 'sub' 'ret_V_518' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4290 [1/1] (0.00ns)   --->   "%sext_ln1270_506 = sext i16 %r_V_1156_load"   --->   Operation 4290 'sext' 'sext_ln1270_506' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4291 [1/1] (0.00ns)   --->   "%zext_ln1273_249 = zext i17 %ret_V_518"   --->   Operation 4291 'zext' 'zext_ln1273_249' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4292 [3/3] (0.99ns) (grouped into DSP with root node ret_V_519)   --->   "%r_V_1537 = mul i33 %zext_ln1273_249, i33 %sext_ln1270_506"   --->   Operation 4292 'mul' 'r_V_1537' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4293 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1608 = mul i32 %sext_ln1271_124, i32 %zext_ln1273_250"   --->   Operation 4293 'mul' 'r_V_1608' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4294 [1/1] (0.00ns)   --->   "%zext_ln1348_125 = zext i16 %tmpres_zr_V_443"   --->   Operation 4294 'zext' 'zext_ln1348_125' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4295 [1/1] (0.79ns)   --->   "%ret_V_520 = sub i17 65536, i17 %zext_ln1348_125"   --->   Operation 4295 'sub' 'ret_V_520' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4296 [1/1] (0.00ns)   --->   "%sext_ln1270_507 = sext i16 %r_V_1158_load"   --->   Operation 4296 'sext' 'sext_ln1270_507' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4297 [1/1] (0.00ns)   --->   "%zext_ln1273_251 = zext i17 %ret_V_520"   --->   Operation 4297 'zext' 'zext_ln1273_251' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4298 [3/3] (0.99ns) (grouped into DSP with root node ret_V_521)   --->   "%r_V_1540 = mul i33 %zext_ln1273_251, i33 %sext_ln1270_507"   --->   Operation 4298 'mul' 'r_V_1540' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4299 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1609 = mul i32 %sext_ln1271_125, i32 %zext_ln1273_252"   --->   Operation 4299 'mul' 'r_V_1609' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4300 [1/1] (0.00ns)   --->   "%zext_ln1348_126 = zext i16 %tmpres_zr_V_444"   --->   Operation 4300 'zext' 'zext_ln1348_126' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4301 [1/1] (0.79ns)   --->   "%ret_V_522 = sub i17 65536, i17 %zext_ln1348_126"   --->   Operation 4301 'sub' 'ret_V_522' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4302 [1/1] (0.00ns)   --->   "%sext_ln1270_508 = sext i16 %r_V_1159_load"   --->   Operation 4302 'sext' 'sext_ln1270_508' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4303 [1/1] (0.00ns)   --->   "%zext_ln1273_253 = zext i17 %ret_V_522"   --->   Operation 4303 'zext' 'zext_ln1273_253' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 4304 [3/3] (0.99ns) (grouped into DSP with root node ret_V_523)   --->   "%r_V_1543 = mul i33 %zext_ln1273_253, i33 %sext_ln1270_508"   --->   Operation 4304 'mul' 'r_V_1543' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 4305 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1610 = mul i32 %sext_ln1271_126, i32 %zext_ln1273_254"   --->   Operation 4305 'mul' 'r_V_1610' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 78 <SV = 74> <Delay = 0.99>
ST_78 : Operation 4306 [2/3] (0.99ns) (grouped into DSP with root node ret_V_397)   --->   "%r_V_1354 = mul i33 %zext_ln1273, i33 %sext_ln1270"   --->   Operation 4306 'mul' 'r_V_1354' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4307 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1547 = mul i32 %sext_ln1271, i32 %zext_ln1273_128"   --->   Operation 4307 'mul' 'r_V_1547' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4308 [2/3] (0.99ns) (grouped into DSP with root node ret_V_399)   --->   "%r_V_1357 = mul i33 %zext_ln1273_129, i33 %sext_ln1270_446"   --->   Operation 4308 'mul' 'r_V_1357' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4309 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1548 = mul i32 %sext_ln1271_64, i32 %zext_ln1273_130"   --->   Operation 4309 'mul' 'r_V_1548' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4310 [2/3] (0.99ns) (grouped into DSP with root node ret_V_401)   --->   "%r_V_1360 = mul i33 %zext_ln1273_131, i33 %sext_ln1270_447"   --->   Operation 4310 'mul' 'r_V_1360' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4311 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1549 = mul i32 %sext_ln1271_65, i32 %zext_ln1273_132"   --->   Operation 4311 'mul' 'r_V_1549' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4312 [2/3] (0.99ns) (grouped into DSP with root node ret_V_403)   --->   "%r_V_1363 = mul i33 %zext_ln1273_133, i33 %sext_ln1270_448"   --->   Operation 4312 'mul' 'r_V_1363' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4313 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1550 = mul i32 %sext_ln1271_66, i32 %zext_ln1273_134"   --->   Operation 4313 'mul' 'r_V_1550' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4314 [2/3] (0.99ns) (grouped into DSP with root node ret_V_405)   --->   "%r_V_1366 = mul i33 %zext_ln1273_135, i33 %sext_ln1270_449"   --->   Operation 4314 'mul' 'r_V_1366' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4315 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1551 = mul i32 %sext_ln1271_67, i32 %zext_ln1273_136"   --->   Operation 4315 'mul' 'r_V_1551' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4316 [2/3] (0.99ns) (grouped into DSP with root node ret_V_407)   --->   "%r_V_1369 = mul i33 %zext_ln1273_137, i33 %sext_ln1270_450"   --->   Operation 4316 'mul' 'r_V_1369' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4317 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1552 = mul i32 %sext_ln1271_68, i32 %zext_ln1273_138"   --->   Operation 4317 'mul' 'r_V_1552' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4318 [2/3] (0.99ns) (grouped into DSP with root node ret_V_409)   --->   "%r_V_1372 = mul i33 %zext_ln1273_139, i33 %sext_ln1270_451"   --->   Operation 4318 'mul' 'r_V_1372' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4319 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1553 = mul i32 %sext_ln1271_69, i32 %zext_ln1273_140"   --->   Operation 4319 'mul' 'r_V_1553' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4320 [2/3] (0.99ns) (grouped into DSP with root node ret_V_411)   --->   "%r_V_1375 = mul i33 %zext_ln1273_141, i33 %sext_ln1270_452"   --->   Operation 4320 'mul' 'r_V_1375' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4321 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1554 = mul i32 %sext_ln1271_70, i32 %zext_ln1273_142"   --->   Operation 4321 'mul' 'r_V_1554' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4322 [2/3] (0.99ns) (grouped into DSP with root node ret_V_413)   --->   "%r_V_1378 = mul i33 %zext_ln1273_143, i33 %sext_ln1270_453"   --->   Operation 4322 'mul' 'r_V_1378' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4323 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1555 = mul i32 %sext_ln1271_71, i32 %zext_ln1273_144"   --->   Operation 4323 'mul' 'r_V_1555' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4324 [2/3] (0.99ns) (grouped into DSP with root node ret_V_415)   --->   "%r_V_1381 = mul i33 %zext_ln1273_145, i33 %sext_ln1270_454"   --->   Operation 4324 'mul' 'r_V_1381' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4325 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1556 = mul i32 %sext_ln1271_72, i32 %zext_ln1273_146"   --->   Operation 4325 'mul' 'r_V_1556' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4326 [2/3] (0.99ns) (grouped into DSP with root node ret_V_417)   --->   "%r_V_1384 = mul i33 %zext_ln1273_147, i33 %sext_ln1270_455"   --->   Operation 4326 'mul' 'r_V_1384' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4327 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1557 = mul i32 %sext_ln1271_73, i32 %zext_ln1273_148"   --->   Operation 4327 'mul' 'r_V_1557' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4328 [2/3] (0.99ns) (grouped into DSP with root node ret_V_419)   --->   "%r_V_1387 = mul i33 %zext_ln1273_149, i33 %sext_ln1270_456"   --->   Operation 4328 'mul' 'r_V_1387' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4329 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1558 = mul i32 %sext_ln1271_74, i32 %zext_ln1273_150"   --->   Operation 4329 'mul' 'r_V_1558' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4330 [2/3] (0.99ns) (grouped into DSP with root node ret_V_421)   --->   "%r_V_1390 = mul i33 %zext_ln1273_151, i33 %sext_ln1270_457"   --->   Operation 4330 'mul' 'r_V_1390' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4331 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1559 = mul i32 %sext_ln1271_75, i32 %zext_ln1273_152"   --->   Operation 4331 'mul' 'r_V_1559' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4332 [2/3] (0.99ns) (grouped into DSP with root node ret_V_423)   --->   "%r_V_1393 = mul i33 %zext_ln1273_153, i33 %sext_ln1270_458"   --->   Operation 4332 'mul' 'r_V_1393' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4333 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1560 = mul i32 %sext_ln1271_76, i32 %zext_ln1273_154"   --->   Operation 4333 'mul' 'r_V_1560' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4334 [2/3] (0.99ns) (grouped into DSP with root node ret_V_425)   --->   "%r_V_1396 = mul i33 %zext_ln1273_155, i33 %sext_ln1270_459"   --->   Operation 4334 'mul' 'r_V_1396' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4335 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1561 = mul i32 %sext_ln1271_77, i32 %zext_ln1273_156"   --->   Operation 4335 'mul' 'r_V_1561' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4336 [2/3] (0.99ns) (grouped into DSP with root node ret_V_427)   --->   "%r_V_1399 = mul i33 %zext_ln1273_157, i33 %sext_ln1270_460"   --->   Operation 4336 'mul' 'r_V_1399' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4337 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1562 = mul i32 %sext_ln1271_78, i32 %zext_ln1273_158"   --->   Operation 4337 'mul' 'r_V_1562' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4338 [2/3] (0.99ns) (grouped into DSP with root node ret_V_429)   --->   "%r_V_1402 = mul i33 %zext_ln1273_159, i33 %sext_ln1270_461"   --->   Operation 4338 'mul' 'r_V_1402' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4339 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1563 = mul i32 %sext_ln1271_79, i32 %zext_ln1273_160"   --->   Operation 4339 'mul' 'r_V_1563' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4340 [2/3] (0.99ns) (grouped into DSP with root node ret_V_431)   --->   "%r_V_1405 = mul i33 %zext_ln1273_161, i33 %sext_ln1270_462"   --->   Operation 4340 'mul' 'r_V_1405' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4341 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1564 = mul i32 %sext_ln1271_80, i32 %zext_ln1273_162"   --->   Operation 4341 'mul' 'r_V_1564' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4342 [2/3] (0.99ns) (grouped into DSP with root node ret_V_433)   --->   "%r_V_1408 = mul i33 %zext_ln1273_163, i33 %sext_ln1270_463"   --->   Operation 4342 'mul' 'r_V_1408' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4343 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1565 = mul i32 %sext_ln1271_81, i32 %zext_ln1273_164"   --->   Operation 4343 'mul' 'r_V_1565' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4344 [2/3] (0.99ns) (grouped into DSP with root node ret_V_435)   --->   "%r_V_1411 = mul i33 %zext_ln1273_165, i33 %sext_ln1270_464"   --->   Operation 4344 'mul' 'r_V_1411' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4345 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1566 = mul i32 %sext_ln1271_82, i32 %zext_ln1273_166"   --->   Operation 4345 'mul' 'r_V_1566' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4346 [2/3] (0.99ns) (grouped into DSP with root node ret_V_437)   --->   "%r_V_1414 = mul i33 %zext_ln1273_167, i33 %sext_ln1270_465"   --->   Operation 4346 'mul' 'r_V_1414' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4347 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1567 = mul i32 %sext_ln1271_83, i32 %zext_ln1273_168"   --->   Operation 4347 'mul' 'r_V_1567' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4348 [2/3] (0.99ns) (grouped into DSP with root node ret_V_439)   --->   "%r_V_1417 = mul i33 %zext_ln1273_169, i33 %sext_ln1270_466"   --->   Operation 4348 'mul' 'r_V_1417' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4349 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1568 = mul i32 %sext_ln1271_84, i32 %zext_ln1273_170"   --->   Operation 4349 'mul' 'r_V_1568' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4350 [2/3] (0.99ns) (grouped into DSP with root node ret_V_441)   --->   "%r_V_1420 = mul i33 %zext_ln1273_171, i33 %sext_ln1270_467"   --->   Operation 4350 'mul' 'r_V_1420' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4351 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1569 = mul i32 %sext_ln1271_85, i32 %zext_ln1273_172"   --->   Operation 4351 'mul' 'r_V_1569' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4352 [2/3] (0.99ns) (grouped into DSP with root node ret_V_443)   --->   "%r_V_1423 = mul i33 %zext_ln1273_173, i33 %sext_ln1270_468"   --->   Operation 4352 'mul' 'r_V_1423' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4353 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1570 = mul i32 %sext_ln1271_86, i32 %zext_ln1273_174"   --->   Operation 4353 'mul' 'r_V_1570' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4354 [2/3] (0.99ns) (grouped into DSP with root node ret_V_445)   --->   "%r_V_1426 = mul i33 %zext_ln1273_175, i33 %sext_ln1270_469"   --->   Operation 4354 'mul' 'r_V_1426' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4355 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1571 = mul i32 %sext_ln1271_87, i32 %zext_ln1273_176"   --->   Operation 4355 'mul' 'r_V_1571' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4356 [2/3] (0.99ns) (grouped into DSP with root node ret_V_447)   --->   "%r_V_1429 = mul i33 %zext_ln1273_177, i33 %sext_ln1270_470"   --->   Operation 4356 'mul' 'r_V_1429' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4357 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1572 = mul i32 %sext_ln1271_88, i32 %zext_ln1273_178"   --->   Operation 4357 'mul' 'r_V_1572' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4358 [2/3] (0.99ns) (grouped into DSP with root node ret_V_449)   --->   "%r_V_1432 = mul i33 %zext_ln1273_179, i33 %sext_ln1270_471"   --->   Operation 4358 'mul' 'r_V_1432' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4359 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1573 = mul i32 %sext_ln1271_89, i32 %zext_ln1273_180"   --->   Operation 4359 'mul' 'r_V_1573' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4360 [2/3] (0.99ns) (grouped into DSP with root node ret_V_451)   --->   "%r_V_1435 = mul i33 %zext_ln1273_181, i33 %sext_ln1270_472"   --->   Operation 4360 'mul' 'r_V_1435' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4361 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1574 = mul i32 %sext_ln1271_90, i32 %zext_ln1273_182"   --->   Operation 4361 'mul' 'r_V_1574' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4362 [2/3] (0.99ns) (grouped into DSP with root node ret_V_453)   --->   "%r_V_1438 = mul i33 %zext_ln1273_183, i33 %sext_ln1270_473"   --->   Operation 4362 'mul' 'r_V_1438' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4363 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1575 = mul i32 %sext_ln1271_91, i32 %zext_ln1273_184"   --->   Operation 4363 'mul' 'r_V_1575' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4364 [2/3] (0.99ns) (grouped into DSP with root node ret_V_455)   --->   "%r_V_1441 = mul i33 %zext_ln1273_185, i33 %sext_ln1270_474"   --->   Operation 4364 'mul' 'r_V_1441' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4365 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1576 = mul i32 %sext_ln1271_92, i32 %zext_ln1273_186"   --->   Operation 4365 'mul' 'r_V_1576' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4366 [2/3] (0.99ns) (grouped into DSP with root node ret_V_457)   --->   "%r_V_1444 = mul i33 %zext_ln1273_187, i33 %sext_ln1270_475"   --->   Operation 4366 'mul' 'r_V_1444' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4367 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1577 = mul i32 %sext_ln1271_93, i32 %zext_ln1273_188"   --->   Operation 4367 'mul' 'r_V_1577' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4368 [2/3] (0.99ns) (grouped into DSP with root node ret_V_459)   --->   "%r_V_1447 = mul i33 %zext_ln1273_189, i33 %sext_ln1270_476"   --->   Operation 4368 'mul' 'r_V_1447' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4369 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1578 = mul i32 %sext_ln1271_94, i32 %zext_ln1273_190"   --->   Operation 4369 'mul' 'r_V_1578' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4370 [2/3] (0.99ns) (grouped into DSP with root node ret_V_461)   --->   "%r_V_1450 = mul i33 %zext_ln1273_191, i33 %sext_ln1270_477"   --->   Operation 4370 'mul' 'r_V_1450' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4371 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1579 = mul i32 %sext_ln1271_95, i32 %zext_ln1273_192"   --->   Operation 4371 'mul' 'r_V_1579' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4372 [2/3] (0.99ns) (grouped into DSP with root node ret_V_463)   --->   "%r_V_1453 = mul i33 %zext_ln1273_193, i33 %sext_ln1270_478"   --->   Operation 4372 'mul' 'r_V_1453' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4373 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1580 = mul i32 %sext_ln1271_96, i32 %zext_ln1273_194"   --->   Operation 4373 'mul' 'r_V_1580' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4374 [2/3] (0.99ns) (grouped into DSP with root node ret_V_465)   --->   "%r_V_1456 = mul i33 %zext_ln1273_195, i33 %sext_ln1270_479"   --->   Operation 4374 'mul' 'r_V_1456' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4375 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1581 = mul i32 %sext_ln1271_97, i32 %zext_ln1273_196"   --->   Operation 4375 'mul' 'r_V_1581' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4376 [2/3] (0.99ns) (grouped into DSP with root node ret_V_467)   --->   "%r_V_1459 = mul i33 %zext_ln1273_197, i33 %sext_ln1270_480"   --->   Operation 4376 'mul' 'r_V_1459' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4377 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1582 = mul i32 %sext_ln1271_98, i32 %zext_ln1273_198"   --->   Operation 4377 'mul' 'r_V_1582' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4378 [2/3] (0.99ns) (grouped into DSP with root node ret_V_469)   --->   "%r_V_1462 = mul i33 %zext_ln1273_199, i33 %sext_ln1270_481"   --->   Operation 4378 'mul' 'r_V_1462' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4379 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1583 = mul i32 %sext_ln1271_99, i32 %zext_ln1273_200"   --->   Operation 4379 'mul' 'r_V_1583' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4380 [2/3] (0.99ns) (grouped into DSP with root node ret_V_471)   --->   "%r_V_1465 = mul i33 %zext_ln1273_201, i33 %sext_ln1270_482"   --->   Operation 4380 'mul' 'r_V_1465' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4381 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1584 = mul i32 %sext_ln1271_100, i32 %zext_ln1273_202"   --->   Operation 4381 'mul' 'r_V_1584' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4382 [2/3] (0.99ns) (grouped into DSP with root node ret_V_473)   --->   "%r_V_1468 = mul i33 %zext_ln1273_203, i33 %sext_ln1270_483"   --->   Operation 4382 'mul' 'r_V_1468' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4383 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1585 = mul i32 %sext_ln1271_101, i32 %zext_ln1273_204"   --->   Operation 4383 'mul' 'r_V_1585' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4384 [2/3] (0.99ns) (grouped into DSP with root node ret_V_475)   --->   "%r_V_1471 = mul i33 %zext_ln1273_205, i33 %sext_ln1270_484"   --->   Operation 4384 'mul' 'r_V_1471' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4385 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1586 = mul i32 %sext_ln1271_102, i32 %zext_ln1273_206"   --->   Operation 4385 'mul' 'r_V_1586' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4386 [2/3] (0.99ns) (grouped into DSP with root node ret_V_477)   --->   "%r_V_1474 = mul i33 %zext_ln1273_207, i33 %sext_ln1270_485"   --->   Operation 4386 'mul' 'r_V_1474' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4387 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1587 = mul i32 %sext_ln1271_103, i32 %zext_ln1273_208"   --->   Operation 4387 'mul' 'r_V_1587' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4388 [2/3] (0.99ns) (grouped into DSP with root node ret_V_479)   --->   "%r_V_1477 = mul i33 %zext_ln1273_209, i33 %sext_ln1270_486"   --->   Operation 4388 'mul' 'r_V_1477' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4389 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1588 = mul i32 %sext_ln1271_104, i32 %zext_ln1273_210"   --->   Operation 4389 'mul' 'r_V_1588' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4390 [2/3] (0.99ns) (grouped into DSP with root node ret_V_481)   --->   "%r_V_1480 = mul i33 %zext_ln1273_211, i33 %sext_ln1270_487"   --->   Operation 4390 'mul' 'r_V_1480' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4391 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1589 = mul i32 %sext_ln1271_105, i32 %zext_ln1273_212"   --->   Operation 4391 'mul' 'r_V_1589' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4392 [2/3] (0.99ns) (grouped into DSP with root node ret_V_483)   --->   "%r_V_1483 = mul i33 %zext_ln1273_213, i33 %sext_ln1270_488"   --->   Operation 4392 'mul' 'r_V_1483' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4393 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1590 = mul i32 %sext_ln1271_106, i32 %zext_ln1273_214"   --->   Operation 4393 'mul' 'r_V_1590' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4394 [2/3] (0.99ns) (grouped into DSP with root node ret_V_485)   --->   "%r_V_1486 = mul i33 %zext_ln1273_215, i33 %sext_ln1270_489"   --->   Operation 4394 'mul' 'r_V_1486' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4395 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1591 = mul i32 %sext_ln1271_107, i32 %zext_ln1273_216"   --->   Operation 4395 'mul' 'r_V_1591' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4396 [2/3] (0.99ns) (grouped into DSP with root node ret_V_487)   --->   "%r_V_1489 = mul i33 %zext_ln1273_217, i33 %sext_ln1270_490"   --->   Operation 4396 'mul' 'r_V_1489' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4397 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1592 = mul i32 %sext_ln1271_108, i32 %zext_ln1273_218"   --->   Operation 4397 'mul' 'r_V_1592' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4398 [2/3] (0.99ns) (grouped into DSP with root node ret_V_489)   --->   "%r_V_1492 = mul i33 %zext_ln1273_219, i33 %sext_ln1270_491"   --->   Operation 4398 'mul' 'r_V_1492' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4399 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1593 = mul i32 %sext_ln1271_109, i32 %zext_ln1273_220"   --->   Operation 4399 'mul' 'r_V_1593' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4400 [2/3] (0.99ns) (grouped into DSP with root node ret_V_491)   --->   "%r_V_1495 = mul i33 %zext_ln1273_221, i33 %sext_ln1270_492"   --->   Operation 4400 'mul' 'r_V_1495' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4401 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1594 = mul i32 %sext_ln1271_110, i32 %zext_ln1273_222"   --->   Operation 4401 'mul' 'r_V_1594' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4402 [2/3] (0.99ns) (grouped into DSP with root node ret_V_493)   --->   "%r_V_1498 = mul i33 %zext_ln1273_223, i33 %sext_ln1270_493"   --->   Operation 4402 'mul' 'r_V_1498' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4403 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1595 = mul i32 %sext_ln1271_111, i32 %zext_ln1273_224"   --->   Operation 4403 'mul' 'r_V_1595' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4404 [2/3] (0.99ns) (grouped into DSP with root node ret_V_495)   --->   "%r_V_1501 = mul i33 %zext_ln1273_225, i33 %sext_ln1270_494"   --->   Operation 4404 'mul' 'r_V_1501' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4405 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1596 = mul i32 %sext_ln1271_112, i32 %zext_ln1273_226"   --->   Operation 4405 'mul' 'r_V_1596' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4406 [2/3] (0.99ns) (grouped into DSP with root node ret_V_497)   --->   "%r_V_1504 = mul i33 %zext_ln1273_227, i33 %sext_ln1270_495"   --->   Operation 4406 'mul' 'r_V_1504' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4407 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1597 = mul i32 %sext_ln1271_113, i32 %zext_ln1273_228"   --->   Operation 4407 'mul' 'r_V_1597' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4408 [2/3] (0.99ns) (grouped into DSP with root node ret_V_499)   --->   "%r_V_1507 = mul i33 %zext_ln1273_229, i33 %sext_ln1270_496"   --->   Operation 4408 'mul' 'r_V_1507' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4409 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1598 = mul i32 %sext_ln1271_114, i32 %zext_ln1273_230"   --->   Operation 4409 'mul' 'r_V_1598' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4410 [2/3] (0.99ns) (grouped into DSP with root node ret_V_501)   --->   "%r_V_1510 = mul i33 %zext_ln1273_231, i33 %sext_ln1270_497"   --->   Operation 4410 'mul' 'r_V_1510' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4411 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1599 = mul i32 %sext_ln1271_115, i32 %zext_ln1273_232"   --->   Operation 4411 'mul' 'r_V_1599' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4412 [2/3] (0.99ns) (grouped into DSP with root node ret_V_503)   --->   "%r_V_1513 = mul i33 %zext_ln1273_233, i33 %sext_ln1270_498"   --->   Operation 4412 'mul' 'r_V_1513' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4413 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1600 = mul i32 %sext_ln1271_116, i32 %zext_ln1273_234"   --->   Operation 4413 'mul' 'r_V_1600' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4414 [2/3] (0.99ns) (grouped into DSP with root node ret_V_505)   --->   "%r_V_1516 = mul i33 %zext_ln1273_235, i33 %sext_ln1270_499"   --->   Operation 4414 'mul' 'r_V_1516' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4415 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1601 = mul i32 %sext_ln1271_117, i32 %zext_ln1273_236"   --->   Operation 4415 'mul' 'r_V_1601' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4416 [2/3] (0.99ns) (grouped into DSP with root node ret_V_507)   --->   "%r_V_1519 = mul i33 %zext_ln1273_237, i33 %sext_ln1270_500"   --->   Operation 4416 'mul' 'r_V_1519' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4417 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1602 = mul i32 %sext_ln1271_118, i32 %zext_ln1273_238"   --->   Operation 4417 'mul' 'r_V_1602' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4418 [2/3] (0.99ns) (grouped into DSP with root node ret_V_509)   --->   "%r_V_1522 = mul i33 %zext_ln1273_239, i33 %sext_ln1270_501"   --->   Operation 4418 'mul' 'r_V_1522' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4419 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1603 = mul i32 %sext_ln1271_119, i32 %zext_ln1273_240"   --->   Operation 4419 'mul' 'r_V_1603' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4420 [2/3] (0.99ns) (grouped into DSP with root node ret_V_511)   --->   "%r_V_1525 = mul i33 %zext_ln1273_241, i33 %sext_ln1270_502"   --->   Operation 4420 'mul' 'r_V_1525' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4421 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1604 = mul i32 %sext_ln1271_120, i32 %zext_ln1273_242"   --->   Operation 4421 'mul' 'r_V_1604' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4422 [2/3] (0.99ns) (grouped into DSP with root node ret_V_513)   --->   "%r_V_1528 = mul i33 %zext_ln1273_243, i33 %sext_ln1270_503"   --->   Operation 4422 'mul' 'r_V_1528' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4423 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1605 = mul i32 %sext_ln1271_121, i32 %zext_ln1273_244"   --->   Operation 4423 'mul' 'r_V_1605' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4424 [2/3] (0.99ns) (grouped into DSP with root node ret_V_515)   --->   "%r_V_1531 = mul i33 %zext_ln1273_245, i33 %sext_ln1270_504"   --->   Operation 4424 'mul' 'r_V_1531' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4425 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1606 = mul i32 %sext_ln1271_122, i32 %zext_ln1273_246"   --->   Operation 4425 'mul' 'r_V_1606' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4426 [2/3] (0.99ns) (grouped into DSP with root node ret_V_517)   --->   "%r_V_1534 = mul i33 %zext_ln1273_247, i33 %sext_ln1270_505"   --->   Operation 4426 'mul' 'r_V_1534' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4427 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1607 = mul i32 %sext_ln1271_123, i32 %zext_ln1273_248"   --->   Operation 4427 'mul' 'r_V_1607' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4428 [2/3] (0.99ns) (grouped into DSP with root node ret_V_519)   --->   "%r_V_1537 = mul i33 %zext_ln1273_249, i33 %sext_ln1270_506"   --->   Operation 4428 'mul' 'r_V_1537' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4429 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1608 = mul i32 %sext_ln1271_124, i32 %zext_ln1273_250"   --->   Operation 4429 'mul' 'r_V_1608' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4430 [2/3] (0.99ns) (grouped into DSP with root node ret_V_521)   --->   "%r_V_1540 = mul i33 %zext_ln1273_251, i33 %sext_ln1270_507"   --->   Operation 4430 'mul' 'r_V_1540' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4431 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1609 = mul i32 %sext_ln1271_125, i32 %zext_ln1273_252"   --->   Operation 4431 'mul' 'r_V_1609' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4432 [2/3] (0.99ns) (grouped into DSP with root node ret_V_523)   --->   "%r_V_1543 = mul i33 %zext_ln1273_253, i33 %sext_ln1270_508"   --->   Operation 4432 'mul' 'r_V_1543' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 4433 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1610 = mul i32 %sext_ln1271_126, i32 %zext_ln1273_254"   --->   Operation 4433 'mul' 'r_V_1610' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 79 <SV = 75> <Delay = 0.64>
ST_79 : Operation 4434 [1/3] (0.00ns) (grouped into DSP with root node ret_V_397)   --->   "%r_V_1354 = mul i33 %zext_ln1273, i33 %sext_ln1270"   --->   Operation 4434 'mul' 'r_V_1354' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4435 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1547 = mul i32 %sext_ln1271, i32 %zext_ln1273_128"   --->   Operation 4435 'mul' 'r_V_1547' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4436 [1/1] (0.00ns) (grouped into DSP with root node ret_V_397)   --->   "%sext_ln813 = sext i33 %r_V_1354"   --->   Operation 4436 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4437 [1/1] (0.00ns)   --->   "%rhs_193 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1547, i2 0"   --->   Operation 4437 'bitconcatenate' 'rhs_193' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4438 [1/1] (0.00ns)   --->   "%sext_ln1347 = sext i34 %rhs_193"   --->   Operation 4438 'sext' 'sext_ln1347' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4439 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_397 = add i35 %sext_ln1347, i35 %sext_ln813"   --->   Operation 4439 'add' 'ret_V_397' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4440 [1/3] (0.00ns) (grouped into DSP with root node ret_V_399)   --->   "%r_V_1357 = mul i33 %zext_ln1273_129, i33 %sext_ln1270_446"   --->   Operation 4440 'mul' 'r_V_1357' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4441 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1548 = mul i32 %sext_ln1271_64, i32 %zext_ln1273_130"   --->   Operation 4441 'mul' 'r_V_1548' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4442 [1/1] (0.00ns) (grouped into DSP with root node ret_V_399)   --->   "%sext_ln813_127 = sext i33 %r_V_1357"   --->   Operation 4442 'sext' 'sext_ln813_127' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4443 [1/1] (0.00ns)   --->   "%rhs_196 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1548, i2 0"   --->   Operation 4443 'bitconcatenate' 'rhs_196' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4444 [1/1] (0.00ns)   --->   "%sext_ln1347_64 = sext i34 %rhs_196"   --->   Operation 4444 'sext' 'sext_ln1347_64' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4445 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_399 = add i35 %sext_ln1347_64, i35 %sext_ln813_127"   --->   Operation 4445 'add' 'ret_V_399' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4446 [1/3] (0.00ns) (grouped into DSP with root node ret_V_401)   --->   "%r_V_1360 = mul i33 %zext_ln1273_131, i33 %sext_ln1270_447"   --->   Operation 4446 'mul' 'r_V_1360' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4447 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1549 = mul i32 %sext_ln1271_65, i32 %zext_ln1273_132"   --->   Operation 4447 'mul' 'r_V_1549' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4448 [1/1] (0.00ns) (grouped into DSP with root node ret_V_401)   --->   "%sext_ln813_128 = sext i33 %r_V_1360"   --->   Operation 4448 'sext' 'sext_ln813_128' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4449 [1/1] (0.00ns)   --->   "%rhs_199 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1549, i2 0"   --->   Operation 4449 'bitconcatenate' 'rhs_199' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4450 [1/1] (0.00ns)   --->   "%sext_ln1347_65 = sext i34 %rhs_199"   --->   Operation 4450 'sext' 'sext_ln1347_65' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4451 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_401 = add i35 %sext_ln1347_65, i35 %sext_ln813_128"   --->   Operation 4451 'add' 'ret_V_401' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4452 [1/3] (0.00ns) (grouped into DSP with root node ret_V_403)   --->   "%r_V_1363 = mul i33 %zext_ln1273_133, i33 %sext_ln1270_448"   --->   Operation 4452 'mul' 'r_V_1363' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4453 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1550 = mul i32 %sext_ln1271_66, i32 %zext_ln1273_134"   --->   Operation 4453 'mul' 'r_V_1550' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4454 [1/1] (0.00ns) (grouped into DSP with root node ret_V_403)   --->   "%sext_ln813_129 = sext i33 %r_V_1363"   --->   Operation 4454 'sext' 'sext_ln813_129' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4455 [1/1] (0.00ns)   --->   "%rhs_202 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1550, i2 0"   --->   Operation 4455 'bitconcatenate' 'rhs_202' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4456 [1/1] (0.00ns)   --->   "%sext_ln1347_66 = sext i34 %rhs_202"   --->   Operation 4456 'sext' 'sext_ln1347_66' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4457 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_403 = add i35 %sext_ln1347_66, i35 %sext_ln813_129"   --->   Operation 4457 'add' 'ret_V_403' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4458 [1/3] (0.00ns) (grouped into DSP with root node ret_V_405)   --->   "%r_V_1366 = mul i33 %zext_ln1273_135, i33 %sext_ln1270_449"   --->   Operation 4458 'mul' 'r_V_1366' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4459 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1551 = mul i32 %sext_ln1271_67, i32 %zext_ln1273_136"   --->   Operation 4459 'mul' 'r_V_1551' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4460 [1/1] (0.00ns) (grouped into DSP with root node ret_V_405)   --->   "%sext_ln813_130 = sext i33 %r_V_1366"   --->   Operation 4460 'sext' 'sext_ln813_130' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4461 [1/1] (0.00ns)   --->   "%rhs_205 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1551, i2 0"   --->   Operation 4461 'bitconcatenate' 'rhs_205' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4462 [1/1] (0.00ns)   --->   "%sext_ln1347_67 = sext i34 %rhs_205"   --->   Operation 4462 'sext' 'sext_ln1347_67' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4463 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_405 = add i35 %sext_ln1347_67, i35 %sext_ln813_130"   --->   Operation 4463 'add' 'ret_V_405' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4464 [1/3] (0.00ns) (grouped into DSP with root node ret_V_407)   --->   "%r_V_1369 = mul i33 %zext_ln1273_137, i33 %sext_ln1270_450"   --->   Operation 4464 'mul' 'r_V_1369' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4465 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1552 = mul i32 %sext_ln1271_68, i32 %zext_ln1273_138"   --->   Operation 4465 'mul' 'r_V_1552' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4466 [1/1] (0.00ns) (grouped into DSP with root node ret_V_407)   --->   "%sext_ln813_131 = sext i33 %r_V_1369"   --->   Operation 4466 'sext' 'sext_ln813_131' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4467 [1/1] (0.00ns)   --->   "%rhs_208 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1552, i2 0"   --->   Operation 4467 'bitconcatenate' 'rhs_208' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4468 [1/1] (0.00ns)   --->   "%sext_ln1347_68 = sext i34 %rhs_208"   --->   Operation 4468 'sext' 'sext_ln1347_68' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4469 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_407 = add i35 %sext_ln1347_68, i35 %sext_ln813_131"   --->   Operation 4469 'add' 'ret_V_407' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4470 [1/3] (0.00ns) (grouped into DSP with root node ret_V_409)   --->   "%r_V_1372 = mul i33 %zext_ln1273_139, i33 %sext_ln1270_451"   --->   Operation 4470 'mul' 'r_V_1372' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4471 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1553 = mul i32 %sext_ln1271_69, i32 %zext_ln1273_140"   --->   Operation 4471 'mul' 'r_V_1553' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4472 [1/1] (0.00ns) (grouped into DSP with root node ret_V_409)   --->   "%sext_ln813_132 = sext i33 %r_V_1372"   --->   Operation 4472 'sext' 'sext_ln813_132' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4473 [1/1] (0.00ns)   --->   "%rhs_211 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1553, i2 0"   --->   Operation 4473 'bitconcatenate' 'rhs_211' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4474 [1/1] (0.00ns)   --->   "%sext_ln1347_69 = sext i34 %rhs_211"   --->   Operation 4474 'sext' 'sext_ln1347_69' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4475 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_409 = add i35 %sext_ln1347_69, i35 %sext_ln813_132"   --->   Operation 4475 'add' 'ret_V_409' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4476 [1/3] (0.00ns) (grouped into DSP with root node ret_V_411)   --->   "%r_V_1375 = mul i33 %zext_ln1273_141, i33 %sext_ln1270_452"   --->   Operation 4476 'mul' 'r_V_1375' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4477 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1554 = mul i32 %sext_ln1271_70, i32 %zext_ln1273_142"   --->   Operation 4477 'mul' 'r_V_1554' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4478 [1/1] (0.00ns) (grouped into DSP with root node ret_V_411)   --->   "%sext_ln813_133 = sext i33 %r_V_1375"   --->   Operation 4478 'sext' 'sext_ln813_133' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4479 [1/1] (0.00ns)   --->   "%rhs_214 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1554, i2 0"   --->   Operation 4479 'bitconcatenate' 'rhs_214' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4480 [1/1] (0.00ns)   --->   "%sext_ln1347_70 = sext i34 %rhs_214"   --->   Operation 4480 'sext' 'sext_ln1347_70' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4481 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_411 = add i35 %sext_ln1347_70, i35 %sext_ln813_133"   --->   Operation 4481 'add' 'ret_V_411' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4482 [1/3] (0.00ns) (grouped into DSP with root node ret_V_413)   --->   "%r_V_1378 = mul i33 %zext_ln1273_143, i33 %sext_ln1270_453"   --->   Operation 4482 'mul' 'r_V_1378' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4483 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1555 = mul i32 %sext_ln1271_71, i32 %zext_ln1273_144"   --->   Operation 4483 'mul' 'r_V_1555' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4484 [1/1] (0.00ns) (grouped into DSP with root node ret_V_413)   --->   "%sext_ln813_134 = sext i33 %r_V_1378"   --->   Operation 4484 'sext' 'sext_ln813_134' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4485 [1/1] (0.00ns)   --->   "%rhs_217 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1555, i2 0"   --->   Operation 4485 'bitconcatenate' 'rhs_217' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4486 [1/1] (0.00ns)   --->   "%sext_ln1347_71 = sext i34 %rhs_217"   --->   Operation 4486 'sext' 'sext_ln1347_71' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4487 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_413 = add i35 %sext_ln1347_71, i35 %sext_ln813_134"   --->   Operation 4487 'add' 'ret_V_413' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4488 [1/3] (0.00ns) (grouped into DSP with root node ret_V_415)   --->   "%r_V_1381 = mul i33 %zext_ln1273_145, i33 %sext_ln1270_454"   --->   Operation 4488 'mul' 'r_V_1381' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4489 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1556 = mul i32 %sext_ln1271_72, i32 %zext_ln1273_146"   --->   Operation 4489 'mul' 'r_V_1556' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4490 [1/1] (0.00ns) (grouped into DSP with root node ret_V_415)   --->   "%sext_ln813_135 = sext i33 %r_V_1381"   --->   Operation 4490 'sext' 'sext_ln813_135' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4491 [1/1] (0.00ns)   --->   "%rhs_220 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1556, i2 0"   --->   Operation 4491 'bitconcatenate' 'rhs_220' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4492 [1/1] (0.00ns)   --->   "%sext_ln1347_72 = sext i34 %rhs_220"   --->   Operation 4492 'sext' 'sext_ln1347_72' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4493 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_415 = add i35 %sext_ln1347_72, i35 %sext_ln813_135"   --->   Operation 4493 'add' 'ret_V_415' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4494 [1/3] (0.00ns) (grouped into DSP with root node ret_V_417)   --->   "%r_V_1384 = mul i33 %zext_ln1273_147, i33 %sext_ln1270_455"   --->   Operation 4494 'mul' 'r_V_1384' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4495 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1557 = mul i32 %sext_ln1271_73, i32 %zext_ln1273_148"   --->   Operation 4495 'mul' 'r_V_1557' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4496 [1/1] (0.00ns) (grouped into DSP with root node ret_V_417)   --->   "%sext_ln813_136 = sext i33 %r_V_1384"   --->   Operation 4496 'sext' 'sext_ln813_136' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4497 [1/1] (0.00ns)   --->   "%rhs_223 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1557, i2 0"   --->   Operation 4497 'bitconcatenate' 'rhs_223' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4498 [1/1] (0.00ns)   --->   "%sext_ln1347_73 = sext i34 %rhs_223"   --->   Operation 4498 'sext' 'sext_ln1347_73' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4499 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_417 = add i35 %sext_ln1347_73, i35 %sext_ln813_136"   --->   Operation 4499 'add' 'ret_V_417' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4500 [1/3] (0.00ns) (grouped into DSP with root node ret_V_419)   --->   "%r_V_1387 = mul i33 %zext_ln1273_149, i33 %sext_ln1270_456"   --->   Operation 4500 'mul' 'r_V_1387' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4501 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1558 = mul i32 %sext_ln1271_74, i32 %zext_ln1273_150"   --->   Operation 4501 'mul' 'r_V_1558' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4502 [1/1] (0.00ns) (grouped into DSP with root node ret_V_419)   --->   "%sext_ln813_137 = sext i33 %r_V_1387"   --->   Operation 4502 'sext' 'sext_ln813_137' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4503 [1/1] (0.00ns)   --->   "%rhs_226 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1558, i2 0"   --->   Operation 4503 'bitconcatenate' 'rhs_226' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4504 [1/1] (0.00ns)   --->   "%sext_ln1347_74 = sext i34 %rhs_226"   --->   Operation 4504 'sext' 'sext_ln1347_74' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4505 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_419 = add i35 %sext_ln1347_74, i35 %sext_ln813_137"   --->   Operation 4505 'add' 'ret_V_419' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4506 [1/3] (0.00ns) (grouped into DSP with root node ret_V_421)   --->   "%r_V_1390 = mul i33 %zext_ln1273_151, i33 %sext_ln1270_457"   --->   Operation 4506 'mul' 'r_V_1390' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4507 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1559 = mul i32 %sext_ln1271_75, i32 %zext_ln1273_152"   --->   Operation 4507 'mul' 'r_V_1559' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4508 [1/1] (0.00ns) (grouped into DSP with root node ret_V_421)   --->   "%sext_ln813_138 = sext i33 %r_V_1390"   --->   Operation 4508 'sext' 'sext_ln813_138' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4509 [1/1] (0.00ns)   --->   "%rhs_229 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1559, i2 0"   --->   Operation 4509 'bitconcatenate' 'rhs_229' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4510 [1/1] (0.00ns)   --->   "%sext_ln1347_75 = sext i34 %rhs_229"   --->   Operation 4510 'sext' 'sext_ln1347_75' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4511 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_421 = add i35 %sext_ln1347_75, i35 %sext_ln813_138"   --->   Operation 4511 'add' 'ret_V_421' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4512 [1/3] (0.00ns) (grouped into DSP with root node ret_V_423)   --->   "%r_V_1393 = mul i33 %zext_ln1273_153, i33 %sext_ln1270_458"   --->   Operation 4512 'mul' 'r_V_1393' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4513 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1560 = mul i32 %sext_ln1271_76, i32 %zext_ln1273_154"   --->   Operation 4513 'mul' 'r_V_1560' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4514 [1/1] (0.00ns) (grouped into DSP with root node ret_V_423)   --->   "%sext_ln813_139 = sext i33 %r_V_1393"   --->   Operation 4514 'sext' 'sext_ln813_139' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4515 [1/1] (0.00ns)   --->   "%rhs_232 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1560, i2 0"   --->   Operation 4515 'bitconcatenate' 'rhs_232' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4516 [1/1] (0.00ns)   --->   "%sext_ln1347_76 = sext i34 %rhs_232"   --->   Operation 4516 'sext' 'sext_ln1347_76' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4517 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_423 = add i35 %sext_ln1347_76, i35 %sext_ln813_139"   --->   Operation 4517 'add' 'ret_V_423' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4518 [1/3] (0.00ns) (grouped into DSP with root node ret_V_425)   --->   "%r_V_1396 = mul i33 %zext_ln1273_155, i33 %sext_ln1270_459"   --->   Operation 4518 'mul' 'r_V_1396' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4519 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1561 = mul i32 %sext_ln1271_77, i32 %zext_ln1273_156"   --->   Operation 4519 'mul' 'r_V_1561' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4520 [1/1] (0.00ns) (grouped into DSP with root node ret_V_425)   --->   "%sext_ln813_140 = sext i33 %r_V_1396"   --->   Operation 4520 'sext' 'sext_ln813_140' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4521 [1/1] (0.00ns)   --->   "%rhs_235 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1561, i2 0"   --->   Operation 4521 'bitconcatenate' 'rhs_235' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4522 [1/1] (0.00ns)   --->   "%sext_ln1347_77 = sext i34 %rhs_235"   --->   Operation 4522 'sext' 'sext_ln1347_77' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4523 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_425 = add i35 %sext_ln1347_77, i35 %sext_ln813_140"   --->   Operation 4523 'add' 'ret_V_425' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4524 [1/3] (0.00ns) (grouped into DSP with root node ret_V_427)   --->   "%r_V_1399 = mul i33 %zext_ln1273_157, i33 %sext_ln1270_460"   --->   Operation 4524 'mul' 'r_V_1399' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4525 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1562 = mul i32 %sext_ln1271_78, i32 %zext_ln1273_158"   --->   Operation 4525 'mul' 'r_V_1562' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4526 [1/1] (0.00ns) (grouped into DSP with root node ret_V_427)   --->   "%sext_ln813_141 = sext i33 %r_V_1399"   --->   Operation 4526 'sext' 'sext_ln813_141' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4527 [1/1] (0.00ns)   --->   "%rhs_238 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1562, i2 0"   --->   Operation 4527 'bitconcatenate' 'rhs_238' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4528 [1/1] (0.00ns)   --->   "%sext_ln1347_78 = sext i34 %rhs_238"   --->   Operation 4528 'sext' 'sext_ln1347_78' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4529 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_427 = add i35 %sext_ln1347_78, i35 %sext_ln813_141"   --->   Operation 4529 'add' 'ret_V_427' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4530 [1/3] (0.00ns) (grouped into DSP with root node ret_V_429)   --->   "%r_V_1402 = mul i33 %zext_ln1273_159, i33 %sext_ln1270_461"   --->   Operation 4530 'mul' 'r_V_1402' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4531 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1563 = mul i32 %sext_ln1271_79, i32 %zext_ln1273_160"   --->   Operation 4531 'mul' 'r_V_1563' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4532 [1/1] (0.00ns) (grouped into DSP with root node ret_V_429)   --->   "%sext_ln813_142 = sext i33 %r_V_1402"   --->   Operation 4532 'sext' 'sext_ln813_142' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4533 [1/1] (0.00ns)   --->   "%rhs_241 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1563, i2 0"   --->   Operation 4533 'bitconcatenate' 'rhs_241' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4534 [1/1] (0.00ns)   --->   "%sext_ln1347_79 = sext i34 %rhs_241"   --->   Operation 4534 'sext' 'sext_ln1347_79' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4535 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_429 = add i35 %sext_ln1347_79, i35 %sext_ln813_142"   --->   Operation 4535 'add' 'ret_V_429' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4536 [1/3] (0.00ns) (grouped into DSP with root node ret_V_431)   --->   "%r_V_1405 = mul i33 %zext_ln1273_161, i33 %sext_ln1270_462"   --->   Operation 4536 'mul' 'r_V_1405' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4537 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1564 = mul i32 %sext_ln1271_80, i32 %zext_ln1273_162"   --->   Operation 4537 'mul' 'r_V_1564' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4538 [1/1] (0.00ns) (grouped into DSP with root node ret_V_431)   --->   "%sext_ln813_143 = sext i33 %r_V_1405"   --->   Operation 4538 'sext' 'sext_ln813_143' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4539 [1/1] (0.00ns)   --->   "%rhs_244 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1564, i2 0"   --->   Operation 4539 'bitconcatenate' 'rhs_244' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4540 [1/1] (0.00ns)   --->   "%sext_ln1347_80 = sext i34 %rhs_244"   --->   Operation 4540 'sext' 'sext_ln1347_80' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4541 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_431 = add i35 %sext_ln1347_80, i35 %sext_ln813_143"   --->   Operation 4541 'add' 'ret_V_431' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4542 [1/3] (0.00ns) (grouped into DSP with root node ret_V_433)   --->   "%r_V_1408 = mul i33 %zext_ln1273_163, i33 %sext_ln1270_463"   --->   Operation 4542 'mul' 'r_V_1408' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4543 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1565 = mul i32 %sext_ln1271_81, i32 %zext_ln1273_164"   --->   Operation 4543 'mul' 'r_V_1565' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4544 [1/1] (0.00ns) (grouped into DSP with root node ret_V_433)   --->   "%sext_ln813_144 = sext i33 %r_V_1408"   --->   Operation 4544 'sext' 'sext_ln813_144' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4545 [1/1] (0.00ns)   --->   "%rhs_247 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1565, i2 0"   --->   Operation 4545 'bitconcatenate' 'rhs_247' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4546 [1/1] (0.00ns)   --->   "%sext_ln1347_81 = sext i34 %rhs_247"   --->   Operation 4546 'sext' 'sext_ln1347_81' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4547 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_433 = add i35 %sext_ln1347_81, i35 %sext_ln813_144"   --->   Operation 4547 'add' 'ret_V_433' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4548 [1/3] (0.00ns) (grouped into DSP with root node ret_V_435)   --->   "%r_V_1411 = mul i33 %zext_ln1273_165, i33 %sext_ln1270_464"   --->   Operation 4548 'mul' 'r_V_1411' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4549 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1566 = mul i32 %sext_ln1271_82, i32 %zext_ln1273_166"   --->   Operation 4549 'mul' 'r_V_1566' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4550 [1/1] (0.00ns) (grouped into DSP with root node ret_V_435)   --->   "%sext_ln813_145 = sext i33 %r_V_1411"   --->   Operation 4550 'sext' 'sext_ln813_145' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4551 [1/1] (0.00ns)   --->   "%rhs_250 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1566, i2 0"   --->   Operation 4551 'bitconcatenate' 'rhs_250' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4552 [1/1] (0.00ns)   --->   "%sext_ln1347_82 = sext i34 %rhs_250"   --->   Operation 4552 'sext' 'sext_ln1347_82' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4553 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_435 = add i35 %sext_ln1347_82, i35 %sext_ln813_145"   --->   Operation 4553 'add' 'ret_V_435' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4554 [1/3] (0.00ns) (grouped into DSP with root node ret_V_437)   --->   "%r_V_1414 = mul i33 %zext_ln1273_167, i33 %sext_ln1270_465"   --->   Operation 4554 'mul' 'r_V_1414' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4555 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1567 = mul i32 %sext_ln1271_83, i32 %zext_ln1273_168"   --->   Operation 4555 'mul' 'r_V_1567' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4556 [1/1] (0.00ns) (grouped into DSP with root node ret_V_437)   --->   "%sext_ln813_146 = sext i33 %r_V_1414"   --->   Operation 4556 'sext' 'sext_ln813_146' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4557 [1/1] (0.00ns)   --->   "%rhs_253 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1567, i2 0"   --->   Operation 4557 'bitconcatenate' 'rhs_253' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4558 [1/1] (0.00ns)   --->   "%sext_ln1347_83 = sext i34 %rhs_253"   --->   Operation 4558 'sext' 'sext_ln1347_83' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4559 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_437 = add i35 %sext_ln1347_83, i35 %sext_ln813_146"   --->   Operation 4559 'add' 'ret_V_437' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4560 [1/3] (0.00ns) (grouped into DSP with root node ret_V_439)   --->   "%r_V_1417 = mul i33 %zext_ln1273_169, i33 %sext_ln1270_466"   --->   Operation 4560 'mul' 'r_V_1417' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4561 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1568 = mul i32 %sext_ln1271_84, i32 %zext_ln1273_170"   --->   Operation 4561 'mul' 'r_V_1568' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4562 [1/1] (0.00ns) (grouped into DSP with root node ret_V_439)   --->   "%sext_ln813_147 = sext i33 %r_V_1417"   --->   Operation 4562 'sext' 'sext_ln813_147' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4563 [1/1] (0.00ns)   --->   "%rhs_256 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1568, i2 0"   --->   Operation 4563 'bitconcatenate' 'rhs_256' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4564 [1/1] (0.00ns)   --->   "%sext_ln1347_84 = sext i34 %rhs_256"   --->   Operation 4564 'sext' 'sext_ln1347_84' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4565 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_439 = add i35 %sext_ln1347_84, i35 %sext_ln813_147"   --->   Operation 4565 'add' 'ret_V_439' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4566 [1/3] (0.00ns) (grouped into DSP with root node ret_V_441)   --->   "%r_V_1420 = mul i33 %zext_ln1273_171, i33 %sext_ln1270_467"   --->   Operation 4566 'mul' 'r_V_1420' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4567 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1569 = mul i32 %sext_ln1271_85, i32 %zext_ln1273_172"   --->   Operation 4567 'mul' 'r_V_1569' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4568 [1/1] (0.00ns) (grouped into DSP with root node ret_V_441)   --->   "%sext_ln813_148 = sext i33 %r_V_1420"   --->   Operation 4568 'sext' 'sext_ln813_148' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4569 [1/1] (0.00ns)   --->   "%rhs_259 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1569, i2 0"   --->   Operation 4569 'bitconcatenate' 'rhs_259' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4570 [1/1] (0.00ns)   --->   "%sext_ln1347_85 = sext i34 %rhs_259"   --->   Operation 4570 'sext' 'sext_ln1347_85' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4571 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_441 = add i35 %sext_ln1347_85, i35 %sext_ln813_148"   --->   Operation 4571 'add' 'ret_V_441' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4572 [1/3] (0.00ns) (grouped into DSP with root node ret_V_443)   --->   "%r_V_1423 = mul i33 %zext_ln1273_173, i33 %sext_ln1270_468"   --->   Operation 4572 'mul' 'r_V_1423' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4573 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1570 = mul i32 %sext_ln1271_86, i32 %zext_ln1273_174"   --->   Operation 4573 'mul' 'r_V_1570' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4574 [1/1] (0.00ns) (grouped into DSP with root node ret_V_443)   --->   "%sext_ln813_149 = sext i33 %r_V_1423"   --->   Operation 4574 'sext' 'sext_ln813_149' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4575 [1/1] (0.00ns)   --->   "%rhs_262 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1570, i2 0"   --->   Operation 4575 'bitconcatenate' 'rhs_262' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4576 [1/1] (0.00ns)   --->   "%sext_ln1347_86 = sext i34 %rhs_262"   --->   Operation 4576 'sext' 'sext_ln1347_86' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4577 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_443 = add i35 %sext_ln1347_86, i35 %sext_ln813_149"   --->   Operation 4577 'add' 'ret_V_443' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4578 [1/3] (0.00ns) (grouped into DSP with root node ret_V_445)   --->   "%r_V_1426 = mul i33 %zext_ln1273_175, i33 %sext_ln1270_469"   --->   Operation 4578 'mul' 'r_V_1426' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4579 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1571 = mul i32 %sext_ln1271_87, i32 %zext_ln1273_176"   --->   Operation 4579 'mul' 'r_V_1571' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4580 [1/1] (0.00ns) (grouped into DSP with root node ret_V_445)   --->   "%sext_ln813_150 = sext i33 %r_V_1426"   --->   Operation 4580 'sext' 'sext_ln813_150' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4581 [1/1] (0.00ns)   --->   "%rhs_265 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1571, i2 0"   --->   Operation 4581 'bitconcatenate' 'rhs_265' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4582 [1/1] (0.00ns)   --->   "%sext_ln1347_87 = sext i34 %rhs_265"   --->   Operation 4582 'sext' 'sext_ln1347_87' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4583 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_445 = add i35 %sext_ln1347_87, i35 %sext_ln813_150"   --->   Operation 4583 'add' 'ret_V_445' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4584 [1/3] (0.00ns) (grouped into DSP with root node ret_V_447)   --->   "%r_V_1429 = mul i33 %zext_ln1273_177, i33 %sext_ln1270_470"   --->   Operation 4584 'mul' 'r_V_1429' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4585 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1572 = mul i32 %sext_ln1271_88, i32 %zext_ln1273_178"   --->   Operation 4585 'mul' 'r_V_1572' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4586 [1/1] (0.00ns) (grouped into DSP with root node ret_V_447)   --->   "%sext_ln813_151 = sext i33 %r_V_1429"   --->   Operation 4586 'sext' 'sext_ln813_151' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4587 [1/1] (0.00ns)   --->   "%rhs_268 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1572, i2 0"   --->   Operation 4587 'bitconcatenate' 'rhs_268' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4588 [1/1] (0.00ns)   --->   "%sext_ln1347_88 = sext i34 %rhs_268"   --->   Operation 4588 'sext' 'sext_ln1347_88' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4589 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_447 = add i35 %sext_ln1347_88, i35 %sext_ln813_151"   --->   Operation 4589 'add' 'ret_V_447' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4590 [1/3] (0.00ns) (grouped into DSP with root node ret_V_449)   --->   "%r_V_1432 = mul i33 %zext_ln1273_179, i33 %sext_ln1270_471"   --->   Operation 4590 'mul' 'r_V_1432' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4591 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1573 = mul i32 %sext_ln1271_89, i32 %zext_ln1273_180"   --->   Operation 4591 'mul' 'r_V_1573' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4592 [1/1] (0.00ns) (grouped into DSP with root node ret_V_449)   --->   "%sext_ln813_152 = sext i33 %r_V_1432"   --->   Operation 4592 'sext' 'sext_ln813_152' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4593 [1/1] (0.00ns)   --->   "%rhs_271 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1573, i2 0"   --->   Operation 4593 'bitconcatenate' 'rhs_271' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4594 [1/1] (0.00ns)   --->   "%sext_ln1347_89 = sext i34 %rhs_271"   --->   Operation 4594 'sext' 'sext_ln1347_89' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4595 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_449 = add i35 %sext_ln1347_89, i35 %sext_ln813_152"   --->   Operation 4595 'add' 'ret_V_449' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4596 [1/3] (0.00ns) (grouped into DSP with root node ret_V_451)   --->   "%r_V_1435 = mul i33 %zext_ln1273_181, i33 %sext_ln1270_472"   --->   Operation 4596 'mul' 'r_V_1435' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4597 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1574 = mul i32 %sext_ln1271_90, i32 %zext_ln1273_182"   --->   Operation 4597 'mul' 'r_V_1574' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4598 [1/1] (0.00ns) (grouped into DSP with root node ret_V_451)   --->   "%sext_ln813_153 = sext i33 %r_V_1435"   --->   Operation 4598 'sext' 'sext_ln813_153' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4599 [1/1] (0.00ns)   --->   "%rhs_274 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1574, i2 0"   --->   Operation 4599 'bitconcatenate' 'rhs_274' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4600 [1/1] (0.00ns)   --->   "%sext_ln1347_90 = sext i34 %rhs_274"   --->   Operation 4600 'sext' 'sext_ln1347_90' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4601 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_451 = add i35 %sext_ln1347_90, i35 %sext_ln813_153"   --->   Operation 4601 'add' 'ret_V_451' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4602 [1/3] (0.00ns) (grouped into DSP with root node ret_V_453)   --->   "%r_V_1438 = mul i33 %zext_ln1273_183, i33 %sext_ln1270_473"   --->   Operation 4602 'mul' 'r_V_1438' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4603 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1575 = mul i32 %sext_ln1271_91, i32 %zext_ln1273_184"   --->   Operation 4603 'mul' 'r_V_1575' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4604 [1/1] (0.00ns) (grouped into DSP with root node ret_V_453)   --->   "%sext_ln813_154 = sext i33 %r_V_1438"   --->   Operation 4604 'sext' 'sext_ln813_154' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4605 [1/1] (0.00ns)   --->   "%rhs_277 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1575, i2 0"   --->   Operation 4605 'bitconcatenate' 'rhs_277' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4606 [1/1] (0.00ns)   --->   "%sext_ln1347_91 = sext i34 %rhs_277"   --->   Operation 4606 'sext' 'sext_ln1347_91' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4607 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_453 = add i35 %sext_ln1347_91, i35 %sext_ln813_154"   --->   Operation 4607 'add' 'ret_V_453' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4608 [1/3] (0.00ns) (grouped into DSP with root node ret_V_455)   --->   "%r_V_1441 = mul i33 %zext_ln1273_185, i33 %sext_ln1270_474"   --->   Operation 4608 'mul' 'r_V_1441' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4609 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1576 = mul i32 %sext_ln1271_92, i32 %zext_ln1273_186"   --->   Operation 4609 'mul' 'r_V_1576' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4610 [1/1] (0.00ns) (grouped into DSP with root node ret_V_455)   --->   "%sext_ln813_155 = sext i33 %r_V_1441"   --->   Operation 4610 'sext' 'sext_ln813_155' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4611 [1/1] (0.00ns)   --->   "%rhs_280 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1576, i2 0"   --->   Operation 4611 'bitconcatenate' 'rhs_280' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4612 [1/1] (0.00ns)   --->   "%sext_ln1347_92 = sext i34 %rhs_280"   --->   Operation 4612 'sext' 'sext_ln1347_92' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4613 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_455 = add i35 %sext_ln1347_92, i35 %sext_ln813_155"   --->   Operation 4613 'add' 'ret_V_455' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4614 [1/3] (0.00ns) (grouped into DSP with root node ret_V_457)   --->   "%r_V_1444 = mul i33 %zext_ln1273_187, i33 %sext_ln1270_475"   --->   Operation 4614 'mul' 'r_V_1444' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4615 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1577 = mul i32 %sext_ln1271_93, i32 %zext_ln1273_188"   --->   Operation 4615 'mul' 'r_V_1577' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4616 [1/1] (0.00ns) (grouped into DSP with root node ret_V_457)   --->   "%sext_ln813_156 = sext i33 %r_V_1444"   --->   Operation 4616 'sext' 'sext_ln813_156' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4617 [1/1] (0.00ns)   --->   "%rhs_283 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1577, i2 0"   --->   Operation 4617 'bitconcatenate' 'rhs_283' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4618 [1/1] (0.00ns)   --->   "%sext_ln1347_93 = sext i34 %rhs_283"   --->   Operation 4618 'sext' 'sext_ln1347_93' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4619 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_457 = add i35 %sext_ln1347_93, i35 %sext_ln813_156"   --->   Operation 4619 'add' 'ret_V_457' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4620 [1/3] (0.00ns) (grouped into DSP with root node ret_V_459)   --->   "%r_V_1447 = mul i33 %zext_ln1273_189, i33 %sext_ln1270_476"   --->   Operation 4620 'mul' 'r_V_1447' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4621 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1578 = mul i32 %sext_ln1271_94, i32 %zext_ln1273_190"   --->   Operation 4621 'mul' 'r_V_1578' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4622 [1/1] (0.00ns) (grouped into DSP with root node ret_V_459)   --->   "%sext_ln813_157 = sext i33 %r_V_1447"   --->   Operation 4622 'sext' 'sext_ln813_157' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4623 [1/1] (0.00ns)   --->   "%rhs_286 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1578, i2 0"   --->   Operation 4623 'bitconcatenate' 'rhs_286' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4624 [1/1] (0.00ns)   --->   "%sext_ln1347_94 = sext i34 %rhs_286"   --->   Operation 4624 'sext' 'sext_ln1347_94' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4625 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_459 = add i35 %sext_ln1347_94, i35 %sext_ln813_157"   --->   Operation 4625 'add' 'ret_V_459' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4626 [1/3] (0.00ns) (grouped into DSP with root node ret_V_461)   --->   "%r_V_1450 = mul i33 %zext_ln1273_191, i33 %sext_ln1270_477"   --->   Operation 4626 'mul' 'r_V_1450' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4627 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1579 = mul i32 %sext_ln1271_95, i32 %zext_ln1273_192"   --->   Operation 4627 'mul' 'r_V_1579' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4628 [1/1] (0.00ns) (grouped into DSP with root node ret_V_461)   --->   "%sext_ln813_158 = sext i33 %r_V_1450"   --->   Operation 4628 'sext' 'sext_ln813_158' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4629 [1/1] (0.00ns)   --->   "%rhs_289 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1579, i2 0"   --->   Operation 4629 'bitconcatenate' 'rhs_289' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4630 [1/1] (0.00ns)   --->   "%sext_ln1347_95 = sext i34 %rhs_289"   --->   Operation 4630 'sext' 'sext_ln1347_95' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4631 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_461 = add i35 %sext_ln1347_95, i35 %sext_ln813_158"   --->   Operation 4631 'add' 'ret_V_461' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4632 [1/3] (0.00ns) (grouped into DSP with root node ret_V_463)   --->   "%r_V_1453 = mul i33 %zext_ln1273_193, i33 %sext_ln1270_478"   --->   Operation 4632 'mul' 'r_V_1453' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4633 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1580 = mul i32 %sext_ln1271_96, i32 %zext_ln1273_194"   --->   Operation 4633 'mul' 'r_V_1580' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4634 [1/1] (0.00ns) (grouped into DSP with root node ret_V_463)   --->   "%sext_ln813_159 = sext i33 %r_V_1453"   --->   Operation 4634 'sext' 'sext_ln813_159' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4635 [1/1] (0.00ns)   --->   "%rhs_292 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1580, i2 0"   --->   Operation 4635 'bitconcatenate' 'rhs_292' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4636 [1/1] (0.00ns)   --->   "%sext_ln1347_96 = sext i34 %rhs_292"   --->   Operation 4636 'sext' 'sext_ln1347_96' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4637 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_463 = add i35 %sext_ln1347_96, i35 %sext_ln813_159"   --->   Operation 4637 'add' 'ret_V_463' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4638 [1/3] (0.00ns) (grouped into DSP with root node ret_V_465)   --->   "%r_V_1456 = mul i33 %zext_ln1273_195, i33 %sext_ln1270_479"   --->   Operation 4638 'mul' 'r_V_1456' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4639 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1581 = mul i32 %sext_ln1271_97, i32 %zext_ln1273_196"   --->   Operation 4639 'mul' 'r_V_1581' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4640 [1/1] (0.00ns) (grouped into DSP with root node ret_V_465)   --->   "%sext_ln813_160 = sext i33 %r_V_1456"   --->   Operation 4640 'sext' 'sext_ln813_160' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4641 [1/1] (0.00ns)   --->   "%rhs_295 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1581, i2 0"   --->   Operation 4641 'bitconcatenate' 'rhs_295' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4642 [1/1] (0.00ns)   --->   "%sext_ln1347_97 = sext i34 %rhs_295"   --->   Operation 4642 'sext' 'sext_ln1347_97' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4643 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_465 = add i35 %sext_ln1347_97, i35 %sext_ln813_160"   --->   Operation 4643 'add' 'ret_V_465' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4644 [1/3] (0.00ns) (grouped into DSP with root node ret_V_467)   --->   "%r_V_1459 = mul i33 %zext_ln1273_197, i33 %sext_ln1270_480"   --->   Operation 4644 'mul' 'r_V_1459' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4645 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1582 = mul i32 %sext_ln1271_98, i32 %zext_ln1273_198"   --->   Operation 4645 'mul' 'r_V_1582' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4646 [1/1] (0.00ns) (grouped into DSP with root node ret_V_467)   --->   "%sext_ln813_161 = sext i33 %r_V_1459"   --->   Operation 4646 'sext' 'sext_ln813_161' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4647 [1/1] (0.00ns)   --->   "%rhs_298 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1582, i2 0"   --->   Operation 4647 'bitconcatenate' 'rhs_298' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4648 [1/1] (0.00ns)   --->   "%sext_ln1347_98 = sext i34 %rhs_298"   --->   Operation 4648 'sext' 'sext_ln1347_98' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4649 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_467 = add i35 %sext_ln1347_98, i35 %sext_ln813_161"   --->   Operation 4649 'add' 'ret_V_467' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4650 [1/3] (0.00ns) (grouped into DSP with root node ret_V_469)   --->   "%r_V_1462 = mul i33 %zext_ln1273_199, i33 %sext_ln1270_481"   --->   Operation 4650 'mul' 'r_V_1462' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4651 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1583 = mul i32 %sext_ln1271_99, i32 %zext_ln1273_200"   --->   Operation 4651 'mul' 'r_V_1583' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4652 [1/1] (0.00ns) (grouped into DSP with root node ret_V_469)   --->   "%sext_ln813_162 = sext i33 %r_V_1462"   --->   Operation 4652 'sext' 'sext_ln813_162' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4653 [1/1] (0.00ns)   --->   "%rhs_301 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1583, i2 0"   --->   Operation 4653 'bitconcatenate' 'rhs_301' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4654 [1/1] (0.00ns)   --->   "%sext_ln1347_99 = sext i34 %rhs_301"   --->   Operation 4654 'sext' 'sext_ln1347_99' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4655 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_469 = add i35 %sext_ln1347_99, i35 %sext_ln813_162"   --->   Operation 4655 'add' 'ret_V_469' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4656 [1/3] (0.00ns) (grouped into DSP with root node ret_V_471)   --->   "%r_V_1465 = mul i33 %zext_ln1273_201, i33 %sext_ln1270_482"   --->   Operation 4656 'mul' 'r_V_1465' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4657 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1584 = mul i32 %sext_ln1271_100, i32 %zext_ln1273_202"   --->   Operation 4657 'mul' 'r_V_1584' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4658 [1/1] (0.00ns) (grouped into DSP with root node ret_V_471)   --->   "%sext_ln813_163 = sext i33 %r_V_1465"   --->   Operation 4658 'sext' 'sext_ln813_163' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4659 [1/1] (0.00ns)   --->   "%rhs_304 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1584, i2 0"   --->   Operation 4659 'bitconcatenate' 'rhs_304' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4660 [1/1] (0.00ns)   --->   "%sext_ln1347_100 = sext i34 %rhs_304"   --->   Operation 4660 'sext' 'sext_ln1347_100' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4661 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_471 = add i35 %sext_ln1347_100, i35 %sext_ln813_163"   --->   Operation 4661 'add' 'ret_V_471' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4662 [1/3] (0.00ns) (grouped into DSP with root node ret_V_473)   --->   "%r_V_1468 = mul i33 %zext_ln1273_203, i33 %sext_ln1270_483"   --->   Operation 4662 'mul' 'r_V_1468' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4663 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1585 = mul i32 %sext_ln1271_101, i32 %zext_ln1273_204"   --->   Operation 4663 'mul' 'r_V_1585' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4664 [1/1] (0.00ns) (grouped into DSP with root node ret_V_473)   --->   "%sext_ln813_164 = sext i33 %r_V_1468"   --->   Operation 4664 'sext' 'sext_ln813_164' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4665 [1/1] (0.00ns)   --->   "%rhs_307 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1585, i2 0"   --->   Operation 4665 'bitconcatenate' 'rhs_307' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4666 [1/1] (0.00ns)   --->   "%sext_ln1347_101 = sext i34 %rhs_307"   --->   Operation 4666 'sext' 'sext_ln1347_101' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4667 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_473 = add i35 %sext_ln1347_101, i35 %sext_ln813_164"   --->   Operation 4667 'add' 'ret_V_473' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4668 [1/3] (0.00ns) (grouped into DSP with root node ret_V_475)   --->   "%r_V_1471 = mul i33 %zext_ln1273_205, i33 %sext_ln1270_484"   --->   Operation 4668 'mul' 'r_V_1471' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4669 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1586 = mul i32 %sext_ln1271_102, i32 %zext_ln1273_206"   --->   Operation 4669 'mul' 'r_V_1586' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4670 [1/1] (0.00ns) (grouped into DSP with root node ret_V_475)   --->   "%sext_ln813_165 = sext i33 %r_V_1471"   --->   Operation 4670 'sext' 'sext_ln813_165' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4671 [1/1] (0.00ns)   --->   "%rhs_310 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1586, i2 0"   --->   Operation 4671 'bitconcatenate' 'rhs_310' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4672 [1/1] (0.00ns)   --->   "%sext_ln1347_102 = sext i34 %rhs_310"   --->   Operation 4672 'sext' 'sext_ln1347_102' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4673 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_475 = add i35 %sext_ln1347_102, i35 %sext_ln813_165"   --->   Operation 4673 'add' 'ret_V_475' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4674 [1/3] (0.00ns) (grouped into DSP with root node ret_V_477)   --->   "%r_V_1474 = mul i33 %zext_ln1273_207, i33 %sext_ln1270_485"   --->   Operation 4674 'mul' 'r_V_1474' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4675 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1587 = mul i32 %sext_ln1271_103, i32 %zext_ln1273_208"   --->   Operation 4675 'mul' 'r_V_1587' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4676 [1/1] (0.00ns) (grouped into DSP with root node ret_V_477)   --->   "%sext_ln813_166 = sext i33 %r_V_1474"   --->   Operation 4676 'sext' 'sext_ln813_166' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4677 [1/1] (0.00ns)   --->   "%rhs_313 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1587, i2 0"   --->   Operation 4677 'bitconcatenate' 'rhs_313' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4678 [1/1] (0.00ns)   --->   "%sext_ln1347_103 = sext i34 %rhs_313"   --->   Operation 4678 'sext' 'sext_ln1347_103' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4679 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_477 = add i35 %sext_ln1347_103, i35 %sext_ln813_166"   --->   Operation 4679 'add' 'ret_V_477' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4680 [1/3] (0.00ns) (grouped into DSP with root node ret_V_479)   --->   "%r_V_1477 = mul i33 %zext_ln1273_209, i33 %sext_ln1270_486"   --->   Operation 4680 'mul' 'r_V_1477' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4681 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1588 = mul i32 %sext_ln1271_104, i32 %zext_ln1273_210"   --->   Operation 4681 'mul' 'r_V_1588' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4682 [1/1] (0.00ns) (grouped into DSP with root node ret_V_479)   --->   "%sext_ln813_167 = sext i33 %r_V_1477"   --->   Operation 4682 'sext' 'sext_ln813_167' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4683 [1/1] (0.00ns)   --->   "%rhs_316 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1588, i2 0"   --->   Operation 4683 'bitconcatenate' 'rhs_316' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4684 [1/1] (0.00ns)   --->   "%sext_ln1347_104 = sext i34 %rhs_316"   --->   Operation 4684 'sext' 'sext_ln1347_104' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4685 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_479 = add i35 %sext_ln1347_104, i35 %sext_ln813_167"   --->   Operation 4685 'add' 'ret_V_479' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4686 [1/3] (0.00ns) (grouped into DSP with root node ret_V_481)   --->   "%r_V_1480 = mul i33 %zext_ln1273_211, i33 %sext_ln1270_487"   --->   Operation 4686 'mul' 'r_V_1480' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4687 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1589 = mul i32 %sext_ln1271_105, i32 %zext_ln1273_212"   --->   Operation 4687 'mul' 'r_V_1589' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4688 [1/1] (0.00ns) (grouped into DSP with root node ret_V_481)   --->   "%sext_ln813_168 = sext i33 %r_V_1480"   --->   Operation 4688 'sext' 'sext_ln813_168' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4689 [1/1] (0.00ns)   --->   "%rhs_319 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1589, i2 0"   --->   Operation 4689 'bitconcatenate' 'rhs_319' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4690 [1/1] (0.00ns)   --->   "%sext_ln1347_105 = sext i34 %rhs_319"   --->   Operation 4690 'sext' 'sext_ln1347_105' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4691 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_481 = add i35 %sext_ln1347_105, i35 %sext_ln813_168"   --->   Operation 4691 'add' 'ret_V_481' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4692 [1/3] (0.00ns) (grouped into DSP with root node ret_V_483)   --->   "%r_V_1483 = mul i33 %zext_ln1273_213, i33 %sext_ln1270_488"   --->   Operation 4692 'mul' 'r_V_1483' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4693 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1590 = mul i32 %sext_ln1271_106, i32 %zext_ln1273_214"   --->   Operation 4693 'mul' 'r_V_1590' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4694 [1/1] (0.00ns) (grouped into DSP with root node ret_V_483)   --->   "%sext_ln813_169 = sext i33 %r_V_1483"   --->   Operation 4694 'sext' 'sext_ln813_169' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4695 [1/1] (0.00ns)   --->   "%rhs_322 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1590, i2 0"   --->   Operation 4695 'bitconcatenate' 'rhs_322' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4696 [1/1] (0.00ns)   --->   "%sext_ln1347_106 = sext i34 %rhs_322"   --->   Operation 4696 'sext' 'sext_ln1347_106' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4697 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_483 = add i35 %sext_ln1347_106, i35 %sext_ln813_169"   --->   Operation 4697 'add' 'ret_V_483' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4698 [1/3] (0.00ns) (grouped into DSP with root node ret_V_485)   --->   "%r_V_1486 = mul i33 %zext_ln1273_215, i33 %sext_ln1270_489"   --->   Operation 4698 'mul' 'r_V_1486' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4699 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1591 = mul i32 %sext_ln1271_107, i32 %zext_ln1273_216"   --->   Operation 4699 'mul' 'r_V_1591' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4700 [1/1] (0.00ns) (grouped into DSP with root node ret_V_485)   --->   "%sext_ln813_170 = sext i33 %r_V_1486"   --->   Operation 4700 'sext' 'sext_ln813_170' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4701 [1/1] (0.00ns)   --->   "%rhs_325 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1591, i2 0"   --->   Operation 4701 'bitconcatenate' 'rhs_325' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4702 [1/1] (0.00ns)   --->   "%sext_ln1347_107 = sext i34 %rhs_325"   --->   Operation 4702 'sext' 'sext_ln1347_107' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4703 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_485 = add i35 %sext_ln1347_107, i35 %sext_ln813_170"   --->   Operation 4703 'add' 'ret_V_485' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4704 [1/3] (0.00ns) (grouped into DSP with root node ret_V_487)   --->   "%r_V_1489 = mul i33 %zext_ln1273_217, i33 %sext_ln1270_490"   --->   Operation 4704 'mul' 'r_V_1489' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4705 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1592 = mul i32 %sext_ln1271_108, i32 %zext_ln1273_218"   --->   Operation 4705 'mul' 'r_V_1592' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4706 [1/1] (0.00ns) (grouped into DSP with root node ret_V_487)   --->   "%sext_ln813_171 = sext i33 %r_V_1489"   --->   Operation 4706 'sext' 'sext_ln813_171' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4707 [1/1] (0.00ns)   --->   "%rhs_328 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1592, i2 0"   --->   Operation 4707 'bitconcatenate' 'rhs_328' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4708 [1/1] (0.00ns)   --->   "%sext_ln1347_108 = sext i34 %rhs_328"   --->   Operation 4708 'sext' 'sext_ln1347_108' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4709 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_487 = add i35 %sext_ln1347_108, i35 %sext_ln813_171"   --->   Operation 4709 'add' 'ret_V_487' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4710 [1/3] (0.00ns) (grouped into DSP with root node ret_V_489)   --->   "%r_V_1492 = mul i33 %zext_ln1273_219, i33 %sext_ln1270_491"   --->   Operation 4710 'mul' 'r_V_1492' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4711 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1593 = mul i32 %sext_ln1271_109, i32 %zext_ln1273_220"   --->   Operation 4711 'mul' 'r_V_1593' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4712 [1/1] (0.00ns) (grouped into DSP with root node ret_V_489)   --->   "%sext_ln813_172 = sext i33 %r_V_1492"   --->   Operation 4712 'sext' 'sext_ln813_172' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4713 [1/1] (0.00ns)   --->   "%rhs_331 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1593, i2 0"   --->   Operation 4713 'bitconcatenate' 'rhs_331' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4714 [1/1] (0.00ns)   --->   "%sext_ln1347_109 = sext i34 %rhs_331"   --->   Operation 4714 'sext' 'sext_ln1347_109' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4715 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_489 = add i35 %sext_ln1347_109, i35 %sext_ln813_172"   --->   Operation 4715 'add' 'ret_V_489' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4716 [1/3] (0.00ns) (grouped into DSP with root node ret_V_491)   --->   "%r_V_1495 = mul i33 %zext_ln1273_221, i33 %sext_ln1270_492"   --->   Operation 4716 'mul' 'r_V_1495' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4717 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1594 = mul i32 %sext_ln1271_110, i32 %zext_ln1273_222"   --->   Operation 4717 'mul' 'r_V_1594' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4718 [1/1] (0.00ns) (grouped into DSP with root node ret_V_491)   --->   "%sext_ln813_173 = sext i33 %r_V_1495"   --->   Operation 4718 'sext' 'sext_ln813_173' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4719 [1/1] (0.00ns)   --->   "%rhs_334 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1594, i2 0"   --->   Operation 4719 'bitconcatenate' 'rhs_334' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4720 [1/1] (0.00ns)   --->   "%sext_ln1347_110 = sext i34 %rhs_334"   --->   Operation 4720 'sext' 'sext_ln1347_110' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4721 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_491 = add i35 %sext_ln1347_110, i35 %sext_ln813_173"   --->   Operation 4721 'add' 'ret_V_491' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4722 [1/3] (0.00ns) (grouped into DSP with root node ret_V_493)   --->   "%r_V_1498 = mul i33 %zext_ln1273_223, i33 %sext_ln1270_493"   --->   Operation 4722 'mul' 'r_V_1498' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4723 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1595 = mul i32 %sext_ln1271_111, i32 %zext_ln1273_224"   --->   Operation 4723 'mul' 'r_V_1595' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4724 [1/1] (0.00ns) (grouped into DSP with root node ret_V_493)   --->   "%sext_ln813_174 = sext i33 %r_V_1498"   --->   Operation 4724 'sext' 'sext_ln813_174' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4725 [1/1] (0.00ns)   --->   "%rhs_337 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1595, i2 0"   --->   Operation 4725 'bitconcatenate' 'rhs_337' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4726 [1/1] (0.00ns)   --->   "%sext_ln1347_111 = sext i34 %rhs_337"   --->   Operation 4726 'sext' 'sext_ln1347_111' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4727 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_493 = add i35 %sext_ln1347_111, i35 %sext_ln813_174"   --->   Operation 4727 'add' 'ret_V_493' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4728 [1/3] (0.00ns) (grouped into DSP with root node ret_V_495)   --->   "%r_V_1501 = mul i33 %zext_ln1273_225, i33 %sext_ln1270_494"   --->   Operation 4728 'mul' 'r_V_1501' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4729 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1596 = mul i32 %sext_ln1271_112, i32 %zext_ln1273_226"   --->   Operation 4729 'mul' 'r_V_1596' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4730 [1/1] (0.00ns) (grouped into DSP with root node ret_V_495)   --->   "%sext_ln813_175 = sext i33 %r_V_1501"   --->   Operation 4730 'sext' 'sext_ln813_175' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4731 [1/1] (0.00ns)   --->   "%rhs_340 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1596, i2 0"   --->   Operation 4731 'bitconcatenate' 'rhs_340' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4732 [1/1] (0.00ns)   --->   "%sext_ln1347_112 = sext i34 %rhs_340"   --->   Operation 4732 'sext' 'sext_ln1347_112' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4733 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_495 = add i35 %sext_ln1347_112, i35 %sext_ln813_175"   --->   Operation 4733 'add' 'ret_V_495' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4734 [1/3] (0.00ns) (grouped into DSP with root node ret_V_497)   --->   "%r_V_1504 = mul i33 %zext_ln1273_227, i33 %sext_ln1270_495"   --->   Operation 4734 'mul' 'r_V_1504' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4735 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1597 = mul i32 %sext_ln1271_113, i32 %zext_ln1273_228"   --->   Operation 4735 'mul' 'r_V_1597' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4736 [1/1] (0.00ns) (grouped into DSP with root node ret_V_497)   --->   "%sext_ln813_176 = sext i33 %r_V_1504"   --->   Operation 4736 'sext' 'sext_ln813_176' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4737 [1/1] (0.00ns)   --->   "%rhs_343 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1597, i2 0"   --->   Operation 4737 'bitconcatenate' 'rhs_343' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4738 [1/1] (0.00ns)   --->   "%sext_ln1347_113 = sext i34 %rhs_343"   --->   Operation 4738 'sext' 'sext_ln1347_113' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4739 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_497 = add i35 %sext_ln1347_113, i35 %sext_ln813_176"   --->   Operation 4739 'add' 'ret_V_497' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4740 [1/3] (0.00ns) (grouped into DSP with root node ret_V_499)   --->   "%r_V_1507 = mul i33 %zext_ln1273_229, i33 %sext_ln1270_496"   --->   Operation 4740 'mul' 'r_V_1507' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4741 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1598 = mul i32 %sext_ln1271_114, i32 %zext_ln1273_230"   --->   Operation 4741 'mul' 'r_V_1598' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4742 [1/1] (0.00ns) (grouped into DSP with root node ret_V_499)   --->   "%sext_ln813_177 = sext i33 %r_V_1507"   --->   Operation 4742 'sext' 'sext_ln813_177' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4743 [1/1] (0.00ns)   --->   "%rhs_346 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1598, i2 0"   --->   Operation 4743 'bitconcatenate' 'rhs_346' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4744 [1/1] (0.00ns)   --->   "%sext_ln1347_114 = sext i34 %rhs_346"   --->   Operation 4744 'sext' 'sext_ln1347_114' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4745 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_499 = add i35 %sext_ln1347_114, i35 %sext_ln813_177"   --->   Operation 4745 'add' 'ret_V_499' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4746 [1/3] (0.00ns) (grouped into DSP with root node ret_V_501)   --->   "%r_V_1510 = mul i33 %zext_ln1273_231, i33 %sext_ln1270_497"   --->   Operation 4746 'mul' 'r_V_1510' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4747 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1599 = mul i32 %sext_ln1271_115, i32 %zext_ln1273_232"   --->   Operation 4747 'mul' 'r_V_1599' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4748 [1/1] (0.00ns) (grouped into DSP with root node ret_V_501)   --->   "%sext_ln813_178 = sext i33 %r_V_1510"   --->   Operation 4748 'sext' 'sext_ln813_178' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4749 [1/1] (0.00ns)   --->   "%rhs_349 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1599, i2 0"   --->   Operation 4749 'bitconcatenate' 'rhs_349' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4750 [1/1] (0.00ns)   --->   "%sext_ln1347_115 = sext i34 %rhs_349"   --->   Operation 4750 'sext' 'sext_ln1347_115' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4751 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_501 = add i35 %sext_ln1347_115, i35 %sext_ln813_178"   --->   Operation 4751 'add' 'ret_V_501' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4752 [1/3] (0.00ns) (grouped into DSP with root node ret_V_503)   --->   "%r_V_1513 = mul i33 %zext_ln1273_233, i33 %sext_ln1270_498"   --->   Operation 4752 'mul' 'r_V_1513' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4753 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1600 = mul i32 %sext_ln1271_116, i32 %zext_ln1273_234"   --->   Operation 4753 'mul' 'r_V_1600' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4754 [1/1] (0.00ns) (grouped into DSP with root node ret_V_503)   --->   "%sext_ln813_179 = sext i33 %r_V_1513"   --->   Operation 4754 'sext' 'sext_ln813_179' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4755 [1/1] (0.00ns)   --->   "%rhs_352 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1600, i2 0"   --->   Operation 4755 'bitconcatenate' 'rhs_352' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4756 [1/1] (0.00ns)   --->   "%sext_ln1347_116 = sext i34 %rhs_352"   --->   Operation 4756 'sext' 'sext_ln1347_116' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4757 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_503 = add i35 %sext_ln1347_116, i35 %sext_ln813_179"   --->   Operation 4757 'add' 'ret_V_503' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4758 [1/3] (0.00ns) (grouped into DSP with root node ret_V_505)   --->   "%r_V_1516 = mul i33 %zext_ln1273_235, i33 %sext_ln1270_499"   --->   Operation 4758 'mul' 'r_V_1516' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4759 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1601 = mul i32 %sext_ln1271_117, i32 %zext_ln1273_236"   --->   Operation 4759 'mul' 'r_V_1601' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4760 [1/1] (0.00ns) (grouped into DSP with root node ret_V_505)   --->   "%sext_ln813_180 = sext i33 %r_V_1516"   --->   Operation 4760 'sext' 'sext_ln813_180' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4761 [1/1] (0.00ns)   --->   "%rhs_355 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1601, i2 0"   --->   Operation 4761 'bitconcatenate' 'rhs_355' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4762 [1/1] (0.00ns)   --->   "%sext_ln1347_117 = sext i34 %rhs_355"   --->   Operation 4762 'sext' 'sext_ln1347_117' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4763 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_505 = add i35 %sext_ln1347_117, i35 %sext_ln813_180"   --->   Operation 4763 'add' 'ret_V_505' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4764 [1/3] (0.00ns) (grouped into DSP with root node ret_V_507)   --->   "%r_V_1519 = mul i33 %zext_ln1273_237, i33 %sext_ln1270_500"   --->   Operation 4764 'mul' 'r_V_1519' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4765 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1602 = mul i32 %sext_ln1271_118, i32 %zext_ln1273_238"   --->   Operation 4765 'mul' 'r_V_1602' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4766 [1/1] (0.00ns) (grouped into DSP with root node ret_V_507)   --->   "%sext_ln813_181 = sext i33 %r_V_1519"   --->   Operation 4766 'sext' 'sext_ln813_181' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4767 [1/1] (0.00ns)   --->   "%rhs_358 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1602, i2 0"   --->   Operation 4767 'bitconcatenate' 'rhs_358' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4768 [1/1] (0.00ns)   --->   "%sext_ln1347_118 = sext i34 %rhs_358"   --->   Operation 4768 'sext' 'sext_ln1347_118' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4769 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_507 = add i35 %sext_ln1347_118, i35 %sext_ln813_181"   --->   Operation 4769 'add' 'ret_V_507' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4770 [1/3] (0.00ns) (grouped into DSP with root node ret_V_509)   --->   "%r_V_1522 = mul i33 %zext_ln1273_239, i33 %sext_ln1270_501"   --->   Operation 4770 'mul' 'r_V_1522' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4771 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1603 = mul i32 %sext_ln1271_119, i32 %zext_ln1273_240"   --->   Operation 4771 'mul' 'r_V_1603' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4772 [1/1] (0.00ns) (grouped into DSP with root node ret_V_509)   --->   "%sext_ln813_182 = sext i33 %r_V_1522"   --->   Operation 4772 'sext' 'sext_ln813_182' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4773 [1/1] (0.00ns)   --->   "%rhs_361 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1603, i2 0"   --->   Operation 4773 'bitconcatenate' 'rhs_361' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4774 [1/1] (0.00ns)   --->   "%sext_ln1347_119 = sext i34 %rhs_361"   --->   Operation 4774 'sext' 'sext_ln1347_119' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4775 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_509 = add i35 %sext_ln1347_119, i35 %sext_ln813_182"   --->   Operation 4775 'add' 'ret_V_509' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4776 [1/3] (0.00ns) (grouped into DSP with root node ret_V_511)   --->   "%r_V_1525 = mul i33 %zext_ln1273_241, i33 %sext_ln1270_502"   --->   Operation 4776 'mul' 'r_V_1525' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4777 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1604 = mul i32 %sext_ln1271_120, i32 %zext_ln1273_242"   --->   Operation 4777 'mul' 'r_V_1604' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4778 [1/1] (0.00ns) (grouped into DSP with root node ret_V_511)   --->   "%sext_ln813_183 = sext i33 %r_V_1525"   --->   Operation 4778 'sext' 'sext_ln813_183' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4779 [1/1] (0.00ns)   --->   "%rhs_364 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1604, i2 0"   --->   Operation 4779 'bitconcatenate' 'rhs_364' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4780 [1/1] (0.00ns)   --->   "%sext_ln1347_120 = sext i34 %rhs_364"   --->   Operation 4780 'sext' 'sext_ln1347_120' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4781 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_511 = add i35 %sext_ln1347_120, i35 %sext_ln813_183"   --->   Operation 4781 'add' 'ret_V_511' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4782 [1/3] (0.00ns) (grouped into DSP with root node ret_V_513)   --->   "%r_V_1528 = mul i33 %zext_ln1273_243, i33 %sext_ln1270_503"   --->   Operation 4782 'mul' 'r_V_1528' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4783 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1605 = mul i32 %sext_ln1271_121, i32 %zext_ln1273_244"   --->   Operation 4783 'mul' 'r_V_1605' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4784 [1/1] (0.00ns) (grouped into DSP with root node ret_V_513)   --->   "%sext_ln813_184 = sext i33 %r_V_1528"   --->   Operation 4784 'sext' 'sext_ln813_184' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4785 [1/1] (0.00ns)   --->   "%rhs_367 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1605, i2 0"   --->   Operation 4785 'bitconcatenate' 'rhs_367' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4786 [1/1] (0.00ns)   --->   "%sext_ln1347_121 = sext i34 %rhs_367"   --->   Operation 4786 'sext' 'sext_ln1347_121' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4787 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_513 = add i35 %sext_ln1347_121, i35 %sext_ln813_184"   --->   Operation 4787 'add' 'ret_V_513' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4788 [1/3] (0.00ns) (grouped into DSP with root node ret_V_515)   --->   "%r_V_1531 = mul i33 %zext_ln1273_245, i33 %sext_ln1270_504"   --->   Operation 4788 'mul' 'r_V_1531' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4789 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1606 = mul i32 %sext_ln1271_122, i32 %zext_ln1273_246"   --->   Operation 4789 'mul' 'r_V_1606' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4790 [1/1] (0.00ns) (grouped into DSP with root node ret_V_515)   --->   "%sext_ln813_185 = sext i33 %r_V_1531"   --->   Operation 4790 'sext' 'sext_ln813_185' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4791 [1/1] (0.00ns)   --->   "%rhs_370 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1606, i2 0"   --->   Operation 4791 'bitconcatenate' 'rhs_370' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4792 [1/1] (0.00ns)   --->   "%sext_ln1347_122 = sext i34 %rhs_370"   --->   Operation 4792 'sext' 'sext_ln1347_122' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4793 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_515 = add i35 %sext_ln1347_122, i35 %sext_ln813_185"   --->   Operation 4793 'add' 'ret_V_515' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4794 [1/3] (0.00ns) (grouped into DSP with root node ret_V_517)   --->   "%r_V_1534 = mul i33 %zext_ln1273_247, i33 %sext_ln1270_505"   --->   Operation 4794 'mul' 'r_V_1534' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4795 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1607 = mul i32 %sext_ln1271_123, i32 %zext_ln1273_248"   --->   Operation 4795 'mul' 'r_V_1607' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4796 [1/1] (0.00ns) (grouped into DSP with root node ret_V_517)   --->   "%sext_ln813_186 = sext i33 %r_V_1534"   --->   Operation 4796 'sext' 'sext_ln813_186' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4797 [1/1] (0.00ns)   --->   "%rhs_373 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1607, i2 0"   --->   Operation 4797 'bitconcatenate' 'rhs_373' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4798 [1/1] (0.00ns)   --->   "%sext_ln1347_123 = sext i34 %rhs_373"   --->   Operation 4798 'sext' 'sext_ln1347_123' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4799 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_517 = add i35 %sext_ln1347_123, i35 %sext_ln813_186"   --->   Operation 4799 'add' 'ret_V_517' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4800 [1/3] (0.00ns) (grouped into DSP with root node ret_V_519)   --->   "%r_V_1537 = mul i33 %zext_ln1273_249, i33 %sext_ln1270_506"   --->   Operation 4800 'mul' 'r_V_1537' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4801 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1608 = mul i32 %sext_ln1271_124, i32 %zext_ln1273_250"   --->   Operation 4801 'mul' 'r_V_1608' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4802 [1/1] (0.00ns) (grouped into DSP with root node ret_V_519)   --->   "%sext_ln813_187 = sext i33 %r_V_1537"   --->   Operation 4802 'sext' 'sext_ln813_187' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4803 [1/1] (0.00ns)   --->   "%rhs_376 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1608, i2 0"   --->   Operation 4803 'bitconcatenate' 'rhs_376' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4804 [1/1] (0.00ns)   --->   "%sext_ln1347_124 = sext i34 %rhs_376"   --->   Operation 4804 'sext' 'sext_ln1347_124' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4805 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_519 = add i35 %sext_ln1347_124, i35 %sext_ln813_187"   --->   Operation 4805 'add' 'ret_V_519' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4806 [1/3] (0.00ns) (grouped into DSP with root node ret_V_521)   --->   "%r_V_1540 = mul i33 %zext_ln1273_251, i33 %sext_ln1270_507"   --->   Operation 4806 'mul' 'r_V_1540' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4807 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1609 = mul i32 %sext_ln1271_125, i32 %zext_ln1273_252"   --->   Operation 4807 'mul' 'r_V_1609' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4808 [1/1] (0.00ns) (grouped into DSP with root node ret_V_521)   --->   "%sext_ln813_188 = sext i33 %r_V_1540"   --->   Operation 4808 'sext' 'sext_ln813_188' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4809 [1/1] (0.00ns)   --->   "%rhs_379 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1609, i2 0"   --->   Operation 4809 'bitconcatenate' 'rhs_379' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4810 [1/1] (0.00ns)   --->   "%sext_ln1347_125 = sext i34 %rhs_379"   --->   Operation 4810 'sext' 'sext_ln1347_125' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4811 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_521 = add i35 %sext_ln1347_125, i35 %sext_ln813_188"   --->   Operation 4811 'add' 'ret_V_521' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4812 [1/3] (0.00ns) (grouped into DSP with root node ret_V_523)   --->   "%r_V_1543 = mul i33 %zext_ln1273_253, i33 %sext_ln1270_508"   --->   Operation 4812 'mul' 'r_V_1543' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4813 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1610 = mul i32 %sext_ln1271_126, i32 %zext_ln1273_254"   --->   Operation 4813 'mul' 'r_V_1610' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 4814 [1/1] (0.00ns) (grouped into DSP with root node ret_V_523)   --->   "%sext_ln813_189 = sext i33 %r_V_1543"   --->   Operation 4814 'sext' 'sext_ln813_189' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4815 [1/1] (0.00ns)   --->   "%rhs_382 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %r_V_1610, i2 0"   --->   Operation 4815 'bitconcatenate' 'rhs_382' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4816 [1/1] (0.00ns)   --->   "%sext_ln1347_126 = sext i34 %rhs_382"   --->   Operation 4816 'sext' 'sext_ln1347_126' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 4817 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_523 = add i35 %sext_ln1347_126, i35 %sext_ln813_189"   --->   Operation 4817 'add' 'ret_V_523' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 80 <SV = 76> <Delay = 0.64>
ST_80 : Operation 4818 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_397 = add i35 %sext_ln1347, i35 %sext_ln813"   --->   Operation 4818 'add' 'ret_V_397' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4819 [1/1] (0.00ns)   --->   "%trunc_ln818_190 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_397, i32 2, i32 34"   --->   Operation 4819 'partselect' 'trunc_ln818_190' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4820 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_399 = add i35 %sext_ln1347_64, i35 %sext_ln813_127"   --->   Operation 4820 'add' 'ret_V_399' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4821 [1/1] (0.00ns)   --->   "%trunc_ln818_191 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_399, i32 2, i32 34"   --->   Operation 4821 'partselect' 'trunc_ln818_191' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4822 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_401 = add i35 %sext_ln1347_65, i35 %sext_ln813_128"   --->   Operation 4822 'add' 'ret_V_401' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4823 [1/1] (0.00ns)   --->   "%trunc_ln818_192 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_401, i32 2, i32 34"   --->   Operation 4823 'partselect' 'trunc_ln818_192' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4824 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_403 = add i35 %sext_ln1347_66, i35 %sext_ln813_129"   --->   Operation 4824 'add' 'ret_V_403' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4825 [1/1] (0.00ns)   --->   "%trunc_ln818_193 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_403, i32 2, i32 34"   --->   Operation 4825 'partselect' 'trunc_ln818_193' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4826 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_405 = add i35 %sext_ln1347_67, i35 %sext_ln813_130"   --->   Operation 4826 'add' 'ret_V_405' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4827 [1/1] (0.00ns)   --->   "%trunc_ln818_194 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_405, i32 2, i32 34"   --->   Operation 4827 'partselect' 'trunc_ln818_194' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4828 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_407 = add i35 %sext_ln1347_68, i35 %sext_ln813_131"   --->   Operation 4828 'add' 'ret_V_407' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4829 [1/1] (0.00ns)   --->   "%trunc_ln818_195 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_407, i32 2, i32 34"   --->   Operation 4829 'partselect' 'trunc_ln818_195' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4830 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_409 = add i35 %sext_ln1347_69, i35 %sext_ln813_132"   --->   Operation 4830 'add' 'ret_V_409' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4831 [1/1] (0.00ns)   --->   "%trunc_ln818_196 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_409, i32 2, i32 34"   --->   Operation 4831 'partselect' 'trunc_ln818_196' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4832 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_411 = add i35 %sext_ln1347_70, i35 %sext_ln813_133"   --->   Operation 4832 'add' 'ret_V_411' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4833 [1/1] (0.00ns)   --->   "%trunc_ln818_197 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_411, i32 2, i32 34"   --->   Operation 4833 'partselect' 'trunc_ln818_197' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4834 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_413 = add i35 %sext_ln1347_71, i35 %sext_ln813_134"   --->   Operation 4834 'add' 'ret_V_413' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4835 [1/1] (0.00ns)   --->   "%trunc_ln818_198 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_413, i32 2, i32 34"   --->   Operation 4835 'partselect' 'trunc_ln818_198' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4836 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_415 = add i35 %sext_ln1347_72, i35 %sext_ln813_135"   --->   Operation 4836 'add' 'ret_V_415' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4837 [1/1] (0.00ns)   --->   "%trunc_ln818_199 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_415, i32 2, i32 34"   --->   Operation 4837 'partselect' 'trunc_ln818_199' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4838 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_417 = add i35 %sext_ln1347_73, i35 %sext_ln813_136"   --->   Operation 4838 'add' 'ret_V_417' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4839 [1/1] (0.00ns)   --->   "%trunc_ln818_200 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_417, i32 2, i32 34"   --->   Operation 4839 'partselect' 'trunc_ln818_200' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4840 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_419 = add i35 %sext_ln1347_74, i35 %sext_ln813_137"   --->   Operation 4840 'add' 'ret_V_419' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4841 [1/1] (0.00ns)   --->   "%trunc_ln818_201 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_419, i32 2, i32 34"   --->   Operation 4841 'partselect' 'trunc_ln818_201' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4842 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_421 = add i35 %sext_ln1347_75, i35 %sext_ln813_138"   --->   Operation 4842 'add' 'ret_V_421' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4843 [1/1] (0.00ns)   --->   "%trunc_ln818_202 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_421, i32 2, i32 34"   --->   Operation 4843 'partselect' 'trunc_ln818_202' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4844 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_423 = add i35 %sext_ln1347_76, i35 %sext_ln813_139"   --->   Operation 4844 'add' 'ret_V_423' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4845 [1/1] (0.00ns)   --->   "%trunc_ln818_203 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_423, i32 2, i32 34"   --->   Operation 4845 'partselect' 'trunc_ln818_203' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4846 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_425 = add i35 %sext_ln1347_77, i35 %sext_ln813_140"   --->   Operation 4846 'add' 'ret_V_425' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4847 [1/1] (0.00ns)   --->   "%trunc_ln818_204 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_425, i32 2, i32 34"   --->   Operation 4847 'partselect' 'trunc_ln818_204' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4848 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_427 = add i35 %sext_ln1347_78, i35 %sext_ln813_141"   --->   Operation 4848 'add' 'ret_V_427' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4849 [1/1] (0.00ns)   --->   "%trunc_ln818_205 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_427, i32 2, i32 34"   --->   Operation 4849 'partselect' 'trunc_ln818_205' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4850 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_429 = add i35 %sext_ln1347_79, i35 %sext_ln813_142"   --->   Operation 4850 'add' 'ret_V_429' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4851 [1/1] (0.00ns)   --->   "%trunc_ln818_206 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_429, i32 2, i32 34"   --->   Operation 4851 'partselect' 'trunc_ln818_206' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4852 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_431 = add i35 %sext_ln1347_80, i35 %sext_ln813_143"   --->   Operation 4852 'add' 'ret_V_431' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4853 [1/1] (0.00ns)   --->   "%trunc_ln818_207 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_431, i32 2, i32 34"   --->   Operation 4853 'partselect' 'trunc_ln818_207' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4854 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_433 = add i35 %sext_ln1347_81, i35 %sext_ln813_144"   --->   Operation 4854 'add' 'ret_V_433' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4855 [1/1] (0.00ns)   --->   "%trunc_ln818_208 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_433, i32 2, i32 34"   --->   Operation 4855 'partselect' 'trunc_ln818_208' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4856 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_435 = add i35 %sext_ln1347_82, i35 %sext_ln813_145"   --->   Operation 4856 'add' 'ret_V_435' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4857 [1/1] (0.00ns)   --->   "%trunc_ln818_209 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_435, i32 2, i32 34"   --->   Operation 4857 'partselect' 'trunc_ln818_209' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4858 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_437 = add i35 %sext_ln1347_83, i35 %sext_ln813_146"   --->   Operation 4858 'add' 'ret_V_437' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4859 [1/1] (0.00ns)   --->   "%trunc_ln818_210 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_437, i32 2, i32 34"   --->   Operation 4859 'partselect' 'trunc_ln818_210' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4860 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_439 = add i35 %sext_ln1347_84, i35 %sext_ln813_147"   --->   Operation 4860 'add' 'ret_V_439' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4861 [1/1] (0.00ns)   --->   "%trunc_ln818_211 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_439, i32 2, i32 34"   --->   Operation 4861 'partselect' 'trunc_ln818_211' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4862 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_441 = add i35 %sext_ln1347_85, i35 %sext_ln813_148"   --->   Operation 4862 'add' 'ret_V_441' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4863 [1/1] (0.00ns)   --->   "%trunc_ln818_212 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_441, i32 2, i32 34"   --->   Operation 4863 'partselect' 'trunc_ln818_212' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4864 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_443 = add i35 %sext_ln1347_86, i35 %sext_ln813_149"   --->   Operation 4864 'add' 'ret_V_443' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4865 [1/1] (0.00ns)   --->   "%trunc_ln818_213 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_443, i32 2, i32 34"   --->   Operation 4865 'partselect' 'trunc_ln818_213' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4866 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_445 = add i35 %sext_ln1347_87, i35 %sext_ln813_150"   --->   Operation 4866 'add' 'ret_V_445' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4867 [1/1] (0.00ns)   --->   "%trunc_ln818_214 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_445, i32 2, i32 34"   --->   Operation 4867 'partselect' 'trunc_ln818_214' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4868 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_447 = add i35 %sext_ln1347_88, i35 %sext_ln813_151"   --->   Operation 4868 'add' 'ret_V_447' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4869 [1/1] (0.00ns)   --->   "%trunc_ln818_215 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_447, i32 2, i32 34"   --->   Operation 4869 'partselect' 'trunc_ln818_215' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4870 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_449 = add i35 %sext_ln1347_89, i35 %sext_ln813_152"   --->   Operation 4870 'add' 'ret_V_449' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4871 [1/1] (0.00ns)   --->   "%trunc_ln818_216 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_449, i32 2, i32 34"   --->   Operation 4871 'partselect' 'trunc_ln818_216' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4872 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_451 = add i35 %sext_ln1347_90, i35 %sext_ln813_153"   --->   Operation 4872 'add' 'ret_V_451' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4873 [1/1] (0.00ns)   --->   "%trunc_ln818_217 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_451, i32 2, i32 34"   --->   Operation 4873 'partselect' 'trunc_ln818_217' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4874 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_453 = add i35 %sext_ln1347_91, i35 %sext_ln813_154"   --->   Operation 4874 'add' 'ret_V_453' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4875 [1/1] (0.00ns)   --->   "%trunc_ln818_218 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_453, i32 2, i32 34"   --->   Operation 4875 'partselect' 'trunc_ln818_218' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4876 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_455 = add i35 %sext_ln1347_92, i35 %sext_ln813_155"   --->   Operation 4876 'add' 'ret_V_455' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4877 [1/1] (0.00ns)   --->   "%trunc_ln818_219 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_455, i32 2, i32 34"   --->   Operation 4877 'partselect' 'trunc_ln818_219' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4878 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_457 = add i35 %sext_ln1347_93, i35 %sext_ln813_156"   --->   Operation 4878 'add' 'ret_V_457' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4879 [1/1] (0.00ns)   --->   "%trunc_ln818_220 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_457, i32 2, i32 34"   --->   Operation 4879 'partselect' 'trunc_ln818_220' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4880 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_459 = add i35 %sext_ln1347_94, i35 %sext_ln813_157"   --->   Operation 4880 'add' 'ret_V_459' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4881 [1/1] (0.00ns)   --->   "%trunc_ln818_221 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_459, i32 2, i32 34"   --->   Operation 4881 'partselect' 'trunc_ln818_221' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4882 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_461 = add i35 %sext_ln1347_95, i35 %sext_ln813_158"   --->   Operation 4882 'add' 'ret_V_461' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4883 [1/1] (0.00ns)   --->   "%trunc_ln818_222 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_461, i32 2, i32 34"   --->   Operation 4883 'partselect' 'trunc_ln818_222' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4884 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_463 = add i35 %sext_ln1347_96, i35 %sext_ln813_159"   --->   Operation 4884 'add' 'ret_V_463' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4885 [1/1] (0.00ns)   --->   "%trunc_ln818_223 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_463, i32 2, i32 34"   --->   Operation 4885 'partselect' 'trunc_ln818_223' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4886 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_465 = add i35 %sext_ln1347_97, i35 %sext_ln813_160"   --->   Operation 4886 'add' 'ret_V_465' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4887 [1/1] (0.00ns)   --->   "%trunc_ln818_224 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_465, i32 2, i32 34"   --->   Operation 4887 'partselect' 'trunc_ln818_224' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4888 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_467 = add i35 %sext_ln1347_98, i35 %sext_ln813_161"   --->   Operation 4888 'add' 'ret_V_467' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4889 [1/1] (0.00ns)   --->   "%trunc_ln818_225 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_467, i32 2, i32 34"   --->   Operation 4889 'partselect' 'trunc_ln818_225' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4890 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_469 = add i35 %sext_ln1347_99, i35 %sext_ln813_162"   --->   Operation 4890 'add' 'ret_V_469' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4891 [1/1] (0.00ns)   --->   "%trunc_ln818_226 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_469, i32 2, i32 34"   --->   Operation 4891 'partselect' 'trunc_ln818_226' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4892 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_471 = add i35 %sext_ln1347_100, i35 %sext_ln813_163"   --->   Operation 4892 'add' 'ret_V_471' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4893 [1/1] (0.00ns)   --->   "%trunc_ln818_227 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_471, i32 2, i32 34"   --->   Operation 4893 'partselect' 'trunc_ln818_227' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4894 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_473 = add i35 %sext_ln1347_101, i35 %sext_ln813_164"   --->   Operation 4894 'add' 'ret_V_473' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4895 [1/1] (0.00ns)   --->   "%trunc_ln818_228 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_473, i32 2, i32 34"   --->   Operation 4895 'partselect' 'trunc_ln818_228' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4896 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_475 = add i35 %sext_ln1347_102, i35 %sext_ln813_165"   --->   Operation 4896 'add' 'ret_V_475' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4897 [1/1] (0.00ns)   --->   "%trunc_ln818_229 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_475, i32 2, i32 34"   --->   Operation 4897 'partselect' 'trunc_ln818_229' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4898 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_477 = add i35 %sext_ln1347_103, i35 %sext_ln813_166"   --->   Operation 4898 'add' 'ret_V_477' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4899 [1/1] (0.00ns)   --->   "%trunc_ln818_230 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_477, i32 2, i32 34"   --->   Operation 4899 'partselect' 'trunc_ln818_230' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4900 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_479 = add i35 %sext_ln1347_104, i35 %sext_ln813_167"   --->   Operation 4900 'add' 'ret_V_479' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4901 [1/1] (0.00ns)   --->   "%trunc_ln818_231 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_479, i32 2, i32 34"   --->   Operation 4901 'partselect' 'trunc_ln818_231' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4902 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_481 = add i35 %sext_ln1347_105, i35 %sext_ln813_168"   --->   Operation 4902 'add' 'ret_V_481' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4903 [1/1] (0.00ns)   --->   "%trunc_ln818_232 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_481, i32 2, i32 34"   --->   Operation 4903 'partselect' 'trunc_ln818_232' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4904 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_483 = add i35 %sext_ln1347_106, i35 %sext_ln813_169"   --->   Operation 4904 'add' 'ret_V_483' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4905 [1/1] (0.00ns)   --->   "%trunc_ln818_233 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_483, i32 2, i32 34"   --->   Operation 4905 'partselect' 'trunc_ln818_233' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4906 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_485 = add i35 %sext_ln1347_107, i35 %sext_ln813_170"   --->   Operation 4906 'add' 'ret_V_485' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4907 [1/1] (0.00ns)   --->   "%trunc_ln818_234 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_485, i32 2, i32 34"   --->   Operation 4907 'partselect' 'trunc_ln818_234' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4908 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_487 = add i35 %sext_ln1347_108, i35 %sext_ln813_171"   --->   Operation 4908 'add' 'ret_V_487' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4909 [1/1] (0.00ns)   --->   "%trunc_ln818_235 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_487, i32 2, i32 34"   --->   Operation 4909 'partselect' 'trunc_ln818_235' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4910 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_489 = add i35 %sext_ln1347_109, i35 %sext_ln813_172"   --->   Operation 4910 'add' 'ret_V_489' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4911 [1/1] (0.00ns)   --->   "%trunc_ln818_236 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_489, i32 2, i32 34"   --->   Operation 4911 'partselect' 'trunc_ln818_236' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4912 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_491 = add i35 %sext_ln1347_110, i35 %sext_ln813_173"   --->   Operation 4912 'add' 'ret_V_491' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4913 [1/1] (0.00ns)   --->   "%trunc_ln818_237 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_491, i32 2, i32 34"   --->   Operation 4913 'partselect' 'trunc_ln818_237' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4914 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_493 = add i35 %sext_ln1347_111, i35 %sext_ln813_174"   --->   Operation 4914 'add' 'ret_V_493' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4915 [1/1] (0.00ns)   --->   "%trunc_ln818_238 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_493, i32 2, i32 34"   --->   Operation 4915 'partselect' 'trunc_ln818_238' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4916 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_495 = add i35 %sext_ln1347_112, i35 %sext_ln813_175"   --->   Operation 4916 'add' 'ret_V_495' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4917 [1/1] (0.00ns)   --->   "%trunc_ln818_239 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_495, i32 2, i32 34"   --->   Operation 4917 'partselect' 'trunc_ln818_239' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4918 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_497 = add i35 %sext_ln1347_113, i35 %sext_ln813_176"   --->   Operation 4918 'add' 'ret_V_497' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4919 [1/1] (0.00ns)   --->   "%trunc_ln818_240 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_497, i32 2, i32 34"   --->   Operation 4919 'partselect' 'trunc_ln818_240' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4920 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_499 = add i35 %sext_ln1347_114, i35 %sext_ln813_177"   --->   Operation 4920 'add' 'ret_V_499' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4921 [1/1] (0.00ns)   --->   "%trunc_ln818_241 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_499, i32 2, i32 34"   --->   Operation 4921 'partselect' 'trunc_ln818_241' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4922 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_501 = add i35 %sext_ln1347_115, i35 %sext_ln813_178"   --->   Operation 4922 'add' 'ret_V_501' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4923 [1/1] (0.00ns)   --->   "%trunc_ln818_242 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_501, i32 2, i32 34"   --->   Operation 4923 'partselect' 'trunc_ln818_242' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4924 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_503 = add i35 %sext_ln1347_116, i35 %sext_ln813_179"   --->   Operation 4924 'add' 'ret_V_503' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4925 [1/1] (0.00ns)   --->   "%trunc_ln818_243 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_503, i32 2, i32 34"   --->   Operation 4925 'partselect' 'trunc_ln818_243' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4926 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_505 = add i35 %sext_ln1347_117, i35 %sext_ln813_180"   --->   Operation 4926 'add' 'ret_V_505' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4927 [1/1] (0.00ns)   --->   "%trunc_ln818_244 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_505, i32 2, i32 34"   --->   Operation 4927 'partselect' 'trunc_ln818_244' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4928 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_507 = add i35 %sext_ln1347_118, i35 %sext_ln813_181"   --->   Operation 4928 'add' 'ret_V_507' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4929 [1/1] (0.00ns)   --->   "%trunc_ln818_245 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_507, i32 2, i32 34"   --->   Operation 4929 'partselect' 'trunc_ln818_245' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4930 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_509 = add i35 %sext_ln1347_119, i35 %sext_ln813_182"   --->   Operation 4930 'add' 'ret_V_509' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4931 [1/1] (0.00ns)   --->   "%trunc_ln818_246 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_509, i32 2, i32 34"   --->   Operation 4931 'partselect' 'trunc_ln818_246' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4932 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_511 = add i35 %sext_ln1347_120, i35 %sext_ln813_183"   --->   Operation 4932 'add' 'ret_V_511' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4933 [1/1] (0.00ns)   --->   "%trunc_ln818_247 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_511, i32 2, i32 34"   --->   Operation 4933 'partselect' 'trunc_ln818_247' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4934 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_513 = add i35 %sext_ln1347_121, i35 %sext_ln813_184"   --->   Operation 4934 'add' 'ret_V_513' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4935 [1/1] (0.00ns)   --->   "%trunc_ln818_248 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_513, i32 2, i32 34"   --->   Operation 4935 'partselect' 'trunc_ln818_248' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4936 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_515 = add i35 %sext_ln1347_122, i35 %sext_ln813_185"   --->   Operation 4936 'add' 'ret_V_515' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4937 [1/1] (0.00ns)   --->   "%trunc_ln818_249 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_515, i32 2, i32 34"   --->   Operation 4937 'partselect' 'trunc_ln818_249' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4938 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_517 = add i35 %sext_ln1347_123, i35 %sext_ln813_186"   --->   Operation 4938 'add' 'ret_V_517' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4939 [1/1] (0.00ns)   --->   "%trunc_ln818_250 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_517, i32 2, i32 34"   --->   Operation 4939 'partselect' 'trunc_ln818_250' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4940 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_519 = add i35 %sext_ln1347_124, i35 %sext_ln813_187"   --->   Operation 4940 'add' 'ret_V_519' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4941 [1/1] (0.00ns)   --->   "%trunc_ln818_251 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_519, i32 2, i32 34"   --->   Operation 4941 'partselect' 'trunc_ln818_251' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4942 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_521 = add i35 %sext_ln1347_125, i35 %sext_ln813_188"   --->   Operation 4942 'add' 'ret_V_521' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4943 [1/1] (0.00ns)   --->   "%trunc_ln818_252 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_521, i32 2, i32 34"   --->   Operation 4943 'partselect' 'trunc_ln818_252' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4944 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_523 = add i35 %sext_ln1347_126, i35 %sext_ln813_189"   --->   Operation 4944 'add' 'ret_V_523' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 4945 [1/1] (0.00ns)   --->   "%trunc_ln818_253 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %ret_V_523, i32 2, i32 34"   --->   Operation 4945 'partselect' 'trunc_ln818_253' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4946 [1/1] (0.00ns)   --->   "%mrv = insertvalue i2112 <undef>, i33 %trunc_ln818_190" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4946 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4947 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i2112 %mrv, i33 %trunc_ln818_191" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4947 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4948 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i2112 %mrv_1, i33 %trunc_ln818_192" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4948 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4949 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i2112 %mrv_2, i33 %trunc_ln818_193" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4949 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4950 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i2112 %mrv_3, i33 %trunc_ln818_194" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4950 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4951 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i2112 %mrv_4, i33 %trunc_ln818_195" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4951 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4952 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i2112 %mrv_5, i33 %trunc_ln818_196" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4952 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4953 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i2112 %mrv_6, i33 %trunc_ln818_197" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4953 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4954 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i2112 %mrv_7, i33 %trunc_ln818_198" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4954 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4955 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i2112 %mrv_8, i33 %trunc_ln818_199" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4955 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4956 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i2112 %mrv_9, i33 %trunc_ln818_200" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4956 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4957 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i2112 %mrv_10, i33 %trunc_ln818_201" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4957 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4958 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i2112 %mrv_11, i33 %trunc_ln818_202" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4958 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4959 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i2112 %mrv_12, i33 %trunc_ln818_203" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4959 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4960 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i2112 %mrv_13, i33 %trunc_ln818_204" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4960 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4961 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i2112 %mrv_14, i33 %trunc_ln818_205" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4961 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4962 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i2112 %mrv_15, i33 %trunc_ln818_206" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4962 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4963 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue i2112 %mrv_16, i33 %trunc_ln818_207" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4963 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4964 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue i2112 %mrv_17, i33 %trunc_ln818_208" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4964 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4965 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue i2112 %mrv_18, i33 %trunc_ln818_209" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4965 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4966 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue i2112 %mrv_19, i33 %trunc_ln818_210" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4966 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4967 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue i2112 %mrv_20, i33 %trunc_ln818_211" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4967 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4968 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue i2112 %mrv_21, i33 %trunc_ln818_212" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4968 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4969 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue i2112 %mrv_22, i33 %trunc_ln818_213" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4969 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4970 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue i2112 %mrv_23, i33 %trunc_ln818_214" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4970 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4971 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue i2112 %mrv_24, i33 %trunc_ln818_215" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4971 'insertvalue' 'mrv_25' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4972 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue i2112 %mrv_25, i33 %trunc_ln818_216" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4972 'insertvalue' 'mrv_26' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4973 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue i2112 %mrv_26, i33 %trunc_ln818_217" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4973 'insertvalue' 'mrv_27' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4974 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue i2112 %mrv_27, i33 %trunc_ln818_218" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4974 'insertvalue' 'mrv_28' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4975 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue i2112 %mrv_28, i33 %trunc_ln818_219" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4975 'insertvalue' 'mrv_29' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4976 [1/1] (0.00ns)   --->   "%mrv_30 = insertvalue i2112 %mrv_29, i33 %trunc_ln818_220" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4976 'insertvalue' 'mrv_30' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4977 [1/1] (0.00ns)   --->   "%mrv_31 = insertvalue i2112 %mrv_30, i33 %trunc_ln818_221" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4977 'insertvalue' 'mrv_31' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4978 [1/1] (0.00ns)   --->   "%mrv_32 = insertvalue i2112 %mrv_31, i33 %trunc_ln818_222" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4978 'insertvalue' 'mrv_32' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4979 [1/1] (0.00ns)   --->   "%mrv_33 = insertvalue i2112 %mrv_32, i33 %trunc_ln818_223" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4979 'insertvalue' 'mrv_33' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4980 [1/1] (0.00ns)   --->   "%mrv_34 = insertvalue i2112 %mrv_33, i33 %trunc_ln818_224" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4980 'insertvalue' 'mrv_34' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4981 [1/1] (0.00ns)   --->   "%mrv_35 = insertvalue i2112 %mrv_34, i33 %trunc_ln818_225" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4981 'insertvalue' 'mrv_35' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4982 [1/1] (0.00ns)   --->   "%mrv_36 = insertvalue i2112 %mrv_35, i33 %trunc_ln818_226" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4982 'insertvalue' 'mrv_36' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4983 [1/1] (0.00ns)   --->   "%mrv_37 = insertvalue i2112 %mrv_36, i33 %trunc_ln818_227" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4983 'insertvalue' 'mrv_37' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4984 [1/1] (0.00ns)   --->   "%mrv_38 = insertvalue i2112 %mrv_37, i33 %trunc_ln818_228" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4984 'insertvalue' 'mrv_38' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4985 [1/1] (0.00ns)   --->   "%mrv_39 = insertvalue i2112 %mrv_38, i33 %trunc_ln818_229" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4985 'insertvalue' 'mrv_39' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4986 [1/1] (0.00ns)   --->   "%mrv_40 = insertvalue i2112 %mrv_39, i33 %trunc_ln818_230" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4986 'insertvalue' 'mrv_40' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4987 [1/1] (0.00ns)   --->   "%mrv_41 = insertvalue i2112 %mrv_40, i33 %trunc_ln818_231" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4987 'insertvalue' 'mrv_41' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4988 [1/1] (0.00ns)   --->   "%mrv_42 = insertvalue i2112 %mrv_41, i33 %trunc_ln818_232" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4988 'insertvalue' 'mrv_42' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4989 [1/1] (0.00ns)   --->   "%mrv_43 = insertvalue i2112 %mrv_42, i33 %trunc_ln818_233" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4989 'insertvalue' 'mrv_43' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4990 [1/1] (0.00ns)   --->   "%mrv_44 = insertvalue i2112 %mrv_43, i33 %trunc_ln818_234" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4990 'insertvalue' 'mrv_44' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4991 [1/1] (0.00ns)   --->   "%mrv_45 = insertvalue i2112 %mrv_44, i33 %trunc_ln818_235" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4991 'insertvalue' 'mrv_45' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4992 [1/1] (0.00ns)   --->   "%mrv_46 = insertvalue i2112 %mrv_45, i33 %trunc_ln818_236" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4992 'insertvalue' 'mrv_46' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4993 [1/1] (0.00ns)   --->   "%mrv_47 = insertvalue i2112 %mrv_46, i33 %trunc_ln818_237" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4993 'insertvalue' 'mrv_47' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4994 [1/1] (0.00ns)   --->   "%mrv_48 = insertvalue i2112 %mrv_47, i33 %trunc_ln818_238" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4994 'insertvalue' 'mrv_48' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4995 [1/1] (0.00ns)   --->   "%mrv_49 = insertvalue i2112 %mrv_48, i33 %trunc_ln818_239" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4995 'insertvalue' 'mrv_49' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4996 [1/1] (0.00ns)   --->   "%mrv_50 = insertvalue i2112 %mrv_49, i33 %trunc_ln818_240" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4996 'insertvalue' 'mrv_50' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4997 [1/1] (0.00ns)   --->   "%mrv_51 = insertvalue i2112 %mrv_50, i33 %trunc_ln818_241" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4997 'insertvalue' 'mrv_51' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4998 [1/1] (0.00ns)   --->   "%mrv_52 = insertvalue i2112 %mrv_51, i33 %trunc_ln818_242" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4998 'insertvalue' 'mrv_52' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4999 [1/1] (0.00ns)   --->   "%mrv_53 = insertvalue i2112 %mrv_52, i33 %trunc_ln818_243" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 4999 'insertvalue' 'mrv_53' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5000 [1/1] (0.00ns)   --->   "%mrv_54 = insertvalue i2112 %mrv_53, i33 %trunc_ln818_244" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 5000 'insertvalue' 'mrv_54' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5001 [1/1] (0.00ns)   --->   "%mrv_55 = insertvalue i2112 %mrv_54, i33 %trunc_ln818_245" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 5001 'insertvalue' 'mrv_55' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5002 [1/1] (0.00ns)   --->   "%mrv_56 = insertvalue i2112 %mrv_55, i33 %trunc_ln818_246" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 5002 'insertvalue' 'mrv_56' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5003 [1/1] (0.00ns)   --->   "%mrv_57 = insertvalue i2112 %mrv_56, i33 %trunc_ln818_247" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 5003 'insertvalue' 'mrv_57' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5004 [1/1] (0.00ns)   --->   "%mrv_58 = insertvalue i2112 %mrv_57, i33 %trunc_ln818_248" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 5004 'insertvalue' 'mrv_58' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5005 [1/1] (0.00ns)   --->   "%mrv_59 = insertvalue i2112 %mrv_58, i33 %trunc_ln818_249" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 5005 'insertvalue' 'mrv_59' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5006 [1/1] (0.00ns)   --->   "%mrv_60 = insertvalue i2112 %mrv_59, i33 %trunc_ln818_250" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 5006 'insertvalue' 'mrv_60' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5007 [1/1] (0.00ns)   --->   "%mrv_61 = insertvalue i2112 %mrv_60, i33 %trunc_ln818_251" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 5007 'insertvalue' 'mrv_61' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5008 [1/1] (0.00ns)   --->   "%mrv_62 = insertvalue i2112 %mrv_61, i33 %trunc_ln818_252" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 5008 'insertvalue' 'mrv_62' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5009 [1/1] (0.00ns)   --->   "%mrv_63 = insertvalue i2112 %mrv_62, i33 %trunc_ln818_253" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 5009 'insertvalue' 'mrv_63' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5010 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_253, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_54" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5010 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5011 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_252, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_55" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5011 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5012 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_251, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_56" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5012 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5013 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_250, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_57" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5013 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5014 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_249, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_58" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5014 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5015 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_248, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_59" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5015 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5016 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_247, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_60" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5016 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5017 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_246, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_61" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5017 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5018 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_245, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_62" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5018 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5019 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_244, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_63" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5019 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5020 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_243, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_64" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5020 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5021 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_242, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_65" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5021 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5022 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_241, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_66" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5022 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5023 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_240, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_67" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5023 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5024 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_239, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_68" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5024 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5025 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_238, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_69" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5025 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5026 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_237, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5026 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5027 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_236, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_71" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5027 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5028 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_235, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_72" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5028 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5029 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_234, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_73" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5029 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5030 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_233, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_74" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5030 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5031 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_232, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_75" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5031 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5032 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_231, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_76" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5032 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5033 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_230, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5033 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5034 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_229, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_78" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5034 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5035 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_228, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_79" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5035 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5036 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_227, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_80" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5036 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5037 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_226, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_81" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5037 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5038 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_225, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_82" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5038 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5039 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_224, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_83" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5039 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5040 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_223, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_84" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5040 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5041 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_222, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_85" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5041 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5042 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_221, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_86" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5042 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5043 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_220, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_87" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5043 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5044 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_219, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_88" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5044 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5045 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_218, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_89" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5045 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5046 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_217, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_90" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5046 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5047 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_216, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_91" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5047 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5048 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_215, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_92" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5048 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5049 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_214, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_93" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5049 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5050 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_213, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_94" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5050 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5051 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_212, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_95" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5051 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5052 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_211, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_96" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5052 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5053 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_210, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_97" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5053 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5054 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_209, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_98" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5054 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5055 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_208, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_99" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5055 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5056 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_207, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_222" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5056 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5057 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_206, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_221" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5057 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5058 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_205, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_220" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5058 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5059 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_204, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_219" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5059 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5060 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_203, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_218" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5060 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5061 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_202, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_217" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5061 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5062 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_201, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_216" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5062 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5063 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_200, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_215" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5063 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5064 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_199, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_10" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5064 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5065 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_198, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_11" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5065 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5066 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_197, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_12" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5066 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5067 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_196, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_13" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5067 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5068 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_195, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_14" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5068 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5069 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_194, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_15" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5069 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5070 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_193, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5070 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5071 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_192, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_17" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5071 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5072 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_191, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_18" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5072 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5073 [1/1] (0.00ns)   --->   "%store_ln449 = store i33 %trunc_ln818_190, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_19" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:449]   --->   Operation 5073 'store' 'store_ln449' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5074 [1/1] (0.00ns)   --->   "%ret_ln499 = ret i2112 %mrv_63" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:499]   --->   Operation 5074 'ret' 'ret_ln499' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_0_read_2') on port 'h_newstate_0_read' [261]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [329]  (0.227 ns)
	'icmp' operation ('r') [398]  (0.664 ns)
	'or' operation ('or_ln374') [400]  (0 ns)
	'and' operation ('qb') [401]  (0 ns)
	'add' operation ('__Val2__') [403]  (0.785 ns)
	'xor' operation ('xor_ln896') [405]  (0.122 ns)
	'and' operation ('carry') [406]  (0.122 ns)
	'select' operation ('deleted_zeros') [408]  (0 ns)
	'xor' operation ('xor_ln895') [412]  (0 ns)
	'or' operation ('or_ln895') [413]  (0 ns)
	'and' operation ('overflow') [414]  (0.278 ns)
	'select' operation ('select_ln346_701') [419]  (0 ns)
	'select' operation ('select_ln346') [421]  (0.243 ns)

 <State 2>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_2_read_2') on port 'h_newstate_2_read' [259]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [331]  (0.227 ns)
	'icmp' operation ('r') [460]  (0.664 ns)
	'or' operation ('or_ln374_381') [462]  (0 ns)
	'and' operation ('qb') [463]  (0 ns)
	'add' operation ('__Val2__') [465]  (0.785 ns)
	'xor' operation ('xor_ln896_961') [467]  (0.122 ns)
	'and' operation ('carry') [468]  (0.122 ns)
	'select' operation ('deleted_zeros') [470]  (0 ns)
	'xor' operation ('xor_ln895_703') [474]  (0 ns)
	'or' operation ('or_ln895_574') [475]  (0 ns)
	'and' operation ('overflow') [476]  (0.278 ns)
	'select' operation ('select_ln346_703') [481]  (0 ns)
	'select' operation ('select_ln346_574') [483]  (0.243 ns)

 <State 3>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_4_read_2') on port 'h_newstate_4_read' [257]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [333]  (0.227 ns)
	'icmp' operation ('r') [522]  (0.664 ns)
	'or' operation ('or_ln374_383') [524]  (0 ns)
	'and' operation ('qb') [525]  (0 ns)
	'add' operation ('__Val2__') [527]  (0.785 ns)
	'xor' operation ('xor_ln896_965') [529]  (0.122 ns)
	'and' operation ('carry') [530]  (0.122 ns)
	'select' operation ('deleted_zeros') [532]  (0 ns)
	'xor' operation ('xor_ln895_705') [536]  (0 ns)
	'or' operation ('or_ln895_576') [537]  (0 ns)
	'and' operation ('overflow') [538]  (0.278 ns)
	'select' operation ('select_ln346_705') [543]  (0 ns)
	'select' operation ('select_ln346_576') [545]  (0.243 ns)

 <State 4>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_6_read_2') on port 'h_newstate_6_read' [255]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [335]  (0.227 ns)
	'icmp' operation ('r') [584]  (0.664 ns)
	'or' operation ('or_ln374_385') [586]  (0 ns)
	'and' operation ('qb') [587]  (0 ns)
	'add' operation ('__Val2__') [589]  (0.785 ns)
	'xor' operation ('xor_ln896_969') [591]  (0.122 ns)
	'and' operation ('carry') [592]  (0.122 ns)
	'select' operation ('deleted_ones') [595]  (0 ns)
	'xor' operation ('xor_ln896_970') [601]  (0 ns)
	'or' operation ('or_ln896_578') [602]  (0 ns)
	'and' operation ('and_ln896_522') [603]  (0.278 ns)
	'and' operation ('underflow') [604]  (0 ns)
	'or' operation ('or_ln346_578') [606]  (0 ns)
	'select' operation ('select_ln346_578') [607]  (0.243 ns)

 <State 5>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_8_read_2') on port 'h_newstate_8_read' [253]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [337]  (0.227 ns)
	'icmp' operation ('r') [646]  (0.664 ns)
	'or' operation ('or_ln374_387') [648]  (0 ns)
	'and' operation ('qb') [649]  (0 ns)
	'add' operation ('__Val2__') [651]  (0.785 ns)
	'xor' operation ('xor_ln896_973') [653]  (0.122 ns)
	'and' operation ('carry') [654]  (0.122 ns)
	'select' operation ('deleted_zeros') [656]  (0 ns)
	'xor' operation ('xor_ln895_709') [660]  (0 ns)
	'or' operation ('or_ln895_580') [661]  (0 ns)
	'and' operation ('overflow') [662]  (0.278 ns)
	'select' operation ('select_ln346_709') [667]  (0 ns)
	'select' operation ('select_ln346_580') [669]  (0.243 ns)

 <State 6>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_10_read_2') on port 'h_newstate_10_read' [251]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [339]  (0.227 ns)
	'icmp' operation ('r') [708]  (0.664 ns)
	'or' operation ('or_ln374_389') [710]  (0 ns)
	'and' operation ('qb') [711]  (0 ns)
	'add' operation ('__Val2__') [713]  (0.785 ns)
	'xor' operation ('xor_ln896_977') [715]  (0.122 ns)
	'and' operation ('carry') [716]  (0.122 ns)
	'select' operation ('deleted_zeros') [718]  (0 ns)
	'xor' operation ('xor_ln895_711') [722]  (0 ns)
	'or' operation ('or_ln895_582') [723]  (0 ns)
	'and' operation ('overflow') [724]  (0.278 ns)
	'select' operation ('select_ln346_711') [729]  (0 ns)
	'select' operation ('select_ln346_582') [731]  (0.243 ns)

 <State 7>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_1213_read_2') on port 'h_newstate_1213_read' [249]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [341]  (0.227 ns)
	'icmp' operation ('r') [770]  (0.664 ns)
	'or' operation ('or_ln374_391') [772]  (0 ns)
	'and' operation ('qb') [773]  (0 ns)
	'add' operation ('__Val2__') [775]  (0.785 ns)
	'xor' operation ('xor_ln896_981') [777]  (0.122 ns)
	'and' operation ('carry') [778]  (0.122 ns)
	'select' operation ('deleted_zeros') [780]  (0 ns)
	'xor' operation ('xor_ln895_713') [784]  (0 ns)
	'or' operation ('or_ln895_584') [785]  (0 ns)
	'and' operation ('overflow') [786]  (0.278 ns)
	'select' operation ('select_ln346_713') [791]  (0 ns)
	'select' operation ('select_ln346_584') [793]  (0.243 ns)

 <State 8>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_14_read_2') on port 'h_newstate_14_read' [247]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [343]  (0.227 ns)
	'icmp' operation ('r') [832]  (0.664 ns)
	'or' operation ('or_ln374_393') [834]  (0 ns)
	'and' operation ('qb') [835]  (0 ns)
	'add' operation ('__Val2__') [837]  (0.785 ns)
	'xor' operation ('xor_ln896_985') [839]  (0.122 ns)
	'and' operation ('carry') [840]  (0.122 ns)
	'select' operation ('deleted_zeros') [842]  (0 ns)
	'xor' operation ('xor_ln895_715') [846]  (0 ns)
	'or' operation ('or_ln895_586') [847]  (0 ns)
	'and' operation ('overflow') [848]  (0.278 ns)
	'select' operation ('select_ln346_715') [853]  (0 ns)
	'select' operation ('select_ln346_586') [855]  (0.243 ns)

 <State 9>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_16_read_2') on port 'h_newstate_16_read' [245]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [345]  (0.227 ns)
	'icmp' operation ('r') [894]  (0.664 ns)
	'or' operation ('or_ln374_395') [896]  (0 ns)
	'and' operation ('qb') [897]  (0 ns)
	'add' operation ('__Val2__') [899]  (0.785 ns)
	'xor' operation ('xor_ln896_989') [901]  (0.122 ns)
	'and' operation ('carry') [902]  (0.122 ns)
	'select' operation ('deleted_ones') [905]  (0 ns)
	'xor' operation ('xor_ln896_990') [911]  (0 ns)
	'or' operation ('or_ln896_588') [912]  (0 ns)
	'and' operation ('and_ln896_542') [913]  (0.278 ns)
	'and' operation ('underflow') [914]  (0 ns)
	'or' operation ('or_ln346_588') [916]  (0 ns)
	'select' operation ('select_ln346_588') [917]  (0.243 ns)

 <State 10>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_18_read401') on port 'h_newstate_18_read' [243]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [347]  (0.227 ns)
	'icmp' operation ('r') [956]  (0.664 ns)
	'or' operation ('or_ln374_397') [958]  (0 ns)
	'and' operation ('qb') [959]  (0 ns)
	'add' operation ('__Val2__') [961]  (0.785 ns)
	'xor' operation ('xor_ln896_993') [963]  (0.122 ns)
	'and' operation ('carry') [964]  (0.122 ns)
	'select' operation ('deleted_zeros') [966]  (0 ns)
	'xor' operation ('xor_ln895_719') [970]  (0 ns)
	'or' operation ('or_ln895_590') [971]  (0 ns)
	'and' operation ('overflow') [972]  (0.278 ns)
	'select' operation ('select_ln346_719') [977]  (0 ns)
	'select' operation ('select_ln346_590') [979]  (0.243 ns)

 <State 11>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_20_read_2') on port 'h_newstate_20_read' [241]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [349]  (0.227 ns)
	'icmp' operation ('r') [1018]  (0.664 ns)
	'or' operation ('or_ln374_399') [1020]  (0 ns)
	'and' operation ('qb') [1021]  (0 ns)
	'add' operation ('__Val2__') [1023]  (0.785 ns)
	'xor' operation ('xor_ln896_997') [1025]  (0.122 ns)
	'and' operation ('carry') [1026]  (0.122 ns)
	'select' operation ('deleted_zeros') [1028]  (0 ns)
	'xor' operation ('xor_ln895_721') [1032]  (0 ns)
	'or' operation ('or_ln895_592') [1033]  (0 ns)
	'and' operation ('overflow') [1034]  (0.278 ns)
	'select' operation ('select_ln346_721') [1039]  (0 ns)
	'select' operation ('select_ln346_592') [1041]  (0.243 ns)

 <State 12>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_22_read_2') on port 'h_newstate_22_read' [239]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [351]  (0.227 ns)
	'icmp' operation ('r') [1080]  (0.664 ns)
	'or' operation ('or_ln374_401') [1082]  (0 ns)
	'and' operation ('qb') [1083]  (0 ns)
	'add' operation ('__Val2__') [1085]  (0.785 ns)
	'xor' operation ('xor_ln896_1001') [1087]  (0.122 ns)
	'and' operation ('carry') [1088]  (0.122 ns)
	'select' operation ('deleted_zeros') [1090]  (0 ns)
	'xor' operation ('xor_ln895_723') [1094]  (0 ns)
	'or' operation ('or_ln895_594') [1095]  (0 ns)
	'and' operation ('overflow') [1096]  (0.278 ns)
	'select' operation ('select_ln346_723') [1101]  (0 ns)
	'select' operation ('select_ln346_594') [1103]  (0.243 ns)

 <State 13>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_24_read_2') on port 'h_newstate_24_read' [237]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [353]  (0.227 ns)
	'icmp' operation ('r') [1142]  (0.664 ns)
	'or' operation ('or_ln374_403') [1144]  (0 ns)
	'and' operation ('qb') [1145]  (0 ns)
	'add' operation ('__Val2__') [1147]  (0.785 ns)
	'xor' operation ('xor_ln896_1005') [1149]  (0.122 ns)
	'and' operation ('carry') [1150]  (0.122 ns)
	'select' operation ('deleted_zeros') [1152]  (0 ns)
	'xor' operation ('xor_ln895_725') [1156]  (0 ns)
	'or' operation ('or_ln895_596') [1157]  (0 ns)
	'and' operation ('overflow') [1158]  (0.278 ns)
	'select' operation ('select_ln346_725') [1163]  (0 ns)
	'select' operation ('select_ln346_596') [1165]  (0.243 ns)

 <State 14>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_26_read_2') on port 'h_newstate_26_read' [235]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [355]  (0.227 ns)
	'icmp' operation ('r') [1204]  (0.664 ns)
	'or' operation ('or_ln374_405') [1206]  (0 ns)
	'and' operation ('qb') [1207]  (0 ns)
	'add' operation ('__Val2__') [1209]  (0.785 ns)
	'xor' operation ('xor_ln896_1009') [1211]  (0.122 ns)
	'and' operation ('carry') [1212]  (0.122 ns)
	'select' operation ('deleted_zeros') [1214]  (0 ns)
	'xor' operation ('xor_ln895_727') [1218]  (0 ns)
	'or' operation ('or_ln895_598') [1219]  (0 ns)
	'and' operation ('overflow') [1220]  (0.278 ns)
	'select' operation ('select_ln346_727') [1225]  (0 ns)
	'select' operation ('select_ln346_598') [1227]  (0.243 ns)

 <State 15>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_28_read_2') on port 'h_newstate_28_read' [233]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [357]  (0.227 ns)
	'icmp' operation ('r') [1266]  (0.664 ns)
	'or' operation ('or_ln374_407') [1268]  (0 ns)
	'and' operation ('qb') [1269]  (0 ns)
	'add' operation ('__Val2__') [1271]  (0.785 ns)
	'xor' operation ('xor_ln896_1013') [1273]  (0.122 ns)
	'and' operation ('carry') [1274]  (0.122 ns)
	'select' operation ('deleted_zeros') [1276]  (0 ns)
	'xor' operation ('xor_ln895_729') [1280]  (0 ns)
	'or' operation ('or_ln895_600') [1281]  (0 ns)
	'and' operation ('overflow') [1282]  (0.278 ns)
	'select' operation ('select_ln346_729') [1287]  (0 ns)
	'select' operation ('select_ln346_600') [1289]  (0.243 ns)

 <State 16>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_30_read_2') on port 'h_newstate_30_read' [231]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [359]  (0.227 ns)
	'icmp' operation ('r') [1328]  (0.664 ns)
	'or' operation ('or_ln374_409') [1330]  (0 ns)
	'and' operation ('qb') [1331]  (0 ns)
	'add' operation ('__Val2__') [1333]  (0.785 ns)
	'xor' operation ('xor_ln896_1017') [1335]  (0.122 ns)
	'and' operation ('carry') [1336]  (0.122 ns)
	'select' operation ('deleted_ones') [1339]  (0 ns)
	'xor' operation ('xor_ln896_1018') [1345]  (0 ns)
	'or' operation ('or_ln896_602') [1346]  (0 ns)
	'and' operation ('and_ln896_570') [1347]  (0.278 ns)
	'and' operation ('underflow') [1348]  (0 ns)
	'or' operation ('or_ln346_602') [1350]  (0 ns)
	'select' operation ('select_ln346_602') [1351]  (0.243 ns)

 <State 17>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_32_read_2') on port 'h_newstate_32_read' [229]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [361]  (0.227 ns)
	'icmp' operation ('r') [1390]  (0.664 ns)
	'or' operation ('or_ln374_411') [1392]  (0 ns)
	'and' operation ('qb') [1393]  (0 ns)
	'add' operation ('__Val2__') [1395]  (0.785 ns)
	'xor' operation ('xor_ln896_1021') [1397]  (0.122 ns)
	'and' operation ('carry') [1398]  (0.122 ns)
	'select' operation ('deleted_zeros') [1400]  (0 ns)
	'xor' operation ('xor_ln895_733') [1404]  (0 ns)
	'or' operation ('or_ln895_604') [1405]  (0 ns)
	'and' operation ('overflow') [1406]  (0.278 ns)
	'select' operation ('select_ln346_733') [1411]  (0 ns)
	'select' operation ('select_ln346_604') [1413]  (0.243 ns)

 <State 18>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_3437_read_2') on port 'h_newstate_3437_read' [227]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [363]  (0.227 ns)
	'icmp' operation ('r') [1452]  (0.664 ns)
	'or' operation ('or_ln374_413') [1454]  (0 ns)
	'and' operation ('qb') [1455]  (0 ns)
	'add' operation ('__Val2__') [1457]  (0.785 ns)
	'xor' operation ('xor_ln896_1025') [1459]  (0.122 ns)
	'and' operation ('carry') [1460]  (0.122 ns)
	'select' operation ('deleted_zeros') [1462]  (0 ns)
	'xor' operation ('xor_ln895_735') [1466]  (0 ns)
	'or' operation ('or_ln895_606') [1467]  (0 ns)
	'and' operation ('overflow') [1468]  (0.278 ns)
	'select' operation ('select_ln346_735') [1473]  (0 ns)
	'select' operation ('select_ln346_606') [1475]  (0.243 ns)

 <State 19>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_36_read_2') on port 'h_newstate_36_read' [225]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [365]  (0.227 ns)
	'icmp' operation ('r') [1514]  (0.664 ns)
	'or' operation ('or_ln374_415') [1516]  (0 ns)
	'and' operation ('qb') [1517]  (0 ns)
	'add' operation ('__Val2__') [1519]  (0.785 ns)
	'xor' operation ('xor_ln896_1029') [1521]  (0.122 ns)
	'and' operation ('carry') [1522]  (0.122 ns)
	'select' operation ('deleted_ones') [1525]  (0 ns)
	'xor' operation ('xor_ln896_1030') [1531]  (0 ns)
	'or' operation ('or_ln896_608') [1532]  (0 ns)
	'and' operation ('and_ln896_582') [1533]  (0.278 ns)
	'and' operation ('underflow') [1534]  (0 ns)
	'or' operation ('or_ln346_608') [1536]  (0 ns)
	'select' operation ('select_ln346_608') [1537]  (0.243 ns)

 <State 20>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_38_read_2') on port 'h_newstate_38_read' [223]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [367]  (0.227 ns)
	'icmp' operation ('r') [1576]  (0.664 ns)
	'or' operation ('or_ln374_417') [1578]  (0 ns)
	'and' operation ('qb') [1579]  (0 ns)
	'add' operation ('__Val2__') [1581]  (0.785 ns)
	'xor' operation ('xor_ln896_1033') [1583]  (0.122 ns)
	'and' operation ('carry') [1584]  (0.122 ns)
	'select' operation ('deleted_zeros') [1586]  (0 ns)
	'xor' operation ('xor_ln895_739') [1590]  (0 ns)
	'or' operation ('or_ln895_610') [1591]  (0 ns)
	'and' operation ('overflow') [1592]  (0.278 ns)
	'select' operation ('select_ln346_739') [1597]  (0 ns)
	'select' operation ('select_ln346_610') [1599]  (0.243 ns)

 <State 21>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_40_read_2') on port 'h_newstate_40_read' [221]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [369]  (0.227 ns)
	'icmp' operation ('r') [1638]  (0.664 ns)
	'or' operation ('or_ln374_419') [1640]  (0 ns)
	'and' operation ('qb') [1641]  (0 ns)
	'add' operation ('__Val2__') [1643]  (0.785 ns)
	'xor' operation ('xor_ln896_1037') [1645]  (0.122 ns)
	'and' operation ('carry') [1646]  (0.122 ns)
	'select' operation ('deleted_zeros') [1648]  (0 ns)
	'xor' operation ('xor_ln895_741') [1652]  (0 ns)
	'or' operation ('or_ln895_612') [1653]  (0 ns)
	'and' operation ('overflow') [1654]  (0.278 ns)
	'select' operation ('select_ln346_741') [1659]  (0 ns)
	'select' operation ('select_ln346_612') [1661]  (0.243 ns)

 <State 22>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_42_read_2') on port 'h_newstate_42_read' [219]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [371]  (0.227 ns)
	'icmp' operation ('r') [1700]  (0.664 ns)
	'or' operation ('or_ln374_421') [1702]  (0 ns)
	'and' operation ('qb') [1703]  (0 ns)
	'add' operation ('__Val2__') [1705]  (0.785 ns)
	'xor' operation ('xor_ln896_1041') [1707]  (0.122 ns)
	'and' operation ('carry') [1708]  (0.122 ns)
	'select' operation ('deleted_zeros') [1710]  (0 ns)
	'xor' operation ('xor_ln895_743') [1714]  (0 ns)
	'or' operation ('or_ln895_614') [1715]  (0 ns)
	'and' operation ('overflow') [1716]  (0.278 ns)
	'select' operation ('select_ln346_743') [1721]  (0 ns)
	'select' operation ('select_ln346_614') [1723]  (0.243 ns)

 <State 23>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_44_read_2') on port 'h_newstate_44_read' [217]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [373]  (0.227 ns)
	'icmp' operation ('r') [1762]  (0.664 ns)
	'or' operation ('or_ln374_423') [1764]  (0 ns)
	'and' operation ('qb') [1765]  (0 ns)
	'add' operation ('__Val2__') [1767]  (0.785 ns)
	'xor' operation ('xor_ln896_1045') [1769]  (0.122 ns)
	'and' operation ('carry') [1770]  (0.122 ns)
	'select' operation ('deleted_zeros') [1772]  (0 ns)
	'xor' operation ('xor_ln895_745') [1776]  (0 ns)
	'or' operation ('or_ln895_616') [1777]  (0 ns)
	'and' operation ('overflow') [1778]  (0.278 ns)
	'select' operation ('select_ln346_745') [1783]  (0 ns)
	'select' operation ('select_ln346_616') [1785]  (0.243 ns)

 <State 24>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_46_read_2') on port 'h_newstate_46_read' [215]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [375]  (0.227 ns)
	'icmp' operation ('r') [1824]  (0.664 ns)
	'or' operation ('or_ln374_425') [1826]  (0 ns)
	'and' operation ('qb') [1827]  (0 ns)
	'add' operation ('__Val2__') [1829]  (0.785 ns)
	'xor' operation ('xor_ln896_1049') [1831]  (0.122 ns)
	'and' operation ('carry') [1832]  (0.122 ns)
	'select' operation ('deleted_zeros') [1834]  (0 ns)
	'xor' operation ('xor_ln895_747') [1838]  (0 ns)
	'or' operation ('or_ln895_618') [1839]  (0 ns)
	'and' operation ('overflow') [1840]  (0.278 ns)
	'or' operation ('or_ln346_618') [1846]  (0 ns)
	'select' operation ('select_ln346_618') [1847]  (0.243 ns)

 <State 25>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_48_read_2') on port 'h_newstate_48_read' [213]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [377]  (0.227 ns)
	'icmp' operation ('r') [1886]  (0.664 ns)
	'or' operation ('or_ln374_427') [1888]  (0 ns)
	'and' operation ('qb') [1889]  (0 ns)
	'add' operation ('__Val2__') [1891]  (0.785 ns)
	'xor' operation ('xor_ln896_1053') [1893]  (0.122 ns)
	'and' operation ('carry') [1894]  (0.122 ns)
	'select' operation ('deleted_zeros') [1896]  (0 ns)
	'xor' operation ('xor_ln895_749') [1900]  (0 ns)
	'or' operation ('or_ln895_620') [1901]  (0 ns)
	'and' operation ('overflow') [1902]  (0.278 ns)
	'select' operation ('select_ln346_749') [1907]  (0 ns)
	'select' operation ('select_ln346_620') [1909]  (0.243 ns)

 <State 26>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_50_read_2') on port 'h_newstate_50_read' [211]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [379]  (0.227 ns)
	'icmp' operation ('r') [1948]  (0.664 ns)
	'or' operation ('or_ln374_429') [1950]  (0 ns)
	'and' operation ('qb') [1951]  (0 ns)
	'add' operation ('__Val2__') [1953]  (0.785 ns)
	'xor' operation ('xor_ln896_1057') [1955]  (0.122 ns)
	'and' operation ('carry') [1956]  (0.122 ns)
	'select' operation ('deleted_zeros') [1958]  (0 ns)
	'xor' operation ('xor_ln895_751') [1962]  (0 ns)
	'or' operation ('or_ln895_622') [1963]  (0 ns)
	'and' operation ('overflow') [1964]  (0.278 ns)
	'select' operation ('select_ln346_751') [1969]  (0 ns)
	'select' operation ('select_ln346_622') [1971]  (0.243 ns)

 <State 27>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_52_read_2') on port 'h_newstate_52_read' [209]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [381]  (0.227 ns)
	'icmp' operation ('r') [2010]  (0.664 ns)
	'or' operation ('or_ln374_431') [2012]  (0 ns)
	'and' operation ('qb') [2013]  (0 ns)
	'add' operation ('__Val2__') [2015]  (0.785 ns)
	'xor' operation ('xor_ln896_1061') [2017]  (0.122 ns)
	'and' operation ('carry') [2018]  (0.122 ns)
	'select' operation ('deleted_zeros') [2020]  (0 ns)
	'xor' operation ('xor_ln895_753') [2024]  (0 ns)
	'or' operation ('or_ln895_624') [2025]  (0 ns)
	'and' operation ('overflow') [2026]  (0.278 ns)
	'select' operation ('select_ln346_753') [2031]  (0 ns)
	'select' operation ('select_ln346_624') [2033]  (0.243 ns)

 <State 28>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_54_read_2') on port 'h_newstate_54_read' [207]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [383]  (0.227 ns)
	'icmp' operation ('r') [2072]  (0.664 ns)
	'or' operation ('or_ln374_433') [2074]  (0 ns)
	'and' operation ('qb') [2075]  (0 ns)
	'add' operation ('__Val2__') [2077]  (0.785 ns)
	'xor' operation ('xor_ln896_1065') [2079]  (0.122 ns)
	'and' operation ('carry') [2080]  (0.122 ns)
	'select' operation ('deleted_zeros') [2082]  (0 ns)
	'xor' operation ('xor_ln895_755') [2086]  (0 ns)
	'or' operation ('or_ln895_626') [2087]  (0 ns)
	'and' operation ('overflow') [2088]  (0.278 ns)
	'select' operation ('select_ln346_755') [2093]  (0 ns)
	'select' operation ('select_ln346_626') [2095]  (0.243 ns)

 <State 29>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_5661_read_2') on port 'h_newstate_5661_read' [205]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [385]  (0.227 ns)
	'icmp' operation ('r') [2134]  (0.664 ns)
	'or' operation ('or_ln374_435') [2136]  (0 ns)
	'and' operation ('qb') [2137]  (0 ns)
	'add' operation ('__Val2__') [2139]  (0.785 ns)
	'xor' operation ('xor_ln896_1069') [2141]  (0.122 ns)
	'and' operation ('carry') [2142]  (0.122 ns)
	'select' operation ('deleted_zeros') [2144]  (0 ns)
	'xor' operation ('xor_ln895_757') [2148]  (0 ns)
	'or' operation ('or_ln895_628') [2149]  (0 ns)
	'and' operation ('overflow') [2150]  (0.278 ns)
	'select' operation ('select_ln346_757') [2155]  (0 ns)
	'select' operation ('select_ln346_628') [2157]  (0.243 ns)

 <State 30>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_58_read_2') on port 'h_newstate_58_read' [203]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [387]  (0.227 ns)
	'icmp' operation ('r') [2196]  (0.664 ns)
	'or' operation ('or_ln374_437') [2198]  (0 ns)
	'and' operation ('qb') [2199]  (0 ns)
	'add' operation ('__Val2__') [2201]  (0.785 ns)
	'xor' operation ('xor_ln896_1073') [2203]  (0.122 ns)
	'and' operation ('carry') [2204]  (0.122 ns)
	'select' operation ('deleted_zeros') [2206]  (0 ns)
	'xor' operation ('xor_ln895_759') [2210]  (0 ns)
	'or' operation ('or_ln895_630') [2211]  (0 ns)
	'and' operation ('overflow') [2212]  (0.278 ns)
	'select' operation ('select_ln346_759') [2217]  (0 ns)
	'select' operation ('select_ln346_630') [2219]  (0.243 ns)

 <State 31>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_60_read_2') on port 'h_newstate_60_read' [201]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [389]  (0.227 ns)
	'icmp' operation ('r') [2258]  (0.664 ns)
	'or' operation ('or_ln374_439') [2260]  (0 ns)
	'and' operation ('qb') [2261]  (0 ns)
	'add' operation ('__Val2__') [2263]  (0.785 ns)
	'xor' operation ('xor_ln896_1077') [2265]  (0.122 ns)
	'and' operation ('carry') [2266]  (0.122 ns)
	'select' operation ('deleted_zeros') [2268]  (0 ns)
	'xor' operation ('xor_ln895_761') [2272]  (0 ns)
	'or' operation ('or_ln895_632') [2273]  (0 ns)
	'and' operation ('overflow') [2274]  (0.278 ns)
	'select' operation ('select_ln346_761') [2279]  (0 ns)
	'select' operation ('select_ln346_632') [2281]  (0.243 ns)

 <State 32>: 2.44ns
The critical path consists of the following:
	wire read operation ('h_newstate_62_read_2') on port 'h_newstate_62_read' [199]  (0 ns)
	'select' operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:446) [391]  (0.227 ns)
	'icmp' operation ('r') [2320]  (0.664 ns)
	'or' operation ('or_ln374_441') [2322]  (0 ns)
	'and' operation ('qb') [2323]  (0 ns)
	'add' operation ('__Val2__') [2325]  (0.785 ns)
	'xor' operation ('xor_ln896_1081') [2327]  (0.122 ns)
	'and' operation ('carry') [2328]  (0.122 ns)
	'select' operation ('deleted_zeros') [2330]  (0 ns)
	'xor' operation ('xor_ln895_763') [2334]  (0 ns)
	'or' operation ('or_ln895_634') [2335]  (0 ns)
	'and' operation ('overflow') [2336]  (0.278 ns)
	'select' operation ('select_ln346_763') [2341]  (0 ns)
	'select' operation ('r.V') [2343]  (0.243 ns)

 <State 33>: 0.683ns
The critical path consists of the following:
	'getelementptr' operation ('qh_state_V_addr_125', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455) [2344]  (0 ns)
	'store' operation ('store_ln455', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:455) of variable 'r.V' on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [2345]  (0.683 ns)

 <State 34>: 0.387ns
The critical path consists of the following:
	wire read operation ('p_read382') on port 'p_read' [262]  (0 ns)
	'call' operation ('call_ret3', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43) to 'dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config2_1>' [2377]  (0.387 ns)

 <State 35>: 3.06ns
The critical path consists of the following:
	'call' operation ('call_ret3', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_dense.h:43) to 'dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config2_1>' [2377]  (3.06 ns)

 <State 36>: 0.88ns
The critical path consists of the following:
	'add' operation ('inputacc_zr.V') [2763]  (0.88 ns)

 <State 37>: 2.46ns
The critical path consists of the following:
	'call' operation ('call_ret', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48) to 'hard_sigmoid<ap_fixed,ap_ufixed<16,0,4,0,0>,hard_sigmoid_config2_recr>' [2891]  (2.46 ns)

 <State 38>: 1.03ns
The critical path consists of the following:
	'call' operation ('call_ret', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recr_activations.h:48) to 'hard_sigmoid<ap_fixed,ap_ufixed<16,0,4,0,0>,hard_sigmoid_config2_recr>' [2891]  (1.03 ns)

 <State 39>: 2.29ns
The critical path consists of the following:
	'mul' operation ('r.V') [3022]  (2.29 ns)

 <State 40>: 2.29ns
The critical path consists of the following:
	'mul' operation ('r.V') [3022]  (2.29 ns)

 <State 41>: 0.88ns
The critical path consists of the following:
	'add' operation ('inputacc_h.V') [3276]  (0.88 ns)

 <State 42>: 0.751ns
The critical path consists of the following:
	'load' operation ('ii') on local variable 'ii' [3343]  (0 ns)
	'mux' operation ('tmp_s') [3351]  (0.751 ns)

 <State 43>: 2.9ns
The critical path consists of the following:
	'add' operation ('ret.V') [3356]  (0.89 ns)
	'icmp' operation ('icmp_ln1649') [3358]  (0.909 ns)
	'select' operation ('select_ln487', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:487) [3360]  (0 ns)
	'select' operation ('sigmoid.V') [3362]  (0.319 ns)
	'xor' operation ('__Val2__') [3368]  (0 ns)
	'add' operation ('__Val2__') [3374]  (0.785 ns)

 <State 44>: 1.3ns
The critical path consists of the following:
	'add' operation ('ret.V') [3364]  (0.809 ns)
	'xor' operation ('xor_ln895_767') [3386]  (0 ns)
	'xor' operation ('xor_ln895_765') [3387]  (0 ns)
	'or' operation ('or_ln895_636') [3388]  (0 ns)
	'and' operation ('overflow') [3390]  (0.122 ns)
	'or' operation ('or_ln346_636') [3396]  (0.122 ns)
	'select' operation ('tmpres_h.V') [3397]  (0.243 ns)
	'store' operation ('store_ln491', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:491) of variable 'tmpres_h.V' on local variable 'r.V' [3400]  (0 ns)

 <State 45>: 0.387ns
The critical path consists of the following:
	'store' operation ('store_ln485', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:485) of variable 'add_ln485', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation.h:485 on local variable 'ii' [3592]  (0.387 ns)

 <State 46>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [3664]  (0.683 ns)

 <State 47>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [3692]  (0.683 ns)

 <State 48>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [3720]  (0.683 ns)

 <State 49>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [3748]  (0.683 ns)

 <State 50>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [3776]  (0.683 ns)

 <State 51>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [3804]  (0.683 ns)

 <State 52>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [3832]  (0.683 ns)

 <State 53>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [3860]  (0.683 ns)

 <State 54>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [3888]  (0.683 ns)

 <State 55>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [3916]  (0.683 ns)

 <State 56>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [3944]  (0.683 ns)

 <State 57>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [3972]  (0.683 ns)

 <State 58>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [4000]  (0.683 ns)

 <State 59>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [4028]  (0.683 ns)

 <State 60>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [4056]  (0.683 ns)

 <State 61>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [4084]  (0.683 ns)

 <State 62>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [4112]  (0.683 ns)

 <State 63>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [4140]  (0.683 ns)

 <State 64>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [4168]  (0.683 ns)

 <State 65>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [4196]  (0.683 ns)

 <State 66>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [4224]  (0.683 ns)

 <State 67>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [4252]  (0.683 ns)

 <State 68>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [4280]  (0.683 ns)

 <State 69>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [4308]  (0.683 ns)

 <State 70>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [4336]  (0.683 ns)

 <State 71>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [4364]  (0.683 ns)

 <State 72>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [4392]  (0.683 ns)

 <State 73>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [4420]  (0.683 ns)

 <State 74>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [4448]  (0.683 ns)

 <State 75>: 0.683ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [4476]  (0.683 ns)

 <State 76>: 1.22ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'qh_state.V', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_recurrent.h:434 [4504]  (0.683 ns)
	'mul' operation of DSP[4507] ('r.V') [4507]  (0.535 ns)

 <State 77>: 1.79ns
The critical path consists of the following:
	'sub' operation ('ret.V') [3660]  (0.791 ns)
	'mul' operation of DSP[3671] ('r.V') [3663]  (0.996 ns)

 <State 78>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[3671] ('r.V') [3663]  (0.996 ns)

 <State 79>: 0.645ns
The critical path consists of the following:
	'mul' operation of DSP[3671] ('r.V') [3663]  (0 ns)
	'add' operation of DSP[3671] ('ret.V') [3671]  (0.645 ns)

 <State 80>: 0.645ns
The critical path consists of the following:
	'add' operation of DSP[3671] ('ret.V') [3671]  (0.645 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
