Q. -H. Duong et al., "Multiple-Loop Design Technique for High-Performance Low-Dropout Regulator," in IEEE Journal of Solid-State Circuits, vol. 52, no. 10, pp. 2533-2549, Oct. 2017, doi: 10.1109/JSSC.2017.2717922. keywords: {Transient response;Transient analysis;Parasitic capacitance;Regulators;Logic gates;Power transistors;Poles and zeros;Dynamic biasing;fast transient response;lDO regulator;low dropout (LDO);low quiescent current;power management IC (PMIC)},