<stg><name>output_stream_dispatch</name>


<trans_list>

<trans id="34" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="35" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="36" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="37" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:2 %in_pkts_dest_0_3_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %in_pkts_dest_0_3_val

]]></Node>
<StgValue><ssdm name="in_pkts_dest_0_3_val_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:3 %in_pkts_dest_0_0_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %in_pkts_dest_0_0_val

]]></Node>
<StgValue><ssdm name="in_pkts_dest_0_0_val_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:4 %in_pkts_id_0_3_val_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %in_pkts_id_0_3_val

]]></Node>
<StgValue><ssdm name="in_pkts_id_0_3_val_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:5 %in_pkts_id_0_0_val_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %in_pkts_id_0_0_val

]]></Node>
<StgValue><ssdm name="in_pkts_id_0_0_val_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:6 %in_pkts_last_0_3_val_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %in_pkts_last_0_3_val

]]></Node>
<StgValue><ssdm name="in_pkts_last_0_3_val_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:7 %in_pkts_last_0_0_val_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %in_pkts_last_0_0_val

]]></Node>
<StgValue><ssdm name="in_pkts_last_0_0_val_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:8 %in_pkts_user_0_3_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pkts_user_0_3_val

]]></Node>
<StgValue><ssdm name="in_pkts_user_0_3_val_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:9 %in_pkts_user_0_0_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pkts_user_0_0_val

]]></Node>
<StgValue><ssdm name="in_pkts_user_0_0_val_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:10 %in_pkts_strb_0_3_val_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %in_pkts_strb_0_3_val

]]></Node>
<StgValue><ssdm name="in_pkts_strb_0_3_val_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:11 %in_pkts_strb_0_0_val_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %in_pkts_strb_0_0_val

]]></Node>
<StgValue><ssdm name="in_pkts_strb_0_0_val_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:12 %in_pkts_keep_0_3_val_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %in_pkts_keep_0_3_val

]]></Node>
<StgValue><ssdm name="in_pkts_keep_0_3_val_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:13 %in_pkts_keep_0_0_val_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %in_pkts_keep_0_0_val

]]></Node>
<StgValue><ssdm name="in_pkts_keep_0_0_val_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14 %in_pkts_data_0_3_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_pkts_data_0_3_val

]]></Node>
<StgValue><ssdm name="in_pkts_data_0_3_val_read"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
entry:15 %empty = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="4" op_9_bw="4" op_10_bw="2" op_11_bw="1" op_12_bw="5" op_13_bw="6" op_14_bw="32" op_15_bw="4" op_16_bw="4" op_17_bw="2" op_18_bw="1" op_19_bw="5" op_20_bw="6" op_21_bw="16" op_22_bw="0">
<![CDATA[
entry:16 %call_ln213 = call void @output_stream_dispatch_Pipeline_VITIS_LOOP_213_1, i32 %out_pkts_data, i4 %out_pkts_keep, i4 %out_pkts_strb, i2 %out_pkts_user, i1 %out_pkts_last, i5 %out_pkts_id, i6 %out_pkts_dest, i4 %in_pkts_keep_0_0_val_read, i4 %in_pkts_strb_0_0_val_read, i2 %in_pkts_user_0_0_val_read, i1 %in_pkts_last_0_0_val_read, i5 %in_pkts_id_0_0_val_read, i6 %in_pkts_dest_0_0_val_read, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V, i16 %NEURONS_MEMBRANE

]]></Node>
<StgValue><ssdm name="call_ln213"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="24" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="4" op_9_bw="4" op_10_bw="2" op_11_bw="1" op_12_bw="5" op_13_bw="6" op_14_bw="32" op_15_bw="4" op_16_bw="4" op_17_bw="2" op_18_bw="1" op_19_bw="5" op_20_bw="6" op_21_bw="16" op_22_bw="0">
<![CDATA[
entry:16 %call_ln213 = call void @output_stream_dispatch_Pipeline_VITIS_LOOP_213_1, i32 %out_pkts_data, i4 %out_pkts_keep, i4 %out_pkts_strb, i2 %out_pkts_user, i1 %out_pkts_last, i5 %out_pkts_id, i6 %out_pkts_dest, i4 %in_pkts_keep_0_0_val_read, i4 %in_pkts_strb_0_0_val_read, i2 %in_pkts_user_0_0_val_read, i1 %in_pkts_last_0_0_val_read, i5 %in_pkts_id_0_0_val_read, i6 %in_pkts_dest_0_0_val_read, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V, i16 %NEURONS_MEMBRANE

]]></Node>
<StgValue><ssdm name="call_ln213"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:17 %empty_52 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="26" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:18 %empty_53 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="27" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="5" op_3_bw="1" op_4_bw="2" op_5_bw="4" op_6_bw="4" op_7_bw="32" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6" op_15_bw="4" op_16_bw="4" op_17_bw="2" op_18_bw="1" op_19_bw="5" op_20_bw="6" op_21_bw="32" op_22_bw="4" op_23_bw="4" op_24_bw="2" op_25_bw="1" op_26_bw="5" op_27_bw="6" op_28_bw="1" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
entry:19 %call_ln213 = call void @output_stream_dispatch_Pipeline_VITIS_LOOP_220_2, i6 %out_pkts_dest, i5 %out_pkts_id, i1 %out_pkts_last, i2 %out_pkts_user, i4 %out_pkts_strb, i4 %out_pkts_keep, i32 %out_pkts_data, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V, i4 %in_pkts_keep_0_0_val_read, i4 %in_pkts_strb_0_0_val_read, i2 %in_pkts_user_0_0_val_read, i1 %in_pkts_last_0_0_val_read, i5 %in_pkts_id_0_0_val_read, i6 %in_pkts_dest_0_0_val_read, i32 %in_pkts_data_0_3_val_read, i4 %in_pkts_keep_0_3_val_read, i4 %in_pkts_strb_0_3_val_read, i2 %in_pkts_user_0_3_val_read, i1 %in_pkts_last_0_3_val_read, i5 %in_pkts_id_0_3_val_read, i6 %in_pkts_dest_0_3_val_read, i1 %NEURONS_STATE

]]></Node>
<StgValue><ssdm name="call_ln213"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="28" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="5" op_3_bw="1" op_4_bw="2" op_5_bw="4" op_6_bw="4" op_7_bw="32" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6" op_15_bw="4" op_16_bw="4" op_17_bw="2" op_18_bw="1" op_19_bw="5" op_20_bw="6" op_21_bw="32" op_22_bw="4" op_23_bw="4" op_24_bw="2" op_25_bw="1" op_26_bw="5" op_27_bw="6" op_28_bw="1" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
entry:19 %call_ln213 = call void @output_stream_dispatch_Pipeline_VITIS_LOOP_220_2, i6 %out_pkts_dest, i5 %out_pkts_id, i1 %out_pkts_last, i2 %out_pkts_user, i4 %out_pkts_strb, i4 %out_pkts_keep, i32 %out_pkts_data, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V, i4 %in_pkts_keep_0_0_val_read, i4 %in_pkts_strb_0_0_val_read, i2 %in_pkts_user_0_0_val_read, i1 %in_pkts_last_0_0_val_read, i5 %in_pkts_id_0_0_val_read, i6 %in_pkts_dest_0_0_val_read, i32 %in_pkts_data_0_3_val_read, i4 %in_pkts_keep_0_3_val_read, i4 %in_pkts_strb_0_3_val_read, i2 %in_pkts_user_0_3_val_read, i1 %in_pkts_last_0_3_val_read, i5 %in_pkts_id_0_3_val_read, i6 %in_pkts_dest_0_3_val_read, i1 %NEURONS_STATE

]]></Node>
<StgValue><ssdm name="call_ln213"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="29" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:20 %call_ln0 = call void @output_stream_dispatch_Pipeline_NEURONS_STATE_RESET_LOOP, i1 %NEURONS_STATE

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="30" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0">
<![CDATA[
entry:0 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V, void @empty_8

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="31" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="5" op_3_bw="1" op_4_bw="2" op_5_bw="4" op_6_bw="4" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %out_stream_V_dest_V, i5 %out_stream_V_id_V, i1 %out_stream_V_last_V, i2 %out_stream_V_user_V, i4 %out_stream_V_strb_V, i4 %out_stream_V_keep_V, i32 %out_stream_V_data_V, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:20 %call_ln0 = call void @output_stream_dispatch_Pipeline_NEURONS_STATE_RESET_LOOP, i1 %NEURONS_STATE

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="33" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0">
<![CDATA[
entry:21 %ret_ln233 = ret

]]></Node>
<StgValue><ssdm name="ret_ln233"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
