{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1510864351627 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510864351627 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 15:32:31 2017 " "Processing started: Thu Nov 16 15:32:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510864351627 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1510864351627 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1510864351627 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1510864352053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/g07_debouncer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/g07_debouncer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_debouncer " "Found entity 1: g07_debouncer" {  } { { "../Lab3/g07_debouncer.bdf" "" { Schematic "K:/Documents/GitHub/DSD-Labs/Lab3/g07_debouncer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510864352121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510864352121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/g07_7_segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/g07_7_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_7_segment_decoder-g07_7_segment_decoder_arc " "Found design unit 1: g07_7_segment_decoder-g07_7_segment_decoder_arc" {  } { { "../Lab3/g07_7_segment_decoder.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/g07_7_segment_decoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510864352632 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_7_segment_decoder " "Found entity 1: g07_7_segment_decoder" {  } { { "../Lab3/g07_7_segment_decoder.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/g07_7_segment_decoder.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510864352632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510864352632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/g07_stack52.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/g07_stack52.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_stack52 " "Found entity 1: g07_stack52" {  } { { "../Lab3/g07_stack52.bdf" "" { Schematic "K:/Documents/GitHub/DSD-Labs/Lab3/g07_stack52.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510864352637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510864352637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab2/g07_randu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab2/g07_randu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_RANDU-g07_RANDU_arch " "Found design unit 1: g07_RANDU-g07_RANDU_arch" {  } { { "../Lab2/g07_RANDU.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab2/g07_RANDU.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510864352639 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_RANDU " "Found entity 1: g07_RANDU" {  } { { "../Lab2/g07_RANDU.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab2/g07_RANDU.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510864352639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510864352639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_rules.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g07_rules.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_rules-g07_rules_arch " "Found design unit 1: g07_rules-g07_rules_arch" {  } { { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510864352642 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_rules " "Found entity 1: g07_rules" {  } { { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510864352642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510864352642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_card_values.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_card_values.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_card_values-SYN " "Found design unit 1: add_card_values-SYN" {  } { { "add_card_values.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/add_card_values.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510864352645 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_card_values " "Found entity 1: add_card_values" {  } { { "add_card_values.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/add_card_values.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510864352645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510864352645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modn-SYN " "Found design unit 1: modn-SYN" {  } { { "modN.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/modN.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510864352648 ""} { "Info" "ISGN_ENTITY_NAME" "1 modN " "Found entity 1: modN" {  } { { "modN.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/modN.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510864352648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510864352648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_dealer_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g07_dealer_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_dealer_FSM-g07_dealer_FSM_arch " "Found design unit 1: g07_dealer_FSM-g07_dealer_FSM_arch" {  } { { "g07_dealer_FSM.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_dealer_FSM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510864352650 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_dealer_FSM " "Found entity 1: g07_dealer_FSM" {  } { { "g07_dealer_FSM.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_dealer_FSM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510864352650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510864352650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_dealer_testbed.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g07_dealer_testbed.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_dealer_testbed " "Found entity 1: g07_dealer_testbed" {  } { { "g07_dealer_testbed.bdf" "" { Schematic "K:/Documents/GitHub/DSD-Labs/Lab4/g07_dealer_testbed.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510864352654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510864352654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/lpm_divide0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/lpm_divide0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_divide0-SYN " "Found design unit 1: lpm_divide0-SYN" {  } { { "../Lab3/lpm_divide0.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_divide0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510864352657 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide0 " "Found entity 1: lpm_divide0" {  } { { "../Lab3/lpm_divide0.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_divide0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510864352657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510864352657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_divide10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_divide10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_divide10-SYN " "Found design unit 1: lpm_divide10-SYN" {  } { { "lpm_divide10.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/lpm_divide10.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510864352661 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide10 " "Found entity 1: lpm_divide10" {  } { { "lpm_divide10.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/lpm_divide10.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510864352661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510864352661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/lpm_constant0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Found design unit 1: lpm_constant0-SYN" {  } { { "../Lab3/lpm_constant0.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510864352663 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Found entity 1: lpm_constant0" {  } { { "../Lab3/lpm_constant0.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_constant0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510864352663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510864352663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/dsd-labs/lab3/lpm_constantpop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/dsd-labs/lab3/lpm_constantpop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constantpop-SYN " "Found design unit 1: lpm_constantpop-SYN" {  } { { "../Lab3/lpm_constantPOP.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_constantPOP.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510864352666 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constantPOP " "Found entity 1: lpm_constantPOP" {  } { { "../Lab3/lpm_constantPOP.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab3/lpm_constantPOP.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510864352666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510864352666 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "g07_rules " "Elaborating entity \"g07_rules\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1510864352702 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_card_suit g07_rules.vhd(29) " "Verilog HDL or VHDL warning at g07_rules.vhd(29): object \"new_card_suit\" assigned a value but never read" {  } { { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1510864352724 "|g07_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_card_value_int g07_rules.vhd(52) " "VHDL Process Statement warning at g07_rules.vhd(52): signal \"new_card_value_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510864352724 "|g07_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_card_value_int g07_rules.vhd(54) " "VHDL Process Statement warning at g07_rules.vhd(54): signal \"new_card_value_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510864352724 "|g07_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "old_sum_int g07_rules.vhd(60) " "VHDL Process Statement warning at g07_rules.vhd(60): signal \"old_sum_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510864352724 "|g07_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_card_value_int g07_rules.vhd(60) " "VHDL Process Statement warning at g07_rules.vhd(60): signal \"new_card_value_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510864352724 "|g07_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_sum_int g07_rules.vhd(64) " "VHDL Process Statement warning at g07_rules.vhd(64): signal \"new_sum_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510864352724 "|g07_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_card_value_int g07_rules.vhd(66) " "VHDL Process Statement warning at g07_rules.vhd(66): signal \"new_card_value_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510864352724 "|g07_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "old_sum_int g07_rules.vhd(66) " "VHDL Process Statement warning at g07_rules.vhd(66): signal \"old_sum_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510864352724 "|g07_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_sum_int g07_rules.vhd(67) " "VHDL Process Statement warning at g07_rules.vhd(67): signal \"new_sum_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510864352724 "|g07_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_card_value_int g07_rules.vhd(70) " "VHDL Process Statement warning at g07_rules.vhd(70): signal \"new_card_value_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510864352724 "|g07_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_sum_int g07_rules.vhd(71) " "VHDL Process Statement warning at g07_rules.vhd(71): signal \"new_sum_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510864352724 "|g07_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ace g07_rules.vhd(74) " "VHDL Process Statement warning at g07_rules.vhd(74): signal \"ace\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510864352724 "|g07_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_sum_int g07_rules.vhd(75) " "VHDL Process Statement warning at g07_rules.vhd(75): signal \"new_sum_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510864352725 "|g07_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ace g07_rules.vhd(85) " "VHDL Process Statement warning at g07_rules.vhd(85): signal \"ace\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510864352725 "|g07_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_sum_int g07_rules.vhd(85) " "VHDL Process Statement warning at g07_rules.vhd(85): signal \"new_sum_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510864352725 "|g07_rules"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "new_sum_int g07_rules.vhd(45) " "VHDL Process Statement warning at g07_rules.vhd(45): inferring latch(es) for signal or variable \"new_sum_int\", which holds its previous value in one or more paths through the process" {  } { { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1510864352725 "|g07_rules"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_sum_int\[0\] g07_rules.vhd(45) " "Inferred latch for \"new_sum_int\[0\]\" at g07_rules.vhd(45)" {  } { { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510864352725 "|g07_rules"}
{ "Warning" "WSGN_SEARCH_FILE" "g07_modulo_13.bdf 1 1 " "Using design file g07_modulo_13.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 g07_Modulo_13 " "Found entity 1: g07_Modulo_13" {  } { { "g07_modulo_13.bdf" "" { Schematic "K:/Documents/GitHub/DSD-Labs/Lab4/g07_modulo_13.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510864352736 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1510864352736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_Modulo_13 g07_Modulo_13:u1 " "Elaborating entity \"g07_Modulo_13\" for hierarchy \"g07_Modulo_13:u1\"" {  } { { "g07_rules.vhd" "u1" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510864352739 ""}
{ "Warning" "WSGN_SEARCH_FILE" "g07_adder.bdf 1 1 " "Using design file g07_adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 g07_adder " "Found entity 1: g07_adder" {  } { { "g07_adder.bdf" "" { Schematic "K:/Documents/GitHub/DSD-Labs/Lab4/g07_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510864352750 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1510864352750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_adder g07_Modulo_13:u1\|g07_adder:inst5 " "Elaborating entity \"g07_adder\" for hierarchy \"g07_Modulo_13:u1\|g07_adder:inst5\"" {  } { { "g07_modulo_13.bdf" "inst5" { Schematic "K:/Documents/GitHub/DSD-Labs/Lab4/g07_modulo_13.bdf" { { 432 1088 1216 528 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510864352753 ""}
{ "Warning" "WSGN_SEARCH_FILE" "g07_fulladder.bdf 1 1 " "Using design file g07_fulladder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 g07_fullAdder " "Found entity 1: g07_fullAdder" {  } { { "g07_fulladder.bdf" "" { Schematic "K:/Documents/GitHub/DSD-Labs/Lab4/g07_fulladder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510864352766 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1510864352766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_fullAdder g07_Modulo_13:u1\|g07_adder:inst5\|g07_fullAdder:inst7 " "Elaborating entity \"g07_fullAdder\" for hierarchy \"g07_Modulo_13:u1\|g07_adder:inst5\|g07_fullAdder:inst7\"" {  } { { "g07_adder.bdf" "inst7" { Schematic "K:/Documents/GitHub/DSD-Labs/Lab4/g07_adder.bdf" { { 56 1480 1576 152 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510864352768 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1510864354363 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864354363 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1510864354465 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1510864354465 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Implemented 51 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1510864354465 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1510864354465 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "532 " "Peak virtual memory: 532 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510864354517 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 15:32:34 2017 " "Processing ended: Thu Nov 16 15:32:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510864354517 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510864354517 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510864354517 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1510864354517 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1510864355605 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510864355606 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 15:32:35 2017 " "Processing started: Thu Nov 16 15:32:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510864355606 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1510864355606 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1510864355606 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1510864355681 ""}
{ "Info" "0" "" "Project  = Lab4" {  } {  } 0 0 "Project  = Lab4" 0 0 "Fitter" 0 0 1510864355682 ""}
{ "Info" "0" "" "Revision = Lab4" {  } {  } 0 0 "Revision = Lab4" 0 0 "Fitter" 0 0 1510864355682 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1510864355767 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab4 EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"Lab4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1510864355783 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1510864355827 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1510864355827 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1510864355888 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1510864355900 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1510864356280 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1510864356280 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1510864356280 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1510864356280 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Documents/GitHub/DSD-Labs/Lab4/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1510864356282 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Documents/GitHub/DSD-Labs/Lab4/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1510864356282 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Documents/GitHub/DSD-Labs/Lab4/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1510864356282 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1510864356282 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 19 " "No exact pin location assignment(s) for 19 pins of 19 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "legal_play " "Pin legal_play not assigned to an exact location on the device" {  } { { "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { legal_play } } } { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 11 0 0 } } { "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { legal_play } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Documents/GitHub/DSD-Labs/Lab4/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510864356348 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sum\[0\] " "Pin sum\[0\] not assigned to an exact location on the device" {  } { { "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sum[0] } } } { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 12 0 0 } } { "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sum[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Documents/GitHub/DSD-Labs/Lab4/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510864356348 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sum\[1\] " "Pin sum\[1\] not assigned to an exact location on the device" {  } { { "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sum[1] } } } { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 12 0 0 } } { "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sum[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Documents/GitHub/DSD-Labs/Lab4/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510864356348 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sum\[2\] " "Pin sum\[2\] not assigned to an exact location on the device" {  } { { "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sum[2] } } } { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 12 0 0 } } { "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sum[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Documents/GitHub/DSD-Labs/Lab4/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510864356348 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sum\[3\] " "Pin sum\[3\] not assigned to an exact location on the device" {  } { { "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sum[3] } } } { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 12 0 0 } } { "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sum[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Documents/GitHub/DSD-Labs/Lab4/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510864356348 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sum\[4\] " "Pin sum\[4\] not assigned to an exact location on the device" {  } { { "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sum[4] } } } { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 12 0 0 } } { "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sum[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Documents/GitHub/DSD-Labs/Lab4/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510864356348 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sum\[5\] " "Pin sum\[5\] not assigned to an exact location on the device" {  } { { "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sum[5] } } } { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 12 0 0 } } { "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sum[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Documents/GitHub/DSD-Labs/Lab4/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510864356348 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "card_play\[0\] " "Pin card_play\[0\] not assigned to an exact location on the device" {  } { { "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { card_play[0] } } } { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 10 0 0 } } { "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { card_play[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Documents/GitHub/DSD-Labs/Lab4/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510864356348 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "card_play\[4\] " "Pin card_play\[4\] not assigned to an exact location on the device" {  } { { "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { card_play[4] } } } { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 10 0 0 } } { "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { card_play[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Documents/GitHub/DSD-Labs/Lab4/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510864356348 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "card_play\[2\] " "Pin card_play\[2\] not assigned to an exact location on the device" {  } { { "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { card_play[2] } } } { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 10 0 0 } } { "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { card_play[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Documents/GitHub/DSD-Labs/Lab4/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510864356348 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "card_play\[1\] " "Pin card_play\[1\] not assigned to an exact location on the device" {  } { { "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { card_play[1] } } } { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 10 0 0 } } { "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { card_play[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Documents/GitHub/DSD-Labs/Lab4/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510864356348 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "card_play\[3\] " "Pin card_play\[3\] not assigned to an exact location on the device" {  } { { "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { card_play[3] } } } { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 10 0 0 } } { "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { card_play[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Documents/GitHub/DSD-Labs/Lab4/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510864356348 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "card_play\[5\] " "Pin card_play\[5\] not assigned to an exact location on the device" {  } { { "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { card_play[5] } } } { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 10 0 0 } } { "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { card_play[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Documents/GitHub/DSD-Labs/Lab4/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510864356348 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "play_pile_top_card\[1\] " "Pin play_pile_top_card\[1\] not assigned to an exact location on the device" {  } { { "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { play_pile_top_card[1] } } } { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 9 0 0 } } { "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { play_pile_top_card[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Documents/GitHub/DSD-Labs/Lab4/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510864356348 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "play_pile_top_card\[0\] " "Pin play_pile_top_card\[0\] not assigned to an exact location on the device" {  } { { "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { play_pile_top_card[0] } } } { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 9 0 0 } } { "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { play_pile_top_card[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Documents/GitHub/DSD-Labs/Lab4/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510864356348 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "play_pile_top_card\[2\] " "Pin play_pile_top_card\[2\] not assigned to an exact location on the device" {  } { { "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { play_pile_top_card[2] } } } { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 9 0 0 } } { "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { play_pile_top_card[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Documents/GitHub/DSD-Labs/Lab4/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510864356348 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "play_pile_top_card\[3\] " "Pin play_pile_top_card\[3\] not assigned to an exact location on the device" {  } { { "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { play_pile_top_card[3] } } } { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 9 0 0 } } { "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { play_pile_top_card[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Documents/GitHub/DSD-Labs/Lab4/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510864356348 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "play_pile_top_card\[5\] " "Pin play_pile_top_card\[5\] not assigned to an exact location on the device" {  } { { "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { play_pile_top_card[5] } } } { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 9 0 0 } } { "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { play_pile_top_card[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Documents/GitHub/DSD-Labs/Lab4/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510864356348 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "play_pile_top_card\[4\] " "Pin play_pile_top_card\[4\] not assigned to an exact location on the device" {  } { { "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { play_pile_top_card[4] } } } { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 9 0 0 } } { "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { play_pile_top_card[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Documents/GitHub/DSD-Labs/Lab4/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510864356348 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1510864356348 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1510864356457 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab4.sdc " "Synopsys Design Constraints File file not found: 'Lab4.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1510864356458 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1510864356460 ""}
{ "Warning" "WSTA_SCC_LOOP" "59 " "Found combinational loop of 59 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~1\|dataa " "Node \"Add2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "Add2~1\|cout " "Node \"Add2~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "Add2~2\|cin " "Node \"Add2~2\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "Add2~2\|cout " "Node \"Add2~2\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "Add2~4\|cin " "Node \"Add2~4\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "Add2~4\|combout " "Node \"Add2~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "new_sum_int~10\|datab " "Node \"new_sum_int~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "new_sum_int~10\|combout " "Node \"new_sum_int~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "ace~1\|datab " "Node \"ace~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "ace~1\|combout " "Node \"ace~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "ace~3\|datab " "Node \"ace~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "ace~3\|combout " "Node \"ace~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "ace~2\|datac " "Node \"ace~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "ace~2\|combout " "Node \"ace~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "ace~3\|datad " "Node \"ace~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "new_sum_int~7\|datad " "Node \"new_sum_int~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "new_sum_int~7\|combout " "Node \"new_sum_int~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "new_sum_int~11\|datad " "Node \"new_sum_int~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "new_sum_int~11\|combout " "Node \"new_sum_int~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~1\|datad " "Node \"LessThan1~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~1\|combout " "Node \"LessThan1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~2\|dataa " "Node \"LessThan1~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~2\|combout " "Node \"LessThan1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "new_sum_int~7\|dataa " "Node \"new_sum_int~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "ace~3\|dataa " "Node \"ace~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "ace~0\|dataa " "Node \"ace~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "ace~0\|combout " "Node \"ace~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "ace~1\|datac " "Node \"ace~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~2\|datac " "Node \"LessThan1~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "ace~0\|datac " "Node \"ace~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "Add2~6\|dataa " "Node \"Add2~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "Add2~6\|combout " "Node \"Add2~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "new_sum_int~11\|datab " "Node \"new_sum_int~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "Add2~6\|cout " "Node \"Add2~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "Add2~8\|cin " "Node \"Add2~8\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "Add2~8\|combout " "Node \"Add2~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "new_sum_int\[5\]~12\|datab " "Node \"new_sum_int\[5\]~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "new_sum_int\[5\]~12\|combout " "Node \"new_sum_int\[5\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~1\|dataa " "Node \"LessThan1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "Add2~8\|dataa " "Node \"Add2~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "ace~0\|datad " "Node \"ace~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "new_sum_int~10\|datad " "Node \"new_sum_int~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "new_sum_int\[5\]~12\|datad " "Node \"new_sum_int\[5\]~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "new_sum_int~9\|datad " "Node \"new_sum_int~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "new_sum_int~9\|combout " "Node \"new_sum_int~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~1\|datac " "Node \"LessThan1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "Add2~2\|dataa " "Node \"Add2~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "Add2~2\|combout " "Node \"Add2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "new_sum_int~9\|datab " "Node \"new_sum_int~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "ace~1\|datad " "Node \"ace~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "new_sum_int~8\|datad " "Node \"new_sum_int~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "new_sum_int~8\|combout " "Node \"new_sum_int~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "new_sum_int~8\|datab " "Node \"new_sum_int~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "ace~1\|dataa " "Node \"ace~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~1\|datab " "Node \"LessThan1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~2\|datab " "Node \"LessThan1~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "Add2~4\|dataa " "Node \"Add2~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "Add2~4\|cout " "Node \"Add2~4\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""} { "Warning" "WSTA_SCC_NODE" "Add2~6\|cin " "Node \"Add2~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356462 ""}  } { { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 71 -1 0 } } { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 35 -1 0 } } { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 64 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1510864356462 ""}
{ "Warning" "WSTA_SCC_LOOP" "22 " "Found combinational loop of 22 nodes" { { "Warning" "WSTA_SCC_NODE" "new_card_value_int\[0\]~20\|combout " "Node \"new_card_value_int\[0\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356465 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~0\|datac " "Node \"LessThan0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356465 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~0\|combout " "Node \"LessThan0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356465 ""} { "Warning" "WSTA_SCC_NODE" "new_card_value_int\[0\]~20\|dataa " "Node \"new_card_value_int\[0\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356465 ""} { "Warning" "WSTA_SCC_NODE" "new_card_value_int\[3\]~23\|datab " "Node \"new_card_value_int\[3\]~23\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356465 ""} { "Warning" "WSTA_SCC_NODE" "new_card_value_int\[3\]~23\|combout " "Node \"new_card_value_int\[3\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356465 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|datab " "Node \"Equal0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356465 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|combout " "Node \"Equal0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356465 ""} { "Warning" "WSTA_SCC_NODE" "new_card_value_int\[1\]~21\|dataa " "Node \"new_card_value_int\[1\]~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356465 ""} { "Warning" "WSTA_SCC_NODE" "new_card_value_int\[1\]~21\|combout " "Node \"new_card_value_int\[1\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356465 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~0\|datab " "Node \"LessThan0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356465 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|datac " "Node \"Equal0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356465 ""} { "Warning" "WSTA_SCC_NODE" "new_card_value_int\[3\]~23\|datac " "Node \"new_card_value_int\[3\]~23\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356465 ""} { "Warning" "WSTA_SCC_NODE" "new_card_value_int\[2\]~22\|dataa " "Node \"new_card_value_int\[2\]~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356465 ""} { "Warning" "WSTA_SCC_NODE" "new_card_value_int\[2\]~22\|combout " "Node \"new_card_value_int\[2\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356465 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|dataa " "Node \"Equal0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356465 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~0\|datad " "Node \"LessThan0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356465 ""} { "Warning" "WSTA_SCC_NODE" "new_card_value_int\[0\]~20\|datad " "Node \"new_card_value_int\[0\]~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356465 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~0\|dataa " "Node \"LessThan0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356465 ""} { "Warning" "WSTA_SCC_NODE" "new_card_value_int\[2\]~22\|datab " "Node \"new_card_value_int\[2\]~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356465 ""} { "Warning" "WSTA_SCC_NODE" "new_card_value_int\[1\]~21\|datab " "Node \"new_card_value_int\[1\]~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356465 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|datad " "Node \"Equal0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864356465 ""}  } { { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 33 -1 0 } } { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 52 -1 0 } } { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1510864356465 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~1  from: dataa  to: combout " "Cell: Add0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864356518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~1  from: datac  to: combout " "Cell: Add0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864356518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: dataa  to: combout " "Cell: Add0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864356518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: datab  to: combout " "Cell: Add0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864356518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: datac  to: combout " "Cell: Add0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864356518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: datad  to: combout " "Cell: Add0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864356518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~3  from: datab  to: combout " "Cell: Add0~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864356518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~3  from: datac  to: combout " "Cell: Add0~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864356518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~3  from: datad  to: combout " "Cell: Add0~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864356518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~0  from: dataa  to: combout " "Cell: Add1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864356518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~2  from: cin  to: combout " "Cell: Add1~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864356518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~2  from: dataa  to: combout " "Cell: Add1~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864356518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~4  from: cin  to: combout " "Cell: Add1~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864356518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~4  from: dataa  to: combout " "Cell: Add1~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864356518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~6  from: cin  to: combout " "Cell: Add1~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864356518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~6  from: dataa  to: combout " "Cell: Add1~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864356518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~8  from: cin  to: combout " "Cell: Add1~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864356518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ace~2\|dataa  to: new_sum_int~8\|combout " "From: ace~2\|dataa  to: new_sum_int~8\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864356518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ace~2\|datab  to: new_sum_int~8\|combout " "From: ace~2\|datab  to: new_sum_int~8\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864356518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: new_card_value_int\[0\]~20\|datab  to: new_card_value_int\[2\]~22\|combout " "From: new_card_value_int\[0\]~20\|datab  to: new_card_value_int\[2\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864356518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: new_card_value_int\[0\]~20\|datac  to: new_card_value_int\[2\]~22\|combout " "From: new_card_value_int\[0\]~20\|datac  to: new_card_value_int\[2\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864356518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: new_card_value_int\[1\]~21\|datad  to: new_card_value_int\[2\]~22\|combout " "From: new_card_value_int\[1\]~21\|datad  to: new_card_value_int\[2\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864356518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: new_card_value_int\[2\]~22\|datac  to: new_card_value_int\[1\]~21\|combout " "From: new_card_value_int\[2\]~22\|datac  to: new_card_value_int\[1\]~21\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864356518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: new_card_value_int\[3\]~13  from: dataa  to: combout " "Cell: new_card_value_int\[3\]~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864356518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: new_card_value_int\[3\]~18  from: datac  to: combout " "Cell: new_card_value_int\[3\]~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864356518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: new_card_value_int\[3\]~23\|dataa  to: new_card_value_int\[2\]~22\|combout " "From: new_card_value_int\[3\]~23\|dataa  to: new_card_value_int\[2\]~22\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864356518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: new_sum_int\[5\]~12\|dataa  to: new_sum_int~8\|combout " "From: new_sum_int\[5\]~12\|dataa  to: new_sum_int~8\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864356518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: new_sum_int~10\|dataa  to: new_sum_int~8\|combout " "From: new_sum_int~10\|dataa  to: new_sum_int~8\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864356518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: new_sum_int~11\|dataa  to: new_sum_int~8\|combout " "From: new_sum_int~11\|dataa  to: new_sum_int~8\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864356518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: new_sum_int~7\|datab  to: new_sum_int~8\|combout " "From: new_sum_int~7\|datab  to: new_sum_int~8\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864356518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: new_sum_int~7\|datac  to: new_sum_int~8\|combout " "From: new_sum_int~7\|datac  to: new_sum_int~8\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864356518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: new_sum_int~8\|dataa  to: new_sum_int~9\|combout " "From: new_sum_int~8\|dataa  to: new_sum_int~9\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864356518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: new_sum_int~9\|dataa  to: new_sum_int~8\|combout " "From: new_sum_int~9\|dataa  to: new_sum_int~8\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864356518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|inst4\|inst1\|inst2  from: datad  to: combout " "Cell: u1\|inst4\|inst1\|inst2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864356518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|inst5\|inst2\|inst1~0  from: datad  to: combout " "Cell: u1\|inst5\|inst2\|inst1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864356518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|inst\|inst6\|inst1  from: datad  to: combout " "Cell: u1\|inst\|inst6\|inst1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864356518 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|inst\|inst7\|inst1~0  from: datad  to: combout " "Cell: u1\|inst\|inst7\|inst1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864356518 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1510864356518 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1510864356521 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1510864356535 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1510864356536 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1510864356536 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1510864356537 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1510864356538 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1510864356538 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1510864356538 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1510864356539 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1510864356539 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1510864356540 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1510864356540 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "19 unused 3.3V 12 7 0 " "Number of I/O pins in group: 19 (unused VREF, 3.3V VCCIO, 12 input, 7 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1510864356542 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1510864356542 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1510864356542 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 41 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1510864356543 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1510864356543 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1510864356543 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1510864356543 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1510864356543 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1510864356543 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1510864356543 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1510864356543 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1510864356543 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1510864356543 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510864356556 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1510864357702 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510864357777 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1510864357789 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1510864358221 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510864358221 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1510864358330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y14 X11_Y27 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y14 to location X11_Y27" {  } { { "loc" "" { Generic "K:/Documents/GitHub/DSD-Labs/Lab4/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y14 to location X11_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y14 to location X11_Y27"} 0 14 12 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1510864359495 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1510864359495 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510864359825 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1510864359828 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1510864359828 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.64 " "Total time spent on timing analysis during the Fitter is 0.64 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1510864359837 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1510864359841 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "7 " "Found 7 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "legal_play 0 " "Pin \"legal_play\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1510864359845 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sum\[0\] 0 " "Pin \"sum\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1510864359845 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sum\[1\] 0 " "Pin \"sum\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1510864359845 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sum\[2\] 0 " "Pin \"sum\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1510864359845 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sum\[3\] 0 " "Pin \"sum\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1510864359845 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sum\[4\] 0 " "Pin \"sum\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1510864359845 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sum\[5\] 0 " "Pin \"sum\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1510864359845 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1510864359845 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1510864359933 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1510864359999 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1510864360079 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510864360330 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1510864360387 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "K:/Documents/GitHub/DSD-Labs/Lab4/output_files/Lab4.fit.smsg " "Generated suppressed messages file K:/Documents/GitHub/DSD-Labs/Lab4/output_files/Lab4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1510864360476 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 90 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "731 " "Peak virtual memory: 731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510864360699 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 15:32:40 2017 " "Processing ended: Thu Nov 16 15:32:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510864360699 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510864360699 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510864360699 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1510864360699 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1510864361659 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510864361660 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 15:32:41 2017 " "Processing started: Thu Nov 16 15:32:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510864361660 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1510864361660 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1510864361660 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1510864362674 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1510864362730 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "432 " "Peak virtual memory: 432 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510864363195 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 15:32:43 2017 " "Processing ended: Thu Nov 16 15:32:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510864363195 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510864363195 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510864363195 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1510864363195 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1510864363900 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1510864364377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 15:32:44 2017 " "Processing started: Thu Nov 16 15:32:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510864364378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1510864364378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab4 -c Lab4 " "Command: quartus_sta Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1510864364378 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1510864364464 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1510864364587 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1510864364647 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1510864364647 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1510864364740 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab4.sdc " "Synopsys Design Constraints File file not found: 'Lab4.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1510864364764 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1510864364765 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name card_play\[0\] card_play\[0\] " "create_clock -period 1.000 -name card_play\[0\] card_play\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364766 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364766 ""}
{ "Warning" "WSTA_SCC_LOOP" "59 " "Found combinational loop of 59 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~1\|datab " "Node \"Add2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "Add2~1\|cout " "Node \"Add2~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "Add2~2\|cin " "Node \"Add2~2\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "Add2~2\|combout " "Node \"Add2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "new_sum_int~9\|datac " "Node \"new_sum_int~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "new_sum_int~9\|combout " "Node \"new_sum_int~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "ace~1\|datad " "Node \"ace~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "ace~1\|combout " "Node \"ace~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "ace~3\|dataa " "Node \"ace~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "ace~3\|combout " "Node \"ace~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "ace~2\|datab " "Node \"ace~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "ace~2\|combout " "Node \"ace~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "ace~3\|datab " "Node \"ace~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "new_sum_int~7\|dataa " "Node \"new_sum_int~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "new_sum_int~7\|combout " "Node \"new_sum_int~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "new_sum_int\[5\]~12\|dataa " "Node \"new_sum_int\[5\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "new_sum_int\[5\]~12\|combout " "Node \"new_sum_int\[5\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "ace~0\|datad " "Node \"ace~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "ace~0\|combout " "Node \"ace~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "ace~1\|dataa " "Node \"ace~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "Add2~8\|datad " "Node \"Add2~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "Add2~8\|combout " "Node \"Add2~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "new_sum_int\[5\]~12\|datac " "Node \"new_sum_int\[5\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~1\|datad " "Node \"LessThan1~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~1\|combout " "Node \"LessThan1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~2\|datab " "Node \"LessThan1~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~2\|combout " "Node \"LessThan1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "ace~0\|datac " "Node \"ace~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "ace~3\|datad " "Node \"ace~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "new_sum_int~7\|datab " "Node \"new_sum_int~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "new_sum_int~11\|datac " "Node \"new_sum_int~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "new_sum_int~11\|combout " "Node \"new_sum_int~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "ace~0\|dataa " "Node \"ace~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~1\|datac " "Node \"LessThan1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "Add2~6\|dataa " "Node \"Add2~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "Add2~6\|cout " "Node \"Add2~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "Add2~8\|cin " "Node \"Add2~8\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "Add2~6\|combout " "Node \"Add2~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "new_sum_int~11\|dataa " "Node \"new_sum_int~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~2\|datac " "Node \"LessThan1~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "new_sum_int~9\|datab " "Node \"new_sum_int~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "new_sum_int~10\|datac " "Node \"new_sum_int~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "new_sum_int~10\|combout " "Node \"new_sum_int~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "ace~1\|datac " "Node \"ace~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "Add2~4\|datab " "Node \"Add2~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "Add2~4\|cout " "Node \"Add2~4\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "Add2~6\|cin " "Node \"Add2~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "Add2~4\|combout " "Node \"Add2~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "new_sum_int~10\|dataa " "Node \"new_sum_int~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~2\|datad " "Node \"LessThan1~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "new_sum_int~8\|datac " "Node \"new_sum_int~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "new_sum_int~8\|combout " "Node \"new_sum_int~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "new_sum_int~8\|datab " "Node \"new_sum_int~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "ace~1\|datab " "Node \"ace~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~1\|datab " "Node \"LessThan1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "LessThan1~1\|dataa " "Node \"LessThan1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "Add2~2\|datab " "Node \"Add2~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "Add2~2\|cout " "Node \"Add2~2\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""} { "Warning" "WSTA_SCC_NODE" "Add2~4\|cin " "Node \"Add2~4\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364767 ""}  } { { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 71 -1 0 } } { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 35 -1 0 } } { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 64 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1510864364767 ""}
{ "Warning" "WSTA_SCC_LOOP" "22 " "Found combinational loop of 22 nodes" { { "Warning" "WSTA_SCC_NODE" "new_card_value_int\[0\]~20\|combout " "Node \"new_card_value_int\[0\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364770 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|datac " "Node \"Equal0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364770 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|combout " "Node \"Equal0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364770 ""} { "Warning" "WSTA_SCC_NODE" "new_card_value_int\[2\]~22\|datab " "Node \"new_card_value_int\[2\]~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364770 ""} { "Warning" "WSTA_SCC_NODE" "new_card_value_int\[2\]~22\|combout " "Node \"new_card_value_int\[2\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364770 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|dataa " "Node \"Equal0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364770 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~0\|dataa " "Node \"LessThan0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364770 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~0\|combout " "Node \"LessThan0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364770 ""} { "Warning" "WSTA_SCC_NODE" "new_card_value_int\[0\]~20\|dataa " "Node \"new_card_value_int\[0\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364770 ""} { "Warning" "WSTA_SCC_NODE" "new_card_value_int\[2\]~22\|datac " "Node \"new_card_value_int\[2\]~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364770 ""} { "Warning" "WSTA_SCC_NODE" "new_card_value_int\[1\]~21\|datac " "Node \"new_card_value_int\[1\]~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364770 ""} { "Warning" "WSTA_SCC_NODE" "new_card_value_int\[1\]~21\|combout " "Node \"new_card_value_int\[1\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364770 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|datab " "Node \"Equal0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364770 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~0\|datab " "Node \"LessThan0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364770 ""} { "Warning" "WSTA_SCC_NODE" "new_card_value_int\[3\]~23\|dataa " "Node \"new_card_value_int\[3\]~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364770 ""} { "Warning" "WSTA_SCC_NODE" "new_card_value_int\[3\]~23\|combout " "Node \"new_card_value_int\[3\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364770 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~0\|datad " "Node \"LessThan0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364770 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|datad " "Node \"Equal0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364770 ""} { "Warning" "WSTA_SCC_NODE" "new_card_value_int\[1\]~21\|datab " "Node \"new_card_value_int\[1\]~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364770 ""} { "Warning" "WSTA_SCC_NODE" "new_card_value_int\[3\]~23\|datac " "Node \"new_card_value_int\[3\]~23\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364770 ""} { "Warning" "WSTA_SCC_NODE" "new_card_value_int\[0\]~20\|datab " "Node \"new_card_value_int\[0\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364770 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~0\|datac " "Node \"LessThan0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510864364770 ""}  } { { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 33 -1 0 } } { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 54 -1 0 } } { "g07_rules.vhd" "" { Text "K:/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 52 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1510864364770 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~1  from: datac  to: combout " "Cell: Add0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~1  from: datad  to: combout " "Cell: Add0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: dataa  to: combout " "Cell: Add0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: datab  to: combout " "Cell: Add0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: datac  to: combout " "Cell: Add0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: datad  to: combout " "Cell: Add0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~3  from: datab  to: combout " "Cell: Add0~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~3  from: datac  to: combout " "Cell: Add0~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~3  from: datad  to: combout " "Cell: Add0~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~0  from: datab  to: combout " "Cell: Add1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~2  from: cin  to: combout " "Cell: Add1~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~2  from: datab  to: combout " "Cell: Add1~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~4  from: cin  to: combout " "Cell: Add1~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~4  from: datab  to: combout " "Cell: Add1~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~6  from: cin  to: combout " "Cell: Add1~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~6  from: datab  to: combout " "Cell: Add1~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~8  from: cin  to: combout " "Cell: Add1~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ace~2\|datac  to: new_sum_int~8\|combout " "From: ace~2\|datac  to: new_sum_int~8\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ace~2\|datad  to: new_sum_int~8\|combout " "From: ace~2\|datad  to: new_sum_int~8\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: new_card_value_int\[0\]~20\|datac  to: new_card_value_int\[3\]~23\|combout " "From: new_card_value_int\[0\]~20\|datac  to: new_card_value_int\[3\]~23\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: new_card_value_int\[0\]~20\|datad  to: new_card_value_int\[3\]~23\|combout " "From: new_card_value_int\[0\]~20\|datad  to: new_card_value_int\[3\]~23\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: new_card_value_int\[1\]~21\|datad  to: new_card_value_int\[3\]~23\|combout " "From: new_card_value_int\[1\]~21\|datad  to: new_card_value_int\[3\]~23\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: new_card_value_int\[2\]~22\|datad  to: new_card_value_int\[3\]~23\|combout " "From: new_card_value_int\[2\]~22\|datad  to: new_card_value_int\[3\]~23\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: new_card_value_int\[3\]~13  from: datad  to: combout " "Cell: new_card_value_int\[3\]~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: new_card_value_int\[3\]~18  from: datad  to: combout " "Cell: new_card_value_int\[3\]~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: new_card_value_int\[3\]~23\|datad  to: new_card_value_int\[1\]~21\|combout " "From: new_card_value_int\[3\]~23\|datad  to: new_card_value_int\[1\]~21\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: new_sum_int\[5\]~12\|datad  to: new_sum_int~8\|combout " "From: new_sum_int\[5\]~12\|datad  to: new_sum_int~8\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: new_sum_int~10\|datad  to: new_sum_int~8\|combout " "From: new_sum_int~10\|datad  to: new_sum_int~8\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: new_sum_int~11\|datad  to: new_sum_int~8\|combout " "From: new_sum_int~11\|datad  to: new_sum_int~8\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: new_sum_int~7\|datac  to: new_sum_int~8\|combout " "From: new_sum_int~7\|datac  to: new_sum_int~8\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: new_sum_int~7\|datad  to: new_sum_int~8\|combout " "From: new_sum_int~7\|datad  to: new_sum_int~8\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: new_sum_int~8\|datad  to: new_sum_int~10\|combout " "From: new_sum_int~8\|datad  to: new_sum_int~10\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: new_sum_int~9\|datad  to: new_sum_int~8\|combout " "From: new_sum_int~9\|datad  to: new_sum_int~8\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|inst4\|inst1\|inst2  from: datad  to: combout " "Cell: u1\|inst4\|inst1\|inst2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|inst5\|inst2\|inst1~0  from: datad  to: combout " "Cell: u1\|inst5\|inst2\|inst1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|inst\|inst6\|inst1  from: datad  to: combout " "Cell: u1\|inst\|inst6\|inst1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|inst\|inst7\|inst1~0  from: datad  to: combout " "Cell: u1\|inst\|inst7\|inst1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364822 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1510864364822 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1510864364826 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1510864364835 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1510864364851 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.207 " "Worst-case setup slack is -8.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.207        -8.207 card_play\[0\]  " "   -8.207        -8.207 card_play\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364855 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1510864364855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -23.584 " "Worst-case hold slack is -23.584" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.584       -23.584 card_play\[0\]  " "  -23.584       -23.584 card_play\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1510864364858 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1510864364861 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1510864364864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -22.471 " "Worst-case minimum pulse width slack is -22.471" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.471     -1261.807 card_play\[0\]  " "  -22.471     -1261.807 card_play\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1510864364868 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1510864364902 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1510864364904 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~1  from: datac  to: combout " "Cell: Add0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~1  from: datad  to: combout " "Cell: Add0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: dataa  to: combout " "Cell: Add0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: datab  to: combout " "Cell: Add0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: datac  to: combout " "Cell: Add0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: datad  to: combout " "Cell: Add0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~3  from: datab  to: combout " "Cell: Add0~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~3  from: datac  to: combout " "Cell: Add0~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~3  from: datad  to: combout " "Cell: Add0~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~0  from: datab  to: combout " "Cell: Add1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~2  from: cin  to: combout " "Cell: Add1~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~2  from: datab  to: combout " "Cell: Add1~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~4  from: cin  to: combout " "Cell: Add1~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~4  from: datab  to: combout " "Cell: Add1~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~6  from: cin  to: combout " "Cell: Add1~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~6  from: datab  to: combout " "Cell: Add1~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add1~8  from: cin  to: combout " "Cell: Add1~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ace~2\|datac  to: new_sum_int~8\|combout " "From: ace~2\|datac  to: new_sum_int~8\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ace~2\|datad  to: new_sum_int~8\|combout " "From: ace~2\|datad  to: new_sum_int~8\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: new_card_value_int\[0\]~20\|datac  to: new_card_value_int\[3\]~23\|combout " "From: new_card_value_int\[0\]~20\|datac  to: new_card_value_int\[3\]~23\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: new_card_value_int\[0\]~20\|datad  to: new_card_value_int\[3\]~23\|combout " "From: new_card_value_int\[0\]~20\|datad  to: new_card_value_int\[3\]~23\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: new_card_value_int\[1\]~21\|datad  to: new_card_value_int\[3\]~23\|combout " "From: new_card_value_int\[1\]~21\|datad  to: new_card_value_int\[3\]~23\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: new_card_value_int\[2\]~22\|datad  to: new_card_value_int\[3\]~23\|combout " "From: new_card_value_int\[2\]~22\|datad  to: new_card_value_int\[3\]~23\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: new_card_value_int\[3\]~13  from: datad  to: combout " "Cell: new_card_value_int\[3\]~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: new_card_value_int\[3\]~18  from: datad  to: combout " "Cell: new_card_value_int\[3\]~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: new_card_value_int\[3\]~23\|datad  to: new_card_value_int\[1\]~21\|combout " "From: new_card_value_int\[3\]~23\|datad  to: new_card_value_int\[1\]~21\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: new_sum_int\[5\]~12\|datad  to: new_sum_int~8\|combout " "From: new_sum_int\[5\]~12\|datad  to: new_sum_int~8\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: new_sum_int~10\|datad  to: new_sum_int~8\|combout " "From: new_sum_int~10\|datad  to: new_sum_int~8\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: new_sum_int~11\|datad  to: new_sum_int~8\|combout " "From: new_sum_int~11\|datad  to: new_sum_int~8\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: new_sum_int~7\|datac  to: new_sum_int~8\|combout " "From: new_sum_int~7\|datac  to: new_sum_int~8\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: new_sum_int~7\|datad  to: new_sum_int~8\|combout " "From: new_sum_int~7\|datad  to: new_sum_int~8\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: new_sum_int~8\|datad  to: new_sum_int~10\|combout " "From: new_sum_int~8\|datad  to: new_sum_int~10\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: new_sum_int~9\|datad  to: new_sum_int~8\|combout " "From: new_sum_int~9\|datad  to: new_sum_int~8\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|inst4\|inst1\|inst2  from: datad  to: combout " "Cell: u1\|inst4\|inst1\|inst2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|inst5\|inst2\|inst1~0  from: datad  to: combout " "Cell: u1\|inst5\|inst2\|inst1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|inst\|inst6\|inst1  from: datad  to: combout " "Cell: u1\|inst\|inst6\|inst1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|inst\|inst7\|inst1~0  from: datad  to: combout " "Cell: u1\|inst\|inst7\|inst1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364975 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1510864364975 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1510864364978 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.609 " "Worst-case setup slack is -2.609" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.609        -2.609 card_play\[0\]  " "   -2.609        -2.609 card_play\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1510864364981 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -8.284 " "Worst-case hold slack is -8.284" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.284        -8.284 card_play\[0\]  " "   -8.284        -8.284 card_play\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510864364988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1510864364988 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1510864364992 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1510864364998 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -7.594 " "Worst-case minimum pulse width slack is -7.594" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510864365006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510864365006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.594      -393.292 card_play\[0\]  " "   -7.594      -393.292 card_play\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510864365006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1510864365006 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1510864365067 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1510864365113 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1510864365114 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 88 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "426 " "Peak virtual memory: 426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510864365242 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 15:32:45 2017 " "Processing ended: Thu Nov 16 15:32:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510864365242 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510864365242 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510864365242 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1510864365242 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1510864366163 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510864366163 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 15:32:46 2017 " "Processing started: Thu Nov 16 15:32:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510864366163 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1510864366163 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1510864366163 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "Lab4.vho\", \"Lab4_fast.vho Lab4_vhd.sdo Lab4_vhd_fast.sdo K:/Documents/GitHub/DSD-Labs/Lab4/simulation/modelsim/ simulation " "Generated files \"Lab4.vho\", \"Lab4_fast.vho\", \"Lab4_vhd.sdo\" and \"Lab4_vhd_fast.sdo\" in directory \"K:/Documents/GitHub/DSD-Labs/Lab4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1510864366568 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "410 " "Peak virtual memory: 410 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510864366631 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 15:32:46 2017 " "Processing ended: Thu Nov 16 15:32:46 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510864366631 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510864366631 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510864366631 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1510864366631 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 198 s " "Quartus II Full Compilation was successful. 0 errors, 198 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1510864367250 ""}
