tuning_step	,	V_60
xenon_emmc_phy_config_tuning	,	F_20
"marvell,xenon-phy-nr-success-tun"	,	L_17
xenon_emmc_phy_set_soc_pad	,	F_13
XENON_CMD_DDR_MODE	,	V_115
sdhci_priv	,	F_2
XENON_TUNING_STEP_DIVIDER	,	V_130
ios	,	V_135
xenon_alloc_emmc_phy	,	F_1
xenon_phy_parse_dt	,	F_44
"marvell,xenon-phy-slow-mode"	,	L_14
XENON_SLOT_EMMC_CTRL	,	V_70
"eMMC PHY setting starts\n"	,	L_5
unlikely	,	F_21
sdhci_pltfm_host	,	V_3
MMC_SIGNAL_VOLTAGE_180	,	V_40
EMMC_5_1_PHY	,	V_56
SDHCI_CLOCK_CONTROL	,	V_110
MMC_TIMING_MMC_HS400	,	V_73
dll_ctrl	,	V_47
nr_tun_times	,	V_68
"Unable to determine PHY name %s. Use default eMMC 5.1 PHY\n"	,	L_20
"marvell,xenon-phy-znr"	,	L_15
GFP_KERNEL	,	V_10
XENON_TUNING_STEP_MASK	,	V_64
xenon_add_phy	,	F_43
XENON_ZPR_MASK	,	V_107
"eMMC PHY setting completes\n"	,	L_6
XENON_FC_SYNC_RST_EN_DURATION_SHIFT	,	V_26
emmc_phy_regs	,	V_15
xenon_emmc_phy_regs	,	V_20
MMC_TIMING_SD_HS	,	V_85
dev_warn_once	,	F_41
device_node	,	V_121
"fixed-1-8v"	,	L_12
of_property_read_u32	,	F_38
MMC_TIMING_UHS_DDR50	,	V_117
MMC_TIMING_UHS_SDR25	,	V_83
XENON_EMMC5_1_FC_DQ_PU	,	V_99
devm_ioremap_resource	,	F_32
XENON_EMMC5_FC_QSP_PD	,	V_75
i	,	V_138
XENON_FC_CMD_RECEN	,	V_90
XENON_EMMC5_FC_QSP_PU	,	V_76
of_property_read_bool	,	F_37
"marvell,xenon-phy-tun-step-divider"	,	L_18
MMC_TIMING_UHS_SDR12	,	V_84
ktime_get	,	F_17
"starts HS400 strobe delay adjustment\n"	,	L_4
XENON_DQ_DDR_MODE_MASK	,	V_113
dev_dbg	,	F_25
xenon_hs_delay_adj	,	F_40
get_dt_pad_ctrl_data	,	F_29
reg	,	V_18
tun_step_divider	,	V_63
priv	,	V_6
XENON_FC_SYNC_EN_DURATION_MASK	,	V_29
"sd"	,	L_11
ret	,	V_61
XENON_OEN_QSN	,	V_92
XENON_EMMC5_1_FC_DQ_PD	,	V_101
XENON_DLL_FAST_LOCK	,	V_49
MMC_TIMING_MMC_HS200	,	V_132
XENON_WAIT_CYCLE_BEFORE_USING_SHIFT	,	V_30
ETIMEDOUT	,	V_33
MMC_TIMING_MMC_HS	,	V_86
armada_3700_soc_pad_voltage_set	,	F_11
pad_type	,	V_36
XENON_TIMING_ADJUST_SLOW_MODE	,	V_82
XENON_DLL_PHASE_90_DEGREE	,	V_53
XENON_EMMC_5_0_PHY_PAD_CONTROL	,	V_74
"Unable to find SoC PAD ctrl register address for %s\n"	,	L_8
name	,	V_123
of_property_read_string	,	F_35
mmc	,	V_9
"marvell,xenon-phy-zpr"	,	L_16
XENON_FC_SYNC_RST_EN_DURATION_MASK	,	V_27
ARMADA_3700_SOC_PAD_3_3V	,	V_42
sdhci_writel	,	F_8
ktime_add_ms	,	F_16
XENON_TIMING_ADJUST_SDIO_MODE	,	V_103
timeout	,	V_44
XENON_EMMC5_FC_DQ_PU	,	V_95
phy_type	,	V_13
dev_err	,	F_10
phy_types	,	V_140
xenon_emmc_phy_params	,	V_7
XENON_FC_SYNC_RST_DURATION_MASK	,	V_25
signal_voltage	,	V_34
XENON_EMMC5_FC_DQ_PD	,	V_97
ktime_after	,	F_19
xenon_soc_pad_ctrl	,	F_39
sdhci_writew	,	F_28
logic_timing_adj	,	V_120
MMC_HIGH_52_MAX_DTR	,	V_45
XENON_SLOT_EXT_PRESENT_STATE	,	V_58
XENON_FC_ALL_CMOS_RECEIVER	,	V_93
"Wait for DLL Lock time-out\n"	,	L_2
XENON_SLOT_OP_STATUS_CTRL	,	V_65
XENON_DLL_LOCK_STATE	,	V_59
"eMMC PHY init cannot complete after %d us\n"	,	L_1
init_card_type	,	V_87
ARMADA_3700_SOC_PAD_1_8V	,	V_38
SDHCI_CLOCK_CARD_EN	,	V_111
xenon_emmc_phy_strobe_delay_adj	,	F_24
XENON_DLL_REFCLK_SEL	,	V_57
XENON_DLL_PHASE_MASK	,	V_50
phy_init	,	V_102
XENON_FC_SYNC_EN_DURATION_SHIFT	,	V_28
ENOMEM	,	V_11
xenon_emmc_phy_init	,	F_6
xenon_emmc_phy_enable_dll	,	F_14
timing_adj	,	V_22
MMC_TIMING_UHS_SDR104	,	V_133
NR_PHY_TYPES	,	V_139
XENON_LOWEST_SDCLK_FREQ	,	V_32
XENON_ZNR_MASK	,	V_105
MMC_SIGNAL_VOLTAGE_330	,	V_41
XENON_DLL_PHSEL1_SHIFT	,	V_52
"HS200 TUNING_STEP %d is larger than MAX value\n"	,	L_3
iomem	,	V_125
XENON_FC_QSP_RECEN	,	V_91
of_device_is_compatible	,	F_30
XENON_DEFAULT_SDCLK_FREQ	,	V_131
pltfm_host	,	V_4
sdhci_host	,	V_1
sdhci_pltfm_priv	,	F_3
bus_width	,	V_136
XENON_EMMC5_1_FC_CMD_PU	,	V_98
params	,	V_8
slow_mode	,	V_81
xenon_emmc_phy_set	,	F_27
mmc_ios	,	V_134
XENON_EMMC5_1_FC_CMD_PD	,	V_100
mmc_dev	,	F_5
XENON_TUN_CONSECUTIVE_TIMES_MASK	,	V_66
XENON_EMMC5_1_FC_QSP_PU	,	V_79
set_soc_pad	,	V_43
logic_timing_val	,	V_119
wait	,	V_19
XENON_PHY_INITIALIZAION	,	V_23
MMC_TYPE_SDIO	,	V_88
XENON_DLL_BYPASS_EN	,	V_54
of_address_to_resource	,	F_31
SOC_PAD_FIXED_1_8V	,	V_37
xenon_emmc_phy_disable_data_strobe	,	F_23
XENON_EMMC5_1_FC_QSP_PD	,	V_78
"marvell,pad-type"	,	L_9
pad_ctrl	,	V_35
"emmc 5.1 phy"	,	L_22
XENON_FC_DQ_RECEN	,	V_89
xenon_emmc_phy_slow_mode	,	F_26
XENON_FC_SYNC_RST_DURATION_SHIFT	,	V_24
XENON_TUN_CONSECUTIVE_TIMES_SHIFT	,	V_67
EINVAL	,	V_46
func_ctrl	,	V_112
phy_params	,	V_12
udelay	,	F_9
dll_update	,	V_55
"marvell,xenon-phy-type"	,	L_21
phy_name	,	V_137
XENON_TUN_CONSECUTIVE_TIMES	,	V_129
xenon_emmc_phy_parse_param_dt	,	F_36
ktime_t	,	T_2
"Unsupported SoC PHY PAD ctrl type %s\n"	,	L_13
pad_ctrl2	,	V_104
xenon_emmc_5_0_phy_regs	,	V_16
XENON_DQ_ASYNC_MODE	,	V_116
EMMC_5_0_PHY	,	V_14
u32	,	T_1
host	,	V_2
XENON_ENABLE_DATA_STROBE	,	V_71
XENON_EMMC_PHY_PAD_CONTROL1	,	V_77
XENON_TUNING_STEP_SHIFT	,	V_69
XENON_DQ_DDR_MODE_SHIFT	,	V_114
resource	,	V_124
timing	,	V_72
phy_regs	,	V_21
MMC_TIMING_LEGACY	,	V_80
PTR_ERR	,	F_34
XENON_ZNR_SHIFT	,	V_106
MMC_TIMING_MMC_DDR52	,	V_118
XENON_DLL_PHSEL0_SHIFT	,	V_51
"marvell,armada-3700-sdhci"	,	L_7
znr	,	V_108
devm_kzalloc	,	F_4
np	,	V_122
XENON_EMMC5_FC_CMD_PU	,	V_94
XENON_ZPR_DEF_VALUE	,	V_128
XENON_DLL_ENABLE	,	V_48
XENON_WAIT_CYCLE_BEFORE_USING_MASK	,	V_31
xenon_emmc_5_1_phy_regs	,	V_17
"Unable to determine SoC PHY PAD ctrl type\n"	,	L_10
value	,	V_126
"Timing issue might occur in DDR mode\n"	,	L_19
writel	,	F_12
xenon_priv	,	V_5
WARN_ON	,	F_15
dev_warn	,	F_22
SOC_PAD_SD	,	V_39
sdhci_readw	,	F_18
XENON_EMMC5_FC_CMD_PD	,	V_96
xenon_phy_adj	,	F_42
sdhci_readl	,	F_7
XENON_ZNR_DEF_VALUE	,	V_127
zpr	,	V_109
XENON_SLOT_DLL_CUR_DLY_VAL	,	V_62
IS_ERR	,	F_33
