{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1562238829233 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562238829234 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 04 07:13:48 2019 " "Processing started: Thu Jul 04 07:13:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562238829234 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562238829234 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab3 -c LogicalStep_Lab3_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab3 -c LogicalStep_Lab3_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562238829234 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1562238830134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab3_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab3_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab3_top-Energy_Monitor " "Found design unit 1: LogicalStep_Lab3_top-Energy_Monitor" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "N:/ECE124/Lab3/LogicalStep_Lab3_top.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562238842072 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab3_top " "Found entity 1: LogicalStep_Lab3_top" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "N:/ECE124/Lab3/LogicalStep_Lab3_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562238842072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562238842072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment7_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE124/Lab3/segment7_mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562238842080 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE124/Lab3/segment7_mux.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562238842080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562238842080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-Behavioral " "Found design unit 1: SevenSegment-Behavioral" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE124/Lab3/SevenSegment.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562238842087 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE124/Lab3/SevenSegment.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562238842087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562238842087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx1-comp_logic " "Found design unit 1: Compx1-comp_logic" {  } { { "Compx1.vhd" "" { Text "N:/ECE124/Lab3/Compx1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562238842093 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx1 " "Found entity 1: Compx1" {  } { { "Compx1.vhd" "" { Text "N:/ECE124/Lab3/Compx1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562238842093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562238842093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx4-comp_main_logic " "Found design unit 1: Compx4-comp_main_logic" {  } { { "Compx4.vhd" "" { Text "N:/ECE124/Lab3/Compx4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562238842100 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx4 " "Found entity 1: Compx4" {  } { { "Compx4.vhd" "" { Text "N:/ECE124/Lab3/Compx4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562238842100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562238842100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vacation_mode_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vacation_mode_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vacation_mode_mux-logic_mux " "Found design unit 1: vacation_mode_mux-logic_mux" {  } { { "vacation_mode_mux.vhd" "" { Text "N:/ECE124/Lab3/vacation_mode_mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562238842106 ""} { "Info" "ISGN_ENTITY_NAME" "1 vacation_mode_mux " "Found entity 1: vacation_mode_mux" {  } { { "vacation_mode_mux.vhd" "" { Text "N:/ECE124/Lab3/vacation_mode_mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562238842106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562238842106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dwl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dwl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dwl-logic_dwl " "Found design unit 1: dwl-logic_dwl" {  } { { "dwl.vhd" "" { Text "N:/ECE124/Lab3/dwl.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562238842113 ""} { "Info" "ISGN_ENTITY_NAME" "1 dwl " "Found entity 1: dwl" {  } { { "dwl.vhd" "" { Text "N:/ECE124/Lab3/dwl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562238842113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562238842113 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab3_top " "Elaborating entity \"LogicalStep_Lab3_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1562238842651 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vac_mode LogicalStep_Lab3_top.vhd(83) " "Verilog HDL or VHDL warning at LogicalStep_Lab3_top.vhd(83): object \"vac_mode\" assigned a value but never read" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "N:/ECE124/Lab3/LogicalStep_Lab3_top.vhd" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1562238842652 "|LogicalStep_Lab3_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mc_test LogicalStep_Lab3_top.vhd(84) " "Verilog HDL or VHDL warning at LogicalStep_Lab3_top.vhd(84): object \"mc_test\" assigned a value but never read" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "N:/ECE124/Lab3/LogicalStep_Lab3_top.vhd" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1562238842652 "|LogicalStep_Lab3_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TEST_PASS LogicalStep_Lab3_top.vhd(122) " "VHDL Process Statement warning at LogicalStep_Lab3_top.vhd(122): signal \"TEST_PASS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "N:/ECE124/Lab3/LogicalStep_Lab3_top.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1562238842653 "|LogicalStep_Lab3_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx4 Compx4:INST1 " "Elaborating entity \"Compx4\" for hierarchy \"Compx4:INST1\"" {  } { { "LogicalStep_Lab3_top.vhd" "INST1" { Text "N:/ECE124/Lab3/LogicalStep_Lab3_top.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562238842786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx1 Compx4:INST1\|Compx1:INST1 " "Elaborating entity \"Compx1\" for hierarchy \"Compx4:INST1\|Compx1:INST1\"" {  } { { "Compx4.vhd" "INST1" { Text "N:/ECE124/Lab3/Compx4.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562238842905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vacation_mode_mux vacation_mode_mux:INST2 " "Elaborating entity \"vacation_mode_mux\" for hierarchy \"vacation_mode_mux:INST2\"" {  } { { "LogicalStep_Lab3_top.vhd" "INST2" { Text "N:/ECE124/Lab3/LogicalStep_Lab3_top.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562238842923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:INST3 " "Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:INST3\"" {  } { { "LogicalStep_Lab3_top.vhd" "INST3" { Text "N:/ECE124/Lab3/LogicalStep_Lab3_top.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562238842936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_mux segment7_mux:INST5 " "Elaborating entity \"segment7_mux\" for hierarchy \"segment7_mux:INST5\"" {  } { { "LogicalStep_Lab3_top.vhd" "INST5" { Text "N:/ECE124/Lab3/LogicalStep_Lab3_top.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562238842954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dwl dwl:INST6 " "Elaborating entity \"dwl\" for hierarchy \"dwl:INST6\"" {  } { { "LogicalStep_Lab3_top.vhd" "INST6" { Text "N:/ECE124/Lab3/LogicalStep_Lab3_top.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562238843036 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1562238844737 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1562238846737 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562238846737 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "88 " "Implemented 88 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1562238847199 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1562238847199 ""} { "Info" "ICUT_CUT_TM_LCELLS" "58 " "Implemented 58 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1562238847199 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1562238847199 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4988 " "Peak virtual memory: 4988 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562238847477 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 04 07:14:07 2019 " "Processing ended: Thu Jul 04 07:14:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562238847477 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562238847477 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562238847477 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1562238847477 ""}
