<!DOCTYPE html>

<HTML><head><TITLE>Manpage of IRQBALANCE</TITLE>
<meta charset="utf-8">
<link rel="stylesheet" href="/css/main.css" type="text/css">
</head>
<body>
 <header class="site-header">
 <div class="wrap"> <div class="site-title"><a href="/manpages/index.html">linux man pages</a></div>
 <div class="site-description">{"type":"programming"}</div>
 </div>
 </header>
 <div class="page-content">
<H1>IRQBALANCE</H1>
Section: irqbalance (1)<BR>Updated: Dec 2006<BR><A HREF="#index">Index</A>
<A HREF="/manpages/index.html">Return to Main Contents</A><HR>

<A NAME="lbAB">&nbsp;</A>
<H2>NAME</H2>

irqbalance - distribute hardware interrupts across processors on a multiprocessor system
<A NAME="lbAC">&nbsp;</A>
<H2>SYNOPSIS</H2>

<P>
<PRE>
<B>irqbalance</B> 
</PRE>

<P>
<A NAME="lbAD">&nbsp;</A>
<H2>DESCRIPTION</H2>

<P>
<P>

The purpose of <B>irqbalance</B> is distribute hardware interrupts across processors on a multiprocessor system in order to increase performance.
<P>
<A NAME="lbAE">&nbsp;</A>
<H2>OPTIONS</H2>

<P>
<DL COMPACT>
<DT><B>--oneshot</B>

<DD>
Causes irqbalance to be run once, after which the daemon exits
<DT><DD>
<B>--debug</B>

Causes irqbalance to run in the foreground and extra debug information to be printed
<P>
</DL>
<A NAME="lbAF">&nbsp;</A>
<H2>ENVIRONMENT VARIABLES</H2>

<DL COMPACT>
<DT><B>IRQBALANCE_ONESHOT</B>

<DD>
Same as --oneshot
<P>
<DT><B>IRQBALANCE_DEBUG</B>

<DD>
Same as --debug
<P>
<DT><B>IRQBALANCE_BANNED_CPUS</B>

<DD>
Provides a mask of cpus which irqbalance should ignore and never assign interrupts to
<P>
</DL>
<A NAME="lbAG">&nbsp;</A>
<H2>NOTES</H2>

The purpose of irqbalance is to distribute interrupts accross cpus in an smp
system such that cache-domain affinity is maximized for each irq.  In other
words, irqbalance tries to assign irqs to cpu cores such that each irq stands a
greater chance of having its interrupt handler be in cache when the irq is
asserted to the cpu.  This raises a few interesting cases in which the behavior
of irqbalance may be non-intuitive.  Most notably, cases in which a system has
only one cache domain.  Nominally these systems are only single cpu
environments, but can also be found in multi-core environments in which the
cores share an L2 cache.  In these situations irqbalance will exit immediately,
since there is no work that irqbalance can do which will improve interrupt
handling performance.  This is normal and not cause for concern.  For more
information regarding irqbalance, please visit <A HREF="http://irqbalance.org/">http://irqbalance.org/</A>
<P>

<HR>
<A NAME="index">&nbsp;</A><H2>Index</H2>
<DL>
<DT><A HREF="#lbAB">NAME</A><DD>
<DT><A HREF="#lbAC">SYNOPSIS</A><DD>
<DT><A HREF="#lbAD">DESCRIPTION</A><DD>
<DT><A HREF="#lbAE">OPTIONS</A><DD>
<DT><A HREF="#lbAF">ENVIRONMENT VARIABLES</A><DD>
<DT><A HREF="#lbAG">NOTES</A><DD>
</DL>
<HR>
This document was created by
<A HREF="/manpages/index.html">man2html</A>,
using the manual pages.<BR>
Time: 05:29:05 GMT, December 24, 2015
</div></body>
</HTML>
