================================================================================ 
Commit: 3a4814ab884ead16c832c1daf48d32d778fcbd9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Mar 3 12:07:27 2021 +0530 
-------------------------------------------------------------------------------- 
Deleting unwanted files for Alderlake

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardAcpiLib/BaseAcpiTableLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardAcpiLib/BaseMultiBoardAcpiSupportLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardAcpiLib/BaseMultiBoardAcpiSupportLib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.c
ClientOneSiliconPkg/Include/Library/PmcSsramLib.h
ClientOneSiliconPkg/Include/MeBiosExtensionSetup.h
ClientOneSiliconPkg/Include/MebxDataHob.h
ClientOneSiliconPkg/Include/Pins/GpioPinsIbl.h
ClientOneSiliconPkg/Include/Pins/GpioPinsVer6Soc.h
ClientOneSiliconPkg/Include/Ppi/Dwr.h
ClientOneSiliconPkg/Include/Register/GpioRegsIbl.h
ClientOneSiliconPkg/Include/Register/GpioRegsVer6.h
ClientOneSiliconPkg/Include/TprInfoHob.h
ClientOneSiliconPkg/IncludePrivate/Library/PchIoExpanderBdfLib.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNamesIbl.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibIbl.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibIbl.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibIbl.inf
ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/Register/PchRegsHsioVer3.h
ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/Register/PchRegsHsioVer5.h
ClientOneSiliconPkg/IpBlock/Ish/IncludePrivate/Register/IshRegsVer6.h
ClientOneSiliconPkg/IpBlock/Ish/Library/IshInfoLib/IshInfoLibVer6.c
ClientOneSiliconPkg/IpBlock/Ish/Library/IshInfoLib/IshInfoLibVer6.inf
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLibVer6.c
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLibVer6.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibVer6.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer6M.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer6P.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PeiItssLibVer6.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer6.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer6.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPreMemVer3.c
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/AcpiPmPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsIbl.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsVer6.h
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcSsramLib/PmcSsramLib.c
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcSsramLib/PmcSsramLib.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiAcpiPmPrivateLib/PeiAcpiPmPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiAcpiPmPrivateLib/PeiAcpiPmPrivateLib.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PeiDxeSmmPsfLibNull.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibNull.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeUefiFwHealthStatusLib/MeUefiFwHealthStatus.h
ClientOneSiliconPkg/IpBlock/Sps/Library/MeUefiFwHealthStatusLib/MeUefiFwHealthStatusDxeLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeUefiFwHealthStatusLib/MeUefiFwHealthStatusPeiLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubCpuServerLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubServerLib.inf
ClientOneSiliconPkg/Pch/IncludePrivate/Library/PchIoExpander.h

================================================================================ 
Commit: 30e10295bbfb7796239c7abcd4ce223abf21fbd7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:52:47 2021 +0530 
-------------------------------------------------------------------------------- 
Updated SiPkg.dec for ADL BIOS 2081.02

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: dd8a3645725931c70abbdc88d5329868b79b7989 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:27:42 2021 +0530 
-------------------------------------------------------------------------------- 
ADL_B0 , ADL_J0 Production patchID 0x00000016

Hsd-es-id: N/A
Original commit date: Thu Feb 25 13:20:02 2021 +0530
Change-Id: I5e030748a62060f84a1c6a472a7ffb20cd208bfa
Original commit hash: a813397ed5d574f163b2656e1f78e5b8f4405be1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 2cbaf59256d99a1bbd0da09debcf2adcda2fefa4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:27:38 2021 +0530 
-------------------------------------------------------------------------------- 
Update for 601 65 SKU Support.
 - ADL S 601 config (Selecty based on DID) was added.

Hsd-es-id: N/A
Original commit date: Mon Feb 22 20:40:32 2021 +0530
Change-Id: I47b156caaf6dba56c74a5455f151aeedd39b39d9
Original commit hash: 0fae812ebc8ff9e55f47affdd6e61a422b044a83

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 4393328f73ac1ae0793520478f7b30d60222290f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:27:36 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL][CPU]Fvid Table pointer correction.

1. Replacing the Fvid Table pointer in CpuInit Data Hob with the structure instance.
2. Removing unused items HdcControl, Hwp and ConfigTdpBios from CpuInit Data Hob.

Hsd-es-id: 14013628188
Original commit date: Tue Feb 9 16:00:17 2021 -0800
Change-Id: Iecf7ea9a9b5a51f630ce236be88d8a139bfef8ea
Original commit hash: 76b8a750c2dc21a993bee4e40d8e0748823f5d37

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuInitDataHob.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c

================================================================================ 
Commit: ab9f76c9781e9ea8a855cfef171e5e5473ca45a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:27:33 2021 +0530 
-------------------------------------------------------------------------------- 
[ADLP] Temporary WA for LP5 to put DDR Frequency to 3200Mhz

To solve MRC Assert with 4400Mhz frequency on LP5,
setting DDR Frequency to 3200Mhz for LP5 from PatchTable.

Hsd-es-id: N/A
Original commit date: Tue Feb 23 16:55:20 2021 +0530
Change-Id: I6f1721a512fb4c83ef5f0abcb05555024a9ccb21
Original commit hash: 883efa2eba8abc5b8d481ab54a6f5d6e92eea1e1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 41458aa1d696245220370c91268a66a28d6e1776 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:27:30 2021 +0530 
-------------------------------------------------------------------------------- 
CPU speed not changing in Task manager when system in Idle or apply work load
  - Updated CPC Nominal Frequency to report ROUNDUP (PLATFORM_INFO. Maximum Non-Turbo Ratio * core_type_Constant.

Hsd-es-id: 16012666948
Original commit date: Mon Feb 22 16:06:34 2021 +0530
Change-Id: Ib12870e3e6543f9c7e5a35bb31b9499e3f6da5bb
Original commit hash: aa098f703fcaa3acd696b5d15d97df7725df3319

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c

================================================================================ 
Commit: 4b8adaceefec54f2a07f19264136c51958df58c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:27:27 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S] Updated uCode Patch to 0x00000015

Updated ADLS Microcode to m_82_90671_00000015.pdb

Hsd-es-id: N/A
Original commit date: Mon Feb 22 15:16:09 2021 +0800
Change-Id: I54144c401db7e1e064488d3edbe4eb1cb96ea843
Original commit hash: f52e4998890d8f7a5b2d47263b787b589ab1598f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: cd3c2a38f9c4b15927fb0c7c8b05b86139ecce7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:27:24 2021 +0530 
-------------------------------------------------------------------------------- 
NvmePciHcPei: add the PEG 0/1/2 support

Plug the SSD in PEG10/PEG11, S3 resume, doesn't enable the PEG10/PEG11, result NVME controller doesn't Initialize.
BSOD happens in OS.
solution: enable NVMe on CPU PEG 0/1/2

Hsd-es-id: 16012541199
Original commit date: Mon Feb 8 14:13:14 2021 +0800
Change-Id: If707b7eb8a462a179381b7c602436474ca247226
Original commit hash: 48e1d04f9871a13718a6e1496ff9eb5f5f7ae6ba

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Nvme/NvmePciHcPei/NvmePciHcPei.c
AlderLakePlatSamplePkg/Features/Nvme/NvmePciHcPei/NvmePciHcPei.h
AlderLakePlatSamplePkg/Features/Nvme/NvmePciHcPei/NvmePciHcPei.inf

================================================================================ 
Commit: da6169e301ac52d48d74053015e6453727682277 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:27:21 2021 +0530 
-------------------------------------------------------------------------------- 
Manageability/SOL: [ADL-S][20H2][DC1][Corp][Manageability]Unable to control bios page using sol

Issue: Serial Over Lan is not working due to Device ID is not correct.
Resolution: Update ME related devices' Device ID based on RegMaps spec

Hsd-es-id: 16012575586
Original commit date: Thu Feb 18 22:16:21 2021 +0800
Change-Id: I8d2920030cef5cff22ea900a984792832d5acd73
Original commit hash: bc8a5f7eec9efe1c2cbfac9dce65804f22d7e957

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/MeRegs.h

================================================================================ 
Commit: b80edd495efdf828c56b6029303001e32bf33273 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:27:18 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S+ADP-S][20H2][DC2][Storage]:In KH(Intel 670p Series) BSOD observed while wakes system from S3 with OPAL enabled in Non-VMD configuration

The root cause of this issue is because of BDF inconsistence in DXE phase and PEI phase result in Opal driver
was unable to get correct password to unlock device. Opal S3 unlock flow should start after PCH root port function mapping.
In FSP dispatch mode, NvmeHcPei driver can depend on gEfiEndOfPeiSignal2PpiGuid installed to make sure silicon init flow done.
In FSP API mode, NvmeHcPei driver can depend on gFspSiliconInitDonePpiGuid installed.

Hsd-es-id: 16012541199
Original commit date: Tue Feb 9 16:34:49 2021 +0800
Change-Id: I3522df39abae8968c9296ed87159ad80196b8187
Original commit hash: 9d16395cb1f68ad030d46f3ce90cdc16cc0a3bf2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Nvme/NvmePciHcPei/NvmePciHcPei.c
AlderLakePlatSamplePkg/Features/Nvme/NvmePciHcPei/NvmePciHcPei.h
AlderLakePlatSamplePkg/Features/Nvme/NvmePciHcPei/NvmePciHcPei.inf

================================================================================ 
Commit: cead32eba7336f4b08cae161cbeda8d3ca1b8ac4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:27:16 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "ClientOnesiliconPkg/Sata: SATA LTR value programing on D0/D3 flow to allow S0i3.2 entry"

This reverts commit ee9f234d85e47391406a60c76f5d9be0613527e

S0i3.2 entry need BIOS programe Sata LTR_IGN on D0/D3 flow. Original
patch doesn't handle LTR IGN programming in VMD case. Thus, ADL-S golden
configure (VMD enable) fail to enter PS_ON(S0i2.1) with this patch. Need
figure out SATA LTR IGN solution in VMD flow before bring this change back
again

Hsd-es-id: 16012692769
Original commit date: Fri Feb 19 13:25:49 2021 +0800
Change-Id: Ib854496372fe0792edbfa2eda47c01aa8d9038ec
Original commit hash: 457725e33df986ffeab07fe628f6ef245dc84025

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/SataAdl.asl
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl

================================================================================ 
Commit: 3de8c839fdbfed4f2236a60d6ec3bd4cd0302afd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:27:12 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Updated uCode Patch to 0x00000015

Updated ADLP Microcode to m_82_90671_00000015.pdb

ADL-S B0: m_82_90671_00000013
ADL-P J1: m_82_90671_00000015

Hsd-es-id: N/A
Original commit date: Fri Feb 19 15:01:49 2021 +0530
Change-Id: Ie7c14075a3866eb4417dcd2c0163f630a2027470
Original commit hash: 4240d2e3b01b041a2e2e50f0c907b5e62f48fd75

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: f0c9caf0c75646ceb2c31f96b243c41dc6f6040c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:27:09 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL_Program] Increasing the minor version to 02 for the dot build

VERSION_MAJOR = 2081
VERSION_MINOR = 02

Hsd-es-id: N/A
Original commit date: Fri Feb 19 14:15:04 2021 +0530
Change-Id: I40a570ce6c78149084026f43bef2ecf96282b182
Original commit hash: 4cbfc2dca70b551be3bc7dcd5c5eab89a00acdb1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 79c0d774fa2723b4f2d23c18e7b2d0242e5e8f76 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:27:05 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Updated uCode Patch to 0x00000013

Updated ADLP Microcode to m_82_90671_00000013.pdb

Hsd-es-id: 1308469141
Original commit date: Fri Feb 19 12:44:58 2021 +0530
Change-Id: I3214a361c136832db04a47a38ae16ae87a6f762f
Original commit hash: 69d22aa95738fa4b1014d275ea2f837afdae6609

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 952f8e5d5b1b00262f042550841412fc375dff82 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:27:01 2021 +0530 
-------------------------------------------------------------------------------- 
[ADLP] Enable back PkgCStateLimit to PC10

- Removed the PkgCStateLimit entry from the PatchTable.
- PkgCStateLimit default values becomes AUTO which is the HFR default.

[
Hsd-es-id: 1308198058
Original commit date: Fri Feb 19 12:38:39 2021 +0530
Change-Id: I6c5d857c2bdd558eca73271257daf91e3a73ec73
Original commit hash: 5408c38b28f66cf068043f179188980f867b5810

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 63c55f35ef48863a1db90dd51bc4a57ed9ad49df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:26:58 2021 +0530 
-------------------------------------------------------------------------------- 
increasing the minor version number for the dot build

Hsd-es-id: N/A
Original commit date: Thu Feb 18 09:19:36 2021 -0800
Change-Id: I48c4f859226904a0ce4c54e53c0dd5e59b54dab8
Original commit hash: 163db9f103af5cf66e2879a1eb488983dfb0a72b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3d377d4d8fd2948a538dd80ffd7ce9aee8d4ec96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:26:53 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Cherry-picked from master 2b192a9e3520d64a93b3f782f361eb32f7ee50a6

Wed Feb 17 03:54:57 2021 +0000
Original commit date: Wed Feb 17 03:54:57 2021 +0000
Original commit hash: e66312d0f1070098f961872391535f07a85f19f1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7641ccec2f39d84a21415c93ef560d92527edb9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:26:50 2021 +0530 
-------------------------------------------------------------------------------- 
[HSD-ES][central_firmware][bug][bios.alderlake][22012444288][ADL-S] [DDR5] [B1] System BSOD at PKGC 3 when LPMODE is enabled

Disable the following LPMODE features until a working recipe is found:
  SpidLowPowerCtl.selfrefresh_enable   = 0;
  SpidLowPowerCtl.powerdown_enable     = 0;
  SpidLowPowerCtl.ckevalid_enable      = 0;

[
Hsd-es-id: 22012444288
Original commit date: Tue Feb 16 18:51:39 2021 -0800
Change-Id: I480cd8f3b01456d580bb81be885296e27bcfd626
Original commit hash: a8128d210fae89f7bc861b109a0603e5e635b8d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 3faceac5257bdfd0a479b17abbf0fd8bb3c70ba9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:26:48 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Cherry-picked from master a3632e181e01977b7c88686fdeb5264801708736

Wed Feb 17 03:08:20 2021 +0000
Original commit date: Wed Feb 17 03:08:20 2021 +0000
Original commit hash: 1bf59b930ace4e35ef6058158545b45bf106c9a8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: df7c1db9a044ebe59347a4f72e6771e479a0d7bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:26:45 2021 +0530 
-------------------------------------------------------------------------------- 
[integration_step_event][bios.alderlake][1308441336][open] [ADL-P | LP5] [Enable LP5 Write0 Feature]

Endle Write0 Feature for Lpddr5.
Check that all LP5 devices support WriteX via MR21[2].
If all devices support the feature, then enable it on all devices via MR21[6], and also on the MC side.

[
Hsd-es-id: 1308441336
Original commit date: Sun Feb 7 16:22:26 2021 +0200
Change-Id: I125e45f73f6f8588f12fbb67d630bbe3a48f35ba
Original commit hash: 06a9d82a41973c53787c551671fe136128be0fe6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: e4e6e979b18329bcb07351adf56bf6379acd6585 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:26:43 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Cherry-picked from master 438c9176cb4dc974d3002c746f0ac6a076674c05

Tue Feb 16 22:58:52 2021 +0000
Original commit date: Tue Feb 16 22:58:52 2021 +0000
Original commit hash: 573576d641a955716ae22633acaba1c0537b338f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: aa84ecb9a0f6a33ccfde2f922f6acedbc0b6564d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:26:41 2021 +0530 
-------------------------------------------------------------------------------- 
[HSD-ES][central_firmware][14013582918][ADL | DDR5] Implement full Channel feedback for Command Parity Mode

[Issue/Feature Description]
 CATM Training does not read DataTrainFeedback from all Bytes, when using Command Parity mode.
 This can lead to inaccurate results from CATM, either intermittent false passes or false failures depending on the byte/channel.

[Root Cause]
 Even bytes are not receiving CS signal which is needed to toggle DataTrainFeedback with Command Parity mode enabled.

[Resolution]
  DDR5 CATM test should program all CADB channels when Command Parity mode is enabled
  Use CADB channels 0/1 for DDR5 system channel 0
  Use CADB channels 2/3 for DDR5 system channel 1
  Keep CA Parity mode disabled in DDR5 ECC case, this is still under debug.

[
Hsd-es-id: 14013582918
Original commit date: Mon Jan 25 22:37:32 2021 -0800
Change-Id: I3c1f60133a622f306435522449cc82c1c0533201
Original commit hash: de3e7ffab26c8262a1a7001d0ed3d18bfae94129

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: f7c32d097f1082e2556ee0dcd7972c139fed9612 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:26:39 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "AlderLakeFspPkg: Update partial header file"

This reverts commit 5f0309716f2dbca2e98f153c3976f5949e301c30.

Hsd-es-id: N/A
Original commit date: Thu Feb 18 17:25:33 2021 +0530
Change-Id: I859c7765ece60ef66f081f53a98dc99125181559
Original commit hash: af1ca0cce055633bb21c82f2786a0997be22db31

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/UpdList/FSPS.txt

================================================================================ 
Commit: 5709974e6e1f9a9259454fc1c669ee3058b50faf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:26:37 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeFspPkg: Update partial header file

Add Upds to EnableFastMsrHwpReq LidStatus and VbtSize partial header.

Hsd-es-id: 16012603981
Original commit date: Wed Feb 3 17:57:38 2021 +0530
Change-Id: Ibb867cdc1ac1c514be939aad456193a22b8e007c
Original commit hash: 5f0309716f2dbca2e98f153c3976f5949e301c30

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/UpdList/FSPS.txt

================================================================================ 
Commit: 2eaaf663448f825ce0651ef49779c5e759cfb30a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:26:35 2021 +0530 
-------------------------------------------------------------------------------- 
ADL_B0 Production patchID 0x00000013
 - Updated ucode for ADL S B0 and ADL P J0/J1.

Hsd-es-id: N/A
Original commit date: Tue Feb 16 09:29:08 2021 +0530
Change-Id: Ib1f767eb6f542ccecb0a15336b024f50eb51b2da
Original commit hash: 5a6f4b7befd4db5bb63d3247c258508028068d17

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 6c52374d0beadf46b3a7210ed4dd04dff137c4bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:26:32 2021 +0530 
-------------------------------------------------------------------------------- 
ADL P Power Meter for support.
 - PowerMeter support for BoardIdAdlPDdr5Rvp, BoardIdAdlPLp5Rvp, BoardIdAdlPDdr4Rvp

Hsd-es-id: 16012701076
Original commit date: Fri Feb 5 13:48:40 2021 +0530
Change-Id: I390d437f73b04afd32f39f1e1ffe4939a8f38036
Original commit hash: 8e388ee76611d2df045c96d7ae085cfe4a16954d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlP.asl

================================================================================ 
Commit: 83c1565003eadf9a321e7e93fd4ca5f6b98de93d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:26:30 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 225a8f7dd9d33b596242d4079ea03fadf7c425e4)

Tue Feb 16 08:22:33 2021 +0000
Original commit date: Tue Feb 16 08:22:33 2021 +0000
Original commit hash: 4d756b3ae82ae78d92be3f7c584e5931db5fa91d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 45c480f1944a81e9f0c4e450b3c712e11d809eac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:26:28 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-M][CVF]PO] Yellow Bang seen on IVSC driver upon system boot

GPP_E9 is used for ISH GP 4 functionality on ADL M RVPs. Bios was still programming GPP_B3 (ADLP setting).

Hsd-es-id: 16012670465
Original commit date: Tue Feb 16 10:42:57 2021 +0530
Change-Id: I14143e769c0e9b75e0f3686fec98e38ccee2011a
Original commit hash: 3c39967d3bd5a8ce04f22870bf6c9fb2aa0b2546

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: ac2728ee3495d608a82b9f3c66f520522728a6ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:26:26 2021 +0530 
-------------------------------------------------------------------------------- 
[HSD-ES][central_firmware][bug][bios.alderlake][1308466378][ADL-P ADL-M | LP5] Add LPDDR4_switch_FSP setiing for LPDDR5
Issue:
    LPDDR4_switch_FSP is not set for LPDDR5
Root Cause:
    Missing setting the value if lpddr memory present
Change:
    Added setting of LPDDR4_switch_FSP for LPDDR
TGL HSD: 14010795423

Hsd-es-id: 1308466378
Original commit date: Mon Feb 15 20:50:48 2021 +0530
Change-Id: I933431538f8ca461356e58b84063200625547420
Original commit hash: 9fa0e0eec7e1a0e20bbbc1f88195b9f268382ebd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c

================================================================================ 
Commit: 9637d45d8d48f35b1f8aaaa60a76c5620b5627b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:26:24 2021 +0530 
-------------------------------------------------------------------------------- 
BIOS Assert in CpuSetup.

- Reverted portion of Remove CPU code hardcoding for 2 threads within Core

Hsd-es-id: N/A
Original commit date: Tue Feb 16 09:07:30 2021 +0530
Change-Id: Ifb8b1d27fc3984ac3cdc042c2831d59d4c6345c9
Original commit hash: 7207ba57417955a7a52af653e7223a309e785fdb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: 5b8e670b1dd6341d883c8f9c838ca692e845a9c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:26:22 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL S BGA] New ADL Platform VR POR file WW07_2021
 - Added PD Spec for BGA ADL S

Hsd-es-id: 16012659041
Original commit date: Mon Feb 15 16:29:47 2021 +0530
Change-Id: I95b5c5f9ed089553f602293c4f141412b5009896
Original commit hash: c0a615ceba12750e40bf3585089ff516b20f773a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Fru/AdlCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 540bf70edcb83c848c56ae49bda183ccafd292ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:26:18 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2081_00

Hsd-es-id: N/A
Original commit date: Mon Feb 15 17:48:57 2021 -0800
Change-Id: I0155a40a63b38557bc51a353ea611bbbd7308d62
Original commit hash: bd5be7dbe9983ac3a8eca1aa2502d9b6b10ac33c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 09ac999bd359f9791080843d7f8a0f2811df1501 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:26:09 2021 +0530 
-------------------------------------------------------------------------------- 
C1S/P2SB/IBL: Introduce Firmware Emulated P2SB option

When P2SB device is emulated in firmware like it is done
in Integrated Boor Logic (IBL) (the device is emulated
by S3M firmware) some programming is not required.
In emulated P2SB some configuration options are not present.
This change introduces FirmwareEmulatedP2sb private option
that allow to skip a programing that is not required for
emulated P2SB.

Hsd-es-id: 14013590237, 14013590207
Original commit date: Thu Feb 4 10:12:52 2021 +0100
Change-Id: Id8ad0c7c08a23c3230345637b14a951f1ee963db
Original commit hash: f266c2280f69f3aac82514362440b80921e46a36

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/P2SbHandle.h
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPrivateLib/PeiP2sbPrivateLib.c

================================================================================ 
Commit: 40664667a10c4ab6832845c6c1108ec775a9ff68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:26:07 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Correcting Gen5 support option for ADL-P

Hsd-es-id: 16012651428
Original commit date: Wed Feb 10 15:15:37 2021 +0530
Change-Id: If2b68fd7e8e95a6b8689379d3134d1ce39c0facf
Original commit hash: ad4c17f77aac8f5d508babcfc020a0e0f98219c9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: c5886a98e2c813b5be2ae0a3da66cb846cec7740 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:26:05 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Feb 15 01:32:36 2021 -0800
Change-Id: Ib9ceb984c8de4e258b8c103bf9f1ad21e318d961
Original commit hash: 5379fd65a56552589d4beffa5b1ed41e68277f83

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 65687c1396ce3e659ac6f68928bc72ab2ea43050 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:26:01 2021 +0530 
-------------------------------------------------------------------------------- 
C1S/Gpio: Add suport for DMIC functionality on ADP-P [REVERT]

Revert support for DMIC in GpioGetNativePadByFunction function

Hsd-es-id: 16012641982
Original commit date: Fri Feb 12 10:33:20 2021 +0100
Change-Id: Ib70f517813980d4a819c4713886d9496e17e1e67
Original commit hash: 632d011d8f9b8ee63f3fa9c7d60c885efb8a7ad6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c

================================================================================ 
Commit: 6ad05a507f1f9d1607b91e602d9f529440f7f50f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:25:57 2021 +0530 
-------------------------------------------------------------------------------- 
Removed duplicated VR Option in BIOS Setup menu.

Hsd-es-id: 1508813969
Original commit date: Thu Feb 11 18:32:04 2021 +0530
Change-Id: I1ae2a07a0afb35749ba649ba8bfa62458c8f9250
Original commit hash: 0f7ec65f08e8e4df18f5ca069572b6bbbd89d03e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: d299015300f05b4896915ddda2acb4020ac81ef0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:25:51 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 38100111770cd8e4151a9d357537cd9bf8004a2e)

Mon Feb 15 06:25:13 2021 +0000
Original commit date: Mon Feb 15 06:25:13 2021 +0000
Original commit hash: 2c261a3295a1b0c80da0dbc24020443dae2660a9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 44e9d092e391cd4a3c8b107e1fc5009c79f459d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:25:47 2021 +0530 
-------------------------------------------------------------------------------- 
[NO_HSD][Fix SLE build failure]

Fix SLE build failure in MemoryInit.c file.
DateCode variable should be defined under #ifndef SLE_FLAG.

Hsd-es-id: N/A
Original commit date: Sun Feb 14 21:26:32 2021 -0800
Change-Id: Ifb6914d5f1d2074894c4bc2eddf75283671706b2
Original commit hash: c725c59ba52e688870b4a660898f82c15f207eba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 8d97bc750c7e5b043b08542fd8ac3a920692faef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:25:43 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2077_00

Hsd-es-id: N/A
Original commit date: Sun Feb 14 17:49:37 2021 -0800
Change-Id: Iae9676228ee49a8d5f81b01a997a91087c311b0f
Original commit hash: d680a252bfd1668c5a73b8db2304e89fd6548ffa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2751826c4a5b089739f4f2d8fcda4353df2d2727 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:25:41 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Feb 14 01:25:59 2021 -0800
Change-Id: I408b70f44929fc228d5072b7b2f5a29e2abc2b50
Original commit hash: 793ca6e65bed7ae6dae47cdbd4117908d83b96be

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 453ead05378ef8e9769aac111d8a679a97849f67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:25:37 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2076_00

Hsd-es-id: N/A
Original commit date: Sat Feb 13 17:49:15 2021 -0800
Change-Id: Ie3165eac4169f8b33aa5441a796c9170bdb96713
Original commit hash: b3d7db42565fb8dd310611bedd19d4544e414887

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d441e02a7a8833b6f98b6966ade6fcc375674a82 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:25:33 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit a040ae7cd411ec6d882e8151c628f91be5c67736)

Sat Feb 13 10:25:32 2021 +0000
Original commit date: Sat Feb 13 10:25:32 2021 +0000
Original commit hash: 996ec1423e664dc3ba69cdf0736b206c7367b413

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4128eeda7b075011a9402fe720be03d4a30d5307 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:25:31 2021 +0530 
-------------------------------------------------------------------------------- 
[integration_step_event][22010589919][ADL-P| LP5] GenMrsFsm perRank programming incorrectly sets some perRank_shadow_values

Issue:
  MRC needs to program the perRank mode consistently for all SAGV points since this is not a save/restore register.
  Identified MR17, MR11, MR12, MR14 and MR15 as potentially needing perRank values

Root cause:
  Added lookup table for MR addresses that must always be configured as perRank

Solution:
  Added lookup table for LP5 and DDR5 MR addresses that must always be configured as perRank in the SAGV sequence.
  This guarantees that the control reg values are always the same regardless of the MR data.

Additional changes:
  LP5: Save Gen MRS FSM registers before JEDEC Reset on fast flow and restore them after.

This is ported from TGL MRC 0.7.3.6 and 1.0.7.2

Hsd-es-id: 22010589919,22011366963
Original commit date: Mon Oct 26 18:46:38 2020 +0530
Change-Id: I46d93e78f0309dcf9634a415a420a5d3dfc73ca5
Original commit hash: 2d0c21915385e6e0e396ef5f76bd441a3bedafab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 47976beb179eab4cd7bb5b5a2b703cb2ab4a51f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:25:26 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Feb 13 01:24:20 2021 -0800
Change-Id: I9c2b861df35f10eee6e129ae13149638f2357055
Original commit hash: 54fef6fcbde447598e518ddcf3d0948a47fbd86b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: cb5d75f0698f1c0c183a6b594d75f80d8f6adb93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:25:22 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit ae896e0a23c887a9204dc68fb7f38ecfcf464867)

Sat Feb 13 08:03:59 2021 +0000
Original commit date: Sat Feb 13 08:03:59 2021 +0000
Original commit hash: 8f3e5c978cadbbeaa8fd529d351660947d97ae4d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 51178e716855ebe40b5d8a90f964015a91063668 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:25:20 2021 +0530 
-------------------------------------------------------------------------------- 
[integration_step_event][bios.alderlake][1308461150][ADL-S | ADL-P][Bx | Jx][DDR5][SAGV] memory corruptions seen after 6-8 Hours of memory stress and GV toggling

Issue:
  SAGV\PKGC cause data corruption on Windows with DDR5

Root cause:
  Glitch observed on Hynix DDR5 dimms when SRE and ODTs timing overlap

Solution:
  Disable Fine Granularity Refresh  mode (FGR) and PerBankRefresh for affected Hynix dimms

[
Hsd-es-id: 1308461150
Original commit date: Thu Feb 11 13:00:53 2021 +0200
Change-Id: Iadda3fc93663c9288cf431a25e412ca8fabed4bc
Original commit hash: cc3a79e6c97448b118bb88e281dc196df535f5ef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 56ef4b4b119c63aa2394c909b09dc504054dcf8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:25:12 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit e44618a1efcc7fb05c0f70f158beed23b7132dd0)

Sat Feb 13 02:28:57 2021 +0000
Original commit date: Sat Feb 13 02:28:57 2021 +0000
Original commit hash: 8bda3c771c31bd87de2396646a851bf169dff474

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8482ede5d39a8fd61567bd2384a2791f7e508126 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:25:08 2021 +0530 
-------------------------------------------------------------------------------- 
[NO HSD] [ADL-P/M] MRC Fails in FastBoot in JedecReset

Issue:
 MRC Fails FastBoot
 CccPmFsm.initdone_status stuck in BwSelCalibration

Fix:
mc_scheduler_ch_0.spid_low_power_ctl.selfrefresh_enable  0x1
mc_scheduler_ch_0.spid_low_power_ctl.powerdown_enable    0x0
mc_scheduler_ch_0.spid_low_power_ctl.ckevalid_enable     0x1 (Lp4 only)(Makes ECT Fail for Lp5)
mc_scheduler_ch_0.spid_low_power_ctl.powerdown_latency   0x0

Hsd-es-id: N/A
Original commit date: Fri Feb 12 20:05:17 2021 +0530
Change-Id: I23f311be0f7ecef83308ac553232f4a23818f76f
Original commit hash: 15eaf0655354edee3fa191450dc78891ea0df3e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 40259063404a97f4a59b93eb1a2c791b504fd083 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:25:05 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2075_00

Hsd-es-id: N/A
Original commit date: Fri Feb 12 17:48:58 2021 -0800
Change-Id: I17156bf289cffab6777df97eb515445091d27895
Original commit hash: 86a72ae486cf16a8f328726094a7df77a438d440

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 94f38d048692c7878d86dcfa99ed47005e01aaec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:24:58 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S] Code clean up

Removing the remnant code related to EDKII build part7

Hsd-es-id: 1508444151
Original commit date: Tue Jan 19 12:00:26 2021 -0800
Change-Id: I2e114602fac0da8c9cc7bfea14e45d7d53d79696
Original commit hash: a1dde0396724e36b290b0b84edfc1f87b45b6cb7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosInfo/BiosInfo.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPolicyDebugLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPolicyDebugLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
AlderLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 180e86801171fb36982d7615d1995c532d00eb75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:24:53 2021 +0530 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg:PcieRp] Program TLS based on EndPoint Capability

Update TLS on the root port based on end point capability

Hsd-es-id: 22012365733
Original commit date: Thu Feb 11 21:38:18 2021 -0800
Change-Id: Ia3ebce48396d72dcc20d7b0e0f85e9e1419fda6c
Original commit hash: ec67746cab4e1b46ba392af7f2238b80cab8dd0b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: ebe640dec65a623443601d99219873324154a61c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:24:50 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S + ADP-S DDR5][PS_ON] PS ON REQ signal always pulled HIGH in S0 on DDR5 boards

Change PD PSON GPIO pins definition based on the TCSS BIOS spec.
The GPIO sheets have the wrong information.

Hsd-es-id: 16012413119
Original commit date: Tue Feb 9 18:45:03 2021 -0800
Change-Id: Ie30a60dc6d39ce3f80362ff3cc791270c90894cd
Original commit hash: efb18f9a9a9c7f69209b6beef364df5532991dfe

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc

================================================================================ 
Commit: c3af5d04c15e2100c7b0bb6d10257348b7519d38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:24:45 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 88e006edc595e48252ac518f98140df40b7345c7)

Fri Feb 12 18:14:28 2021 +0000
Original commit date: Fri Feb 12 18:14:28 2021 +0000
Original commit hash: 9fbfdc3dc971fb5fa7a31a26e1445abf2bfda5ff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 74bbf6ddd7bc6144a5f9d8727683d488880b0825 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:24:43 2021 +0530 
-------------------------------------------------------------------------------- 
[HSD-ES][central_firmware][integration_step_event][16012621116][ADL P| LP4 LP5 DDR4 DDR5] - Update default DDR frequencies for ADL-P
  Update ADL-P default operating frequencies to
  LP4  - Gear2-4267
  LP5  - Gear2-4400
  DDR4 - Gear2-3200
  DDR5 - Gear2-4000
Other Changes:
  tRCD for LP5 is 18ns, update tRCD(Byte 26) to 18ns in LP5 SPD tables.

[
Hsd-es-id: 16012621116
Original commit date: Sat Feb 6 07:00:44 2021 +0530
Change-Id: Ic0471ba27028455efee31812dd3302dfd177722f
Original commit hash: 98004064ac961329c3439681258aabc65a8a3162

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlMSpdMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPSpdMap.dsc
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: f8291d76a44a41b75f992251f8a2ae689b2d979a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:24:39 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] FspSmbios EFI_PEI_GRAPHICS_DEVICE_INFO_HOB string is not present in Fsp log

Hsd-es-id: 22012124045
Original commit date: Fri Feb 12 12:10:53 2021 +0530
Change-Id: I8f89c7cba5d316889c52c92d5b50efcbe7b185e6
Original commit hash: a550ba1d4a15ecb98ee968cbe8481540ef49e7a1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/Library/PeiGetFvInfoLib/PeiGetFvInfoLib.c

================================================================================ 
Commit: 21a43b9f90e11c3eae0fdc1e465cc19e720d69d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:24:32 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Feb 12 01:25:58 2021 -0800
Change-Id: I5e331dd819cee88cea6422dafd8a8cd7f71a7c2e
Original commit hash: 2115702e0358e478a1605243aed1139bcd0d8115

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 69f0b3eb9b74592cfc38c913f2745c5556402845 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:24:28 2021 +0530 
-------------------------------------------------------------------------------- 
ADLS and ADLP BIOS: PEG10, PEG11 FOM timer value updates  to resolve invalid FOM Si issues

Hsd-es-id: 16012669692
Original commit date: Thu Dec 17 18:09:19 2020 +0530
Change-Id: Ibfee385cebbe3cd2dead5fe367708512518f1938
Original commit hash: 740fe98c589d70223b4f51b78422d4b01b78b063

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: d13f6df882fcacfe03b9a0520dc617dfb72cacc6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:24:24 2021 +0530 
-------------------------------------------------------------------------------- 
ADL [ADL-PCH] New ADL Platform VR POR file WW07_2021

- Added VR support for new ADL S SKU's

Hsd-es-id: 16012654956
Original commit date: Wed Feb 10 22:11:40 2021 +0530
Change-Id: Ic1bb790b0c5319b3e470db4452eed423bb057ba2
Original commit hash: 749c55a2c00a168ba3241cb668ffd09b1574a052

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 70e72422a988f075dab6a2be29a3595491836fdc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:24:21 2021 +0530 
-------------------------------------------------------------------------------- 
Remove CPU code hardcoding for 2 threads within Core

- Removed hard coding for HT as SMT2 and should consider SMT4 for the 4 threads per Core
- Resolve ITBM3 setup display issue on hybrid core CPU, i.e. ADL, MTL...

Hsd-es-id: 16012556051, 16012501103
Original commit date: Mon Feb 1 08:43:01 2021 -0800
Change-Id: I5b68ff03ed0d67046bd19f15bc674ba10446b3bf
Original commit hash: d706fbba9b09830ff55c7c14080808772becabfa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtDxe.inf
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: efa5920e8a228910d97b0b4fc111212619fda8e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:24:17 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2074_01

Hsd-es-id: N/A
Original commit date: Thu Feb 11 17:49:19 2021 -0800
Change-Id: I88302d64a9354b0252558fec4368671adaa03890
Original commit hash: 38072f2b21e7335075f6b4e6f16616d70fbaf0bd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 30eba652487d3e2c4c09d25af47f453b999c7df9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:24:05 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2074_00

Hsd-es-id: N/A
Original commit date: Thu Feb 11 13:40:26 2021 -0800
Change-Id: I2349fe4cdf992de2ed8d363a6e3cd6e35e8b589d
Original commit hash: 77290c99dbc102ed2947e1d4e0bdfb238de63956

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 051433998988db06cde11e0a77d7e568b7b29258 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:23:48 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\Fru\AdlPch\PchInfoLibAdl; Removal of not supported PCH generation.

- This commit removes JSL PCH related handling in IPs: I2C, Sata, Pmc

[
Hsd-es-id: N/A
Original commit date: Wed Feb 10 04:32:06 2021 -0800
Change-Id: Ic89348be5e7303251b1c1e23f20bd2e592e0722e
Original commit hash: d79512c23a380d49ab73952694a4ca66a2161681

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchSataInit.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibFivr.c
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/LibraryPrivate/PeiDxeSerialIoI2cMasterCommonLib/SerialIoI2cMasterCommonLib.c
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h

================================================================================ 
Commit: 508bbac767367735f206faa5d27e55617defef94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:23:37 2021 +0530 
-------------------------------------------------------------------------------- 
[ADLM][PO]:Changing reset pin polarity OF X1 pcie slot from high->low.

Hsd-es-id: 16012655631
Original commit date: Thu Feb 11 16:33:20 2021 +0530
Change-Id: Ibb503ad539d5edad5b8c9fa3bbc0dad434cb60ef
Original commit hash: 6e6a50c958cb2c5a304ae6e5c5e104e7cf58b581

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: d30f27427aa4d3397e6dae9e29be791bc67b0207 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:23:29 2021 +0530 
-------------------------------------------------------------------------------- 
[EGS WS][AMT][Redirection][SOL] BIOS doesn't expose the SOL device

Changes:
1. Updated ME-BIOS flow to
     - Configure MCTP
     - Send DramInitDone message
     - Perform rest of PostMem actions including device disabled
   Send DramInitDone causes update policy action.
   This allows to updtae KtDeviceEnable policy field before
   device disabling

2. Add KtDeviceEnable field policy update
3. Update MeClientIsCorporate () to use HFS3 to have this information
   before DramInitDone
   Remove function MeClientIsCorporateHfsts3 () as replaced by MeClientIsCorporate ()
4. Not hardcode MeIsCorporateWs parameter in MeConfigDeviceAutoResolve () call even for SPS

Original commit date: Fri Feb 5 08:46:26 2021 +0100
Change-Id: I262054813cc805f1f006f5099af4867a86d80e5f
Original commit hash: bb58b4944ff967e31301a03bf2772fbb802e44b1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsCommon.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c

================================================================================ 
Commit: b3f435fd54a3d556ba19ed5e5c8fa8f42c02b295 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:23:26 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] Disable TXT support for ADLN

Hsd-es-id: 22012118937
Original commit date: Tue Feb 2 17:35:41 2021 +0530
Change-Id: I0feed96aff368915728a6e17336d37a3d542d3be
Original commit hash: 397160652eebd1c0cc74156cfea9026ea59f8a48

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc

================================================================================ 
Commit: 483dea51d3c08041f93e93c06d5228cf402bab9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:23:18 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Feb 11 01:25:56 2021 -0800
Change-Id: I7fbec505cbe1deb2827d5544b18561ef60c62219
Original commit hash: 94dfe73c9459da653eba8b10bb95ec68cb2e6e46

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 11dbc6bf606ed667bee5b9de47dd08f3399ac054 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:23:08 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/GPIO: SerialIo SPI Pinmux updates for Ver6

Updated Ver6 Pinmux for SPI, also added possibility to set it via UPD.

Hsd-es-id: 22012132124
Original commit date: Mon Feb 1 13:53:27 2021 +0100
Change-Id: I0a728bd9786456fb74b582c30a677ad31c0a7076
Original commit hash: 3fc66e3fce65a6ac2ef86a64ffafd68b9a5763ea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/SerialIo/SerialIoConfig.h
ClientOneSiliconPkg/Include/SerialIoDevices.h
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoSpiLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoPolicyLib/PeiSerialIoPolicyLib.c

================================================================================ 
Commit: 3f5bfd140ccb6736d1e6b3b3c47f1cfb7206ec72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:23:01 2021 +0530 
-------------------------------------------------------------------------------- 
Console Redirection Support.
Uart ConnectController invoked only once on warm/cold reset.
F2 key press on putty displays the BIOS setup page and able to navigate the knobs.
Fixed Keyboard issue on BootManagerMenu.

Hsd-es-id: 16012308540
Original commit date: Wed Feb 10 13:42:45 2021 +0530
Change-Id: Ibff9e251530701d9c722dad4a6b29740a6c12510
Original commit hash: 79d385d0d5bfbb6b5c0dd0183dd85c9743c6482b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchSerialIoDxe.c

================================================================================ 
Commit: 6767d38163da2e9e7eabf2e24cd47643a5ffe4b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:22:36 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 7c42fb95a4c30f595b555dc89ad130a5cd36e0fa)

Wed Feb 10 22:11:59 2021 +0000
Original commit date: Wed Feb 10 22:11:59 2021 +0000
Original commit hash: bba112529160b2d615c0f959716dfde1c62bca12

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1d4ea3a96e63ade93ed497c512fcba8bf22f804b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:22:30 2021 +0530 
-------------------------------------------------------------------------------- 
[integration_step_event][bios.alderlake][22012328169][ADL-S | DDR4 DDR5] Port TGL MRC fix - DataTimeCentering2D does not scale Vref points based on EH

Port MRC fix from TGL MRC 0.7.1.20 and 0.7.3.3
DQTimeCenterEH: VrefScale was based on EH instead of EH/2, causing incorrect vref scaling in RDTC2D / WRTC2D.
Now VrefScale is the smallest side of the vref margin, hence adding Edge dimension to the VrefScale array.
Use different vref scale per byte in case WrV PDA is used.
DataTimeCentering2D: use WrV PDA for DDR5.

[
Hsd-es-id: 22012328169
Original commit date: Tue Feb 9 23:17:59 2021 -0800
Change-Id: Iaca1f072553a11c8e2bd7679f509c7518c8241b9
Original commit hash: 249aa31f1d86ba651062b919d8697d1428598268

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 125202091ef2d8fe499681b16e23d915740da6cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:22:24 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 5a28d1770dbc260c7601a1b07e3084c8a588d123)

Wed Feb 10 21:25:41 2021 +0000
Original commit date: Wed Feb 10 21:25:41 2021 +0000
Original commit hash: 34e32e5002822a9dc95440616323aa1a285a3834

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2fa7b65d4869a14f7a92fcff13e02ec5bba325b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:22:21 2021 +0530 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/ADL: fix wrong save/restore in sendZq

Hsd-es-id: N/A
Original commit date: Wed Feb 10 15:19:56 2021 +0800
Change-Id: I366c6a487cb1a31f8e8552521e348ee387de011a
Original commit hash: 04c1ab4f1b7c9c3e9479c43dfb565675f82c8e72

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c

================================================================================ 
Commit: 37d30a1ce829369ec19f900c8b3e5e7189248e7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:22:19 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit eec214d9e384b8cba92dc5cfb43a243aac68355a)

Wed Feb 10 20:30:55 2021 +0000
Original commit date: Wed Feb 10 20:30:55 2021 +0000
Original commit hash: 278f5f7849a194b5c1717ad4a735c0e8706c5c07

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 66a16412633cee6261d7e426e2a564a9485c5ea6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:22:17 2021 +0530 
-------------------------------------------------------------------------------- 
[HSD-ES][central_firmware][integration_step_event][22012222662][ADL-S | DDR4 DDR5] Final Settings -- MC -- CR POR configuration

Change registers' values to por setting values.

field                                                    MRC value  POR value
mc_scheduler_ch_0.spid_low_power_ctl.selfrefresh_enable  0x0        0x1
mc_scheduler_ch_0.spid_low_power_ctl.powerdown_enable    0x0        0x1
mc_scheduler_ch_0.spid_low_power_ctl.ckevalid_enable     0x0        0x1
mc_scheduler_ch_0.spid_low_power_ctl.powerdown_latency   0x1        0x7

[
Hsd-es-id: 22012222662
Original commit date: Wed Nov 25 14:04:08 2020 +0800
Change-Id: If12826653d33213a9d629459ef9a32ea2688971f
Original commit hash: 8e6ca26c7e05ba3d1aa3e9501aa4799f91c9671a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 2d316396ab5ceb71d88acb622cfd86cb4ba17c29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:22:09 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg:DMI: Update programming in accordance with BWG

This change updates programming for PCH DMI IP as per r1p6 BWG.

Hsd-es-id: 16012539032
Original commit date: Thu Feb 4 15:34:00 2021 +0100
Change-Id: I4fcb22fc6560692531b6c4e192b35318e3fc7508
Original commit hash: e9d9c1aaafdf387b2116d2a33b923e4451fc77d7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PchDmi15Regs.h
ClientOneSiliconPkg/Include/Register/PchDmi17Regs.h
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PchDmi15.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c

================================================================================ 
Commit: 46774fe42b4cc0e05a4ef267706e0cf8efd6a75a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:22:02 2021 +0530 
-------------------------------------------------------------------------------- 
[ME] Post collected fixes

1. Move SpsDxeLib to other SPS libraries location
2. Add ConfiGBlock error handler in BaseSiConfigBlockLib
    In error case and not debug library linked in, memory corruption can occur
    (found in CDF program)
2. Do not use GetFirstGuidHob () in GetMcaMsgParams ()
    Potentially can be called from SMM when gMeFirmwareVersionHobGuid is not existing

Original commit date: Thu Jan 21 14:24:41 2021 +0100
Change-Id: Id2e32e97952af2716ca858c05e9af5efdedec22c
Original commit hash: 52a2e1d3639f148df3d1b8ba516d6ba6b98b0e37

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsCommon.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsDxeSmmLib.c

================================================================================ 
Commit: c203911490e93b2277a9739bbdce003c2da3d75e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:21:58 2021 +0530 
-------------------------------------------------------------------------------- 
FishhawkFallsRpPkg/MEBx: Enable integrated MEBx

Changes:
1. Enabled integrated MEBx.
2. Aligned FHF project to using Manageability Feature package.

Original commit date: Tue Dec 15 09:26:56 2020 +0100
Change-Id: Ibc02fb777d7b6ca607c8663592bc55eb03abb8f9
Original commit hash: f1a8d91b3a89ca00ce3f9d365281c8f3f9903fe5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetupVfr.vfr

================================================================================ 
Commit: ac5ef00a25f882b493b4961f1eadb1ded1885cf2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:21:55 2021 +0530 
-------------------------------------------------------------------------------- 
C1S/Gpio: Add suport for DMIC functionality on ADP-P

GpioGetNativePadByFunction supports DMIC functionality on ADP-P

Hsd-es-id: 16012641982
Original commit date: Tue Feb 9 11:59:06 2021 +0100
Change-Id: Ieb65b59dbe6069255ea053ff7ba10403f4ffc3b4
Original commit hash: 575ef11661254971484a37ffb6575231322f46f4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c

================================================================================ 
Commit: 93efc31dbd661e05c51d0f8eadc06c15fb69e3ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:21:51 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Feb 10 01:27:02 2021 -0800
Change-Id: Ibac3d7ee9afb26293c1d0133479f09e08e9d1b9c
Original commit hash: 49af3de8dce2f6e03a290c9db38cef0c599300be

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: e0ada505448deb89a6f4737d3901d2c58c23c36f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:21:46 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Functionremapping Flow needs cleanup and PCD_PXD fix

Hsd-es-id: 16012632893
Original commit date: Mon Feb 8 17:59:50 2021 +0530
Change-Id: I77a9ad3fd97cd9b2a108f520f23e1f7e336da45b
Original commit hash: 720503a3a732a3321e578e10da6760fb51bd2c8c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/Include/Library/CpuPcieInfoFruLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLibNull/PeiCpuPcieRpInitLibNull.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: f784e2cc8e3a4ebd9b9161c178d880124c9d2524 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:21:32 2021 +0530 
-------------------------------------------------------------------------------- 
PlatSamplePkg/Features/Dptf: [DPTF] Enable BIOS participants only if corresponding hardware is present in the platform

Sensor & Fan participants will only be visible in BIOS setup, if the corresponding EC hardware is supported by the platform.
Implementing a non-blocking read so that platforms which have no EC support for this will not hang.

Hsd-es-id: 22011542826
Original commit date: Fri Nov 20 15:08:31 2020 -0800
Change-Id: Id11804f49730a8e6881cdc47680c38beb24ec164
Original commit hash: 9e6d8e8eff63c483f88070c387f0cdabaaa8d848

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/EC/EC.c
AlderLakePlatSamplePkg/EC/EC.h
AlderLakePlatSamplePkg/EC/EC.inf
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen1Participant.asl
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: dedcddda3d804f678264b7a2bfb6301b473bcc10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:21:17 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit d646567c21b8eb1350216af81b2a60badbb6e0af)

Tue Feb 9 23:31:30 2021 +0000
Original commit date: Tue Feb 9 23:31:30 2021 +0000
Original commit hash: 0664e8198d3b6ab632618e6d82457ca66f4e0ac9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: db9d817f8b0fdfbc0f45619e16e98ce04bc270c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:21:15 2021 +0530 
-------------------------------------------------------------------------------- 
[HSD-ES][central_firmware][integration_step_event][22012222666][ADL-S | DDR4 DDR5] Final Settings -- MC -- CR POR configuration

1. Set pm_pdwn_config.pdwn_idle_counter_subch1 and pdwn_idle_counter_subch0 when adaptive PCIT is disabled.
2. If adaptive PCIT is enabled, WckConfig.WCK_OFF_IDLE_TIMER is half the minimum value

[
Hsd-es-id: 22012222666
Original commit date: Tue Oct 20 15:40:40 2020 +0800
Change-Id: I931de6ce8d4fb02a9ef39435da251feac28bdda8
Original commit hash: ca67f3b55e56d61a91d719b42c338a4901eeee8b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c

================================================================================ 
Commit: 59313b8f5ee17b2cc22f346f2709fdc2544d2199 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:21:02 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 605c69f8794bfc743fe2f054a1b969588906152d)

Tue Feb 9 19:04:54 2021 +0000
Original commit date: Tue Feb 9 19:04:54 2021 +0000
Original commit hash: 686642ac85b6076aeb2221aaddf4bf894c4f1c62

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 34096188aafdb7158a425ae602007161ee10d08a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:21:00 2021 +0530 
-------------------------------------------------------------------------------- 
HSD1308417599[ADL][DDR5/LP5] Write0 should be disabled when TME enabled

According Scrambler MAS:
Since scrambling now partially depends on the received data and not just the address, Write0 is only supported when ECC and TME is disabled.

Hsd-es-id: 1308417599
Original commit date: Wed Feb 3 17:53:39 2021 +0200
Change-Id: I6586a33e0e224c8f3fe7f65a9d73e16fab117992
Original commit hash: a318a10dbc35e910d66db87b1143376f759bb9f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: d34d48d53d256ac06862429fbb1959926e315017 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:20:46 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][J1] - Peg10 is not PG when PEG62 DA

Hsd-es-id: 1308445833
Original commit date: Mon Feb 8 17:38:15 2021 +0530
Change-Id: I783818604b4229adb8b554519e3f55b0ac28f021
Original commit hash: aaac36b5646b0d87b9451b416038c014c0c21b2d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/Include/Library/CpuPcieInfoFruLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: 43252afe5e3fdce2e6e4ae2dd7eb129918e929c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:20:42 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-M][CVF] Fix for MIPI and CVF GPIO Init.

MIPI and CVF GPIO in not getting initialized, because
PcdMipiCamGpioEnable is set After Silicon Init, this pcd should be set
Before Silicon Init.

Hsd-es-id: 16012599371
Original commit date: Tue Feb 9 11:17:12 2021 +0530
Change-Id: Id92e314cd674f4dd2488edab26a3fb37109842e6
Original commit hash: 1b588349b89bc90d8ccddf69076e54e7b419034f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 09aed5e25571d71ae8f7477f03b01f3aa19e9e32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:20:41 2021 +0530 
-------------------------------------------------------------------------------- 
C1S/PchInit: XhciMse related function moved to PchOnPciEnumCompleteCommon

Direct accesses to PCH devices registers should be removed from common
code in ServerPlatformPkg.

AttemptToSetXhciMse (WA required for Windows kernel debugger)
has been moved to PchOnPciEnumCompleteCommon callback.

Hsd-es-id: 18014595439
Original commit date: Thu Feb 4 15:06:21 2021 +0100
Change-Id: I2ff947eb51e85f86bb99196958bfd221f9c9e7d6
Original commit hash: ed0f9fc2f13fa0fc4516c6b35c5a46e194d4e2c5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/UsbLib.h
ClientOneSiliconPkg/IpBlock/Usb/Library/PeiDxeSmmUsbLib/PeiDxeSmmUsbLib.inf
ClientOneSiliconPkg/IpBlock/Usb/Library/PeiDxeSmmUsbLib/UsbLib.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInit.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFsp.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspTgl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeTgl.inf

================================================================================ 
Commit: 6439cc2f9952f43aa186252a4bc26851b2ed759c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:20:39 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: xHCI programming update

Update of xHCI programming for v19.1 programs. This change includes:
  * disable of Per Port RF power gating for USB2
  * extension of GAP time after LS Tx through FS Hub
  * setting of minimum time for link to stay active from U3 to 256us
  * before locking xHCI BIOS will now indicate to HW that USB3 Link
    related programming is complete

For testing, boot was performed and comparision of register values dump
before and after the implementation.

Hsd-es-id: 18014890660
Original commit date: Wed Feb 3 18:09:23 2021 +0100
Change-Id: I758d0b1affa9be49b8cf3ac210633bf09717f572
Original commit hash: 6ba8dc6f500056d210c44b11a7ac32a937c9aa5d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/UsbRegs.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: a940847c5b271553024646e2aba397870ce7cc58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:20:35 2021 +0530 
-------------------------------------------------------------------------------- 
ADL S B0/ ADL P / ADL M New Dekel Recipe

Hsd-es-id: 16012640291
Original commit date: Tue Feb 9 14:20:56 2021 +0530
Change-Id: I508cb3288212ff99d41c4d7eff16f290f7d14543
Original commit hash: aeb0f48ab997dcf6fe4e81d1d5e84c96da44495a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuDmi/LibraryPrivate/PeiCpuDmiDekelInitLib/PeiCpuDmiDekelInitLib.c
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieDekelRecipe.h

================================================================================ 
Commit: ef4fbab6f3926455714c30f3554581a07079f78b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:20:32 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S] V2037 Policy default mismatch with Setup Default - CpuPcieRpPreMemConfig

Hsd-es-id: 1508781449
Original commit date: Fri Feb 5 14:17:52 2021 +0530
Change-Id: I3f667f6d62806fa016e89bcc289519dfb22fb695
Original commit hash: 6325037e11455cf2d1f74e9a21766eee42926aad

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c

================================================================================ 
Commit: a5287f02514ec0f42b995d18034e8aa9445ae0fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:20:29 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Feb 9 01:31:25 2021 -0800
Change-Id: Ib50d894e4466238a0707b460942a292f19305738
Original commit hash: aa9794be3e705b53f7bbb36fb1868bbea355383e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 644e7b6da17fdd042e108df6f57cd04cf581fafe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:20:22 2021 +0530 
-------------------------------------------------------------------------------- 
NvmeFeaturePkg: Redesign NVME feature to be sharable across platforms

1. remove the GetPchPcieRpDevFun() and GetCpuPcieRpDevFun to avoid changing the code from generation to generation.
2. add the NvmePcieRpLib to Scan the bus to get the PCI bridge.
3. remove the depancy of Platform

Hsd-es-id: 22012132017
Original commit date: Tue Feb 2 14:41:16 2021 +0800
Change-Id: I076453b8232b875bb2564d16de68e906c34bffd6
Original commit hash: b132c476aba9121b84139d6d8ddace70d9fdc104

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/NvmeFeaturePkg/Include/NvmePcieRpLib.h
Features/Storage/NvmeFeaturePkg/NvmeFeaturePkg.dec
Features/Storage/NvmeFeaturePkg/NvmeFeaturePkg.dsc
Features/Storage/NvmeFeaturePkg/NvmePciHcPei/NvmePciHcPei.c
Features/Storage/NvmeFeaturePkg/NvmePciHcPei/NvmePciHcPei.h
Features/Storage/NvmeFeaturePkg/NvmePciHcPei/NvmePciHcPei.inf
Features/Storage/NvmeFeaturePkg/library/NvmePcieRpLib/NvmePcieRpLib.c
Features/Storage/NvmeFeaturePkg/library/NvmePcieRpLib/NvmePcieRpLib.inf

================================================================================ 
Commit: eb1ee5fadc468b341a423d3a2c972ae1e882df73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:20:13 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Windows boot blocker, FWTS Critical failure: method: Detected error 'Not found' when evaluating '\_SB_.PC00.PEG0._INI'.

Moved the "PepPcieSsd.asl" file from platform sample package to silicon package.

Hsd-es-id: 14013441518
Original commit date: Wed Feb 3 16:06:58 2021 +0800
Change-Id: I71360c24188aaaed2d27f1520dfcbc1d3ea43ed9
Original commit hash: 390993213a574ac886bb135a123ebf9daa1d6ed9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/PepPcieEp.asl
ClientOneSiliconPkg/IpBlock/PcieRp/AcpiTables/PchPcieCommon.asl
ClientOneSiliconPkg/Library/Acpitables/Pcie/PcieEpSel.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl

================================================================================ 
Commit: 25623d7b91b0055eaacda707d26836f8e3c29751 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:20:05 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit dbb1f84ceae8a1c75c628649fdf2be4825191ebe)

Tue Feb 9 05:09:30 2021 +0000
Original commit date: Tue Feb 9 05:09:30 2021 +0000
Original commit hash: 4a93040a94699996ea4a1ae709f7f0df4475035e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7197d1c362d38f5f5578cf0ee674ad0a5109bccc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:20:02 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] : BIOS support for ADL-P GCS

Several lines of description for the change.

Support for ADL-P GCS.
1. GPIO
2. HSIO (PCIE clock frequency mapping)
3. USB OC mapping
4. MRC (SPD, DQ, DQS table)

Hsd-es-id: 22012132020
Original commit date: Wed Jan 27 19:00:16 2021 +0800
Change-Id: Id4487130bf049ba191556e04fb3ec1774ce34343
Original commit hash: eb17cb8014d6b196869aefde9c1623b073931b92

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPDqMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPDqsMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPSpdMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlPPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlPUsbOC.dsc
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 3a06408b32dfe0645f15e2eb872ab75e3dbd10bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:19:48 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2071_00

Hsd-es-id: N/A
Original commit date: Mon Feb 8 17:50:32 2021 -0800
Change-Id: I48d3b60f7ca75ac969020eeb21b7ffd05744473a
Original commit hash: 1ba71238ee8a26f929d353d02ae82fceae21801d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5e082922cfc19873c3a36d7e6aa9f19e05243131 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:19:46 2021 +0530 
-------------------------------------------------------------------------------- 
[RPL]: RPL BIOS support for Fast Vmode

Provide the ICC Limit setting in BIOS menu.
IccLimit is the current threshold where the VR would initiate
reactive protection if FVM is enabled

Hsd-es-id: 22012129989
Original commit date: Thu Jan 28 10:09:05 2021 +0800
Change-Id: Icb1054d2b14d9485f0dfc5fa0ce86b09508251ae
Original commit hash: 7fde0bc490a5b7bf06409bc3d66b74adb0dbdc31

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h
ClientOneSiliconPkg/Include/Library/VoltageRegulatorCommands.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c

================================================================================ 
Commit: 9d02ca3885033c18cdf84eddae3e65c967e34efa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:19:43 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit e209052423c1b5f46e9f3fd7237e2bb2e173e87d)

Tue Feb 9 00:26:19 2021 +0000
Original commit date: Tue Feb 9 00:26:19 2021 +0000
Original commit hash: 2a9005541c766beff0499d117e8e4fe3fabe38c0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ea50f6ab2300d034ca56e61289cb9280ce332f3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:19:41 2021 +0530 
-------------------------------------------------------------------------------- 
[integration_step_event][bios.alderlake][22012312589][2-high][open] [ADL MRC] [Periodic DCC tuning to decrease runtime latency]

Periodic DCC tuning to decrease runtime latency.

MrcPhyInitStaticPeriodicDcc:
  Set DCSCTL0.dcs_samples = 2
  Set DCSCTL0.dcs_thresh  = 1

MrcPhyInitPeriodicDcc: before FSM reset (which clears DCSSTATUS1):
  Set DCSCTL0.dcs_start_dl_val = DCSSTATUS1.dcs_dl_code post
  Set DCSCTL0.dcs_timer_cfg    = 0
  Set DCSCTL0.dcs_recycle_mode = 3

[
Hsd-es-id: 22012312589
Original commit date: Mon Feb 8 13:11:47 2021 +0800
Change-Id: I3fde6c32f1ff73899e027d5a46f8a9db59fe69ee
Original commit hash: df41676e72ab1e758e71b2756991063a746deabd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 79311e6f514e7bb6da653cb4295ede9669de0505 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:19:27 2021 +0530 
-------------------------------------------------------------------------------- 
Check for hardware equalization done bit set after Speed Change

Hsd-es-id: 1308431718
Original commit date: Fri Feb 5 17:11:20 2021 +0530
Change-Id: I20291205e5a6ef4ad3c5db9065759a01f3d2df76
Original commit hash: 15f1474d942011b06fe594b3d60e3b7439d7eed3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: fbd5529605f04fda120d4ada1a18e65d6dbabaa8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:19:22 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 996bdda561477bd0b8cf6fd6e3f7a43d34d40220)

Mon Feb 8 18:23:06 2021 +0000
Original commit date: Mon Feb 8 18:23:06 2021 +0000
Original commit hash: 4df62d14893749ed4d113b332f6c48f84e6ea223

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1588325df7bdc7ad28a172ad1dc23b520c84418c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:19:20 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL][UEFI][MRC] Cannot override the Lpddr5 ODT value table

Issue:
  Cannot override the Lpddr4\Lpddr5 ODT value table.

Root cause:
  Need policies to override the Lpddr4\Lpddr5 ODT value table

Solution:
  Add MRC Input for Lpddr4\Lpddr5 ODT RttWr and RttCa.

[
Hsd-es-id: 22011837018
Original commit date: Tue Jan 5 13:26:54 2021 -0800
Change-Id: If5c5eb6e738ff4a2996dfc752d6eb9782b033f85
Original commit hash: ca13040b4be861fcb4b6d4542920429b06b198bf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 408da732e3eb7793a94928ef7ef516b6cb5b245f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:19:15 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 722ab060b05924ccc88160327eca7df4f5c6b30e)

Mon Feb 8 17:55:15 2021 +0000
Original commit date: Mon Feb 8 17:55:15 2021 +0000
Original commit hash: a92cbbff2039ae8865edadb9d3ce503722babcfa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3575ed02999f6f414ba021d232f72a8b81f9f13f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:19:11 2021 +0530 
-------------------------------------------------------------------------------- 
[integration_step_event][bios.alderlake][14013611849][ADL-S | DDR4 DDR5] Train RdV per byte in ERDMPR2D

Train RdV per byte in EarlyLinearCentering2D, to get better early Read centering.

[
Hsd-es-id: 14013611849
Original commit date: Sun Feb 7 23:25:23 2021 -0800
Change-Id: I057c3560fa866d2b19a1dc8c0a446fa84fb28e33
Original commit hash: 56f041c6b970d6d669dcafbae5d3aeb396ac9c9e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: f2ca5452f0f92a34ca69f5e04dacfed2319ad4da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:19:05 2021 +0530 
-------------------------------------------------------------------------------- 
ADL -P: [AEP] ADL-P AEP DG02 128 Board LP5 MRC Changes

- Memory LP5 changes Dq mapping fixes, CCCConfig update (Mixed)
- Checked MRC pass with these settings

Hsd-es-id: 16012162215
Original commit date: Sat Jan 30 13:48:22 2021 +0530
Change-Id: I5ab674e9f79e5239b52d8602a3ea1c4eef8374b8
Original commit hash: 6d20a243736cf42f35b44d89a56c491d2ca14f97

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPDqMap.dsc

================================================================================ 
Commit: 62e122eacacdbf99815b1a885a9462c5c1569d36 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:18:56 2021 +0530 
-------------------------------------------------------------------------------- 
[MTL - M][VP] BSOD is observed with MTL daily BIOS MeteorLake_1064_00_615

Updated MCH REGBAR offset value in Operation region defined for the IOM through NVS variable.

Hsd-es-id: 16012608058
Original commit date: Fri Feb 5 18:08:03 2021 +0530
Change-Id: Ib65f07fa001fc866acb1fd8de0dc378207096059
Original commit hash: 3c050fda45b96c9ab7b10ab0c2f84695249e8b0d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/DxeTcssInitLib/DxeTcssInit.c
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h

================================================================================ 
Commit: 657ee22e8220bb573fc5b20b530029bd7cc8ba11 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:18:54 2021 +0530 
-------------------------------------------------------------------------------- 
C1S/GPIO: Simple clean up for ADL code

GpioPinsVer2H removed from preprocesor include for ADL

Hsd-es-id: 22012210893
Original commit date: Wed Jan 27 15:16:02 2021 +0100
Change-Id: I7e23cd034718525f6c65c66108a865fb692afcff
Original commit hash: 813deda8878d93838d43f68108a04e3eb167504c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl
ClientOneSiliconPkg/Fru/AdlPch/Include/GpioAcpiDefinesTgl.h

================================================================================ 
Commit: abff5b86eda37b5972362f083a0146d2572fdfe7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:18:51 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Feb 8 01:26:28 2021 -0800
Change-Id: Iace54a806b2d0fb767505316684abdd1a2ce8d73
Original commit hash: 0bff78f08a0a059e75eb12f0b16bf60604b41cab

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 8f30094761e8ed2d77352ae69fa023091ec98ae0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:18:41 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 1629200a94fecc3f6db65969d41b75a1d1f2a6f5)

Mon Feb 8 06:22:13 2021 +0000
Original commit date: Mon Feb 8 06:22:13 2021 +0000
Original commit hash: b6ae87c8482c5f32bf7eab9be3beb5424934066f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2f5a17e2094edaa5b3fc34e9d1217b3eb1fa5e7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:18:38 2021 +0530 
-------------------------------------------------------------------------------- 
[HSD-ES][central_firmware][integration_step_event][22012222673][ADL-S | DDR4 DDR5] Final Settings -- MC -- CR POR configuration

Change the below register field to por value and remove safe setting for the register.
field                                                                value in MRC  POR value
mc_scheduler_ch_0.sched_second_cbit.dis_ignore_1st_trefi             0x0           0x1
mc_scheduler_ch_0.sched_second_cbit.disable_wr_on_SAGV_exit_for_DCC  0x0           0x1

[
Hsd-es-id: 22012222673
Original commit date: Thu Dec 10 19:50:36 2020 +0800
Change-Id: Ifc702fca310ad112d9911b0248c18af1d924a56d
Original commit hash: f97342ebd2c3e246d53b6533a39e0f5228b56699

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 67dc7261f44c5e79b396864622eeb6dc7476e3b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:18:35 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL][MTL][OC] BIOS - Remove XTU BIOS Interface Feature

Remove Dummy Default - Part2

Hsd-es-id: 1508786432
Original commit date: Mon Feb 1 14:58:52 2021 +0800
Change-Id: I9917577b8f0cf644604ccc5b8be5c838271ff2ab
Original commit hash: 1472bce8992d68e0f98bcdcde642a28cfb40397f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h

================================================================================ 
Commit: 79cc049a2ff3e50e428a145b63c79a3cefc8409b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:18:24 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit f7d7544fadfd5116a14fa13f1df0733dc77fe520)

Mon Feb 8 02:21:32 2021 +0000
Original commit date: Mon Feb 8 02:21:32 2021 +0000
Original commit hash: 703516d714726d331845d92304540eb2f3307bce

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cac7a07c6855bf7559730dc3ec3dcbcbf18cc274 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:18:22 2021 +0530 
-------------------------------------------------------------------------------- 
[Title] Final Settings -- MC -- CR POR configuration - sc_pbr_0_0_0_mchbar

[Issue/Feature Description]
  Set fields of sc_pbr_0_0_0_mchbar to por values.

[Resolution]
  1. Set PBR_Disable to 1 on ddr4 and 0 on others
  2. Set PBR_Disable_on_hot to 1 on LP4/5 and 0 on others

[Impacted Platform]
  ADL

Registers impacted: sc_pbr_0_0_0_mchbar

[
Hsd-es-id: 1508811339
Original commit date: Tue Feb 2 14:29:40 2021 +0800
Change-Id: I63c5267c190431b3a136fa6f4c319b20c7d22641
Original commit hash: 65f176cacbcd7ca2334a8c664c4924565964bd6e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c

================================================================================ 
Commit: b4531d65486b28f26505b5d0da365d3f78f837dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:18:20 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2067_00

Hsd-es-id: N/A
Original commit date: Sun Feb 7 17:49:52 2021 -0800
Change-Id: Ia6c355c4c0ce479bbf3a84109f9c8b39ecc64459
Original commit hash: 2217dcd784c6145674b87d6973b52c577214448b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a211ce55a801fa682f31a1840f8bd51aff67e1d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:18:01 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Feb 7 01:25:18 2021 -0800
Change-Id: I51cc08e74364344aaea31ec39dafa6eebe39cb3f
Original commit hash: b8809a97f33e2f6ba19084b00fb3fae9f0fa60fb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 96c31ec9ef1bb006d0c112b6bff6bc1d3c35943b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:17:56 2021 +0530 
-------------------------------------------------------------------------------- 
Upload new RST VMD UEFI driver binaries to ADL BIOS.

Hsd-es-id: 18014809061
Original commit date: Fri Jan 29 11:07:59 2021 +0100
Change-Id: I5cc0f6a1553c33c9fb406603dc622871dc3d7dc7
Original commit hash: 8298fc04cbd745dad31b70ee13d050d7d9067da2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: e30738d0cef71d75ff541b02dbfa81716a21a066 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:17:50 2021 +0530 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Mon Feb 15 03:19:46 2021 -0800
Original commit date: Mon Feb 15 03:19:46 2021 -0800
Original commit hash: d81501670c71135e2cbbd339de6906f9767636d2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: a4bb26e53cf201e3996ece42c0f7ddfc47c2b957 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:17:48 2021 +0530 
-------------------------------------------------------------------------------- 
[HSD-ES][central_firmware][integration_step_event][22012222673][ADL-S | DDR4 DDR5] Final Settings -- MC -- CR POR configuration

Change the below register field to por value and remove safe setting for the register.
field                                                                value in MRC  POR value
mc_scheduler_ch_0.sched_second_cbit.dis_ignore_1st_trefi             0x0           0x1
mc_scheduler_ch_0.sched_second_cbit.disable_wr_on_SAGV_exit_for_DCC  0x0           0x1

[
Hsd-es-id: 22012222673
Original commit date: Thu Dec 10 19:50:36 2020 +0800
Change-Id: Ifc702fca310ad112d9911b0248c18af1d924a56d
Original commit hash: 9cf24c2cdc914ec71f3d5c3ff5874e0c7790fa81

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 03121cfc8f425b7047d3424b0709d2d0dd1deb09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:17:45 2021 +0530 
-------------------------------------------------------------------------------- 
[Title] Final Settings -- MC -- CR POR configuration - sc_pbr_0_0_0_mchbar

[Issue/Feature Description]
  Set fields of sc_pbr_0_0_0_mchbar to por values.

[Resolution]
  1. Set PBR_Disable to 1 on ddr4 and 0 on others
  2. Set PBR_Disable_on_hot to 1 on LP4/5 and 0 on others

[Impacted Platform]
  ADL

Registers impacted: sc_pbr_0_0_0_mchbar

[
Hsd-es-id: 1508811339
Original commit date: Tue Feb 2 14:29:40 2021 +0800
Change-Id: I63c5267c190431b3a136fa6f4c319b20c7d22641
Original commit hash: c7e17a713939b215a8424de26a94095365b1f940

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c

================================================================================ 
Commit: bdf3082aba15f36409ec94436fb9e22b5036ee75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:17:42 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2066_00

Hsd-es-id: N/A
Original commit date: Sat Feb 6 17:49:53 2021 -0800
Change-Id: Ieb2c65ad4bf1c57d9bc330bde886eb90991acd15
Original commit hash: 03d1305314dee89f99efd0bff7fcfd21225020f9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e96f0dc5641846ee6a43d424f4a5acbf9cef8bb7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:17:27 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Feb 6 01:25:06 2021 -0800
Change-Id: Ic7745cd3c367636fd3fd92d3e0787d85ee210ffe
Original commit hash: 1fb391f6f70641f6df97a6230fa0f69d1e96759e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 171f774428453e268066d3bb64f992b74d3c58fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:17:22 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 57d62c1a6c1515c2f319caf226532199a8fddcf0)

Sat Feb 6 06:41:58 2021 +0000
Original commit date: Sat Feb 6 06:41:58 2021 +0000
Original commit hash: 4f4f97d1a87174ee792cb576c6d61cee94a71f26

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e08b59f0f5cee0ce5a3a8042c45fa8cdad9ebf52 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:17:19 2021 +0530 
-------------------------------------------------------------------------------- 
[HSD-ES][central_firmware][integration_step_event][22012222669][ADL-S | DDR4 DDR5] Final Settings -- MC -- CR POR configuration

Change the below register field to por value.
field                                                value in MRC  POR value
mc_scheduler_ch_0.wmm_read_config.max_rpq_cas        0x8           0x4

[
Hsd-es-id: 22012222669
Original commit date: Thu Dec 10 19:08:39 2020 +0800
Change-Id: I259e5ef6c6d9a8ffa2af72d42c0bc5b38fde6926
Original commit hash: 044f3eba1bc8fbef9fd923ee27daf7bc5ac15c42

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 9f209def927c351ef55fc075848514742c87e91b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:17:10 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2065_00

Hsd-es-id: N/A
Original commit date: Fri Feb 5 17:52:18 2021 -0800
Change-Id: I55137b0344601d877877ab2e12ba1def7d04d36c
Original commit hash: d9ca47270b8fdd9e8eee177b02b43b9d379d295f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0121fb659f5c50a152402d9750237668294aca94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:17:07 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 38976da782ddafe979f510a5807ef1860f2676b9)

Sat Feb 6 01:13:06 2021 +0000
Original commit date: Sat Feb 6 01:13:06 2021 +0000
Original commit hash: 6337d32371a741928a89e2db54278aa3338dcd0b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b31bf1a086726ffdab2282c2ab164f53a5502617 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:17:05 2021 +0530 
-------------------------------------------------------------------------------- 
[HSD-ES][central_firmware][integration_step_event][22012222664][ADL-S | DDR4 DDR5] Final Settings -- MC -- CR POR configuration

1. Below registers' fields are changed to por values.
                                                                          por value
mc_scheduler_ch_0.sc_wdbwm_0_0_0_mchbar.write_isoc_cas_count              0x10
mc_scheduler_ch_0.sc_wdbwm_0_0_0_mchbar.wim_wm                            0x3b

2. remove safe mode for sc_wdbwm_0_0_0_mchbar

[
Hsd-es-id: 22012222664
Original commit date: Mon Nov 30 14:37:11 2020 +0800
Change-Id: Idc22004a6e9cc76eed03686379ede5a5a35ba3e4
Original commit hash: 76ffdfac1a5602003688aabef3fc06dd1550bc05

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 8763425703758b0a4726fcc64838f1e2a0f0b64c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:16:56 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 53b064f84fd4973f22a38e5327a2bf515941257a)

Fri Feb 5 23:34:38 2021 +0000
Original commit date: Fri Feb 5 23:34:38 2021 +0000
Original commit hash: 36819a20dc674e81d6b3eaa0084e94917bc3ad81

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a92c0451328a9de98727f2c96f053c91b3d2389a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:16:53 2021 +0530 
-------------------------------------------------------------------------------- 
[HSD-ES][central_firmware][integration_step_event][22012222663][ADL-S | DDR4 DDR5] Final Settings -- MC -- CR POR configuration

1.change registers:
field                                                               MRC value  POR value
mc_scheduler_ch_0.sc_pr_cnt_config.vc1_isoc_latency_guard_timer_x8  0x8        250ns/8 in DCLK units
mc_scheduler_ch_0.sc_pr_cnt_config.vc1_latency_guard_timer_x8       0x10       500ns/8 in DCLK units
mc_scheduler_ch_0.sc_pr_cnt_config.vc0_latency_guard_timer_x16      0x0        500ns/16 in DCLK units

2. Remove programming fields below - default value is already POR:
   ScPrCntCfg.Ring = 0x20
   ScPrCntCfg.SA   = 0x20
   ScWpqThreshold.Low_WM = 0x10

[
Hsd-es-id: 22012222663
Original commit date: Tue Oct 20 15:40:40 2020 +0800
Change-Id: I7cef14383e8d4a8a9dfc73276691b95623c0ba4a
Original commit hash: fce13305de954e6e1b1e59feeaab5da99d812fbb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.h

================================================================================ 
Commit: 54be6838a9f25739400209a83721f3e56b134246 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:16:50 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit d22620aa1914b0a2b35430f8f5564b235ea88499)

Fri Feb 5 22:09:54 2021 +0000
Original commit date: Fri Feb 5 22:09:54 2021 +0000
Original commit hash: f89f30fbafb083000d239e7da7c95372d0818242

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 76a69ca0f761ba720b7bd3f810e405c144234e65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:16:48 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg:PMC: Enable pre-wake on DMI CPPM comparator

This change enables pre-wake comparator for DMI CPPM.

Hsd-es-id: 16012564762
Original commit date: Wed Feb 3 10:02:43 2021 +0100
Change-Id: I45f71bd61df971531d0e524426bdb1463d9941e7
Original commit hash: 6ad055f85873c2ed9dcfb5fb3380dab5459c8fde

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer4.c

================================================================================ 
Commit: c14ed4226d3d97bf01681c75507752c2c384d9f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:16:45 2021 +0530 
-------------------------------------------------------------------------------- 
[integration_step_event][22012222661][ADL-S | DDR4 DDR5] Final Settings -- MC -- CR POR configuration

Change registers' values to POR setting values.

Field                                                         MRC value   POR value
mc_scheduler_ch_0.sched_third_cbit.ipq_ignore_write_ph        0x1         0x0
mc_scheduler_ch_0.sched_third_cbit.dis_scheds_clk_gate        0x1         0x0
mc_scheduler_ch_0.sched_third_cbit.dis_mnt_clk_gate           0x1         0x0
mc_scheduler_ch_0.sched_third_cbit.dis_wdb_clk_gate           0x1         0x0
mc_scheduler_ch_0.sched_third_cbit.invert_alert_n             0x1         0x0
mc_scheduler_ch_0.sched_third_cbit.preempt_vc1_during_demote  0x1         0x0
mc_scheduler_ch_0.sched_third_cbit.pe_read_for_pe_blkr        0x0         0x1
mc_scheduler_ch_0.sched_third_cbit.lp_read_blkr               0x0         0x1

[
Hsd-es-id: 22012222661
Original commit date: Tue Oct 20 15:40:40 2020 +0800
Change-Id: Iefc59b63951413b1454b10ec504287dcbf71808e
Original commit hash: b6f5ef103063f768a10b5f2aac1a23776c3a7bcb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 0537d665599bd0eedbffab1c3dbbd3a33fbd5506 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:16:41 2021 +0530 
-------------------------------------------------------------------------------- 
[ClientoneSiliconPkg/PcieRp]BIOS to implement PCH PCIe register based on latest BWG 1.6

Updated pch pcie root port programming according to bios writers guide version 1.6

Hsd-es-id: 16012539032
Original commit date: Fri Dec 11 16:00:42 2020 -0800
Change-Id: I9d3f39d79453cf7a0ec5350383006a25a8baf758
Original commit hash: b1c05418e5a777c4d8dd9873eb298b7af41d31ab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer4.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: b996919b886b49afa8f95c3e09d8e35db9f19665 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:16:36 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit bc2e0c13d206ce0c17c4d83b4d9dcfd978bd5e64)

Fri Feb 5 19:45:33 2021 +0000
Original commit date: Fri Feb 5 19:45:33 2021 +0000
Original commit hash: 7ac7283ef771189672e4cbb649d52a54f20161f4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ae20cdee730e592b7f8e42a64bcf79fd7af512eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:16:34 2021 +0530 
-------------------------------------------------------------------------------- 
[HSD-ES][central_firmware][bug][bios.alderlake][1308422127][ADL-S][B0][DDR4] Underrun seen at PKGC3 - DdrPeriodicCompEn takes too long.

Change the following phy settings per new DE recommendation:

ddrcomp_cr_ddrcrcompctl3.codeswitchdelay    0x40
ddrcomp_cr_ddrcrcompctl3.stage2delay        20ns in QCLK units
ddrcomp_cr_ddrcrcompctl3.stage3delay        20ns in QCLK units
ddrcomp_cr_ddrcrcompctl4.stage4delay        20ns in QCLK units
ddrcomp_cr_ddrcrcompctl4.stage5delay        20ns in QCLK units
ddrcomp_cr_ddrcrcompctl4.stage6delay        20ns in QCLK units
ddrcomp_cr_compdllwl.num_samples            0x0
ddrcomp_cr_compdllwl.wl_sample_wait         0x6
ddrcomp_cr_compdllwl.wl_step_size           0x7

[
Hsd-es-id: 1308422127
Original commit date: Thu Feb 4 21:43:54 2021 -0800
Change-Id: I385f6e98c247ff7563aeb3d6127e817c355d1e0b
Original commit hash: 21b6df1cb69ac9ee2cadbf7d3f2c0e350d1832f4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: f6e0e8b81899240324fc301f26d1b6b80471fbf1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:16:30 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 366848f87c483e7a1d4b6e275c6178ceba820e12)

Fri Feb 5 19:24:54 2021 +0000
Original commit date: Fri Feb 5 19:24:54 2021 +0000
Original commit hash: be777753250bfa56251e8b195db6053bb52861c0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 962c1f36cdfb0c19b6ffa80d967af4739991c6f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:16:28 2021 +0530 
-------------------------------------------------------------------------------- 
[integration_step_event][22012132363][ADL][Port from TGL]: margin limit check

[Feature]
enable Margin Limit check on ADL.

[Solution]
Port Margin Limit Check from TGL, with necessary changes to run on ADL:
1, remove RdRdTLoopCount, it's not used any more.
2, set DQPat to RdRdTA for time margin, and BasicVA for voltage margin.
3, MrcBlockTrainResetToggle(FALSE/TRUE) before/after CmdT/V margin.
4, do not double RdT margin when Gear2 enabled.
5, fix gMarginTypesStr mapping with MRC_MarginTypes
6, Do not check margin when ((Sagv enabled) and (not at point4)).
7, Disable MarginLimitCheck by default.

[Impacted Platform]
All ADL

[
Hsd-es-id: 22012132363, 22012132366
Original commit date: Mon Sep 21 15:05:10 2020 +0800
Change-Id: Idf2a73a0f2836200f05a9d864be31ecfcdbfe8b2
Original commit hash: 700b62f9bad9fc00f6b1c5c10c989cb9ea05cae0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.h

================================================================================ 
Commit: 2307e387f8af8021e5937f7f7c17c580a318fc60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:16:22 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOnesiliconPkg/Sata: SATA LTR value programing on D0/D3 flow to allow S0i3.2 entry

Sata D0 slumber LTR values needs to be programmed as 15 ms regardless of PSON support at boot time.

During D3 Entry Set BIT2 {SATA_IGN} bit in PMC_PWRM_LTR_IGN register

During D3 Exit Clear BIT2 {SATA_IGN} bit in PMC_PWRM_LTR_IGN register

changes updated in SATA BWG

Hsd-es-id: 22012109524
Original commit date: Wed Dec 16 13:38:26 2020 -0800
Change-Id: Ic04c9cdd130cd49c43e0bd69d6d7b41956c960f4
Original commit hash: 096260c4432b880335fa53e6ed6b98d3b6541134

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/SataAdl.asl
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl

================================================================================ 
Commit: b5052b8f7940c4ebc0e88bc21f12a2267f48d1a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:16:01 2021 +0530 
-------------------------------------------------------------------------------- 
MB down config support of DG2: VRAM self-refresh support
- Added DG2 device IDs: 0x4f80 - 0x4f82
- Updated opregion header version

Hsd-es-id: 22012222859
Original commit date: Fri Feb 5 12:59:25 2021 +0530
Change-Id: Id084a7dd60c2578fa8f9861bf6060e0eac3e0d60
Original commit hash: d7d681804c3046f8241f47184af5b776c9baaa6d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/DashG/DgOpRegion.h
AlderLakePlatSamplePkg/Features/DashG/DgOpRegionInit.c

================================================================================ 
Commit: 339e6f72536a7f157f20bf47614bd660eec1f37c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:15:57 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Feb 5 01:40:14 2021 -0800
Change-Id: I439a18895aa7b6dbf98fbeee8299e9ae0df35d92
Original commit hash: a5ae42ade4ce63c67677432ca09c59d5ccaf89c5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: f0f4c2722c58a548e08021391eb821ec29e20a48 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:15:55 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLake/ChasmFalls: Update capsule generation tool

1. Search "gIntelMicrocodeArrayFfsFileGuid" in BoardPkg.fdf,
   but for Microcode.fdf in capsule build, should search raw GUID value
   instead of string GUID. Enhance search algorithm to find Microcode ffs.
2. Fix command parameters when call microcode_padding.py script.

Hsd-es-id: N/A
Original commit date: Thu Feb 4 17:09:15 2021 +0800
Change-Id: I8f8bb603f6a510befd9f60099d2b4e9b4e97aabb
Original commit hash: a907b64dee8cb3cce39f8058d8065d0214d5734e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/microcode_padding.py
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/NewGenCap.py

================================================================================ 
Commit: 853d250532b36dba51d3b17e5208586f200a1664 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:15:51 2021 +0530 
-------------------------------------------------------------------------------- 
Change GmAdr to LMemBar for MTL
-Replaced GmAdr macro with LMemBar for MTL.
-Created function to return graphics aperture offset in common files.
-Added function to save Gfx BARs for S3.

Hsd-es-id: 16012542706
Original commit date: Tue Feb 2 17:11:49 2021 +0530
Change-Id: Ib249f525d9ee54b69df99143f0f181b329f88558
Original commit hash: 1c2f7eab08b1761ab17b4c7f83adaa3d31a23c4f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/GraphicsInfoLib.h
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/DxeGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLibVer1.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeGraphicsInitLib/DxeGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeGraphicsInitLib/DxeGraphicsInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen13/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLib/PeiDisplayLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLib/PeiDisplayLib.inf
ClientOneSiliconPkg/Library/SiMtrrLib/SiMtrr.h
ClientOneSiliconPkg/Library/SiMtrrLib/SiMtrrLib.c
ClientOneSiliconPkg/Library/SiMtrrLib/SiMtrrLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.c

================================================================================ 
Commit: 0c23212f4ee7256ff43efd8f2a616d188d02c9d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:15:48 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 66a3ce00890322ea8e2eeee808d7611ebf1dcdc5)

Fri Feb 5 08:29:34 2021 +0000
Original commit date: Fri Feb 5 08:29:34 2021 +0000
Original commit hash: b6f1356e4e270bdf404a6510b4c7706ef2545d33

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0a1abcb2d723a39f8c924a060a510e0dcf0137bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:15:44 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL PnP][ADL-P][J0]: Speed step knob is disabled by default in BIOS that causing frequency stuck at 800MHz

Removed EnableGv and EnergyEfficientTurbo from config patch table.

Hsd-es-id: 1308422211
Original commit date: Fri Feb 5 12:40:19 2021 +0530
Change-Id: If76a003e7a6fa227d5cc16859abcfd5a48dd7615
Original commit hash: 6c0c5dde42042edb8e3736035347e3e4236dccba

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: fdd5a41706443117b4ae409f6c7141bb078747cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:15:42 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: xHCI programming update

Programming update of xHCI programming for programs using IP v19.0.
This change contains:
  * enabling of CPX programming for TCSS
  * setting of 34ns of GAP time after Ls TX thru FS HUB for ADP-S
  * disabling of Per Port RF power gating for disconnected/disabled
    ports on ADP-S
  * disable PowerGating between ResetPrepAck and ForcePGPOK for ADL
  * fix for timeout values in SSP_TUNNELING_REG for ADL

Hsd-es-id: 18014903274
Original commit date: Thu Feb 4 16:26:50 2021 +0100
Change-Id: I87287579b6432e49120535cf8cbf4699424f33af
Original commit hash: 72baf8fb04461af16aa3eecc2994f5eed96275cd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/UsbRegs.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitTcss.c

================================================================================ 
Commit: 1cbd1f42976005861075d3309a5a59fb880019e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:15:40 2021 +0530 
-------------------------------------------------------------------------------- 
[NO_HSD][Disable SAGV by default]

Disable SAGV by default in setup / policy / UPD.

Hsd-es-id: N/A
Original commit date: Thu Feb 4 22:25:01 2021 -0800
Change-Id: I34fbd02ba4dbce3257f66be0256220f969770898
Original commit hash: bc61ff7833ee8e5b45f6dc54b4704e182ab070cf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c

================================================================================ 
Commit: 0c69eee89e9473b27e097560b04b40600fa15101 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:15:37 2021 +0530 
-------------------------------------------------------------------------------- 
[C1S] Align the mailbox command definition to structure format - Phase 2

At present mailbox command definition has #defines and structure format. This should be aligned to one format for readability and easy accessibility.
This includes OC mailbox and VR mailbox commands.

Hsd-es-id: 22012125396
Original commit date: Wed Feb 3 17:05:51 2021 +0800
Change-Id: I81f2120154b243bd0b6797ce1e8c4d7e4aca1690
Original commit hash: 2c853a83ddfcb82ac92be348870486d6c5559b94

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/BaseOcFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c
ClientOneSiliconPkg/Fru/AdlCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/Include/Library/VoltageRegulatorCommands.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/OcMailbox.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: a351a8ccc148dea0830e627c0fce3f06ef13120b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:15:34 2021 +0530 
-------------------------------------------------------------------------------- 
EV recommendation to official IFWI

Moving DMI to HWEQ in all boot.

Hsd-es-id: 22012279177
Original commit date: Wed Feb 3 19:06:32 2021 +0530
Change-Id: I1055bd596fce4faaf02d58e3d34c532b6103b932
Original commit hash: 0e2ead7fd9c622251fc4eeef42ea3e432d8a214f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c

================================================================================ 
Commit: de6d622c5716d5b2077708f0884a3c5e368da18f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:15:31 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL PnP][ADL-P][J0]: Speed step knob is disabled by default in BIOS that causing frequency stuck at 800MHz"

This reverts commit c075cb799a6415f44d4551bbb09fd6f3432de628.

Reverting this CR since we are facing problem for OS Boot with Pkg C Limit set to AUTO. Will raise another review with only EnableGv and EnergyEfficientTurbo removed

Hsd-es-id: NA
Original commit date: Thu Feb 4 23:56:36 2021 -0700
Change-Id: I1c8b3df0d37b312a2816193c337852087a1c72b5
Original commit hash: 0bd0d8217fe104ae8caa49a351f837c2fc73d2f1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: a1bd174ade588624d901be9b2e2cb4edf30a7836 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:15:29 2021 +0530 
-------------------------------------------------------------------------------- 
Fsp: set bkc release bios fsp size to 1.2MB

Set FSP Release size for Visual Studio FSP Wrapper Build to 1.2MB(0x130000)
Set FSP Debug size for Visual Studio FSP Wrapper Build to 2.0 MB and review it by first ADL PV if size can be reduce
After setting, FSP total size will be kept at 1.2MB for release bkc bios.
Microcode total size will be kept at 0x180000, will should be enough for around 6 microcode.

Hsd-es-id: 22012120896
Original commit date: Thu Jan 28 15:29:42 2021 +0800
Change-Id: Ifb73979527fa61fd495c14c71e014b50b43c09e3
Original commit hash: 951ea06e0f1f047b9afe5f7f413db97cd8ab156d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
AlderLakeFspPkg/AlderLakeFspPkg.fdf

================================================================================ 
Commit: c42df8724e2137121b72330dfe02b1f3f81fdaaf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:15:22 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL PnP][ADL-P][J0]: Speed step knob is disabled by default in BIOS that causing frequency stuck at 800MHz

Removed EnableGv, PkgCStateLimit and EnergyEfficientTurbo from config patch table.

Hsd-es-id: 1308422211
Original commit date: Thu Feb 4 17:30:30 2021 +0530
Change-Id: I5e64e305d96e63d24f73088b2a5a205ad7616595
Original commit hash: 4b275a747a55d1951f73501f14ffe9c74670cea4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: a05bd3b54592ec421f6dfccc162dce73ae6a43b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:15:19 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S] Correctable Error - Advisory Non-Fatal during Sx with WD and OEMx NVMe SSD.

Hsd-es-id: 1308431718
Original commit date: Thu Feb 4 16:26:21 2021 +0530
Change-Id: I45810c3f55ae8104e9f3bc318ff762b01477b63f
Original commit hash: d9f59ea8ab2b39363084029efd809353282f91f8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: 652e5818ac1a7cc32b3f6c5b1ec674ae67b096f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:15:12 2021 +0530 
-------------------------------------------------------------------------------- 
[ADLM][PO]:Enabling pep constraint for THC0 and THC1 by default.

Hsd-es-id: 16012590584
Original commit date: Wed Feb 3 20:38:48 2021 +0530
Change-Id: Ib7b80db9398063940d2f087b24ddf13014a420c7
Original commit hash: cffd5b39ffe62a139fce4f01de89db9a2adb46ad

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/AcpiSetup.hfr

================================================================================ 
Commit: 8b9e9a4ef5548cf885c0706393f226814cf5680f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:15:03 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/SiPkg: Remove PcdTglCpuEnable and PcdTglPchEnable

Remove PcdTglCpuEnable, currently it used by ADL inf, but it don't have real usage on c/h files
Remove PcdTglPchEnable, currently it used by ADL inf, but it don't have real usage on c/h files

[
Hsd-es-id: 1508818078
Original commit date: Thu Feb 4 16:43:51 2021 +0800
Change-Id: I6caa2512345d9a5f33774b11581d50a6faf7225e
Original commit hash: e908839b253b77aea40759a443222b6c6158639f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: 6c20661f7afbabeea7305c755d08be299c3a3528 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:14:57 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2064_00

Hsd-es-id: N/A
Original commit date: Thu Feb 4 17:50:22 2021 -0800
Change-Id: I77db8e6b1036e84ffcee501bc3980920f050142c
Original commit hash: 134b489ab4db752fcc4866e38eeba65df4e07c1b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 63d81be40bd59007d29d85d06b4ca5e4592ba8ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:14:55 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 5fe56abde7f2284ddd4434042b71ea382545a8f7)

Fri Feb 5 01:46:02 2021 +0000
Original commit date: Fri Feb 5 01:46:02 2021 +0000
Original commit hash: e61bbb444d966d89a852d5b3b8a7acb9101dc624

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7a14f57135f0e4e964c2b840cce6016bed98c3ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:14:53 2021 +0530 
-------------------------------------------------------------------------------- 
[integration_step_event][bios.alderlake][22012131083][ADL-S | DDR4 DDR5] Differential Clock Alignment and DCC for DQS

1. RunAllDiffDcc is the function to run DCC for CLK, WCK and DQS.
2. RunAllDiffDcc is placed at the end of MrcDdrIoInit after Initing COMP Targets.
3. DCCorrectionCount loop is the duty cycle correction loop.
4. AlignCorrectionCount loop is the CLK alignment loop.
5. DccAlignCorrectionCount is the outloop for DCCorrectionCount loop and AlignCorrectionCount loop.

[
Hsd-es-id: 22012131083, 22012131082
Original commit date: Sat Nov 14 22:25:46 2020 +0800
Change-Id: I14b2c98adef525e144a14cc21f28783b0fe206a0
Original commit hash: f263ee4ef2f39ba9a68adc7231f17459a2a84625

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.fdf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 16fe86a6571b0b8fc816178e5a5d3ca00e876a9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:14:34 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/AlderLakeBoardPkg\Acpi; ACPI Stability And Performance tests

Problem:
- Acpi table load order is controller through C code and DXE modules.
There is no order control - it is left out for the developers to maintain and make sure it is done correctly
If inf for given SSDT is not loaded in dsc/fdf - table will not be found which at times is even expected
As tables are parsed there is no guarantee that parsing is fully completed.
- ACPI performance is not measured - there is no tracking on how long it takes OPerating System to load given table

Solution:
- Each begging and end of the table requires Entry and Exit Log print Examples:
[<TableName>][AcpiTableEntry/Exit]
[DSDT][AcpiTableEntry] / [DSDT][AcpiTableExit]
Table Name has to match its signature.
- For performance reasons Timer Stamps are being introduce in the similar fasion

[
Hsd-es-id: 14013460855
Original commit date: Sat Jan 16 00:45:00 2021 -0800
Change-Id: Ibc0f649123d6fa9ac8ed646099ff7840da7eab2b
Original commit hash: 554052b63fa9c26aeb1b1cb4a4bd697d928075e5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlMRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPAepDgRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPHsioRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSAepRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSAepTbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpTbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglHRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglUErbRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglYRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRvp/Thermal.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlLp4Rvp.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlMLp4Rvp.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlS03Rvp.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlS10Rvp.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciTglHDdr4Rvp.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciTglUDdr4Rvp.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciTglYLp4Rvp.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/SsdtPtid/Ptid.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeC.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/zpodd/zpodd.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbtSsdt.asl
AlderLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeC.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuAcpiTables.inf
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApCst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApHwp.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApIst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApPsd.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApTst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Cst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Hwp.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Ist.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Psd.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Tst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Soc/SocCommonSsdt.asl
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Soc/SocCommonSsdt.inf
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Soc/SocGpeSsdt.asl
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxSsdt.asl
ClientOneSiliconPkg/IpBlock/HybridGraphics/AcpiTables/Pch/HgAcpiTablesPch.inf
ClientOneSiliconPkg/IpBlock/HybridGraphics/AcpiTables/Pch/HgRpSsdt.asl
ClientOneSiliconPkg/IpBlock/HybridGraphics/AcpiTables/Peg/HgAcpiTables.inf
ClientOneSiliconPkg/IpBlock/HybridGraphics/AcpiTables/Peg/HgSsdt.asl
ClientOneSiliconPkg/IpBlock/Ipu/AcpiTables/IpuSsdt.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaSsdt.asl

================================================================================ 
Commit: c202cb3c84e7e41c2f326fe54b1c56ca315e918e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:14:28 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL][J0][PO][TBT] Enable PCIe FPB -Flattening Portal Bridge feature

SIP17 Converge BIOS Writer Guide r1p5
Update capability list and FPBCAPR reg

Hsd-es-id: 22012221557
Original commit date: Tue Feb 2 17:33:28 2021 +0100
Change-Id: Ib8b951b791367b66147158b534a3b5537e70435e
Original commit hash: e2494e743901d10e58423d1fdcfd75416b6332bf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/PcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.c

================================================================================ 
Commit: 0d3b7ec59b415c01c29d8150892fe3549a52eccd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:14:20 2021 +0530 
-------------------------------------------------------------------------------- 
C1S/SmmDispatcher: Create SMI Dispatcher instance for IBL

There are no PCIe RP and USB in IBL so related code shall
be removed from SMI Dispatcher.
This change introduces IBL's instance of SMI Dispatcher.
PCIe RP SMI handling is different for Client, Server and IBL
so PCIe portion of SMI Dispatcher code has been moved
to separate files.

Hsd-es-id: 18014492786
Original commit date: Thu Feb 4 11:44:04 2021 +0100
Change-Id: Iedad082fd584387dfb5d5f461a2df28d19932027
Original commit hash: d3f2421709348c86c2fcb6135e599da52ca3b563

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatch.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatcher.inf
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiHelper.h
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmm.h
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmSx.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PcieSmmClient.c

================================================================================ 
Commit: 853d5d389a4ca407241de6a80c8ce7fc4d1ead6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:14:18 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Sync between Capsule SDK new Retimer interface (rev1.8) and BIOS intercepted Capsule sample code

TBT: import retimer SDK 1.7 changes for capsule update
With additional changes for CapabilityParsing support
And version information update from 1.7 to 1.8

Hsd-es-id: 1308047476
Original commit date: Mon Jan 11 18:59:44 2021 +0800
Change-Id: Ifbc10470c7391d9cd56592c089f4588078139b80
Original commit hash: 202c8b2a50ff9ff7707a36cc9037b6c17cf67769

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvCioProtocol.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvRetimerThruHr.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvRetimerThruHr.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvYflLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.c

================================================================================ 
Commit: 39811d343e15270112ef7e397bf125740d27b7ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:14:16 2021 +0530 
-------------------------------------------------------------------------------- 
C1S/CycleDecodingLib: Add IO Enable Decoding "AND then OR" API

There is a need to clear IO Enable Decoding in LPC/eSPI.
This change introduces new function to allow this:
PchLpcIoEnableDecodingAndThenOr()

Hsd-es-id: 18014901789
Original commit date: Tue Feb 2 14:05:55 2021 +0100
Change-Id: Icb09009a4eb76287252b00d981a15f2de458e37a
Original commit hash: 844724b8918e0e467fc2996197dcdc774c5a8224

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Include/Library/PchCycleDecodingLib.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchCycleDecodingLib/PchCycleDecodingLib.c

================================================================================ 
Commit: c1fe48af355168bce446bae580796a6a22d6e153 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:14:14 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-M] BIOS disable PS2/3 for PMIC workaround

  - CSC PMIC bugs prevents us from using PS2 and PS3 properly. We must disable these power states for any PMIC provided SVID rail.
  - This is an Temp workaround untill PCODE implements this.

Hsd-es-id: 1508782398
Original commit date: Fri Jan 29 16:42:03 2021 +0530
Change-Id: I5f4199441e2f0060e60af992574ff8d76a654b8b
Original commit hash: 8d4ff2414f61770b011e45e522771d1fea292672

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 72fd8bbb502e55f820ff8702c66f25a5b8fe1655 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:14:09 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-M PO] [Platform Enabling] Configure IPs/Controller

Enabling/Disabling IPs/Controller's based on LP4 RVP design

Hsd-es-id: 1508824361
Original commit date: Thu Feb 4 13:48:16 2021 +0530
Change-Id: I049edc5c7aa4a26577b72f38536142e16416519c
Original commit hash: d7186b06e336df7de94b84c0e3fe81683f8f5ba7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Include/AlderLakeMRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 2d47552cbb58c1ab392ac39900fa8b3c3cea72c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:14:03 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Feb 4 01:32:01 2021 -0800
Change-Id: Ia023b9e341fb1783de7223bcc626412b742e316c
Original commit hash: 7bf89e9d623b6e59e2f002c63a2f6a60e17242a5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 199c9b4c2259f9e225684f55620d5755d71a7af7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:13:59 2021 +0530 
-------------------------------------------------------------------------------- 
SUT hung with 004F PC with the BIOS Setting Processor Memory allocation to 2MB and Processor Trace Enabled.

Not enough memory for DxeCore load.
PT memory is allocated twice, one at ProcessorTraceAllocateMemory () in PeiCpuPolicyDebugLib.c; the other at ProcTraceInitialize () in ProcTrace.c
1. Adjust reserved memory size for PT as twice as required for natural alignment to ensure there is sufficiant memory, which will be freed when creating memory map later.
2. Remove allocating PT memory in PeiCpuPolicyDebugLib.c, but hand it to ProcTraceInitialize () to allocate, simply pass processor length per thread size is enough.
3. Remove ProcessorTraceMemoryAllocationLib, rename ProcessorTraceMemLength to ProcessorTraceMemSize, remove ProcessorTraceMemBase

[
Hsd-es-id: 16012571201
Original commit date: Tue Feb 2 18:56:24 2021 +0800
Change-Id: I8908a783e0ea9badb0d3e1c7c6b1686a7c1d34bd
Original commit hash: a2ecd119c0343c64e9fba170ea2ffe28de2b11a8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c
AlderLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugLib.c
AlderLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPolicyDebug.h
AlderLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPolicyDebugLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPolicyDebugLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/PlatformPkg.dsc
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuTestConfig.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Include/Library/ProcessorTraceMemoryAllocationLib.h
ClientOneSiliconPkg/Library/PeiProcessorTraceMemoryAllocationLib/PeiProcessorTraceMemoryAllocationLib.c
ClientOneSiliconPkg/Library/PeiProcessorTraceMemoryAllocationLib/PeiProcessorTraceMemoryAllocationLib.inf

================================================================================ 
Commit: b632a363b3f2dfc6f3d7f3670340359cb0e6e001 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:13:53 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][TCSS][2nd Part]: BIOS Support to add GPIO to control Aux override for Non Retimer Port.

Type-C Aux Override feature need Additional GPIO. Same GPIO is used for other purpose.
So based on AuxOverride BIOS setup option GPIO will be configure as Aux Override GPIO.
Aux Ori Override is applicable to all SKUs with direct port topologies like - LP5, HSIO and DDR4.
In DDR5 and LP4x these are just for DNX.

Hsd-es-id: 16012550586, 16012577540
Original commit date: Tue Feb 2 15:45:48 2021 +0530
Change-Id: I7242b9aa898608f3f440492c956135ce9b9a81d7
Original commit hash: 051e3d6115ad6942f110e63726e39333f5c94792

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPostMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc

================================================================================ 
Commit: 39fc8816faa4580fa17ccfa14c0b0bbfda2ffa7a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:13:48 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL M PO]: Port Setup Option Save issue from PO Branch

Fix for setup not getting saved from Bios setup page.

Hsd-es-id: 1508808192
Original commit date: Mon Feb 1 23:23:37 2021 +0530
Change-Id: I921589d99eb2c743c344c56267b836b84aba1fb2
Original commit hash: f1d1fde1263d055afa9cf7b3aa8c6a1ac2a80186

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Include/AlderLakeMRvpBoardConfigPatchTable.h

================================================================================ 
Commit: e48dd2485adcc03ed26b84e1644b039a9e335d9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:13:46 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 0820d25e4e4a3f1fee52506dd69ffe8246b6feeb)

Thu Feb 4 07:02:05 2021 +0000
Original commit date: Thu Feb 4 07:02:05 2021 +0000
Original commit hash: e38796971fae4c7c3a71b8826ed578ba825bd688

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5dc9533dfecf23b4702328042296c8ab79ceede6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:13:43 2021 +0530 
-------------------------------------------------------------------------------- 
[integration_step_event][bios.alderlake][22012132389][22010445482][ADL | DDR4 DDR5] Turnaround Timing

[Issue/Feature Description]
Reduce the TatDelta in the initial TAT programming:

            Old    New
---------------------------------------
RDRD_dr/dd  +10    DDR5: +10, DDR4: +4

RDWR_sr     +10    +0
RDWR_dr/dd  +10    DDR5: +6,  DDR4: +4

WRRD_sr     +10    +0
WRRD_dr/dd  +10    DDR4/5: +4

WRWR_dr/dd  +10    DDR4/5: +4

Additional change:
 - UpdateSampOdtTiming: adjust the Duration formula to include WakeUpQclk
 - RankMuxDelay: remove DCLK alignment
 - Disable RMT by default in BIOS setup / policy. It is enabled by default in debug BIOS build in MemoryInit.c

[Impacted Platforms]
  ADL-S

[
Hsd-es-id: 22012132389, 22012132398
Original commit date: Thu Nov 12 09:35:43 2020 -0800
Change-Id: I9ac1a6650779f9503877530c199fdd4649c01ad1
Original commit hash: f5aae42a7557dad460968662dd8ce06387036b65

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: d27ca3bc59568d6510ddf940cafb0176d40c3672 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:13:40 2021 +0530 
-------------------------------------------------------------------------------- 
Removed duplicated VR Option in BIOS Setup menu.

Hsd-es-id: 1508813969
Original commit date: Tue Feb 2 15:46:03 2021 +0530
Change-Id: Ia057662b7728f91f9d48b8c796b89c2bba2d2f17
Original commit hash: f200678a83f9c1793211b2f4ab452d07f9c262d6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 09dc1f89e43667ef2a0654299b9ad8384abc8f84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:13:38 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit cd0999f79e83c13d7ab791ac89932fca6761a9b4)

Thu Feb 4 05:13:02 2021 +0000
Original commit date: Thu Feb 4 05:13:02 2021 +0000
Original commit hash: 6c0d3ff10cded476e6624378c1d7161a39dfdd05

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 821fde4529dcfd5f95ed6165dcf99b7fb9b5ecf5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:13:37 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLake/ChasmFalls: Update Microcode capsule generation tool

1) Support tool to add padding data for each Microcode patches
   when generation capsule, and revert the change when process
   finish to avoid break CR build process.
2) Get MicrocodeFv size automatically from flash map file
   The tool has assumption, must be make sure FlashMapIncludeRes
   exists in current code base. And update NumBlocks value of
   MicrocodeFv\MicrocodeFv.fdf automatically.
3) Auto patch .bgsl script when generating capsule.

Hsd-es-id: 16012549993
Original commit date: Mon Nov 2 15:13:17 2020 +0800
Change-Id: Id578e81e09def6629adce3252b2158c008542a68
Original commit hash: 5c675576b8e20f7333e7d8603e3f4beebb05f32e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeFv/MicrocodeFv.fdf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/NewGenCap.py
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenBgup.py

================================================================================ 
Commit: 63953e2517baa179c550929fb9c7e6233c2d8af2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:13:35 2021 +0530 
-------------------------------------------------------------------------------- 
Policy default mismatch with Setup Default - CpuDmiPreMemConfig

Hsd-es-id: 1508781295
Original commit date: Thu Jan 28 20:59:35 2021 +0530
Change-Id: Iede3cea68b0fea24f7f21ec9b031e059df6af1a4
Original commit hash: b86106e56521033bde1a9c9932ff2e81d097a0cc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c

================================================================================ 
Commit: b308cf551f54d901c160288026a0b77dbd2875c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:13:33 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/Gpio: Remove the use of D14 for ISH UART

The D14 is assigned for Slot PWR enable

Hsd-es-id: 16012556073
Original commit date: Tue Feb 2 20:39:05 2021 +0530
Change-Id: I7e92de5fceaae08c15488915118a9ce748b361f5
Original commit hash: f869376e186d152810ee954f59f3e5b8d63a45e4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlMPostMem.dsc

================================================================================ 
Commit: 208ca8c18380aac08d0da2eb37d25c1714f197b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:13:31 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Hsio: Upadting HSIO lane for ADL M

Lane 11 and 12 for ADL M will be handled by soft strap.

Hsd-es-id: 16012589027
Original commit date: Thu Jan 28 16:09:34 2021 +0530
Change-Id: Ic11ebc166761a52e013fbaa8be46e1aab5eb3f33
Original commit hash: 873c039abe8ec2263184f5d6af82a1f4144d6be3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/FiaSocLib/FiaSocLibAdlP.c

================================================================================ 
Commit: 12c8769cb5c4a37f5854bd9ae54ca8b932a768ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:13:29 2021 +0530 
-------------------------------------------------------------------------------- 
[RPL] RPL-S RVP Board ID update in platform - part2

1.Added SkuId for RPL-S redesign boards
2.Added board names for RPL-S redesign boards.
3.Reduced the lenght of the board names which are over 32 charactors.
4.Removed ADL-S board support from RaptorLakeSBoards folder.

Hsd-es-id: 1508779583
Original commit date: Tue Feb 2 21:00:46 2021 +0800
Change-Id: I745c75ff7b9ecea9ca166f7a407ca94a740ad0fa
Original commit hash: 6061b02715e0388126785bb5e5e47c3e0a04c473

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr4CrbPostMem.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr4CrbPreMem.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr5CrbPreMem.h
AlderLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.inf

================================================================================ 
Commit: 9198a24cf88771abc96d933c25e1d2a8ebb7b383 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:13:21 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][ADLP-PO]  ADL-P MemInfoHob.h now has a dependency

The recent merge of Intel ADL FSP 1217.00 appears to have introduced a
new dependency within the file MemInfoHob.h
as the file now contains an #include <PsmiConfig.h> line. Given that the
MemInfoHob.h file is exported and consumed as an input by coreboot, this
will become problematic when trying to push new versions upstream.

Hsd-es-id: 16012587458
Original commit date: Wed Feb 3 16:34:41 2021 +0800
Change-Id: I61ef92bdaec42e54a72b52f7ac41700d42266f61
Original commit hash: f1a89e406c6c2cc86f1a617b79c872d2dc590093

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/Include/MemInfoHob.h

================================================================================ 
Commit: 342743e849cdbe9e0a9c9e76ce10433813abf9c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:13:13 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2063_00

Hsd-es-id: N/A
Original commit date: Wed Feb 3 17:49:27 2021 -0800
Change-Id: Ic756e7fccf8fe74dcc779bdd94285996dc15c028
Original commit hash: cc87455ed8adaf468a0a5f398ca152fde97700a2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9df6c738a8711ec8a7c0b6a3bb18043431975293 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:12:45 2021 +0530 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg:Pmc] Update MAX_CPUMSG_LTR to 10ms

Updating the value of MAX_CPUMSG_LTR

Hsd-es-id: 16012575770
Original commit date: Mon Feb 1 10:43:13 2021 -0800
Change-Id: Ibed9817a373ede9f40909cfacdb87255d734e3c4
Original commit hash: edd400dfbcd4fde86b08fc0c9725ddfa77c6162a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer4.c

================================================================================ 
Commit: 556306247637298d16030d829795556ebb89793e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:12:23 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL][IMAGE] Support GPIO function "Strobe_En"

Adding Camera GPIO setup item "Strobe_En"

Hsd-es-id: 22012132006
Original commit date: Wed Feb 3 13:57:09 2021 +0800
Change-Id: I72ccbcfb646d9032ba9364afe1f531316cf8ff6c
Original commit hash: f1aaa0a223f6e58c3502026d12438adea0e62ac0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 4e8314159fbc8b3f46cc193b7a28621fe28798d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:12:19 2021 +0530 
-------------------------------------------------------------------------------- 
ADL M (LP5) AEP Bios support.
Added ADL-M AEP BIOS Support
 - Added BoardID
 - GPIO changes
 - PCIe HSIO mapping changes
 - USB OC mapping changes
 - Display Configuration
 - MRC changes

Hsd-es-id: 16012586817
Original commit date: Wed Feb 3 12:54:28 2021 +0530
Change-Id: I248245b2b9cbef5fd44659a55f4db84cf34270b4
Original commit hash: 58f173df66fb96bb7dfc70502a5e3eba6fdb9b77

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/GpioTableAdlMPostMem.h
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/GpioTableAdlMPreMem.h
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlMPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlMPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlMDqMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlMSpdMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlMPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlMUsbOC.dsc
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: 12cb48d048f9d9c70aeedba71f9b0a4a0df164ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:12:16 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Elarge the FSP-M FV Size for GCC build

Change GCC flash map align with ADL-S debug version,
elarge the FSP-M FV Size for GCC build to fix build error:

Generating FSP-M FV
Return Value = 2
GenFv: ERROR 3000: Invalid
  the required fv image size 0x123a88 exceeds the set fv image size 0x120000

Hsd-es-id: 1508817203
Original commit date: Wed Feb 3 11:43:18 2021 +0800
Change-Id: I1966983f6c41dca91a2769ce3d767c3ba830aaae
Original commit hash: 35b761f6deb11338138437d5a0ce5705cac209f5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeGcc.fdf
AlderLakeFspPkg/AlderLakeFspPkg.fdf

================================================================================ 
Commit: 38825eee7618b1c75b4bc83ad6ce132b139288ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:12:11 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Feb 3 01:34:16 2021 -0800
Change-Id: Ia37093ef638f6bac9a33ec923a69984ffa8733e6
Original commit hash: e111158a6c3bbab8ac67641c8e7dbf1a8ae47ff4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 2bc5e5b0f58dff436d58b78d788eddee13dc00e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:11:55 2021 +0530 
-------------------------------------------------------------------------------- 
[ADLM][PO]:Changing Pch ssd reset gpio polarity from High ->Low.

Verfication:Booted to OS with Nvme connected to Pch slot.

Hsd-es-id: 16012586324
Original commit date: Wed Feb 3 10:58:42 2021 +0530
Change-Id: I9c3b2c6a51ca255132d1ce6212490b664d39b2e1
Original commit hash: 5635c3727dd828e266d339379efeffa88bf70d70

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 924919c8962d487be7332c53e4df17a68e32a7a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:11:46 2021 +0530 
-------------------------------------------------------------------------------- 
[PSS][MTL] BIOS Changes needed to overcome PSS platform (Models with missing devices on the MB) limitation-Part2

  ClientOneSiliconPkg: Added SLE WA changes.

Hsd-es-id: 22012120917
Original commit date: Thu Dec 24 11:44:24 2020 +0530
Change-Id: I2a473637bb4c7b28ebd2de80aaaa6ecebb41ab38
Original commit hash: b3ea209a90afbf93a03363cc574ca0ca2a08fe65

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gbe/IncludePrivate/Library/GbeMdiLib.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipEqLib.c
ClientOneSiliconPkg/IpBlock/Spi/IncludePrivate/Library/SpiCommonLib.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbDeviceControllerInitLib/UsbDeviceControllerInit.c

================================================================================ 
Commit: 68a70b97f32a198fea550d17f3af169ca6d46545 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:11:36 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Removing CDCLK frequency 326 from BIOS Menu

Hsd-es-id: 16012546791
Original commit date: Sun Jan 31 22:07:11 2021 +0530
Change-Id: I7340bee7d717c44b740ab50a13537a2392406983
Original commit hash: 100b7c4b9d02573d2b0414a32fe704d31e4e6fce

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 83acc9728ab664c4f5b69dc03bd903444d2897d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:11:34 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL P AEP] DG2 128  AEP  : Inheritance from ADLP LP5 RVP needs to be fixed for AEP board

Fix inheritance in BoardPkg.dsc

Hsd-es-id: 16012583758
Original commit date: Tue Feb 2 19:28:33 2021 +0530
Change-Id: Iefbe1412e90e1dcc905af51425f0dc9653dfddb2
Original commit hash: 448efae4100bf85253c436caff830ea889a53a3f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc

================================================================================ 
Commit: de21b8ee4b7b0a3034107066b2b76ff3a92492af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:11:26 2021 +0530 
-------------------------------------------------------------------------------- 
[ADP] system hung 0xE1 in S3 resume with BIOS trace enabled

Specify DebugLib for BootScriptExecutorDxe

[
Hsd-es-id: 1508808667
Original commit date: Mon Feb 1 17:40:18 2021 +0800
Change-Id: I98bd7d63bd2565a951e20fedab90f3438ad77ded
Original commit hash: d11c80e9365ae814f75abbf74ffb5484ecf15df3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc

================================================================================ 
Commit: bf0245fdc29db4a11cace47fca94652cbd8ff41e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:11:24 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2062_00

Hsd-es-id: N/A
Original commit date: Tue Feb 2 17:53:28 2021 -0800
Change-Id: I7b39a87c291b6ad3f6671738ebf06241338ee996
Original commit hash: 797a40e38958a21cdf9b27ebe45ad21aadeb2836

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 36b209308193b5fe480fa63c5ee55d1e1ee7d374 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:11:17 2021 +0530 
-------------------------------------------------------------------------------- 
[TCSS] Create new Si policy to switch between FW CM and SW CM for USB4 BIOS SW CM support

1. Add two item in setup menu to control USB4 CM mode.
2. Create new policy to switch FW/SW CM mode and send this command before Connect Topology command.

Hsd-es-id: 22011795370
Original commit date: Wed Dec 9 19:45:31 2020 +0800
Change-Id: I865242d8dde56f1eb47c0aca6b370cc71db05bad
Original commit hash: f0fa3076867bc5e6eea9ccc35402bc4035ab2904

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Features/Tbt/Include/PeiDTbtGenericStructure.h
AlderLakePlatSamplePkg/Features/Tbt/Library/PeiDTbtPolicyLib/PeiDTbtPolicyLib.c
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/Setup.inf
AlderLakePlatSamplePkg/Setup/TbtSetup.hfr
AlderLakePlatSamplePkg/Setup/TbtSetup.uni
ClientOneSiliconPkg/Include/ITbtInfoHob.h
ClientOneSiliconPkg/Include/Library/PeiITbtPolicyLib.h
ClientOneSiliconPkg/Include/PeiITbtGenericStructure.h
ClientOneSiliconPkg/Include/TbtMailBoxCmdDefinition.h
ClientOneSiliconPkg/Include/TcssDataHob.h
ClientOneSiliconPkg/IpBlock/Tbt/IncludePrivate/Library/PeiITbtInitLib.h
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLib/ITbtPrintPolicy.c
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLib/PeiITbtPolicyLib.c
ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/PeiITbtInitLib.c
ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/PeiITbtInitLib.inf

================================================================================ 
Commit: 6fc4e6752c88ca327d7f06d05f4c1c1de158395d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:11:13 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 7be14f6c9a4e03442b748c2879bdf91b1a81164a)

Wed Feb 3 01:08:24 2021 +0000
Original commit date: Wed Feb 3 01:08:24 2021 +0000
Original commit hash: 6583c0cb0c13bf82204a8ec184c0fab71a6b2f00

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 756e5048e29203c56da24a97aa033e1878960640 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:11:11 2021 +0530 
-------------------------------------------------------------------------------- 
[integration_step_event][bios.alderlake][22012222665][ADL-S | DDR4 DDR5] Final Settings -- MC -- CR POR configuration

Below registers' fields are changed to por values.
                                                por value
mc_common.mad_mc_hash_0_0_0_mchbar.hash_lsb     0x3 (DDR4/5), 0x2(LP4/LP5)

Also set CMI_MEMORY_SLICE_HASH_REG.HASH_LSB_MASK_BIT to the same value, these two fields' value should be the same.

[
Hsd-es-id: 22012222665
Original commit date: Mon Dec 7 19:05:55 2020 +0800
Change-Id: I7079cdbbb78e39866121618fe75201cbb17f8523
Original commit hash: 159423d470d36c1ce6d7473d9b26e1d4bd44cfd1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c

================================================================================ 
Commit: b1030602b6aa0fd672ec5bb0e808d34c2b21abc2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:11:07 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 452a5b43cf404ba46c2596761280cfb16412a14a)

Wed Feb 3 00:43:41 2021 +0000
Original commit date: Wed Feb 3 00:43:41 2021 +0000
Original commit hash: bec1c5aa1e0c56cd357c887133ffbf6e13c6cae3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fb5c9b67c8477ed69e07725e50480d81a1bb1a53 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:11:02 2021 +0530 
-------------------------------------------------------------------------------- 
[integration_step_event][bios.alderlake][22012222660][ADL-S | DDR4 DDR5] Final Settings -- MC -- CR POR configuration

Modify channel_hash_0_0_0_mchbar register to match por settings and add new setup option for overriding channel hash configuration  (Inputs->ChHashOverride).
                                                        ddr4 ddr5    lpddr
mc_common.channel_hash_0_0_0_mchbar.hash_mode           0x0  0x1      0x1
mc_common.channel_hash_0_0_0_mchbar.hash_lsb_mask_bit   0x0  0x3      0x2
mc_common.channel_hash_0_0_0_mchbar.hash_mask           0x0  0x30C8   0x30CC

[Internal-only]

Hsd-es-id: 22012222660
Original commit date: Tue Oct 20 15:40:40 2020 +0800
Change-Id: I6bcc6b231cd32d880fb851c46427314fea9b6c67
Original commit hash: b712b4c96255412014a84690027f83bd2f1ee3a1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c

================================================================================ 
Commit: c938deb6f76906563bc2b2b60d4957293f944f3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:10:23 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 57a875368b595d180662eab582268a753bb3be34)

Tue Feb 2 20:12:02 2021 +0000
Original commit date: Tue Feb 2 20:12:02 2021 +0000
Original commit hash: 697f7f5c063813991489599e685ce8c73df0f8ec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6440bda3410807e1f1fa13efdd9c30b00060c185 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:10:21 2021 +0530 
-------------------------------------------------------------------------------- 
[integration_step_event][bios.alderlake][14013548597][open] [ADL-S]RMT Support with BDAT with BIOS knobs to enable

Merge RMT BDAT support from ICL/TGL.

[
Hsd-es-id: 14013548597
Original commit date: Sun Jan 31 22:52:48 2021 -0800
Change-Id: I06083657ea98f04b6f99f643cbbb46f0ca4b9ee3
Original commit hash: 8f918a3398ae4b1c2c8dca069627d5e554198c84

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcRmtData.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 8c72cc9b2d7b7c4a54562d34f8d208453bf6ffd3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:10:02 2021 +0530 
-------------------------------------------------------------------------------- 
[Me Ignition] Create ME Ignition IP Block (#2/3)

Rename SPS policy SPS to ME Server
o make able to use it with other than SPS MEs

Step 2 of 3

Hsd-es-id: 18014736250
Original commit date: Thu Jan 14 12:51:09 2021 +0100
Change-Id: I4b9faa2dc5497effbec9d7a5babd07906ce7c08a
Original commit hash: b415349fcf5e732edade2cee7e243048e7f229e8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.dsc
ClientOneSiliconPkg/Include/Library/PeiMeServerPreMemPolicyLib.h
ClientOneSiliconPkg/Include/Library/PeiSiPolicyUpdateLib.h
ClientOneSiliconPkg/IpBlock/Sps/Library/PeiMeServerPreMemPolicyLib/PeiMeServerPreMemPolicyNullLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/PeiMeServerPreMemPolicyLib/PeiMeServerPreMemPolicyNullLib.inf
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/Product/AlderLake/SiPkgPeiLib.dsc

================================================================================ 
Commit: 3308e8c2527caa495943cfa101f70486ad9faaf5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:09:58 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Feb 2 01:50:03 2021 -0800
Change-Id: Ieb07d591b754daa84dcb9fd436230fc0a7b28c09
Original commit hash: 0541522bf20e789319e20047b128719e918ab35c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 8a701a33874bd47a4f6de28cc89c7373779102a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:09:56 2021 +0530 
-------------------------------------------------------------------------------- 
[CNV][WIFI][BIOS] DSM UHB Enabled func return wrong value

Updating UHB Support option to meet CNV Platform BIOS SPEC.

Hsd-es-id: 1508798036
Original commit date: Fri Jan 29 15:24:37 2021 +0800
Change-Id: I4974592036ee0c63617d0d108c73b7ddee180402
Original commit hash: 8c7c675ddc5944fb1097a659f3502dc595d36790

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: a182ac11b0be2ea371e63763d3e4e77e8eb733d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:09:53 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL M PO]: Source clock is missing for PEG controller

Pcie clock source mapping to rootport is missed in build

Hsd-es-id: 1508807378
Original commit date: Mon Feb 1 22:00:21 2021 +0530
Change-Id: I702bf26ca5fcfae94bf0044f9db30819b245a982
Original commit hash: 3f90d155fe605168382f8220950150ec06d22e0e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/AllStructPCD.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlMPcieClocks.dsc

================================================================================ 
Commit: ff0290199eb3a89db9570a0d903d4baaa66cc0a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:09:47 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][Z690] OC CRB BIOS programming fails for External IA_vccCORE Override Fails patch_0x9

- Add external voltage rails override supported from SMBus/I2C based on SR10 OC board design
  . Vcc1p8
  . Vcc1p05
  . VccDD2

Hsd-es-id: 22011816183
Original commit date: Thu Jan 28 03:19:20 2021 -0800
Change-Id: Id65f9ba01145e1ae367a3c29b4e6e1aaecc75fae
Original commit hash: babb8c05f2fd5b0536369d04903cf04740ed627c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: 038cc62c8a65ab392e366fccd5861be8c230922f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:09:45 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Update ucode patch 0x11 for both ADL-S/P

Update ucode patch 0x11 for both ADL-S/

Hsd-es-id: N/A
Original commit date: Tue Feb 2 13:15:08 2021 +0800
Change-Id: Icd3dd56eaade2f4e94e81adedb5c85b8babb7ad8
Original commit hash: af664d61ebde12770d82776b7cc4117cda2b0ea7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 949c461ef6244e8c586067ac0bb196f617230b80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:09:42 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Set Display GPIO inversion bit to default

Hsd-es-id: 16012576885, 16012575331
Original commit date: Sat Jan 30 16:35:25 2021 +0530
Change-Id: I7b6098606a31899c01cda1ef4fd6fe681d115eae
Original commit hash: b7743ad5f41f5f7ec545adab35885d982e716f15

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen13/PeiDisplayInitLib.c

================================================================================ 
Commit: ff548f56f623f36f4c033384ab74d01481fc8fef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:09:40 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][TCSS]: BIOS Support to add GPIO to control Aux override for Non Retimer Port.

Type-C Aux Override feature need Additional GPIO. Same GPIO is used for other purpose.
So based on AuxOverride BIOS setup option GPIO will be configure as Aux Override GPIO.

Hsd-es-id: 16012550586, 16012577540
Original commit date: Tue Feb 2 09:35:44 2021 +0530
Change-Id: Id23d6eb2cd6d544828c8281f9baa1c4b39da9aed
Original commit hash: 078b886f760f7f098c1f5094c40375b621d90bec

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPostMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc

================================================================================ 
Commit: 2cf114604788a0c9f2192f4c5877dd434f98a5a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:09:37 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL-N] Update ACM for ADL-N."

This reverts commit 79d3f1fcb67c02c98077e03a77432ee7bf2e10b1.

Hsd-es-id: NA
Original commit date: Tue Feb 2 11:07:06 2021 +0530
Change-Id: Ic6a25435980f219ad2429b3c86f1732079e4b6e6
Original commit hash: 50c0eb04d847ad3ee5c2ac2db4b0a18af4b6a7c4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: b4831af37ef94fd5103e6b4998f144159156b527 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:09:34 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S + ADP-S DDR5][PS_ON] PS ON REQ signal always pulled HIGH in S0 on DDR5 boards

1. Add GPIO_VER4_S_GPP_K4 (PLX_SX_ENTRY_G1_PCH_N)
       GPIO_VER4_S_GPP_K3 (PD_SX_ACK_G2_PCH)
2. change USBC_PSON_OVERRIDE_N  to GpioIntEdge

Hsd-es-id: 16012413119
Original commit date: Tue Jan 26 17:39:26 2021 -0800
Change-Id: Ib7040e54d65a6c9ac4aac9d5092350398f60b672
Original commit hash: 3cb408b75efe016a7c660865bf885b728379e3d2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc

================================================================================ 
Commit: 3f1462ba486570479b6404ffc09b30065f92a159 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:09:33 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S]To correct the postcode of S3/S4

1. sleep:     -ABEE  to  AB03
2. Hibernate: -ABDD  to  AB04

Hsd-es-id: N/A
Original commit date: Fri Jan 29 17:20:54 2021 +0800
Change-Id: I7e184c704577aabc008f6bce8d8009144a6f2058
Original commit hash: 23791a9e8c8b1719d2d2935d77965700c1303540

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl

================================================================================ 
Commit: dbd8d290f93406c58b12710c6acf37d986dc9a14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:09:25 2021 +0530 
-------------------------------------------------------------------------------- 
DGR:[ADL] PPAM 11.22a.5 integration and BIOS changes for State Save SMRAM access change

Integrated PPAM 11.22a.5 packages in ADL BIOS to Support DGR State Save
SMRAM memory access change. Added flag to DGR Comm Buffer to check if the
handler is intended to update the RAX value in state save map.

Hsd-es-id: 22012178435
Original commit date: Wed Jan 27 17:33:33 2021 +0530
Change-Id: I82a48780e91949dc9f830d92cb921853aa37f771
Original commit hash: dde05597ec1c7d1115a18d87e761475bb6e56600

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmramSaveState.c

================================================================================ 
Commit: e34cd83da9d56771a7040be3eaa71e5ef05332b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:09:23 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakPlatSamplePkg/Setup: ADL - MRC DDR5 maximum frequency support to 10000 for OC

Add option 10000 to maximum Memory Frequency.

Hsd-es-id: 1508788964
Original commit date: Wed Jan 27 14:13:58 2021 +0800
Change-Id: I3e64fb6773c2e7a7696b2b4d1d540ec41d3fec8e
Original commit hash: 503edeb96566dcace92a3ca40804002728444af6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: bbfc5c398103c968670f17948da4deb51deedb9b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:09:15 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][CNV] PLDR Register address update for ADL-P

Resolution: There is only minor difference between Ver2 and Ver4 CNVi register, so move them back to CnviRegs.h.

Hsd-es-id: 1508769959
Original commit date: Wed Jan 27 10:15:38 2021 +0800
Change-Id: I08de52596a0727c229e604d321f1d8f67893b789
Original commit hash: 59736e03af575fdc391b73f121bba9a7fb0edc16

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/CnviAdl.asl
ClientOneSiliconPkg/Include/Register/CnviRegs.h
ClientOneSiliconPkg/Include/Register/CnviRegsVer4.h

================================================================================ 
Commit: 689cb40ed2b13ebd685abbce4f3c5b102d1793eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:09:11 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Update for TCSS Pcie initialization SB access

Update for TCSS Pcie initialization SB access

Hsd-es-id: 1508768383
Original commit date: Thu Jan 21 19:09:00 2021 +0800
Change-Id: Id1010e439b4cbe8bb4fd402175995ce70cab6c3b
Original commit hash: c2df1fa9c46a07aee7d0e7c9073c938ca8726a46

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Library/PeiTcssInitFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c

================================================================================ 
Commit: 8d4c9373ec2196b1d7661024d8f6e9dbd59948a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:09:05 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL-P][TCSS]: BIOS Support to add GPIO to control Aux override for Non Retimer Port."

This reverts commit e7f464dd802b817f1fa088d1024d034335eccaa1.

Mon Feb 8 11:20:05 2021 +0530
Original commit date: Mon Feb 8 11:20:05 2021 +0530
Original commit hash: d083e0eb460984245cbf57ad15fdc2ee1d629313

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPostMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc

================================================================================ 
Commit: bc444ded3a81547810c401aa81a0ba002ccd4f4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:09:03 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL] Set Display GPIO inversion bit to default"

This reverts commit 578e5cf7626f9cd1a5f726442a6a9d61a1a31d04.

Mon Feb 8 11:19:58 2021 +0530
Original commit date: Mon Feb 8 11:19:58 2021 +0530
Original commit hash: 3c9acea83dac6ac1cd68886b6665ffd7fef59de8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen13/PeiDisplayInitLib.c

================================================================================ 
Commit: 35721e98d2ecbe466e54921bdc605a65b731f44e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:09:00 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL] Update ucode patch 0x11 for both ADL-S/P"

This reverts commit 1e4b5cdda8274000d58cb9316ee72936c657c8d1.

Mon Feb 8 11:19:52 2021 +0530
Original commit date: Mon Feb 8 11:19:52 2021 +0530
Original commit hash: 20d98fb6bf1c6106f5d789f4cbda752c964cee13

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: ced122998b757a5b2cc51b22e1460911ed630731 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 2 12:07:36 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Update ucode patch 0x11 for both ADL-S/P

Update ucode patch 0x11 for both ADL-S/

Hsd-es-id: N/A
Original commit date: Tue Feb 2 13:15:08 2021 +0800
Change-Id: Icd3dd56eaade2f4e94e81adedb5c85b8babb7ad8
Original commit hash: 1e4b5cdda8274000d58cb9316ee72936c657c8d1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
