

================================================================
== Vivado HLS Report for 'pid'
================================================================
* Date:           Tue Jul 17 20:20:22 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        pid
* Solution:       pid
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      4.50|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   69|   69|   69|   69|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|     24|    7355|   7541|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    680|
|Register         |        -|      -|    1318|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     24|    8673|   8221|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     10|       8|     15|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+------+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------------+----------------------+---------+-------+------+------+
    |pid_CTRL_s_axi_U          |pid_CTRL_s_axi        |        0|      0|   758|  1256|
    |pid_faddfsub_32nsbkb_U1   |pid_faddfsub_32nsbkb  |        0|      2|   365|   421|
    |pid_faddfsub_32nsbkb_U2   |pid_faddfsub_32nsbkb  |        0|      2|   365|   421|
    |pid_faddfsub_32nsbkb_U3   |pid_faddfsub_32nsbkb  |        0|      2|   365|   421|
    |pid_fdiv_32ns_32ndEe_U10  |pid_fdiv_32ns_32ndEe  |        0|      0|  1436|  1026|
    |pid_fdiv_32ns_32ndEe_U11  |pid_fdiv_32ns_32ndEe  |        0|      0|  1436|  1026|
    |pid_fdiv_32ns_32ndEe_U12  |pid_fdiv_32ns_32ndEe  |        0|      0|  1436|  1026|
    |pid_fmul_32ns_32ncud_U4   |pid_fmul_32ns_32ncud  |        0|      3|   199|   324|
    |pid_fmul_32ns_32ncud_U5   |pid_fmul_32ns_32ncud  |        0|      3|   199|   324|
    |pid_fmul_32ns_32ncud_U6   |pid_fmul_32ns_32ncud  |        0|      3|   199|   324|
    |pid_fmul_32ns_32ncud_U7   |pid_fmul_32ns_32ncud  |        0|      3|   199|   324|
    |pid_fmul_32ns_32ncud_U8   |pid_fmul_32ns_32ncud  |        0|      3|   199|   324|
    |pid_fmul_32ns_32ncud_U9   |pid_fmul_32ns_32ncud  |        0|      3|   199|   324|
    +--------------------------+----------------------+---------+-------+------+------+
    |Total                     |                      |        0|     24|  7355|  7541|
    +--------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  317|         71|    1|         71|
    |grp_fu_205_opcode  |   15|          3|    2|          6|
    |grp_fu_205_p0      |   33|          6|   32|        192|
    |grp_fu_205_p1      |   33|          6|   32|        192|
    |grp_fu_209_opcode  |   15|          3|    2|          6|
    |grp_fu_209_p0      |   33|          6|   32|        192|
    |grp_fu_209_p1      |   27|          5|   32|        160|
    |grp_fu_213_opcode  |   15|          3|    2|          6|
    |grp_fu_213_p0      |   33|          6|   32|        192|
    |grp_fu_213_p1      |   33|          6|   32|        192|
    |grp_fu_217_p0      |   21|          4|   32|        128|
    |grp_fu_217_p1      |   21|          4|   32|        128|
    |grp_fu_221_p0      |   21|          4|   32|        128|
    |grp_fu_221_p1      |   21|          4|   32|        128|
    |grp_fu_225_p0      |   21|          4|   32|        128|
    |grp_fu_225_p1      |   21|          4|   32|        128|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  680|        139|  391|       1977|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |Kd_pitch_read_reg_471       |  32|   0|   32|          0|
    |Kd_roll_read_reg_496        |  32|   0|   32|          0|
    |Kd_yaw_read_reg_446         |  32|   0|   32|          0|
    |Ki_pitch_read_reg_476       |  32|   0|   32|          0|
    |Ki_roll_read_reg_501        |  32|   0|   32|          0|
    |Ki_yaw_read_reg_451         |  32|   0|   32|          0|
    |Kp_pitch_read_reg_481       |  32|   0|   32|          0|
    |Kp_roll_read_reg_506        |  32|   0|   32|          0|
    |Kp_yaw_read_reg_456         |  32|   0|   32|          0|
    |ap_CS_fsm                   |  70|   0|   70|          0|
    |current_pitch_read_reg_486  |  32|   0|   32|          0|
    |current_roll_read_reg_511   |  32|   0|   32|          0|
    |current_yaw_read_reg_461    |  32|   0|   32|          0|
    |dt_read_reg_436             |  32|   0|   32|          0|
    |integral_pitch              |  32|   0|   32|          0|
    |integral_roll               |  32|   0|   32|          0|
    |integral_yaw                |  32|   0|   32|          0|
    |previous_error_pitch        |  32|   0|   32|          0|
    |previous_error_roll         |  32|   0|   32|          0|
    |previous_error_yaw          |  32|   0|   32|          0|
    |reg_253                     |  32|   0|   32|          0|
    |reg_262                     |  32|   0|   32|          0|
    |reg_271                     |  32|   0|   32|          0|
    |reg_280                     |  32|   0|   32|          0|
    |reg_286                     |  32|   0|   32|          0|
    |reg_292                     |  32|   0|   32|          0|
    |reg_298                     |  32|   0|   32|          0|
    |reg_304                     |  32|   0|   32|          0|
    |reg_310                     |  32|   0|   32|          0|
    |target_pitch_read_reg_491   |  32|   0|   32|          0|
    |target_roll_read_reg_516    |  32|   0|   32|          0|
    |target_yaw_read_reg_466     |  32|   0|   32|          0|
    |tmp_10_reg_536              |  32|   0|   32|          0|
    |tmp_14_reg_581              |  32|   0|   32|          0|
    |tmp_17_reg_541              |  32|   0|   32|          0|
    |tmp_18_reg_546              |  32|   0|   32|          0|
    |tmp_19_reg_556              |  32|   0|   32|          0|
    |tmp_22_reg_586              |  32|   0|   32|          0|
    |tmp_3_reg_551               |  32|   0|   32|          0|
    |tmp_6_reg_576               |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |1318|   0| 1318|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID  |  in |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_AWREADY  | out |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_AWADDR   |  in |    8|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_WVALID   |  in |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_WREADY   | out |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_WDATA    |  in |   32|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_WSTRB    |  in |    4|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_ARVALID  |  in |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_ARREADY  | out |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_ARADDR   |  in |    8|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_RVALID   | out |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_RREADY   |  in |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_RDATA    | out |   32|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_RRESP    | out |    2|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_BVALID   | out |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_BREADY   |  in |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_BRESP    | out |    2|    s_axi   |     CTRL     |    pointer   |
|ap_clk              |  in |    1| ap_ctrl_hs |      pid     | return value |
|ap_rst_n            |  in |    1| ap_ctrl_hs |      pid     | return value |
|interrupt           | out |    1| ap_ctrl_hs |      pid     | return value |
+--------------------+-----+-----+------------+--------------+--------------+

