#s(hash-table size 65 test equal rehash-size 1.5 rehash-threshold 0.8125 data
	      ("IEEE"
	       (:items nil :locs
		       ((:type nil :desc "use IEEE.numeric_std.all;" :file "vhdl/files/common/global_sim.vhd" :line 3)
			(:type nil :desc "use IEEE.std_logic_1164.all;" :file "vhdl/files/common/global_sim.vhd" :line 2)
			(:type nil :desc "library IEEE;" :file "vhdl/files/common/global_sim.vhd" :line 1)))
	       "std_logic_1164"
	       (:items nil :locs
		       ((:type nil :desc "use IEEE.std_logic_1164.all;" :file "vhdl/files/common/global_sim.vhd" :line 2)))
	       "numeric_std"
	       (:items nil :locs
		       ((:type nil :desc "use IEEE.numeric_std.all;" :file "vhdl/files/common/global_sim.vhd" :line 3)))
	       "xil_defaultlib"
	       (:items nil :locs
		       ((:type nil :desc "use xil_defaultlib.axil_master_bfm.all;" :file "vhdl/files/common/global_sim.vhd" :line 7)
			(:type nil :desc "use xil_defaultlib.axil_slave_bfm.all;" :file "vhdl/files/common/global_sim.vhd" :line 6)
			(:type nil :desc "use xil_defaultlib.global.all;" :file "vhdl/files/common/global_sim.vhd" :line 5)
			(:type nil :desc "library xil_defaultlib;" :file "vhdl/files/common/global_sim.vhd" :line 4)))
	       "global"
	       (:items nil :locs
		       ((:type nil :desc "use xil_defaultlib.global.all;" :file "vhdl/files/common/global_sim.vhd" :line 5)))
	       "axil_slave_bfm"
	       (:items nil :locs
		       ((:type nil :desc "use xil_defaultlib.axil_slave_bfm.all;" :file "vhdl/files/common/global_sim.vhd" :line 6)))
	       "axil_master_bfm"
	       (:items nil :locs
		       ((:type nil :desc "use xil_defaultlib.axil_master_bfm.all;" :file "vhdl/files/common/global_sim.vhd" :line 7)))
	       "global_sim"
	       (:items nil :locs
		       ((:type nil :desc "end package body global_sim;" :file "vhdl/files/common/global_sim.vhd" :line 264)
			(:type nil :desc "package body global_sim is" :file "vhdl/files/common/global_sim.vhd" :line 66)
			(:type nil :desc "end package global_sim;" :file "vhdl/files/common/global_sim.vhd" :line 62)
			(:type nil :desc "package global_sim is" :file "vhdl/files/common/global_sim.vhd" :line 9)))
	       "AXI_CLK_T"
	       (:items nil :locs
		       ((:type nil :desc "wait for (5*AXI_CLK_T);" :file "vhdl/files/common/global_sim.vhd" :line 258)
			(:type nil :desc "wait for (5*AXI_CLK_T);" :file "vhdl/files/common/global_sim.vhd" :line 246)
			(:type nil :desc "wait for (5*AXI_CLK_T);" :file "vhdl/files/common/global_sim.vhd" :line 232)
			(:type nil :desc "wait for (5*AXI_CLK_T);" :file "vhdl/files/common/global_sim.vhd" :line 222)
			(:type nil :desc "wait for (5*AXI_CLK_T);" :file "vhdl/files/common/global_sim.vhd" :line 212)
			(:type nil :desc "wait for (5*AXI_CLK_T);" :file "vhdl/files/common/global_sim.vhd" :line 201)
			(:type nil :desc "wait for (5*AXI_CLK_T);" :file "vhdl/files/common/global_sim.vhd" :line 190)
			(:type nil :desc "wait for (5*AXI_CLK_T);" :file "vhdl/files/common/global_sim.vhd" :line 179)
			(:type nil :desc "wait for (5*AXI_CLK_T);" :file "vhdl/files/common/global_sim.vhd" :line 168)
			(:type nil :desc "wait for (5*AXI_CLK_T);" :file "vhdl/files/common/global_sim.vhd" :line 157)
			(:type nil :desc "wait for (5*AXI_CLK_T);" :file "vhdl/files/common/global_sim.vhd" :line 146)
			(:type nil :desc "wait for (5*AXI_CLK_T);" :file "vhdl/files/common/global_sim.vhd" :line 135)
			(:type nil :desc "wait for (5*AXI_CLK_T);" :file "vhdl/files/common/global_sim.vhd" :line 124)
			(:type nil :desc "wait for (5*AXI_CLK_T);" :file "vhdl/files/common/global_sim.vhd" :line 112)
			(:type nil :desc "wait for (5*AXI_CLK_T);" :file "vhdl/files/common/global_sim.vhd" :line 105)
			(:type nil :desc "wait for (5*AXI_CLK_T);" :file "vhdl/files/common/global_sim.vhd" :line 95)
			(:type nil :desc "wait for (5*AXI_CLK_T);" :file "vhdl/files/common/global_sim.vhd" :line 88)
			(:type nil :desc "wait for (5*AXI_CLK_T);" :file "vhdl/files/common/global_sim.vhd" :line 81)
			(:type nil :desc "constant AXI_CLK_T : time := 6.4 ns;" :file "vhdl/files/common/global_sim.vhd" :line 12)))
	       "time"
	       (:items nil :locs
		       ((:type nil :desc "constant FS_CLK_T  : time := 22675 ns;  -- 44,1 Khz" :file "vhdl/files/common/global_sim.vhd" :line 13)
			(:type nil :desc "constant AXI_CLK_T : time := 6.4 ns;" :file "vhdl/files/common/global_sim.vhd" :line 12)))
	       "ns"
	       (:items nil :locs
		       ((:type nil :desc "constant FS_CLK_T  : time := 22675 ns;  -- 44,1 Khz" :file "vhdl/files/common/global_sim.vhd" :line 13)
			(:type nil :desc "constant AXI_CLK_T : time := 6.4 ns;" :file "vhdl/files/common/global_sim.vhd" :line 12)))
	       "FS_CLK_T"
	       (:items nil :locs
		       ((:type nil :desc "constant FS_CLK_T  : time := 22675 ns;  -- 44,1 Khz" :file "vhdl/files/common/global_sim.vhd" :line 13)))
	       "CONTROL_REG_ADDR"
	       (:items nil :locs
		       ((:type nil :desc "slave_write_sim(bfm_in_w, bfm_out_w, CONTROL_REG_ADDR, DATA);" :file "vhdl/files/common/global_sim.vhd" :line 123)
			(:type nil :desc "slave_read_sim(bfm_in_r, bfm_out_r, CONTROL_REG_ADDR);" :file "vhdl/files/common/global_sim.vhd" :line 80)
			(:type nil :desc "constant CONTROL_REG_ADDR              : std_logic_vector(31 downto 0) := x\"0000_0000\";" :file "vhdl/files/common/global_sim.vhd" :line 16)))
	       "std_logic_vector"
	       (:items nil :locs
		       ((:type nil :desc "constant ADDR    : in  std_logic_vector(31 downto 0)" :file "vhdl/files/common/global_sim.vhd" :line 253)
			(:type nil :desc "constant DATA    : in  std_logic_vector(31 downto 0)" :file "vhdl/files/common/global_sim.vhd" :line 240)
			(:type nil :desc "constant ADDR    : in  std_logic_vector(31 downto 0);" :file "vhdl/files/common/global_sim.vhd" :line 239)
			(:type nil :desc "constant DATA    : in  std_logic_vector(31 downto 0)" :file "vhdl/files/common/global_sim.vhd" :line 197)
			(:type nil :desc "constant DATA    : in  std_logic_vector(31 downto 0)" :file "vhdl/files/common/global_sim.vhd" :line 186)
			(:type nil :desc "constant DATA    : in  std_logic_vector(31 downto 0)" :file "vhdl/files/common/global_sim.vhd" :line 175)
			(:type nil :desc "constant DATA    : in  std_logic_vector(31 downto 0)" :file "vhdl/files/common/global_sim.vhd" :line 164)
			(:type nil :desc "constant DATA    : in  std_logic_vector(31 downto 0)" :file "vhdl/files/common/global_sim.vhd" :line 153)
			(:type nil :desc "constant DATA    : in  std_logic_vector(31 downto 0)" :file "vhdl/files/common/global_sim.vhd" :line 142)
			(:type nil :desc "constant DATA    : in  std_logic_vector(31 downto 0)" :file "vhdl/files/common/global_sim.vhd" :line 131)
			(:type nil :desc "constant DATA    : in  std_logic_vector(31 downto 0)" :file "vhdl/files/common/global_sim.vhd" :line 120)
			(:type nil :desc "procedure write_master_lite_read_request (signal bfm_in_w  : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant ADDR : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 57)
			(:type nil :desc "procedure write_master_lite_write_request (signal bfm_in_w : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant ADDR : in std_logic_vector(31 downto 0); constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 56)
			(:type nil :desc "procedure write_master_lite_rd_add_reg(signal bfm_in_w   : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 50)
			(:type nil :desc "procedure write_master_lite_rd_setup_reg(signal bfm_in_w : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 49)
			(:type nil :desc "procedure write_master_lite_wr_data_reg(signal bfm_in_w  : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 48)
			(:type nil :desc "procedure write_master_lite_wr_add_reg(signal bfm_in_w   : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 47)
			(:type nil :desc "procedure write_master_lite_wr_setup_reg(signal bfm_in_w : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 46)
			(:type nil :desc "procedure write_mm2s_size_reg(signal bfm_in_w            : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 45)
			(:type nil :desc "procedure write_converter_setup_reg(signal bfm_in_w      : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 44)
			(:type nil :desc "procedure write_control_reg(signal bfm_in_w              : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 43)
			(:type nil :desc "constant PATTERN_COUNT_RCH_REG_ADDR    : std_logic_vector(31 downto 0) := x\"0000_0038\";" :file "vhdl/files/common/global_sim.vhd" :line 30)
			(:type nil :desc "constant COUNT_RCH_REG_ADDR            : std_logic_vector(31 downto 0) := x\"0000_0034\";" :file "vhdl/files/common/global_sim.vhd" :line 29)
			(:type nil :desc "constant PATTERN_COUNT_LCH_REG_ADDR    : std_logic_vector(31 downto 0) := x\"0000_0030\";" :file "vhdl/files/common/global_sim.vhd" :line 28)
			(:type nil :desc "constant COUNT_LCH_REG_ADDR            : std_logic_vector(31 downto 0) := x\"0000_002C\";" :file "vhdl/files/common/global_sim.vhd" :line 27)
			(:type nil :desc "constant MASTER_LITE_RD_DATA_REG_ADDR  : std_logic_vector(31 downto 0) := x\"0000_0028\";" :file "vhdl/files/common/global_sim.vhd" :line 26)
			(:type nil :desc "constant MASTER_LITE_RD_ADD_REG_ADDR   : std_logic_vector(31 downto 0) := x\"0000_0024\";" :file "vhdl/files/common/global_sim.vhd" :line 25)
			(:type nil :desc "constant MASTER_LITE_RD_SETUP_REG_ADDR : std_logic_vector(31 downto 0) := x\"0000_0020\";" :file "vhdl/files/common/global_sim.vhd" :line 24)
			(:type nil :desc "constant MASTER_LITE_WR_DATA_REG_ADDR  : std_logic_vector(31 downto 0) := x\"0000_001C\";" :file "vhdl/files/common/global_sim.vhd" :line 23)
			(:type nil :desc "constant MASTER_LITE_WR_ADDR_REG_ADDR  : std_logic_vector(31 downto 0) := x\"0000_0018\";" :file "vhdl/files/common/global_sim.vhd" :line 22)
			(:type nil :desc "constant MASTER_LITE_WR_SETUP_REG_ADDR : std_logic_vector(31 downto 0) := x\"0000_0014\";" :file "vhdl/files/common/global_sim.vhd" :line 21)
			(:type nil :desc "constant MM2S_SIZE_REG_ADDR            : std_logic_vector(31 downto 0) := x\"0000_0010\";" :file "vhdl/files/common/global_sim.vhd" :line 20)
			(:type nil :desc "constant CONVERTER_SETUP_REG_ADDR      : std_logic_vector(31 downto 0) := x\"0000_000C\";" :file "vhdl/files/common/global_sim.vhd" :line 19)
			(:type nil :desc "constant VERSION_REG_ADDR              : std_logic_vector(31 downto 0) := x\"0000_0008\";" :file "vhdl/files/common/global_sim.vhd" :line 18)
			(:type nil :desc "constant STATUS_REG_ADDR               : std_logic_vector(31 downto 0) := x\"0000_0004\";" :file "vhdl/files/common/global_sim.vhd" :line 17)
			(:type nil :desc "constant CONTROL_REG_ADDR              : std_logic_vector(31 downto 0) := x\"0000_0000\";" :file "vhdl/files/common/global_sim.vhd" :line 16)))
	       "STATUS_REG_ADDR"
	       (:items nil :locs
		       ((:type nil :desc "slave_read_sim(bfm_in_r, bfm_out_r, STATUS_REG_ADDR);" :file "vhdl/files/common/global_sim.vhd" :line 87)
			(:type nil :desc "constant STATUS_REG_ADDR               : std_logic_vector(31 downto 0) := x\"0000_0004\";" :file "vhdl/files/common/global_sim.vhd" :line 17)))
	       "VERSION_REG_ADDR"
	       (:items nil :locs
		       ((:type nil :desc "slave_read_sim(bfm_in_r, bfm_out_r, VERSION_REG_ADDR);" :file "vhdl/files/common/global_sim.vhd" :line 94)
			(:type nil :desc "constant VERSION_REG_ADDR              : std_logic_vector(31 downto 0) := x\"0000_0008\";" :file "vhdl/files/common/global_sim.vhd" :line 18)))
	       "CONVERTER_SETUP_REG_ADDR"
	       (:items nil :locs
		       ((:type nil :desc "slave_write_sim(bfm_in_w, bfm_out_w, CONVERTER_SETUP_REG_ADDR, DATA);" :file "vhdl/files/common/global_sim.vhd" :line 134)
			(:type nil :desc "constant CONVERTER_SETUP_REG_ADDR      : std_logic_vector(31 downto 0) := x\"0000_000C\";" :file "vhdl/files/common/global_sim.vhd" :line 19)))
	       "MM2S_SIZE_REG_ADDR"
	       (:items nil :locs
		       ((:type nil :desc "slave_write_sim(bfm_in_w, bfm_out_w, MM2S_SIZE_REG_ADDR, DATA);" :file "vhdl/files/common/global_sim.vhd" :line 145)
			(:type nil :desc "constant MM2S_SIZE_REG_ADDR            : std_logic_vector(31 downto 0) := x\"0000_0010\";" :file "vhdl/files/common/global_sim.vhd" :line 20)))
	       "MASTER_LITE_WR_SETUP_REG_ADDR"
	       (:items nil :locs
		       ((:type nil :desc "slave_write_sim(bfm_in_w, bfm_out_w, MASTER_LITE_WR_SETUP_REG_ADDR, DATA);" :file "vhdl/files/common/global_sim.vhd" :line 156)
			(:type nil :desc "constant MASTER_LITE_WR_SETUP_REG_ADDR : std_logic_vector(31 downto 0) := x\"0000_0014\";" :file "vhdl/files/common/global_sim.vhd" :line 21)))
	       "MASTER_LITE_WR_ADDR_REG_ADDR"
	       (:items nil :locs
		       ((:type nil :desc "slave_write_sim(bfm_in_w, bfm_out_w, MASTER_LITE_WR_ADDR_REG_ADDR, DATA);" :file "vhdl/files/common/global_sim.vhd" :line 167)
			(:type nil :desc "constant MASTER_LITE_WR_ADDR_REG_ADDR  : std_logic_vector(31 downto 0) := x\"0000_0018\";" :file "vhdl/files/common/global_sim.vhd" :line 22)))
	       "MASTER_LITE_WR_DATA_REG_ADDR"
	       (:items nil :locs
		       ((:type nil :desc "slave_write_sim(bfm_in_w, bfm_out_w, MASTER_LITE_WR_DATA_REG_ADDR, DATA);" :file "vhdl/files/common/global_sim.vhd" :line 178)
			(:type nil :desc "constant MASTER_LITE_WR_DATA_REG_ADDR  : std_logic_vector(31 downto 0) := x\"0000_001C\";" :file "vhdl/files/common/global_sim.vhd" :line 23)))
	       "MASTER_LITE_RD_SETUP_REG_ADDR"
	       (:items nil :locs
		       ((:type nil :desc "slave_write_sim(bfm_in_w, bfm_out_w, MASTER_LITE_RD_SETUP_REG_ADDR, DATA);" :file "vhdl/files/common/global_sim.vhd" :line 189)
			(:type nil :desc "constant MASTER_LITE_RD_SETUP_REG_ADDR : std_logic_vector(31 downto 0) := x\"0000_0020\";" :file "vhdl/files/common/global_sim.vhd" :line 24)))
	       "MASTER_LITE_RD_ADD_REG_ADDR"
	       (:items nil :locs
		       ((:type nil :desc "slave_write_sim(bfm_in_w, bfm_out_w, MASTER_LITE_RD_ADD_REG_ADDR, DATA);" :file "vhdl/files/common/global_sim.vhd" :line 200)
			(:type nil :desc "constant MASTER_LITE_RD_ADD_REG_ADDR   : std_logic_vector(31 downto 0) := x\"0000_0024\";" :file "vhdl/files/common/global_sim.vhd" :line 25)))
	       "MASTER_LITE_RD_DATA_REG_ADDR"
	       (:items nil :locs
		       ((:type nil :desc "slave_read_sim(bfm_in_r, bfm_out_r, MASTER_LITE_RD_DATA_REG_ADDR);" :file "vhdl/files/common/global_sim.vhd" :line 111)
			(:type nil :desc "constant MASTER_LITE_RD_DATA_REG_ADDR  : std_logic_vector(31 downto 0) := x\"0000_0028\";" :file "vhdl/files/common/global_sim.vhd" :line 26)))
	       "COUNT_LCH_REG_ADDR"
	       (:items nil :locs
		       ((:type nil :desc "slave_read_sim(bfm_in_r, bfm_out_r, COUNT_LCH_REG_ADDR);" :file "vhdl/files/common/global_sim.vhd" :line 101)
			(:type nil :desc "constant COUNT_LCH_REG_ADDR            : std_logic_vector(31 downto 0) := x\"0000_002C\";" :file "vhdl/files/common/global_sim.vhd" :line 27)))
	       "PATTERN_COUNT_LCH_REG_ADDR"
	       (:items nil :locs
		       ((:type nil :desc "slave_read_sim(bfm_in_r, bfm_out_r, PATTERN_COUNT_LCH_REG_ADDR);" :file "vhdl/files/common/global_sim.vhd" :line 102)
			(:type nil :desc "constant PATTERN_COUNT_LCH_REG_ADDR    : std_logic_vector(31 downto 0) := x\"0000_0030\";" :file "vhdl/files/common/global_sim.vhd" :line 28)))
	       "COUNT_RCH_REG_ADDR"
	       (:items nil :locs
		       ((:type nil :desc "slave_read_sim(bfm_in_r, bfm_out_r, COUNT_RCH_REG_ADDR);" :file "vhdl/files/common/global_sim.vhd" :line 103)
			(:type nil :desc "constant COUNT_RCH_REG_ADDR            : std_logic_vector(31 downto 0) := x\"0000_0034\";" :file "vhdl/files/common/global_sim.vhd" :line 29)))
	       "PATTERN_COUNT_RCH_REG_ADDR"
	       (:items nil :locs
		       ((:type nil :desc "slave_read_sim(bfm_in_r, bfm_out_r, PATTERN_COUNT_RCH_REG_ADDR);" :file "vhdl/files/common/global_sim.vhd" :line 104)
			(:type nil :desc "constant PATTERN_COUNT_RCH_REG_ADDR    : std_logic_vector(31 downto 0) := x\"0000_0038\";" :file "vhdl/files/common/global_sim.vhd" :line 30)))
	       "read_control_reg"
	       (:items nil :locs
		       ((:type nil :desc "end procedure read_control_reg;" :file "vhdl/files/common/global_sim.vhd" :line 82)
			(:type nil :desc "procedure read_control_reg (signal bfm_in_r : in s_common_response_r_in; signal bfm_out_r : out s_common_response_r_out) is" :file "vhdl/files/common/global_sim.vhd" :line 78)
			(:type nil :desc "procedure read_control_reg (signal bfm_in_r            : in s_common_response_r_in; signal bfm_out_r : out s_common_response_r_out);" :file "vhdl/files/common/global_sim.vhd" :line 36)))
	       "bfm_in_r"
	       (:items nil :locs
		       ((:type nil :desc "slave_read_sim(bfm_in_r, bfm_out_r, MASTER_LITE_RD_DATA_REG_ADDR);" :file "vhdl/files/common/global_sim.vhd" :line 111)
			(:type nil :desc "procedure read_master_lite_rd_data_reg(signal bfm_in_r : in s_common_response_r_in; signal bfm_out_r : out s_common_response_r_out) is" :file "vhdl/files/common/global_sim.vhd" :line 109)
			(:type nil :desc "slave_read_sim(bfm_in_r, bfm_out_r, PATTERN_COUNT_RCH_REG_ADDR);" :file "vhdl/files/common/global_sim.vhd" :line 104)
			(:type nil :desc "slave_read_sim(bfm_in_r, bfm_out_r, COUNT_RCH_REG_ADDR);" :file "vhdl/files/common/global_sim.vhd" :line 103)
			(:type nil :desc "slave_read_sim(bfm_in_r, bfm_out_r, PATTERN_COUNT_LCH_REG_ADDR);" :file "vhdl/files/common/global_sim.vhd" :line 102)
			(:type nil :desc "slave_read_sim(bfm_in_r, bfm_out_r, COUNT_LCH_REG_ADDR);" :file "vhdl/files/common/global_sim.vhd" :line 101)
			(:type nil :desc "procedure read_counters (signal bfm_in_r : in s_common_response_r_in; signal bfm_out_r : out s_common_response_r_out) is" :file "vhdl/files/common/global_sim.vhd" :line 99)
			(:type nil :desc "slave_read_sim(bfm_in_r, bfm_out_r, VERSION_REG_ADDR);" :file "vhdl/files/common/global_sim.vhd" :line 94)
			(:type nil :desc "procedure read_version_reg (signal bfm_in_r : in s_common_response_r_in; signal bfm_out_r : out s_common_response_r_out) is" :file "vhdl/files/common/global_sim.vhd" :line 92)
			(:type nil :desc "slave_read_sim(bfm_in_r, bfm_out_r, STATUS_REG_ADDR);" :file "vhdl/files/common/global_sim.vhd" :line 87)
			(:type nil :desc "procedure read_status_reg (signal bfm_in_r : in s_common_response_r_in; signal bfm_out_r : out s_common_response_r_out) is" :file "vhdl/files/common/global_sim.vhd" :line 85)
			(:type nil :desc "slave_read_sim(bfm_in_r, bfm_out_r, CONTROL_REG_ADDR);" :file "vhdl/files/common/global_sim.vhd" :line 80)
			(:type nil :desc "procedure read_control_reg (signal bfm_in_r : in s_common_response_r_in; signal bfm_out_r : out s_common_response_r_out) is" :file "vhdl/files/common/global_sim.vhd" :line 78)
			(:type nil :desc "procedure read_master_lite_rd_data_reg(signal bfm_in_r : in s_common_response_r_in; signal bfm_out_r : out s_common_response_r_out);" :file "vhdl/files/common/global_sim.vhd" :line 40)
			(:type nil :desc "procedure read_counters (signal bfm_in_r               : in s_common_response_r_in; signal bfm_out_r : out s_common_response_r_out);" :file "vhdl/files/common/global_sim.vhd" :line 39)
			(:type nil :desc "procedure read_version_reg (signal bfm_in_r            : in s_common_response_r_in; signal bfm_out_r : out s_common_response_r_out);" :file "vhdl/files/common/global_sim.vhd" :line 38)
			(:type nil :desc "procedure read_status_reg (signal bfm_in_r             : in s_common_response_r_in; signal bfm_out_r : out s_common_response_r_out);" :file "vhdl/files/common/global_sim.vhd" :line 37)
			(:type nil :desc "procedure read_control_reg (signal bfm_in_r            : in s_common_response_r_in; signal bfm_out_r : out s_common_response_r_out);" :file "vhdl/files/common/global_sim.vhd" :line 36)))
	       "s_common_response_r_in"
	       (:items nil :locs
		       ((:type nil :desc "procedure read_master_lite_rd_data_reg(signal bfm_in_r : in s_common_response_r_in; signal bfm_out_r : out s_common_response_r_out) is" :file "vhdl/files/common/global_sim.vhd" :line 109)
			(:type nil :desc "procedure read_counters (signal bfm_in_r : in s_common_response_r_in; signal bfm_out_r : out s_common_response_r_out) is" :file "vhdl/files/common/global_sim.vhd" :line 99)
			(:type nil :desc "procedure read_version_reg (signal bfm_in_r : in s_common_response_r_in; signal bfm_out_r : out s_common_response_r_out) is" :file "vhdl/files/common/global_sim.vhd" :line 92)
			(:type nil :desc "procedure read_status_reg (signal bfm_in_r : in s_common_response_r_in; signal bfm_out_r : out s_common_response_r_out) is" :file "vhdl/files/common/global_sim.vhd" :line 85)
			(:type nil :desc "procedure read_control_reg (signal bfm_in_r : in s_common_response_r_in; signal bfm_out_r : out s_common_response_r_out) is" :file "vhdl/files/common/global_sim.vhd" :line 78)
			(:type nil :desc "procedure read_master_lite_rd_data_reg(signal bfm_in_r : in s_common_response_r_in; signal bfm_out_r : out s_common_response_r_out);" :file "vhdl/files/common/global_sim.vhd" :line 40)
			(:type nil :desc "procedure read_counters (signal bfm_in_r               : in s_common_response_r_in; signal bfm_out_r : out s_common_response_r_out);" :file "vhdl/files/common/global_sim.vhd" :line 39)
			(:type nil :desc "procedure read_version_reg (signal bfm_in_r            : in s_common_response_r_in; signal bfm_out_r : out s_common_response_r_out);" :file "vhdl/files/common/global_sim.vhd" :line 38)
			(:type nil :desc "procedure read_status_reg (signal bfm_in_r             : in s_common_response_r_in; signal bfm_out_r : out s_common_response_r_out);" :file "vhdl/files/common/global_sim.vhd" :line 37)
			(:type nil :desc "procedure read_control_reg (signal bfm_in_r            : in s_common_response_r_in; signal bfm_out_r : out s_common_response_r_out);" :file "vhdl/files/common/global_sim.vhd" :line 36)))
	       "bfm_out_r"
	       (:items nil :locs
		       ((:type nil :desc "slave_read_sim(bfm_in_r, bfm_out_r, MASTER_LITE_RD_DATA_REG_ADDR);" :file "vhdl/files/common/global_sim.vhd" :line 111)
			(:type nil :desc "procedure read_master_lite_rd_data_reg(signal bfm_in_r : in s_common_response_r_in; signal bfm_out_r : out s_common_response_r_out) is" :file "vhdl/files/common/global_sim.vhd" :line 109)
			(:type nil :desc "slave_read_sim(bfm_in_r, bfm_out_r, PATTERN_COUNT_RCH_REG_ADDR);" :file "vhdl/files/common/global_sim.vhd" :line 104)
			(:type nil :desc "slave_read_sim(bfm_in_r, bfm_out_r, COUNT_RCH_REG_ADDR);" :file "vhdl/files/common/global_sim.vhd" :line 103)
			(:type nil :desc "slave_read_sim(bfm_in_r, bfm_out_r, PATTERN_COUNT_LCH_REG_ADDR);" :file "vhdl/files/common/global_sim.vhd" :line 102)
			(:type nil :desc "slave_read_sim(bfm_in_r, bfm_out_r, COUNT_LCH_REG_ADDR);" :file "vhdl/files/common/global_sim.vhd" :line 101)
			(:type nil :desc "procedure read_counters (signal bfm_in_r : in s_common_response_r_in; signal bfm_out_r : out s_common_response_r_out) is" :file "vhdl/files/common/global_sim.vhd" :line 99)
			(:type nil :desc "slave_read_sim(bfm_in_r, bfm_out_r, VERSION_REG_ADDR);" :file "vhdl/files/common/global_sim.vhd" :line 94)
			(:type nil :desc "procedure read_version_reg (signal bfm_in_r : in s_common_response_r_in; signal bfm_out_r : out s_common_response_r_out) is" :file "vhdl/files/common/global_sim.vhd" :line 92)
			(:type nil :desc "slave_read_sim(bfm_in_r, bfm_out_r, STATUS_REG_ADDR);" :file "vhdl/files/common/global_sim.vhd" :line 87)
			(:type nil :desc "procedure read_status_reg (signal bfm_in_r : in s_common_response_r_in; signal bfm_out_r : out s_common_response_r_out) is" :file "vhdl/files/common/global_sim.vhd" :line 85)
			(:type nil :desc "slave_read_sim(bfm_in_r, bfm_out_r, CONTROL_REG_ADDR);" :file "vhdl/files/common/global_sim.vhd" :line 80)
			(:type nil :desc "procedure read_control_reg (signal bfm_in_r : in s_common_response_r_in; signal bfm_out_r : out s_common_response_r_out) is" :file "vhdl/files/common/global_sim.vhd" :line 78)
			(:type nil :desc "procedure read_master_lite_rd_data_reg(signal bfm_in_r : in s_common_response_r_in; signal bfm_out_r : out s_common_response_r_out);" :file "vhdl/files/common/global_sim.vhd" :line 40)
			(:type nil :desc "procedure read_counters (signal bfm_in_r               : in s_common_response_r_in; signal bfm_out_r : out s_common_response_r_out);" :file "vhdl/files/common/global_sim.vhd" :line 39)
			(:type nil :desc "procedure read_version_reg (signal bfm_in_r            : in s_common_response_r_in; signal bfm_out_r : out s_common_response_r_out);" :file "vhdl/files/common/global_sim.vhd" :line 38)
			(:type nil :desc "procedure read_status_reg (signal bfm_in_r             : in s_common_response_r_in; signal bfm_out_r : out s_common_response_r_out);" :file "vhdl/files/common/global_sim.vhd" :line 37)
			(:type nil :desc "procedure read_control_reg (signal bfm_in_r            : in s_common_response_r_in; signal bfm_out_r : out s_common_response_r_out);" :file "vhdl/files/common/global_sim.vhd" :line 36)))
	       "s_common_response_r_out"
	       (:items nil :locs
		       ((:type nil :desc "procedure read_master_lite_rd_data_reg(signal bfm_in_r : in s_common_response_r_in; signal bfm_out_r : out s_common_response_r_out) is" :file "vhdl/files/common/global_sim.vhd" :line 109)
			(:type nil :desc "procedure read_counters (signal bfm_in_r : in s_common_response_r_in; signal bfm_out_r : out s_common_response_r_out) is" :file "vhdl/files/common/global_sim.vhd" :line 99)
			(:type nil :desc "procedure read_version_reg (signal bfm_in_r : in s_common_response_r_in; signal bfm_out_r : out s_common_response_r_out) is" :file "vhdl/files/common/global_sim.vhd" :line 92)
			(:type nil :desc "procedure read_status_reg (signal bfm_in_r : in s_common_response_r_in; signal bfm_out_r : out s_common_response_r_out) is" :file "vhdl/files/common/global_sim.vhd" :line 85)
			(:type nil :desc "procedure read_control_reg (signal bfm_in_r : in s_common_response_r_in; signal bfm_out_r : out s_common_response_r_out) is" :file "vhdl/files/common/global_sim.vhd" :line 78)
			(:type nil :desc "procedure read_master_lite_rd_data_reg(signal bfm_in_r : in s_common_response_r_in; signal bfm_out_r : out s_common_response_r_out);" :file "vhdl/files/common/global_sim.vhd" :line 40)
			(:type nil :desc "procedure read_counters (signal bfm_in_r               : in s_common_response_r_in; signal bfm_out_r : out s_common_response_r_out);" :file "vhdl/files/common/global_sim.vhd" :line 39)
			(:type nil :desc "procedure read_version_reg (signal bfm_in_r            : in s_common_response_r_in; signal bfm_out_r : out s_common_response_r_out);" :file "vhdl/files/common/global_sim.vhd" :line 38)
			(:type nil :desc "procedure read_status_reg (signal bfm_in_r             : in s_common_response_r_in; signal bfm_out_r : out s_common_response_r_out);" :file "vhdl/files/common/global_sim.vhd" :line 37)
			(:type nil :desc "procedure read_control_reg (signal bfm_in_r            : in s_common_response_r_in; signal bfm_out_r : out s_common_response_r_out);" :file "vhdl/files/common/global_sim.vhd" :line 36)))
	       "read_status_reg"
	       (:items nil :locs
		       ((:type nil :desc "end procedure read_status_reg;" :file "vhdl/files/common/global_sim.vhd" :line 89)
			(:type nil :desc "procedure read_status_reg (signal bfm_in_r : in s_common_response_r_in; signal bfm_out_r : out s_common_response_r_out) is" :file "vhdl/files/common/global_sim.vhd" :line 85)
			(:type nil :desc "procedure read_status_reg (signal bfm_in_r             : in s_common_response_r_in; signal bfm_out_r : out s_common_response_r_out);" :file "vhdl/files/common/global_sim.vhd" :line 37)))
	       "read_version_reg"
	       (:items nil :locs
		       ((:type nil :desc "end procedure read_version_reg;" :file "vhdl/files/common/global_sim.vhd" :line 96)
			(:type nil :desc "procedure read_version_reg (signal bfm_in_r : in s_common_response_r_in; signal bfm_out_r : out s_common_response_r_out) is" :file "vhdl/files/common/global_sim.vhd" :line 92)
			(:type nil :desc "procedure read_version_reg (signal bfm_in_r            : in s_common_response_r_in; signal bfm_out_r : out s_common_response_r_out);" :file "vhdl/files/common/global_sim.vhd" :line 38)))
	       "read_counters"
	       (:items nil :locs
		       ((:type nil :desc "end procedure read_counters;" :file "vhdl/files/common/global_sim.vhd" :line 106)
			(:type nil :desc "procedure read_counters (signal bfm_in_r : in s_common_response_r_in; signal bfm_out_r : out s_common_response_r_out) is" :file "vhdl/files/common/global_sim.vhd" :line 99)
			(:type nil :desc "procedure read_counters (signal bfm_in_r               : in s_common_response_r_in; signal bfm_out_r : out s_common_response_r_out);" :file "vhdl/files/common/global_sim.vhd" :line 39)))
	       "read_master_lite_rd_data_reg"
	       (:items nil :locs
		       ((:type nil :desc "end procedure read_master_lite_rd_data_reg;" :file "vhdl/files/common/global_sim.vhd" :line 113)
			(:type nil :desc "procedure read_master_lite_rd_data_reg(signal bfm_in_r : in s_common_response_r_in; signal bfm_out_r : out s_common_response_r_out) is" :file "vhdl/files/common/global_sim.vhd" :line 109)
			(:type nil :desc "procedure read_master_lite_rd_data_reg(signal bfm_in_r : in s_common_response_r_in; signal bfm_out_r : out s_common_response_r_out);" :file "vhdl/files/common/global_sim.vhd" :line 40)))
	       "write_control_reg"
	       (:items nil :locs
		       ((:type nil :desc "write_control_reg(bfm_in_w, bfm_out_w, x\"8000_0000\");" :file "vhdl/files/common/global_sim.vhd" :line 231)
			(:type nil :desc "write_control_reg(bfm_in_w, bfm_out_w, x\"0000_0000\");" :file "vhdl/files/common/global_sim.vhd" :line 221)
			(:type nil :desc "write_control_reg(bfm_in_w, bfm_out_w, x\"0000_0001\");" :file "vhdl/files/common/global_sim.vhd" :line 211)
			(:type nil :desc "end procedure write_control_reg;" :file "vhdl/files/common/global_sim.vhd" :line 125)
			(:type nil :desc "procedure write_control_reg (" :file "vhdl/files/common/global_sim.vhd" :line 117)
			(:type nil :desc "procedure write_control_reg(signal bfm_in_w              : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 43)))
	       "bfm_in_w"
	       (:items nil :locs
		       ((:type nil :desc "write_master_lite_rd_setup_reg(bfm_in_w, bfm_out_w, x\"0000_0001\");" :file "vhdl/files/common/global_sim.vhd" :line 257)
			(:type nil :desc "write_master_lite_rd_add_reg(bfm_in_w, bfm_out_w, ADDR);" :file "vhdl/files/common/global_sim.vhd" :line 256)
			(:type nil :desc "signal bfm_in_w  : in  s_common_response_w_in;" :file "vhdl/files/common/global_sim.vhd" :line 251)
			(:type nil :desc "write_master_lite_wr_setup_reg(bfm_in_w, bfm_out_w, x\"0000_0001\");" :file "vhdl/files/common/global_sim.vhd" :line 245)
			(:type nil :desc "write_master_lite_wr_data_reg(bfm_in_w, bfm_out_w, DATA);" :file "vhdl/files/common/global_sim.vhd" :line 244)
			(:type nil :desc "write_master_lite_wr_add_reg(bfm_in_w, bfm_out_w, ADDR);" :file "vhdl/files/common/global_sim.vhd" :line 243)
			(:type nil :desc "signal bfm_in_w  : in  s_common_response_w_in;" :file "vhdl/files/common/global_sim.vhd" :line 237)
			(:type nil :desc "write_control_reg(bfm_in_w, bfm_out_w, x\"8000_0000\");" :file "vhdl/files/common/global_sim.vhd" :line 231)
			(:type nil :desc "signal bfm_in_w  : in  s_common_response_w_in;" :file "vhdl/files/common/global_sim.vhd" :line 227)
			(:type nil :desc "write_control_reg(bfm_in_w, bfm_out_w, x\"0000_0000\");" :file "vhdl/files/common/global_sim.vhd" :line 221)
			(:type nil :desc "signal bfm_in_w  : in  s_common_response_w_in;" :file "vhdl/files/common/global_sim.vhd" :line 217)
			(:type nil :desc "write_control_reg(bfm_in_w, bfm_out_w, x\"0000_0001\");" :file "vhdl/files/common/global_sim.vhd" :line 211)
			(:type nil :desc "signal bfm_in_w  : in  s_common_response_w_in;" :file "vhdl/files/common/global_sim.vhd" :line 207)
			(:type nil :desc "slave_write_sim(bfm_in_w, bfm_out_w, MASTER_LITE_RD_ADD_REG_ADDR, DATA);" :file "vhdl/files/common/global_sim.vhd" :line 200)
			(:type nil :desc "signal bfm_in_w  : in  s_common_response_w_in;" :file "vhdl/files/common/global_sim.vhd" :line 195)
			(:type nil :desc "slave_write_sim(bfm_in_w, bfm_out_w, MASTER_LITE_RD_SETUP_REG_ADDR, DATA);" :file "vhdl/files/common/global_sim.vhd" :line 189)
			(:type nil :desc "signal bfm_in_w  : in  s_common_response_w_in;" :file "vhdl/files/common/global_sim.vhd" :line 184)
			(:type nil :desc "slave_write_sim(bfm_in_w, bfm_out_w, MASTER_LITE_WR_DATA_REG_ADDR, DATA);" :file "vhdl/files/common/global_sim.vhd" :line 178)
			(:type nil :desc "signal bfm_in_w  : in  s_common_response_w_in;" :file "vhdl/files/common/global_sim.vhd" :line 173)
			(:type nil :desc "slave_write_sim(bfm_in_w, bfm_out_w, MASTER_LITE_WR_ADDR_REG_ADDR, DATA);" :file "vhdl/files/common/global_sim.vhd" :line 167)
			(:type nil :desc "signal bfm_in_w  : in  s_common_response_w_in;" :file "vhdl/files/common/global_sim.vhd" :line 162)
			(:type nil :desc "slave_write_sim(bfm_in_w, bfm_out_w, MASTER_LITE_WR_SETUP_REG_ADDR, DATA);" :file "vhdl/files/common/global_sim.vhd" :line 156)
			(:type nil :desc "signal bfm_in_w  : in  s_common_response_w_in;" :file "vhdl/files/common/global_sim.vhd" :line 151)
			(:type nil :desc "slave_write_sim(bfm_in_w, bfm_out_w, MM2S_SIZE_REG_ADDR, DATA);" :file "vhdl/files/common/global_sim.vhd" :line 145)
			(:type nil :desc "signal bfm_in_w  : in  s_common_response_w_in;" :file "vhdl/files/common/global_sim.vhd" :line 140)
			(:type nil :desc "slave_write_sim(bfm_in_w, bfm_out_w, CONVERTER_SETUP_REG_ADDR, DATA);" :file "vhdl/files/common/global_sim.vhd" :line 134)
			(:type nil :desc "signal bfm_in_w  : in  s_common_response_w_in;" :file "vhdl/files/common/global_sim.vhd" :line 129)
			(:type nil :desc "slave_write_sim(bfm_in_w, bfm_out_w, CONTROL_REG_ADDR, DATA);" :file "vhdl/files/common/global_sim.vhd" :line 123)
			(:type nil :desc "signal bfm_in_w  : in  s_common_response_w_in;" :file "vhdl/files/common/global_sim.vhd" :line 118)
			(:type nil :desc "procedure write_master_lite_read_request (signal bfm_in_w  : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant ADDR : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 57)
			(:type nil :desc "procedure write_master_lite_write_request (signal bfm_in_w : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant ADDR : in std_logic_vector(31 downto 0); constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 56)
			(:type nil :desc "procedure write_control_reg_soft_reset (signal bfm_in_w    : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out);" :file "vhdl/files/common/global_sim.vhd" :line 55)
			(:type nil :desc "procedure write_control_reg_system_stop (signal bfm_in_w   : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out);" :file "vhdl/files/common/global_sim.vhd" :line 54)
			(:type nil :desc "procedure write_control_reg_system_enable (signal bfm_in_w : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out);" :file "vhdl/files/common/global_sim.vhd" :line 53)
			(:type nil :desc "procedure write_master_lite_rd_add_reg(signal bfm_in_w   : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 50)
			(:type nil :desc "procedure write_master_lite_rd_setup_reg(signal bfm_in_w : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 49)
			(:type nil :desc "procedure write_master_lite_wr_data_reg(signal bfm_in_w  : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 48)
			(:type nil :desc "procedure write_master_lite_wr_add_reg(signal bfm_in_w   : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 47)
			(:type nil :desc "procedure write_master_lite_wr_setup_reg(signal bfm_in_w : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 46)
			(:type nil :desc "procedure write_mm2s_size_reg(signal bfm_in_w            : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 45)
			(:type nil :desc "procedure write_converter_setup_reg(signal bfm_in_w      : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 44)
			(:type nil :desc "procedure write_control_reg(signal bfm_in_w              : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 43)))
	       "s_common_response_w_in"
	       (:items nil :locs
		       ((:type nil :desc "signal bfm_in_w  : in  s_common_response_w_in;" :file "vhdl/files/common/global_sim.vhd" :line 251)
			(:type nil :desc "signal bfm_in_w  : in  s_common_response_w_in;" :file "vhdl/files/common/global_sim.vhd" :line 237)
			(:type nil :desc "signal bfm_in_w  : in  s_common_response_w_in;" :file "vhdl/files/common/global_sim.vhd" :line 227)
			(:type nil :desc "signal bfm_in_w  : in  s_common_response_w_in;" :file "vhdl/files/common/global_sim.vhd" :line 217)
			(:type nil :desc "signal bfm_in_w  : in  s_common_response_w_in;" :file "vhdl/files/common/global_sim.vhd" :line 207)
			(:type nil :desc "signal bfm_in_w  : in  s_common_response_w_in;" :file "vhdl/files/common/global_sim.vhd" :line 195)
			(:type nil :desc "signal bfm_in_w  : in  s_common_response_w_in;" :file "vhdl/files/common/global_sim.vhd" :line 184)
			(:type nil :desc "signal bfm_in_w  : in  s_common_response_w_in;" :file "vhdl/files/common/global_sim.vhd" :line 173)
			(:type nil :desc "signal bfm_in_w  : in  s_common_response_w_in;" :file "vhdl/files/common/global_sim.vhd" :line 162)
			(:type nil :desc "signal bfm_in_w  : in  s_common_response_w_in;" :file "vhdl/files/common/global_sim.vhd" :line 151)
			(:type nil :desc "signal bfm_in_w  : in  s_common_response_w_in;" :file "vhdl/files/common/global_sim.vhd" :line 140)
			(:type nil :desc "signal bfm_in_w  : in  s_common_response_w_in;" :file "vhdl/files/common/global_sim.vhd" :line 129)
			(:type nil :desc "signal bfm_in_w  : in  s_common_response_w_in;" :file "vhdl/files/common/global_sim.vhd" :line 118)
			(:type nil :desc "procedure write_master_lite_read_request (signal bfm_in_w  : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant ADDR : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 57)
			(:type nil :desc "procedure write_master_lite_write_request (signal bfm_in_w : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant ADDR : in std_logic_vector(31 downto 0); constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 56)
			(:type nil :desc "procedure write_control_reg_soft_reset (signal bfm_in_w    : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out);" :file "vhdl/files/common/global_sim.vhd" :line 55)
			(:type nil :desc "procedure write_control_reg_system_stop (signal bfm_in_w   : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out);" :file "vhdl/files/common/global_sim.vhd" :line 54)
			(:type nil :desc "procedure write_control_reg_system_enable (signal bfm_in_w : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out);" :file "vhdl/files/common/global_sim.vhd" :line 53)
			(:type nil :desc "procedure write_master_lite_rd_add_reg(signal bfm_in_w   : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 50)
			(:type nil :desc "procedure write_master_lite_rd_setup_reg(signal bfm_in_w : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 49)
			(:type nil :desc "procedure write_master_lite_wr_data_reg(signal bfm_in_w  : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 48)
			(:type nil :desc "procedure write_master_lite_wr_add_reg(signal bfm_in_w   : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 47)
			(:type nil :desc "procedure write_master_lite_wr_setup_reg(signal bfm_in_w : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 46)
			(:type nil :desc "procedure write_mm2s_size_reg(signal bfm_in_w            : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 45)
			(:type nil :desc "procedure write_converter_setup_reg(signal bfm_in_w      : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 44)
			(:type nil :desc "procedure write_control_reg(signal bfm_in_w              : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 43)))
	       "bfm_out_w"
	       (:items nil :locs
		       ((:type nil :desc "write_master_lite_rd_setup_reg(bfm_in_w, bfm_out_w, x\"0000_0001\");" :file "vhdl/files/common/global_sim.vhd" :line 257)
			(:type nil :desc "write_master_lite_rd_add_reg(bfm_in_w, bfm_out_w, ADDR);" :file "vhdl/files/common/global_sim.vhd" :line 256)
			(:type nil :desc "signal bfm_out_w : out s_common_response_w_out;" :file "vhdl/files/common/global_sim.vhd" :line 252)
			(:type nil :desc "write_master_lite_wr_setup_reg(bfm_in_w, bfm_out_w, x\"0000_0001\");" :file "vhdl/files/common/global_sim.vhd" :line 245)
			(:type nil :desc "write_master_lite_wr_data_reg(bfm_in_w, bfm_out_w, DATA);" :file "vhdl/files/common/global_sim.vhd" :line 244)
			(:type nil :desc "write_master_lite_wr_add_reg(bfm_in_w, bfm_out_w, ADDR);" :file "vhdl/files/common/global_sim.vhd" :line 243)
			(:type nil :desc "signal bfm_out_w : out s_common_response_w_out;" :file "vhdl/files/common/global_sim.vhd" :line 238)
			(:type nil :desc "write_control_reg(bfm_in_w, bfm_out_w, x\"8000_0000\");" :file "vhdl/files/common/global_sim.vhd" :line 231)
			(:type nil :desc "signal bfm_out_w : out s_common_response_w_out" :file "vhdl/files/common/global_sim.vhd" :line 228)
			(:type nil :desc "write_control_reg(bfm_in_w, bfm_out_w, x\"0000_0000\");" :file "vhdl/files/common/global_sim.vhd" :line 221)
			(:type nil :desc "signal bfm_out_w : out s_common_response_w_out" :file "vhdl/files/common/global_sim.vhd" :line 218)
			(:type nil :desc "write_control_reg(bfm_in_w, bfm_out_w, x\"0000_0001\");" :file "vhdl/files/common/global_sim.vhd" :line 211)
			(:type nil :desc "signal bfm_out_w : out s_common_response_w_out" :file "vhdl/files/common/global_sim.vhd" :line 208)
			(:type nil :desc "slave_write_sim(bfm_in_w, bfm_out_w, MASTER_LITE_RD_ADD_REG_ADDR, DATA);" :file "vhdl/files/common/global_sim.vhd" :line 200)
			(:type nil :desc "signal bfm_out_w : out s_common_response_w_out;" :file "vhdl/files/common/global_sim.vhd" :line 196)
			(:type nil :desc "slave_write_sim(bfm_in_w, bfm_out_w, MASTER_LITE_RD_SETUP_REG_ADDR, DATA);" :file "vhdl/files/common/global_sim.vhd" :line 189)
			(:type nil :desc "signal bfm_out_w : out s_common_response_w_out;" :file "vhdl/files/common/global_sim.vhd" :line 185)
			(:type nil :desc "slave_write_sim(bfm_in_w, bfm_out_w, MASTER_LITE_WR_DATA_REG_ADDR, DATA);" :file "vhdl/files/common/global_sim.vhd" :line 178)
			(:type nil :desc "signal bfm_out_w : out s_common_response_w_out;" :file "vhdl/files/common/global_sim.vhd" :line 174)
			(:type nil :desc "slave_write_sim(bfm_in_w, bfm_out_w, MASTER_LITE_WR_ADDR_REG_ADDR, DATA);" :file "vhdl/files/common/global_sim.vhd" :line 167)
			(:type nil :desc "signal bfm_out_w : out s_common_response_w_out;" :file "vhdl/files/common/global_sim.vhd" :line 163)
			(:type nil :desc "slave_write_sim(bfm_in_w, bfm_out_w, MASTER_LITE_WR_SETUP_REG_ADDR, DATA);" :file "vhdl/files/common/global_sim.vhd" :line 156)
			(:type nil :desc "signal bfm_out_w : out s_common_response_w_out;" :file "vhdl/files/common/global_sim.vhd" :line 152)
			(:type nil :desc "slave_write_sim(bfm_in_w, bfm_out_w, MM2S_SIZE_REG_ADDR, DATA);" :file "vhdl/files/common/global_sim.vhd" :line 145)
			(:type nil :desc "signal bfm_out_w : out s_common_response_w_out;" :file "vhdl/files/common/global_sim.vhd" :line 141)
			(:type nil :desc "slave_write_sim(bfm_in_w, bfm_out_w, CONVERTER_SETUP_REG_ADDR, DATA);" :file "vhdl/files/common/global_sim.vhd" :line 134)
			(:type nil :desc "signal bfm_out_w : out s_common_response_w_out;" :file "vhdl/files/common/global_sim.vhd" :line 130)
			(:type nil :desc "slave_write_sim(bfm_in_w, bfm_out_w, CONTROL_REG_ADDR, DATA);" :file "vhdl/files/common/global_sim.vhd" :line 123)
			(:type nil :desc "signal bfm_out_w : out s_common_response_w_out;" :file "vhdl/files/common/global_sim.vhd" :line 119)
			(:type nil :desc "procedure write_master_lite_read_request (signal bfm_in_w  : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant ADDR : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 57)
			(:type nil :desc "procedure write_master_lite_write_request (signal bfm_in_w : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant ADDR : in std_logic_vector(31 downto 0); constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 56)
			(:type nil :desc "procedure write_control_reg_soft_reset (signal bfm_in_w    : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out);" :file "vhdl/files/common/global_sim.vhd" :line 55)
			(:type nil :desc "procedure write_control_reg_system_stop (signal bfm_in_w   : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out);" :file "vhdl/files/common/global_sim.vhd" :line 54)
			(:type nil :desc "procedure write_control_reg_system_enable (signal bfm_in_w : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out);" :file "vhdl/files/common/global_sim.vhd" :line 53)
			(:type nil :desc "procedure write_master_lite_rd_add_reg(signal bfm_in_w   : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 50)
			(:type nil :desc "procedure write_master_lite_rd_setup_reg(signal bfm_in_w : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 49)
			(:type nil :desc "procedure write_master_lite_wr_data_reg(signal bfm_in_w  : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 48)
			(:type nil :desc "procedure write_master_lite_wr_add_reg(signal bfm_in_w   : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 47)
			(:type nil :desc "procedure write_master_lite_wr_setup_reg(signal bfm_in_w : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 46)
			(:type nil :desc "procedure write_mm2s_size_reg(signal bfm_in_w            : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 45)
			(:type nil :desc "procedure write_converter_setup_reg(signal bfm_in_w      : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 44)
			(:type nil :desc "procedure write_control_reg(signal bfm_in_w              : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 43)))
	       "s_common_response_w_out"
	       (:items nil :locs
		       ((:type nil :desc "signal bfm_out_w : out s_common_response_w_out;" :file "vhdl/files/common/global_sim.vhd" :line 252)
			(:type nil :desc "signal bfm_out_w : out s_common_response_w_out;" :file "vhdl/files/common/global_sim.vhd" :line 238)
			(:type nil :desc "signal bfm_out_w : out s_common_response_w_out" :file "vhdl/files/common/global_sim.vhd" :line 228)
			(:type nil :desc "signal bfm_out_w : out s_common_response_w_out" :file "vhdl/files/common/global_sim.vhd" :line 218)
			(:type nil :desc "signal bfm_out_w : out s_common_response_w_out" :file "vhdl/files/common/global_sim.vhd" :line 208)
			(:type nil :desc "signal bfm_out_w : out s_common_response_w_out;" :file "vhdl/files/common/global_sim.vhd" :line 196)
			(:type nil :desc "signal bfm_out_w : out s_common_response_w_out;" :file "vhdl/files/common/global_sim.vhd" :line 185)
			(:type nil :desc "signal bfm_out_w : out s_common_response_w_out;" :file "vhdl/files/common/global_sim.vhd" :line 174)
			(:type nil :desc "signal bfm_out_w : out s_common_response_w_out;" :file "vhdl/files/common/global_sim.vhd" :line 163)
			(:type nil :desc "signal bfm_out_w : out s_common_response_w_out;" :file "vhdl/files/common/global_sim.vhd" :line 152)
			(:type nil :desc "signal bfm_out_w : out s_common_response_w_out;" :file "vhdl/files/common/global_sim.vhd" :line 141)
			(:type nil :desc "signal bfm_out_w : out s_common_response_w_out;" :file "vhdl/files/common/global_sim.vhd" :line 130)
			(:type nil :desc "signal bfm_out_w : out s_common_response_w_out;" :file "vhdl/files/common/global_sim.vhd" :line 119)
			(:type nil :desc "procedure write_master_lite_read_request (signal bfm_in_w  : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant ADDR : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 57)
			(:type nil :desc "procedure write_master_lite_write_request (signal bfm_in_w : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant ADDR : in std_logic_vector(31 downto 0); constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 56)
			(:type nil :desc "procedure write_control_reg_soft_reset (signal bfm_in_w    : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out);" :file "vhdl/files/common/global_sim.vhd" :line 55)
			(:type nil :desc "procedure write_control_reg_system_stop (signal bfm_in_w   : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out);" :file "vhdl/files/common/global_sim.vhd" :line 54)
			(:type nil :desc "procedure write_control_reg_system_enable (signal bfm_in_w : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out);" :file "vhdl/files/common/global_sim.vhd" :line 53)
			(:type nil :desc "procedure write_master_lite_rd_add_reg(signal bfm_in_w   : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 50)
			(:type nil :desc "procedure write_master_lite_rd_setup_reg(signal bfm_in_w : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 49)
			(:type nil :desc "procedure write_master_lite_wr_data_reg(signal bfm_in_w  : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 48)
			(:type nil :desc "procedure write_master_lite_wr_add_reg(signal bfm_in_w   : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 47)
			(:type nil :desc "procedure write_master_lite_wr_setup_reg(signal bfm_in_w : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 46)
			(:type nil :desc "procedure write_mm2s_size_reg(signal bfm_in_w            : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 45)
			(:type nil :desc "procedure write_converter_setup_reg(signal bfm_in_w      : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 44)
			(:type nil :desc "procedure write_control_reg(signal bfm_in_w              : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 43)))
	       "DATA"
	       (:items nil :locs
		       ((:type nil :desc "write_master_lite_wr_data_reg(bfm_in_w, bfm_out_w, DATA);" :file "vhdl/files/common/global_sim.vhd" :line 244)
			(:type nil :desc "constant DATA    : in  std_logic_vector(31 downto 0)" :file "vhdl/files/common/global_sim.vhd" :line 240)
			(:type nil :desc "slave_write_sim(bfm_in_w, bfm_out_w, MASTER_LITE_RD_ADD_REG_ADDR, DATA);" :file "vhdl/files/common/global_sim.vhd" :line 200)
			(:type nil :desc "constant DATA    : in  std_logic_vector(31 downto 0)" :file "vhdl/files/common/global_sim.vhd" :line 197)
			(:type nil :desc "slave_write_sim(bfm_in_w, bfm_out_w, MASTER_LITE_RD_SETUP_REG_ADDR, DATA);" :file "vhdl/files/common/global_sim.vhd" :line 189)
			(:type nil :desc "constant DATA    : in  std_logic_vector(31 downto 0)" :file "vhdl/files/common/global_sim.vhd" :line 186)
			(:type nil :desc "slave_write_sim(bfm_in_w, bfm_out_w, MASTER_LITE_WR_DATA_REG_ADDR, DATA);" :file "vhdl/files/common/global_sim.vhd" :line 178)
			(:type nil :desc "constant DATA    : in  std_logic_vector(31 downto 0)" :file "vhdl/files/common/global_sim.vhd" :line 175)
			(:type nil :desc "slave_write_sim(bfm_in_w, bfm_out_w, MASTER_LITE_WR_ADDR_REG_ADDR, DATA);" :file "vhdl/files/common/global_sim.vhd" :line 167)
			(:type nil :desc "constant DATA    : in  std_logic_vector(31 downto 0)" :file "vhdl/files/common/global_sim.vhd" :line 164)
			(:type nil :desc "slave_write_sim(bfm_in_w, bfm_out_w, MASTER_LITE_WR_SETUP_REG_ADDR, DATA);" :file "vhdl/files/common/global_sim.vhd" :line 156)
			(:type nil :desc "constant DATA    : in  std_logic_vector(31 downto 0)" :file "vhdl/files/common/global_sim.vhd" :line 153)
			(:type nil :desc "slave_write_sim(bfm_in_w, bfm_out_w, MM2S_SIZE_REG_ADDR, DATA);" :file "vhdl/files/common/global_sim.vhd" :line 145)
			(:type nil :desc "constant DATA    : in  std_logic_vector(31 downto 0)" :file "vhdl/files/common/global_sim.vhd" :line 142)
			(:type nil :desc "slave_write_sim(bfm_in_w, bfm_out_w, CONVERTER_SETUP_REG_ADDR, DATA);" :file "vhdl/files/common/global_sim.vhd" :line 134)
			(:type nil :desc "constant DATA    : in  std_logic_vector(31 downto 0)" :file "vhdl/files/common/global_sim.vhd" :line 131)
			(:type nil :desc "slave_write_sim(bfm_in_w, bfm_out_w, CONTROL_REG_ADDR, DATA);" :file "vhdl/files/common/global_sim.vhd" :line 123)
			(:type nil :desc "constant DATA    : in  std_logic_vector(31 downto 0)" :file "vhdl/files/common/global_sim.vhd" :line 120)
			(:type nil :desc "procedure write_master_lite_write_request (signal bfm_in_w : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant ADDR : in std_logic_vector(31 downto 0); constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 56)
			(:type nil :desc "procedure write_master_lite_rd_add_reg(signal bfm_in_w   : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 50)
			(:type nil :desc "procedure write_master_lite_rd_setup_reg(signal bfm_in_w : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 49)
			(:type nil :desc "procedure write_master_lite_wr_data_reg(signal bfm_in_w  : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 48)
			(:type nil :desc "procedure write_master_lite_wr_add_reg(signal bfm_in_w   : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 47)
			(:type nil :desc "procedure write_master_lite_wr_setup_reg(signal bfm_in_w : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 46)
			(:type nil :desc "procedure write_mm2s_size_reg(signal bfm_in_w            : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 45)
			(:type nil :desc "procedure write_converter_setup_reg(signal bfm_in_w      : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 44)
			(:type nil :desc "procedure write_control_reg(signal bfm_in_w              : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 43)))
	       "write_converter_setup_reg"
	       (:items nil :locs
		       ((:type nil :desc "end procedure write_converter_setup_reg;" :file "vhdl/files/common/global_sim.vhd" :line 136)
			(:type nil :desc "procedure write_converter_setup_reg(" :file "vhdl/files/common/global_sim.vhd" :line 128)
			(:type nil :desc "procedure write_converter_setup_reg(signal bfm_in_w      : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 44)))
	       "write_mm2s_size_reg"
	       (:items nil :locs
		       ((:type nil :desc "end procedure write_mm2s_size_reg;" :file "vhdl/files/common/global_sim.vhd" :line 147)
			(:type nil :desc "procedure write_mm2s_size_reg(" :file "vhdl/files/common/global_sim.vhd" :line 139)
			(:type nil :desc "procedure write_mm2s_size_reg(signal bfm_in_w            : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 45)))
	       "write_master_lite_wr_setup_reg"
	       (:items nil :locs
		       ((:type nil :desc "write_master_lite_wr_setup_reg(bfm_in_w, bfm_out_w, x\"0000_0001\");" :file "vhdl/files/common/global_sim.vhd" :line 245)
			(:type nil :desc "end procedure write_master_lite_wr_setup_reg;" :file "vhdl/files/common/global_sim.vhd" :line 158)
			(:type nil :desc "procedure write_master_lite_wr_setup_reg(" :file "vhdl/files/common/global_sim.vhd" :line 150)
			(:type nil :desc "procedure write_master_lite_wr_setup_reg(signal bfm_in_w : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 46)))
	       "write_master_lite_wr_add_reg"
	       (:items nil :locs
		       ((:type nil :desc "write_master_lite_wr_add_reg(bfm_in_w, bfm_out_w, ADDR);" :file "vhdl/files/common/global_sim.vhd" :line 243)
			(:type nil :desc "end procedure write_master_lite_wr_add_reg;" :file "vhdl/files/common/global_sim.vhd" :line 169)
			(:type nil :desc "procedure write_master_lite_wr_add_reg(" :file "vhdl/files/common/global_sim.vhd" :line 161)
			(:type nil :desc "procedure write_master_lite_wr_add_reg(signal bfm_in_w   : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 47)))
	       "write_master_lite_wr_data_reg"
	       (:items nil :locs
		       ((:type nil :desc "write_master_lite_wr_data_reg(bfm_in_w, bfm_out_w, DATA);" :file "vhdl/files/common/global_sim.vhd" :line 244)
			(:type nil :desc "end procedure write_master_lite_wr_data_reg;" :file "vhdl/files/common/global_sim.vhd" :line 180)
			(:type nil :desc "procedure write_master_lite_wr_data_reg(" :file "vhdl/files/common/global_sim.vhd" :line 172)
			(:type nil :desc "procedure write_master_lite_wr_data_reg(signal bfm_in_w  : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 48)))
	       "write_master_lite_rd_setup_reg"
	       (:items nil :locs
		       ((:type nil :desc "write_master_lite_rd_setup_reg(bfm_in_w, bfm_out_w, x\"0000_0001\");" :file "vhdl/files/common/global_sim.vhd" :line 257)
			(:type nil :desc "end procedure write_master_lite_rd_setup_reg;" :file "vhdl/files/common/global_sim.vhd" :line 191)
			(:type nil :desc "procedure write_master_lite_rd_setup_reg(" :file "vhdl/files/common/global_sim.vhd" :line 183)
			(:type nil :desc "procedure write_master_lite_rd_setup_reg(signal bfm_in_w : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 49)))
	       "write_master_lite_rd_add_reg"
	       (:items nil :locs
		       ((:type nil :desc "write_master_lite_rd_add_reg(bfm_in_w, bfm_out_w, ADDR);" :file "vhdl/files/common/global_sim.vhd" :line 256)
			(:type nil :desc "end procedure write_master_lite_rd_add_reg;" :file "vhdl/files/common/global_sim.vhd" :line 202)
			(:type nil :desc "procedure write_master_lite_rd_add_reg(" :file "vhdl/files/common/global_sim.vhd" :line 194)
			(:type nil :desc "procedure write_master_lite_rd_add_reg(signal bfm_in_w   : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 50)))
	       "write_control_reg_system_enable"
	       (:items nil :locs
		       ((:type nil :desc "end procedure write_control_reg_system_enable;" :file "vhdl/files/common/global_sim.vhd" :line 213)
			(:type nil :desc "procedure write_control_reg_system_enable (" :file "vhdl/files/common/global_sim.vhd" :line 206)
			(:type nil :desc "procedure write_control_reg_system_enable (signal bfm_in_w : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out);" :file "vhdl/files/common/global_sim.vhd" :line 53)))
	       "write_control_reg_system_stop"
	       (:items nil :locs
		       ((:type nil :desc "end procedure write_control_reg_system_stop;" :file "vhdl/files/common/global_sim.vhd" :line 223)
			(:type nil :desc "procedure write_control_reg_system_stop (" :file "vhdl/files/common/global_sim.vhd" :line 216)
			(:type nil :desc "procedure write_control_reg_system_stop (signal bfm_in_w   : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out);" :file "vhdl/files/common/global_sim.vhd" :line 54)))
	       "write_control_reg_soft_reset"
	       (:items nil :locs
		       ((:type nil :desc "end procedure write_control_reg_soft_reset;" :file "vhdl/files/common/global_sim.vhd" :line 233)
			(:type nil :desc "procedure write_control_reg_soft_reset (" :file "vhdl/files/common/global_sim.vhd" :line 226)
			(:type nil :desc "procedure write_control_reg_soft_reset (signal bfm_in_w    : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out);" :file "vhdl/files/common/global_sim.vhd" :line 55)))
	       "write_master_lite_write_request"
	       (:items nil :locs
		       ((:type nil :desc "end write_master_lite_write_request;" :file "vhdl/files/common/global_sim.vhd" :line 247)
			(:type nil :desc "procedure write_master_lite_write_request (" :file "vhdl/files/common/global_sim.vhd" :line 236)
			(:type nil :desc "procedure write_master_lite_write_request (signal bfm_in_w : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant ADDR : in std_logic_vector(31 downto 0); constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 56)))
	       "ADDR"
	       (:items nil :locs
		       ((:type nil :desc "write_master_lite_rd_add_reg(bfm_in_w, bfm_out_w, ADDR);" :file "vhdl/files/common/global_sim.vhd" :line 256)
			(:type nil :desc "constant ADDR    : in  std_logic_vector(31 downto 0)" :file "vhdl/files/common/global_sim.vhd" :line 253)
			(:type nil :desc "write_master_lite_wr_add_reg(bfm_in_w, bfm_out_w, ADDR);" :file "vhdl/files/common/global_sim.vhd" :line 243)
			(:type nil :desc "constant ADDR    : in  std_logic_vector(31 downto 0);" :file "vhdl/files/common/global_sim.vhd" :line 239)
			(:type nil :desc "procedure write_master_lite_read_request (signal bfm_in_w  : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant ADDR : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 57)
			(:type nil :desc "procedure write_master_lite_write_request (signal bfm_in_w : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant ADDR : in std_logic_vector(31 downto 0); constant DATA : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 56)))
	       "write_master_lite_read_request"
	       (:items nil :locs
		       ((:type nil :desc "end write_master_lite_read_request;" :file "vhdl/files/common/global_sim.vhd" :line 259)
			(:type nil :desc "procedure write_master_lite_read_request (" :file "vhdl/files/common/global_sim.vhd" :line 250)
			(:type nil :desc "procedure write_master_lite_read_request (signal bfm_in_w  : in s_common_response_w_in; signal bfm_out_w : out s_common_response_w_out; constant ADDR : in std_logic_vector(31 downto 0));" :file "vhdl/files/common/global_sim.vhd" :line 57)))
	       "end_test_and_stop_clock"
	       (:items nil :locs
		       ((:type nil :desc "end end_test_and_stop_clock;" :file "vhdl/files/common/global_sim.vhd" :line 74)
			(:type nil :desc "procedure end_test_and_stop_clock (signal stop_clock : out std_logic) is" :file "vhdl/files/common/global_sim.vhd" :line 69)
			(:type nil :desc "procedure end_test_and_stop_clock(signal stop_clock : out std_logic);" :file "vhdl/files/common/global_sim.vhd" :line 60)))
	       "stop_clock"
	       (:items nil :locs
		       ((:type nil :desc "stop_clock <= '1';" :file "vhdl/files/common/global_sim.vhd" :line 72)
			(:type nil :desc "procedure end_test_and_stop_clock (signal stop_clock : out std_logic) is" :file "vhdl/files/common/global_sim.vhd" :line 69)
			(:type nil :desc "procedure end_test_and_stop_clock(signal stop_clock : out std_logic);" :file "vhdl/files/common/global_sim.vhd" :line 60)))
	       "std_logic"
	       (:items nil :locs
		       ((:type nil :desc "procedure end_test_and_stop_clock (signal stop_clock : out std_logic) is" :file "vhdl/files/common/global_sim.vhd" :line 69)
			(:type nil :desc "procedure end_test_and_stop_clock(signal stop_clock : out std_logic);" :file "vhdl/files/common/global_sim.vhd" :line 60)))
	       "false"
	       (:items nil :locs
		       ((:type nil :desc "assert false report \"Test finished\" severity note;" :file "vhdl/files/common/global_sim.vhd" :line 71)))
	       "note"
	       (:items nil :locs
		       ((:type nil :desc "assert false report \"Test finished\" severity note;" :file "vhdl/files/common/global_sim.vhd" :line 71)))
	       "slave_read_sim"
	       (:items nil :locs
		       ((:type nil :desc "slave_read_sim(bfm_in_r, bfm_out_r, MASTER_LITE_RD_DATA_REG_ADDR);" :file "vhdl/files/common/global_sim.vhd" :line 111)
			(:type nil :desc "slave_read_sim(bfm_in_r, bfm_out_r, PATTERN_COUNT_RCH_REG_ADDR);" :file "vhdl/files/common/global_sim.vhd" :line 104)
			(:type nil :desc "slave_read_sim(bfm_in_r, bfm_out_r, COUNT_RCH_REG_ADDR);" :file "vhdl/files/common/global_sim.vhd" :line 103)
			(:type nil :desc "slave_read_sim(bfm_in_r, bfm_out_r, PATTERN_COUNT_LCH_REG_ADDR);" :file "vhdl/files/common/global_sim.vhd" :line 102)
			(:type nil :desc "slave_read_sim(bfm_in_r, bfm_out_r, COUNT_LCH_REG_ADDR);" :file "vhdl/files/common/global_sim.vhd" :line 101)
			(:type nil :desc "slave_read_sim(bfm_in_r, bfm_out_r, VERSION_REG_ADDR);" :file "vhdl/files/common/global_sim.vhd" :line 94)
			(:type nil :desc "slave_read_sim(bfm_in_r, bfm_out_r, STATUS_REG_ADDR);" :file "vhdl/files/common/global_sim.vhd" :line 87)
			(:type nil :desc "slave_read_sim(bfm_in_r, bfm_out_r, CONTROL_REG_ADDR);" :file "vhdl/files/common/global_sim.vhd" :line 80)))
	       "slave_write_sim"
	       (:items nil :locs
		       ((:type nil :desc "slave_write_sim(bfm_in_w, bfm_out_w, MASTER_LITE_RD_ADD_REG_ADDR, DATA);" :file "vhdl/files/common/global_sim.vhd" :line 200)
			(:type nil :desc "slave_write_sim(bfm_in_w, bfm_out_w, MASTER_LITE_RD_SETUP_REG_ADDR, DATA);" :file "vhdl/files/common/global_sim.vhd" :line 189)
			(:type nil :desc "slave_write_sim(bfm_in_w, bfm_out_w, MASTER_LITE_WR_DATA_REG_ADDR, DATA);" :file "vhdl/files/common/global_sim.vhd" :line 178)
			(:type nil :desc "slave_write_sim(bfm_in_w, bfm_out_w, MASTER_LITE_WR_ADDR_REG_ADDR, DATA);" :file "vhdl/files/common/global_sim.vhd" :line 167)
			(:type nil :desc "slave_write_sim(bfm_in_w, bfm_out_w, MASTER_LITE_WR_SETUP_REG_ADDR, DATA);" :file "vhdl/files/common/global_sim.vhd" :line 156)
			(:type nil :desc "slave_write_sim(bfm_in_w, bfm_out_w, MM2S_SIZE_REG_ADDR, DATA);" :file "vhdl/files/common/global_sim.vhd" :line 145)
			(:type nil :desc "slave_write_sim(bfm_in_w, bfm_out_w, CONVERTER_SETUP_REG_ADDR, DATA);" :file "vhdl/files/common/global_sim.vhd" :line 134)
			(:type nil :desc "slave_write_sim(bfm_in_w, bfm_out_w, CONTROL_REG_ADDR, DATA);" :file "vhdl/files/common/global_sim.vhd" :line 123)))))
