# VHDL_UART
UART design using VHDL (multiple process FSM)  

``uart_transmitter_2`` is an improvement over ``uart_transmitter`` in terms of the timing of the last bit being transmitted.  
