
*** Running vivado
    with args -log calculator.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source calculator.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source calculator.tcl -notrace
Command: synth_design -top calculator -part xc7a15tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Device 21-403] Loading part xc7a15tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11840
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module keyboard [F:/vasyas projects/my_keyboard/my_keyboard.srcs/sources_1/new/keyboard.sv:1]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module display_controller [F:/vasyas projects/my_keyboard/my_keyboard.srcs/sources_1/new/display_controller.sv:1]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 999.391 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculator' [F:/vasyas projects/my_keyboard/my_keyboard.srcs/sources_1/new/calculator.sv:5]
INFO: [Synth 8-6157] synthesizing module 'display_controller' [F:/vasyas projects/my_keyboard/my_keyboard.srcs/sources_1/new/display_controller.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [F:/vasyas projects/my_keyboard/my_keyboard.srcs/sources_1/new/display_controller.sv:17]
INFO: [Synth 8-155] case statement is not full and has no default [F:/vasyas projects/my_keyboard/my_keyboard.srcs/sources_1/new/display_controller.sv:29]
INFO: [Synth 8-155] case statement is not full and has no default [F:/vasyas projects/my_keyboard/my_keyboard.srcs/sources_1/new/display_controller.sv:41]
INFO: [Synth 8-6155] done synthesizing module 'display_controller' (1#1) [F:/vasyas projects/my_keyboard/my_keyboard.srcs/sources_1/new/display_controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'keyboard' [F:/vasyas projects/my_keyboard/my_keyboard.srcs/sources_1/new/keyboard.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'keyboard' (2#1) [F:/vasyas projects/my_keyboard/my_keyboard.srcs/sources_1/new/keyboard.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [F:/vasyas projects/my_keyboard/my_keyboard.srcs/sources_1/new/calculator.sv:49]
INFO: [Synth 8-6155] done synthesizing module 'calculator' (3#1) [F:/vasyas projects/my_keyboard/my_keyboard.srcs/sources_1/new/calculator.sv:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 999.391 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 999.391 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 999.391 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 999.391 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: first[0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: first[1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: first[2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: first[3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: first[4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: first[5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: first[6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: flag). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: line[0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: line[1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: line[2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: line[3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: out[0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: out[1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: out[2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: out[3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: out[4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: second[0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: second[1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: second[2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: second[3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: second[4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: second[5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: second[6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: third[0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: third[1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: third[2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: third[3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: third[4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: third[5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: third[6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
Finished Parsing XDC File [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/calculator_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/calculator_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 999.391 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 999.391 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 999.391 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a15tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 999.391 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
WARNING: set_property CLOCK_DEDICATED_ROUTE could not find object (constraint file  {F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc}, line 46).
WARNING: set_property CLOCK_DEDICATED_ROUTE could not find object (constraint file  {F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc}, line 46).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 999.391 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'first_reg' [F:/vasyas projects/my_keyboard/my_keyboard.srcs/sources_1/new/display_controller.sv:18]
WARNING: [Synth 8-327] inferring latch for variable 'second_reg' [F:/vasyas projects/my_keyboard/my_keyboard.srcs/sources_1/new/display_controller.sv:30]
WARNING: [Synth 8-327] inferring latch for variable 'third_reg' [F:/vasyas projects/my_keyboard/my_keyboard.srcs/sources_1/new/display_controller.sv:42]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 999.391 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 9     
	   4 Input   10 Bit        Muxes := 2     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	  11 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 13    
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------

*** Running vivado
    with args -log calculator.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source calculator.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source calculator.tcl -notrace
Command: synth_design -top calculator -part xc7a15tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Device 21-403] Loading part xc7a15tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9900
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module keyboard [F:/vasyas projects/my_keyboard/my_keyboard.srcs/sources_1/new/keyboard.sv:1]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module display_controller [F:/vasyas projects/my_keyboard/my_keyboard.srcs/sources_1/new/display_controller.sv:1]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1000.234 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculator' [F:/vasyas projects/my_keyboard/my_keyboard.srcs/sources_1/new/calculator.sv:5]
INFO: [Synth 8-6157] synthesizing module 'display_controller' [F:/vasyas projects/my_keyboard/my_keyboard.srcs/sources_1/new/display_controller.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [F:/vasyas projects/my_keyboard/my_keyboard.srcs/sources_1/new/display_controller.sv:17]
INFO: [Synth 8-155] case statement is not full and has no default [F:/vasyas projects/my_keyboard/my_keyboard.srcs/sources_1/new/display_controller.sv:29]
INFO: [Synth 8-155] case statement is not full and has no default [F:/vasyas projects/my_keyboard/my_keyboard.srcs/sources_1/new/display_controller.sv:41]
INFO: [Synth 8-6155] done synthesizing module 'display_controller' (1#1) [F:/vasyas projects/my_keyboard/my_keyboard.srcs/sources_1/new/display_controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'keyboard' [F:/vasyas projects/my_keyboard/my_keyboard.srcs/sources_1/new/keyboard.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'keyboard' (2#1) [F:/vasyas projects/my_keyboard/my_keyboard.srcs/sources_1/new/keyboard.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [F:/vasyas projects/my_keyboard/my_keyboard.srcs/sources_1/new/calculator.sv:49]
INFO: [Synth 8-6155] done synthesizing module 'calculator' (3#1) [F:/vasyas projects/my_keyboard/my_keyboard.srcs/sources_1/new/calculator.sv:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.234 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.234 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.234 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1000.234 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: first[0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: first[1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: first[2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: first[3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: first[4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: first[5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: first[6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: flag). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: line[0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: line[1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: line[2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: line[3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: out[0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: out[1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: out[2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: out[3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: out[4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: second[0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: second[1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: second[2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: second[3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: second[4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: second[5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: second[6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: third[0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: third[1]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: third[2]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: third[3]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: third[4]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: third[5]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: third[6]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc:46]
Finished Parsing XDC File [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/calculator_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/calculator_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1000.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1000.234 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1000.234 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a15tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1000.234 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
WARNING: set_property CLOCK_DEDICATED_ROUTE could not find object (constraint file  {F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc}, line 46).
WARNING: set_property CLOCK_DEDICATED_ROUTE could not find object (constraint file  {F:/vasyas projects/my_keyboard/my_keyboard.srcs/constrs_1/new/calculator_constrain.xdc}, line 46).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1000.234 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'first_reg' [F:/vasyas projects/my_keyboard/my_keyboard.srcs/sources_1/new/display_controller.sv:18]
WARNING: [Synth 8-327] inferring latch for variable 'second_reg' [F:/vasyas projects/my_keyboard/my_keyboard.srcs/sources_1/new/display_controller.sv:30]
WARNING: [Synth 8-327] inferring latch for variable 'third_reg' [F:/vasyas projects/my_keyboard/my_keyboard.srcs/sources_1/new/display_controller.sv:42]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1000.234 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 6     
	   4 Input   10 Bit        Muxes := 2     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	  11 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 15    
	   4 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'board/out_reg[4]/Q' [F:/vasyas projects/my_keyboard/my_keyboard.srcs/sources_1/new/keyboard.sv:18]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/vasyas projects/my_keyboard/my_keyboard.srcs/sources_1/new/keyboard.sv:18]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/vasyas projects/my_keyboard/my_keyboard.srcs/sources_1/new/keyboard.sv:18]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1000.234 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1000.234 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1000.234 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1000.234 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1000.234 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1000.234 ; gain = 0.000
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out_OBUF[3] with 1st driver pin 'board/out_reg[3]/Q' [F:/vasyas projects/my_keyboard/my_keyboard.srcs/sources_1/new/keyboard.sv:18]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out_OBUF[3] with 2nd driver pin 'out_reg[3]/Q' [F:/vasyas projects/my_keyboard/my_keyboard.srcs/sources_1/new/calculator.sv:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out_OBUF[2] with 1st driver pin 'board/out_reg[2]/Q' [F:/vasyas projects/my_keyboard/my_keyboard.srcs/sources_1/new/keyboard.sv:18]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out_OBUF[2] with 2nd driver pin 'out_reg[2]/Q' [F:/vasyas projects/my_keyboard/my_keyboard.srcs/sources_1/new/calculator.sv:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out_OBUF[1] with 1st driver pin 'board/out_reg[1]/Q' [F:/vasyas projects/my_keyboard/my_keyboard.srcs/sources_1/new/keyboard.sv:18]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out_OBUF[1] with 2nd driver pin 'out_reg[1]/Q' [F:/vasyas projects/my_keyboard/my_keyboard.srcs/sources_1/new/calculator.sv:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out_OBUF[0] with 1st driver pin 'board/out_reg[0]/Q' [F:/vasyas projects/my_keyboard/my_keyboard.srcs/sources_1/new/keyboard.sv:18]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin out_OBUF[0] with 2nd driver pin 'out_reg[0]/Q' [F:/vasyas projects/my_keyboard/my_keyboard.srcs/sources_1/new/calculator.sv:42]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        4|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1000.234 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1000.234 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1000.234 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1000.234 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     3|
|4     |LUT2   |    30|
|5     |LUT3   |    10|
|6     |LUT4   |    17|
|7     |LUT5   |    14|
|8     |LUT6   |    65|
|9     |FDRE   |    46|
|10    |FDSE   |     1|
|11    |LD     |     7|
|12    |IBUF   |     5|
|13    |OBUF   |    31|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1000.234 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 11 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1000.234 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1000.234 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1007.004 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1009.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  LD => LDCE: 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 3 Warnings, 13 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1009.273 ; gain = 9.039
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'F:/vasyas projects/my_keyboard/my_keyboard.runs/synth_1/calculator.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file calculator_utilization_synth.rpt -pb calculator_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 21 22:26:04 2021...
