Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP_dft
Version: K-2015.06
Date   : Wed Aug 24 22:13:26 2022
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Projects/System/Backend/std_cells/libs/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
SYS_TOP_dft            tsmc13_wl30       scmetro_tsmc_cl013g_rvt_ss_1p08v_125c


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP_dft                            9.19e-02 7.75e-02 1.54e+07    0.185 100.0
  U0_ClkDiv (ClkDiv_RATIO_WIDTH6_test_1)
                                       1.14e-03 1.43e-03 4.84e+05 3.05e-03   1.7
  U0_RST_SYNC_2 (RST_SYNC_NUM_STAGES2_test_1)
                                       7.57e-05 2.98e-04 2.88e+04 4.02e-04   0.2
  U0_RST_SYNC_1 (RST_SYNC_NUM_STAGES2_test_0)
                                       7.94e-05 4.89e-04 2.88e+04 5.97e-04   0.3
  U0_data_sync_2 (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_test_1)
                                          0.000 1.80e-03 3.14e+05 2.11e-03   1.1
    U0 (bit_synchronizer_BUS_WIDTH1_NUM_STAGES2_test_2)
                                          0.000 3.00e-04 3.59e+04 3.36e-04   0.2
    U1 (pulse_generator_test_1)           0.000 1.50e-04 2.94e+04 1.79e-04   0.1
  U0_data_sync_1 (data_synchronizer_BUS_WIDTH8_NUM_STAGES2_test_0)
                                          0.000 3.12e-03 3.15e+05 3.44e-03   1.9
    U0 (bit_synchronizer_BUS_WIDTH1_NUM_STAGES2_test_1)
                                          0.000 4.98e-04 3.59e+04 5.34e-04   0.3
    U1 (pulse_generator_test_0)           0.000 2.49e-04 2.94e+04 2.78e-04   0.2
  U0_bit_synchronizer (bit_synchronizer_BUS_WIDTH1_NUM_STAGES2_test_0)
                                          0.000 4.98e-04 3.59e+04 5.34e-04   0.3
  U0_CLK_GATE (CLK_GATE)               3.16e-02 1.47e-03 1.53e+04 3.31e-02  17.9
  U0_UART (UART_test_1)                4.54e-03 8.56e-03 2.81e+06 1.59e-02   8.6
    U1_UART_Rx (UART_Rx_test_1)        4.20e-03 5.58e-03 2.00e+06 1.18e-02   6.4
      U6_Stop (stop_check_test_1)      3.41e-07 1.56e-04 3.63e+04 1.92e-04   0.1
      U5_Start (start_check_test_1)       0.000 1.55e-04 3.24e+04 1.88e-04   0.1
      U4_Parity (parity_check_test_1)  1.15e-07 1.56e-04 1.30e+05 2.85e-04   0.2
      U3_Counter (edge_bit_counter_test_1)
                                       1.95e-03 2.17e-03 4.87e+05 4.60e-03   2.5
      U2_Deserializer (deserializer_test_1)
                                       3.98e-07 1.24e-03 2.13e+05 1.46e-03   0.8
      U1_Sampler (data_sampling_test_1)
                                       6.71e-04 6.55e-04 3.74e+05 1.70e-03   0.9
      U0_FSM (UART_Rx_FSM_test_1)      1.58e-03 1.04e-03 7.31e+05 3.36e-03   1.8
    U0_UART_Tx (UART_Tx_test_1)        3.38e-04 2.98e-03 8.05e+05 4.12e-03   2.2
      U3 (MUX_8x1_test_1)              3.38e-04 3.17e-04 9.98e+04 7.55e-04   0.4
      U2 (Parity_Calc_test_1)             0.000 1.50e-04 1.21e+05 2.71e-04   0.1
      U1 (serializer_test_1)              0.000 1.87e-03 4.25e+05 2.29e-03   1.2
      U0 (UART_Tx_FSM_test_1)             0.000 6.46e-04 1.59e+05 8.05e-04   0.4
  U0_ALU (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16_test_1)
                                       4.28e-03 1.78e-02 4.84e+06 2.69e-02  14.6
    mult_51 (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16_DW02_mult_0)
                                       1.42e-06 6.34e-08 1.68e+06 1.68e-03   0.9
    add_39 (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16_DW01_add_0)
                                       1.72e-07 1.15e-07 2.05e+05 2.05e-04   0.1
    sub_45 (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16_DW01_sub_0)
                                       1.73e-07 1.36e-07 2.45e+05 2.45e-04   0.1
    div_57 (ALU_IN_DATA_WIDTH8_OUT_DATA_WIDTH16_DW_div_uns_0)
                                          0.000    0.000 1.27e+06 1.27e-03   0.7
  U0_Reg_File (Reg_File_ADDRESS_WIDTH4_DATA_WIDTH8_test_1)
                                       1.50e-03 3.57e-02 5.42e+06 4.26e-02  23.1
  U0_SYS_CTRL (SYS_CTRL_test_1)        9.03e-04 5.30e-03 9.39e+05 7.14e-03   3.9
  U5_mux2X1 (mux2X1_1)                 4.10e-04 5.04e-05 1.15e+04 4.72e-04   0.3
  U4_mux2X1 (mux2X1_2)                 6.27e-03 1.55e-04 2.02e+04 6.44e-03   3.5
  U3_mux2X1 (mux2X1_3)                 1.82e-02 2.80e-04 2.02e+04 1.85e-02  10.0
  U2_mux2X1 (mux2X1_4)                 2.80e-03 1.16e-04 1.88e+04 2.93e-03   1.6
  U1_mux2X1 (mux2X1_5)                 3.54e-03 1.24e-04 1.88e+04 3.68e-03   2.0
  U0_mux2X1 (mux2X1_0)                 1.62e-02 2.53e-04 1.88e+04 1.65e-02   8.9
1
