$date
	Wed Jan 31 15:23:06 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module xor_gate $end
$var reg 1 ! a $end
$var reg 1 " b $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0"
0!
$end
#1
1"
#2
0"
1!
#3
1"
