
BootloaderApp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08008000  08008000  00008000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001bd8  08008188  08008188  00008188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08009d60  08009d60  00009d60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009d78  08009d78  0001000c  2**0
                  CONTENTS
  4 .ARM          00000008  08009d78  08009d78  00009d78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009d80  08009d80  0001000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009d80  08009d80  00009d80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009d84  08009d84  00009d84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08009d88  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0001000c  2**0
                  CONTENTS
 10 .bss          0000009c  2000000c  2000000c  0001000c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200000a8  200000a8  0001000c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0001000c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008380  00000000  00000000  0001003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000141c  00000000  00000000  000183bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000007f8  00000000  00000000  000197d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000768  00000000  00000000  00019fd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001f934  00000000  00000000  0001a738  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00009455  00000000  00000000  0003a06c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c107e  00000000  00000000  000434c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0010453f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000020dc  00000000  00000000  00104590  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08008188 <__do_global_dtors_aux>:
 8008188:	b510      	push	{r4, lr}
 800818a:	4c05      	ldr	r4, [pc, #20]	; (80081a0 <__do_global_dtors_aux+0x18>)
 800818c:	7823      	ldrb	r3, [r4, #0]
 800818e:	b933      	cbnz	r3, 800819e <__do_global_dtors_aux+0x16>
 8008190:	4b04      	ldr	r3, [pc, #16]	; (80081a4 <__do_global_dtors_aux+0x1c>)
 8008192:	b113      	cbz	r3, 800819a <__do_global_dtors_aux+0x12>
 8008194:	4804      	ldr	r0, [pc, #16]	; (80081a8 <__do_global_dtors_aux+0x20>)
 8008196:	f3af 8000 	nop.w
 800819a:	2301      	movs	r3, #1
 800819c:	7023      	strb	r3, [r4, #0]
 800819e:	bd10      	pop	{r4, pc}
 80081a0:	2000000c 	.word	0x2000000c
 80081a4:	00000000 	.word	0x00000000
 80081a8:	08009d48 	.word	0x08009d48

080081ac <frame_dummy>:
 80081ac:	b508      	push	{r3, lr}
 80081ae:	4b03      	ldr	r3, [pc, #12]	; (80081bc <frame_dummy+0x10>)
 80081b0:	b11b      	cbz	r3, 80081ba <frame_dummy+0xe>
 80081b2:	4903      	ldr	r1, [pc, #12]	; (80081c0 <frame_dummy+0x14>)
 80081b4:	4803      	ldr	r0, [pc, #12]	; (80081c4 <frame_dummy+0x18>)
 80081b6:	f3af 8000 	nop.w
 80081ba:	bd08      	pop	{r3, pc}
 80081bc:	00000000 	.word	0x00000000
 80081c0:	20000010 	.word	0x20000010
 80081c4:	08009d48 	.word	0x08009d48

080081c8 <__aeabi_uldivmod>:
 80081c8:	b953      	cbnz	r3, 80081e0 <__aeabi_uldivmod+0x18>
 80081ca:	b94a      	cbnz	r2, 80081e0 <__aeabi_uldivmod+0x18>
 80081cc:	2900      	cmp	r1, #0
 80081ce:	bf08      	it	eq
 80081d0:	2800      	cmpeq	r0, #0
 80081d2:	bf1c      	itt	ne
 80081d4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80081d8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80081dc:	f000 b974 	b.w	80084c8 <__aeabi_idiv0>
 80081e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80081e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80081e8:	f000 f806 	bl	80081f8 <__udivmoddi4>
 80081ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80081f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80081f4:	b004      	add	sp, #16
 80081f6:	4770      	bx	lr

080081f8 <__udivmoddi4>:
 80081f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80081fc:	9d08      	ldr	r5, [sp, #32]
 80081fe:	4604      	mov	r4, r0
 8008200:	468e      	mov	lr, r1
 8008202:	2b00      	cmp	r3, #0
 8008204:	d14d      	bne.n	80082a2 <__udivmoddi4+0xaa>
 8008206:	428a      	cmp	r2, r1
 8008208:	4694      	mov	ip, r2
 800820a:	d969      	bls.n	80082e0 <__udivmoddi4+0xe8>
 800820c:	fab2 f282 	clz	r2, r2
 8008210:	b152      	cbz	r2, 8008228 <__udivmoddi4+0x30>
 8008212:	fa01 f302 	lsl.w	r3, r1, r2
 8008216:	f1c2 0120 	rsb	r1, r2, #32
 800821a:	fa20 f101 	lsr.w	r1, r0, r1
 800821e:	fa0c fc02 	lsl.w	ip, ip, r2
 8008222:	ea41 0e03 	orr.w	lr, r1, r3
 8008226:	4094      	lsls	r4, r2
 8008228:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800822c:	0c21      	lsrs	r1, r4, #16
 800822e:	fbbe f6f8 	udiv	r6, lr, r8
 8008232:	fa1f f78c 	uxth.w	r7, ip
 8008236:	fb08 e316 	mls	r3, r8, r6, lr
 800823a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800823e:	fb06 f107 	mul.w	r1, r6, r7
 8008242:	4299      	cmp	r1, r3
 8008244:	d90a      	bls.n	800825c <__udivmoddi4+0x64>
 8008246:	eb1c 0303 	adds.w	r3, ip, r3
 800824a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 800824e:	f080 811f 	bcs.w	8008490 <__udivmoddi4+0x298>
 8008252:	4299      	cmp	r1, r3
 8008254:	f240 811c 	bls.w	8008490 <__udivmoddi4+0x298>
 8008258:	3e02      	subs	r6, #2
 800825a:	4463      	add	r3, ip
 800825c:	1a5b      	subs	r3, r3, r1
 800825e:	b2a4      	uxth	r4, r4
 8008260:	fbb3 f0f8 	udiv	r0, r3, r8
 8008264:	fb08 3310 	mls	r3, r8, r0, r3
 8008268:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800826c:	fb00 f707 	mul.w	r7, r0, r7
 8008270:	42a7      	cmp	r7, r4
 8008272:	d90a      	bls.n	800828a <__udivmoddi4+0x92>
 8008274:	eb1c 0404 	adds.w	r4, ip, r4
 8008278:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800827c:	f080 810a 	bcs.w	8008494 <__udivmoddi4+0x29c>
 8008280:	42a7      	cmp	r7, r4
 8008282:	f240 8107 	bls.w	8008494 <__udivmoddi4+0x29c>
 8008286:	4464      	add	r4, ip
 8008288:	3802      	subs	r0, #2
 800828a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800828e:	1be4      	subs	r4, r4, r7
 8008290:	2600      	movs	r6, #0
 8008292:	b11d      	cbz	r5, 800829c <__udivmoddi4+0xa4>
 8008294:	40d4      	lsrs	r4, r2
 8008296:	2300      	movs	r3, #0
 8008298:	e9c5 4300 	strd	r4, r3, [r5]
 800829c:	4631      	mov	r1, r6
 800829e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082a2:	428b      	cmp	r3, r1
 80082a4:	d909      	bls.n	80082ba <__udivmoddi4+0xc2>
 80082a6:	2d00      	cmp	r5, #0
 80082a8:	f000 80ef 	beq.w	800848a <__udivmoddi4+0x292>
 80082ac:	2600      	movs	r6, #0
 80082ae:	e9c5 0100 	strd	r0, r1, [r5]
 80082b2:	4630      	mov	r0, r6
 80082b4:	4631      	mov	r1, r6
 80082b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082ba:	fab3 f683 	clz	r6, r3
 80082be:	2e00      	cmp	r6, #0
 80082c0:	d14a      	bne.n	8008358 <__udivmoddi4+0x160>
 80082c2:	428b      	cmp	r3, r1
 80082c4:	d302      	bcc.n	80082cc <__udivmoddi4+0xd4>
 80082c6:	4282      	cmp	r2, r0
 80082c8:	f200 80f9 	bhi.w	80084be <__udivmoddi4+0x2c6>
 80082cc:	1a84      	subs	r4, r0, r2
 80082ce:	eb61 0303 	sbc.w	r3, r1, r3
 80082d2:	2001      	movs	r0, #1
 80082d4:	469e      	mov	lr, r3
 80082d6:	2d00      	cmp	r5, #0
 80082d8:	d0e0      	beq.n	800829c <__udivmoddi4+0xa4>
 80082da:	e9c5 4e00 	strd	r4, lr, [r5]
 80082de:	e7dd      	b.n	800829c <__udivmoddi4+0xa4>
 80082e0:	b902      	cbnz	r2, 80082e4 <__udivmoddi4+0xec>
 80082e2:	deff      	udf	#255	; 0xff
 80082e4:	fab2 f282 	clz	r2, r2
 80082e8:	2a00      	cmp	r2, #0
 80082ea:	f040 8092 	bne.w	8008412 <__udivmoddi4+0x21a>
 80082ee:	eba1 010c 	sub.w	r1, r1, ip
 80082f2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80082f6:	fa1f fe8c 	uxth.w	lr, ip
 80082fa:	2601      	movs	r6, #1
 80082fc:	0c20      	lsrs	r0, r4, #16
 80082fe:	fbb1 f3f7 	udiv	r3, r1, r7
 8008302:	fb07 1113 	mls	r1, r7, r3, r1
 8008306:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800830a:	fb0e f003 	mul.w	r0, lr, r3
 800830e:	4288      	cmp	r0, r1
 8008310:	d908      	bls.n	8008324 <__udivmoddi4+0x12c>
 8008312:	eb1c 0101 	adds.w	r1, ip, r1
 8008316:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 800831a:	d202      	bcs.n	8008322 <__udivmoddi4+0x12a>
 800831c:	4288      	cmp	r0, r1
 800831e:	f200 80cb 	bhi.w	80084b8 <__udivmoddi4+0x2c0>
 8008322:	4643      	mov	r3, r8
 8008324:	1a09      	subs	r1, r1, r0
 8008326:	b2a4      	uxth	r4, r4
 8008328:	fbb1 f0f7 	udiv	r0, r1, r7
 800832c:	fb07 1110 	mls	r1, r7, r0, r1
 8008330:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8008334:	fb0e fe00 	mul.w	lr, lr, r0
 8008338:	45a6      	cmp	lr, r4
 800833a:	d908      	bls.n	800834e <__udivmoddi4+0x156>
 800833c:	eb1c 0404 	adds.w	r4, ip, r4
 8008340:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8008344:	d202      	bcs.n	800834c <__udivmoddi4+0x154>
 8008346:	45a6      	cmp	lr, r4
 8008348:	f200 80bb 	bhi.w	80084c2 <__udivmoddi4+0x2ca>
 800834c:	4608      	mov	r0, r1
 800834e:	eba4 040e 	sub.w	r4, r4, lr
 8008352:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8008356:	e79c      	b.n	8008292 <__udivmoddi4+0x9a>
 8008358:	f1c6 0720 	rsb	r7, r6, #32
 800835c:	40b3      	lsls	r3, r6
 800835e:	fa22 fc07 	lsr.w	ip, r2, r7
 8008362:	ea4c 0c03 	orr.w	ip, ip, r3
 8008366:	fa20 f407 	lsr.w	r4, r0, r7
 800836a:	fa01 f306 	lsl.w	r3, r1, r6
 800836e:	431c      	orrs	r4, r3
 8008370:	40f9      	lsrs	r1, r7
 8008372:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8008376:	fa00 f306 	lsl.w	r3, r0, r6
 800837a:	fbb1 f8f9 	udiv	r8, r1, r9
 800837e:	0c20      	lsrs	r0, r4, #16
 8008380:	fa1f fe8c 	uxth.w	lr, ip
 8008384:	fb09 1118 	mls	r1, r9, r8, r1
 8008388:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800838c:	fb08 f00e 	mul.w	r0, r8, lr
 8008390:	4288      	cmp	r0, r1
 8008392:	fa02 f206 	lsl.w	r2, r2, r6
 8008396:	d90b      	bls.n	80083b0 <__udivmoddi4+0x1b8>
 8008398:	eb1c 0101 	adds.w	r1, ip, r1
 800839c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80083a0:	f080 8088 	bcs.w	80084b4 <__udivmoddi4+0x2bc>
 80083a4:	4288      	cmp	r0, r1
 80083a6:	f240 8085 	bls.w	80084b4 <__udivmoddi4+0x2bc>
 80083aa:	f1a8 0802 	sub.w	r8, r8, #2
 80083ae:	4461      	add	r1, ip
 80083b0:	1a09      	subs	r1, r1, r0
 80083b2:	b2a4      	uxth	r4, r4
 80083b4:	fbb1 f0f9 	udiv	r0, r1, r9
 80083b8:	fb09 1110 	mls	r1, r9, r0, r1
 80083bc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80083c0:	fb00 fe0e 	mul.w	lr, r0, lr
 80083c4:	458e      	cmp	lr, r1
 80083c6:	d908      	bls.n	80083da <__udivmoddi4+0x1e2>
 80083c8:	eb1c 0101 	adds.w	r1, ip, r1
 80083cc:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80083d0:	d26c      	bcs.n	80084ac <__udivmoddi4+0x2b4>
 80083d2:	458e      	cmp	lr, r1
 80083d4:	d96a      	bls.n	80084ac <__udivmoddi4+0x2b4>
 80083d6:	3802      	subs	r0, #2
 80083d8:	4461      	add	r1, ip
 80083da:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80083de:	fba0 9402 	umull	r9, r4, r0, r2
 80083e2:	eba1 010e 	sub.w	r1, r1, lr
 80083e6:	42a1      	cmp	r1, r4
 80083e8:	46c8      	mov	r8, r9
 80083ea:	46a6      	mov	lr, r4
 80083ec:	d356      	bcc.n	800849c <__udivmoddi4+0x2a4>
 80083ee:	d053      	beq.n	8008498 <__udivmoddi4+0x2a0>
 80083f0:	b15d      	cbz	r5, 800840a <__udivmoddi4+0x212>
 80083f2:	ebb3 0208 	subs.w	r2, r3, r8
 80083f6:	eb61 010e 	sbc.w	r1, r1, lr
 80083fa:	fa01 f707 	lsl.w	r7, r1, r7
 80083fe:	fa22 f306 	lsr.w	r3, r2, r6
 8008402:	40f1      	lsrs	r1, r6
 8008404:	431f      	orrs	r7, r3
 8008406:	e9c5 7100 	strd	r7, r1, [r5]
 800840a:	2600      	movs	r6, #0
 800840c:	4631      	mov	r1, r6
 800840e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008412:	f1c2 0320 	rsb	r3, r2, #32
 8008416:	40d8      	lsrs	r0, r3
 8008418:	fa0c fc02 	lsl.w	ip, ip, r2
 800841c:	fa21 f303 	lsr.w	r3, r1, r3
 8008420:	4091      	lsls	r1, r2
 8008422:	4301      	orrs	r1, r0
 8008424:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8008428:	fa1f fe8c 	uxth.w	lr, ip
 800842c:	fbb3 f0f7 	udiv	r0, r3, r7
 8008430:	fb07 3610 	mls	r6, r7, r0, r3
 8008434:	0c0b      	lsrs	r3, r1, #16
 8008436:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800843a:	fb00 f60e 	mul.w	r6, r0, lr
 800843e:	429e      	cmp	r6, r3
 8008440:	fa04 f402 	lsl.w	r4, r4, r2
 8008444:	d908      	bls.n	8008458 <__udivmoddi4+0x260>
 8008446:	eb1c 0303 	adds.w	r3, ip, r3
 800844a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800844e:	d22f      	bcs.n	80084b0 <__udivmoddi4+0x2b8>
 8008450:	429e      	cmp	r6, r3
 8008452:	d92d      	bls.n	80084b0 <__udivmoddi4+0x2b8>
 8008454:	3802      	subs	r0, #2
 8008456:	4463      	add	r3, ip
 8008458:	1b9b      	subs	r3, r3, r6
 800845a:	b289      	uxth	r1, r1
 800845c:	fbb3 f6f7 	udiv	r6, r3, r7
 8008460:	fb07 3316 	mls	r3, r7, r6, r3
 8008464:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008468:	fb06 f30e 	mul.w	r3, r6, lr
 800846c:	428b      	cmp	r3, r1
 800846e:	d908      	bls.n	8008482 <__udivmoddi4+0x28a>
 8008470:	eb1c 0101 	adds.w	r1, ip, r1
 8008474:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8008478:	d216      	bcs.n	80084a8 <__udivmoddi4+0x2b0>
 800847a:	428b      	cmp	r3, r1
 800847c:	d914      	bls.n	80084a8 <__udivmoddi4+0x2b0>
 800847e:	3e02      	subs	r6, #2
 8008480:	4461      	add	r1, ip
 8008482:	1ac9      	subs	r1, r1, r3
 8008484:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8008488:	e738      	b.n	80082fc <__udivmoddi4+0x104>
 800848a:	462e      	mov	r6, r5
 800848c:	4628      	mov	r0, r5
 800848e:	e705      	b.n	800829c <__udivmoddi4+0xa4>
 8008490:	4606      	mov	r6, r0
 8008492:	e6e3      	b.n	800825c <__udivmoddi4+0x64>
 8008494:	4618      	mov	r0, r3
 8008496:	e6f8      	b.n	800828a <__udivmoddi4+0x92>
 8008498:	454b      	cmp	r3, r9
 800849a:	d2a9      	bcs.n	80083f0 <__udivmoddi4+0x1f8>
 800849c:	ebb9 0802 	subs.w	r8, r9, r2
 80084a0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80084a4:	3801      	subs	r0, #1
 80084a6:	e7a3      	b.n	80083f0 <__udivmoddi4+0x1f8>
 80084a8:	4646      	mov	r6, r8
 80084aa:	e7ea      	b.n	8008482 <__udivmoddi4+0x28a>
 80084ac:	4620      	mov	r0, r4
 80084ae:	e794      	b.n	80083da <__udivmoddi4+0x1e2>
 80084b0:	4640      	mov	r0, r8
 80084b2:	e7d1      	b.n	8008458 <__udivmoddi4+0x260>
 80084b4:	46d0      	mov	r8, sl
 80084b6:	e77b      	b.n	80083b0 <__udivmoddi4+0x1b8>
 80084b8:	3b02      	subs	r3, #2
 80084ba:	4461      	add	r1, ip
 80084bc:	e732      	b.n	8008324 <__udivmoddi4+0x12c>
 80084be:	4630      	mov	r0, r6
 80084c0:	e709      	b.n	80082d6 <__udivmoddi4+0xde>
 80084c2:	4464      	add	r4, ip
 80084c4:	3802      	subs	r0, #2
 80084c6:	e742      	b.n	800834e <__udivmoddi4+0x156>

080084c8 <__aeabi_idiv0>:
 80084c8:	4770      	bx	lr
 80084ca:	bf00      	nop

080084cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80084cc:	b580      	push	{r7, lr}
 80084ce:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80084d0:	f000 fa3e 	bl	8008950 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80084d4:	f000 f812 	bl	80084fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80084d8:	f000 f8d0 	bl	800867c <MX_GPIO_Init>
  MX_CAN1_Init();
 80084dc:	f000 f86c 	bl	80085b8 <MX_CAN1_Init>
  MX_I2C1_Init();
 80084e0:	f000 f89e 	bl	8008620 <MX_I2C1_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80084e4:	2140      	movs	r1, #64	; 0x40
 80084e6:	4804      	ldr	r0, [pc, #16]	; (80084f8 <main+0x2c>)
 80084e8:	f000 fe5f 	bl	80091aa <HAL_GPIO_TogglePin>
	HAL_Delay(500);
 80084ec:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80084f0:	f000 faa0 	bl	8008a34 <HAL_Delay>
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80084f4:	e7f6      	b.n	80084e4 <main+0x18>
 80084f6:	bf00      	nop
 80084f8:	40020000 	.word	0x40020000

080084fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80084fc:	b580      	push	{r7, lr}
 80084fe:	b094      	sub	sp, #80	; 0x50
 8008500:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8008502:	f107 0320 	add.w	r3, r7, #32
 8008506:	2230      	movs	r2, #48	; 0x30
 8008508:	2100      	movs	r1, #0
 800850a:	4618      	mov	r0, r3
 800850c:	f001 fc14 	bl	8009d38 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8008510:	f107 030c 	add.w	r3, r7, #12
 8008514:	2200      	movs	r2, #0
 8008516:	601a      	str	r2, [r3, #0]
 8008518:	605a      	str	r2, [r3, #4]
 800851a:	609a      	str	r2, [r3, #8]
 800851c:	60da      	str	r2, [r3, #12]
 800851e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8008520:	2300      	movs	r3, #0
 8008522:	60bb      	str	r3, [r7, #8]
 8008524:	4b22      	ldr	r3, [pc, #136]	; (80085b0 <SystemClock_Config+0xb4>)
 8008526:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008528:	4a21      	ldr	r2, [pc, #132]	; (80085b0 <SystemClock_Config+0xb4>)
 800852a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800852e:	6413      	str	r3, [r2, #64]	; 0x40
 8008530:	4b1f      	ldr	r3, [pc, #124]	; (80085b0 <SystemClock_Config+0xb4>)
 8008532:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008534:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008538:	60bb      	str	r3, [r7, #8]
 800853a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800853c:	2300      	movs	r3, #0
 800853e:	607b      	str	r3, [r7, #4]
 8008540:	4b1c      	ldr	r3, [pc, #112]	; (80085b4 <SystemClock_Config+0xb8>)
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	4a1b      	ldr	r2, [pc, #108]	; (80085b4 <SystemClock_Config+0xb8>)
 8008546:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800854a:	6013      	str	r3, [r2, #0]
 800854c:	4b19      	ldr	r3, [pc, #100]	; (80085b4 <SystemClock_Config+0xb8>)
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008554:	607b      	str	r3, [r7, #4]
 8008556:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8008558:	2302      	movs	r3, #2
 800855a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800855c:	2301      	movs	r3, #1
 800855e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8008560:	2310      	movs	r3, #16
 8008562:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8008564:	2300      	movs	r3, #0
 8008566:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8008568:	f107 0320 	add.w	r3, r7, #32
 800856c:	4618      	mov	r0, r3
 800856e:	f000 ff7b 	bl	8009468 <HAL_RCC_OscConfig>
 8008572:	4603      	mov	r3, r0
 8008574:	2b00      	cmp	r3, #0
 8008576:	d001      	beq.n	800857c <SystemClock_Config+0x80>
  {
    Error_Handler();
 8008578:	f000 f8c2 	bl	8008700 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800857c:	230f      	movs	r3, #15
 800857e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8008580:	2300      	movs	r3, #0
 8008582:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8008584:	2300      	movs	r3, #0
 8008586:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8008588:	2300      	movs	r3, #0
 800858a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800858c:	2300      	movs	r3, #0
 800858e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8008590:	f107 030c 	add.w	r3, r7, #12
 8008594:	2100      	movs	r1, #0
 8008596:	4618      	mov	r0, r3
 8008598:	f001 f9de 	bl	8009958 <HAL_RCC_ClockConfig>
 800859c:	4603      	mov	r3, r0
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d001      	beq.n	80085a6 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80085a2:	f000 f8ad 	bl	8008700 <Error_Handler>
  }
}
 80085a6:	bf00      	nop
 80085a8:	3750      	adds	r7, #80	; 0x50
 80085aa:	46bd      	mov	sp, r7
 80085ac:	bd80      	pop	{r7, pc}
 80085ae:	bf00      	nop
 80085b0:	40023800 	.word	0x40023800
 80085b4:	40007000 	.word	0x40007000

080085b8 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80085b8:	b580      	push	{r7, lr}
 80085ba:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80085bc:	4b16      	ldr	r3, [pc, #88]	; (8008618 <MX_CAN1_Init+0x60>)
 80085be:	4a17      	ldr	r2, [pc, #92]	; (800861c <MX_CAN1_Init+0x64>)
 80085c0:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 80085c2:	4b15      	ldr	r3, [pc, #84]	; (8008618 <MX_CAN1_Init+0x60>)
 80085c4:	2210      	movs	r2, #16
 80085c6:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80085c8:	4b13      	ldr	r3, [pc, #76]	; (8008618 <MX_CAN1_Init+0x60>)
 80085ca:	2200      	movs	r2, #0
 80085cc:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80085ce:	4b12      	ldr	r3, [pc, #72]	; (8008618 <MX_CAN1_Init+0x60>)
 80085d0:	2200      	movs	r2, #0
 80085d2:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 80085d4:	4b10      	ldr	r3, [pc, #64]	; (8008618 <MX_CAN1_Init+0x60>)
 80085d6:	2200      	movs	r2, #0
 80085d8:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80085da:	4b0f      	ldr	r3, [pc, #60]	; (8008618 <MX_CAN1_Init+0x60>)
 80085dc:	2200      	movs	r2, #0
 80085de:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80085e0:	4b0d      	ldr	r3, [pc, #52]	; (8008618 <MX_CAN1_Init+0x60>)
 80085e2:	2200      	movs	r2, #0
 80085e4:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80085e6:	4b0c      	ldr	r3, [pc, #48]	; (8008618 <MX_CAN1_Init+0x60>)
 80085e8:	2200      	movs	r2, #0
 80085ea:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80085ec:	4b0a      	ldr	r3, [pc, #40]	; (8008618 <MX_CAN1_Init+0x60>)
 80085ee:	2200      	movs	r2, #0
 80085f0:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80085f2:	4b09      	ldr	r3, [pc, #36]	; (8008618 <MX_CAN1_Init+0x60>)
 80085f4:	2200      	movs	r2, #0
 80085f6:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80085f8:	4b07      	ldr	r3, [pc, #28]	; (8008618 <MX_CAN1_Init+0x60>)
 80085fa:	2200      	movs	r2, #0
 80085fc:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80085fe:	4b06      	ldr	r3, [pc, #24]	; (8008618 <MX_CAN1_Init+0x60>)
 8008600:	2200      	movs	r2, #0
 8008602:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8008604:	4804      	ldr	r0, [pc, #16]	; (8008618 <MX_CAN1_Init+0x60>)
 8008606:	f000 fa39 	bl	8008a7c <HAL_CAN_Init>
 800860a:	4603      	mov	r3, r0
 800860c:	2b00      	cmp	r3, #0
 800860e:	d001      	beq.n	8008614 <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 8008610:	f000 f876 	bl	8008700 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8008614:	bf00      	nop
 8008616:	bd80      	pop	{r7, pc}
 8008618:	20000028 	.word	0x20000028
 800861c:	40006400 	.word	0x40006400

08008620 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8008620:	b580      	push	{r7, lr}
 8008622:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8008624:	4b12      	ldr	r3, [pc, #72]	; (8008670 <MX_I2C1_Init+0x50>)
 8008626:	4a13      	ldr	r2, [pc, #76]	; (8008674 <MX_I2C1_Init+0x54>)
 8008628:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800862a:	4b11      	ldr	r3, [pc, #68]	; (8008670 <MX_I2C1_Init+0x50>)
 800862c:	4a12      	ldr	r2, [pc, #72]	; (8008678 <MX_I2C1_Init+0x58>)
 800862e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8008630:	4b0f      	ldr	r3, [pc, #60]	; (8008670 <MX_I2C1_Init+0x50>)
 8008632:	2200      	movs	r2, #0
 8008634:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8008636:	4b0e      	ldr	r3, [pc, #56]	; (8008670 <MX_I2C1_Init+0x50>)
 8008638:	2200      	movs	r2, #0
 800863a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800863c:	4b0c      	ldr	r3, [pc, #48]	; (8008670 <MX_I2C1_Init+0x50>)
 800863e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8008642:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8008644:	4b0a      	ldr	r3, [pc, #40]	; (8008670 <MX_I2C1_Init+0x50>)
 8008646:	2200      	movs	r2, #0
 8008648:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800864a:	4b09      	ldr	r3, [pc, #36]	; (8008670 <MX_I2C1_Init+0x50>)
 800864c:	2200      	movs	r2, #0
 800864e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8008650:	4b07      	ldr	r3, [pc, #28]	; (8008670 <MX_I2C1_Init+0x50>)
 8008652:	2200      	movs	r2, #0
 8008654:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8008656:	4b06      	ldr	r3, [pc, #24]	; (8008670 <MX_I2C1_Init+0x50>)
 8008658:	2200      	movs	r2, #0
 800865a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800865c:	4804      	ldr	r0, [pc, #16]	; (8008670 <MX_I2C1_Init+0x50>)
 800865e:	f000 fdbf 	bl	80091e0 <HAL_I2C_Init>
 8008662:	4603      	mov	r3, r0
 8008664:	2b00      	cmp	r3, #0
 8008666:	d001      	beq.n	800866c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8008668:	f000 f84a 	bl	8008700 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800866c:	bf00      	nop
 800866e:	bd80      	pop	{r7, pc}
 8008670:	20000050 	.word	0x20000050
 8008674:	40005400 	.word	0x40005400
 8008678:	000186a0 	.word	0x000186a0

0800867c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800867c:	b580      	push	{r7, lr}
 800867e:	b088      	sub	sp, #32
 8008680:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008682:	f107 030c 	add.w	r3, r7, #12
 8008686:	2200      	movs	r2, #0
 8008688:	601a      	str	r2, [r3, #0]
 800868a:	605a      	str	r2, [r3, #4]
 800868c:	609a      	str	r2, [r3, #8]
 800868e:	60da      	str	r2, [r3, #12]
 8008690:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8008692:	2300      	movs	r3, #0
 8008694:	60bb      	str	r3, [r7, #8]
 8008696:	4b18      	ldr	r3, [pc, #96]	; (80086f8 <MX_GPIO_Init+0x7c>)
 8008698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800869a:	4a17      	ldr	r2, [pc, #92]	; (80086f8 <MX_GPIO_Init+0x7c>)
 800869c:	f043 0301 	orr.w	r3, r3, #1
 80086a0:	6313      	str	r3, [r2, #48]	; 0x30
 80086a2:	4b15      	ldr	r3, [pc, #84]	; (80086f8 <MX_GPIO_Init+0x7c>)
 80086a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086a6:	f003 0301 	and.w	r3, r3, #1
 80086aa:	60bb      	str	r3, [r7, #8]
 80086ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80086ae:	2300      	movs	r3, #0
 80086b0:	607b      	str	r3, [r7, #4]
 80086b2:	4b11      	ldr	r3, [pc, #68]	; (80086f8 <MX_GPIO_Init+0x7c>)
 80086b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086b6:	4a10      	ldr	r2, [pc, #64]	; (80086f8 <MX_GPIO_Init+0x7c>)
 80086b8:	f043 0302 	orr.w	r3, r3, #2
 80086bc:	6313      	str	r3, [r2, #48]	; 0x30
 80086be:	4b0e      	ldr	r3, [pc, #56]	; (80086f8 <MX_GPIO_Init+0x7c>)
 80086c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086c2:	f003 0302 	and.w	r3, r3, #2
 80086c6:	607b      	str	r3, [r7, #4]
 80086c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_Pin|LED2_Pin, GPIO_PIN_RESET);
 80086ca:	2200      	movs	r2, #0
 80086cc:	21c0      	movs	r1, #192	; 0xc0
 80086ce:	480b      	ldr	r0, [pc, #44]	; (80086fc <MX_GPIO_Init+0x80>)
 80086d0:	f000 fd52 	bl	8009178 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_Pin LED2_Pin */
  GPIO_InitStruct.Pin = LED_Pin|LED2_Pin;
 80086d4:	23c0      	movs	r3, #192	; 0xc0
 80086d6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80086d8:	2301      	movs	r3, #1
 80086da:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80086dc:	2300      	movs	r3, #0
 80086de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80086e0:	2300      	movs	r3, #0
 80086e2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80086e4:	f107 030c 	add.w	r3, r7, #12
 80086e8:	4619      	mov	r1, r3
 80086ea:	4804      	ldr	r0, [pc, #16]	; (80086fc <MX_GPIO_Init+0x80>)
 80086ec:	f000 fba8 	bl	8008e40 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80086f0:	bf00      	nop
 80086f2:	3720      	adds	r7, #32
 80086f4:	46bd      	mov	sp, r7
 80086f6:	bd80      	pop	{r7, pc}
 80086f8:	40023800 	.word	0x40023800
 80086fc:	40020000 	.word	0x40020000

08008700 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8008700:	b480      	push	{r7}
 8008702:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8008704:	b672      	cpsid	i
}
 8008706:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8008708:	e7fe      	b.n	8008708 <Error_Handler+0x8>
	...

0800870c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800870c:	b480      	push	{r7}
 800870e:	b083      	sub	sp, #12
 8008710:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008712:	2300      	movs	r3, #0
 8008714:	607b      	str	r3, [r7, #4]
 8008716:	4b10      	ldr	r3, [pc, #64]	; (8008758 <HAL_MspInit+0x4c>)
 8008718:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800871a:	4a0f      	ldr	r2, [pc, #60]	; (8008758 <HAL_MspInit+0x4c>)
 800871c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008720:	6453      	str	r3, [r2, #68]	; 0x44
 8008722:	4b0d      	ldr	r3, [pc, #52]	; (8008758 <HAL_MspInit+0x4c>)
 8008724:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008726:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800872a:	607b      	str	r3, [r7, #4]
 800872c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800872e:	2300      	movs	r3, #0
 8008730:	603b      	str	r3, [r7, #0]
 8008732:	4b09      	ldr	r3, [pc, #36]	; (8008758 <HAL_MspInit+0x4c>)
 8008734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008736:	4a08      	ldr	r2, [pc, #32]	; (8008758 <HAL_MspInit+0x4c>)
 8008738:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800873c:	6413      	str	r3, [r2, #64]	; 0x40
 800873e:	4b06      	ldr	r3, [pc, #24]	; (8008758 <HAL_MspInit+0x4c>)
 8008740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008742:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008746:	603b      	str	r3, [r7, #0]
 8008748:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800874a:	bf00      	nop
 800874c:	370c      	adds	r7, #12
 800874e:	46bd      	mov	sp, r7
 8008750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008754:	4770      	bx	lr
 8008756:	bf00      	nop
 8008758:	40023800 	.word	0x40023800

0800875c <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 800875c:	b580      	push	{r7, lr}
 800875e:	b08a      	sub	sp, #40	; 0x28
 8008760:	af00      	add	r7, sp, #0
 8008762:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008764:	f107 0314 	add.w	r3, r7, #20
 8008768:	2200      	movs	r2, #0
 800876a:	601a      	str	r2, [r3, #0]
 800876c:	605a      	str	r2, [r3, #4]
 800876e:	609a      	str	r2, [r3, #8]
 8008770:	60da      	str	r2, [r3, #12]
 8008772:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	4a19      	ldr	r2, [pc, #100]	; (80087e0 <HAL_CAN_MspInit+0x84>)
 800877a:	4293      	cmp	r3, r2
 800877c:	d12c      	bne.n	80087d8 <HAL_CAN_MspInit+0x7c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800877e:	2300      	movs	r3, #0
 8008780:	613b      	str	r3, [r7, #16]
 8008782:	4b18      	ldr	r3, [pc, #96]	; (80087e4 <HAL_CAN_MspInit+0x88>)
 8008784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008786:	4a17      	ldr	r2, [pc, #92]	; (80087e4 <HAL_CAN_MspInit+0x88>)
 8008788:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800878c:	6413      	str	r3, [r2, #64]	; 0x40
 800878e:	4b15      	ldr	r3, [pc, #84]	; (80087e4 <HAL_CAN_MspInit+0x88>)
 8008790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008792:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008796:	613b      	str	r3, [r7, #16]
 8008798:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800879a:	2300      	movs	r3, #0
 800879c:	60fb      	str	r3, [r7, #12]
 800879e:	4b11      	ldr	r3, [pc, #68]	; (80087e4 <HAL_CAN_MspInit+0x88>)
 80087a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087a2:	4a10      	ldr	r2, [pc, #64]	; (80087e4 <HAL_CAN_MspInit+0x88>)
 80087a4:	f043 0301 	orr.w	r3, r3, #1
 80087a8:	6313      	str	r3, [r2, #48]	; 0x30
 80087aa:	4b0e      	ldr	r3, [pc, #56]	; (80087e4 <HAL_CAN_MspInit+0x88>)
 80087ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087ae:	f003 0301 	and.w	r3, r3, #1
 80087b2:	60fb      	str	r3, [r7, #12]
 80087b4:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80087b6:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80087ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80087bc:	2302      	movs	r3, #2
 80087be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80087c0:	2300      	movs	r3, #0
 80087c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80087c4:	2303      	movs	r3, #3
 80087c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80087c8:	2309      	movs	r3, #9
 80087ca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80087cc:	f107 0314 	add.w	r3, r7, #20
 80087d0:	4619      	mov	r1, r3
 80087d2:	4805      	ldr	r0, [pc, #20]	; (80087e8 <HAL_CAN_MspInit+0x8c>)
 80087d4:	f000 fb34 	bl	8008e40 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 80087d8:	bf00      	nop
 80087da:	3728      	adds	r7, #40	; 0x28
 80087dc:	46bd      	mov	sp, r7
 80087de:	bd80      	pop	{r7, pc}
 80087e0:	40006400 	.word	0x40006400
 80087e4:	40023800 	.word	0x40023800
 80087e8:	40020000 	.word	0x40020000

080087ec <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80087ec:	b580      	push	{r7, lr}
 80087ee:	b08a      	sub	sp, #40	; 0x28
 80087f0:	af00      	add	r7, sp, #0
 80087f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80087f4:	f107 0314 	add.w	r3, r7, #20
 80087f8:	2200      	movs	r2, #0
 80087fa:	601a      	str	r2, [r3, #0]
 80087fc:	605a      	str	r2, [r3, #4]
 80087fe:	609a      	str	r2, [r3, #8]
 8008800:	60da      	str	r2, [r3, #12]
 8008802:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	4a19      	ldr	r2, [pc, #100]	; (8008870 <HAL_I2C_MspInit+0x84>)
 800880a:	4293      	cmp	r3, r2
 800880c:	d12b      	bne.n	8008866 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800880e:	2300      	movs	r3, #0
 8008810:	613b      	str	r3, [r7, #16]
 8008812:	4b18      	ldr	r3, [pc, #96]	; (8008874 <HAL_I2C_MspInit+0x88>)
 8008814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008816:	4a17      	ldr	r2, [pc, #92]	; (8008874 <HAL_I2C_MspInit+0x88>)
 8008818:	f043 0302 	orr.w	r3, r3, #2
 800881c:	6313      	str	r3, [r2, #48]	; 0x30
 800881e:	4b15      	ldr	r3, [pc, #84]	; (8008874 <HAL_I2C_MspInit+0x88>)
 8008820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008822:	f003 0302 	and.w	r3, r3, #2
 8008826:	613b      	str	r3, [r7, #16]
 8008828:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800882a:	23c0      	movs	r3, #192	; 0xc0
 800882c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800882e:	2312      	movs	r3, #18
 8008830:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008832:	2300      	movs	r3, #0
 8008834:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008836:	2303      	movs	r3, #3
 8008838:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800883a:	2304      	movs	r3, #4
 800883c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800883e:	f107 0314 	add.w	r3, r7, #20
 8008842:	4619      	mov	r1, r3
 8008844:	480c      	ldr	r0, [pc, #48]	; (8008878 <HAL_I2C_MspInit+0x8c>)
 8008846:	f000 fafb 	bl	8008e40 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800884a:	2300      	movs	r3, #0
 800884c:	60fb      	str	r3, [r7, #12]
 800884e:	4b09      	ldr	r3, [pc, #36]	; (8008874 <HAL_I2C_MspInit+0x88>)
 8008850:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008852:	4a08      	ldr	r2, [pc, #32]	; (8008874 <HAL_I2C_MspInit+0x88>)
 8008854:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008858:	6413      	str	r3, [r2, #64]	; 0x40
 800885a:	4b06      	ldr	r3, [pc, #24]	; (8008874 <HAL_I2C_MspInit+0x88>)
 800885c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800885e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008862:	60fb      	str	r3, [r7, #12]
 8008864:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8008866:	bf00      	nop
 8008868:	3728      	adds	r7, #40	; 0x28
 800886a:	46bd      	mov	sp, r7
 800886c:	bd80      	pop	{r7, pc}
 800886e:	bf00      	nop
 8008870:	40005400 	.word	0x40005400
 8008874:	40023800 	.word	0x40023800
 8008878:	40020400 	.word	0x40020400

0800887c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800887c:	b480      	push	{r7}
 800887e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8008880:	e7fe      	b.n	8008880 <NMI_Handler+0x4>

08008882 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8008882:	b480      	push	{r7}
 8008884:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8008886:	e7fe      	b.n	8008886 <HardFault_Handler+0x4>

08008888 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8008888:	b480      	push	{r7}
 800888a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800888c:	e7fe      	b.n	800888c <MemManage_Handler+0x4>

0800888e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800888e:	b480      	push	{r7}
 8008890:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8008892:	e7fe      	b.n	8008892 <BusFault_Handler+0x4>

08008894 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8008894:	b480      	push	{r7}
 8008896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8008898:	e7fe      	b.n	8008898 <UsageFault_Handler+0x4>

0800889a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800889a:	b480      	push	{r7}
 800889c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800889e:	bf00      	nop
 80088a0:	46bd      	mov	sp, r7
 80088a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a6:	4770      	bx	lr

080088a8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80088a8:	b480      	push	{r7}
 80088aa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80088ac:	bf00      	nop
 80088ae:	46bd      	mov	sp, r7
 80088b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b4:	4770      	bx	lr

080088b6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80088b6:	b480      	push	{r7}
 80088b8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80088ba:	bf00      	nop
 80088bc:	46bd      	mov	sp, r7
 80088be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c2:	4770      	bx	lr

080088c4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80088c4:	b580      	push	{r7, lr}
 80088c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80088c8:	f000 f894 	bl	80089f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80088cc:	bf00      	nop
 80088ce:	bd80      	pop	{r7, pc}

080088d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80088d0:	b480      	push	{r7}
 80088d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80088d4:	4b07      	ldr	r3, [pc, #28]	; (80088f4 <SystemInit+0x24>)
 80088d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80088da:	4a06      	ldr	r2, [pc, #24]	; (80088f4 <SystemInit+0x24>)
 80088dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80088e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 80088e4:	4b03      	ldr	r3, [pc, #12]	; (80088f4 <SystemInit+0x24>)
 80088e6:	4a04      	ldr	r2, [pc, #16]	; (80088f8 <SystemInit+0x28>)
 80088e8:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 80088ea:	bf00      	nop
 80088ec:	46bd      	mov	sp, r7
 80088ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f2:	4770      	bx	lr
 80088f4:	e000ed00 	.word	0xe000ed00
 80088f8:	08008000 	.word	0x08008000

080088fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80088fc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8008934 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8008900:	480d      	ldr	r0, [pc, #52]	; (8008938 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8008902:	490e      	ldr	r1, [pc, #56]	; (800893c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8008904:	4a0e      	ldr	r2, [pc, #56]	; (8008940 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8008906:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8008908:	e002      	b.n	8008910 <LoopCopyDataInit>

0800890a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800890a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800890c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800890e:	3304      	adds	r3, #4

08008910 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008910:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8008912:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008914:	d3f9      	bcc.n	800890a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8008916:	4a0b      	ldr	r2, [pc, #44]	; (8008944 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8008918:	4c0b      	ldr	r4, [pc, #44]	; (8008948 <LoopFillZerobss+0x26>)
  movs r3, #0
 800891a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800891c:	e001      	b.n	8008922 <LoopFillZerobss>

0800891e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800891e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008920:	3204      	adds	r2, #4

08008922 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8008922:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008924:	d3fb      	bcc.n	800891e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8008926:	f7ff ffd3 	bl	80088d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800892a:	f001 f9e1 	bl	8009cf0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800892e:	f7ff fdcd 	bl	80084cc <main>
  bx  lr    
 8008932:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8008934:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8008938:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800893c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8008940:	08009d88 	.word	0x08009d88
  ldr r2, =_sbss
 8008944:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8008948:	200000a8 	.word	0x200000a8

0800894c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800894c:	e7fe      	b.n	800894c <ADC_IRQHandler>
	...

08008950 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008950:	b580      	push	{r7, lr}
 8008952:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8008954:	4b0e      	ldr	r3, [pc, #56]	; (8008990 <HAL_Init+0x40>)
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	4a0d      	ldr	r2, [pc, #52]	; (8008990 <HAL_Init+0x40>)
 800895a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800895e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8008960:	4b0b      	ldr	r3, [pc, #44]	; (8008990 <HAL_Init+0x40>)
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	4a0a      	ldr	r2, [pc, #40]	; (8008990 <HAL_Init+0x40>)
 8008966:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800896a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800896c:	4b08      	ldr	r3, [pc, #32]	; (8008990 <HAL_Init+0x40>)
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	4a07      	ldr	r2, [pc, #28]	; (8008990 <HAL_Init+0x40>)
 8008972:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008976:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8008978:	2003      	movs	r0, #3
 800897a:	f000 fa2d 	bl	8008dd8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800897e:	200f      	movs	r0, #15
 8008980:	f000 f808 	bl	8008994 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8008984:	f7ff fec2 	bl	800870c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8008988:	2300      	movs	r3, #0
}
 800898a:	4618      	mov	r0, r3
 800898c:	bd80      	pop	{r7, pc}
 800898e:	bf00      	nop
 8008990:	40023c00 	.word	0x40023c00

08008994 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008994:	b580      	push	{r7, lr}
 8008996:	b082      	sub	sp, #8
 8008998:	af00      	add	r7, sp, #0
 800899a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800899c:	4b12      	ldr	r3, [pc, #72]	; (80089e8 <HAL_InitTick+0x54>)
 800899e:	681a      	ldr	r2, [r3, #0]
 80089a0:	4b12      	ldr	r3, [pc, #72]	; (80089ec <HAL_InitTick+0x58>)
 80089a2:	781b      	ldrb	r3, [r3, #0]
 80089a4:	4619      	mov	r1, r3
 80089a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80089aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80089ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80089b2:	4618      	mov	r0, r3
 80089b4:	f000 fa37 	bl	8008e26 <HAL_SYSTICK_Config>
 80089b8:	4603      	mov	r3, r0
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d001      	beq.n	80089c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80089be:	2301      	movs	r3, #1
 80089c0:	e00e      	b.n	80089e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	2b0f      	cmp	r3, #15
 80089c6:	d80a      	bhi.n	80089de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80089c8:	2200      	movs	r2, #0
 80089ca:	6879      	ldr	r1, [r7, #4]
 80089cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80089d0:	f000 fa0d 	bl	8008dee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80089d4:	4a06      	ldr	r2, [pc, #24]	; (80089f0 <HAL_InitTick+0x5c>)
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80089da:	2300      	movs	r3, #0
 80089dc:	e000      	b.n	80089e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80089de:	2301      	movs	r3, #1
}
 80089e0:	4618      	mov	r0, r3
 80089e2:	3708      	adds	r7, #8
 80089e4:	46bd      	mov	sp, r7
 80089e6:	bd80      	pop	{r7, pc}
 80089e8:	20000000 	.word	0x20000000
 80089ec:	20000008 	.word	0x20000008
 80089f0:	20000004 	.word	0x20000004

080089f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80089f4:	b480      	push	{r7}
 80089f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80089f8:	4b06      	ldr	r3, [pc, #24]	; (8008a14 <HAL_IncTick+0x20>)
 80089fa:	781b      	ldrb	r3, [r3, #0]
 80089fc:	461a      	mov	r2, r3
 80089fe:	4b06      	ldr	r3, [pc, #24]	; (8008a18 <HAL_IncTick+0x24>)
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	4413      	add	r3, r2
 8008a04:	4a04      	ldr	r2, [pc, #16]	; (8008a18 <HAL_IncTick+0x24>)
 8008a06:	6013      	str	r3, [r2, #0]
}
 8008a08:	bf00      	nop
 8008a0a:	46bd      	mov	sp, r7
 8008a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a10:	4770      	bx	lr
 8008a12:	bf00      	nop
 8008a14:	20000008 	.word	0x20000008
 8008a18:	200000a4 	.word	0x200000a4

08008a1c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008a1c:	b480      	push	{r7}
 8008a1e:	af00      	add	r7, sp, #0
  return uwTick;
 8008a20:	4b03      	ldr	r3, [pc, #12]	; (8008a30 <HAL_GetTick+0x14>)
 8008a22:	681b      	ldr	r3, [r3, #0]
}
 8008a24:	4618      	mov	r0, r3
 8008a26:	46bd      	mov	sp, r7
 8008a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a2c:	4770      	bx	lr
 8008a2e:	bf00      	nop
 8008a30:	200000a4 	.word	0x200000a4

08008a34 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8008a34:	b580      	push	{r7, lr}
 8008a36:	b084      	sub	sp, #16
 8008a38:	af00      	add	r7, sp, #0
 8008a3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008a3c:	f7ff ffee 	bl	8008a1c <HAL_GetTick>
 8008a40:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008a4c:	d005      	beq.n	8008a5a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8008a4e:	4b0a      	ldr	r3, [pc, #40]	; (8008a78 <HAL_Delay+0x44>)
 8008a50:	781b      	ldrb	r3, [r3, #0]
 8008a52:	461a      	mov	r2, r3
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	4413      	add	r3, r2
 8008a58:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8008a5a:	bf00      	nop
 8008a5c:	f7ff ffde 	bl	8008a1c <HAL_GetTick>
 8008a60:	4602      	mov	r2, r0
 8008a62:	68bb      	ldr	r3, [r7, #8]
 8008a64:	1ad3      	subs	r3, r2, r3
 8008a66:	68fa      	ldr	r2, [r7, #12]
 8008a68:	429a      	cmp	r2, r3
 8008a6a:	d8f7      	bhi.n	8008a5c <HAL_Delay+0x28>
  {
  }
}
 8008a6c:	bf00      	nop
 8008a6e:	bf00      	nop
 8008a70:	3710      	adds	r7, #16
 8008a72:	46bd      	mov	sp, r7
 8008a74:	bd80      	pop	{r7, pc}
 8008a76:	bf00      	nop
 8008a78:	20000008 	.word	0x20000008

08008a7c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8008a7c:	b580      	push	{r7, lr}
 8008a7e:	b084      	sub	sp, #16
 8008a80:	af00      	add	r7, sp, #0
 8008a82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d101      	bne.n	8008a8e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8008a8a:	2301      	movs	r3, #1
 8008a8c:	e0ed      	b.n	8008c6a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008a94:	b2db      	uxtb	r3, r3
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d102      	bne.n	8008aa0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8008a9a:	6878      	ldr	r0, [r7, #4]
 8008a9c:	f7ff fe5e 	bl	800875c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	681a      	ldr	r2, [r3, #0]
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	f042 0201 	orr.w	r2, r2, #1
 8008aae:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008ab0:	f7ff ffb4 	bl	8008a1c <HAL_GetTick>
 8008ab4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8008ab6:	e012      	b.n	8008ade <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8008ab8:	f7ff ffb0 	bl	8008a1c <HAL_GetTick>
 8008abc:	4602      	mov	r2, r0
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	1ad3      	subs	r3, r2, r3
 8008ac2:	2b0a      	cmp	r3, #10
 8008ac4:	d90b      	bls.n	8008ade <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008aca:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	2205      	movs	r2, #5
 8008ad6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8008ada:	2301      	movs	r3, #1
 8008adc:	e0c5      	b.n	8008c6a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	685b      	ldr	r3, [r3, #4]
 8008ae4:	f003 0301 	and.w	r3, r3, #1
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d0e5      	beq.n	8008ab8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	681a      	ldr	r2, [r3, #0]
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	f022 0202 	bic.w	r2, r2, #2
 8008afa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008afc:	f7ff ff8e 	bl	8008a1c <HAL_GetTick>
 8008b00:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8008b02:	e012      	b.n	8008b2a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8008b04:	f7ff ff8a 	bl	8008a1c <HAL_GetTick>
 8008b08:	4602      	mov	r2, r0
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	1ad3      	subs	r3, r2, r3
 8008b0e:	2b0a      	cmp	r3, #10
 8008b10:	d90b      	bls.n	8008b2a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b16:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	2205      	movs	r2, #5
 8008b22:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8008b26:	2301      	movs	r3, #1
 8008b28:	e09f      	b.n	8008c6a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	685b      	ldr	r3, [r3, #4]
 8008b30:	f003 0302 	and.w	r3, r3, #2
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d1e5      	bne.n	8008b04 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	7e1b      	ldrb	r3, [r3, #24]
 8008b3c:	2b01      	cmp	r3, #1
 8008b3e:	d108      	bne.n	8008b52 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	681a      	ldr	r2, [r3, #0]
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008b4e:	601a      	str	r2, [r3, #0]
 8008b50:	e007      	b.n	8008b62 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	681a      	ldr	r2, [r3, #0]
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008b60:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	7e5b      	ldrb	r3, [r3, #25]
 8008b66:	2b01      	cmp	r3, #1
 8008b68:	d108      	bne.n	8008b7c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	681a      	ldr	r2, [r3, #0]
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008b78:	601a      	str	r2, [r3, #0]
 8008b7a:	e007      	b.n	8008b8c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	681a      	ldr	r2, [r3, #0]
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008b8a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	7e9b      	ldrb	r3, [r3, #26]
 8008b90:	2b01      	cmp	r3, #1
 8008b92:	d108      	bne.n	8008ba6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	681a      	ldr	r2, [r3, #0]
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	f042 0220 	orr.w	r2, r2, #32
 8008ba2:	601a      	str	r2, [r3, #0]
 8008ba4:	e007      	b.n	8008bb6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	681a      	ldr	r2, [r3, #0]
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	f022 0220 	bic.w	r2, r2, #32
 8008bb4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	7edb      	ldrb	r3, [r3, #27]
 8008bba:	2b01      	cmp	r3, #1
 8008bbc:	d108      	bne.n	8008bd0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	681a      	ldr	r2, [r3, #0]
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	f022 0210 	bic.w	r2, r2, #16
 8008bcc:	601a      	str	r2, [r3, #0]
 8008bce:	e007      	b.n	8008be0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	681a      	ldr	r2, [r3, #0]
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	f042 0210 	orr.w	r2, r2, #16
 8008bde:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	7f1b      	ldrb	r3, [r3, #28]
 8008be4:	2b01      	cmp	r3, #1
 8008be6:	d108      	bne.n	8008bfa <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	681a      	ldr	r2, [r3, #0]
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	f042 0208 	orr.w	r2, r2, #8
 8008bf6:	601a      	str	r2, [r3, #0]
 8008bf8:	e007      	b.n	8008c0a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	681a      	ldr	r2, [r3, #0]
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	f022 0208 	bic.w	r2, r2, #8
 8008c08:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	7f5b      	ldrb	r3, [r3, #29]
 8008c0e:	2b01      	cmp	r3, #1
 8008c10:	d108      	bne.n	8008c24 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	681a      	ldr	r2, [r3, #0]
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	f042 0204 	orr.w	r2, r2, #4
 8008c20:	601a      	str	r2, [r3, #0]
 8008c22:	e007      	b.n	8008c34 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	681a      	ldr	r2, [r3, #0]
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	f022 0204 	bic.w	r2, r2, #4
 8008c32:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	689a      	ldr	r2, [r3, #8]
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	68db      	ldr	r3, [r3, #12]
 8008c3c:	431a      	orrs	r2, r3
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	691b      	ldr	r3, [r3, #16]
 8008c42:	431a      	orrs	r2, r3
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	695b      	ldr	r3, [r3, #20]
 8008c48:	ea42 0103 	orr.w	r1, r2, r3
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	685b      	ldr	r3, [r3, #4]
 8008c50:	1e5a      	subs	r2, r3, #1
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	430a      	orrs	r2, r1
 8008c58:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	2200      	movs	r2, #0
 8008c5e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	2201      	movs	r2, #1
 8008c64:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8008c68:	2300      	movs	r3, #0
}
 8008c6a:	4618      	mov	r0, r3
 8008c6c:	3710      	adds	r7, #16
 8008c6e:	46bd      	mov	sp, r7
 8008c70:	bd80      	pop	{r7, pc}
	...

08008c74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008c74:	b480      	push	{r7}
 8008c76:	b085      	sub	sp, #20
 8008c78:	af00      	add	r7, sp, #0
 8008c7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	f003 0307 	and.w	r3, r3, #7
 8008c82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008c84:	4b0c      	ldr	r3, [pc, #48]	; (8008cb8 <__NVIC_SetPriorityGrouping+0x44>)
 8008c86:	68db      	ldr	r3, [r3, #12]
 8008c88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8008c8a:	68ba      	ldr	r2, [r7, #8]
 8008c8c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8008c90:	4013      	ands	r3, r2
 8008c92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008c98:	68bb      	ldr	r3, [r7, #8]
 8008c9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8008c9c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8008ca0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008ca4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8008ca6:	4a04      	ldr	r2, [pc, #16]	; (8008cb8 <__NVIC_SetPriorityGrouping+0x44>)
 8008ca8:	68bb      	ldr	r3, [r7, #8]
 8008caa:	60d3      	str	r3, [r2, #12]
}
 8008cac:	bf00      	nop
 8008cae:	3714      	adds	r7, #20
 8008cb0:	46bd      	mov	sp, r7
 8008cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cb6:	4770      	bx	lr
 8008cb8:	e000ed00 	.word	0xe000ed00

08008cbc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8008cbc:	b480      	push	{r7}
 8008cbe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008cc0:	4b04      	ldr	r3, [pc, #16]	; (8008cd4 <__NVIC_GetPriorityGrouping+0x18>)
 8008cc2:	68db      	ldr	r3, [r3, #12]
 8008cc4:	0a1b      	lsrs	r3, r3, #8
 8008cc6:	f003 0307 	and.w	r3, r3, #7
}
 8008cca:	4618      	mov	r0, r3
 8008ccc:	46bd      	mov	sp, r7
 8008cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd2:	4770      	bx	lr
 8008cd4:	e000ed00 	.word	0xe000ed00

08008cd8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008cd8:	b480      	push	{r7}
 8008cda:	b083      	sub	sp, #12
 8008cdc:	af00      	add	r7, sp, #0
 8008cde:	4603      	mov	r3, r0
 8008ce0:	6039      	str	r1, [r7, #0]
 8008ce2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008ce4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	db0a      	blt.n	8008d02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008cec:	683b      	ldr	r3, [r7, #0]
 8008cee:	b2da      	uxtb	r2, r3
 8008cf0:	490c      	ldr	r1, [pc, #48]	; (8008d24 <__NVIC_SetPriority+0x4c>)
 8008cf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008cf6:	0112      	lsls	r2, r2, #4
 8008cf8:	b2d2      	uxtb	r2, r2
 8008cfa:	440b      	add	r3, r1
 8008cfc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8008d00:	e00a      	b.n	8008d18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008d02:	683b      	ldr	r3, [r7, #0]
 8008d04:	b2da      	uxtb	r2, r3
 8008d06:	4908      	ldr	r1, [pc, #32]	; (8008d28 <__NVIC_SetPriority+0x50>)
 8008d08:	79fb      	ldrb	r3, [r7, #7]
 8008d0a:	f003 030f 	and.w	r3, r3, #15
 8008d0e:	3b04      	subs	r3, #4
 8008d10:	0112      	lsls	r2, r2, #4
 8008d12:	b2d2      	uxtb	r2, r2
 8008d14:	440b      	add	r3, r1
 8008d16:	761a      	strb	r2, [r3, #24]
}
 8008d18:	bf00      	nop
 8008d1a:	370c      	adds	r7, #12
 8008d1c:	46bd      	mov	sp, r7
 8008d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d22:	4770      	bx	lr
 8008d24:	e000e100 	.word	0xe000e100
 8008d28:	e000ed00 	.word	0xe000ed00

08008d2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008d2c:	b480      	push	{r7}
 8008d2e:	b089      	sub	sp, #36	; 0x24
 8008d30:	af00      	add	r7, sp, #0
 8008d32:	60f8      	str	r0, [r7, #12]
 8008d34:	60b9      	str	r1, [r7, #8]
 8008d36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	f003 0307 	and.w	r3, r3, #7
 8008d3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008d40:	69fb      	ldr	r3, [r7, #28]
 8008d42:	f1c3 0307 	rsb	r3, r3, #7
 8008d46:	2b04      	cmp	r3, #4
 8008d48:	bf28      	it	cs
 8008d4a:	2304      	movcs	r3, #4
 8008d4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008d4e:	69fb      	ldr	r3, [r7, #28]
 8008d50:	3304      	adds	r3, #4
 8008d52:	2b06      	cmp	r3, #6
 8008d54:	d902      	bls.n	8008d5c <NVIC_EncodePriority+0x30>
 8008d56:	69fb      	ldr	r3, [r7, #28]
 8008d58:	3b03      	subs	r3, #3
 8008d5a:	e000      	b.n	8008d5e <NVIC_EncodePriority+0x32>
 8008d5c:	2300      	movs	r3, #0
 8008d5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008d60:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008d64:	69bb      	ldr	r3, [r7, #24]
 8008d66:	fa02 f303 	lsl.w	r3, r2, r3
 8008d6a:	43da      	mvns	r2, r3
 8008d6c:	68bb      	ldr	r3, [r7, #8]
 8008d6e:	401a      	ands	r2, r3
 8008d70:	697b      	ldr	r3, [r7, #20]
 8008d72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008d74:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8008d78:	697b      	ldr	r3, [r7, #20]
 8008d7a:	fa01 f303 	lsl.w	r3, r1, r3
 8008d7e:	43d9      	mvns	r1, r3
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008d84:	4313      	orrs	r3, r2
         );
}
 8008d86:	4618      	mov	r0, r3
 8008d88:	3724      	adds	r7, #36	; 0x24
 8008d8a:	46bd      	mov	sp, r7
 8008d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d90:	4770      	bx	lr
	...

08008d94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8008d94:	b580      	push	{r7, lr}
 8008d96:	b082      	sub	sp, #8
 8008d98:	af00      	add	r7, sp, #0
 8008d9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	3b01      	subs	r3, #1
 8008da0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008da4:	d301      	bcc.n	8008daa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8008da6:	2301      	movs	r3, #1
 8008da8:	e00f      	b.n	8008dca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008daa:	4a0a      	ldr	r2, [pc, #40]	; (8008dd4 <SysTick_Config+0x40>)
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	3b01      	subs	r3, #1
 8008db0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8008db2:	210f      	movs	r1, #15
 8008db4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008db8:	f7ff ff8e 	bl	8008cd8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008dbc:	4b05      	ldr	r3, [pc, #20]	; (8008dd4 <SysTick_Config+0x40>)
 8008dbe:	2200      	movs	r2, #0
 8008dc0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008dc2:	4b04      	ldr	r3, [pc, #16]	; (8008dd4 <SysTick_Config+0x40>)
 8008dc4:	2207      	movs	r2, #7
 8008dc6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008dc8:	2300      	movs	r3, #0
}
 8008dca:	4618      	mov	r0, r3
 8008dcc:	3708      	adds	r7, #8
 8008dce:	46bd      	mov	sp, r7
 8008dd0:	bd80      	pop	{r7, pc}
 8008dd2:	bf00      	nop
 8008dd4:	e000e010 	.word	0xe000e010

08008dd8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008dd8:	b580      	push	{r7, lr}
 8008dda:	b082      	sub	sp, #8
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008de0:	6878      	ldr	r0, [r7, #4]
 8008de2:	f7ff ff47 	bl	8008c74 <__NVIC_SetPriorityGrouping>
}
 8008de6:	bf00      	nop
 8008de8:	3708      	adds	r7, #8
 8008dea:	46bd      	mov	sp, r7
 8008dec:	bd80      	pop	{r7, pc}

08008dee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8008dee:	b580      	push	{r7, lr}
 8008df0:	b086      	sub	sp, #24
 8008df2:	af00      	add	r7, sp, #0
 8008df4:	4603      	mov	r3, r0
 8008df6:	60b9      	str	r1, [r7, #8]
 8008df8:	607a      	str	r2, [r7, #4]
 8008dfa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8008dfc:	2300      	movs	r3, #0
 8008dfe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8008e00:	f7ff ff5c 	bl	8008cbc <__NVIC_GetPriorityGrouping>
 8008e04:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8008e06:	687a      	ldr	r2, [r7, #4]
 8008e08:	68b9      	ldr	r1, [r7, #8]
 8008e0a:	6978      	ldr	r0, [r7, #20]
 8008e0c:	f7ff ff8e 	bl	8008d2c <NVIC_EncodePriority>
 8008e10:	4602      	mov	r2, r0
 8008e12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008e16:	4611      	mov	r1, r2
 8008e18:	4618      	mov	r0, r3
 8008e1a:	f7ff ff5d 	bl	8008cd8 <__NVIC_SetPriority>
}
 8008e1e:	bf00      	nop
 8008e20:	3718      	adds	r7, #24
 8008e22:	46bd      	mov	sp, r7
 8008e24:	bd80      	pop	{r7, pc}

08008e26 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8008e26:	b580      	push	{r7, lr}
 8008e28:	b082      	sub	sp, #8
 8008e2a:	af00      	add	r7, sp, #0
 8008e2c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8008e2e:	6878      	ldr	r0, [r7, #4]
 8008e30:	f7ff ffb0 	bl	8008d94 <SysTick_Config>
 8008e34:	4603      	mov	r3, r0
}
 8008e36:	4618      	mov	r0, r3
 8008e38:	3708      	adds	r7, #8
 8008e3a:	46bd      	mov	sp, r7
 8008e3c:	bd80      	pop	{r7, pc}
	...

08008e40 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008e40:	b480      	push	{r7}
 8008e42:	b089      	sub	sp, #36	; 0x24
 8008e44:	af00      	add	r7, sp, #0
 8008e46:	6078      	str	r0, [r7, #4]
 8008e48:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8008e4e:	2300      	movs	r3, #0
 8008e50:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8008e52:	2300      	movs	r3, #0
 8008e54:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008e56:	2300      	movs	r3, #0
 8008e58:	61fb      	str	r3, [r7, #28]
 8008e5a:	e16b      	b.n	8009134 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8008e5c:	2201      	movs	r2, #1
 8008e5e:	69fb      	ldr	r3, [r7, #28]
 8008e60:	fa02 f303 	lsl.w	r3, r2, r3
 8008e64:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8008e66:	683b      	ldr	r3, [r7, #0]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	697a      	ldr	r2, [r7, #20]
 8008e6c:	4013      	ands	r3, r2
 8008e6e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8008e70:	693a      	ldr	r2, [r7, #16]
 8008e72:	697b      	ldr	r3, [r7, #20]
 8008e74:	429a      	cmp	r2, r3
 8008e76:	f040 815a 	bne.w	800912e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008e7a:	683b      	ldr	r3, [r7, #0]
 8008e7c:	685b      	ldr	r3, [r3, #4]
 8008e7e:	f003 0303 	and.w	r3, r3, #3
 8008e82:	2b01      	cmp	r3, #1
 8008e84:	d005      	beq.n	8008e92 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008e86:	683b      	ldr	r3, [r7, #0]
 8008e88:	685b      	ldr	r3, [r3, #4]
 8008e8a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008e8e:	2b02      	cmp	r3, #2
 8008e90:	d130      	bne.n	8008ef4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	689b      	ldr	r3, [r3, #8]
 8008e96:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8008e98:	69fb      	ldr	r3, [r7, #28]
 8008e9a:	005b      	lsls	r3, r3, #1
 8008e9c:	2203      	movs	r2, #3
 8008e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8008ea2:	43db      	mvns	r3, r3
 8008ea4:	69ba      	ldr	r2, [r7, #24]
 8008ea6:	4013      	ands	r3, r2
 8008ea8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008eaa:	683b      	ldr	r3, [r7, #0]
 8008eac:	68da      	ldr	r2, [r3, #12]
 8008eae:	69fb      	ldr	r3, [r7, #28]
 8008eb0:	005b      	lsls	r3, r3, #1
 8008eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8008eb6:	69ba      	ldr	r2, [r7, #24]
 8008eb8:	4313      	orrs	r3, r2
 8008eba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	69ba      	ldr	r2, [r7, #24]
 8008ec0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	685b      	ldr	r3, [r3, #4]
 8008ec6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008ec8:	2201      	movs	r2, #1
 8008eca:	69fb      	ldr	r3, [r7, #28]
 8008ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8008ed0:	43db      	mvns	r3, r3
 8008ed2:	69ba      	ldr	r2, [r7, #24]
 8008ed4:	4013      	ands	r3, r2
 8008ed6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008ed8:	683b      	ldr	r3, [r7, #0]
 8008eda:	685b      	ldr	r3, [r3, #4]
 8008edc:	091b      	lsrs	r3, r3, #4
 8008ede:	f003 0201 	and.w	r2, r3, #1
 8008ee2:	69fb      	ldr	r3, [r7, #28]
 8008ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8008ee8:	69ba      	ldr	r2, [r7, #24]
 8008eea:	4313      	orrs	r3, r2
 8008eec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	69ba      	ldr	r2, [r7, #24]
 8008ef2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008ef4:	683b      	ldr	r3, [r7, #0]
 8008ef6:	685b      	ldr	r3, [r3, #4]
 8008ef8:	f003 0303 	and.w	r3, r3, #3
 8008efc:	2b03      	cmp	r3, #3
 8008efe:	d017      	beq.n	8008f30 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	68db      	ldr	r3, [r3, #12]
 8008f04:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8008f06:	69fb      	ldr	r3, [r7, #28]
 8008f08:	005b      	lsls	r3, r3, #1
 8008f0a:	2203      	movs	r2, #3
 8008f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8008f10:	43db      	mvns	r3, r3
 8008f12:	69ba      	ldr	r2, [r7, #24]
 8008f14:	4013      	ands	r3, r2
 8008f16:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008f18:	683b      	ldr	r3, [r7, #0]
 8008f1a:	689a      	ldr	r2, [r3, #8]
 8008f1c:	69fb      	ldr	r3, [r7, #28]
 8008f1e:	005b      	lsls	r3, r3, #1
 8008f20:	fa02 f303 	lsl.w	r3, r2, r3
 8008f24:	69ba      	ldr	r2, [r7, #24]
 8008f26:	4313      	orrs	r3, r2
 8008f28:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	69ba      	ldr	r2, [r7, #24]
 8008f2e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008f30:	683b      	ldr	r3, [r7, #0]
 8008f32:	685b      	ldr	r3, [r3, #4]
 8008f34:	f003 0303 	and.w	r3, r3, #3
 8008f38:	2b02      	cmp	r3, #2
 8008f3a:	d123      	bne.n	8008f84 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008f3c:	69fb      	ldr	r3, [r7, #28]
 8008f3e:	08da      	lsrs	r2, r3, #3
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	3208      	adds	r2, #8
 8008f44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f48:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8008f4a:	69fb      	ldr	r3, [r7, #28]
 8008f4c:	f003 0307 	and.w	r3, r3, #7
 8008f50:	009b      	lsls	r3, r3, #2
 8008f52:	220f      	movs	r2, #15
 8008f54:	fa02 f303 	lsl.w	r3, r2, r3
 8008f58:	43db      	mvns	r3, r3
 8008f5a:	69ba      	ldr	r2, [r7, #24]
 8008f5c:	4013      	ands	r3, r2
 8008f5e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8008f60:	683b      	ldr	r3, [r7, #0]
 8008f62:	691a      	ldr	r2, [r3, #16]
 8008f64:	69fb      	ldr	r3, [r7, #28]
 8008f66:	f003 0307 	and.w	r3, r3, #7
 8008f6a:	009b      	lsls	r3, r3, #2
 8008f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8008f70:	69ba      	ldr	r2, [r7, #24]
 8008f72:	4313      	orrs	r3, r2
 8008f74:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008f76:	69fb      	ldr	r3, [r7, #28]
 8008f78:	08da      	lsrs	r2, r3, #3
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	3208      	adds	r2, #8
 8008f7e:	69b9      	ldr	r1, [r7, #24]
 8008f80:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8008f8a:	69fb      	ldr	r3, [r7, #28]
 8008f8c:	005b      	lsls	r3, r3, #1
 8008f8e:	2203      	movs	r2, #3
 8008f90:	fa02 f303 	lsl.w	r3, r2, r3
 8008f94:	43db      	mvns	r3, r3
 8008f96:	69ba      	ldr	r2, [r7, #24]
 8008f98:	4013      	ands	r3, r2
 8008f9a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008f9c:	683b      	ldr	r3, [r7, #0]
 8008f9e:	685b      	ldr	r3, [r3, #4]
 8008fa0:	f003 0203 	and.w	r2, r3, #3
 8008fa4:	69fb      	ldr	r3, [r7, #28]
 8008fa6:	005b      	lsls	r3, r3, #1
 8008fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8008fac:	69ba      	ldr	r2, [r7, #24]
 8008fae:	4313      	orrs	r3, r2
 8008fb0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	69ba      	ldr	r2, [r7, #24]
 8008fb6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008fb8:	683b      	ldr	r3, [r7, #0]
 8008fba:	685b      	ldr	r3, [r3, #4]
 8008fbc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	f000 80b4 	beq.w	800912e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008fc6:	2300      	movs	r3, #0
 8008fc8:	60fb      	str	r3, [r7, #12]
 8008fca:	4b60      	ldr	r3, [pc, #384]	; (800914c <HAL_GPIO_Init+0x30c>)
 8008fcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008fce:	4a5f      	ldr	r2, [pc, #380]	; (800914c <HAL_GPIO_Init+0x30c>)
 8008fd0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008fd4:	6453      	str	r3, [r2, #68]	; 0x44
 8008fd6:	4b5d      	ldr	r3, [pc, #372]	; (800914c <HAL_GPIO_Init+0x30c>)
 8008fd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008fda:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008fde:	60fb      	str	r3, [r7, #12]
 8008fe0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008fe2:	4a5b      	ldr	r2, [pc, #364]	; (8009150 <HAL_GPIO_Init+0x310>)
 8008fe4:	69fb      	ldr	r3, [r7, #28]
 8008fe6:	089b      	lsrs	r3, r3, #2
 8008fe8:	3302      	adds	r3, #2
 8008fea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008fee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8008ff0:	69fb      	ldr	r3, [r7, #28]
 8008ff2:	f003 0303 	and.w	r3, r3, #3
 8008ff6:	009b      	lsls	r3, r3, #2
 8008ff8:	220f      	movs	r2, #15
 8008ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8008ffe:	43db      	mvns	r3, r3
 8009000:	69ba      	ldr	r2, [r7, #24]
 8009002:	4013      	ands	r3, r2
 8009004:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	4a52      	ldr	r2, [pc, #328]	; (8009154 <HAL_GPIO_Init+0x314>)
 800900a:	4293      	cmp	r3, r2
 800900c:	d02b      	beq.n	8009066 <HAL_GPIO_Init+0x226>
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	4a51      	ldr	r2, [pc, #324]	; (8009158 <HAL_GPIO_Init+0x318>)
 8009012:	4293      	cmp	r3, r2
 8009014:	d025      	beq.n	8009062 <HAL_GPIO_Init+0x222>
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	4a50      	ldr	r2, [pc, #320]	; (800915c <HAL_GPIO_Init+0x31c>)
 800901a:	4293      	cmp	r3, r2
 800901c:	d01f      	beq.n	800905e <HAL_GPIO_Init+0x21e>
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	4a4f      	ldr	r2, [pc, #316]	; (8009160 <HAL_GPIO_Init+0x320>)
 8009022:	4293      	cmp	r3, r2
 8009024:	d019      	beq.n	800905a <HAL_GPIO_Init+0x21a>
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	4a4e      	ldr	r2, [pc, #312]	; (8009164 <HAL_GPIO_Init+0x324>)
 800902a:	4293      	cmp	r3, r2
 800902c:	d013      	beq.n	8009056 <HAL_GPIO_Init+0x216>
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	4a4d      	ldr	r2, [pc, #308]	; (8009168 <HAL_GPIO_Init+0x328>)
 8009032:	4293      	cmp	r3, r2
 8009034:	d00d      	beq.n	8009052 <HAL_GPIO_Init+0x212>
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	4a4c      	ldr	r2, [pc, #304]	; (800916c <HAL_GPIO_Init+0x32c>)
 800903a:	4293      	cmp	r3, r2
 800903c:	d007      	beq.n	800904e <HAL_GPIO_Init+0x20e>
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	4a4b      	ldr	r2, [pc, #300]	; (8009170 <HAL_GPIO_Init+0x330>)
 8009042:	4293      	cmp	r3, r2
 8009044:	d101      	bne.n	800904a <HAL_GPIO_Init+0x20a>
 8009046:	2307      	movs	r3, #7
 8009048:	e00e      	b.n	8009068 <HAL_GPIO_Init+0x228>
 800904a:	2308      	movs	r3, #8
 800904c:	e00c      	b.n	8009068 <HAL_GPIO_Init+0x228>
 800904e:	2306      	movs	r3, #6
 8009050:	e00a      	b.n	8009068 <HAL_GPIO_Init+0x228>
 8009052:	2305      	movs	r3, #5
 8009054:	e008      	b.n	8009068 <HAL_GPIO_Init+0x228>
 8009056:	2304      	movs	r3, #4
 8009058:	e006      	b.n	8009068 <HAL_GPIO_Init+0x228>
 800905a:	2303      	movs	r3, #3
 800905c:	e004      	b.n	8009068 <HAL_GPIO_Init+0x228>
 800905e:	2302      	movs	r3, #2
 8009060:	e002      	b.n	8009068 <HAL_GPIO_Init+0x228>
 8009062:	2301      	movs	r3, #1
 8009064:	e000      	b.n	8009068 <HAL_GPIO_Init+0x228>
 8009066:	2300      	movs	r3, #0
 8009068:	69fa      	ldr	r2, [r7, #28]
 800906a:	f002 0203 	and.w	r2, r2, #3
 800906e:	0092      	lsls	r2, r2, #2
 8009070:	4093      	lsls	r3, r2
 8009072:	69ba      	ldr	r2, [r7, #24]
 8009074:	4313      	orrs	r3, r2
 8009076:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8009078:	4935      	ldr	r1, [pc, #212]	; (8009150 <HAL_GPIO_Init+0x310>)
 800907a:	69fb      	ldr	r3, [r7, #28]
 800907c:	089b      	lsrs	r3, r3, #2
 800907e:	3302      	adds	r3, #2
 8009080:	69ba      	ldr	r2, [r7, #24]
 8009082:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8009086:	4b3b      	ldr	r3, [pc, #236]	; (8009174 <HAL_GPIO_Init+0x334>)
 8009088:	689b      	ldr	r3, [r3, #8]
 800908a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800908c:	693b      	ldr	r3, [r7, #16]
 800908e:	43db      	mvns	r3, r3
 8009090:	69ba      	ldr	r2, [r7, #24]
 8009092:	4013      	ands	r3, r2
 8009094:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8009096:	683b      	ldr	r3, [r7, #0]
 8009098:	685b      	ldr	r3, [r3, #4]
 800909a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d003      	beq.n	80090aa <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80090a2:	69ba      	ldr	r2, [r7, #24]
 80090a4:	693b      	ldr	r3, [r7, #16]
 80090a6:	4313      	orrs	r3, r2
 80090a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80090aa:	4a32      	ldr	r2, [pc, #200]	; (8009174 <HAL_GPIO_Init+0x334>)
 80090ac:	69bb      	ldr	r3, [r7, #24]
 80090ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80090b0:	4b30      	ldr	r3, [pc, #192]	; (8009174 <HAL_GPIO_Init+0x334>)
 80090b2:	68db      	ldr	r3, [r3, #12]
 80090b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80090b6:	693b      	ldr	r3, [r7, #16]
 80090b8:	43db      	mvns	r3, r3
 80090ba:	69ba      	ldr	r2, [r7, #24]
 80090bc:	4013      	ands	r3, r2
 80090be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80090c0:	683b      	ldr	r3, [r7, #0]
 80090c2:	685b      	ldr	r3, [r3, #4]
 80090c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d003      	beq.n	80090d4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80090cc:	69ba      	ldr	r2, [r7, #24]
 80090ce:	693b      	ldr	r3, [r7, #16]
 80090d0:	4313      	orrs	r3, r2
 80090d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80090d4:	4a27      	ldr	r2, [pc, #156]	; (8009174 <HAL_GPIO_Init+0x334>)
 80090d6:	69bb      	ldr	r3, [r7, #24]
 80090d8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80090da:	4b26      	ldr	r3, [pc, #152]	; (8009174 <HAL_GPIO_Init+0x334>)
 80090dc:	685b      	ldr	r3, [r3, #4]
 80090de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80090e0:	693b      	ldr	r3, [r7, #16]
 80090e2:	43db      	mvns	r3, r3
 80090e4:	69ba      	ldr	r2, [r7, #24]
 80090e6:	4013      	ands	r3, r2
 80090e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80090ea:	683b      	ldr	r3, [r7, #0]
 80090ec:	685b      	ldr	r3, [r3, #4]
 80090ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d003      	beq.n	80090fe <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80090f6:	69ba      	ldr	r2, [r7, #24]
 80090f8:	693b      	ldr	r3, [r7, #16]
 80090fa:	4313      	orrs	r3, r2
 80090fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80090fe:	4a1d      	ldr	r2, [pc, #116]	; (8009174 <HAL_GPIO_Init+0x334>)
 8009100:	69bb      	ldr	r3, [r7, #24]
 8009102:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8009104:	4b1b      	ldr	r3, [pc, #108]	; (8009174 <HAL_GPIO_Init+0x334>)
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800910a:	693b      	ldr	r3, [r7, #16]
 800910c:	43db      	mvns	r3, r3
 800910e:	69ba      	ldr	r2, [r7, #24]
 8009110:	4013      	ands	r3, r2
 8009112:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8009114:	683b      	ldr	r3, [r7, #0]
 8009116:	685b      	ldr	r3, [r3, #4]
 8009118:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800911c:	2b00      	cmp	r3, #0
 800911e:	d003      	beq.n	8009128 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8009120:	69ba      	ldr	r2, [r7, #24]
 8009122:	693b      	ldr	r3, [r7, #16]
 8009124:	4313      	orrs	r3, r2
 8009126:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8009128:	4a12      	ldr	r2, [pc, #72]	; (8009174 <HAL_GPIO_Init+0x334>)
 800912a:	69bb      	ldr	r3, [r7, #24]
 800912c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800912e:	69fb      	ldr	r3, [r7, #28]
 8009130:	3301      	adds	r3, #1
 8009132:	61fb      	str	r3, [r7, #28]
 8009134:	69fb      	ldr	r3, [r7, #28]
 8009136:	2b0f      	cmp	r3, #15
 8009138:	f67f ae90 	bls.w	8008e5c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800913c:	bf00      	nop
 800913e:	bf00      	nop
 8009140:	3724      	adds	r7, #36	; 0x24
 8009142:	46bd      	mov	sp, r7
 8009144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009148:	4770      	bx	lr
 800914a:	bf00      	nop
 800914c:	40023800 	.word	0x40023800
 8009150:	40013800 	.word	0x40013800
 8009154:	40020000 	.word	0x40020000
 8009158:	40020400 	.word	0x40020400
 800915c:	40020800 	.word	0x40020800
 8009160:	40020c00 	.word	0x40020c00
 8009164:	40021000 	.word	0x40021000
 8009168:	40021400 	.word	0x40021400
 800916c:	40021800 	.word	0x40021800
 8009170:	40021c00 	.word	0x40021c00
 8009174:	40013c00 	.word	0x40013c00

08009178 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009178:	b480      	push	{r7}
 800917a:	b083      	sub	sp, #12
 800917c:	af00      	add	r7, sp, #0
 800917e:	6078      	str	r0, [r7, #4]
 8009180:	460b      	mov	r3, r1
 8009182:	807b      	strh	r3, [r7, #2]
 8009184:	4613      	mov	r3, r2
 8009186:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8009188:	787b      	ldrb	r3, [r7, #1]
 800918a:	2b00      	cmp	r3, #0
 800918c:	d003      	beq.n	8009196 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800918e:	887a      	ldrh	r2, [r7, #2]
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8009194:	e003      	b.n	800919e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8009196:	887b      	ldrh	r3, [r7, #2]
 8009198:	041a      	lsls	r2, r3, #16
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	619a      	str	r2, [r3, #24]
}
 800919e:	bf00      	nop
 80091a0:	370c      	adds	r7, #12
 80091a2:	46bd      	mov	sp, r7
 80091a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091a8:	4770      	bx	lr

080091aa <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80091aa:	b480      	push	{r7}
 80091ac:	b085      	sub	sp, #20
 80091ae:	af00      	add	r7, sp, #0
 80091b0:	6078      	str	r0, [r7, #4]
 80091b2:	460b      	mov	r3, r1
 80091b4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	695b      	ldr	r3, [r3, #20]
 80091ba:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80091bc:	887a      	ldrh	r2, [r7, #2]
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	4013      	ands	r3, r2
 80091c2:	041a      	lsls	r2, r3, #16
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	43d9      	mvns	r1, r3
 80091c8:	887b      	ldrh	r3, [r7, #2]
 80091ca:	400b      	ands	r3, r1
 80091cc:	431a      	orrs	r2, r3
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	619a      	str	r2, [r3, #24]
}
 80091d2:	bf00      	nop
 80091d4:	3714      	adds	r7, #20
 80091d6:	46bd      	mov	sp, r7
 80091d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091dc:	4770      	bx	lr
	...

080091e0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80091e0:	b580      	push	{r7, lr}
 80091e2:	b084      	sub	sp, #16
 80091e4:	af00      	add	r7, sp, #0
 80091e6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d101      	bne.n	80091f2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80091ee:	2301      	movs	r3, #1
 80091f0:	e12b      	b.n	800944a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80091f8:	b2db      	uxtb	r3, r3
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d106      	bne.n	800920c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	2200      	movs	r2, #0
 8009202:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8009206:	6878      	ldr	r0, [r7, #4]
 8009208:	f7ff faf0 	bl	80087ec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	2224      	movs	r2, #36	; 0x24
 8009210:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	681a      	ldr	r2, [r3, #0]
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	f022 0201 	bic.w	r2, r2, #1
 8009222:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	681a      	ldr	r2, [r3, #0]
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009232:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	681a      	ldr	r2, [r3, #0]
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009242:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8009244:	f000 fd40 	bl	8009cc8 <HAL_RCC_GetPCLK1Freq>
 8009248:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	685b      	ldr	r3, [r3, #4]
 800924e:	4a81      	ldr	r2, [pc, #516]	; (8009454 <HAL_I2C_Init+0x274>)
 8009250:	4293      	cmp	r3, r2
 8009252:	d807      	bhi.n	8009264 <HAL_I2C_Init+0x84>
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	4a80      	ldr	r2, [pc, #512]	; (8009458 <HAL_I2C_Init+0x278>)
 8009258:	4293      	cmp	r3, r2
 800925a:	bf94      	ite	ls
 800925c:	2301      	movls	r3, #1
 800925e:	2300      	movhi	r3, #0
 8009260:	b2db      	uxtb	r3, r3
 8009262:	e006      	b.n	8009272 <HAL_I2C_Init+0x92>
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	4a7d      	ldr	r2, [pc, #500]	; (800945c <HAL_I2C_Init+0x27c>)
 8009268:	4293      	cmp	r3, r2
 800926a:	bf94      	ite	ls
 800926c:	2301      	movls	r3, #1
 800926e:	2300      	movhi	r3, #0
 8009270:	b2db      	uxtb	r3, r3
 8009272:	2b00      	cmp	r3, #0
 8009274:	d001      	beq.n	800927a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8009276:	2301      	movs	r3, #1
 8009278:	e0e7      	b.n	800944a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	4a78      	ldr	r2, [pc, #480]	; (8009460 <HAL_I2C_Init+0x280>)
 800927e:	fba2 2303 	umull	r2, r3, r2, r3
 8009282:	0c9b      	lsrs	r3, r3, #18
 8009284:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	685b      	ldr	r3, [r3, #4]
 800928c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	68ba      	ldr	r2, [r7, #8]
 8009296:	430a      	orrs	r2, r1
 8009298:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	6a1b      	ldr	r3, [r3, #32]
 80092a0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	685b      	ldr	r3, [r3, #4]
 80092a8:	4a6a      	ldr	r2, [pc, #424]	; (8009454 <HAL_I2C_Init+0x274>)
 80092aa:	4293      	cmp	r3, r2
 80092ac:	d802      	bhi.n	80092b4 <HAL_I2C_Init+0xd4>
 80092ae:	68bb      	ldr	r3, [r7, #8]
 80092b0:	3301      	adds	r3, #1
 80092b2:	e009      	b.n	80092c8 <HAL_I2C_Init+0xe8>
 80092b4:	68bb      	ldr	r3, [r7, #8]
 80092b6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80092ba:	fb02 f303 	mul.w	r3, r2, r3
 80092be:	4a69      	ldr	r2, [pc, #420]	; (8009464 <HAL_I2C_Init+0x284>)
 80092c0:	fba2 2303 	umull	r2, r3, r2, r3
 80092c4:	099b      	lsrs	r3, r3, #6
 80092c6:	3301      	adds	r3, #1
 80092c8:	687a      	ldr	r2, [r7, #4]
 80092ca:	6812      	ldr	r2, [r2, #0]
 80092cc:	430b      	orrs	r3, r1
 80092ce:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	69db      	ldr	r3, [r3, #28]
 80092d6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80092da:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	685b      	ldr	r3, [r3, #4]
 80092e2:	495c      	ldr	r1, [pc, #368]	; (8009454 <HAL_I2C_Init+0x274>)
 80092e4:	428b      	cmp	r3, r1
 80092e6:	d819      	bhi.n	800931c <HAL_I2C_Init+0x13c>
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	1e59      	subs	r1, r3, #1
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	685b      	ldr	r3, [r3, #4]
 80092f0:	005b      	lsls	r3, r3, #1
 80092f2:	fbb1 f3f3 	udiv	r3, r1, r3
 80092f6:	1c59      	adds	r1, r3, #1
 80092f8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80092fc:	400b      	ands	r3, r1
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d00a      	beq.n	8009318 <HAL_I2C_Init+0x138>
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	1e59      	subs	r1, r3, #1
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	685b      	ldr	r3, [r3, #4]
 800930a:	005b      	lsls	r3, r3, #1
 800930c:	fbb1 f3f3 	udiv	r3, r1, r3
 8009310:	3301      	adds	r3, #1
 8009312:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009316:	e051      	b.n	80093bc <HAL_I2C_Init+0x1dc>
 8009318:	2304      	movs	r3, #4
 800931a:	e04f      	b.n	80093bc <HAL_I2C_Init+0x1dc>
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	689b      	ldr	r3, [r3, #8]
 8009320:	2b00      	cmp	r3, #0
 8009322:	d111      	bne.n	8009348 <HAL_I2C_Init+0x168>
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	1e58      	subs	r0, r3, #1
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	6859      	ldr	r1, [r3, #4]
 800932c:	460b      	mov	r3, r1
 800932e:	005b      	lsls	r3, r3, #1
 8009330:	440b      	add	r3, r1
 8009332:	fbb0 f3f3 	udiv	r3, r0, r3
 8009336:	3301      	adds	r3, #1
 8009338:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800933c:	2b00      	cmp	r3, #0
 800933e:	bf0c      	ite	eq
 8009340:	2301      	moveq	r3, #1
 8009342:	2300      	movne	r3, #0
 8009344:	b2db      	uxtb	r3, r3
 8009346:	e012      	b.n	800936e <HAL_I2C_Init+0x18e>
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	1e58      	subs	r0, r3, #1
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	6859      	ldr	r1, [r3, #4]
 8009350:	460b      	mov	r3, r1
 8009352:	009b      	lsls	r3, r3, #2
 8009354:	440b      	add	r3, r1
 8009356:	0099      	lsls	r1, r3, #2
 8009358:	440b      	add	r3, r1
 800935a:	fbb0 f3f3 	udiv	r3, r0, r3
 800935e:	3301      	adds	r3, #1
 8009360:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009364:	2b00      	cmp	r3, #0
 8009366:	bf0c      	ite	eq
 8009368:	2301      	moveq	r3, #1
 800936a:	2300      	movne	r3, #0
 800936c:	b2db      	uxtb	r3, r3
 800936e:	2b00      	cmp	r3, #0
 8009370:	d001      	beq.n	8009376 <HAL_I2C_Init+0x196>
 8009372:	2301      	movs	r3, #1
 8009374:	e022      	b.n	80093bc <HAL_I2C_Init+0x1dc>
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	689b      	ldr	r3, [r3, #8]
 800937a:	2b00      	cmp	r3, #0
 800937c:	d10e      	bne.n	800939c <HAL_I2C_Init+0x1bc>
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	1e58      	subs	r0, r3, #1
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	6859      	ldr	r1, [r3, #4]
 8009386:	460b      	mov	r3, r1
 8009388:	005b      	lsls	r3, r3, #1
 800938a:	440b      	add	r3, r1
 800938c:	fbb0 f3f3 	udiv	r3, r0, r3
 8009390:	3301      	adds	r3, #1
 8009392:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009396:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800939a:	e00f      	b.n	80093bc <HAL_I2C_Init+0x1dc>
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	1e58      	subs	r0, r3, #1
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	6859      	ldr	r1, [r3, #4]
 80093a4:	460b      	mov	r3, r1
 80093a6:	009b      	lsls	r3, r3, #2
 80093a8:	440b      	add	r3, r1
 80093aa:	0099      	lsls	r1, r3, #2
 80093ac:	440b      	add	r3, r1
 80093ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80093b2:	3301      	adds	r3, #1
 80093b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80093b8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80093bc:	6879      	ldr	r1, [r7, #4]
 80093be:	6809      	ldr	r1, [r1, #0]
 80093c0:	4313      	orrs	r3, r2
 80093c2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	69da      	ldr	r2, [r3, #28]
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	6a1b      	ldr	r3, [r3, #32]
 80093d6:	431a      	orrs	r2, r3
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	430a      	orrs	r2, r1
 80093de:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	689b      	ldr	r3, [r3, #8]
 80093e6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80093ea:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80093ee:	687a      	ldr	r2, [r7, #4]
 80093f0:	6911      	ldr	r1, [r2, #16]
 80093f2:	687a      	ldr	r2, [r7, #4]
 80093f4:	68d2      	ldr	r2, [r2, #12]
 80093f6:	4311      	orrs	r1, r2
 80093f8:	687a      	ldr	r2, [r7, #4]
 80093fa:	6812      	ldr	r2, [r2, #0]
 80093fc:	430b      	orrs	r3, r1
 80093fe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	68db      	ldr	r3, [r3, #12]
 8009406:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	695a      	ldr	r2, [r3, #20]
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	699b      	ldr	r3, [r3, #24]
 8009412:	431a      	orrs	r2, r3
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	430a      	orrs	r2, r1
 800941a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	681a      	ldr	r2, [r3, #0]
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	f042 0201 	orr.w	r2, r2, #1
 800942a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	2200      	movs	r2, #0
 8009430:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	2220      	movs	r2, #32
 8009436:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	2200      	movs	r2, #0
 800943e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	2200      	movs	r2, #0
 8009444:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8009448:	2300      	movs	r3, #0
}
 800944a:	4618      	mov	r0, r3
 800944c:	3710      	adds	r7, #16
 800944e:	46bd      	mov	sp, r7
 8009450:	bd80      	pop	{r7, pc}
 8009452:	bf00      	nop
 8009454:	000186a0 	.word	0x000186a0
 8009458:	001e847f 	.word	0x001e847f
 800945c:	003d08ff 	.word	0x003d08ff
 8009460:	431bde83 	.word	0x431bde83
 8009464:	10624dd3 	.word	0x10624dd3

08009468 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009468:	b580      	push	{r7, lr}
 800946a:	b086      	sub	sp, #24
 800946c:	af00      	add	r7, sp, #0
 800946e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	2b00      	cmp	r3, #0
 8009474:	d101      	bne.n	800947a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009476:	2301      	movs	r3, #1
 8009478:	e267      	b.n	800994a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	f003 0301 	and.w	r3, r3, #1
 8009482:	2b00      	cmp	r3, #0
 8009484:	d075      	beq.n	8009572 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8009486:	4b88      	ldr	r3, [pc, #544]	; (80096a8 <HAL_RCC_OscConfig+0x240>)
 8009488:	689b      	ldr	r3, [r3, #8]
 800948a:	f003 030c 	and.w	r3, r3, #12
 800948e:	2b04      	cmp	r3, #4
 8009490:	d00c      	beq.n	80094ac <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009492:	4b85      	ldr	r3, [pc, #532]	; (80096a8 <HAL_RCC_OscConfig+0x240>)
 8009494:	689b      	ldr	r3, [r3, #8]
 8009496:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800949a:	2b08      	cmp	r3, #8
 800949c:	d112      	bne.n	80094c4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800949e:	4b82      	ldr	r3, [pc, #520]	; (80096a8 <HAL_RCC_OscConfig+0x240>)
 80094a0:	685b      	ldr	r3, [r3, #4]
 80094a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80094a6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80094aa:	d10b      	bne.n	80094c4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80094ac:	4b7e      	ldr	r3, [pc, #504]	; (80096a8 <HAL_RCC_OscConfig+0x240>)
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d05b      	beq.n	8009570 <HAL_RCC_OscConfig+0x108>
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	685b      	ldr	r3, [r3, #4]
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d157      	bne.n	8009570 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80094c0:	2301      	movs	r3, #1
 80094c2:	e242      	b.n	800994a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	685b      	ldr	r3, [r3, #4]
 80094c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80094cc:	d106      	bne.n	80094dc <HAL_RCC_OscConfig+0x74>
 80094ce:	4b76      	ldr	r3, [pc, #472]	; (80096a8 <HAL_RCC_OscConfig+0x240>)
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	4a75      	ldr	r2, [pc, #468]	; (80096a8 <HAL_RCC_OscConfig+0x240>)
 80094d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80094d8:	6013      	str	r3, [r2, #0]
 80094da:	e01d      	b.n	8009518 <HAL_RCC_OscConfig+0xb0>
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	685b      	ldr	r3, [r3, #4]
 80094e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80094e4:	d10c      	bne.n	8009500 <HAL_RCC_OscConfig+0x98>
 80094e6:	4b70      	ldr	r3, [pc, #448]	; (80096a8 <HAL_RCC_OscConfig+0x240>)
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	4a6f      	ldr	r2, [pc, #444]	; (80096a8 <HAL_RCC_OscConfig+0x240>)
 80094ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80094f0:	6013      	str	r3, [r2, #0]
 80094f2:	4b6d      	ldr	r3, [pc, #436]	; (80096a8 <HAL_RCC_OscConfig+0x240>)
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	4a6c      	ldr	r2, [pc, #432]	; (80096a8 <HAL_RCC_OscConfig+0x240>)
 80094f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80094fc:	6013      	str	r3, [r2, #0]
 80094fe:	e00b      	b.n	8009518 <HAL_RCC_OscConfig+0xb0>
 8009500:	4b69      	ldr	r3, [pc, #420]	; (80096a8 <HAL_RCC_OscConfig+0x240>)
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	4a68      	ldr	r2, [pc, #416]	; (80096a8 <HAL_RCC_OscConfig+0x240>)
 8009506:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800950a:	6013      	str	r3, [r2, #0]
 800950c:	4b66      	ldr	r3, [pc, #408]	; (80096a8 <HAL_RCC_OscConfig+0x240>)
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	4a65      	ldr	r2, [pc, #404]	; (80096a8 <HAL_RCC_OscConfig+0x240>)
 8009512:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009516:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	685b      	ldr	r3, [r3, #4]
 800951c:	2b00      	cmp	r3, #0
 800951e:	d013      	beq.n	8009548 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009520:	f7ff fa7c 	bl	8008a1c <HAL_GetTick>
 8009524:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009526:	e008      	b.n	800953a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009528:	f7ff fa78 	bl	8008a1c <HAL_GetTick>
 800952c:	4602      	mov	r2, r0
 800952e:	693b      	ldr	r3, [r7, #16]
 8009530:	1ad3      	subs	r3, r2, r3
 8009532:	2b64      	cmp	r3, #100	; 0x64
 8009534:	d901      	bls.n	800953a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009536:	2303      	movs	r3, #3
 8009538:	e207      	b.n	800994a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800953a:	4b5b      	ldr	r3, [pc, #364]	; (80096a8 <HAL_RCC_OscConfig+0x240>)
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009542:	2b00      	cmp	r3, #0
 8009544:	d0f0      	beq.n	8009528 <HAL_RCC_OscConfig+0xc0>
 8009546:	e014      	b.n	8009572 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009548:	f7ff fa68 	bl	8008a1c <HAL_GetTick>
 800954c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800954e:	e008      	b.n	8009562 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009550:	f7ff fa64 	bl	8008a1c <HAL_GetTick>
 8009554:	4602      	mov	r2, r0
 8009556:	693b      	ldr	r3, [r7, #16]
 8009558:	1ad3      	subs	r3, r2, r3
 800955a:	2b64      	cmp	r3, #100	; 0x64
 800955c:	d901      	bls.n	8009562 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800955e:	2303      	movs	r3, #3
 8009560:	e1f3      	b.n	800994a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009562:	4b51      	ldr	r3, [pc, #324]	; (80096a8 <HAL_RCC_OscConfig+0x240>)
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800956a:	2b00      	cmp	r3, #0
 800956c:	d1f0      	bne.n	8009550 <HAL_RCC_OscConfig+0xe8>
 800956e:	e000      	b.n	8009572 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009570:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	f003 0302 	and.w	r3, r3, #2
 800957a:	2b00      	cmp	r3, #0
 800957c:	d063      	beq.n	8009646 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800957e:	4b4a      	ldr	r3, [pc, #296]	; (80096a8 <HAL_RCC_OscConfig+0x240>)
 8009580:	689b      	ldr	r3, [r3, #8]
 8009582:	f003 030c 	and.w	r3, r3, #12
 8009586:	2b00      	cmp	r3, #0
 8009588:	d00b      	beq.n	80095a2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800958a:	4b47      	ldr	r3, [pc, #284]	; (80096a8 <HAL_RCC_OscConfig+0x240>)
 800958c:	689b      	ldr	r3, [r3, #8]
 800958e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8009592:	2b08      	cmp	r3, #8
 8009594:	d11c      	bne.n	80095d0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009596:	4b44      	ldr	r3, [pc, #272]	; (80096a8 <HAL_RCC_OscConfig+0x240>)
 8009598:	685b      	ldr	r3, [r3, #4]
 800959a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d116      	bne.n	80095d0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80095a2:	4b41      	ldr	r3, [pc, #260]	; (80096a8 <HAL_RCC_OscConfig+0x240>)
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	f003 0302 	and.w	r3, r3, #2
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d005      	beq.n	80095ba <HAL_RCC_OscConfig+0x152>
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	68db      	ldr	r3, [r3, #12]
 80095b2:	2b01      	cmp	r3, #1
 80095b4:	d001      	beq.n	80095ba <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80095b6:	2301      	movs	r3, #1
 80095b8:	e1c7      	b.n	800994a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80095ba:	4b3b      	ldr	r3, [pc, #236]	; (80096a8 <HAL_RCC_OscConfig+0x240>)
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	691b      	ldr	r3, [r3, #16]
 80095c6:	00db      	lsls	r3, r3, #3
 80095c8:	4937      	ldr	r1, [pc, #220]	; (80096a8 <HAL_RCC_OscConfig+0x240>)
 80095ca:	4313      	orrs	r3, r2
 80095cc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80095ce:	e03a      	b.n	8009646 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	68db      	ldr	r3, [r3, #12]
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d020      	beq.n	800961a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80095d8:	4b34      	ldr	r3, [pc, #208]	; (80096ac <HAL_RCC_OscConfig+0x244>)
 80095da:	2201      	movs	r2, #1
 80095dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80095de:	f7ff fa1d 	bl	8008a1c <HAL_GetTick>
 80095e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80095e4:	e008      	b.n	80095f8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80095e6:	f7ff fa19 	bl	8008a1c <HAL_GetTick>
 80095ea:	4602      	mov	r2, r0
 80095ec:	693b      	ldr	r3, [r7, #16]
 80095ee:	1ad3      	subs	r3, r2, r3
 80095f0:	2b02      	cmp	r3, #2
 80095f2:	d901      	bls.n	80095f8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80095f4:	2303      	movs	r3, #3
 80095f6:	e1a8      	b.n	800994a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80095f8:	4b2b      	ldr	r3, [pc, #172]	; (80096a8 <HAL_RCC_OscConfig+0x240>)
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	f003 0302 	and.w	r3, r3, #2
 8009600:	2b00      	cmp	r3, #0
 8009602:	d0f0      	beq.n	80095e6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009604:	4b28      	ldr	r3, [pc, #160]	; (80096a8 <HAL_RCC_OscConfig+0x240>)
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	691b      	ldr	r3, [r3, #16]
 8009610:	00db      	lsls	r3, r3, #3
 8009612:	4925      	ldr	r1, [pc, #148]	; (80096a8 <HAL_RCC_OscConfig+0x240>)
 8009614:	4313      	orrs	r3, r2
 8009616:	600b      	str	r3, [r1, #0]
 8009618:	e015      	b.n	8009646 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800961a:	4b24      	ldr	r3, [pc, #144]	; (80096ac <HAL_RCC_OscConfig+0x244>)
 800961c:	2200      	movs	r2, #0
 800961e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009620:	f7ff f9fc 	bl	8008a1c <HAL_GetTick>
 8009624:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009626:	e008      	b.n	800963a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009628:	f7ff f9f8 	bl	8008a1c <HAL_GetTick>
 800962c:	4602      	mov	r2, r0
 800962e:	693b      	ldr	r3, [r7, #16]
 8009630:	1ad3      	subs	r3, r2, r3
 8009632:	2b02      	cmp	r3, #2
 8009634:	d901      	bls.n	800963a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8009636:	2303      	movs	r3, #3
 8009638:	e187      	b.n	800994a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800963a:	4b1b      	ldr	r3, [pc, #108]	; (80096a8 <HAL_RCC_OscConfig+0x240>)
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	f003 0302 	and.w	r3, r3, #2
 8009642:	2b00      	cmp	r3, #0
 8009644:	d1f0      	bne.n	8009628 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	f003 0308 	and.w	r3, r3, #8
 800964e:	2b00      	cmp	r3, #0
 8009650:	d036      	beq.n	80096c0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	695b      	ldr	r3, [r3, #20]
 8009656:	2b00      	cmp	r3, #0
 8009658:	d016      	beq.n	8009688 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800965a:	4b15      	ldr	r3, [pc, #84]	; (80096b0 <HAL_RCC_OscConfig+0x248>)
 800965c:	2201      	movs	r2, #1
 800965e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009660:	f7ff f9dc 	bl	8008a1c <HAL_GetTick>
 8009664:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009666:	e008      	b.n	800967a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009668:	f7ff f9d8 	bl	8008a1c <HAL_GetTick>
 800966c:	4602      	mov	r2, r0
 800966e:	693b      	ldr	r3, [r7, #16]
 8009670:	1ad3      	subs	r3, r2, r3
 8009672:	2b02      	cmp	r3, #2
 8009674:	d901      	bls.n	800967a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8009676:	2303      	movs	r3, #3
 8009678:	e167      	b.n	800994a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800967a:	4b0b      	ldr	r3, [pc, #44]	; (80096a8 <HAL_RCC_OscConfig+0x240>)
 800967c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800967e:	f003 0302 	and.w	r3, r3, #2
 8009682:	2b00      	cmp	r3, #0
 8009684:	d0f0      	beq.n	8009668 <HAL_RCC_OscConfig+0x200>
 8009686:	e01b      	b.n	80096c0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009688:	4b09      	ldr	r3, [pc, #36]	; (80096b0 <HAL_RCC_OscConfig+0x248>)
 800968a:	2200      	movs	r2, #0
 800968c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800968e:	f7ff f9c5 	bl	8008a1c <HAL_GetTick>
 8009692:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009694:	e00e      	b.n	80096b4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009696:	f7ff f9c1 	bl	8008a1c <HAL_GetTick>
 800969a:	4602      	mov	r2, r0
 800969c:	693b      	ldr	r3, [r7, #16]
 800969e:	1ad3      	subs	r3, r2, r3
 80096a0:	2b02      	cmp	r3, #2
 80096a2:	d907      	bls.n	80096b4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80096a4:	2303      	movs	r3, #3
 80096a6:	e150      	b.n	800994a <HAL_RCC_OscConfig+0x4e2>
 80096a8:	40023800 	.word	0x40023800
 80096ac:	42470000 	.word	0x42470000
 80096b0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80096b4:	4b88      	ldr	r3, [pc, #544]	; (80098d8 <HAL_RCC_OscConfig+0x470>)
 80096b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80096b8:	f003 0302 	and.w	r3, r3, #2
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d1ea      	bne.n	8009696 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	f003 0304 	and.w	r3, r3, #4
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	f000 8097 	beq.w	80097fc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80096ce:	2300      	movs	r3, #0
 80096d0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80096d2:	4b81      	ldr	r3, [pc, #516]	; (80098d8 <HAL_RCC_OscConfig+0x470>)
 80096d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d10f      	bne.n	80096fe <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80096de:	2300      	movs	r3, #0
 80096e0:	60bb      	str	r3, [r7, #8]
 80096e2:	4b7d      	ldr	r3, [pc, #500]	; (80098d8 <HAL_RCC_OscConfig+0x470>)
 80096e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096e6:	4a7c      	ldr	r2, [pc, #496]	; (80098d8 <HAL_RCC_OscConfig+0x470>)
 80096e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80096ec:	6413      	str	r3, [r2, #64]	; 0x40
 80096ee:	4b7a      	ldr	r3, [pc, #488]	; (80098d8 <HAL_RCC_OscConfig+0x470>)
 80096f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80096f6:	60bb      	str	r3, [r7, #8]
 80096f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80096fa:	2301      	movs	r3, #1
 80096fc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80096fe:	4b77      	ldr	r3, [pc, #476]	; (80098dc <HAL_RCC_OscConfig+0x474>)
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009706:	2b00      	cmp	r3, #0
 8009708:	d118      	bne.n	800973c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800970a:	4b74      	ldr	r3, [pc, #464]	; (80098dc <HAL_RCC_OscConfig+0x474>)
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	4a73      	ldr	r2, [pc, #460]	; (80098dc <HAL_RCC_OscConfig+0x474>)
 8009710:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009714:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009716:	f7ff f981 	bl	8008a1c <HAL_GetTick>
 800971a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800971c:	e008      	b.n	8009730 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800971e:	f7ff f97d 	bl	8008a1c <HAL_GetTick>
 8009722:	4602      	mov	r2, r0
 8009724:	693b      	ldr	r3, [r7, #16]
 8009726:	1ad3      	subs	r3, r2, r3
 8009728:	2b02      	cmp	r3, #2
 800972a:	d901      	bls.n	8009730 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800972c:	2303      	movs	r3, #3
 800972e:	e10c      	b.n	800994a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009730:	4b6a      	ldr	r3, [pc, #424]	; (80098dc <HAL_RCC_OscConfig+0x474>)
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009738:	2b00      	cmp	r3, #0
 800973a:	d0f0      	beq.n	800971e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	689b      	ldr	r3, [r3, #8]
 8009740:	2b01      	cmp	r3, #1
 8009742:	d106      	bne.n	8009752 <HAL_RCC_OscConfig+0x2ea>
 8009744:	4b64      	ldr	r3, [pc, #400]	; (80098d8 <HAL_RCC_OscConfig+0x470>)
 8009746:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009748:	4a63      	ldr	r2, [pc, #396]	; (80098d8 <HAL_RCC_OscConfig+0x470>)
 800974a:	f043 0301 	orr.w	r3, r3, #1
 800974e:	6713      	str	r3, [r2, #112]	; 0x70
 8009750:	e01c      	b.n	800978c <HAL_RCC_OscConfig+0x324>
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	689b      	ldr	r3, [r3, #8]
 8009756:	2b05      	cmp	r3, #5
 8009758:	d10c      	bne.n	8009774 <HAL_RCC_OscConfig+0x30c>
 800975a:	4b5f      	ldr	r3, [pc, #380]	; (80098d8 <HAL_RCC_OscConfig+0x470>)
 800975c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800975e:	4a5e      	ldr	r2, [pc, #376]	; (80098d8 <HAL_RCC_OscConfig+0x470>)
 8009760:	f043 0304 	orr.w	r3, r3, #4
 8009764:	6713      	str	r3, [r2, #112]	; 0x70
 8009766:	4b5c      	ldr	r3, [pc, #368]	; (80098d8 <HAL_RCC_OscConfig+0x470>)
 8009768:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800976a:	4a5b      	ldr	r2, [pc, #364]	; (80098d8 <HAL_RCC_OscConfig+0x470>)
 800976c:	f043 0301 	orr.w	r3, r3, #1
 8009770:	6713      	str	r3, [r2, #112]	; 0x70
 8009772:	e00b      	b.n	800978c <HAL_RCC_OscConfig+0x324>
 8009774:	4b58      	ldr	r3, [pc, #352]	; (80098d8 <HAL_RCC_OscConfig+0x470>)
 8009776:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009778:	4a57      	ldr	r2, [pc, #348]	; (80098d8 <HAL_RCC_OscConfig+0x470>)
 800977a:	f023 0301 	bic.w	r3, r3, #1
 800977e:	6713      	str	r3, [r2, #112]	; 0x70
 8009780:	4b55      	ldr	r3, [pc, #340]	; (80098d8 <HAL_RCC_OscConfig+0x470>)
 8009782:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009784:	4a54      	ldr	r2, [pc, #336]	; (80098d8 <HAL_RCC_OscConfig+0x470>)
 8009786:	f023 0304 	bic.w	r3, r3, #4
 800978a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	689b      	ldr	r3, [r3, #8]
 8009790:	2b00      	cmp	r3, #0
 8009792:	d015      	beq.n	80097c0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009794:	f7ff f942 	bl	8008a1c <HAL_GetTick>
 8009798:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800979a:	e00a      	b.n	80097b2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800979c:	f7ff f93e 	bl	8008a1c <HAL_GetTick>
 80097a0:	4602      	mov	r2, r0
 80097a2:	693b      	ldr	r3, [r7, #16]
 80097a4:	1ad3      	subs	r3, r2, r3
 80097a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80097aa:	4293      	cmp	r3, r2
 80097ac:	d901      	bls.n	80097b2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80097ae:	2303      	movs	r3, #3
 80097b0:	e0cb      	b.n	800994a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80097b2:	4b49      	ldr	r3, [pc, #292]	; (80098d8 <HAL_RCC_OscConfig+0x470>)
 80097b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80097b6:	f003 0302 	and.w	r3, r3, #2
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d0ee      	beq.n	800979c <HAL_RCC_OscConfig+0x334>
 80097be:	e014      	b.n	80097ea <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80097c0:	f7ff f92c 	bl	8008a1c <HAL_GetTick>
 80097c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80097c6:	e00a      	b.n	80097de <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80097c8:	f7ff f928 	bl	8008a1c <HAL_GetTick>
 80097cc:	4602      	mov	r2, r0
 80097ce:	693b      	ldr	r3, [r7, #16]
 80097d0:	1ad3      	subs	r3, r2, r3
 80097d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80097d6:	4293      	cmp	r3, r2
 80097d8:	d901      	bls.n	80097de <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80097da:	2303      	movs	r3, #3
 80097dc:	e0b5      	b.n	800994a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80097de:	4b3e      	ldr	r3, [pc, #248]	; (80098d8 <HAL_RCC_OscConfig+0x470>)
 80097e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80097e2:	f003 0302 	and.w	r3, r3, #2
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d1ee      	bne.n	80097c8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80097ea:	7dfb      	ldrb	r3, [r7, #23]
 80097ec:	2b01      	cmp	r3, #1
 80097ee:	d105      	bne.n	80097fc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80097f0:	4b39      	ldr	r3, [pc, #228]	; (80098d8 <HAL_RCC_OscConfig+0x470>)
 80097f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80097f4:	4a38      	ldr	r2, [pc, #224]	; (80098d8 <HAL_RCC_OscConfig+0x470>)
 80097f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80097fa:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	699b      	ldr	r3, [r3, #24]
 8009800:	2b00      	cmp	r3, #0
 8009802:	f000 80a1 	beq.w	8009948 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009806:	4b34      	ldr	r3, [pc, #208]	; (80098d8 <HAL_RCC_OscConfig+0x470>)
 8009808:	689b      	ldr	r3, [r3, #8]
 800980a:	f003 030c 	and.w	r3, r3, #12
 800980e:	2b08      	cmp	r3, #8
 8009810:	d05c      	beq.n	80098cc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	699b      	ldr	r3, [r3, #24]
 8009816:	2b02      	cmp	r3, #2
 8009818:	d141      	bne.n	800989e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800981a:	4b31      	ldr	r3, [pc, #196]	; (80098e0 <HAL_RCC_OscConfig+0x478>)
 800981c:	2200      	movs	r2, #0
 800981e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009820:	f7ff f8fc 	bl	8008a1c <HAL_GetTick>
 8009824:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009826:	e008      	b.n	800983a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009828:	f7ff f8f8 	bl	8008a1c <HAL_GetTick>
 800982c:	4602      	mov	r2, r0
 800982e:	693b      	ldr	r3, [r7, #16]
 8009830:	1ad3      	subs	r3, r2, r3
 8009832:	2b02      	cmp	r3, #2
 8009834:	d901      	bls.n	800983a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8009836:	2303      	movs	r3, #3
 8009838:	e087      	b.n	800994a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800983a:	4b27      	ldr	r3, [pc, #156]	; (80098d8 <HAL_RCC_OscConfig+0x470>)
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009842:	2b00      	cmp	r3, #0
 8009844:	d1f0      	bne.n	8009828 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	69da      	ldr	r2, [r3, #28]
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	6a1b      	ldr	r3, [r3, #32]
 800984e:	431a      	orrs	r2, r3
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009854:	019b      	lsls	r3, r3, #6
 8009856:	431a      	orrs	r2, r3
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800985c:	085b      	lsrs	r3, r3, #1
 800985e:	3b01      	subs	r3, #1
 8009860:	041b      	lsls	r3, r3, #16
 8009862:	431a      	orrs	r2, r3
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009868:	061b      	lsls	r3, r3, #24
 800986a:	491b      	ldr	r1, [pc, #108]	; (80098d8 <HAL_RCC_OscConfig+0x470>)
 800986c:	4313      	orrs	r3, r2
 800986e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009870:	4b1b      	ldr	r3, [pc, #108]	; (80098e0 <HAL_RCC_OscConfig+0x478>)
 8009872:	2201      	movs	r2, #1
 8009874:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009876:	f7ff f8d1 	bl	8008a1c <HAL_GetTick>
 800987a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800987c:	e008      	b.n	8009890 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800987e:	f7ff f8cd 	bl	8008a1c <HAL_GetTick>
 8009882:	4602      	mov	r2, r0
 8009884:	693b      	ldr	r3, [r7, #16]
 8009886:	1ad3      	subs	r3, r2, r3
 8009888:	2b02      	cmp	r3, #2
 800988a:	d901      	bls.n	8009890 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800988c:	2303      	movs	r3, #3
 800988e:	e05c      	b.n	800994a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009890:	4b11      	ldr	r3, [pc, #68]	; (80098d8 <HAL_RCC_OscConfig+0x470>)
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009898:	2b00      	cmp	r3, #0
 800989a:	d0f0      	beq.n	800987e <HAL_RCC_OscConfig+0x416>
 800989c:	e054      	b.n	8009948 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800989e:	4b10      	ldr	r3, [pc, #64]	; (80098e0 <HAL_RCC_OscConfig+0x478>)
 80098a0:	2200      	movs	r2, #0
 80098a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80098a4:	f7ff f8ba 	bl	8008a1c <HAL_GetTick>
 80098a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80098aa:	e008      	b.n	80098be <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80098ac:	f7ff f8b6 	bl	8008a1c <HAL_GetTick>
 80098b0:	4602      	mov	r2, r0
 80098b2:	693b      	ldr	r3, [r7, #16]
 80098b4:	1ad3      	subs	r3, r2, r3
 80098b6:	2b02      	cmp	r3, #2
 80098b8:	d901      	bls.n	80098be <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80098ba:	2303      	movs	r3, #3
 80098bc:	e045      	b.n	800994a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80098be:	4b06      	ldr	r3, [pc, #24]	; (80098d8 <HAL_RCC_OscConfig+0x470>)
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d1f0      	bne.n	80098ac <HAL_RCC_OscConfig+0x444>
 80098ca:	e03d      	b.n	8009948 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	699b      	ldr	r3, [r3, #24]
 80098d0:	2b01      	cmp	r3, #1
 80098d2:	d107      	bne.n	80098e4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80098d4:	2301      	movs	r3, #1
 80098d6:	e038      	b.n	800994a <HAL_RCC_OscConfig+0x4e2>
 80098d8:	40023800 	.word	0x40023800
 80098dc:	40007000 	.word	0x40007000
 80098e0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80098e4:	4b1b      	ldr	r3, [pc, #108]	; (8009954 <HAL_RCC_OscConfig+0x4ec>)
 80098e6:	685b      	ldr	r3, [r3, #4]
 80098e8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	699b      	ldr	r3, [r3, #24]
 80098ee:	2b01      	cmp	r3, #1
 80098f0:	d028      	beq.n	8009944 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80098fc:	429a      	cmp	r2, r3
 80098fe:	d121      	bne.n	8009944 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800990a:	429a      	cmp	r2, r3
 800990c:	d11a      	bne.n	8009944 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800990e:	68fa      	ldr	r2, [r7, #12]
 8009910:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8009914:	4013      	ands	r3, r2
 8009916:	687a      	ldr	r2, [r7, #4]
 8009918:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800991a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800991c:	4293      	cmp	r3, r2
 800991e:	d111      	bne.n	8009944 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800992a:	085b      	lsrs	r3, r3, #1
 800992c:	3b01      	subs	r3, #1
 800992e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009930:	429a      	cmp	r2, r3
 8009932:	d107      	bne.n	8009944 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800993e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009940:	429a      	cmp	r2, r3
 8009942:	d001      	beq.n	8009948 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8009944:	2301      	movs	r3, #1
 8009946:	e000      	b.n	800994a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8009948:	2300      	movs	r3, #0
}
 800994a:	4618      	mov	r0, r3
 800994c:	3718      	adds	r7, #24
 800994e:	46bd      	mov	sp, r7
 8009950:	bd80      	pop	{r7, pc}
 8009952:	bf00      	nop
 8009954:	40023800 	.word	0x40023800

08009958 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009958:	b580      	push	{r7, lr}
 800995a:	b084      	sub	sp, #16
 800995c:	af00      	add	r7, sp, #0
 800995e:	6078      	str	r0, [r7, #4]
 8009960:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	2b00      	cmp	r3, #0
 8009966:	d101      	bne.n	800996c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009968:	2301      	movs	r3, #1
 800996a:	e0cc      	b.n	8009b06 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800996c:	4b68      	ldr	r3, [pc, #416]	; (8009b10 <HAL_RCC_ClockConfig+0x1b8>)
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	f003 0307 	and.w	r3, r3, #7
 8009974:	683a      	ldr	r2, [r7, #0]
 8009976:	429a      	cmp	r2, r3
 8009978:	d90c      	bls.n	8009994 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800997a:	4b65      	ldr	r3, [pc, #404]	; (8009b10 <HAL_RCC_ClockConfig+0x1b8>)
 800997c:	683a      	ldr	r2, [r7, #0]
 800997e:	b2d2      	uxtb	r2, r2
 8009980:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009982:	4b63      	ldr	r3, [pc, #396]	; (8009b10 <HAL_RCC_ClockConfig+0x1b8>)
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	f003 0307 	and.w	r3, r3, #7
 800998a:	683a      	ldr	r2, [r7, #0]
 800998c:	429a      	cmp	r2, r3
 800998e:	d001      	beq.n	8009994 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009990:	2301      	movs	r3, #1
 8009992:	e0b8      	b.n	8009b06 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	f003 0302 	and.w	r3, r3, #2
 800999c:	2b00      	cmp	r3, #0
 800999e:	d020      	beq.n	80099e2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	f003 0304 	and.w	r3, r3, #4
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d005      	beq.n	80099b8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80099ac:	4b59      	ldr	r3, [pc, #356]	; (8009b14 <HAL_RCC_ClockConfig+0x1bc>)
 80099ae:	689b      	ldr	r3, [r3, #8]
 80099b0:	4a58      	ldr	r2, [pc, #352]	; (8009b14 <HAL_RCC_ClockConfig+0x1bc>)
 80099b2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80099b6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	f003 0308 	and.w	r3, r3, #8
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d005      	beq.n	80099d0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80099c4:	4b53      	ldr	r3, [pc, #332]	; (8009b14 <HAL_RCC_ClockConfig+0x1bc>)
 80099c6:	689b      	ldr	r3, [r3, #8]
 80099c8:	4a52      	ldr	r2, [pc, #328]	; (8009b14 <HAL_RCC_ClockConfig+0x1bc>)
 80099ca:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80099ce:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80099d0:	4b50      	ldr	r3, [pc, #320]	; (8009b14 <HAL_RCC_ClockConfig+0x1bc>)
 80099d2:	689b      	ldr	r3, [r3, #8]
 80099d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	689b      	ldr	r3, [r3, #8]
 80099dc:	494d      	ldr	r1, [pc, #308]	; (8009b14 <HAL_RCC_ClockConfig+0x1bc>)
 80099de:	4313      	orrs	r3, r2
 80099e0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	f003 0301 	and.w	r3, r3, #1
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d044      	beq.n	8009a78 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	685b      	ldr	r3, [r3, #4]
 80099f2:	2b01      	cmp	r3, #1
 80099f4:	d107      	bne.n	8009a06 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80099f6:	4b47      	ldr	r3, [pc, #284]	; (8009b14 <HAL_RCC_ClockConfig+0x1bc>)
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d119      	bne.n	8009a36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009a02:	2301      	movs	r3, #1
 8009a04:	e07f      	b.n	8009b06 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	685b      	ldr	r3, [r3, #4]
 8009a0a:	2b02      	cmp	r3, #2
 8009a0c:	d003      	beq.n	8009a16 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009a12:	2b03      	cmp	r3, #3
 8009a14:	d107      	bne.n	8009a26 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009a16:	4b3f      	ldr	r3, [pc, #252]	; (8009b14 <HAL_RCC_ClockConfig+0x1bc>)
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d109      	bne.n	8009a36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009a22:	2301      	movs	r3, #1
 8009a24:	e06f      	b.n	8009b06 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009a26:	4b3b      	ldr	r3, [pc, #236]	; (8009b14 <HAL_RCC_ClockConfig+0x1bc>)
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	f003 0302 	and.w	r3, r3, #2
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d101      	bne.n	8009a36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009a32:	2301      	movs	r3, #1
 8009a34:	e067      	b.n	8009b06 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009a36:	4b37      	ldr	r3, [pc, #220]	; (8009b14 <HAL_RCC_ClockConfig+0x1bc>)
 8009a38:	689b      	ldr	r3, [r3, #8]
 8009a3a:	f023 0203 	bic.w	r2, r3, #3
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	685b      	ldr	r3, [r3, #4]
 8009a42:	4934      	ldr	r1, [pc, #208]	; (8009b14 <HAL_RCC_ClockConfig+0x1bc>)
 8009a44:	4313      	orrs	r3, r2
 8009a46:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009a48:	f7fe ffe8 	bl	8008a1c <HAL_GetTick>
 8009a4c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009a4e:	e00a      	b.n	8009a66 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009a50:	f7fe ffe4 	bl	8008a1c <HAL_GetTick>
 8009a54:	4602      	mov	r2, r0
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	1ad3      	subs	r3, r2, r3
 8009a5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8009a5e:	4293      	cmp	r3, r2
 8009a60:	d901      	bls.n	8009a66 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8009a62:	2303      	movs	r3, #3
 8009a64:	e04f      	b.n	8009b06 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009a66:	4b2b      	ldr	r3, [pc, #172]	; (8009b14 <HAL_RCC_ClockConfig+0x1bc>)
 8009a68:	689b      	ldr	r3, [r3, #8]
 8009a6a:	f003 020c 	and.w	r2, r3, #12
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	685b      	ldr	r3, [r3, #4]
 8009a72:	009b      	lsls	r3, r3, #2
 8009a74:	429a      	cmp	r2, r3
 8009a76:	d1eb      	bne.n	8009a50 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009a78:	4b25      	ldr	r3, [pc, #148]	; (8009b10 <HAL_RCC_ClockConfig+0x1b8>)
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	f003 0307 	and.w	r3, r3, #7
 8009a80:	683a      	ldr	r2, [r7, #0]
 8009a82:	429a      	cmp	r2, r3
 8009a84:	d20c      	bcs.n	8009aa0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009a86:	4b22      	ldr	r3, [pc, #136]	; (8009b10 <HAL_RCC_ClockConfig+0x1b8>)
 8009a88:	683a      	ldr	r2, [r7, #0]
 8009a8a:	b2d2      	uxtb	r2, r2
 8009a8c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009a8e:	4b20      	ldr	r3, [pc, #128]	; (8009b10 <HAL_RCC_ClockConfig+0x1b8>)
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	f003 0307 	and.w	r3, r3, #7
 8009a96:	683a      	ldr	r2, [r7, #0]
 8009a98:	429a      	cmp	r2, r3
 8009a9a:	d001      	beq.n	8009aa0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009a9c:	2301      	movs	r3, #1
 8009a9e:	e032      	b.n	8009b06 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	f003 0304 	and.w	r3, r3, #4
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d008      	beq.n	8009abe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009aac:	4b19      	ldr	r3, [pc, #100]	; (8009b14 <HAL_RCC_ClockConfig+0x1bc>)
 8009aae:	689b      	ldr	r3, [r3, #8]
 8009ab0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	68db      	ldr	r3, [r3, #12]
 8009ab8:	4916      	ldr	r1, [pc, #88]	; (8009b14 <HAL_RCC_ClockConfig+0x1bc>)
 8009aba:	4313      	orrs	r3, r2
 8009abc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	f003 0308 	and.w	r3, r3, #8
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d009      	beq.n	8009ade <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009aca:	4b12      	ldr	r3, [pc, #72]	; (8009b14 <HAL_RCC_ClockConfig+0x1bc>)
 8009acc:	689b      	ldr	r3, [r3, #8]
 8009ace:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	691b      	ldr	r3, [r3, #16]
 8009ad6:	00db      	lsls	r3, r3, #3
 8009ad8:	490e      	ldr	r1, [pc, #56]	; (8009b14 <HAL_RCC_ClockConfig+0x1bc>)
 8009ada:	4313      	orrs	r3, r2
 8009adc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8009ade:	f000 f821 	bl	8009b24 <HAL_RCC_GetSysClockFreq>
 8009ae2:	4602      	mov	r2, r0
 8009ae4:	4b0b      	ldr	r3, [pc, #44]	; (8009b14 <HAL_RCC_ClockConfig+0x1bc>)
 8009ae6:	689b      	ldr	r3, [r3, #8]
 8009ae8:	091b      	lsrs	r3, r3, #4
 8009aea:	f003 030f 	and.w	r3, r3, #15
 8009aee:	490a      	ldr	r1, [pc, #40]	; (8009b18 <HAL_RCC_ClockConfig+0x1c0>)
 8009af0:	5ccb      	ldrb	r3, [r1, r3]
 8009af2:	fa22 f303 	lsr.w	r3, r2, r3
 8009af6:	4a09      	ldr	r2, [pc, #36]	; (8009b1c <HAL_RCC_ClockConfig+0x1c4>)
 8009af8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8009afa:	4b09      	ldr	r3, [pc, #36]	; (8009b20 <HAL_RCC_ClockConfig+0x1c8>)
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	4618      	mov	r0, r3
 8009b00:	f7fe ff48 	bl	8008994 <HAL_InitTick>

  return HAL_OK;
 8009b04:	2300      	movs	r3, #0
}
 8009b06:	4618      	mov	r0, r3
 8009b08:	3710      	adds	r7, #16
 8009b0a:	46bd      	mov	sp, r7
 8009b0c:	bd80      	pop	{r7, pc}
 8009b0e:	bf00      	nop
 8009b10:	40023c00 	.word	0x40023c00
 8009b14:	40023800 	.word	0x40023800
 8009b18:	08009d60 	.word	0x08009d60
 8009b1c:	20000000 	.word	0x20000000
 8009b20:	20000004 	.word	0x20000004

08009b24 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009b24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009b28:	b090      	sub	sp, #64	; 0x40
 8009b2a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8009b2c:	2300      	movs	r3, #0
 8009b2e:	637b      	str	r3, [r7, #52]	; 0x34
 8009b30:	2300      	movs	r3, #0
 8009b32:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009b34:	2300      	movs	r3, #0
 8009b36:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8009b38:	2300      	movs	r3, #0
 8009b3a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009b3c:	4b59      	ldr	r3, [pc, #356]	; (8009ca4 <HAL_RCC_GetSysClockFreq+0x180>)
 8009b3e:	689b      	ldr	r3, [r3, #8]
 8009b40:	f003 030c 	and.w	r3, r3, #12
 8009b44:	2b08      	cmp	r3, #8
 8009b46:	d00d      	beq.n	8009b64 <HAL_RCC_GetSysClockFreq+0x40>
 8009b48:	2b08      	cmp	r3, #8
 8009b4a:	f200 80a1 	bhi.w	8009c90 <HAL_RCC_GetSysClockFreq+0x16c>
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d002      	beq.n	8009b58 <HAL_RCC_GetSysClockFreq+0x34>
 8009b52:	2b04      	cmp	r3, #4
 8009b54:	d003      	beq.n	8009b5e <HAL_RCC_GetSysClockFreq+0x3a>
 8009b56:	e09b      	b.n	8009c90 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009b58:	4b53      	ldr	r3, [pc, #332]	; (8009ca8 <HAL_RCC_GetSysClockFreq+0x184>)
 8009b5a:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8009b5c:	e09b      	b.n	8009c96 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8009b5e:	4b53      	ldr	r3, [pc, #332]	; (8009cac <HAL_RCC_GetSysClockFreq+0x188>)
 8009b60:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8009b62:	e098      	b.n	8009c96 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009b64:	4b4f      	ldr	r3, [pc, #316]	; (8009ca4 <HAL_RCC_GetSysClockFreq+0x180>)
 8009b66:	685b      	ldr	r3, [r3, #4]
 8009b68:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009b6c:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8009b6e:	4b4d      	ldr	r3, [pc, #308]	; (8009ca4 <HAL_RCC_GetSysClockFreq+0x180>)
 8009b70:	685b      	ldr	r3, [r3, #4]
 8009b72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d028      	beq.n	8009bcc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009b7a:	4b4a      	ldr	r3, [pc, #296]	; (8009ca4 <HAL_RCC_GetSysClockFreq+0x180>)
 8009b7c:	685b      	ldr	r3, [r3, #4]
 8009b7e:	099b      	lsrs	r3, r3, #6
 8009b80:	2200      	movs	r2, #0
 8009b82:	623b      	str	r3, [r7, #32]
 8009b84:	627a      	str	r2, [r7, #36]	; 0x24
 8009b86:	6a3b      	ldr	r3, [r7, #32]
 8009b88:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8009b8c:	2100      	movs	r1, #0
 8009b8e:	4b47      	ldr	r3, [pc, #284]	; (8009cac <HAL_RCC_GetSysClockFreq+0x188>)
 8009b90:	fb03 f201 	mul.w	r2, r3, r1
 8009b94:	2300      	movs	r3, #0
 8009b96:	fb00 f303 	mul.w	r3, r0, r3
 8009b9a:	4413      	add	r3, r2
 8009b9c:	4a43      	ldr	r2, [pc, #268]	; (8009cac <HAL_RCC_GetSysClockFreq+0x188>)
 8009b9e:	fba0 1202 	umull	r1, r2, r0, r2
 8009ba2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009ba4:	460a      	mov	r2, r1
 8009ba6:	62ba      	str	r2, [r7, #40]	; 0x28
 8009ba8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009baa:	4413      	add	r3, r2
 8009bac:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009bae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009bb0:	2200      	movs	r2, #0
 8009bb2:	61bb      	str	r3, [r7, #24]
 8009bb4:	61fa      	str	r2, [r7, #28]
 8009bb6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009bba:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8009bbe:	f7fe fb03 	bl	80081c8 <__aeabi_uldivmod>
 8009bc2:	4602      	mov	r2, r0
 8009bc4:	460b      	mov	r3, r1
 8009bc6:	4613      	mov	r3, r2
 8009bc8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009bca:	e053      	b.n	8009c74 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009bcc:	4b35      	ldr	r3, [pc, #212]	; (8009ca4 <HAL_RCC_GetSysClockFreq+0x180>)
 8009bce:	685b      	ldr	r3, [r3, #4]
 8009bd0:	099b      	lsrs	r3, r3, #6
 8009bd2:	2200      	movs	r2, #0
 8009bd4:	613b      	str	r3, [r7, #16]
 8009bd6:	617a      	str	r2, [r7, #20]
 8009bd8:	693b      	ldr	r3, [r7, #16]
 8009bda:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8009bde:	f04f 0b00 	mov.w	fp, #0
 8009be2:	4652      	mov	r2, sl
 8009be4:	465b      	mov	r3, fp
 8009be6:	f04f 0000 	mov.w	r0, #0
 8009bea:	f04f 0100 	mov.w	r1, #0
 8009bee:	0159      	lsls	r1, r3, #5
 8009bf0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009bf4:	0150      	lsls	r0, r2, #5
 8009bf6:	4602      	mov	r2, r0
 8009bf8:	460b      	mov	r3, r1
 8009bfa:	ebb2 080a 	subs.w	r8, r2, sl
 8009bfe:	eb63 090b 	sbc.w	r9, r3, fp
 8009c02:	f04f 0200 	mov.w	r2, #0
 8009c06:	f04f 0300 	mov.w	r3, #0
 8009c0a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8009c0e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8009c12:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8009c16:	ebb2 0408 	subs.w	r4, r2, r8
 8009c1a:	eb63 0509 	sbc.w	r5, r3, r9
 8009c1e:	f04f 0200 	mov.w	r2, #0
 8009c22:	f04f 0300 	mov.w	r3, #0
 8009c26:	00eb      	lsls	r3, r5, #3
 8009c28:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009c2c:	00e2      	lsls	r2, r4, #3
 8009c2e:	4614      	mov	r4, r2
 8009c30:	461d      	mov	r5, r3
 8009c32:	eb14 030a 	adds.w	r3, r4, sl
 8009c36:	603b      	str	r3, [r7, #0]
 8009c38:	eb45 030b 	adc.w	r3, r5, fp
 8009c3c:	607b      	str	r3, [r7, #4]
 8009c3e:	f04f 0200 	mov.w	r2, #0
 8009c42:	f04f 0300 	mov.w	r3, #0
 8009c46:	e9d7 4500 	ldrd	r4, r5, [r7]
 8009c4a:	4629      	mov	r1, r5
 8009c4c:	028b      	lsls	r3, r1, #10
 8009c4e:	4621      	mov	r1, r4
 8009c50:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8009c54:	4621      	mov	r1, r4
 8009c56:	028a      	lsls	r2, r1, #10
 8009c58:	4610      	mov	r0, r2
 8009c5a:	4619      	mov	r1, r3
 8009c5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009c5e:	2200      	movs	r2, #0
 8009c60:	60bb      	str	r3, [r7, #8]
 8009c62:	60fa      	str	r2, [r7, #12]
 8009c64:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009c68:	f7fe faae 	bl	80081c8 <__aeabi_uldivmod>
 8009c6c:	4602      	mov	r2, r0
 8009c6e:	460b      	mov	r3, r1
 8009c70:	4613      	mov	r3, r2
 8009c72:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8009c74:	4b0b      	ldr	r3, [pc, #44]	; (8009ca4 <HAL_RCC_GetSysClockFreq+0x180>)
 8009c76:	685b      	ldr	r3, [r3, #4]
 8009c78:	0c1b      	lsrs	r3, r3, #16
 8009c7a:	f003 0303 	and.w	r3, r3, #3
 8009c7e:	3301      	adds	r3, #1
 8009c80:	005b      	lsls	r3, r3, #1
 8009c82:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8009c84:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009c86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c88:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c8c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8009c8e:	e002      	b.n	8009c96 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009c90:	4b05      	ldr	r3, [pc, #20]	; (8009ca8 <HAL_RCC_GetSysClockFreq+0x184>)
 8009c92:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8009c94:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009c96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8009c98:	4618      	mov	r0, r3
 8009c9a:	3740      	adds	r7, #64	; 0x40
 8009c9c:	46bd      	mov	sp, r7
 8009c9e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009ca2:	bf00      	nop
 8009ca4:	40023800 	.word	0x40023800
 8009ca8:	00f42400 	.word	0x00f42400
 8009cac:	017d7840 	.word	0x017d7840

08009cb0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009cb0:	b480      	push	{r7}
 8009cb2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009cb4:	4b03      	ldr	r3, [pc, #12]	; (8009cc4 <HAL_RCC_GetHCLKFreq+0x14>)
 8009cb6:	681b      	ldr	r3, [r3, #0]
}
 8009cb8:	4618      	mov	r0, r3
 8009cba:	46bd      	mov	sp, r7
 8009cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc0:	4770      	bx	lr
 8009cc2:	bf00      	nop
 8009cc4:	20000000 	.word	0x20000000

08009cc8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009cc8:	b580      	push	{r7, lr}
 8009cca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8009ccc:	f7ff fff0 	bl	8009cb0 <HAL_RCC_GetHCLKFreq>
 8009cd0:	4602      	mov	r2, r0
 8009cd2:	4b05      	ldr	r3, [pc, #20]	; (8009ce8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8009cd4:	689b      	ldr	r3, [r3, #8]
 8009cd6:	0a9b      	lsrs	r3, r3, #10
 8009cd8:	f003 0307 	and.w	r3, r3, #7
 8009cdc:	4903      	ldr	r1, [pc, #12]	; (8009cec <HAL_RCC_GetPCLK1Freq+0x24>)
 8009cde:	5ccb      	ldrb	r3, [r1, r3]
 8009ce0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009ce4:	4618      	mov	r0, r3
 8009ce6:	bd80      	pop	{r7, pc}
 8009ce8:	40023800 	.word	0x40023800
 8009cec:	08009d70 	.word	0x08009d70

08009cf0 <__libc_init_array>:
 8009cf0:	b570      	push	{r4, r5, r6, lr}
 8009cf2:	4d0d      	ldr	r5, [pc, #52]	; (8009d28 <__libc_init_array+0x38>)
 8009cf4:	4c0d      	ldr	r4, [pc, #52]	; (8009d2c <__libc_init_array+0x3c>)
 8009cf6:	1b64      	subs	r4, r4, r5
 8009cf8:	10a4      	asrs	r4, r4, #2
 8009cfa:	2600      	movs	r6, #0
 8009cfc:	42a6      	cmp	r6, r4
 8009cfe:	d109      	bne.n	8009d14 <__libc_init_array+0x24>
 8009d00:	4d0b      	ldr	r5, [pc, #44]	; (8009d30 <__libc_init_array+0x40>)
 8009d02:	4c0c      	ldr	r4, [pc, #48]	; (8009d34 <__libc_init_array+0x44>)
 8009d04:	f000 f820 	bl	8009d48 <_init>
 8009d08:	1b64      	subs	r4, r4, r5
 8009d0a:	10a4      	asrs	r4, r4, #2
 8009d0c:	2600      	movs	r6, #0
 8009d0e:	42a6      	cmp	r6, r4
 8009d10:	d105      	bne.n	8009d1e <__libc_init_array+0x2e>
 8009d12:	bd70      	pop	{r4, r5, r6, pc}
 8009d14:	f855 3b04 	ldr.w	r3, [r5], #4
 8009d18:	4798      	blx	r3
 8009d1a:	3601      	adds	r6, #1
 8009d1c:	e7ee      	b.n	8009cfc <__libc_init_array+0xc>
 8009d1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009d22:	4798      	blx	r3
 8009d24:	3601      	adds	r6, #1
 8009d26:	e7f2      	b.n	8009d0e <__libc_init_array+0x1e>
 8009d28:	08009d80 	.word	0x08009d80
 8009d2c:	08009d80 	.word	0x08009d80
 8009d30:	08009d80 	.word	0x08009d80
 8009d34:	08009d84 	.word	0x08009d84

08009d38 <memset>:
 8009d38:	4402      	add	r2, r0
 8009d3a:	4603      	mov	r3, r0
 8009d3c:	4293      	cmp	r3, r2
 8009d3e:	d100      	bne.n	8009d42 <memset+0xa>
 8009d40:	4770      	bx	lr
 8009d42:	f803 1b01 	strb.w	r1, [r3], #1
 8009d46:	e7f9      	b.n	8009d3c <memset+0x4>

08009d48 <_init>:
 8009d48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d4a:	bf00      	nop
 8009d4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d4e:	bc08      	pop	{r3}
 8009d50:	469e      	mov	lr, r3
 8009d52:	4770      	bx	lr

08009d54 <_fini>:
 8009d54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d56:	bf00      	nop
 8009d58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d5a:	bc08      	pop	{r3}
 8009d5c:	469e      	mov	lr, r3
 8009d5e:	4770      	bx	lr
