#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sat Nov  2 20:42:07 2019
# Process ID: 27868
# Current directory: E:/PhD_project/vivado_prjs/davisZynq/davis7z045AERandBiasCtrl
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26088 E:\PhD_project\vivado_prjs\davisZynq\davis7z045AERandBiasCtrl\davis7z045AERandBiasCtrl.xpr
# Log file: E:/PhD_project/vivado_prjs/davisZynq/davis7z045AERandBiasCtrl/vivado.log
# Journal file: E:/PhD_project/vivado_prjs/davisZynq/davis7z045AERandBiasCtrl\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/PhD_project/vivado_prjs/davisZynq/davis7z045AERandBiasCtrl/davis7z045AERandBiasCtrl.xpr
reset_run synth_1
reset_run brd_fifo_generator_0_0_synth_1
reset_run brd_proc_sys_reset_1_0_synth_1
reset_run brd_proc_sys_reset_0_0_synth_1
reset_run brd_axi_smc_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
update_compile_order -fileset sources_1
open_bd_design {E:/PhD_project/vivado_prjs/davisZynq/davis7z045AERandBiasCtrl/davis7z045AERandBiasCtrl.srcs/sources_1/bd/brd/brd.bd}
delete_bd_objs [get_bd_nets count_V_ap_vld] [get_bd_nets polReg] [get_bd_nets vgaEn_V] [get_bd_nets skipFlgOutput_V] [get_bd_nets regX_V] [get_bd_nets regY_V] [get_bd_nets vCnt_V] [get_bd_nets count_V] [get_bd_nets hCnt_V] [get_bd_cells system_ila_0]
startgroup
connect_bd_net -net skipFlgOutput_V [get_bd_pins eventStreamToConstEn_0/skipFlgOutput_V]
connect_bd_net -net regY_V [get_bd_pins eventStreamToConstEn_0/regY_V]
connect_bd_net -net polReg [get_bd_pins eventStreamToConstEn_0/polReg]
connect_bd_net -net hCnt_V [get_bd_pins eventStreamToConstEn_0/hCnt_V]
connect_bd_net -net regX_V [get_bd_pins eventStreamToConstEn_0/regX_V]
connect_bd_net -net vgaEn_V [get_bd_pins eventStreamToConstEn_0/vgaEn_V]
connect_bd_net -net vCnt_V [get_bd_pins eventStreamToConstEn_0/vCnt_V]
connect_bd_net -net count_V [get_bd_pins eventStreamToConstEn_0/count_V]
connect_bd_net -net count_V_ap_vld [get_bd_pins eventStreamToConstEn_0/count_V_ap_vld]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {skipFlgOutput_V regY_V polReg hCnt_V regX_V vgaEn_V vCnt_V count_V count_V_ap_vld }]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets EVRawStreamToXYTSStr_0_yStreamOut_V_V] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets EVRawStreamToXYTSStr_0_xStreamOut_V_V] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets eventStreamToConstEn_0_frameStream] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_nets fifo_generator_0_dout] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets util_vector_logic_0_Res] {PROBE_TYPE "Data and Trigger" CLK_SRC "None (Connect manually)" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets skipFlgOutput_V] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets regY_V] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets polReg] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets hCnt_V] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets regX_V] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets vgaEn_V] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets vCnt_V] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets count_V] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets count_V_ap_vld] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                         ]
endgroup
delete_bd_objs [get_bd_cells system_ila_1]
startgroup
set_property -dict [list CONFIG.C_BRAM_CNT {1.5} CONFIG.C_NUM_OF_PROBES {11}] [get_bd_cells system_ila_0]
endgroup
set_property location {4 2013 259} [get_bd_cells system_ila_0]
connect_bd_net [get_bd_pins system_ila_0/probe10] [get_bd_pins util_vector_logic_0/Res]
regenerate_bd_layout
validate_bd_design
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:EVRawStreamToXYTSStream:1.0 [get_ips  brd_EVRawStreamToXYTSStr_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips brd_EVRawStreamToXYTSStr_0_0] -no_script -sync -force -quiet
startgroup
connect_bd_net -net dataReg_V [get_bd_pins EVRawStreamToXYTSStr_0/dataReg_V]
connect_bd_net -net tsRegReg_V [get_bd_pins EVRawStreamToXYTSStr_0/tsRegReg_V]
connect_bd_net -net yRegReg_V [get_bd_pins EVRawStreamToXYTSStr_0/yRegReg_V]
connect_bd_net -net xRegReg_V [get_bd_pins EVRawStreamToXYTSStr_0/xRegReg_V]
connect_bd_net -net stateReg_V [get_bd_pins EVRawStreamToXYTSStr_0/stateReg_V]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {dataReg_V tsRegReg_V yRegReg_V xRegReg_V stateReg_V }]
endgroup
report_ip_status -name ip_status 
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_nets dataReg_V] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets tsRegReg_V] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets yRegReg_V] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets xRegReg_V] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets stateReg_V] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                         ]
endgroup
regenerate_bd_layout
validate_bd_design
set_property location {8.5 4052 306} [get_bd_cells EVRawStreamToXYTSStr_0]
connect_bd_net [get_bd_pins EVRawStreamToXYTSStr_0/eventFIFOIn_V] [get_bd_pins fifo_generator_0/dout]
connect_bd_net [get_bd_pins EVRawStreamToXYTSStr_0/eventFIFORd_V] [get_bd_pins fifo_generator_0/rd_en]
set_property location {2 584 230} [get_bd_cells EVRawStreamToXYTSStr_0]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {EVRawStreamToXYTSStr_0_eventFIFOIn_V_read }]
set_property location {2 678 575} [get_bd_cells EVRawStreamToXYTSStr_0]
connect_bd_net [get_bd_pins EVRawStreamToXYTSStr_0/eventFIFOEmpty_V] [get_bd_pins util_vector_logic_0/Res]
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_nets EVRawStreamToXYTSStr_0_eventFIFOIn_V_read] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                         ]
regenerate_bd_layout
report_ip_status -name ip_status 
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force E:/PhD_project/vivado_prjs/davisZynq/davis7z045AERandBiasCtrl/davis7z045AERandBiasCtrl.runs/impl_1/brd_wrapper.sysdef E:/PhD_project/vivado_prjs/davisZynq/davis7z045AERandBiasCtrl/davis7z045AERandBiasCtrl.sdk/brd_wrapper.hdf

update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:EVRawStreamToXYTSStream:1.0 [get_ips  brd_EVRawStreamToXYTSStr_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips brd_EVRawStreamToXYTSStr_0_0] -no_script -sync -force -quiet
regenerate_bd_layout
regenerate_bd_layout
report_ip_status -name ip_status 
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force E:/PhD_project/vivado_prjs/davisZynq/davis7z045AERandBiasCtrl/davis7z045AERandBiasCtrl.runs/impl_1/brd_wrapper.sysdef E:/PhD_project/vivado_prjs/davisZynq/davis7z045AERandBiasCtrl/davis7z045AERandBiasCtrl.sdk/brd_wrapper.hdf

update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
update_ip_catalog -rebuild
report_ip_status -name ip_status 
open_bd_design {E:/PhD_project/vivado_prjs/davisZynq/davis7z045AERandBiasCtrl/davis7z045AERandBiasCtrl.srcs/sources_1/bd/brd/brd.bd}
delete_bd_objs [get_bd_nets ap_ready] [get_bd_nets xRegReg_V] [get_bd_nets dataReg_V] [get_bd_nets ap_done] [get_bd_nets ap_idle] [get_bd_nets stateReg_V] [get_bd_nets yRegReg_V] [get_bd_nets tsRegReg_V] [get_bd_cells EVRawStreamToXYTSStr_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:EVMUXDataToXYTSStream:1.0 EVMUXDataToXYTSStream_0
endgroup
set_property location {8.5 4232 392} [get_bd_cells EVMUXDataToXYTSStream_0]
delete_bd_objs [get_bd_nets fifo_generator_0_full]
delete_bd_objs [get_bd_nets fifo_generator_0_almost_full]
connect_bd_net [get_bd_pins testAERDVSSM_0/AERSMFifoFull_AI] [get_bd_pins testAERDVSSM_0/AERSMFifoAlmostFull_AI]
connect_bd_net [get_bd_pins const_ZERO/dout] [get_bd_pins testAERDVSSM_0/AERSMFifoFull_AI]
connect_bd_net [get_bd_pins EVMUXDataToXYTSStream_0/eventFIFOIn_V] [get_bd_pins testAERDVSSM_0/AERSMOutFifoData_DO]
connect_bd_net [get_bd_pins EVMUXDataToXYTSStream_0/eventFIFODataValid_V] [get_bd_pins testAERDVSSM_0/AERSMOutFifoWrite_SO]
set_property location {2 600 236} [get_bd_cells EVMUXDataToXYTSStream_0]
disconnect_bd_net /testAERDVSSM_0_AERSMOutFifoWrite_SO [get_bd_pins fifo_generator_0/wr_en]
disconnect_bd_net /testAERDVSSM_0_AERSMOutFifoData_DO [get_bd_pins fifo_generator_0/din]
startgroup
connect_bd_net -net xRegReg_V [get_bd_pins EVMUXDataToXYTSStream_0/xRegReg_V]
connect_bd_net -net yRegReg_V [get_bd_pins EVMUXDataToXYTSStream_0/yRegReg_V]
connect_bd_net -net tsRegReg_V [get_bd_pins EVMUXDataToXYTSStream_0/tsRegReg_V]
connect_bd_net -net dataReg_V [get_bd_pins EVMUXDataToXYTSStream_0/dataReg_V]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {xRegReg_V yRegReg_V tsRegReg_V dataReg_V }]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_nets xRegReg_V] {PROBE_TYPE "Data and Trigger" CLK_SRC "None (Connect manually)" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets yRegReg_V] {PROBE_TYPE "Data and Trigger" CLK_SRC "None (Connect manually)" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets tsRegReg_V] {PROBE_TYPE "Data and Trigger" CLK_SRC "None (Connect manually)" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets dataReg_V] {PROBE_TYPE "Data and Trigger" CLK_SRC "None (Connect manually)" SYSTEM_ILA "Auto" } \
                                                         ]
endgroup
connect_bd_net [get_bd_pins EVMUXDataToXYTSStream_0/ap_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins EVMUXDataToXYTSStream_0/ap_rst_n] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins EVMUXDataToXYTSStream_0/ap_start] [get_bd_pins const_VCC/dout]
delete_bd_objs [get_bd_nets xRegReg_V] [get_bd_cells system_ila_1]
delete_bd_objs [get_bd_nets tsRegReg_V] [get_bd_cells system_ila_3]
delete_bd_objs [get_bd_nets dataReg_V] [get_bd_cells system_ila_4]
delete_bd_objs [get_bd_nets yRegReg_V] [get_bd_cells system_ila_2]
startgroup
connect_bd_net -net yRegReg_V [get_bd_pins EVMUXDataToXYTSStream_0/yRegReg_V]
connect_bd_net -net tsRegReg_V [get_bd_pins EVMUXDataToXYTSStream_0/tsRegReg_V]
connect_bd_net -net dataReg_V [get_bd_pins EVMUXDataToXYTSStream_0/dataReg_V]
connect_bd_net -net xRegReg_V [get_bd_pins EVMUXDataToXYTSStream_0/xRegReg_V]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {yRegReg_V tsRegReg_V dataReg_V xRegReg_V }]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_nets yRegReg_V] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets tsRegReg_V] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets dataReg_V] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets xRegReg_V] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                         ]
endgroup
report_ip_status -name ip_status 
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
connect_bd_intf_net [get_bd_intf_pins EVMUXDataToXYTSStream_0/yStreamOut_V_V] [get_bd_intf_pins system_ila_0/SLOT_1_AXIS]
disconnect_bd_intf_net [get_bd_intf_net EVRawStreamToXYTSStr_0_xStreamOut_V_V] [get_bd_intf_pins EVMUXDataToXYTSStream_0/yStreamOut_V_V]
connect_bd_intf_net [get_bd_intf_pins EVMUXDataToXYTSStream_0/yStreamOut_V_V] [get_bd_intf_pins system_ila_0/SLOT_0_AXIS]
connect_bd_intf_net [get_bd_intf_pins EVMUXDataToXYTSStream_0/xStreamOut_V_V] [get_bd_intf_pins system_ila_0/SLOT_1_AXIS]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
connect_bd_net [get_bd_pins system_ila_0/probe16] [get_bd_pins util_vector_logic_0/Res]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
current_hw_device [get_hw_devices xc7z045_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z045_1] 0]
open_bd_design {E:/PhD_project/vivado_prjs/davisZynq/davis7z045AERandBiasCtrl/davis7z045AERandBiasCtrl.srcs/sources_1/bd/brd/brd.bd}
file copy -force E:/PhD_project/vivado_prjs/davisZynq/davis7z045AERandBiasCtrl/davis7z045AERandBiasCtrl.runs/impl_1/brd_wrapper.sysdef E:/PhD_project/vivado_prjs/davisZynq/davis7z045AERandBiasCtrl/davis7z045AERandBiasCtrl.sdk/brd_wrapper.hdf

refresh_hw_device [lindex [get_hw_devices xc7z045_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"brd_i/system_ila_0/U0/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"brd_i/system_ila_0/U0/ila_lib"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"brd_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"brd_i/system_ila_0/U0/ila_lib"}]]
open_bd_design {E:/PhD_project/vivado_prjs/davisZynq/davis7z045AERandBiasCtrl/davis7z045AERandBiasCtrl.srcs/sources_1/bd/brd/brd.bd}
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {brd_i/system_ila_0/U0/probe12_1} {brd_i/system_ila_0/U0/probe14_1} }
set_property NAME.CUSTOM tsRegReg_V [get_hw_probes brd_i/system_ila_0/U0/probe12_1] 
set_property NAME.CUSTOM xRegReg_V [get_hw_probes brd_i/system_ila_0/U0/probe14_1] 
open_bd_design {E:/PhD_project/vivado_prjs/davisZynq/davis7z045AERandBiasCtrl/davis7z045AERandBiasCtrl.srcs/sources_1/bd/brd/brd.bd}
delete_bd_objs [get_bd_nets fifo_generator_0_dout] [get_bd_nets fifo_generator_0_empty] [get_bd_cells fifo_generator_0]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {testAERDVSSM_0_AERSMOutFifoData_DO }]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_nets testAERDVSSM_0_AERSMOutFifoData_DO] {PROBE_TYPE "Data and Trigger" CLK_SRC "None (Connect manually)" SYSTEM_ILA "Auto" } \
                                                         ]
endgroup
delete_bd_objs [get_bd_cells system_ila_1]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {testAERDVSSM_0_AERSMOutFifoWrite_SO }]
set_property location {2.5 928 239} [get_bd_cells system_ila_0]
connect_bd_net [get_bd_pins system_ila_0/probe0] [get_bd_pins testAERDVSSM_0/AERSMOutFifoWrite_SO]
connect_bd_net [get_bd_pins system_ila_0/probe15] [get_bd_pins testAERDVSSM_0/AERSMOutFifoData_DO]
generate_target all [get_files  E:/PhD_project/vivado_prjs/davisZynq/davis7z045AERandBiasCtrl/davis7z045AERandBiasCtrl.srcs/sources_1/bd/brd/brd.bd]
catch { config_ip_cache -export [get_ips -all brd_system_ila_0_1] }
catch { config_ip_cache -export [get_ips -all brd_EVMUXDataToXYTSStream_0_0] }
catch { config_ip_cache -export [get_ips -all brd_auto_pc_0] }
export_ip_user_files -of_objects [get_files E:/PhD_project/vivado_prjs/davisZynq/davis7z045AERandBiasCtrl/davis7z045AERandBiasCtrl.srcs/sources_1/bd/brd/brd.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/PhD_project/vivado_prjs/davisZynq/davis7z045AERandBiasCtrl/davis7z045AERandBiasCtrl.srcs/sources_1/bd/brd/brd.bd]
launch_runs -jobs 8 brd_system_ila_0_1_synth_1
export_simulation -of_objects [get_files E:/PhD_project/vivado_prjs/davisZynq/davis7z045AERandBiasCtrl/davis7z045AERandBiasCtrl.srcs/sources_1/bd/brd/brd.bd] -directory E:/PhD_project/vivado_prjs/davisZynq/davis7z045AERandBiasCtrl/davis7z045AERandBiasCtrl.ip_user_files/sim_scripts -ip_user_files_dir E:/PhD_project/vivado_prjs/davisZynq/davis7z045AERandBiasCtrl/davis7z045AERandBiasCtrl.ip_user_files -ipstatic_source_dir E:/PhD_project/vivado_prjs/davisZynq/davis7z045AERandBiasCtrl/davis7z045AERandBiasCtrl.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/PhD_project/vivado_prjs/davisZynq/davis7z045AERandBiasCtrl/davis7z045AERandBiasCtrl.cache/compile_simlib/modelsim} {questa=E:/PhD_project/vivado_prjs/davisZynq/davis7z045AERandBiasCtrl/davis7z045AERandBiasCtrl.cache/compile_simlib/questa} {riviera=E:/PhD_project/vivado_prjs/davisZynq/davis7z045AERandBiasCtrl/davis7z045AERandBiasCtrl.cache/compile_simlib/riviera} {activehdl=E:/PhD_project/vivado_prjs/davisZynq/davis7z045AERandBiasCtrl/davis7z045AERandBiasCtrl.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
file copy -force E:/PhD_project/vivado_prjs/davisZynq/davis7z045AERandBiasCtrl/davis7z045AERandBiasCtrl.runs/impl_1/brd_wrapper.sysdef E:/PhD_project/vivado_prjs/davisZynq/davis7z045AERandBiasCtrl/davis7z045AERandBiasCtrl.sdk/brd_wrapper.hdf

refresh_hw_device [lindex [get_hw_devices xc7z045_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"brd_i/system_ila_0/U0/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"brd_i/system_ila_0/U0/ila_lib"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"brd_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"brd_i/system_ila_0/U0/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"brd_i/system_ila_0/U0/ila_lib"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"brd_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"brd_i/system_ila_0/U0/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"brd_i/system_ila_0/U0/ila_lib"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"brd_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"brd_i/system_ila_0/U0/ila_lib"}]]
open_bd_design {E:/PhD_project/vivado_prjs/davisZynq/davis7z045AERandBiasCtrl/davis7z045AERandBiasCtrl.srcs/sources_1/bd/brd/brd.bd}
startgroup
set_property -dict [list CONFIG.C_BRAM_CNT {82} CONFIG.C_DATA_DEPTH {32768}] [get_bd_cells system_ila_0]
endgroup
save_bd_design
reset_run synth_1
reset_run brd_system_ila_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force E:/PhD_project/vivado_prjs/davisZynq/davis7z045AERandBiasCtrl/davis7z045AERandBiasCtrl.runs/impl_1/brd_wrapper.sysdef E:/PhD_project/vivado_prjs/davisZynq/davis7z045AERandBiasCtrl/davis7z045AERandBiasCtrl.sdk/brd_wrapper.hdf

file copy -force E:/PhD_project/vivado_prjs/davisZynq/davis7z045AERandBiasCtrl/davis7z045AERandBiasCtrl.runs/impl_1/brd_wrapper.sysdef E:/PhD_project/vivado_prjs/davisZynq/davis7z045AERandBiasCtrl/davis7z045AERandBiasCtrl.sdk/brd_wrapper.hdf

refresh_hw_device [lindex [get_hw_devices xc7z045_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"brd_i/system_ila_0/U0/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"brd_i/system_ila_0/U0/ila_lib"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"brd_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"brd_i/system_ila_0/U0/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"brd_i/system_ila_0/U0/ila_lib"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"brd_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"brd_i/system_ila_0/U0/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"brd_i/system_ila_0/U0/ila_lib"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"brd_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"brd_i/system_ila_0/U0/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"brd_i/system_ila_0/U0/ila_lib"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"brd_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"brd_i/system_ila_0/U0/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"brd_i/system_ila_0/U0/ila_lib"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"brd_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"brd_i/system_ila_0/U0/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"brd_i/system_ila_0/U0/ila_lib"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"brd_i/system_ila_0/U0/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z045_1] -filter {CELL_NAME=~"brd_i/system_ila_0/U0/ila_lib"}]]
