$date
	Sat Oct 22 22:22:08 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#979486
b1000 &
b1000 %
1$
b1000 !
1"
#979487
0"
#979490
b100 &
b100 %
#979494
b10 &
b10 %
#979498
b1 &
b1 %
1#
#979502
b0 &
0#
b0 %
0$
#1982709
b1100 !
1"
#1982710
b1100 &
b1100 %
1$
#1982711
0"
#1982714
b110 &
b110 %
#1982718
b11 &
b11 %
#1982722
b1010 &
b1010 %
#1982726
b101 &
b101 %
#1982730
b10000 &
b10000 %
#1982734
b1000 &
b1000 %
#1982738
b100 &
b100 %
#1982742
b10 &
b10 %
#1982746
b1 &
b1 %
1#
#1982750
b0 &
0#
b0 %
0$
#3028797
b10001 !
1"
#3028798
b10001 &
b10001 %
1$
#3028799
0"
#3028802
b110100 &
b110100 %
#3028806
b11010 &
b11010 %
#3028810
b1101 &
b1101 %
#3028814
b101000 &
b101000 %
#3028818
b10100 &
b10100 %
#3028822
b1010 &
b1010 %
#3028826
b101 &
b101 %
#3028830
b10000 &
b10000 %
#3028834
b1000 &
b1000 %
#3028838
b100 &
b100 %
#3028842
b10 &
b10 %
#3028846
b1 &
1#
b1 %
#3028850
b0 &
b0 %
0#
0$
#4500012
