#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Aug  1 17:19:44 2021
# Process ID: 21736
# Current directory: C:/Users/Bklolo/Desktop/school/UHCL/2021/Spring/Senior Project I/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1
# Command line: vivado.exe -log zybo_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source zybo_top.tcl
# Log file: C:/Users/Bklolo/Desktop/school/UHCL/2021/Spring/Senior Project I/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1/zybo_top.vds
# Journal file: C:/Users/Bklolo/Desktop/school/UHCL/2021/Spring/Senior Project I/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source zybo_top.tcl -notrace
