Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Nov  7 07:59:08 2022
| Host         : Hephaestus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (2)
6. checking no_output_delay (14)
7. checking multiple_clock (113)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: vga_Gen/vgaS/hsyncGenerator/pwm_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (113)
--------------------------------
 There are 113 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     32.790        0.000                      0                  292        0.061        0.000                      0                  292        3.000        0.000                       0                   119  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_vgaCLKgen    {0.000 19.861}     39.722          25.175          
  clkfbout_vgaCLKgen    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_vgaCLKgen_1  {0.000 19.861}     39.722          25.175          
  clkfbout_vgaCLKgen_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_vgaCLKgen         32.790        0.000                      0                  292        0.159        0.000                      0                  292       19.361        0.000                       0                   115  
  clkfbout_vgaCLKgen                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_vgaCLKgen_1       32.793        0.000                      0                  292        0.159        0.000                      0                  292       19.361        0.000                       0                   115  
  clkfbout_vgaCLKgen_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_vgaCLKgen_1  clk_out1_vgaCLKgen         32.790        0.000                      0                  292        0.061        0.000                      0                  292  
clk_out1_vgaCLKgen    clk_out1_vgaCLKgen_1       32.790        0.000                      0                  292        0.061        0.000                      0                  292  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clkGen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkGen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_vgaCLKgen
  To Clock:  clk_out1_vgaCLKgen

Setup :            0  Failing Endpoints,  Worst Slack       32.790ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.790ns  (required time - arrival time)
  Source:                 vga_Gen/pixelCounter/xpix_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKgen rise@39.722ns - clk_out1_vgaCLKgen rise@0.000ns)
  Data Path Delay:        6.881ns  (logic 2.511ns (36.491%)  route 4.370ns (63.509%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.233 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.627    -0.885    vga_Gen/pixelCounter/clk_out1
    SLICE_X4Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  vga_Gen/pixelCounter/xpix_reg[7]/Q
                         net (fo=5, routed)           0.999     0.533    vga_Gen/pixelCounter/xpix_reg_n_0_[7]
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.299     0.832 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_6/O
                         net (fo=1, routed)           1.166     1.998    vga_Gen/pixelCounter/pixelsRemaining[18]_i_6_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.124     2.122 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_5/O
                         net (fo=1, routed)           0.589     2.712    vga_Gen/pixelCounter/pixelsRemaining[18]_i_5_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     2.836 r  vga_Gen/pixelCounter/pixelsRemaining[18]_i_4/O
                         net (fo=7, routed)           0.597     3.433    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[0]_0
    SLICE_X9Y26          LUT2 (Prop_lut2_I1_O)        0.124     3.557 r  vga_Gen/testPattern/is_statemachine/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.557    vga_Gen/testPattern/is_statemachine/i__carry_i_4__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.089 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.089    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.203 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.203    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.317 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.317    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.431 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.431    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.653 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__3/O[0]
                         net (fo=1, routed)           1.019     5.672    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__3_n_7
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.325     5.997 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining[16]_i_1/O
                         net (fo=1, routed)           0.000     5.997    vga_Gen/testPattern/is_statemachine/pixelsRemaining[16]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.636    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.727 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.506    38.233    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X4Y29          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[16]/C
                         clock pessimism              0.577    38.810    
                         clock uncertainty           -0.098    38.712    
    SLICE_X4Y29          FDRE (Setup_fdre_C_D)        0.075    38.787    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[16]
  -------------------------------------------------------------------
                         required time                         38.786    
                         arrival time                          -5.997    
  -------------------------------------------------------------------
                         slack                                 32.790    

Slack (MET) :             32.904ns  (required time - arrival time)
  Source:                 vga_Gen/pixelCounter/xpix_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKgen rise@39.722ns - clk_out1_vgaCLKgen rise@0.000ns)
  Data Path Delay:        6.766ns  (logic 2.401ns (35.489%)  route 4.365ns (64.511%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.232 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.627    -0.885    vga_Gen/pixelCounter/clk_out1
    SLICE_X4Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  vga_Gen/pixelCounter/xpix_reg[7]/Q
                         net (fo=5, routed)           0.999     0.533    vga_Gen/pixelCounter/xpix_reg_n_0_[7]
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.299     0.832 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_6/O
                         net (fo=1, routed)           1.166     1.998    vga_Gen/pixelCounter/pixelsRemaining[18]_i_6_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.124     2.122 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_5/O
                         net (fo=1, routed)           0.589     2.712    vga_Gen/pixelCounter/pixelsRemaining[18]_i_5_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     2.836 r  vga_Gen/pixelCounter/pixelsRemaining[18]_i_4/O
                         net (fo=7, routed)           0.597     3.433    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[0]_0
    SLICE_X9Y26          LUT2 (Prop_lut2_I1_O)        0.124     3.557 r  vga_Gen/testPattern/is_statemachine/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.557    vga_Gen/testPattern/is_statemachine/i__carry_i_4__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.089 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.089    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.203 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.203    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.537 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           1.013     5.550    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1_n_6
    SLICE_X4Y28          LUT3 (Prop_lut3_I0_O)        0.331     5.881 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining[9]_i_1/O
                         net (fo=1, routed)           0.000     5.881    vga_Gen/testPattern/is_statemachine/pixelsRemaining[9]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.636    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.727 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.505    38.232    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X4Y28          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[9]/C
                         clock pessimism              0.577    38.809    
                         clock uncertainty           -0.098    38.711    
    SLICE_X4Y28          FDRE (Setup_fdre_C_D)        0.075    38.786    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[9]
  -------------------------------------------------------------------
                         required time                         38.785    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                 32.904    

Slack (MET) :             32.909ns  (required time - arrival time)
  Source:                 vga_Gen/pixelCounter/xpix_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKgen rise@39.722ns - clk_out1_vgaCLKgen rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.531ns (37.429%)  route 4.231ns (62.571%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.233 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.627    -0.885    vga_Gen/pixelCounter/clk_out1
    SLICE_X4Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  vga_Gen/pixelCounter/xpix_reg[7]/Q
                         net (fo=5, routed)           0.999     0.533    vga_Gen/pixelCounter/xpix_reg_n_0_[7]
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.299     0.832 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_6/O
                         net (fo=1, routed)           1.166     1.998    vga_Gen/pixelCounter/pixelsRemaining[18]_i_6_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.124     2.122 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_5/O
                         net (fo=1, routed)           0.589     2.712    vga_Gen/pixelCounter/pixelsRemaining[18]_i_5_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     2.836 r  vga_Gen/pixelCounter/pixelsRemaining[18]_i_4/O
                         net (fo=7, routed)           0.597     3.433    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[0]_0
    SLICE_X9Y26          LUT2 (Prop_lut2_I1_O)        0.124     3.557 r  vga_Gen/testPattern/is_statemachine/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.557    vga_Gen/testPattern/is_statemachine/i__carry_i_4__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.089 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.089    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.203 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.203    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.317 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.317    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.431 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.431    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.670 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__3/O[2]
                         net (fo=1, routed)           0.879     5.550    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__3_n_5
    SLICE_X4Y30          LUT3 (Prop_lut3_I0_O)        0.328     5.878 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining[18]_i_3/O
                         net (fo=1, routed)           0.000     5.878    vga_Gen/testPattern/is_statemachine/pixelsRemaining[18]_i_3_n_0
    SLICE_X4Y30          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.636    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.727 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.506    38.233    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X4Y30          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[18]/C
                         clock pessimism              0.577    38.810    
                         clock uncertainty           -0.098    38.712    
    SLICE_X4Y30          FDRE (Setup_fdre_C_D)        0.075    38.787    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[18]
  -------------------------------------------------------------------
                         required time                         38.786    
                         arrival time                          -5.878    
  -------------------------------------------------------------------
                         slack                                 32.909    

Slack (MET) :             33.010ns  (required time - arrival time)
  Source:                 vga_Gen/pixelCounter/xpix_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKgen rise@39.722ns - clk_out1_vgaCLKgen rise@0.000ns)
  Data Path Delay:        6.615ns  (logic 2.601ns (39.322%)  route 4.014ns (60.678%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.233 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.627    -0.885    vga_Gen/pixelCounter/clk_out1
    SLICE_X4Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  vga_Gen/pixelCounter/xpix_reg[7]/Q
                         net (fo=5, routed)           0.999     0.533    vga_Gen/pixelCounter/xpix_reg_n_0_[7]
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.299     0.832 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_6/O
                         net (fo=1, routed)           1.166     1.998    vga_Gen/pixelCounter/pixelsRemaining[18]_i_6_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.124     2.122 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_5/O
                         net (fo=1, routed)           0.589     2.712    vga_Gen/pixelCounter/pixelsRemaining[18]_i_5_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     2.836 r  vga_Gen/pixelCounter/pixelsRemaining[18]_i_4/O
                         net (fo=7, routed)           0.597     3.433    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[0]_0
    SLICE_X9Y26          LUT2 (Prop_lut2_I1_O)        0.124     3.557 r  vga_Gen/testPattern/is_statemachine/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.557    vga_Gen/testPattern/is_statemachine/i__carry_i_4__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.089 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.089    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.203 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.203    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.317 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.317    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.431 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.431    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.765 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__3/O[1]
                         net (fo=1, routed)           0.662     5.427    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__3_n_6
    SLICE_X4Y30          LUT3 (Prop_lut3_I0_O)        0.303     5.730 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining[17]_i_1/O
                         net (fo=1, routed)           0.000     5.730    vga_Gen/testPattern/is_statemachine/pixelsRemaining[17]_i_1_n_0
    SLICE_X4Y30          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.636    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.727 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.506    38.233    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X4Y30          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[17]/C
                         clock pessimism              0.577    38.810    
                         clock uncertainty           -0.098    38.712    
    SLICE_X4Y30          FDRE (Setup_fdre_C_D)        0.029    38.741    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[17]
  -------------------------------------------------------------------
                         required time                         38.740    
                         arrival time                          -5.730    
  -------------------------------------------------------------------
                         slack                                 33.010    

Slack (MET) :             33.015ns  (required time - arrival time)
  Source:                 vga_Gen/pixelCounter/xpix_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKgen rise@39.722ns - clk_out1_vgaCLKgen rise@0.000ns)
  Data Path Delay:        6.653ns  (logic 2.283ns (34.314%)  route 4.370ns (65.686%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.230 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.627    -0.885    vga_Gen/pixelCounter/clk_out1
    SLICE_X4Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  vga_Gen/pixelCounter/xpix_reg[7]/Q
                         net (fo=5, routed)           0.999     0.533    vga_Gen/pixelCounter/xpix_reg_n_0_[7]
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.299     0.832 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_6/O
                         net (fo=1, routed)           1.166     1.998    vga_Gen/pixelCounter/pixelsRemaining[18]_i_6_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.124     2.122 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_5/O
                         net (fo=1, routed)           0.589     2.712    vga_Gen/pixelCounter/pixelsRemaining[18]_i_5_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     2.836 r  vga_Gen/pixelCounter/pixelsRemaining[18]_i_4/O
                         net (fo=7, routed)           0.597     3.433    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[0]_0
    SLICE_X9Y26          LUT2 (Prop_lut2_I1_O)        0.124     3.557 r  vga_Gen/testPattern/is_statemachine/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.557    vga_Gen/testPattern/is_statemachine/i__carry_i_4__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.089 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.089    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.203 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.203    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.425 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           1.019     5.444    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1_n_7
    SLICE_X4Y27          LUT3 (Prop_lut3_I0_O)        0.325     5.769 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining[8]_i_1/O
                         net (fo=1, routed)           0.000     5.769    vga_Gen/testPattern/is_statemachine/pixelsRemaining[8]_i_1_n_0
    SLICE_X4Y27          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.636    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.727 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.503    38.230    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X4Y27          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[8]/C
                         clock pessimism              0.577    38.807    
                         clock uncertainty           -0.098    38.708    
    SLICE_X4Y27          FDRE (Setup_fdre_C_D)        0.075    38.784    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[8]
  -------------------------------------------------------------------
                         required time                         38.784    
                         arrival time                          -5.769    
  -------------------------------------------------------------------
                         slack                                 33.015    

Slack (MET) :             33.019ns  (required time - arrival time)
  Source:                 vga_Gen/pixelCounter/xpix_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKgen rise@39.722ns - clk_out1_vgaCLKgen rise@0.000ns)
  Data Path Delay:        6.652ns  (logic 2.495ns (37.508%)  route 4.157ns (62.492%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.233 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.627    -0.885    vga_Gen/pixelCounter/clk_out1
    SLICE_X4Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  vga_Gen/pixelCounter/xpix_reg[7]/Q
                         net (fo=5, routed)           0.999     0.533    vga_Gen/pixelCounter/xpix_reg_n_0_[7]
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.299     0.832 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_6/O
                         net (fo=1, routed)           1.166     1.998    vga_Gen/pixelCounter/pixelsRemaining[18]_i_6_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.124     2.122 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_5/O
                         net (fo=1, routed)           0.589     2.712    vga_Gen/pixelCounter/pixelsRemaining[18]_i_5_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     2.836 r  vga_Gen/pixelCounter/pixelsRemaining[18]_i_4/O
                         net (fo=7, routed)           0.597     3.433    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[0]_0
    SLICE_X9Y26          LUT2 (Prop_lut2_I1_O)        0.124     3.557 r  vga_Gen/testPattern/is_statemachine/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.557    vga_Gen/testPattern/is_statemachine/i__carry_i_4__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.089 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.089    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.203 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.203    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.317 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.317    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.630 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.805     5.435    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2_n_4
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.332     5.767 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining[15]_i_1/O
                         net (fo=1, routed)           0.000     5.767    vga_Gen/testPattern/is_statemachine/pixelsRemaining[15]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.636    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.727 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.506    38.233    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X4Y29          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[15]/C
                         clock pessimism              0.577    38.810    
                         clock uncertainty           -0.098    38.712    
    SLICE_X4Y29          FDRE (Setup_fdre_C_D)        0.075    38.787    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[15]
  -------------------------------------------------------------------
                         required time                         38.786    
                         arrival time                          -5.767    
  -------------------------------------------------------------------
                         slack                                 33.019    

Slack (MET) :             33.111ns  (required time - arrival time)
  Source:                 vga_Gen/pixelCounter/xpix_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKgen rise@39.722ns - clk_out1_vgaCLKgen rise@0.000ns)
  Data Path Delay:        6.515ns  (logic 2.371ns (36.393%)  route 4.144ns (63.607%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.232 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.627    -0.885    vga_Gen/pixelCounter/clk_out1
    SLICE_X4Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  vga_Gen/pixelCounter/xpix_reg[7]/Q
                         net (fo=5, routed)           0.999     0.533    vga_Gen/pixelCounter/xpix_reg_n_0_[7]
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.299     0.832 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_6/O
                         net (fo=1, routed)           1.166     1.998    vga_Gen/pixelCounter/pixelsRemaining[18]_i_6_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.124     2.122 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_5/O
                         net (fo=1, routed)           0.589     2.712    vga_Gen/pixelCounter/pixelsRemaining[18]_i_5_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     2.836 r  vga_Gen/pixelCounter/pixelsRemaining[18]_i_4/O
                         net (fo=7, routed)           0.597     3.433    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[0]_0
    SLICE_X9Y26          LUT2 (Prop_lut2_I1_O)        0.124     3.557 r  vga_Gen/testPattern/is_statemachine/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.557    vga_Gen/testPattern/is_statemachine/i__carry_i_4__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.089 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.089    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.203 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.203    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.317 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.317    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.539 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.792     5.332    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2_n_7
    SLICE_X4Y28          LUT3 (Prop_lut3_I0_O)        0.299     5.631 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining[12]_i_1/O
                         net (fo=1, routed)           0.000     5.631    vga_Gen/testPattern/is_statemachine/pixelsRemaining[12]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.636    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.727 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.505    38.232    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X4Y28          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[12]/C
                         clock pessimism              0.577    38.809    
                         clock uncertainty           -0.098    38.711    
    SLICE_X4Y28          FDRE (Setup_fdre_C_D)        0.031    38.742    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[12]
  -------------------------------------------------------------------
                         required time                         38.742    
                         arrival time                          -5.631    
  -------------------------------------------------------------------
                         slack                                 33.111    

Slack (MET) :             33.121ns  (required time - arrival time)
  Source:                 vga_Gen/pixelCounter/xpix_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKgen rise@39.722ns - clk_out1_vgaCLKgen rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 2.381ns (36.356%)  route 4.168ns (63.644%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.232 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.627    -0.885    vga_Gen/pixelCounter/clk_out1
    SLICE_X4Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  vga_Gen/pixelCounter/xpix_reg[7]/Q
                         net (fo=5, routed)           0.999     0.533    vga_Gen/pixelCounter/xpix_reg_n_0_[7]
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.299     0.832 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_6/O
                         net (fo=1, routed)           1.166     1.998    vga_Gen/pixelCounter/pixelsRemaining[18]_i_6_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.124     2.122 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_5/O
                         net (fo=1, routed)           0.589     2.712    vga_Gen/pixelCounter/pixelsRemaining[18]_i_5_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     2.836 r  vga_Gen/pixelCounter/pixelsRemaining[18]_i_4/O
                         net (fo=7, routed)           0.597     3.433    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[0]_0
    SLICE_X9Y26          LUT2 (Prop_lut2_I1_O)        0.124     3.557 r  vga_Gen/testPattern/is_statemachine/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.557    vga_Gen/testPattern/is_statemachine/i__carry_i_4__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.089 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.089    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.203 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.203    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.516 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.817     5.333    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1_n_4
    SLICE_X4Y28          LUT3 (Prop_lut3_I0_O)        0.332     5.665 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining[11]_i_1/O
                         net (fo=1, routed)           0.000     5.665    vga_Gen/testPattern/is_statemachine/pixelsRemaining[11]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.636    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.727 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.505    38.232    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X4Y28          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[11]/C
                         clock pessimism              0.577    38.809    
                         clock uncertainty           -0.098    38.711    
    SLICE_X4Y28          FDRE (Setup_fdre_C_D)        0.075    38.786    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[11]
  -------------------------------------------------------------------
                         required time                         38.785    
                         arrival time                          -5.665    
  -------------------------------------------------------------------
                         slack                                 33.121    

Slack (MET) :             33.124ns  (required time - arrival time)
  Source:                 vga_Gen/pixelCounter/xpix_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKgen rise@39.722ns - clk_out1_vgaCLKgen rise@0.000ns)
  Data Path Delay:        6.501ns  (logic 2.487ns (38.257%)  route 4.014ns (61.743%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.233 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.627    -0.885    vga_Gen/pixelCounter/clk_out1
    SLICE_X4Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  vga_Gen/pixelCounter/xpix_reg[7]/Q
                         net (fo=5, routed)           0.999     0.533    vga_Gen/pixelCounter/xpix_reg_n_0_[7]
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.299     0.832 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_6/O
                         net (fo=1, routed)           1.166     1.998    vga_Gen/pixelCounter/pixelsRemaining[18]_i_6_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.124     2.122 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_5/O
                         net (fo=1, routed)           0.589     2.712    vga_Gen/pixelCounter/pixelsRemaining[18]_i_5_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     2.836 r  vga_Gen/pixelCounter/pixelsRemaining[18]_i_4/O
                         net (fo=7, routed)           0.597     3.433    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[0]_0
    SLICE_X9Y26          LUT2 (Prop_lut2_I1_O)        0.124     3.557 r  vga_Gen/testPattern/is_statemachine/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.557    vga_Gen/testPattern/is_statemachine/i__carry_i_4__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.089 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.089    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.203 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.203    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.317 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.317    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.651 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.662     5.313    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2_n_6
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.303     5.616 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining[13]_i_1/O
                         net (fo=1, routed)           0.000     5.616    vga_Gen/testPattern/is_statemachine/pixelsRemaining[13]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.636    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.727 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.506    38.233    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X4Y29          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[13]/C
                         clock pessimism              0.577    38.810    
                         clock uncertainty           -0.098    38.712    
    SLICE_X4Y29          FDRE (Setup_fdre_C_D)        0.029    38.741    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[13]
  -------------------------------------------------------------------
                         required time                         38.740    
                         arrival time                          -5.616    
  -------------------------------------------------------------------
                         slack                                 33.124    

Slack (MET) :             33.192ns  (required time - arrival time)
  Source:                 vga_Gen/pixelCounter/xpix_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKgen rise@39.722ns - clk_out1_vgaCLKgen rise@0.000ns)
  Data Path Delay:        6.435ns  (logic 2.391ns (37.157%)  route 4.044ns (62.843%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.233 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.627    -0.885    vga_Gen/pixelCounter/clk_out1
    SLICE_X4Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  vga_Gen/pixelCounter/xpix_reg[7]/Q
                         net (fo=5, routed)           0.999     0.533    vga_Gen/pixelCounter/xpix_reg_n_0_[7]
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.299     0.832 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_6/O
                         net (fo=1, routed)           1.166     1.998    vga_Gen/pixelCounter/pixelsRemaining[18]_i_6_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.124     2.122 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_5/O
                         net (fo=1, routed)           0.589     2.712    vga_Gen/pixelCounter/pixelsRemaining[18]_i_5_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     2.836 r  vga_Gen/pixelCounter/pixelsRemaining[18]_i_4/O
                         net (fo=7, routed)           0.597     3.433    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[0]_0
    SLICE_X9Y26          LUT2 (Prop_lut2_I1_O)        0.124     3.557 r  vga_Gen/testPattern/is_statemachine/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.557    vga_Gen/testPattern/is_statemachine/i__carry_i_4__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.089 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.089    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.203 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.203    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.317 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.317    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.556 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.692     5.248    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2_n_5
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.302     5.550 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining[14]_i_1/O
                         net (fo=1, routed)           0.000     5.550    vga_Gen/testPattern/is_statemachine/pixelsRemaining[14]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.636    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.727 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.506    38.233    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X4Y29          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[14]/C
                         clock pessimism              0.577    38.810    
                         clock uncertainty           -0.098    38.712    
    SLICE_X4Y29          FDRE (Setup_fdre_C_D)        0.031    38.743    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[14]
  -------------------------------------------------------------------
                         required time                         38.743    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                 33.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 vga_Gen/testPattern/is_statemachine/addressrequested_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKgen rise@0.000ns - clk_out1_vgaCLKgen rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.933%)  route 0.237ns (59.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.554    -0.627    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X8Y26          FDRE                                         r  vga_Gen/testPattern/is_statemachine/addressrequested_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  vga_Gen/testPattern/is_statemachine/addressrequested_reg[3]/Q
                         net (fo=13, routed)          0.237    -0.227    vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y10         RAMB18E1                                     r  vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.866    -0.823    vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.569    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.386    vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 vga_Gen/testPattern/is_statemachine/addressrequested_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKgen rise@0.000ns - clk_out1_vgaCLKgen rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.933%)  route 0.237ns (59.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.554    -0.627    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X8Y26          FDRE                                         r  vga_Gen/testPattern/is_statemachine/addressrequested_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  vga_Gen/testPattern/is_statemachine/addressrequested_reg[3]/Q
                         net (fo=13, routed)          0.237    -0.227    vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y11         RAMB18E1                                     r  vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.866    -0.823    vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB18_X0Y11         RAMB18E1                                     r  vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.569    
    RAMB18_X0Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.386    vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 clkGen/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            clkGen/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKgen rise@0.000ns - clk_out1_vgaCLKgen rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.302ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    clkGen/inst/clk_out1_vgaCLKgen
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  clkGen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    clkGen/inst/clk_out1_vgaCLKgen_en_clk
    SLICE_X14Y34         FDCE                                         r  clkGen/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.164    -0.871 r  clkGen/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.815    clkGen/inst/seq_reg1[0]
    SLICE_X14Y34         FDCE                                         r  clkGen/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    clkGen/inst/clk_out1_vgaCLKgen
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  clkGen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.496    -1.302    clkGen/inst/clk_out1_vgaCLKgen_en_clk
    SLICE_X14Y34         FDCE                                         r  clkGen/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.267    -1.035    
    SLICE_X14Y34         FDCE (Hold_fdce_C_D)         0.060    -0.975    clkGen/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.975    
                         arrival time                          -0.815    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 vga_Gen/pixelCounter/ypix_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/pixelCounter/ypix_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKgen rise@0.000ns - clk_out1_vgaCLKgen rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.083%)  route 0.120ns (38.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.583    -0.598    vga_Gen/pixelCounter/clk_out1
    SLICE_X7Y27          FDRE                                         r  vga_Gen/pixelCounter/ypix_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  vga_Gen/pixelCounter/ypix_reg[0]/Q
                         net (fo=7, routed)           0.120    -0.337    vga_Gen/pixelCounter/ypix_reg_n_0_[0]
    SLICE_X6Y27          LUT4 (Prop_lut4_I1_O)        0.048    -0.289 r  vga_Gen/pixelCounter/ypix[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    vga_Gen/pixelCounter/p_0_in__0[3]
    SLICE_X6Y27          FDRE                                         r  vga_Gen/pixelCounter/ypix_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.851    -0.839    vga_Gen/pixelCounter/clk_out1
    SLICE_X6Y27          FDRE                                         r  vga_Gen/pixelCounter/ypix_reg[3]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X6Y27          FDRE (Hold_fdre_C_D)         0.131    -0.454    vga_Gen/pixelCounter/ypix_reg[3]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 vga_Gen/pixelCounter/ypix_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/pixelCounter/ypix_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKgen rise@0.000ns - clk_out1_vgaCLKgen rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.189ns (60.303%)  route 0.124ns (39.697%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.583    -0.598    vga_Gen/pixelCounter/clk_out1
    SLICE_X7Y27          FDRE                                         r  vga_Gen/pixelCounter/ypix_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  vga_Gen/pixelCounter/ypix_reg[0]/Q
                         net (fo=7, routed)           0.124    -0.333    vga_Gen/pixelCounter/ypix_reg_n_0_[0]
    SLICE_X6Y27          LUT5 (Prop_lut5_I2_O)        0.048    -0.285 r  vga_Gen/pixelCounter/ypix[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    vga_Gen/pixelCounter/p_0_in__0[4]
    SLICE_X6Y27          FDRE                                         r  vga_Gen/pixelCounter/ypix_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.851    -0.839    vga_Gen/pixelCounter/clk_out1
    SLICE_X6Y27          FDRE                                         r  vga_Gen/pixelCounter/ypix_reg[4]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X6Y27          FDRE (Hold_fdre_C_D)         0.133    -0.452    vga_Gen/pixelCounter/ypix_reg[4]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 vga_Gen/pixelCounter/xpix_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/pixelCounter/xpix_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKgen rise@0.000ns - clk_out1_vgaCLKgen rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.546%)  route 0.089ns (32.454%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.588    -0.593    vga_Gen/pixelCounter/clk_out1
    SLICE_X4Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  vga_Gen/pixelCounter/xpix_reg[4]/Q
                         net (fo=7, routed)           0.089    -0.363    vga_Gen/pixelCounter/xpix_reg_n_0_[4]
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.045    -0.318 r  vga_Gen/pixelCounter/xpix[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.318    vga_Gen/pixelCounter/p_0_in[5]
    SLICE_X5Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.857    -0.833    vga_Gen/pixelCounter/clk_out1
    SLICE_X5Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[5]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X5Y33          FDRE (Hold_fdre_C_D)         0.092    -0.488    vga_Gen/pixelCounter/xpix_reg[5]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 vga_Gen/pixelCounter/ypix_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/pixelCounter/ypix_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKgen rise@0.000ns - clk_out1_vgaCLKgen rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.583    -0.598    vga_Gen/pixelCounter/clk_out1
    SLICE_X7Y27          FDRE                                         r  vga_Gen/pixelCounter/ypix_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  vga_Gen/pixelCounter/ypix_reg[0]/Q
                         net (fo=7, routed)           0.120    -0.337    vga_Gen/pixelCounter/ypix_reg_n_0_[0]
    SLICE_X6Y27          LUT3 (Prop_lut3_I2_O)        0.045    -0.292 r  vga_Gen/pixelCounter/ypix[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    vga_Gen/pixelCounter/p_0_in__0[2]
    SLICE_X6Y27          FDRE                                         r  vga_Gen/pixelCounter/ypix_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.851    -0.839    vga_Gen/pixelCounter/clk_out1
    SLICE_X6Y27          FDRE                                         r  vga_Gen/pixelCounter/ypix_reg[2]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X6Y27          FDRE (Hold_fdre_C_D)         0.120    -0.465    vga_Gen/pixelCounter/ypix_reg[2]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 clkGen/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            clkGen/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKgen rise@0.000ns - clk_out1_vgaCLKgen rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.302ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    clkGen/inst/clk_out1_vgaCLKgen
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  clkGen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    clkGen/inst/clk_out1_vgaCLKgen_en_clk
    SLICE_X14Y34         FDCE                                         r  clkGen/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.148    -0.887 r  clkGen/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.831    clkGen/inst/seq_reg1[6]
    SLICE_X14Y34         FDCE                                         r  clkGen/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    clkGen/inst/clk_out1_vgaCLKgen
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  clkGen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.496    -1.302    clkGen/inst/clk_out1_vgaCLKgen_en_clk
    SLICE_X14Y34         FDCE                                         r  clkGen/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.267    -1.035    
    SLICE_X14Y34         FDCE (Hold_fdce_C_D)         0.023    -1.012    clkGen/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          1.012    
                         arrival time                          -0.831    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 vga_Gen/vgaS/hsyncGenerator/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/vgaS/hsyncGenerator/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKgen rise@0.000ns - clk_out1_vgaCLKgen rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.600%)  route 0.143ns (43.400%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.588    -0.593    vga_Gen/vgaS/hsyncGenerator/clk_out1
    SLICE_X3Y31          FDCE                                         r  vga_Gen/vgaS/hsyncGenerator/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  vga_Gen/vgaS/hsyncGenerator/counter_reg[0]/Q
                         net (fo=10, routed)          0.143    -0.310    vga_Gen/vgaS/hsyncGenerator/counter_reg_n_0_[0]
    SLICE_X2Y31          LUT5 (Prop_lut5_I1_O)        0.045    -0.265 r  vga_Gen/vgaS/hsyncGenerator/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    vga_Gen/vgaS/hsyncGenerator/counter[4]
    SLICE_X2Y31          FDCE                                         r  vga_Gen/vgaS/hsyncGenerator/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.857    -0.833    vga_Gen/vgaS/hsyncGenerator/clk_out1
    SLICE_X2Y31          FDCE                                         r  vga_Gen/vgaS/hsyncGenerator/counter_reg[4]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.120    -0.460    vga_Gen/vgaS/hsyncGenerator/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 vga_Gen/testPattern/is_statemachine/addressrequested_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKgen rise@0.000ns - clk_out1_vgaCLKgen rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.164ns (35.549%)  route 0.297ns (64.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.556    -0.625    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X8Y28          FDRE                                         r  vga_Gen/testPattern/is_statemachine/addressrequested_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  vga_Gen/testPattern/is_statemachine/addressrequested_reg[11]/Q
                         net (fo=13, routed)          0.297    -0.164    vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB18_X0Y9          RAMB18E1                                     r  vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.863    -0.826    vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y9          RAMB18E1                                     r  vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.274    -0.552    
    RAMB18_X0Y9          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.369    vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_vgaCLKgen
Waveform(ns):       { 0.000 19.861 }
Period(ns):         39.722
Sources:            { clkGen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.722      37.146     RAMB18_X0Y16     vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB18_X0Y16     vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.722      37.146     RAMB18_X0Y9      vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB18_X0Y9      vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.722      37.146     RAMB18_X0Y7      vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB18_X0Y7      vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.722      37.146     RAMB18_X0Y8      vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB18_X0Y8      vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.722      37.146     RAMB18_X0Y15     vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB18_X0Y15     vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.722      173.638    MMCME2_ADV_X1Y0  clkGen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X3Y31      vga_Gen/vgaS/hsyncGenerator/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X1Y31      vga_Gen/testPattern/colorSelector/vgaBlue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X1Y31      vga_Gen/testPattern/colorSelector/vgaGreen_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X8Y26      vga_Gen/testPattern/is_statemachine/addressrequested_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X8Y28      vga_Gen/testPattern/is_statemachine/addressrequested_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X3Y31      vga_Gen/vgaS/hsyncGenerator/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X3Y31      vga_Gen/vgaS/hsyncGenerator/counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X3Y31      vga_Gen/vgaS/hsyncGenerator/counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X2Y31      vga_Gen/vgaS/hsyncGenerator/counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X2Y29      vga_Gen/vgaS/hsyncGenerator/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X7Y27      vga_Gen/pixelCounter/ypix_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X7Y27      vga_Gen/pixelCounter/ypix_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X6Y27      vga_Gen/pixelCounter/ypix_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X6Y27      vga_Gen/pixelCounter/ypix_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X6Y27      vga_Gen/pixelCounter/ypix_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X6Y27      vga_Gen/pixelCounter/ypix_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X2Y27      vga_Gen/pixelCounter/ypix_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X3Y27      vga_Gen/pixelCounter/ypix_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X3Y27      vga_Gen/pixelCounter/ypix_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X3Y27      vga_Gen/pixelCounter/ypix_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_vgaCLKgen
  To Clock:  clkfbout_vgaCLKgen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_vgaCLKgen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkGen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clkGen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clkGen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clkGen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clkGen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkGen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_vgaCLKgen_1
  To Clock:  clk_out1_vgaCLKgen_1

Setup :            0  Failing Endpoints,  Worst Slack       32.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.793ns  (required time - arrival time)
  Source:                 vga_Gen/pixelCounter/xpix_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKgen_1 rise@39.722ns - clk_out1_vgaCLKgen_1 rise@0.000ns)
  Data Path Delay:        6.881ns  (logic 2.511ns (36.491%)  route 4.370ns (63.509%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.233 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.627    -0.885    vga_Gen/pixelCounter/clk_out1
    SLICE_X4Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  vga_Gen/pixelCounter/xpix_reg[7]/Q
                         net (fo=5, routed)           0.999     0.533    vga_Gen/pixelCounter/xpix_reg_n_0_[7]
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.299     0.832 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_6/O
                         net (fo=1, routed)           1.166     1.998    vga_Gen/pixelCounter/pixelsRemaining[18]_i_6_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.124     2.122 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_5/O
                         net (fo=1, routed)           0.589     2.712    vga_Gen/pixelCounter/pixelsRemaining[18]_i_5_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     2.836 r  vga_Gen/pixelCounter/pixelsRemaining[18]_i_4/O
                         net (fo=7, routed)           0.597     3.433    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[0]_0
    SLICE_X9Y26          LUT2 (Prop_lut2_I1_O)        0.124     3.557 r  vga_Gen/testPattern/is_statemachine/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.557    vga_Gen/testPattern/is_statemachine/i__carry_i_4__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.089 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.089    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.203 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.203    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.317 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.317    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.431 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.431    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.653 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__3/O[0]
                         net (fo=1, routed)           1.019     5.672    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__3_n_7
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.325     5.997 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining[16]_i_1/O
                         net (fo=1, routed)           0.000     5.997    vga_Gen/testPattern/is_statemachine/pixelsRemaining[16]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.636    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.727 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.506    38.233    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X4Y29          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[16]/C
                         clock pessimism              0.577    38.810    
                         clock uncertainty           -0.095    38.715    
    SLICE_X4Y29          FDRE (Setup_fdre_C_D)        0.075    38.790    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[16]
  -------------------------------------------------------------------
                         required time                         38.790    
                         arrival time                          -5.997    
  -------------------------------------------------------------------
                         slack                                 32.793    

Slack (MET) :             32.908ns  (required time - arrival time)
  Source:                 vga_Gen/pixelCounter/xpix_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKgen_1 rise@39.722ns - clk_out1_vgaCLKgen_1 rise@0.000ns)
  Data Path Delay:        6.766ns  (logic 2.401ns (35.489%)  route 4.365ns (64.511%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.232 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.627    -0.885    vga_Gen/pixelCounter/clk_out1
    SLICE_X4Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  vga_Gen/pixelCounter/xpix_reg[7]/Q
                         net (fo=5, routed)           0.999     0.533    vga_Gen/pixelCounter/xpix_reg_n_0_[7]
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.299     0.832 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_6/O
                         net (fo=1, routed)           1.166     1.998    vga_Gen/pixelCounter/pixelsRemaining[18]_i_6_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.124     2.122 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_5/O
                         net (fo=1, routed)           0.589     2.712    vga_Gen/pixelCounter/pixelsRemaining[18]_i_5_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     2.836 r  vga_Gen/pixelCounter/pixelsRemaining[18]_i_4/O
                         net (fo=7, routed)           0.597     3.433    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[0]_0
    SLICE_X9Y26          LUT2 (Prop_lut2_I1_O)        0.124     3.557 r  vga_Gen/testPattern/is_statemachine/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.557    vga_Gen/testPattern/is_statemachine/i__carry_i_4__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.089 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.089    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.203 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.203    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.537 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           1.013     5.550    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1_n_6
    SLICE_X4Y28          LUT3 (Prop_lut3_I0_O)        0.331     5.881 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining[9]_i_1/O
                         net (fo=1, routed)           0.000     5.881    vga_Gen/testPattern/is_statemachine/pixelsRemaining[9]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.636    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.727 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.505    38.232    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X4Y28          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[9]/C
                         clock pessimism              0.577    38.809    
                         clock uncertainty           -0.095    38.714    
    SLICE_X4Y28          FDRE (Setup_fdre_C_D)        0.075    38.789    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[9]
  -------------------------------------------------------------------
                         required time                         38.789    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                 32.908    

Slack (MET) :             32.912ns  (required time - arrival time)
  Source:                 vga_Gen/pixelCounter/xpix_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKgen_1 rise@39.722ns - clk_out1_vgaCLKgen_1 rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.531ns (37.429%)  route 4.231ns (62.571%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.233 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.627    -0.885    vga_Gen/pixelCounter/clk_out1
    SLICE_X4Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  vga_Gen/pixelCounter/xpix_reg[7]/Q
                         net (fo=5, routed)           0.999     0.533    vga_Gen/pixelCounter/xpix_reg_n_0_[7]
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.299     0.832 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_6/O
                         net (fo=1, routed)           1.166     1.998    vga_Gen/pixelCounter/pixelsRemaining[18]_i_6_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.124     2.122 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_5/O
                         net (fo=1, routed)           0.589     2.712    vga_Gen/pixelCounter/pixelsRemaining[18]_i_5_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     2.836 r  vga_Gen/pixelCounter/pixelsRemaining[18]_i_4/O
                         net (fo=7, routed)           0.597     3.433    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[0]_0
    SLICE_X9Y26          LUT2 (Prop_lut2_I1_O)        0.124     3.557 r  vga_Gen/testPattern/is_statemachine/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.557    vga_Gen/testPattern/is_statemachine/i__carry_i_4__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.089 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.089    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.203 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.203    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.317 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.317    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.431 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.431    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.670 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__3/O[2]
                         net (fo=1, routed)           0.879     5.550    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__3_n_5
    SLICE_X4Y30          LUT3 (Prop_lut3_I0_O)        0.328     5.878 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining[18]_i_3/O
                         net (fo=1, routed)           0.000     5.878    vga_Gen/testPattern/is_statemachine/pixelsRemaining[18]_i_3_n_0
    SLICE_X4Y30          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.636    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.727 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.506    38.233    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X4Y30          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[18]/C
                         clock pessimism              0.577    38.810    
                         clock uncertainty           -0.095    38.715    
    SLICE_X4Y30          FDRE (Setup_fdre_C_D)        0.075    38.790    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[18]
  -------------------------------------------------------------------
                         required time                         38.790    
                         arrival time                          -5.878    
  -------------------------------------------------------------------
                         slack                                 32.912    

Slack (MET) :             33.013ns  (required time - arrival time)
  Source:                 vga_Gen/pixelCounter/xpix_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKgen_1 rise@39.722ns - clk_out1_vgaCLKgen_1 rise@0.000ns)
  Data Path Delay:        6.615ns  (logic 2.601ns (39.322%)  route 4.014ns (60.678%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.233 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.627    -0.885    vga_Gen/pixelCounter/clk_out1
    SLICE_X4Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  vga_Gen/pixelCounter/xpix_reg[7]/Q
                         net (fo=5, routed)           0.999     0.533    vga_Gen/pixelCounter/xpix_reg_n_0_[7]
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.299     0.832 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_6/O
                         net (fo=1, routed)           1.166     1.998    vga_Gen/pixelCounter/pixelsRemaining[18]_i_6_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.124     2.122 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_5/O
                         net (fo=1, routed)           0.589     2.712    vga_Gen/pixelCounter/pixelsRemaining[18]_i_5_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     2.836 r  vga_Gen/pixelCounter/pixelsRemaining[18]_i_4/O
                         net (fo=7, routed)           0.597     3.433    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[0]_0
    SLICE_X9Y26          LUT2 (Prop_lut2_I1_O)        0.124     3.557 r  vga_Gen/testPattern/is_statemachine/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.557    vga_Gen/testPattern/is_statemachine/i__carry_i_4__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.089 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.089    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.203 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.203    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.317 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.317    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.431 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.431    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.765 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__3/O[1]
                         net (fo=1, routed)           0.662     5.427    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__3_n_6
    SLICE_X4Y30          LUT3 (Prop_lut3_I0_O)        0.303     5.730 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining[17]_i_1/O
                         net (fo=1, routed)           0.000     5.730    vga_Gen/testPattern/is_statemachine/pixelsRemaining[17]_i_1_n_0
    SLICE_X4Y30          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.636    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.727 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.506    38.233    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X4Y30          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[17]/C
                         clock pessimism              0.577    38.810    
                         clock uncertainty           -0.095    38.715    
    SLICE_X4Y30          FDRE (Setup_fdre_C_D)        0.029    38.744    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[17]
  -------------------------------------------------------------------
                         required time                         38.744    
                         arrival time                          -5.730    
  -------------------------------------------------------------------
                         slack                                 33.013    

Slack (MET) :             33.018ns  (required time - arrival time)
  Source:                 vga_Gen/pixelCounter/xpix_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKgen_1 rise@39.722ns - clk_out1_vgaCLKgen_1 rise@0.000ns)
  Data Path Delay:        6.653ns  (logic 2.283ns (34.314%)  route 4.370ns (65.686%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.230 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.627    -0.885    vga_Gen/pixelCounter/clk_out1
    SLICE_X4Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  vga_Gen/pixelCounter/xpix_reg[7]/Q
                         net (fo=5, routed)           0.999     0.533    vga_Gen/pixelCounter/xpix_reg_n_0_[7]
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.299     0.832 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_6/O
                         net (fo=1, routed)           1.166     1.998    vga_Gen/pixelCounter/pixelsRemaining[18]_i_6_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.124     2.122 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_5/O
                         net (fo=1, routed)           0.589     2.712    vga_Gen/pixelCounter/pixelsRemaining[18]_i_5_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     2.836 r  vga_Gen/pixelCounter/pixelsRemaining[18]_i_4/O
                         net (fo=7, routed)           0.597     3.433    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[0]_0
    SLICE_X9Y26          LUT2 (Prop_lut2_I1_O)        0.124     3.557 r  vga_Gen/testPattern/is_statemachine/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.557    vga_Gen/testPattern/is_statemachine/i__carry_i_4__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.089 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.089    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.203 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.203    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.425 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           1.019     5.444    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1_n_7
    SLICE_X4Y27          LUT3 (Prop_lut3_I0_O)        0.325     5.769 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining[8]_i_1/O
                         net (fo=1, routed)           0.000     5.769    vga_Gen/testPattern/is_statemachine/pixelsRemaining[8]_i_1_n_0
    SLICE_X4Y27          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.636    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.727 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.503    38.230    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X4Y27          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[8]/C
                         clock pessimism              0.577    38.807    
                         clock uncertainty           -0.095    38.712    
    SLICE_X4Y27          FDRE (Setup_fdre_C_D)        0.075    38.787    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[8]
  -------------------------------------------------------------------
                         required time                         38.787    
                         arrival time                          -5.769    
  -------------------------------------------------------------------
                         slack                                 33.018    

Slack (MET) :             33.022ns  (required time - arrival time)
  Source:                 vga_Gen/pixelCounter/xpix_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKgen_1 rise@39.722ns - clk_out1_vgaCLKgen_1 rise@0.000ns)
  Data Path Delay:        6.652ns  (logic 2.495ns (37.508%)  route 4.157ns (62.492%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.233 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.627    -0.885    vga_Gen/pixelCounter/clk_out1
    SLICE_X4Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  vga_Gen/pixelCounter/xpix_reg[7]/Q
                         net (fo=5, routed)           0.999     0.533    vga_Gen/pixelCounter/xpix_reg_n_0_[7]
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.299     0.832 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_6/O
                         net (fo=1, routed)           1.166     1.998    vga_Gen/pixelCounter/pixelsRemaining[18]_i_6_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.124     2.122 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_5/O
                         net (fo=1, routed)           0.589     2.712    vga_Gen/pixelCounter/pixelsRemaining[18]_i_5_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     2.836 r  vga_Gen/pixelCounter/pixelsRemaining[18]_i_4/O
                         net (fo=7, routed)           0.597     3.433    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[0]_0
    SLICE_X9Y26          LUT2 (Prop_lut2_I1_O)        0.124     3.557 r  vga_Gen/testPattern/is_statemachine/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.557    vga_Gen/testPattern/is_statemachine/i__carry_i_4__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.089 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.089    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.203 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.203    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.317 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.317    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.630 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.805     5.435    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2_n_4
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.332     5.767 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining[15]_i_1/O
                         net (fo=1, routed)           0.000     5.767    vga_Gen/testPattern/is_statemachine/pixelsRemaining[15]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.636    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.727 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.506    38.233    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X4Y29          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[15]/C
                         clock pessimism              0.577    38.810    
                         clock uncertainty           -0.095    38.715    
    SLICE_X4Y29          FDRE (Setup_fdre_C_D)        0.075    38.790    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[15]
  -------------------------------------------------------------------
                         required time                         38.790    
                         arrival time                          -5.767    
  -------------------------------------------------------------------
                         slack                                 33.022    

Slack (MET) :             33.114ns  (required time - arrival time)
  Source:                 vga_Gen/pixelCounter/xpix_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKgen_1 rise@39.722ns - clk_out1_vgaCLKgen_1 rise@0.000ns)
  Data Path Delay:        6.515ns  (logic 2.371ns (36.393%)  route 4.144ns (63.607%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.232 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.627    -0.885    vga_Gen/pixelCounter/clk_out1
    SLICE_X4Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  vga_Gen/pixelCounter/xpix_reg[7]/Q
                         net (fo=5, routed)           0.999     0.533    vga_Gen/pixelCounter/xpix_reg_n_0_[7]
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.299     0.832 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_6/O
                         net (fo=1, routed)           1.166     1.998    vga_Gen/pixelCounter/pixelsRemaining[18]_i_6_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.124     2.122 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_5/O
                         net (fo=1, routed)           0.589     2.712    vga_Gen/pixelCounter/pixelsRemaining[18]_i_5_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     2.836 r  vga_Gen/pixelCounter/pixelsRemaining[18]_i_4/O
                         net (fo=7, routed)           0.597     3.433    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[0]_0
    SLICE_X9Y26          LUT2 (Prop_lut2_I1_O)        0.124     3.557 r  vga_Gen/testPattern/is_statemachine/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.557    vga_Gen/testPattern/is_statemachine/i__carry_i_4__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.089 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.089    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.203 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.203    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.317 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.317    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.539 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.792     5.332    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2_n_7
    SLICE_X4Y28          LUT3 (Prop_lut3_I0_O)        0.299     5.631 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining[12]_i_1/O
                         net (fo=1, routed)           0.000     5.631    vga_Gen/testPattern/is_statemachine/pixelsRemaining[12]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.636    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.727 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.505    38.232    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X4Y28          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[12]/C
                         clock pessimism              0.577    38.809    
                         clock uncertainty           -0.095    38.714    
    SLICE_X4Y28          FDRE (Setup_fdre_C_D)        0.031    38.745    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[12]
  -------------------------------------------------------------------
                         required time                         38.745    
                         arrival time                          -5.631    
  -------------------------------------------------------------------
                         slack                                 33.114    

Slack (MET) :             33.124ns  (required time - arrival time)
  Source:                 vga_Gen/pixelCounter/xpix_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKgen_1 rise@39.722ns - clk_out1_vgaCLKgen_1 rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 2.381ns (36.356%)  route 4.168ns (63.644%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.232 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.627    -0.885    vga_Gen/pixelCounter/clk_out1
    SLICE_X4Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  vga_Gen/pixelCounter/xpix_reg[7]/Q
                         net (fo=5, routed)           0.999     0.533    vga_Gen/pixelCounter/xpix_reg_n_0_[7]
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.299     0.832 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_6/O
                         net (fo=1, routed)           1.166     1.998    vga_Gen/pixelCounter/pixelsRemaining[18]_i_6_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.124     2.122 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_5/O
                         net (fo=1, routed)           0.589     2.712    vga_Gen/pixelCounter/pixelsRemaining[18]_i_5_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     2.836 r  vga_Gen/pixelCounter/pixelsRemaining[18]_i_4/O
                         net (fo=7, routed)           0.597     3.433    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[0]_0
    SLICE_X9Y26          LUT2 (Prop_lut2_I1_O)        0.124     3.557 r  vga_Gen/testPattern/is_statemachine/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.557    vga_Gen/testPattern/is_statemachine/i__carry_i_4__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.089 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.089    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.203 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.203    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.516 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.817     5.333    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1_n_4
    SLICE_X4Y28          LUT3 (Prop_lut3_I0_O)        0.332     5.665 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining[11]_i_1/O
                         net (fo=1, routed)           0.000     5.665    vga_Gen/testPattern/is_statemachine/pixelsRemaining[11]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.636    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.727 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.505    38.232    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X4Y28          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[11]/C
                         clock pessimism              0.577    38.809    
                         clock uncertainty           -0.095    38.714    
    SLICE_X4Y28          FDRE (Setup_fdre_C_D)        0.075    38.789    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[11]
  -------------------------------------------------------------------
                         required time                         38.789    
                         arrival time                          -5.665    
  -------------------------------------------------------------------
                         slack                                 33.124    

Slack (MET) :             33.127ns  (required time - arrival time)
  Source:                 vga_Gen/pixelCounter/xpix_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKgen_1 rise@39.722ns - clk_out1_vgaCLKgen_1 rise@0.000ns)
  Data Path Delay:        6.501ns  (logic 2.487ns (38.257%)  route 4.014ns (61.743%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.233 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.627    -0.885    vga_Gen/pixelCounter/clk_out1
    SLICE_X4Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  vga_Gen/pixelCounter/xpix_reg[7]/Q
                         net (fo=5, routed)           0.999     0.533    vga_Gen/pixelCounter/xpix_reg_n_0_[7]
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.299     0.832 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_6/O
                         net (fo=1, routed)           1.166     1.998    vga_Gen/pixelCounter/pixelsRemaining[18]_i_6_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.124     2.122 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_5/O
                         net (fo=1, routed)           0.589     2.712    vga_Gen/pixelCounter/pixelsRemaining[18]_i_5_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     2.836 r  vga_Gen/pixelCounter/pixelsRemaining[18]_i_4/O
                         net (fo=7, routed)           0.597     3.433    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[0]_0
    SLICE_X9Y26          LUT2 (Prop_lut2_I1_O)        0.124     3.557 r  vga_Gen/testPattern/is_statemachine/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.557    vga_Gen/testPattern/is_statemachine/i__carry_i_4__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.089 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.089    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.203 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.203    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.317 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.317    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.651 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.662     5.313    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2_n_6
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.303     5.616 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining[13]_i_1/O
                         net (fo=1, routed)           0.000     5.616    vga_Gen/testPattern/is_statemachine/pixelsRemaining[13]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.636    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.727 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.506    38.233    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X4Y29          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[13]/C
                         clock pessimism              0.577    38.810    
                         clock uncertainty           -0.095    38.715    
    SLICE_X4Y29          FDRE (Setup_fdre_C_D)        0.029    38.744    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[13]
  -------------------------------------------------------------------
                         required time                         38.744    
                         arrival time                          -5.616    
  -------------------------------------------------------------------
                         slack                                 33.127    

Slack (MET) :             33.195ns  (required time - arrival time)
  Source:                 vga_Gen/pixelCounter/xpix_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKgen_1 rise@39.722ns - clk_out1_vgaCLKgen_1 rise@0.000ns)
  Data Path Delay:        6.435ns  (logic 2.391ns (37.157%)  route 4.044ns (62.843%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.233 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.627    -0.885    vga_Gen/pixelCounter/clk_out1
    SLICE_X4Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  vga_Gen/pixelCounter/xpix_reg[7]/Q
                         net (fo=5, routed)           0.999     0.533    vga_Gen/pixelCounter/xpix_reg_n_0_[7]
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.299     0.832 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_6/O
                         net (fo=1, routed)           1.166     1.998    vga_Gen/pixelCounter/pixelsRemaining[18]_i_6_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.124     2.122 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_5/O
                         net (fo=1, routed)           0.589     2.712    vga_Gen/pixelCounter/pixelsRemaining[18]_i_5_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     2.836 r  vga_Gen/pixelCounter/pixelsRemaining[18]_i_4/O
                         net (fo=7, routed)           0.597     3.433    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[0]_0
    SLICE_X9Y26          LUT2 (Prop_lut2_I1_O)        0.124     3.557 r  vga_Gen/testPattern/is_statemachine/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.557    vga_Gen/testPattern/is_statemachine/i__carry_i_4__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.089 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.089    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.203 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.203    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.317 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.317    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.556 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.692     5.248    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2_n_5
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.302     5.550 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining[14]_i_1/O
                         net (fo=1, routed)           0.000     5.550    vga_Gen/testPattern/is_statemachine/pixelsRemaining[14]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.636    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.727 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.506    38.233    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X4Y29          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[14]/C
                         clock pessimism              0.577    38.810    
                         clock uncertainty           -0.095    38.715    
    SLICE_X4Y29          FDRE (Setup_fdre_C_D)        0.031    38.746    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[14]
  -------------------------------------------------------------------
                         required time                         38.746    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                 33.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 vga_Gen/testPattern/is_statemachine/addressrequested_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKgen_1 rise@0.000ns - clk_out1_vgaCLKgen_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.933%)  route 0.237ns (59.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.554    -0.627    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X8Y26          FDRE                                         r  vga_Gen/testPattern/is_statemachine/addressrequested_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  vga_Gen/testPattern/is_statemachine/addressrequested_reg[3]/Q
                         net (fo=13, routed)          0.237    -0.227    vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y10         RAMB18E1                                     r  vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.866    -0.823    vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.569    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.386    vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 vga_Gen/testPattern/is_statemachine/addressrequested_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKgen_1 rise@0.000ns - clk_out1_vgaCLKgen_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.933%)  route 0.237ns (59.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.554    -0.627    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X8Y26          FDRE                                         r  vga_Gen/testPattern/is_statemachine/addressrequested_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  vga_Gen/testPattern/is_statemachine/addressrequested_reg[3]/Q
                         net (fo=13, routed)          0.237    -0.227    vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y11         RAMB18E1                                     r  vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.866    -0.823    vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB18_X0Y11         RAMB18E1                                     r  vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.569    
    RAMB18_X0Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.386    vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 clkGen/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            clkGen/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKgen_1 rise@0.000ns - clk_out1_vgaCLKgen_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.302ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    clkGen/inst/clk_out1_vgaCLKgen
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  clkGen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    clkGen/inst/clk_out1_vgaCLKgen_en_clk
    SLICE_X14Y34         FDCE                                         r  clkGen/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.164    -0.871 r  clkGen/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.815    clkGen/inst/seq_reg1[0]
    SLICE_X14Y34         FDCE                                         r  clkGen/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    clkGen/inst/clk_out1_vgaCLKgen
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  clkGen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.496    -1.302    clkGen/inst/clk_out1_vgaCLKgen_en_clk
    SLICE_X14Y34         FDCE                                         r  clkGen/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.267    -1.035    
    SLICE_X14Y34         FDCE (Hold_fdce_C_D)         0.060    -0.975    clkGen/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.975    
                         arrival time                          -0.815    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 vga_Gen/pixelCounter/ypix_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/pixelCounter/ypix_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKgen_1 rise@0.000ns - clk_out1_vgaCLKgen_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.083%)  route 0.120ns (38.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.583    -0.598    vga_Gen/pixelCounter/clk_out1
    SLICE_X7Y27          FDRE                                         r  vga_Gen/pixelCounter/ypix_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  vga_Gen/pixelCounter/ypix_reg[0]/Q
                         net (fo=7, routed)           0.120    -0.337    vga_Gen/pixelCounter/ypix_reg_n_0_[0]
    SLICE_X6Y27          LUT4 (Prop_lut4_I1_O)        0.048    -0.289 r  vga_Gen/pixelCounter/ypix[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    vga_Gen/pixelCounter/p_0_in__0[3]
    SLICE_X6Y27          FDRE                                         r  vga_Gen/pixelCounter/ypix_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.851    -0.839    vga_Gen/pixelCounter/clk_out1
    SLICE_X6Y27          FDRE                                         r  vga_Gen/pixelCounter/ypix_reg[3]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X6Y27          FDRE (Hold_fdre_C_D)         0.131    -0.454    vga_Gen/pixelCounter/ypix_reg[3]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 vga_Gen/pixelCounter/ypix_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/pixelCounter/ypix_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKgen_1 rise@0.000ns - clk_out1_vgaCLKgen_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.189ns (60.303%)  route 0.124ns (39.697%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.583    -0.598    vga_Gen/pixelCounter/clk_out1
    SLICE_X7Y27          FDRE                                         r  vga_Gen/pixelCounter/ypix_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  vga_Gen/pixelCounter/ypix_reg[0]/Q
                         net (fo=7, routed)           0.124    -0.333    vga_Gen/pixelCounter/ypix_reg_n_0_[0]
    SLICE_X6Y27          LUT5 (Prop_lut5_I2_O)        0.048    -0.285 r  vga_Gen/pixelCounter/ypix[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    vga_Gen/pixelCounter/p_0_in__0[4]
    SLICE_X6Y27          FDRE                                         r  vga_Gen/pixelCounter/ypix_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.851    -0.839    vga_Gen/pixelCounter/clk_out1
    SLICE_X6Y27          FDRE                                         r  vga_Gen/pixelCounter/ypix_reg[4]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X6Y27          FDRE (Hold_fdre_C_D)         0.133    -0.452    vga_Gen/pixelCounter/ypix_reg[4]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 vga_Gen/pixelCounter/xpix_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/pixelCounter/xpix_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKgen_1 rise@0.000ns - clk_out1_vgaCLKgen_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.546%)  route 0.089ns (32.454%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.588    -0.593    vga_Gen/pixelCounter/clk_out1
    SLICE_X4Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  vga_Gen/pixelCounter/xpix_reg[4]/Q
                         net (fo=7, routed)           0.089    -0.363    vga_Gen/pixelCounter/xpix_reg_n_0_[4]
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.045    -0.318 r  vga_Gen/pixelCounter/xpix[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.318    vga_Gen/pixelCounter/p_0_in[5]
    SLICE_X5Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.857    -0.833    vga_Gen/pixelCounter/clk_out1
    SLICE_X5Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[5]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X5Y33          FDRE (Hold_fdre_C_D)         0.092    -0.488    vga_Gen/pixelCounter/xpix_reg[5]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 vga_Gen/pixelCounter/ypix_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/pixelCounter/ypix_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKgen_1 rise@0.000ns - clk_out1_vgaCLKgen_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.583    -0.598    vga_Gen/pixelCounter/clk_out1
    SLICE_X7Y27          FDRE                                         r  vga_Gen/pixelCounter/ypix_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  vga_Gen/pixelCounter/ypix_reg[0]/Q
                         net (fo=7, routed)           0.120    -0.337    vga_Gen/pixelCounter/ypix_reg_n_0_[0]
    SLICE_X6Y27          LUT3 (Prop_lut3_I2_O)        0.045    -0.292 r  vga_Gen/pixelCounter/ypix[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    vga_Gen/pixelCounter/p_0_in__0[2]
    SLICE_X6Y27          FDRE                                         r  vga_Gen/pixelCounter/ypix_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.851    -0.839    vga_Gen/pixelCounter/clk_out1
    SLICE_X6Y27          FDRE                                         r  vga_Gen/pixelCounter/ypix_reg[2]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X6Y27          FDRE (Hold_fdre_C_D)         0.120    -0.465    vga_Gen/pixelCounter/ypix_reg[2]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 clkGen/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            clkGen/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKgen_1 rise@0.000ns - clk_out1_vgaCLKgen_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.302ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    clkGen/inst/clk_out1_vgaCLKgen
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  clkGen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    clkGen/inst/clk_out1_vgaCLKgen_en_clk
    SLICE_X14Y34         FDCE                                         r  clkGen/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.148    -0.887 r  clkGen/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.831    clkGen/inst/seq_reg1[6]
    SLICE_X14Y34         FDCE                                         r  clkGen/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    clkGen/inst/clk_out1_vgaCLKgen
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  clkGen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.496    -1.302    clkGen/inst/clk_out1_vgaCLKgen_en_clk
    SLICE_X14Y34         FDCE                                         r  clkGen/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.267    -1.035    
    SLICE_X14Y34         FDCE (Hold_fdce_C_D)         0.023    -1.012    clkGen/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          1.012    
                         arrival time                          -0.831    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 vga_Gen/vgaS/hsyncGenerator/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/vgaS/hsyncGenerator/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKgen_1 rise@0.000ns - clk_out1_vgaCLKgen_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.600%)  route 0.143ns (43.400%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.588    -0.593    vga_Gen/vgaS/hsyncGenerator/clk_out1
    SLICE_X3Y31          FDCE                                         r  vga_Gen/vgaS/hsyncGenerator/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  vga_Gen/vgaS/hsyncGenerator/counter_reg[0]/Q
                         net (fo=10, routed)          0.143    -0.310    vga_Gen/vgaS/hsyncGenerator/counter_reg_n_0_[0]
    SLICE_X2Y31          LUT5 (Prop_lut5_I1_O)        0.045    -0.265 r  vga_Gen/vgaS/hsyncGenerator/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    vga_Gen/vgaS/hsyncGenerator/counter[4]
    SLICE_X2Y31          FDCE                                         r  vga_Gen/vgaS/hsyncGenerator/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.857    -0.833    vga_Gen/vgaS/hsyncGenerator/clk_out1
    SLICE_X2Y31          FDCE                                         r  vga_Gen/vgaS/hsyncGenerator/counter_reg[4]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.120    -0.460    vga_Gen/vgaS/hsyncGenerator/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 vga_Gen/testPattern/is_statemachine/addressrequested_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKgen_1 rise@0.000ns - clk_out1_vgaCLKgen_1 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.164ns (35.549%)  route 0.297ns (64.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.556    -0.625    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X8Y28          FDRE                                         r  vga_Gen/testPattern/is_statemachine/addressrequested_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  vga_Gen/testPattern/is_statemachine/addressrequested_reg[11]/Q
                         net (fo=13, routed)          0.297    -0.164    vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB18_X0Y9          RAMB18E1                                     r  vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.863    -0.826    vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y9          RAMB18E1                                     r  vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.274    -0.552    
    RAMB18_X0Y9          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.369    vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_vgaCLKgen_1
Waveform(ns):       { 0.000 19.861 }
Period(ns):         39.722
Sources:            { clkGen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.722      37.146     RAMB18_X0Y16     vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB18_X0Y16     vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.722      37.146     RAMB18_X0Y9      vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB18_X0Y9      vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.722      37.146     RAMB18_X0Y7      vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB18_X0Y7      vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.722      37.146     RAMB18_X0Y8      vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB18_X0Y8      vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.722      37.146     RAMB18_X0Y15     vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB18_X0Y15     vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.722      173.638    MMCME2_ADV_X1Y0  clkGen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X3Y31      vga_Gen/vgaS/hsyncGenerator/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X1Y31      vga_Gen/testPattern/colorSelector/vgaBlue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X1Y31      vga_Gen/testPattern/colorSelector/vgaGreen_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X8Y26      vga_Gen/testPattern/is_statemachine/addressrequested_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X8Y28      vga_Gen/testPattern/is_statemachine/addressrequested_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X3Y31      vga_Gen/vgaS/hsyncGenerator/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X3Y31      vga_Gen/vgaS/hsyncGenerator/counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X3Y31      vga_Gen/vgaS/hsyncGenerator/counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X2Y31      vga_Gen/vgaS/hsyncGenerator/counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X2Y29      vga_Gen/vgaS/hsyncGenerator/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X7Y27      vga_Gen/pixelCounter/ypix_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X7Y27      vga_Gen/pixelCounter/ypix_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X6Y27      vga_Gen/pixelCounter/ypix_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X6Y27      vga_Gen/pixelCounter/ypix_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X6Y27      vga_Gen/pixelCounter/ypix_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X6Y27      vga_Gen/pixelCounter/ypix_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X2Y27      vga_Gen/pixelCounter/ypix_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X3Y27      vga_Gen/pixelCounter/ypix_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X3Y27      vga_Gen/pixelCounter/ypix_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X3Y27      vga_Gen/pixelCounter/ypix_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_vgaCLKgen_1
  To Clock:  clkfbout_vgaCLKgen_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_vgaCLKgen_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkGen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clkGen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clkGen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clkGen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_vgaCLKgen_1
  To Clock:  clk_out1_vgaCLKgen

Setup :            0  Failing Endpoints,  Worst Slack       32.790ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.790ns  (required time - arrival time)
  Source:                 vga_Gen/pixelCounter/xpix_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKgen rise@39.722ns - clk_out1_vgaCLKgen_1 rise@0.000ns)
  Data Path Delay:        6.881ns  (logic 2.511ns (36.491%)  route 4.370ns (63.509%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.233 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.627    -0.885    vga_Gen/pixelCounter/clk_out1
    SLICE_X4Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  vga_Gen/pixelCounter/xpix_reg[7]/Q
                         net (fo=5, routed)           0.999     0.533    vga_Gen/pixelCounter/xpix_reg_n_0_[7]
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.299     0.832 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_6/O
                         net (fo=1, routed)           1.166     1.998    vga_Gen/pixelCounter/pixelsRemaining[18]_i_6_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.124     2.122 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_5/O
                         net (fo=1, routed)           0.589     2.712    vga_Gen/pixelCounter/pixelsRemaining[18]_i_5_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     2.836 r  vga_Gen/pixelCounter/pixelsRemaining[18]_i_4/O
                         net (fo=7, routed)           0.597     3.433    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[0]_0
    SLICE_X9Y26          LUT2 (Prop_lut2_I1_O)        0.124     3.557 r  vga_Gen/testPattern/is_statemachine/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.557    vga_Gen/testPattern/is_statemachine/i__carry_i_4__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.089 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.089    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.203 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.203    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.317 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.317    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.431 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.431    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.653 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__3/O[0]
                         net (fo=1, routed)           1.019     5.672    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__3_n_7
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.325     5.997 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining[16]_i_1/O
                         net (fo=1, routed)           0.000     5.997    vga_Gen/testPattern/is_statemachine/pixelsRemaining[16]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.636    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.727 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.506    38.233    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X4Y29          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[16]/C
                         clock pessimism              0.577    38.810    
                         clock uncertainty           -0.098    38.712    
    SLICE_X4Y29          FDRE (Setup_fdre_C_D)        0.075    38.787    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[16]
  -------------------------------------------------------------------
                         required time                         38.786    
                         arrival time                          -5.997    
  -------------------------------------------------------------------
                         slack                                 32.790    

Slack (MET) :             32.904ns  (required time - arrival time)
  Source:                 vga_Gen/pixelCounter/xpix_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKgen rise@39.722ns - clk_out1_vgaCLKgen_1 rise@0.000ns)
  Data Path Delay:        6.766ns  (logic 2.401ns (35.489%)  route 4.365ns (64.511%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.232 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.627    -0.885    vga_Gen/pixelCounter/clk_out1
    SLICE_X4Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  vga_Gen/pixelCounter/xpix_reg[7]/Q
                         net (fo=5, routed)           0.999     0.533    vga_Gen/pixelCounter/xpix_reg_n_0_[7]
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.299     0.832 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_6/O
                         net (fo=1, routed)           1.166     1.998    vga_Gen/pixelCounter/pixelsRemaining[18]_i_6_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.124     2.122 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_5/O
                         net (fo=1, routed)           0.589     2.712    vga_Gen/pixelCounter/pixelsRemaining[18]_i_5_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     2.836 r  vga_Gen/pixelCounter/pixelsRemaining[18]_i_4/O
                         net (fo=7, routed)           0.597     3.433    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[0]_0
    SLICE_X9Y26          LUT2 (Prop_lut2_I1_O)        0.124     3.557 r  vga_Gen/testPattern/is_statemachine/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.557    vga_Gen/testPattern/is_statemachine/i__carry_i_4__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.089 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.089    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.203 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.203    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.537 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           1.013     5.550    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1_n_6
    SLICE_X4Y28          LUT3 (Prop_lut3_I0_O)        0.331     5.881 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining[9]_i_1/O
                         net (fo=1, routed)           0.000     5.881    vga_Gen/testPattern/is_statemachine/pixelsRemaining[9]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.636    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.727 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.505    38.232    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X4Y28          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[9]/C
                         clock pessimism              0.577    38.809    
                         clock uncertainty           -0.098    38.711    
    SLICE_X4Y28          FDRE (Setup_fdre_C_D)        0.075    38.786    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[9]
  -------------------------------------------------------------------
                         required time                         38.785    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                 32.904    

Slack (MET) :             32.909ns  (required time - arrival time)
  Source:                 vga_Gen/pixelCounter/xpix_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKgen rise@39.722ns - clk_out1_vgaCLKgen_1 rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.531ns (37.429%)  route 4.231ns (62.571%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.233 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.627    -0.885    vga_Gen/pixelCounter/clk_out1
    SLICE_X4Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  vga_Gen/pixelCounter/xpix_reg[7]/Q
                         net (fo=5, routed)           0.999     0.533    vga_Gen/pixelCounter/xpix_reg_n_0_[7]
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.299     0.832 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_6/O
                         net (fo=1, routed)           1.166     1.998    vga_Gen/pixelCounter/pixelsRemaining[18]_i_6_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.124     2.122 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_5/O
                         net (fo=1, routed)           0.589     2.712    vga_Gen/pixelCounter/pixelsRemaining[18]_i_5_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     2.836 r  vga_Gen/pixelCounter/pixelsRemaining[18]_i_4/O
                         net (fo=7, routed)           0.597     3.433    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[0]_0
    SLICE_X9Y26          LUT2 (Prop_lut2_I1_O)        0.124     3.557 r  vga_Gen/testPattern/is_statemachine/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.557    vga_Gen/testPattern/is_statemachine/i__carry_i_4__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.089 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.089    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.203 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.203    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.317 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.317    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.431 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.431    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.670 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__3/O[2]
                         net (fo=1, routed)           0.879     5.550    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__3_n_5
    SLICE_X4Y30          LUT3 (Prop_lut3_I0_O)        0.328     5.878 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining[18]_i_3/O
                         net (fo=1, routed)           0.000     5.878    vga_Gen/testPattern/is_statemachine/pixelsRemaining[18]_i_3_n_0
    SLICE_X4Y30          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.636    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.727 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.506    38.233    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X4Y30          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[18]/C
                         clock pessimism              0.577    38.810    
                         clock uncertainty           -0.098    38.712    
    SLICE_X4Y30          FDRE (Setup_fdre_C_D)        0.075    38.787    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[18]
  -------------------------------------------------------------------
                         required time                         38.786    
                         arrival time                          -5.878    
  -------------------------------------------------------------------
                         slack                                 32.909    

Slack (MET) :             33.010ns  (required time - arrival time)
  Source:                 vga_Gen/pixelCounter/xpix_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKgen rise@39.722ns - clk_out1_vgaCLKgen_1 rise@0.000ns)
  Data Path Delay:        6.615ns  (logic 2.601ns (39.322%)  route 4.014ns (60.678%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.233 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.627    -0.885    vga_Gen/pixelCounter/clk_out1
    SLICE_X4Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  vga_Gen/pixelCounter/xpix_reg[7]/Q
                         net (fo=5, routed)           0.999     0.533    vga_Gen/pixelCounter/xpix_reg_n_0_[7]
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.299     0.832 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_6/O
                         net (fo=1, routed)           1.166     1.998    vga_Gen/pixelCounter/pixelsRemaining[18]_i_6_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.124     2.122 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_5/O
                         net (fo=1, routed)           0.589     2.712    vga_Gen/pixelCounter/pixelsRemaining[18]_i_5_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     2.836 r  vga_Gen/pixelCounter/pixelsRemaining[18]_i_4/O
                         net (fo=7, routed)           0.597     3.433    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[0]_0
    SLICE_X9Y26          LUT2 (Prop_lut2_I1_O)        0.124     3.557 r  vga_Gen/testPattern/is_statemachine/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.557    vga_Gen/testPattern/is_statemachine/i__carry_i_4__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.089 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.089    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.203 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.203    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.317 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.317    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.431 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.431    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.765 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__3/O[1]
                         net (fo=1, routed)           0.662     5.427    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__3_n_6
    SLICE_X4Y30          LUT3 (Prop_lut3_I0_O)        0.303     5.730 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining[17]_i_1/O
                         net (fo=1, routed)           0.000     5.730    vga_Gen/testPattern/is_statemachine/pixelsRemaining[17]_i_1_n_0
    SLICE_X4Y30          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.636    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.727 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.506    38.233    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X4Y30          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[17]/C
                         clock pessimism              0.577    38.810    
                         clock uncertainty           -0.098    38.712    
    SLICE_X4Y30          FDRE (Setup_fdre_C_D)        0.029    38.741    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[17]
  -------------------------------------------------------------------
                         required time                         38.740    
                         arrival time                          -5.730    
  -------------------------------------------------------------------
                         slack                                 33.010    

Slack (MET) :             33.015ns  (required time - arrival time)
  Source:                 vga_Gen/pixelCounter/xpix_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKgen rise@39.722ns - clk_out1_vgaCLKgen_1 rise@0.000ns)
  Data Path Delay:        6.653ns  (logic 2.283ns (34.314%)  route 4.370ns (65.686%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.230 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.627    -0.885    vga_Gen/pixelCounter/clk_out1
    SLICE_X4Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  vga_Gen/pixelCounter/xpix_reg[7]/Q
                         net (fo=5, routed)           0.999     0.533    vga_Gen/pixelCounter/xpix_reg_n_0_[7]
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.299     0.832 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_6/O
                         net (fo=1, routed)           1.166     1.998    vga_Gen/pixelCounter/pixelsRemaining[18]_i_6_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.124     2.122 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_5/O
                         net (fo=1, routed)           0.589     2.712    vga_Gen/pixelCounter/pixelsRemaining[18]_i_5_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     2.836 r  vga_Gen/pixelCounter/pixelsRemaining[18]_i_4/O
                         net (fo=7, routed)           0.597     3.433    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[0]_0
    SLICE_X9Y26          LUT2 (Prop_lut2_I1_O)        0.124     3.557 r  vga_Gen/testPattern/is_statemachine/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.557    vga_Gen/testPattern/is_statemachine/i__carry_i_4__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.089 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.089    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.203 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.203    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.425 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           1.019     5.444    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1_n_7
    SLICE_X4Y27          LUT3 (Prop_lut3_I0_O)        0.325     5.769 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining[8]_i_1/O
                         net (fo=1, routed)           0.000     5.769    vga_Gen/testPattern/is_statemachine/pixelsRemaining[8]_i_1_n_0
    SLICE_X4Y27          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.636    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.727 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.503    38.230    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X4Y27          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[8]/C
                         clock pessimism              0.577    38.807    
                         clock uncertainty           -0.098    38.708    
    SLICE_X4Y27          FDRE (Setup_fdre_C_D)        0.075    38.784    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[8]
  -------------------------------------------------------------------
                         required time                         38.784    
                         arrival time                          -5.769    
  -------------------------------------------------------------------
                         slack                                 33.015    

Slack (MET) :             33.019ns  (required time - arrival time)
  Source:                 vga_Gen/pixelCounter/xpix_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKgen rise@39.722ns - clk_out1_vgaCLKgen_1 rise@0.000ns)
  Data Path Delay:        6.652ns  (logic 2.495ns (37.508%)  route 4.157ns (62.492%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.233 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.627    -0.885    vga_Gen/pixelCounter/clk_out1
    SLICE_X4Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  vga_Gen/pixelCounter/xpix_reg[7]/Q
                         net (fo=5, routed)           0.999     0.533    vga_Gen/pixelCounter/xpix_reg_n_0_[7]
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.299     0.832 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_6/O
                         net (fo=1, routed)           1.166     1.998    vga_Gen/pixelCounter/pixelsRemaining[18]_i_6_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.124     2.122 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_5/O
                         net (fo=1, routed)           0.589     2.712    vga_Gen/pixelCounter/pixelsRemaining[18]_i_5_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     2.836 r  vga_Gen/pixelCounter/pixelsRemaining[18]_i_4/O
                         net (fo=7, routed)           0.597     3.433    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[0]_0
    SLICE_X9Y26          LUT2 (Prop_lut2_I1_O)        0.124     3.557 r  vga_Gen/testPattern/is_statemachine/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.557    vga_Gen/testPattern/is_statemachine/i__carry_i_4__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.089 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.089    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.203 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.203    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.317 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.317    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.630 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.805     5.435    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2_n_4
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.332     5.767 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining[15]_i_1/O
                         net (fo=1, routed)           0.000     5.767    vga_Gen/testPattern/is_statemachine/pixelsRemaining[15]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.636    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.727 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.506    38.233    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X4Y29          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[15]/C
                         clock pessimism              0.577    38.810    
                         clock uncertainty           -0.098    38.712    
    SLICE_X4Y29          FDRE (Setup_fdre_C_D)        0.075    38.787    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[15]
  -------------------------------------------------------------------
                         required time                         38.786    
                         arrival time                          -5.767    
  -------------------------------------------------------------------
                         slack                                 33.019    

Slack (MET) :             33.111ns  (required time - arrival time)
  Source:                 vga_Gen/pixelCounter/xpix_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKgen rise@39.722ns - clk_out1_vgaCLKgen_1 rise@0.000ns)
  Data Path Delay:        6.515ns  (logic 2.371ns (36.393%)  route 4.144ns (63.607%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.232 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.627    -0.885    vga_Gen/pixelCounter/clk_out1
    SLICE_X4Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  vga_Gen/pixelCounter/xpix_reg[7]/Q
                         net (fo=5, routed)           0.999     0.533    vga_Gen/pixelCounter/xpix_reg_n_0_[7]
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.299     0.832 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_6/O
                         net (fo=1, routed)           1.166     1.998    vga_Gen/pixelCounter/pixelsRemaining[18]_i_6_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.124     2.122 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_5/O
                         net (fo=1, routed)           0.589     2.712    vga_Gen/pixelCounter/pixelsRemaining[18]_i_5_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     2.836 r  vga_Gen/pixelCounter/pixelsRemaining[18]_i_4/O
                         net (fo=7, routed)           0.597     3.433    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[0]_0
    SLICE_X9Y26          LUT2 (Prop_lut2_I1_O)        0.124     3.557 r  vga_Gen/testPattern/is_statemachine/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.557    vga_Gen/testPattern/is_statemachine/i__carry_i_4__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.089 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.089    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.203 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.203    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.317 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.317    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.539 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.792     5.332    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2_n_7
    SLICE_X4Y28          LUT3 (Prop_lut3_I0_O)        0.299     5.631 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining[12]_i_1/O
                         net (fo=1, routed)           0.000     5.631    vga_Gen/testPattern/is_statemachine/pixelsRemaining[12]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.636    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.727 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.505    38.232    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X4Y28          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[12]/C
                         clock pessimism              0.577    38.809    
                         clock uncertainty           -0.098    38.711    
    SLICE_X4Y28          FDRE (Setup_fdre_C_D)        0.031    38.742    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[12]
  -------------------------------------------------------------------
                         required time                         38.742    
                         arrival time                          -5.631    
  -------------------------------------------------------------------
                         slack                                 33.111    

Slack (MET) :             33.121ns  (required time - arrival time)
  Source:                 vga_Gen/pixelCounter/xpix_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKgen rise@39.722ns - clk_out1_vgaCLKgen_1 rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 2.381ns (36.356%)  route 4.168ns (63.644%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.232 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.627    -0.885    vga_Gen/pixelCounter/clk_out1
    SLICE_X4Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  vga_Gen/pixelCounter/xpix_reg[7]/Q
                         net (fo=5, routed)           0.999     0.533    vga_Gen/pixelCounter/xpix_reg_n_0_[7]
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.299     0.832 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_6/O
                         net (fo=1, routed)           1.166     1.998    vga_Gen/pixelCounter/pixelsRemaining[18]_i_6_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.124     2.122 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_5/O
                         net (fo=1, routed)           0.589     2.712    vga_Gen/pixelCounter/pixelsRemaining[18]_i_5_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     2.836 r  vga_Gen/pixelCounter/pixelsRemaining[18]_i_4/O
                         net (fo=7, routed)           0.597     3.433    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[0]_0
    SLICE_X9Y26          LUT2 (Prop_lut2_I1_O)        0.124     3.557 r  vga_Gen/testPattern/is_statemachine/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.557    vga_Gen/testPattern/is_statemachine/i__carry_i_4__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.089 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.089    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.203 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.203    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.516 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.817     5.333    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1_n_4
    SLICE_X4Y28          LUT3 (Prop_lut3_I0_O)        0.332     5.665 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining[11]_i_1/O
                         net (fo=1, routed)           0.000     5.665    vga_Gen/testPattern/is_statemachine/pixelsRemaining[11]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.636    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.727 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.505    38.232    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X4Y28          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[11]/C
                         clock pessimism              0.577    38.809    
                         clock uncertainty           -0.098    38.711    
    SLICE_X4Y28          FDRE (Setup_fdre_C_D)        0.075    38.786    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[11]
  -------------------------------------------------------------------
                         required time                         38.785    
                         arrival time                          -5.665    
  -------------------------------------------------------------------
                         slack                                 33.121    

Slack (MET) :             33.124ns  (required time - arrival time)
  Source:                 vga_Gen/pixelCounter/xpix_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKgen rise@39.722ns - clk_out1_vgaCLKgen_1 rise@0.000ns)
  Data Path Delay:        6.501ns  (logic 2.487ns (38.257%)  route 4.014ns (61.743%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.233 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.627    -0.885    vga_Gen/pixelCounter/clk_out1
    SLICE_X4Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  vga_Gen/pixelCounter/xpix_reg[7]/Q
                         net (fo=5, routed)           0.999     0.533    vga_Gen/pixelCounter/xpix_reg_n_0_[7]
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.299     0.832 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_6/O
                         net (fo=1, routed)           1.166     1.998    vga_Gen/pixelCounter/pixelsRemaining[18]_i_6_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.124     2.122 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_5/O
                         net (fo=1, routed)           0.589     2.712    vga_Gen/pixelCounter/pixelsRemaining[18]_i_5_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     2.836 r  vga_Gen/pixelCounter/pixelsRemaining[18]_i_4/O
                         net (fo=7, routed)           0.597     3.433    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[0]_0
    SLICE_X9Y26          LUT2 (Prop_lut2_I1_O)        0.124     3.557 r  vga_Gen/testPattern/is_statemachine/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.557    vga_Gen/testPattern/is_statemachine/i__carry_i_4__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.089 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.089    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.203 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.203    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.317 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.317    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.651 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.662     5.313    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2_n_6
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.303     5.616 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining[13]_i_1/O
                         net (fo=1, routed)           0.000     5.616    vga_Gen/testPattern/is_statemachine/pixelsRemaining[13]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.636    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.727 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.506    38.233    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X4Y29          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[13]/C
                         clock pessimism              0.577    38.810    
                         clock uncertainty           -0.098    38.712    
    SLICE_X4Y29          FDRE (Setup_fdre_C_D)        0.029    38.741    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[13]
  -------------------------------------------------------------------
                         required time                         38.740    
                         arrival time                          -5.616    
  -------------------------------------------------------------------
                         slack                                 33.124    

Slack (MET) :             33.192ns  (required time - arrival time)
  Source:                 vga_Gen/pixelCounter/xpix_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKgen rise@39.722ns - clk_out1_vgaCLKgen_1 rise@0.000ns)
  Data Path Delay:        6.435ns  (logic 2.391ns (37.157%)  route 4.044ns (62.843%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.233 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.627    -0.885    vga_Gen/pixelCounter/clk_out1
    SLICE_X4Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  vga_Gen/pixelCounter/xpix_reg[7]/Q
                         net (fo=5, routed)           0.999     0.533    vga_Gen/pixelCounter/xpix_reg_n_0_[7]
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.299     0.832 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_6/O
                         net (fo=1, routed)           1.166     1.998    vga_Gen/pixelCounter/pixelsRemaining[18]_i_6_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.124     2.122 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_5/O
                         net (fo=1, routed)           0.589     2.712    vga_Gen/pixelCounter/pixelsRemaining[18]_i_5_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     2.836 r  vga_Gen/pixelCounter/pixelsRemaining[18]_i_4/O
                         net (fo=7, routed)           0.597     3.433    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[0]_0
    SLICE_X9Y26          LUT2 (Prop_lut2_I1_O)        0.124     3.557 r  vga_Gen/testPattern/is_statemachine/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.557    vga_Gen/testPattern/is_statemachine/i__carry_i_4__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.089 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.089    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.203 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.203    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.317 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.317    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.556 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.692     5.248    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2_n_5
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.302     5.550 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining[14]_i_1/O
                         net (fo=1, routed)           0.000     5.550    vga_Gen/testPattern/is_statemachine/pixelsRemaining[14]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.636    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.727 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.506    38.233    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X4Y29          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[14]/C
                         clock pessimism              0.577    38.810    
                         clock uncertainty           -0.098    38.712    
    SLICE_X4Y29          FDRE (Setup_fdre_C_D)        0.031    38.743    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[14]
  -------------------------------------------------------------------
                         required time                         38.743    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                 33.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 vga_Gen/testPattern/is_statemachine/addressrequested_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKgen rise@0.000ns - clk_out1_vgaCLKgen_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.933%)  route 0.237ns (59.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.554    -0.627    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X8Y26          FDRE                                         r  vga_Gen/testPattern/is_statemachine/addressrequested_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  vga_Gen/testPattern/is_statemachine/addressrequested_reg[3]/Q
                         net (fo=13, routed)          0.237    -0.227    vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y10         RAMB18E1                                     r  vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.866    -0.823    vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.569    
                         clock uncertainty            0.098    -0.471    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.288    vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 vga_Gen/testPattern/is_statemachine/addressrequested_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKgen rise@0.000ns - clk_out1_vgaCLKgen_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.933%)  route 0.237ns (59.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.554    -0.627    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X8Y26          FDRE                                         r  vga_Gen/testPattern/is_statemachine/addressrequested_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  vga_Gen/testPattern/is_statemachine/addressrequested_reg[3]/Q
                         net (fo=13, routed)          0.237    -0.227    vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y11         RAMB18E1                                     r  vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.866    -0.823    vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB18_X0Y11         RAMB18E1                                     r  vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.569    
                         clock uncertainty            0.098    -0.471    
    RAMB18_X0Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.288    vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 clkGen/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            clkGen/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKgen rise@0.000ns - clk_out1_vgaCLKgen_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.302ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    clkGen/inst/clk_out1_vgaCLKgen
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  clkGen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    clkGen/inst/clk_out1_vgaCLKgen_en_clk
    SLICE_X14Y34         FDCE                                         r  clkGen/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.164    -0.871 r  clkGen/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.815    clkGen/inst/seq_reg1[0]
    SLICE_X14Y34         FDCE                                         r  clkGen/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    clkGen/inst/clk_out1_vgaCLKgen
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  clkGen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.496    -1.302    clkGen/inst/clk_out1_vgaCLKgen_en_clk
    SLICE_X14Y34         FDCE                                         r  clkGen/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.267    -1.035    
                         clock uncertainty            0.098    -0.937    
    SLICE_X14Y34         FDCE (Hold_fdce_C_D)         0.060    -0.877    clkGen/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.877    
                         arrival time                          -0.815    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 vga_Gen/pixelCounter/ypix_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/pixelCounter/ypix_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKgen rise@0.000ns - clk_out1_vgaCLKgen_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.083%)  route 0.120ns (38.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.583    -0.598    vga_Gen/pixelCounter/clk_out1
    SLICE_X7Y27          FDRE                                         r  vga_Gen/pixelCounter/ypix_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  vga_Gen/pixelCounter/ypix_reg[0]/Q
                         net (fo=7, routed)           0.120    -0.337    vga_Gen/pixelCounter/ypix_reg_n_0_[0]
    SLICE_X6Y27          LUT4 (Prop_lut4_I1_O)        0.048    -0.289 r  vga_Gen/pixelCounter/ypix[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    vga_Gen/pixelCounter/p_0_in__0[3]
    SLICE_X6Y27          FDRE                                         r  vga_Gen/pixelCounter/ypix_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.851    -0.839    vga_Gen/pixelCounter/clk_out1
    SLICE_X6Y27          FDRE                                         r  vga_Gen/pixelCounter/ypix_reg[3]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.098    -0.487    
    SLICE_X6Y27          FDRE (Hold_fdre_C_D)         0.131    -0.356    vga_Gen/pixelCounter/ypix_reg[3]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 vga_Gen/pixelCounter/ypix_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/pixelCounter/ypix_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKgen rise@0.000ns - clk_out1_vgaCLKgen_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.189ns (60.303%)  route 0.124ns (39.697%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.583    -0.598    vga_Gen/pixelCounter/clk_out1
    SLICE_X7Y27          FDRE                                         r  vga_Gen/pixelCounter/ypix_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  vga_Gen/pixelCounter/ypix_reg[0]/Q
                         net (fo=7, routed)           0.124    -0.333    vga_Gen/pixelCounter/ypix_reg_n_0_[0]
    SLICE_X6Y27          LUT5 (Prop_lut5_I2_O)        0.048    -0.285 r  vga_Gen/pixelCounter/ypix[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    vga_Gen/pixelCounter/p_0_in__0[4]
    SLICE_X6Y27          FDRE                                         r  vga_Gen/pixelCounter/ypix_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.851    -0.839    vga_Gen/pixelCounter/clk_out1
    SLICE_X6Y27          FDRE                                         r  vga_Gen/pixelCounter/ypix_reg[4]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.098    -0.487    
    SLICE_X6Y27          FDRE (Hold_fdre_C_D)         0.133    -0.354    vga_Gen/pixelCounter/ypix_reg[4]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 vga_Gen/pixelCounter/xpix_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/pixelCounter/xpix_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKgen rise@0.000ns - clk_out1_vgaCLKgen_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.546%)  route 0.089ns (32.454%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.588    -0.593    vga_Gen/pixelCounter/clk_out1
    SLICE_X4Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  vga_Gen/pixelCounter/xpix_reg[4]/Q
                         net (fo=7, routed)           0.089    -0.363    vga_Gen/pixelCounter/xpix_reg_n_0_[4]
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.045    -0.318 r  vga_Gen/pixelCounter/xpix[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.318    vga_Gen/pixelCounter/p_0_in[5]
    SLICE_X5Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.857    -0.833    vga_Gen/pixelCounter/clk_out1
    SLICE_X5Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[5]/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.098    -0.482    
    SLICE_X5Y33          FDRE (Hold_fdre_C_D)         0.092    -0.390    vga_Gen/pixelCounter/xpix_reg[5]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 vga_Gen/pixelCounter/ypix_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/pixelCounter/ypix_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKgen rise@0.000ns - clk_out1_vgaCLKgen_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.583    -0.598    vga_Gen/pixelCounter/clk_out1
    SLICE_X7Y27          FDRE                                         r  vga_Gen/pixelCounter/ypix_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  vga_Gen/pixelCounter/ypix_reg[0]/Q
                         net (fo=7, routed)           0.120    -0.337    vga_Gen/pixelCounter/ypix_reg_n_0_[0]
    SLICE_X6Y27          LUT3 (Prop_lut3_I2_O)        0.045    -0.292 r  vga_Gen/pixelCounter/ypix[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    vga_Gen/pixelCounter/p_0_in__0[2]
    SLICE_X6Y27          FDRE                                         r  vga_Gen/pixelCounter/ypix_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.851    -0.839    vga_Gen/pixelCounter/clk_out1
    SLICE_X6Y27          FDRE                                         r  vga_Gen/pixelCounter/ypix_reg[2]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.098    -0.487    
    SLICE_X6Y27          FDRE (Hold_fdre_C_D)         0.120    -0.367    vga_Gen/pixelCounter/ypix_reg[2]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 clkGen/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            clkGen/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKgen rise@0.000ns - clk_out1_vgaCLKgen_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.302ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    clkGen/inst/clk_out1_vgaCLKgen
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  clkGen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    clkGen/inst/clk_out1_vgaCLKgen_en_clk
    SLICE_X14Y34         FDCE                                         r  clkGen/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.148    -0.887 r  clkGen/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.831    clkGen/inst/seq_reg1[6]
    SLICE_X14Y34         FDCE                                         r  clkGen/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    clkGen/inst/clk_out1_vgaCLKgen
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  clkGen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.496    -1.302    clkGen/inst/clk_out1_vgaCLKgen_en_clk
    SLICE_X14Y34         FDCE                                         r  clkGen/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.267    -1.035    
                         clock uncertainty            0.098    -0.937    
    SLICE_X14Y34         FDCE (Hold_fdce_C_D)         0.023    -0.914    clkGen/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.914    
                         arrival time                          -0.831    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 vga_Gen/vgaS/hsyncGenerator/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/vgaS/hsyncGenerator/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKgen rise@0.000ns - clk_out1_vgaCLKgen_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.600%)  route 0.143ns (43.400%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.588    -0.593    vga_Gen/vgaS/hsyncGenerator/clk_out1
    SLICE_X3Y31          FDCE                                         r  vga_Gen/vgaS/hsyncGenerator/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  vga_Gen/vgaS/hsyncGenerator/counter_reg[0]/Q
                         net (fo=10, routed)          0.143    -0.310    vga_Gen/vgaS/hsyncGenerator/counter_reg_n_0_[0]
    SLICE_X2Y31          LUT5 (Prop_lut5_I1_O)        0.045    -0.265 r  vga_Gen/vgaS/hsyncGenerator/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    vga_Gen/vgaS/hsyncGenerator/counter[4]
    SLICE_X2Y31          FDCE                                         r  vga_Gen/vgaS/hsyncGenerator/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.857    -0.833    vga_Gen/vgaS/hsyncGenerator/clk_out1
    SLICE_X2Y31          FDCE                                         r  vga_Gen/vgaS/hsyncGenerator/counter_reg[4]/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.098    -0.482    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.120    -0.362    vga_Gen/vgaS/hsyncGenerator/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 vga_Gen/testPattern/is_statemachine/addressrequested_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKgen rise@0.000ns - clk_out1_vgaCLKgen_1 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.164ns (35.549%)  route 0.297ns (64.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.556    -0.625    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X8Y28          FDRE                                         r  vga_Gen/testPattern/is_statemachine/addressrequested_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  vga_Gen/testPattern/is_statemachine/addressrequested_reg[11]/Q
                         net (fo=13, routed)          0.297    -0.164    vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB18_X0Y9          RAMB18E1                                     r  vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.863    -0.826    vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y9          RAMB18E1                                     r  vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.274    -0.552    
                         clock uncertainty            0.098    -0.454    
    RAMB18_X0Y9          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.271    vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.107    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_vgaCLKgen
  To Clock:  clk_out1_vgaCLKgen_1

Setup :            0  Failing Endpoints,  Worst Slack       32.790ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.790ns  (required time - arrival time)
  Source:                 vga_Gen/pixelCounter/xpix_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKgen_1 rise@39.722ns - clk_out1_vgaCLKgen rise@0.000ns)
  Data Path Delay:        6.881ns  (logic 2.511ns (36.491%)  route 4.370ns (63.509%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.233 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.627    -0.885    vga_Gen/pixelCounter/clk_out1
    SLICE_X4Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  vga_Gen/pixelCounter/xpix_reg[7]/Q
                         net (fo=5, routed)           0.999     0.533    vga_Gen/pixelCounter/xpix_reg_n_0_[7]
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.299     0.832 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_6/O
                         net (fo=1, routed)           1.166     1.998    vga_Gen/pixelCounter/pixelsRemaining[18]_i_6_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.124     2.122 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_5/O
                         net (fo=1, routed)           0.589     2.712    vga_Gen/pixelCounter/pixelsRemaining[18]_i_5_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     2.836 r  vga_Gen/pixelCounter/pixelsRemaining[18]_i_4/O
                         net (fo=7, routed)           0.597     3.433    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[0]_0
    SLICE_X9Y26          LUT2 (Prop_lut2_I1_O)        0.124     3.557 r  vga_Gen/testPattern/is_statemachine/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.557    vga_Gen/testPattern/is_statemachine/i__carry_i_4__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.089 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.089    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.203 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.203    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.317 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.317    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.431 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.431    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.653 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__3/O[0]
                         net (fo=1, routed)           1.019     5.672    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__3_n_7
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.325     5.997 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining[16]_i_1/O
                         net (fo=1, routed)           0.000     5.997    vga_Gen/testPattern/is_statemachine/pixelsRemaining[16]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.636    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.727 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.506    38.233    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X4Y29          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[16]/C
                         clock pessimism              0.577    38.810    
                         clock uncertainty           -0.098    38.712    
    SLICE_X4Y29          FDRE (Setup_fdre_C_D)        0.075    38.787    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[16]
  -------------------------------------------------------------------
                         required time                         38.786    
                         arrival time                          -5.997    
  -------------------------------------------------------------------
                         slack                                 32.790    

Slack (MET) :             32.904ns  (required time - arrival time)
  Source:                 vga_Gen/pixelCounter/xpix_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKgen_1 rise@39.722ns - clk_out1_vgaCLKgen rise@0.000ns)
  Data Path Delay:        6.766ns  (logic 2.401ns (35.489%)  route 4.365ns (64.511%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.232 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.627    -0.885    vga_Gen/pixelCounter/clk_out1
    SLICE_X4Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  vga_Gen/pixelCounter/xpix_reg[7]/Q
                         net (fo=5, routed)           0.999     0.533    vga_Gen/pixelCounter/xpix_reg_n_0_[7]
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.299     0.832 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_6/O
                         net (fo=1, routed)           1.166     1.998    vga_Gen/pixelCounter/pixelsRemaining[18]_i_6_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.124     2.122 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_5/O
                         net (fo=1, routed)           0.589     2.712    vga_Gen/pixelCounter/pixelsRemaining[18]_i_5_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     2.836 r  vga_Gen/pixelCounter/pixelsRemaining[18]_i_4/O
                         net (fo=7, routed)           0.597     3.433    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[0]_0
    SLICE_X9Y26          LUT2 (Prop_lut2_I1_O)        0.124     3.557 r  vga_Gen/testPattern/is_statemachine/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.557    vga_Gen/testPattern/is_statemachine/i__carry_i_4__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.089 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.089    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.203 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.203    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.537 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           1.013     5.550    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1_n_6
    SLICE_X4Y28          LUT3 (Prop_lut3_I0_O)        0.331     5.881 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining[9]_i_1/O
                         net (fo=1, routed)           0.000     5.881    vga_Gen/testPattern/is_statemachine/pixelsRemaining[9]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.636    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.727 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.505    38.232    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X4Y28          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[9]/C
                         clock pessimism              0.577    38.809    
                         clock uncertainty           -0.098    38.711    
    SLICE_X4Y28          FDRE (Setup_fdre_C_D)        0.075    38.786    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[9]
  -------------------------------------------------------------------
                         required time                         38.785    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                 32.904    

Slack (MET) :             32.909ns  (required time - arrival time)
  Source:                 vga_Gen/pixelCounter/xpix_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKgen_1 rise@39.722ns - clk_out1_vgaCLKgen rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 2.531ns (37.429%)  route 4.231ns (62.571%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.233 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.627    -0.885    vga_Gen/pixelCounter/clk_out1
    SLICE_X4Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  vga_Gen/pixelCounter/xpix_reg[7]/Q
                         net (fo=5, routed)           0.999     0.533    vga_Gen/pixelCounter/xpix_reg_n_0_[7]
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.299     0.832 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_6/O
                         net (fo=1, routed)           1.166     1.998    vga_Gen/pixelCounter/pixelsRemaining[18]_i_6_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.124     2.122 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_5/O
                         net (fo=1, routed)           0.589     2.712    vga_Gen/pixelCounter/pixelsRemaining[18]_i_5_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     2.836 r  vga_Gen/pixelCounter/pixelsRemaining[18]_i_4/O
                         net (fo=7, routed)           0.597     3.433    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[0]_0
    SLICE_X9Y26          LUT2 (Prop_lut2_I1_O)        0.124     3.557 r  vga_Gen/testPattern/is_statemachine/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.557    vga_Gen/testPattern/is_statemachine/i__carry_i_4__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.089 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.089    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.203 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.203    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.317 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.317    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.431 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.431    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.670 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__3/O[2]
                         net (fo=1, routed)           0.879     5.550    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__3_n_5
    SLICE_X4Y30          LUT3 (Prop_lut3_I0_O)        0.328     5.878 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining[18]_i_3/O
                         net (fo=1, routed)           0.000     5.878    vga_Gen/testPattern/is_statemachine/pixelsRemaining[18]_i_3_n_0
    SLICE_X4Y30          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.636    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.727 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.506    38.233    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X4Y30          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[18]/C
                         clock pessimism              0.577    38.810    
                         clock uncertainty           -0.098    38.712    
    SLICE_X4Y30          FDRE (Setup_fdre_C_D)        0.075    38.787    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[18]
  -------------------------------------------------------------------
                         required time                         38.786    
                         arrival time                          -5.878    
  -------------------------------------------------------------------
                         slack                                 32.909    

Slack (MET) :             33.010ns  (required time - arrival time)
  Source:                 vga_Gen/pixelCounter/xpix_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKgen_1 rise@39.722ns - clk_out1_vgaCLKgen rise@0.000ns)
  Data Path Delay:        6.615ns  (logic 2.601ns (39.322%)  route 4.014ns (60.678%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.233 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.627    -0.885    vga_Gen/pixelCounter/clk_out1
    SLICE_X4Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  vga_Gen/pixelCounter/xpix_reg[7]/Q
                         net (fo=5, routed)           0.999     0.533    vga_Gen/pixelCounter/xpix_reg_n_0_[7]
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.299     0.832 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_6/O
                         net (fo=1, routed)           1.166     1.998    vga_Gen/pixelCounter/pixelsRemaining[18]_i_6_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.124     2.122 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_5/O
                         net (fo=1, routed)           0.589     2.712    vga_Gen/pixelCounter/pixelsRemaining[18]_i_5_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     2.836 r  vga_Gen/pixelCounter/pixelsRemaining[18]_i_4/O
                         net (fo=7, routed)           0.597     3.433    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[0]_0
    SLICE_X9Y26          LUT2 (Prop_lut2_I1_O)        0.124     3.557 r  vga_Gen/testPattern/is_statemachine/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.557    vga_Gen/testPattern/is_statemachine/i__carry_i_4__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.089 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.089    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.203 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.203    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.317 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.317    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.431 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.431    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.765 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__3/O[1]
                         net (fo=1, routed)           0.662     5.427    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__3_n_6
    SLICE_X4Y30          LUT3 (Prop_lut3_I0_O)        0.303     5.730 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining[17]_i_1/O
                         net (fo=1, routed)           0.000     5.730    vga_Gen/testPattern/is_statemachine/pixelsRemaining[17]_i_1_n_0
    SLICE_X4Y30          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.636    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.727 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.506    38.233    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X4Y30          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[17]/C
                         clock pessimism              0.577    38.810    
                         clock uncertainty           -0.098    38.712    
    SLICE_X4Y30          FDRE (Setup_fdre_C_D)        0.029    38.741    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[17]
  -------------------------------------------------------------------
                         required time                         38.740    
                         arrival time                          -5.730    
  -------------------------------------------------------------------
                         slack                                 33.010    

Slack (MET) :             33.015ns  (required time - arrival time)
  Source:                 vga_Gen/pixelCounter/xpix_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKgen_1 rise@39.722ns - clk_out1_vgaCLKgen rise@0.000ns)
  Data Path Delay:        6.653ns  (logic 2.283ns (34.314%)  route 4.370ns (65.686%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.230 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.627    -0.885    vga_Gen/pixelCounter/clk_out1
    SLICE_X4Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  vga_Gen/pixelCounter/xpix_reg[7]/Q
                         net (fo=5, routed)           0.999     0.533    vga_Gen/pixelCounter/xpix_reg_n_0_[7]
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.299     0.832 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_6/O
                         net (fo=1, routed)           1.166     1.998    vga_Gen/pixelCounter/pixelsRemaining[18]_i_6_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.124     2.122 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_5/O
                         net (fo=1, routed)           0.589     2.712    vga_Gen/pixelCounter/pixelsRemaining[18]_i_5_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     2.836 r  vga_Gen/pixelCounter/pixelsRemaining[18]_i_4/O
                         net (fo=7, routed)           0.597     3.433    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[0]_0
    SLICE_X9Y26          LUT2 (Prop_lut2_I1_O)        0.124     3.557 r  vga_Gen/testPattern/is_statemachine/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.557    vga_Gen/testPattern/is_statemachine/i__carry_i_4__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.089 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.089    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.203 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.203    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.425 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           1.019     5.444    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1_n_7
    SLICE_X4Y27          LUT3 (Prop_lut3_I0_O)        0.325     5.769 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining[8]_i_1/O
                         net (fo=1, routed)           0.000     5.769    vga_Gen/testPattern/is_statemachine/pixelsRemaining[8]_i_1_n_0
    SLICE_X4Y27          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.636    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.727 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.503    38.230    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X4Y27          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[8]/C
                         clock pessimism              0.577    38.807    
                         clock uncertainty           -0.098    38.708    
    SLICE_X4Y27          FDRE (Setup_fdre_C_D)        0.075    38.784    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[8]
  -------------------------------------------------------------------
                         required time                         38.784    
                         arrival time                          -5.769    
  -------------------------------------------------------------------
                         slack                                 33.015    

Slack (MET) :             33.019ns  (required time - arrival time)
  Source:                 vga_Gen/pixelCounter/xpix_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKgen_1 rise@39.722ns - clk_out1_vgaCLKgen rise@0.000ns)
  Data Path Delay:        6.652ns  (logic 2.495ns (37.508%)  route 4.157ns (62.492%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.233 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.627    -0.885    vga_Gen/pixelCounter/clk_out1
    SLICE_X4Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  vga_Gen/pixelCounter/xpix_reg[7]/Q
                         net (fo=5, routed)           0.999     0.533    vga_Gen/pixelCounter/xpix_reg_n_0_[7]
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.299     0.832 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_6/O
                         net (fo=1, routed)           1.166     1.998    vga_Gen/pixelCounter/pixelsRemaining[18]_i_6_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.124     2.122 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_5/O
                         net (fo=1, routed)           0.589     2.712    vga_Gen/pixelCounter/pixelsRemaining[18]_i_5_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     2.836 r  vga_Gen/pixelCounter/pixelsRemaining[18]_i_4/O
                         net (fo=7, routed)           0.597     3.433    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[0]_0
    SLICE_X9Y26          LUT2 (Prop_lut2_I1_O)        0.124     3.557 r  vga_Gen/testPattern/is_statemachine/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.557    vga_Gen/testPattern/is_statemachine/i__carry_i_4__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.089 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.089    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.203 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.203    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.317 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.317    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.630 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.805     5.435    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2_n_4
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.332     5.767 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining[15]_i_1/O
                         net (fo=1, routed)           0.000     5.767    vga_Gen/testPattern/is_statemachine/pixelsRemaining[15]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.636    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.727 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.506    38.233    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X4Y29          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[15]/C
                         clock pessimism              0.577    38.810    
                         clock uncertainty           -0.098    38.712    
    SLICE_X4Y29          FDRE (Setup_fdre_C_D)        0.075    38.787    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[15]
  -------------------------------------------------------------------
                         required time                         38.786    
                         arrival time                          -5.767    
  -------------------------------------------------------------------
                         slack                                 33.019    

Slack (MET) :             33.111ns  (required time - arrival time)
  Source:                 vga_Gen/pixelCounter/xpix_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKgen_1 rise@39.722ns - clk_out1_vgaCLKgen rise@0.000ns)
  Data Path Delay:        6.515ns  (logic 2.371ns (36.393%)  route 4.144ns (63.607%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.232 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.627    -0.885    vga_Gen/pixelCounter/clk_out1
    SLICE_X4Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  vga_Gen/pixelCounter/xpix_reg[7]/Q
                         net (fo=5, routed)           0.999     0.533    vga_Gen/pixelCounter/xpix_reg_n_0_[7]
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.299     0.832 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_6/O
                         net (fo=1, routed)           1.166     1.998    vga_Gen/pixelCounter/pixelsRemaining[18]_i_6_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.124     2.122 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_5/O
                         net (fo=1, routed)           0.589     2.712    vga_Gen/pixelCounter/pixelsRemaining[18]_i_5_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     2.836 r  vga_Gen/pixelCounter/pixelsRemaining[18]_i_4/O
                         net (fo=7, routed)           0.597     3.433    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[0]_0
    SLICE_X9Y26          LUT2 (Prop_lut2_I1_O)        0.124     3.557 r  vga_Gen/testPattern/is_statemachine/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.557    vga_Gen/testPattern/is_statemachine/i__carry_i_4__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.089 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.089    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.203 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.203    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.317 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.317    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.539 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.792     5.332    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2_n_7
    SLICE_X4Y28          LUT3 (Prop_lut3_I0_O)        0.299     5.631 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining[12]_i_1/O
                         net (fo=1, routed)           0.000     5.631    vga_Gen/testPattern/is_statemachine/pixelsRemaining[12]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.636    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.727 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.505    38.232    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X4Y28          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[12]/C
                         clock pessimism              0.577    38.809    
                         clock uncertainty           -0.098    38.711    
    SLICE_X4Y28          FDRE (Setup_fdre_C_D)        0.031    38.742    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[12]
  -------------------------------------------------------------------
                         required time                         38.742    
                         arrival time                          -5.631    
  -------------------------------------------------------------------
                         slack                                 33.111    

Slack (MET) :             33.121ns  (required time - arrival time)
  Source:                 vga_Gen/pixelCounter/xpix_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKgen_1 rise@39.722ns - clk_out1_vgaCLKgen rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 2.381ns (36.356%)  route 4.168ns (63.644%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.232 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.627    -0.885    vga_Gen/pixelCounter/clk_out1
    SLICE_X4Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  vga_Gen/pixelCounter/xpix_reg[7]/Q
                         net (fo=5, routed)           0.999     0.533    vga_Gen/pixelCounter/xpix_reg_n_0_[7]
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.299     0.832 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_6/O
                         net (fo=1, routed)           1.166     1.998    vga_Gen/pixelCounter/pixelsRemaining[18]_i_6_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.124     2.122 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_5/O
                         net (fo=1, routed)           0.589     2.712    vga_Gen/pixelCounter/pixelsRemaining[18]_i_5_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     2.836 r  vga_Gen/pixelCounter/pixelsRemaining[18]_i_4/O
                         net (fo=7, routed)           0.597     3.433    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[0]_0
    SLICE_X9Y26          LUT2 (Prop_lut2_I1_O)        0.124     3.557 r  vga_Gen/testPattern/is_statemachine/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.557    vga_Gen/testPattern/is_statemachine/i__carry_i_4__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.089 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.089    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.203 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.203    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.516 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.817     5.333    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1_n_4
    SLICE_X4Y28          LUT3 (Prop_lut3_I0_O)        0.332     5.665 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining[11]_i_1/O
                         net (fo=1, routed)           0.000     5.665    vga_Gen/testPattern/is_statemachine/pixelsRemaining[11]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.636    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.727 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.505    38.232    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X4Y28          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[11]/C
                         clock pessimism              0.577    38.809    
                         clock uncertainty           -0.098    38.711    
    SLICE_X4Y28          FDRE (Setup_fdre_C_D)        0.075    38.786    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[11]
  -------------------------------------------------------------------
                         required time                         38.785    
                         arrival time                          -5.665    
  -------------------------------------------------------------------
                         slack                                 33.121    

Slack (MET) :             33.124ns  (required time - arrival time)
  Source:                 vga_Gen/pixelCounter/xpix_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKgen_1 rise@39.722ns - clk_out1_vgaCLKgen rise@0.000ns)
  Data Path Delay:        6.501ns  (logic 2.487ns (38.257%)  route 4.014ns (61.743%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.233 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.627    -0.885    vga_Gen/pixelCounter/clk_out1
    SLICE_X4Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  vga_Gen/pixelCounter/xpix_reg[7]/Q
                         net (fo=5, routed)           0.999     0.533    vga_Gen/pixelCounter/xpix_reg_n_0_[7]
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.299     0.832 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_6/O
                         net (fo=1, routed)           1.166     1.998    vga_Gen/pixelCounter/pixelsRemaining[18]_i_6_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.124     2.122 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_5/O
                         net (fo=1, routed)           0.589     2.712    vga_Gen/pixelCounter/pixelsRemaining[18]_i_5_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     2.836 r  vga_Gen/pixelCounter/pixelsRemaining[18]_i_4/O
                         net (fo=7, routed)           0.597     3.433    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[0]_0
    SLICE_X9Y26          LUT2 (Prop_lut2_I1_O)        0.124     3.557 r  vga_Gen/testPattern/is_statemachine/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.557    vga_Gen/testPattern/is_statemachine/i__carry_i_4__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.089 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.089    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.203 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.203    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.317 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.317    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.651 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.662     5.313    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2_n_6
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.303     5.616 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining[13]_i_1/O
                         net (fo=1, routed)           0.000     5.616    vga_Gen/testPattern/is_statemachine/pixelsRemaining[13]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.636    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.727 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.506    38.233    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X4Y29          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[13]/C
                         clock pessimism              0.577    38.810    
                         clock uncertainty           -0.098    38.712    
    SLICE_X4Y29          FDRE (Setup_fdre_C_D)        0.029    38.741    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[13]
  -------------------------------------------------------------------
                         required time                         38.740    
                         arrival time                          -5.616    
  -------------------------------------------------------------------
                         slack                                 33.124    

Slack (MET) :             33.192ns  (required time - arrival time)
  Source:                 vga_Gen/pixelCounter/xpix_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_vgaCLKgen_1 rise@39.722ns - clk_out1_vgaCLKgen rise@0.000ns)
  Data Path Delay:        6.435ns  (logic 2.391ns (37.157%)  route 4.044ns (62.843%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.233 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.627    -0.885    vga_Gen/pixelCounter/clk_out1
    SLICE_X4Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.419    -0.466 r  vga_Gen/pixelCounter/xpix_reg[7]/Q
                         net (fo=5, routed)           0.999     0.533    vga_Gen/pixelCounter/xpix_reg_n_0_[7]
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.299     0.832 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_6/O
                         net (fo=1, routed)           1.166     1.998    vga_Gen/pixelCounter/pixelsRemaining[18]_i_6_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.124     2.122 f  vga_Gen/pixelCounter/pixelsRemaining[18]_i_5/O
                         net (fo=1, routed)           0.589     2.712    vga_Gen/pixelCounter/pixelsRemaining[18]_i_5_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I4_O)        0.124     2.836 r  vga_Gen/pixelCounter/pixelsRemaining[18]_i_4/O
                         net (fo=7, routed)           0.597     3.433    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[0]_0
    SLICE_X9Y26          LUT2 (Prop_lut2_I1_O)        0.124     3.557 r  vga_Gen/testPattern/is_statemachine/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.557    vga_Gen/testPattern/is_statemachine/i__carry_i_4__0_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.089 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.089    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.203 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.203    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.317 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.317    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.556 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.692     5.248    vga_Gen/testPattern/is_statemachine/pixelsRemaining0_inferred__0/i__carry__2_n_5
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.302     5.550 r  vga_Gen/testPattern/is_statemachine/pixelsRemaining[14]_i_1/O
                         net (fo=1, routed)           0.000     5.550    vga_Gen/testPattern/is_statemachine/pixelsRemaining[14]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    36.636    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.727 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         1.506    38.233    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X4Y29          FDRE                                         r  vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[14]/C
                         clock pessimism              0.577    38.810    
                         clock uncertainty           -0.098    38.712    
    SLICE_X4Y29          FDRE (Setup_fdre_C_D)        0.031    38.743    vga_Gen/testPattern/is_statemachine/pixelsRemaining_reg[14]
  -------------------------------------------------------------------
                         required time                         38.743    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                 33.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 vga_Gen/testPattern/is_statemachine/addressrequested_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKgen_1 rise@0.000ns - clk_out1_vgaCLKgen rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.933%)  route 0.237ns (59.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.554    -0.627    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X8Y26          FDRE                                         r  vga_Gen/testPattern/is_statemachine/addressrequested_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  vga_Gen/testPattern/is_statemachine/addressrequested_reg[3]/Q
                         net (fo=13, routed)          0.237    -0.227    vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y10         RAMB18E1                                     r  vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.866    -0.823    vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.569    
                         clock uncertainty            0.098    -0.471    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.288    vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 vga_Gen/testPattern/is_statemachine/addressrequested_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKgen_1 rise@0.000ns - clk_out1_vgaCLKgen rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.933%)  route 0.237ns (59.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.554    -0.627    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X8Y26          FDRE                                         r  vga_Gen/testPattern/is_statemachine/addressrequested_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  vga_Gen/testPattern/is_statemachine/addressrequested_reg[3]/Q
                         net (fo=13, routed)          0.237    -0.227    vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y11         RAMB18E1                                     r  vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.866    -0.823    vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB18_X0Y11         RAMB18E1                                     r  vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.569    
                         clock uncertainty            0.098    -0.471    
    RAMB18_X0Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.288    vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 clkGen/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            clkGen/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKgen_1 rise@0.000ns - clk_out1_vgaCLKgen rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.302ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    clkGen/inst/clk_out1_vgaCLKgen
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  clkGen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    clkGen/inst/clk_out1_vgaCLKgen_en_clk
    SLICE_X14Y34         FDCE                                         r  clkGen/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.164    -0.871 r  clkGen/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.815    clkGen/inst/seq_reg1[0]
    SLICE_X14Y34         FDCE                                         r  clkGen/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    clkGen/inst/clk_out1_vgaCLKgen
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  clkGen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.496    -1.302    clkGen/inst/clk_out1_vgaCLKgen_en_clk
    SLICE_X14Y34         FDCE                                         r  clkGen/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.267    -1.035    
                         clock uncertainty            0.098    -0.937    
    SLICE_X14Y34         FDCE (Hold_fdce_C_D)         0.060    -0.877    clkGen/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.877    
                         arrival time                          -0.815    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 vga_Gen/pixelCounter/ypix_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/pixelCounter/ypix_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKgen_1 rise@0.000ns - clk_out1_vgaCLKgen rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.083%)  route 0.120ns (38.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.583    -0.598    vga_Gen/pixelCounter/clk_out1
    SLICE_X7Y27          FDRE                                         r  vga_Gen/pixelCounter/ypix_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  vga_Gen/pixelCounter/ypix_reg[0]/Q
                         net (fo=7, routed)           0.120    -0.337    vga_Gen/pixelCounter/ypix_reg_n_0_[0]
    SLICE_X6Y27          LUT4 (Prop_lut4_I1_O)        0.048    -0.289 r  vga_Gen/pixelCounter/ypix[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    vga_Gen/pixelCounter/p_0_in__0[3]
    SLICE_X6Y27          FDRE                                         r  vga_Gen/pixelCounter/ypix_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.851    -0.839    vga_Gen/pixelCounter/clk_out1
    SLICE_X6Y27          FDRE                                         r  vga_Gen/pixelCounter/ypix_reg[3]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.098    -0.487    
    SLICE_X6Y27          FDRE (Hold_fdre_C_D)         0.131    -0.356    vga_Gen/pixelCounter/ypix_reg[3]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 vga_Gen/pixelCounter/ypix_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/pixelCounter/ypix_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKgen_1 rise@0.000ns - clk_out1_vgaCLKgen rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.189ns (60.303%)  route 0.124ns (39.697%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.583    -0.598    vga_Gen/pixelCounter/clk_out1
    SLICE_X7Y27          FDRE                                         r  vga_Gen/pixelCounter/ypix_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  vga_Gen/pixelCounter/ypix_reg[0]/Q
                         net (fo=7, routed)           0.124    -0.333    vga_Gen/pixelCounter/ypix_reg_n_0_[0]
    SLICE_X6Y27          LUT5 (Prop_lut5_I2_O)        0.048    -0.285 r  vga_Gen/pixelCounter/ypix[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    vga_Gen/pixelCounter/p_0_in__0[4]
    SLICE_X6Y27          FDRE                                         r  vga_Gen/pixelCounter/ypix_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.851    -0.839    vga_Gen/pixelCounter/clk_out1
    SLICE_X6Y27          FDRE                                         r  vga_Gen/pixelCounter/ypix_reg[4]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.098    -0.487    
    SLICE_X6Y27          FDRE (Hold_fdre_C_D)         0.133    -0.354    vga_Gen/pixelCounter/ypix_reg[4]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 vga_Gen/pixelCounter/xpix_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/pixelCounter/xpix_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKgen_1 rise@0.000ns - clk_out1_vgaCLKgen rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.546%)  route 0.089ns (32.454%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.588    -0.593    vga_Gen/pixelCounter/clk_out1
    SLICE_X4Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  vga_Gen/pixelCounter/xpix_reg[4]/Q
                         net (fo=7, routed)           0.089    -0.363    vga_Gen/pixelCounter/xpix_reg_n_0_[4]
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.045    -0.318 r  vga_Gen/pixelCounter/xpix[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.318    vga_Gen/pixelCounter/p_0_in[5]
    SLICE_X5Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.857    -0.833    vga_Gen/pixelCounter/clk_out1
    SLICE_X5Y33          FDRE                                         r  vga_Gen/pixelCounter/xpix_reg[5]/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.098    -0.482    
    SLICE_X5Y33          FDRE (Hold_fdre_C_D)         0.092    -0.390    vga_Gen/pixelCounter/xpix_reg[5]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 vga_Gen/pixelCounter/ypix_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/pixelCounter/ypix_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKgen_1 rise@0.000ns - clk_out1_vgaCLKgen rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.583    -0.598    vga_Gen/pixelCounter/clk_out1
    SLICE_X7Y27          FDRE                                         r  vga_Gen/pixelCounter/ypix_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  vga_Gen/pixelCounter/ypix_reg[0]/Q
                         net (fo=7, routed)           0.120    -0.337    vga_Gen/pixelCounter/ypix_reg_n_0_[0]
    SLICE_X6Y27          LUT3 (Prop_lut3_I2_O)        0.045    -0.292 r  vga_Gen/pixelCounter/ypix[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    vga_Gen/pixelCounter/p_0_in__0[2]
    SLICE_X6Y27          FDRE                                         r  vga_Gen/pixelCounter/ypix_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.851    -0.839    vga_Gen/pixelCounter/clk_out1
    SLICE_X6Y27          FDRE                                         r  vga_Gen/pixelCounter/ypix_reg[2]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.098    -0.487    
    SLICE_X6Y27          FDRE (Hold_fdre_C_D)         0.120    -0.367    vga_Gen/pixelCounter/ypix_reg[2]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 clkGen/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            clkGen/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKgen_1 rise@0.000ns - clk_out1_vgaCLKgen rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.302ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.267ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    clkGen/inst/clk_out1_vgaCLKgen
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  clkGen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    clkGen/inst/clk_out1_vgaCLKgen_en_clk
    SLICE_X14Y34         FDCE                                         r  clkGen/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDCE (Prop_fdce_C_Q)         0.148    -0.887 r  clkGen/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.831    clkGen/inst/seq_reg1[6]
    SLICE_X14Y34         FDCE                                         r  clkGen/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    clkGen/inst/clk_out1_vgaCLKgen
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  clkGen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.496    -1.302    clkGen/inst/clk_out1_vgaCLKgen_en_clk
    SLICE_X14Y34         FDCE                                         r  clkGen/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.267    -1.035    
                         clock uncertainty            0.098    -0.937    
    SLICE_X14Y34         FDCE (Hold_fdce_C_D)         0.023    -0.914    clkGen/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.914    
                         arrival time                          -0.831    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 vga_Gen/vgaS/hsyncGenerator/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/vgaS/hsyncGenerator/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKgen_1 rise@0.000ns - clk_out1_vgaCLKgen rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.600%)  route 0.143ns (43.400%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.588    -0.593    vga_Gen/vgaS/hsyncGenerator/clk_out1
    SLICE_X3Y31          FDCE                                         r  vga_Gen/vgaS/hsyncGenerator/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  vga_Gen/vgaS/hsyncGenerator/counter_reg[0]/Q
                         net (fo=10, routed)          0.143    -0.310    vga_Gen/vgaS/hsyncGenerator/counter_reg_n_0_[0]
    SLICE_X2Y31          LUT5 (Prop_lut5_I1_O)        0.045    -0.265 r  vga_Gen/vgaS/hsyncGenerator/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    vga_Gen/vgaS/hsyncGenerator/counter[4]
    SLICE_X2Y31          FDCE                                         r  vga_Gen/vgaS/hsyncGenerator/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.857    -0.833    vga_Gen/vgaS/hsyncGenerator/clk_out1
    SLICE_X2Y31          FDCE                                         r  vga_Gen/vgaS/hsyncGenerator/counter_reg[4]/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.098    -0.482    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.120    -0.362    vga_Gen/vgaS/hsyncGenerator/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 vga_Gen/testPattern/is_statemachine/addressrequested_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vgaCLKgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_vgaCLKgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_vgaCLKgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vgaCLKgen_1 rise@0.000ns - clk_out1_vgaCLKgen rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.164ns (35.549%)  route 0.297ns (64.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vgaCLKgen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.556    -0.625    vga_Gen/testPattern/is_statemachine/clk_out1
    SLICE_X8Y28          FDRE                                         r  vga_Gen/testPattern/is_statemachine/addressrequested_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  vga_Gen/testPattern/is_statemachine/addressrequested_reg[11]/Q
                         net (fo=13, routed)          0.297    -0.164    vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB18_X0Y9          RAMB18E1                                     r  vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vgaCLKgen_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkGen/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkGen/inst/clk_vgaCLKgen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clkGen/inst/clk_out1_vgaCLKgen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clkGen/inst/clkout1_buf/O
                         net (fo=104, routed)         0.863    -0.826    vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y9          RAMB18E1                                     r  vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.274    -0.552    
                         clock uncertainty            0.098    -0.454    
    RAMB18_X0Y9          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.271    vga_Gen/testPattern/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.107    





