

================================================================
== Vitis HLS Report for 'convolution1_hls'
================================================================
* Date:           Fri Dec 13 17:10:11 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        lenet_conv1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   353958|   353958|  3.540 ms|  3.540 ms|  353959|  353959|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                                                               |                                                                                    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                                            Instance                                           |                                       Module                                       |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_224                           |convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2                           |     1027|     1027|  10.270 us|  10.270 us|   1027|   1027|       no|
        |grp_convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5_fu_232           |convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5           |      153|      153|   1.530 us|   1.530 us|    153|    153|       no|
        |grp_convolution1_hls_Pipeline_VITIS_LOOP_36_6_fu_240                                           |convolution1_hls_Pipeline_VITIS_LOOP_36_6                                           |        9|        9|  90.000 ns|  90.000 ns|      9|      9|       no|
        |grp_convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1_fu_248  |convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1  |    58812|    58812|   0.588 ms|   0.588 ms|  58812|  58812|       no|
        |grp_convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_fu_260    |convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS    |    58812|    58812|   0.588 ms|   0.588 ms|  58812|  58812|       no|
        +-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_42_7  |   352920|   352920|    117640|          -|          -|     3|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     204|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       16|     5|    4960|    5397|    0|
|Memory           |        3|     -|      32|       3|    0|
|Multiplexer      |        -|     -|       -|     700|    -|
|Register         |        -|     -|     456|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       19|     5|    5448|    6304|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        6|    ~0|       2|       5|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                            Instance                                           |                                       Module                                       | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |BIAS_m_axi_U                                                                                   |BIAS_m_axi                                                                          |        4|   0|  830|  694|    0|
    |CTRL_BUS_s_axi_U                                                                               |CTRL_BUS_s_axi                                                                      |        0|   0|   36|   40|    0|
    |INPUT_r_m_axi_U                                                                                |INPUT_r_m_axi                                                                       |        4|   0|  830|  694|    0|
    |OUTPUT_r_m_axi_U                                                                               |OUTPUT_r_m_axi                                                                      |        4|   0|  830|  694|    0|
    |WEIGHTS_m_axi_U                                                                                |WEIGHTS_m_axi                                                                       |        4|   0|  830|  694|    0|
    |control_s_axi_U                                                                                |control_s_axi                                                                       |        0|   0|  310|  552|    0|
    |grp_convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_224                           |convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2                           |        0|   0|   60|  173|    0|
    |grp_convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5_fu_232           |convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5           |        0|   0|   60|  269|    0|
    |grp_convolution1_hls_Pipeline_VITIS_LOOP_36_6_fu_240                                           |convolution1_hls_Pipeline_VITIS_LOOP_36_6                                           |        0|   0|   46|   69|    0|
    |grp_convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_fu_260    |convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS    |        0|   0|  384|  582|    0|
    |grp_convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1_fu_248  |convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1  |        0|   0|  389|  582|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U27                                                             |fadd_32ns_32ns_32_4_full_dsp_1                                                      |        0|   2|  227|  214|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U28                                                              |fmul_32ns_32ns_32_3_max_dsp_1                                                       |        0|   3|  128|  135|    0|
    |mul_3ns_13ns_15_1_1_U26                                                                        |mul_3ns_13ns_15_1_1                                                                 |        0|   0|    0|    5|    0|
    +-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                                          |                                                                                    |       16|   5| 4960| 5397|    0|
    +-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory     |            Module           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |local_bias_U     |local_bias_RAM_AUTO_1R1W     |        0|  32|   3|    0|     6|   32|     1|          192|
    |local_input_U    |local_input_RAM_AUTO_1R1W    |        2|   0|   0|    0|  1024|   32|     1|        32768|
    |local_weights_U  |local_weights_RAM_AUTO_1R1W  |        1|   0|   0|    0|   150|   32|     1|         4800|
    +-----------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total            |                             |        3|  32|   3|    0|  1180|   96|     3|        37760|
    +-----------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln42_fu_406_p2                |         +|   0|  0|  10|           3|           2|
    |add_ln51_2_fu_482_p2              |         +|   0|  0|  13|           6|           6|
    |empty_28_fu_366_p2                |         +|   0|  0|  71|          64|          64|
    |empty_31_fu_391_p2                |         +|   0|  0|  71|          64|          64|
    |tmp_fu_381_p2                     |         +|   0|  0|  22|          15|          12|
    |icmp_ln42_fu_346_p2               |      icmp|   0|  0|  10|           3|           3|
    |ap_block_state11_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |        or|   0|  0|   2|           1|           1|
    |empty_30_fu_448_p2                |        or|   0|  0|   3|           3|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 204|         160|         154|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |BIAS_ARADDR             |   14|          3|   64|        192|
    |BIAS_ARLEN              |   14|          3|   32|         96|
    |BIAS_ARVALID            |   14|          3|    1|          3|
    |BIAS_RREADY             |    9|          2|    1|          2|
    |BIAS_blk_n_AR           |    9|          2|    1|          2|
    |INPUT_r_ARADDR          |   14|          3|   64|        192|
    |INPUT_r_ARLEN           |   14|          3|   32|         96|
    |INPUT_r_ARVALID         |   14|          3|    1|          3|
    |INPUT_r_RREADY          |    9|          2|    1|          2|
    |INPUT_r_blk_n_AR        |    9|          2|    1|          2|
    |OUTPUT_r_AWADDR         |   26|          5|   64|        320|
    |OUTPUT_r_AWLEN          |   20|          4|   32|        128|
    |OUTPUT_r_AWVALID        |   20|          4|    1|          4|
    |OUTPUT_r_BREADY         |   20|          4|    1|          4|
    |OUTPUT_r_WDATA          |   14|          3|   32|         96|
    |OUTPUT_r_WSTRB          |   14|          3|    4|         12|
    |OUTPUT_r_WVALID         |   14|          3|    1|          3|
    |OUTPUT_r_blk_n_AW       |    9|          2|    1|          2|
    |OUTPUT_r_blk_n_B        |    9|          2|    1|          2|
    |WEIGHTS_ARADDR          |   14|          3|   64|        192|
    |WEIGHTS_ARLEN           |   14|          3|   32|         96|
    |WEIGHTS_ARVALID         |   14|          3|    1|          3|
    |WEIGHTS_RREADY          |    9|          2|    1|          2|
    |WEIGHTS_blk_n_AR        |    9|          2|    1|          2|
    |ap_NS_fsm               |  140|         28|    1|         28|
    |co_fu_128               |    9|          2|    3|          6|
    |grp_fu_594_ce           |   14|          3|    1|          3|
    |grp_fu_594_p0           |   14|          3|   32|         96|
    |grp_fu_594_p1           |   14|          3|   32|         96|
    |grp_fu_598_ce           |   14|          3|    1|          3|
    |grp_fu_598_p0           |   14|          3|   32|         96|
    |grp_fu_598_p1           |   14|          3|   32|         96|
    |local_bias_address0     |   20|          4|    3|         12|
    |local_bias_ce0          |   14|          3|    1|          3|
    |local_bias_we0          |    9|          2|    1|          2|
    |local_input_address0    |   20|          4|   10|         40|
    |local_input_ce0         |   20|          4|    1|          4|
    |local_input_we0         |    9|          2|    1|          2|
    |local_weights_address0  |   20|          4|    8|         32|
    |local_weights_ce0       |   20|          4|    1|          4|
    |local_weights_we0       |    9|          2|    1|          2|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  700|        146|  595|       1981|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                    Name                                                    | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln51_2_reg_589                                                                                          |   5|   0|    6|          1|
    |ap_CS_fsm                                                                                                   |  27|   0|   27|          0|
    |co_2_reg_535                                                                                                |   3|   0|    3|          0|
    |co_fu_128                                                                                                   |   3|   0|    3|          0|
    |empty_30_reg_573                                                                                            |   2|   0|    3|          1|
    |grp_convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_224_ap_start_reg                           |   1|   0|    1|          0|
    |grp_convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5_fu_232_ap_start_reg           |   1|   0|    1|          0|
    |grp_convolution1_hls_Pipeline_VITIS_LOOP_36_6_fu_240_ap_start_reg                                           |   1|   0|    1|          0|
    |grp_convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1_fu_248_ap_start_reg  |   1|   0|    1|          0|
    |grp_convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_fu_260_ap_start_reg    |   1|   0|    1|          0|
    |output_r_read_reg_496                                                                                       |  64|   0|   64|          0|
    |reg_272                                                                                                     |  32|   0|   32|          0|
    |tmp_2_reg_568                                                                                               |   5|   0|    5|          0|
    |trunc_ln1_reg_508                                                                                           |  62|   0|   62|          0|
    |trunc_ln2_reg_514                                                                                           |  62|   0|   62|          0|
    |trunc_ln3_reg_546                                                                                           |  62|   0|   62|          0|
    |trunc_ln44_1_reg_552                                                                                        |  62|   0|   62|          0|
    |trunc_ln_reg_502                                                                                            |  62|   0|   62|          0|
    +------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                                       | 456|   0|  458|          2|
    +------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|s_axi_CTRL_BUS_AWVALID   |   in|    1|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_AWREADY   |  out|    1|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_AWADDR    |   in|    4|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_WVALID    |   in|    1|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_WREADY    |  out|    1|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_WDATA     |   in|   32|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_WSTRB     |   in|    4|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_ARVALID   |   in|    1|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_ARREADY   |  out|    1|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_ARADDR    |   in|    4|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_RVALID    |  out|    1|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_RREADY    |   in|    1|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_RDATA     |  out|   32|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_RRESP     |  out|    2|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_BVALID    |  out|    1|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_BREADY    |   in|    1|       s_axi|          CTRL_BUS|   return void|
|s_axi_CTRL_BUS_BRESP     |  out|    2|       s_axi|          CTRL_BUS|   return void|
|s_axi_control_AWVALID    |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_AWREADY    |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_AWADDR     |   in|    6|       s_axi|           control|        scalar|
|s_axi_control_WVALID     |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_WREADY     |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_WDATA      |   in|   32|       s_axi|           control|        scalar|
|s_axi_control_WSTRB      |   in|    4|       s_axi|           control|        scalar|
|s_axi_control_ARVALID    |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_ARREADY    |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_ARADDR     |   in|    6|       s_axi|           control|        scalar|
|s_axi_control_RVALID     |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_RREADY     |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_RDATA      |  out|   32|       s_axi|           control|        scalar|
|s_axi_control_RRESP      |  out|    2|       s_axi|           control|        scalar|
|s_axi_control_BVALID     |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_BREADY     |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_BRESP      |  out|    2|       s_axi|           control|        scalar|
|ap_clk                   |   in|    1|  ap_ctrl_hs|  convolution1_hls|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|  convolution1_hls|  return value|
|interrupt                |  out|    1|  ap_ctrl_hs|  convolution1_hls|  return value|
|m_axi_INPUT_r_AWVALID    |  out|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_AWREADY    |   in|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_AWADDR     |  out|   64|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_AWID       |  out|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_AWLEN      |  out|    8|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_AWSIZE     |  out|    3|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_AWBURST    |  out|    2|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_AWLOCK     |  out|    2|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_AWCACHE    |  out|    4|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_AWPROT     |  out|    3|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_AWQOS      |  out|    4|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_AWREGION   |  out|    4|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_AWUSER     |  out|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_WVALID     |  out|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_WREADY     |   in|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_WDATA      |  out|   32|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_WSTRB      |  out|    4|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_WLAST      |  out|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_WID        |  out|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_WUSER      |  out|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARVALID    |  out|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARREADY    |   in|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARADDR     |  out|   64|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARID       |  out|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARLEN      |  out|    8|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARSIZE     |  out|    3|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARBURST    |  out|    2|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARLOCK     |  out|    2|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARCACHE    |  out|    4|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARPROT     |  out|    3|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARQOS      |  out|    4|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARREGION   |  out|    4|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_ARUSER     |  out|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_RVALID     |   in|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_RREADY     |  out|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_RDATA      |   in|   32|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_RLAST      |   in|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_RID        |   in|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_RUSER      |   in|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_RRESP      |   in|    2|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_BVALID     |   in|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_BREADY     |  out|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_BRESP      |   in|    2|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_BID        |   in|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_INPUT_r_BUSER      |   in|    1|       m_axi|           INPUT_r|       pointer|
|m_axi_WEIGHTS_AWVALID    |  out|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWREADY    |   in|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWADDR     |  out|   64|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWID       |  out|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWLEN      |  out|    8|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWSIZE     |  out|    3|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWBURST    |  out|    2|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWLOCK     |  out|    2|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWCACHE    |  out|    4|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWPROT     |  out|    3|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWQOS      |  out|    4|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWREGION   |  out|    4|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_AWUSER     |  out|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_WVALID     |  out|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_WREADY     |   in|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_WDATA      |  out|   32|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_WSTRB      |  out|    4|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_WLAST      |  out|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_WID        |  out|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_WUSER      |  out|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARVALID    |  out|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARREADY    |   in|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARADDR     |  out|   64|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARID       |  out|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARLEN      |  out|    8|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARSIZE     |  out|    3|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARBURST    |  out|    2|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARLOCK     |  out|    2|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARCACHE    |  out|    4|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARPROT     |  out|    3|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARQOS      |  out|    4|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARREGION   |  out|    4|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_ARUSER     |  out|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_RVALID     |   in|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_RREADY     |  out|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_RDATA      |   in|   32|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_RLAST      |   in|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_RID        |   in|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_RUSER      |   in|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_RRESP      |   in|    2|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_BVALID     |   in|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_BREADY     |  out|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_BRESP      |   in|    2|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_BID        |   in|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_WEIGHTS_BUSER      |   in|    1|       m_axi|           WEIGHTS|       pointer|
|m_axi_BIAS_AWVALID       |  out|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_AWREADY       |   in|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_AWADDR        |  out|   64|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_AWID          |  out|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_AWLEN         |  out|    8|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_AWSIZE        |  out|    3|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_AWBURST       |  out|    2|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_AWLOCK        |  out|    2|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_AWCACHE       |  out|    4|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_AWPROT        |  out|    3|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_AWQOS         |  out|    4|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_AWREGION      |  out|    4|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_AWUSER        |  out|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_WVALID        |  out|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_WREADY        |   in|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_WDATA         |  out|   32|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_WSTRB         |  out|    4|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_WLAST         |  out|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_WID           |  out|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_WUSER         |  out|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARVALID       |  out|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARREADY       |   in|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARADDR        |  out|   64|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARID          |  out|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARLEN         |  out|    8|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARSIZE        |  out|    3|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARBURST       |  out|    2|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARLOCK        |  out|    2|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARCACHE       |  out|    4|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARPROT        |  out|    3|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARQOS         |  out|    4|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARREGION      |  out|    4|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_ARUSER        |  out|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_RVALID        |   in|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_RREADY        |  out|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_RDATA         |   in|   32|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_RLAST         |   in|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_RID           |   in|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_RUSER         |   in|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_RRESP         |   in|    2|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_BVALID        |   in|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_BREADY        |  out|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_BRESP         |   in|    2|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_BID           |   in|    1|       m_axi|              BIAS|       pointer|
|m_axi_BIAS_BUSER         |   in|    1|       m_axi|              BIAS|       pointer|
|m_axi_OUTPUT_r_AWVALID   |  out|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWREADY   |   in|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWADDR    |  out|   64|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWID      |  out|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWLEN     |  out|    8|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWSIZE    |  out|    3|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWBURST   |  out|    2|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWLOCK    |  out|    2|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWCACHE   |  out|    4|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWPROT    |  out|    3|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWQOS     |  out|    4|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWREGION  |  out|    4|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_AWUSER    |  out|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WVALID    |  out|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WREADY    |   in|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WDATA     |  out|   32|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WSTRB     |  out|    4|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WLAST     |  out|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WID       |  out|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_WUSER     |  out|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARVALID   |  out|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARREADY   |   in|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARADDR    |  out|   64|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARID      |  out|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARLEN     |  out|    8|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARSIZE    |  out|    3|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARBURST   |  out|    2|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARLOCK    |  out|    2|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARCACHE   |  out|    4|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARPROT    |  out|    3|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARQOS     |  out|    4|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARREGION  |  out|    4|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_ARUSER    |  out|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RVALID    |   in|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RREADY    |  out|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RDATA     |   in|   32|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RLAST     |   in|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RID       |   in|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RUSER     |   in|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_RRESP     |   in|    2|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_BVALID    |   in|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_BREADY    |  out|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_BRESP     |   in|    2|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_BID       |   in|    1|       m_axi|          OUTPUT_r|       pointer|
|m_axi_OUTPUT_r_BUSER     |   in|    1|       m_axi|          OUTPUT_r|       pointer|
+-------------------------+-----+-----+------------+------------------+--------------+

