[N
10
4
10 CLK_P_BITS
2
7 hs_uart
8
10 data_width
9
11 data_length
5
8 Half_Bit
6
3 top
3
11 behavioural
7
10 behavioral
10
10 addr_width
1
74 /home/user/Github/ProgrammingsRepo/FPGA/lektion_10/Schweigi_Intel/rtl_work
]
[G
1
2
3
1
4
0
0
5208
0
0 0
0
0
]
[G
1
6
7
1
5
0
0
2604
0
0 0
0
0
]
[G
1
6
7
1
10
0
0
8
0
0 0
0
0
]
[G
1
6
7
1
4
0
0
5208
0
0 0
0
0
]
[G
1
6
7
1
8
0
0
8
0
0 0
0
0
]
[G
1
6
7
1
9
0
0
26
0
0 0
0
0
]
[G
1
2
3
1
5
0
0
2604
0
0 0
0
0
]
