<profile>

<section name = "Vivado HLS Report for 'phase'" level="0">
<item name = "Date">Thu Oct  1 23:13:04 2020
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">build</item>
<item name = "Solution">xc7z020clg400-1.phase</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 1.000, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">6, 6, 6, 6, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, -, -</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, -, 74, 104</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 65</column>
<column name="Register">-, -, 10, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="phase_CNTRL_s_axi_U">phase_CNTRL_s_axi, 0, 0, 74, 104</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">41, 8, 1, 8</column>
<column name="psen_V">15, 3, 1, 3</column>
<column name="psincdec_V">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="psen_V_preg">1, 0, 1, 0</column>
<column name="psincdec_V_preg">1, 0, 1, 0</column>
<column name="tmp_reg_66">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CNTRL_AWVALID">in, 1, s_axi, CNTRL, scalar</column>
<column name="s_axi_CNTRL_AWREADY">out, 1, s_axi, CNTRL, scalar</column>
<column name="s_axi_CNTRL_AWADDR">in, 5, s_axi, CNTRL, scalar</column>
<column name="s_axi_CNTRL_WVALID">in, 1, s_axi, CNTRL, scalar</column>
<column name="s_axi_CNTRL_WREADY">out, 1, s_axi, CNTRL, scalar</column>
<column name="s_axi_CNTRL_WDATA">in, 32, s_axi, CNTRL, scalar</column>
<column name="s_axi_CNTRL_WSTRB">in, 4, s_axi, CNTRL, scalar</column>
<column name="s_axi_CNTRL_ARVALID">in, 1, s_axi, CNTRL, scalar</column>
<column name="s_axi_CNTRL_ARREADY">out, 1, s_axi, CNTRL, scalar</column>
<column name="s_axi_CNTRL_ARADDR">in, 5, s_axi, CNTRL, scalar</column>
<column name="s_axi_CNTRL_RVALID">out, 1, s_axi, CNTRL, scalar</column>
<column name="s_axi_CNTRL_RREADY">in, 1, s_axi, CNTRL, scalar</column>
<column name="s_axi_CNTRL_RDATA">out, 32, s_axi, CNTRL, scalar</column>
<column name="s_axi_CNTRL_RRESP">out, 2, s_axi, CNTRL, scalar</column>
<column name="s_axi_CNTRL_BVALID">out, 1, s_axi, CNTRL, scalar</column>
<column name="s_axi_CNTRL_BREADY">in, 1, s_axi, CNTRL, scalar</column>
<column name="s_axi_CNTRL_BRESP">out, 2, s_axi, CNTRL, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, phase, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, phase, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, phase, return value</column>
<column name="psincdec_V">out, 1, ap_none, psincdec_V, pointer</column>
<column name="psen_V">out, 1, ap_none, psen_V, pointer</column>
<column name="ps_done_V">in, 1, ap_none, ps_done_V, scalar</column>
</table>
</item>
</section>
</profile>
