[2025-09-18 04:05:01] START suite=qualcomm_srv trace=srv422_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv422_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2641436 heartbeat IPC: 3.786 cumulative IPC: 3.786 (Simulation time: 00 hr 00 min 37 sec)
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 20000003 cycles: 5121808 heartbeat IPC: 4.032 cumulative IPC: 3.905 (Simulation time: 00 hr 01 min 11 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5121808 cumulative IPC: 3.905 (Simulation time: 00 hr 01 min 11 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5121808 cumulative IPC: 3.905 (Simulation time: 00 hr 01 min 11 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 12286766 heartbeat IPC: 1.396 cumulative IPC: 1.396 (Simulation time: 00 hr 02 min 10 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 19269332 heartbeat IPC: 1.432 cumulative IPC: 1.414 (Simulation time: 00 hr 03 min 12 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 26297738 heartbeat IPC: 1.423 cumulative IPC: 1.417 (Simulation time: 00 hr 04 min 09 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 33258712 heartbeat IPC: 1.437 cumulative IPC: 1.422 (Simulation time: 00 hr 05 min 06 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 40235287 heartbeat IPC: 1.433 cumulative IPC: 1.424 (Simulation time: 00 hr 06 min 04 sec)
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 80000010 cycles: 47572657 heartbeat IPC: 1.363 cumulative IPC: 1.413 (Simulation time: 00 hr 07 min 10 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 54468754 heartbeat IPC: 1.45 cumulative IPC: 1.419 (Simulation time: 00 hr 08 min 12 sec)
Heartbeat CPU 0 instructions: 100000013 cycles: 61398934 heartbeat IPC: 1.443 cumulative IPC: 1.422 (Simulation time: 00 hr 09 min 15 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv422_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000016 cycles: 68340991 heartbeat IPC: 1.44 cumulative IPC: 1.424 (Simulation time: 00 hr 10 min 16 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 70178127 cumulative IPC: 1.425 (Simulation time: 00 hr 11 min 19 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 70178127 cumulative IPC: 1.425 (Simulation time: 00 hr 11 min 19 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv422_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.425 instructions: 100000002 cycles: 70178127
CPU 0 Branch Prediction Accuracy: 93.78% MPKI: 11.61 Average ROB Occupancy at Mispredict: 33.25
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00216
BRANCH_INDIRECT: 0.426
BRANCH_CONDITIONAL: 10.97
BRANCH_DIRECT_CALL: 0.00201
BRANCH_INDIRECT_CALL: 0.2092
BRANCH_RETURN: 0.00292


====Backend Stall Breakdown====
ROB_STALL: 560488
LQ_STALL: 0
SQ_STALL: 2549


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 114.333336
REPLAY_LOAD: 70.26637
NON_REPLAY_LOAD: 28.485342

== Total ==
ADDR_TRANS: 29841
REPLAY_LOAD: 32182
NON_REPLAY_LOAD: 498465

== Counts ==
ADDR_TRANS: 261
REPLAY_LOAD: 458
NON_REPLAY_LOAD: 17499

cpu0->cpu0_STLB TOTAL        ACCESS:    1804861 HIT:    1799796 MISS:       5065 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1804861 HIT:    1799796 MISS:       5065 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 153.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8041534 HIT:    7636623 MISS:     404911 MSHR_MERGE:        795
cpu0->cpu0_L2C LOAD         ACCESS:    7359968 HIT:    7022820 MISS:     337148 MSHR_MERGE:          6
cpu0->cpu0_L2C RFO          ACCESS:     180545 HIT:     134509 MISS:      46036 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:      25203 HIT:      17018 MISS:       8185 MSHR_MERGE:        789
cpu0->cpu0_L2C WRITE        ACCESS:     466094 HIT:     461540 MISS:       4554 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       9724 HIT:        736 MISS:       8988 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      17250 ISSUED:      17250 USEFUL:       4609 USELESS:       1647
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 35.74 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15695655 HIT:    7131908 MISS:    8563747 MSHR_MERGE:    2236608
cpu0->cpu0_L1I LOAD         ACCESS:   15695655 HIT:    7131908 MISS:    8563747 MSHR_MERGE:    2236608
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.5 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27368057 HIT:   25482604 MISS:    1885453 MSHR_MERGE:     654388
cpu0->cpu0_L1D LOAD         ACCESS:   14976375 HIT:   13559892 MISS:    1416483 MSHR_MERGE:     383648
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:      28682 HIT:      20182 MISS:       8500 MSHR_MERGE:        547
cpu0->cpu0_L1D WRITE        ACCESS:   12352730 HIT:   11902007 MISS:     450723 MSHR_MERGE:     270170
cpu0->cpu0_L1D TRANSLATION  ACCESS:      10270 HIT:        523 MISS:       9747 MSHR_MERGE:         23
cpu0->cpu0_L1D PREFETCH REQUESTED:      29541 ISSUED:      28682 USEFUL:       2115 USELESS:       5799
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.28 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13061869 HIT:   11075990 MISS:    1985879 MSHR_MERGE:    1026213
cpu0->cpu0_ITLB LOAD         ACCESS:   13061869 HIT:   11075990 MISS:    1985879 MSHR_MERGE:    1026213
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.058 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25771163 HIT:   24575031 MISS:    1196132 MSHR_MERGE:     350937
cpu0->cpu0_DTLB LOAD         ACCESS:   25771163 HIT:   24575031 MISS:    1196132 MSHR_MERGE:     350937
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.861 cycles
cpu0->LLC TOTAL        ACCESS:     591462 HIT:     561456 MISS:      30006 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     337141 HIT:     319073 MISS:      18068 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      46036 HIT:      38498 MISS:       7538 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:       7396 HIT:       5853 MISS:       1543 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     191901 HIT:     191788 MISS:        113 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8988 HIT:       6244 MISS:       2744 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 87.19 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        461
  ROW_BUFFER_MISS:      29432
  AVG DBUS CONGESTED CYCLE: 6.005
Channel 0 WQ ROW_BUFFER_HIT:       1556
  ROW_BUFFER_MISS:      13042
  FULL:          0
Channel 0 REFRESHES ISSUED:       5848

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       644374       297113        80407         4123
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1           84          543          149
  STLB miss resolved @ L2C                0           18          129          936          188
  STLB miss resolved @ LLC                0          108          345         5127          501
  STLB miss resolved @ MEM                0            0          127         2416         1236

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             146865        49406      1472560        21373         1188
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           17          223           85
  STLB miss resolved @ L2C                0            0            5          253          101
  STLB miss resolved @ LLC                0           82           64          948          205
  STLB miss resolved @ MEM                0            1           23          630          379
[2025-09-18 04:16:21] END   suite=qualcomm_srv trace=srv422_ap (rc=0)
