// Seed: 1006726710
module module_0 (
    output logic id_0,
    input  logic id_1,
    output wire  id_2
);
  assign id_2[1] = 1'b0;
  logic id_3;
  logic id_4;
  logic id_5, id_6;
  logic id_7;
  assign id_5 = id_1 >> id_1;
  assign id_0 = 1;
  type_2 id_8 (
      id_1,
      1'b0,
      1'b0
  );
  type_15 id_9 (
      .id_0(1),
      .id_1(1),
      .id_2(1),
      .id_3(1),
      .id_4(),
      .id_5(1),
      .id_6(1)
  );
endmodule
