--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Jan 29 23:28:20 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     TinyFPGA_B
Constraint file: TinyFPGA_B_temp_lse.sdc 
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 62.500000 -name clk501 [get_nets \eeprom/i2c/i2c_clk]
            492 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 23.365ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFNESS C              \eeprom/i2c/write_enable_132  (from \eeprom/i2c/i2c_clk +)
   Destination:    SB_DFFE    D              \eeprom/i2c/state_i0_i2  (to \eeprom/i2c/i2c_clk +)

   Delay:                   7.752ns  (25.8% logic, 74.2% route), 5 logic levels.

 Constraint Details:

      7.752ns data_path \eeprom/i2c/write_enable_132 to \eeprom/i2c/state_i0_i2 meets
     31.250ns delay constraint less
      0.133ns L_S requirement (totaling 31.117ns) by 23.365ns

 Path Details: \eeprom/i2c/write_enable_132 to \eeprom/i2c/state_i0_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \eeprom/i2c/write_enable_132 (from \eeprom/i2c/i2c_clk)
Route         4   e 1.397                                  sda_enable
LUT4        ---     0.408             I1 to O              \eeprom/i2c/i1707_2_lut
Route         2   e 1.158                                  state_7__N_3831[3]
LUT4        ---     0.408             I2 to O              \eeprom/i2c/i2_3_lut_4_lut
Route         2   e 1.158                                  \eeprom/i2c/n22072
LUT4        ---     0.408             I3 to O              \eeprom/i2c/i28167_3_lut_4_lut
Route         1   e 1.020                                  n34058
LUT4        ---     0.408             I0 to O              i13_4_lut
Route         1   e 1.020                                  n5_adj_4808
                  --------
                    7.752  (25.8% logic, 74.2% route), 5 logic levels.


Passed:  The following path meets requirements by 23.423ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFNE   C              \eeprom/i2c/sda_out_133  (from \eeprom/i2c/i2c_clk +)
   Destination:    SB_DFFE    D              \eeprom/i2c/state_i0_i2  (to \eeprom/i2c/i2c_clk +)

   Delay:                   7.694ns  (26.0% logic, 74.0% route), 5 logic levels.

 Constraint Details:

      7.694ns data_path \eeprom/i2c/sda_out_133 to \eeprom/i2c/state_i0_i2 meets
     31.250ns delay constraint less
      0.133ns L_S requirement (totaling 31.117ns) by 23.423ns

 Path Details: \eeprom/i2c/sda_out_133 to \eeprom/i2c/state_i0_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \eeprom/i2c/sda_out_133 (from \eeprom/i2c/i2c_clk)
Route         3   e 1.339                                  \eeprom/i2c/sda_out
LUT4        ---     0.408             I0 to O              \eeprom/i2c/i1707_2_lut
Route         2   e 1.158                                  state_7__N_3831[3]
LUT4        ---     0.408             I2 to O              \eeprom/i2c/i2_3_lut_4_lut
Route         2   e 1.158                                  \eeprom/i2c/n22072
LUT4        ---     0.408             I3 to O              \eeprom/i2c/i28167_3_lut_4_lut
Route         1   e 1.020                                  n34058
LUT4        ---     0.408             I0 to O              i13_4_lut
Route         1   e 1.020                                  n5_adj_4808
                  --------
                    7.694  (26.0% logic, 74.0% route), 5 logic levels.


Passed:  The following path meets requirements by 48.351ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFESS  C              \eeprom/i2c/counter_i0  (from \eeprom/i2c/i2c_clk +)
   Destination:    SB_DFFESR  D              \eeprom/i2c/counter_i7  (to \eeprom/i2c/i2c_clk +)

   Delay:                  14.016ns  (25.9% logic, 74.1% route), 9 logic levels.

 Constraint Details:

     14.016ns data_path \eeprom/i2c/counter_i0 to \eeprom/i2c/counter_i7 meets
     62.500ns delay constraint less
      0.133ns L_S requirement (totaling 62.367ns) by 48.351ns

 Path Details: \eeprom/i2c/counter_i0 to \eeprom/i2c/counter_i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \eeprom/i2c/counter_i0 (from \eeprom/i2c/i2c_clk)
Route         4   e 1.397                                  \eeprom/i2c/counter[0]
LUT4        ---     0.408             I0 to CO             \eeprom/i2c/sub_89_add_2_2
Route         2   e 1.158                                  \eeprom/i2c/n25802
LUT4        ---     0.408             CI to CO             \eeprom/i2c/sub_89_add_2_3
Route         2   e 1.158                                  \eeprom/i2c/n25803
LUT4        ---     0.408             CI to CO             \eeprom/i2c/sub_89_add_2_4
Route         2   e 1.158                                  \eeprom/i2c/n25804
LUT4        ---     0.408             CI to CO             \eeprom/i2c/sub_89_add_2_5
Route         2   e 1.158                                  \eeprom/i2c/n25805
LUT4        ---     0.408             CI to CO             \eeprom/i2c/sub_89_add_2_6
Route         2   e 1.158                                  \eeprom/i2c/n25806
LUT4        ---     0.408             CI to CO             \eeprom/i2c/sub_89_add_2_7
Route         2   e 1.158                                  \eeprom/i2c/n25807
LUT4        ---     0.408             CI to CO             \eeprom/i2c/sub_89_add_2_8
Route         1   e 1.020                                  \eeprom/i2c/n25808
LUT4        ---     0.408             I3 to O              \eeprom/i2c/sub_89_add_2_9_lut
Route         1   e 1.020                                  \eeprom/i2c/n884
                  --------
                   14.016  (25.9% logic, 74.1% route), 9 logic levels.

Report: 7.885 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 62.500000 -name clk500 [get_nets clk32MHz]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint:  create_clock -period 62.500 -name TinyFPGA_B|\eeprom/i2c/i2c_clk [ get_nets \eeprom/i2c/i2c_clk ]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 62.500000 -waveform { 0.000000 31.250000 } -name CLK [ get_ports { CLK } ]
            58 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 53.107ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFSR   C              \eeprom/i2c/counter2_1469_1470__i1  (from CLK +)
   Destination:    SB_DFFSR   D              \eeprom/i2c/counter2_1469_1470__i5  (to CLK +)

   Delay:                   9.260ns  (26.0% logic, 74.0% route), 6 logic levels.

 Constraint Details:

      9.260ns data_path \eeprom/i2c/counter2_1469_1470__i1 to \eeprom/i2c/counter2_1469_1470__i5 meets
     62.500ns delay constraint less
      0.133ns L_S requirement (totaling 62.367ns) by 53.107ns

 Path Details: \eeprom/i2c/counter2_1469_1470__i1 to \eeprom/i2c/counter2_1469_1470__i5

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \eeprom/i2c/counter2_1469_1470__i1 (from CLK)
Route         3   e 1.339                                  \eeprom/i2c/counter2[0]
LUT4        ---     0.408             I1 to CO             \eeprom/i2c/counter2_1469_1470_add_4_2
Route         2   e 1.158                                  \eeprom/i2c/n26335
LUT4        ---     0.408             CI to CO             \eeprom/i2c/counter2_1469_1470_add_4_3
Route         2   e 1.158                                  \eeprom/i2c/n26336
LUT4        ---     0.408             CI to CO             \eeprom/i2c/counter2_1469_1470_add_4_4
Route         2   e 1.158                                  \eeprom/i2c/n26337
LUT4        ---     0.408             CI to CO             \eeprom/i2c/counter2_1469_1470_add_4_5
Route         1   e 1.020                                  \eeprom/i2c/n26338
LUT4        ---     0.408             I3 to O              \eeprom/i2c/counter2_1469_1470_add_4_6_lut
Route         1   e 1.020                                  \eeprom/i2c/n26
                  --------
                    9.260  (26.0% logic, 74.0% route), 6 logic levels.


Passed:  The following path meets requirements by 54.535ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFSR   C              \eeprom/i2c/counter2_1469_1470__i1  (from CLK +)
   Destination:    SB_DFFSR   D              \eeprom/i2c/counter2_1469_1470__i4  (to CLK +)

   Delay:                   7.832ns  (25.5% logic, 74.5% route), 5 logic levels.

 Constraint Details:

      7.832ns data_path \eeprom/i2c/counter2_1469_1470__i1 to \eeprom/i2c/counter2_1469_1470__i4 meets
     62.500ns delay constraint less
      0.133ns L_S requirement (totaling 62.367ns) by 54.535ns

 Path Details: \eeprom/i2c/counter2_1469_1470__i1 to \eeprom/i2c/counter2_1469_1470__i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \eeprom/i2c/counter2_1469_1470__i1 (from CLK)
Route         3   e 1.339                                  \eeprom/i2c/counter2[0]
LUT4        ---     0.408             I1 to CO             \eeprom/i2c/counter2_1469_1470_add_4_2
Route         2   e 1.158                                  \eeprom/i2c/n26335
LUT4        ---     0.408             CI to CO             \eeprom/i2c/counter2_1469_1470_add_4_3
Route         2   e 1.158                                  \eeprom/i2c/n26336
LUT4        ---     0.408             CI to CO             \eeprom/i2c/counter2_1469_1470_add_4_4
Route         2   e 1.158                                  \eeprom/i2c/n26337
LUT4        ---     0.408             I3 to O              \eeprom/i2c/counter2_1469_1470_add_4_5_lut
Route         1   e 1.020                                  \eeprom/i2c/n27
                  --------
                    7.832  (25.5% logic, 74.5% route), 5 logic levels.


Passed:  The following path meets requirements by 54.673ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFSR   C              \eeprom/i2c/counter2_1469_1470__i2  (from CLK +)
   Destination:    SB_DFFSR   D              \eeprom/i2c/counter2_1469_1470__i5  (to CLK +)

   Delay:                   7.694ns  (26.0% logic, 74.0% route), 5 logic levels.

 Constraint Details:

      7.694ns data_path \eeprom/i2c/counter2_1469_1470__i2 to \eeprom/i2c/counter2_1469_1470__i5 meets
     62.500ns delay constraint less
      0.133ns L_S requirement (totaling 62.367ns) by 54.673ns

 Path Details: \eeprom/i2c/counter2_1469_1470__i2 to \eeprom/i2c/counter2_1469_1470__i5

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \eeprom/i2c/counter2_1469_1470__i2 (from CLK)
Route         3   e 1.339                                  \eeprom/i2c/counter2[1]
LUT4        ---     0.408             I1 to CO             \eeprom/i2c/counter2_1469_1470_add_4_3
Route         2   e 1.158                                  \eeprom/i2c/n26336
LUT4        ---     0.408             CI to CO             \eeprom/i2c/counter2_1469_1470_add_4_4
Route         2   e 1.158                                  \eeprom/i2c/n26337
LUT4        ---     0.408             CI to CO             \eeprom/i2c/counter2_1469_1470_add_4_5
Route         1   e 1.020                                  \eeprom/i2c/n26338
LUT4        ---     0.408             I3 to O              \eeprom/i2c/counter2_1469_1470_add_4_6_lut
Route         1   e 1.020                                  \eeprom/i2c/n26
                  --------
                    7.694  (26.0% logic, 74.0% route), 5 logic levels.

Report: 9.393 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |    62.500 ns|    15.770 ns|     5  
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets clk32MHz]              |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |    62.500 ns|     9.393 ns|     6  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  1042 paths, 91 nets, and 270 connections (1.3% coverage)


Peak memory: 265969664 bytes, TRCE: 0 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
