$date
	Wed Apr 08 12:06:33 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dff2_tb $end
$var wire 1 ! q2 $end
$var wire 1 " F $end
$var reg 1 # X $end
$var reg 1 $ Y $end
$scope module mysr $end
$var wire 1 # X $end
$var wire 1 $ Y $end
$var wire 1 % nq2 $end
$var wire 1 ! q2 $end
$var wire 1 " F $end
$scope module dff_1 $end
$var wire 1 # CLK $end
$var wire 1 & D $end
$var wire 1 % R $end
$var reg 1 " Q $end
$upscope $end
$scope module dff_2 $end
$var wire 1 $ CLK $end
$var wire 1 ' D $end
$var wire 1 " R $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
1&
1%
1$
1#
0"
0!
$end
#3
0#
#4
0$
#6
1"
1#
#8
0"
1%
0!
1$
#9
0#
#12
1"
1#
0$
#15
0#
#16
0"
1%
0!
1$
#18
1"
1#
#20
0$
#21
0#
#24
0"
1%
0!
1#
1$
#27
0#
#28
0$
#30
1"
1#
#32
0"
1%
0!
1$
#33
0#
#36
1"
1#
0$
#39
0#
#40
0"
1%
0!
1$
#42
1"
1#
#44
0$
#45
0#
#48
0"
1%
0!
1#
1$
#51
0#
#52
0$
#54
1"
1#
#56
0"
1%
0!
1$
#57
0#
#60
1"
1#
0$
#63
0#
#64
0"
1%
0!
1$
#66
1"
1#
#68
0$
#69
0#
#72
0"
1%
0!
1#
1$
#75
0#
#76
0$
#78
1"
1#
#80
0"
1%
0!
1$
#81
0#
#84
1"
1#
0$
#87
0#
#88
0"
1%
0!
1$
#90
1"
1#
#92
0$
#93
0#
#96
0"
1%
0!
1#
1$
#99
0#
#100
0$
#102
1"
1#
#104
0"
1%
0!
1$
#105
0#
#108
1"
1#
0$
#111
0#
#112
0"
1%
0!
1$
#114
1"
1#
#116
0$
#117
0#
#120
0"
1%
0!
1#
1$
#123
0#
#124
0$
#126
1"
1#
#128
0"
1%
0!
1$
#129
0#
#132
1"
1#
0$
#135
0#
#136
0"
1%
0!
1$
#138
1"
1#
#140
0$
#141
0#
#144
0"
1%
0!
1#
1$
#147
0#
#148
0$
#150
1"
1#
#152
0"
1%
0!
1$
#153
0#
#156
1"
1#
0$
#159
0#
#160
0"
1%
0!
1$
#162
1"
1#
#164
0$
#165
0#
#168
0"
1%
0!
1#
1$
#171
0#
#172
0$
#174
1"
1#
#176
0"
1%
0!
1$
#177
0#
#180
1"
1#
0$
#183
0#
#184
0"
1%
0!
1$
#186
1"
1#
#188
0$
#189
0#
#192
0"
1%
0!
1#
1$
#195
0#
#196
0$
#198
1"
1#
#200
0"
1%
0!
1$
