{
    "Citedpaper": [
        {
            "ArticleName": "J. Torrellas , H. S. Lam , J. L. Hennessy, False Sharing and Spatial Locality in Multiprocessor Caches, IEEE Transactions on Computers, v.43 n.6, p.651-663, June 1994", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=626919"
        }, 
        {
            "ArticleName": "Asit Dan , Daniel M. Dias , Philip S. Yu, Analytical modelling of a hierarchical buffer for a data sharing environment, ACM SIGMETRICS Performance Evaluation Review, v.19 n.1, p.156-167, May 1991", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=107988"
        }, 
        {
            "ArticleName": "Harjinder S. Sandhu , Benjamin Gamsa , Songnian Zhou, The shared regions approach to software cache coherence on multiprocessors, ACM SIGPLAN Notices, v.28 n.7, p.229-238, July 1993", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=155356"
        }, 
        {
            "ArticleName": "Philip Machanick, SMP-SoC is the answer if you ask the right questions, Proceedings of the 2006 annual research conference of the South African institute of computer scientists and information technologists on IT research in developing countries, p.12-21, October 09-11, 2006, Somerset West, South Africa", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1216264"
        }, 
        {
            "ArticleName": "David R. Cheriton , Hendrik A. Goosen , Patrick D. Boyle, Paradigm: A Highly Scalable Shared-Memory Multicomputer Architecture, Computer, v.24 n.2, p.33-46, February 1991", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=103296"
        }, 
        {
            "ArticleName": "C. Gray , D. Cheriton, Leases: an efficient fault-tolerant mechanism for distributed file cache consistency, ACM SIGOPS Operating Systems Review, v.23 n.5, p.202-210, Dec. 3\u20136, 1989", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=74870"
        }, 
        {
            "ArticleName": "Asit Dan , Philip S. Yu , Daniel M. Dias, Performance Modelling and Comparisons of Global Shared Buffer Management Policies in a Cluster Environment, IEEE Transactions on Computers, v.43 n.11, p.1281-1297, November 1994", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=188244"
        }, 
        {
            "ArticleName": "Joonwon Lee , Umakishore Ramachandran, Architectural primitives for a scalable shared memory multiprocessor, Proceedings of the third annual ACM symposium on Parallel algorithms and architectures, p.103-114, July 21-24, 1991, Hilton Head, South Carolina, United States", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=113389"
        }, 
        {
            "ArticleName": "K. C. Lee, A Virtual Bus Architecture for Dynamic Parallel Processing, IEEE Transactions on Parallel and Distributed Systems, v.4 n.2, p.121-130, February 1993", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=629142"
        }, 
        {
            "ArticleName": "Songnian Zhou , Timothy Brecht, Processor-pool-based scheduling for large-scale NUMA multiprocessors, ACM SIGMETRICS Performance Evaluation Review, v.19 n.1, p.133-142, May 1991", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=107986"
        }, 
        {
            "ArticleName": "Lixin Zhang , Evan Speight , Ram Rajamony , Jiang Lin, Enigma: architectural and operating system support for reducing the impact of address translation, Proceedings of the 24th ACM International Conference on Supercomputing, June 02-04, 2010, Tsukuba, Ibaraki, Japan", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1810109"
        }, 
        {
            "ArticleName": "Andrew Erlichson , Neal Nuckolls , Greg Chesson , John Hennessy, SoftFLASH: analyzing the performance of clustered distributed virtual shared memory, ACM SIGPLAN Notices, v.31 n.9, p.210-220, Sept. 1996", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=237187"
        }, 
        {
            "ArticleName": "Feipei Lai , Chyuan-Yow Wu , Tai-Ming Parng, A memory management unit and cache controller for the MARS system, Proceedings of the 23rd annual workshop and symposium on Microprogramming and microarchitecture, p.200-208, November 27-29, 1990, Orlando, Florida, United States", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=255276"
        }, 
        {
            "ArticleName": "Richard P. LaRowe, Jr. , James T. Wilkes , Carla S. Ellis, Exploiting operating system support for dynamic page placement on a NUMA shared memory multiprocessor, ACM SIGPLAN Notices, v.26 n.7, p.122-132, July 1991", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=109639"
        }, 
        {
            "ArticleName": "Donald Yeung , John Kubiatowicz , Anant Agarwal, MGS: a multigrain shared memory system, ACM SIGARCH Computer Architecture News, v.24 n.2, p.44-55, May 1996", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=232980"
        }, 
        {
            "ArticleName": "Edya Ladan-Mozes , Charles E. Leiserson, A consistency architecture for hierarchical shared caches, Proceedings of the twentieth annual symposium on Parallelism in algorithms and architectures, June 14-16, 2008, Munich, Germany", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1378536"
        }, 
        {
            "ArticleName": "Richard P. Larowe, Jr. , Carla Schlatter Ellis, Experimental comparison of memory management policies for NUMA multiprocessors, ACM Transactions on Computer Systems (TOCS), v.9 n.4, p.319-363, Nov. 1991", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=118546"
        }, 
        {
            "ArticleName": "M. Rasit Eskicioglu, A comprehensive bibliography of distributed shared memory, ACM SIGOPS Operating Systems Review, v.30 n.1, p.71-96, Jan. 1996", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=218651"
        }, 
        {
            "ArticleName": "Bruce Jacob , Spencer Ng , David Wang, Memory Systems: Cache, DRAM, Disk, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2007", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1543376"
        }
    ], 
    "Bibilometrics": {
        "Downloads_12Months": 7, 
        "Downloads_6Weeks": 0, 
        "Downloads_cumulative": 325, 
        "CitationCount": 19
    }, 
    "Title": "Multi-level shared caching techniques for scalability in VMP-M/C", 
    "Abstract": "The problem of building a scalable shared memory multiprocessor can be reduced to that of building a scalable memory hierarchy, assuming interprocessor communication is handled by the memory system. In this paper, we describe the VMP-MC design, a distributed parallel multi-computer based on the VMP multiprocessor design, that is intended to provide a set of building blocks for configuring machines from one to several thousand processors. VMP-MC uses a memory hierarchy based on shared caches, ranging from on-chip caches to board-level caches connected by busses to, at the bottom, a high-speed fiber optic ring. In addition to describing the building block components of this architecture, we identify the key performance issues associated with the design and provide performance evaluation of these issues using trace-drive simulation and measurements from the VMP.\nThis work was sponsored in part by the Defense Advanced Research Projects Agency under Contract N00014-88-K-0619.\n", 
    "Published": 1989, 
    "References": [
        {
            "ArticleName": "A. Agarwal , R. Simoni , J. Hennessy , M. Horowitz, An evaluation of directory schemes for cache coherence, Proceedings of the 15th Annual International Symposium on Computer architecture, p.280-298, May 30-June 02, 1988, Honolulu, Hawaii, United States", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=52432"
        }, 
        {
            "ArticleName": "James Archibald , Jean Loup Baer, An economical solution to the cache coherence problem, Proceedings of the 11th annual international symposium on Computer architecture, p.355-362, January 1984", 
            "DOIhref": "http://doi.acm.org/10.1145/800015.808205", 
            "DOIname": "10.1145/800015.808205", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=808205"
        }, 
        {
            "ArticleName": "P. Bitar , A. M. Despain, Multiprocessor cache synchronization: issues, innovations, evolution, Proceedings of the 13th annual international symposium on Computer architecture, p.424-433, June 02-05, 1986, Tokyo, Japan", 
            "DOIhref": "http://doi.acm.org/10.1145/17407.17405", 
            "DOIname": "10.1145/17407.17405", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=17405"
        }, 
        {
            "ArticleName": "M. Censier and P. Feautier. A new solution to coherence problems in multicache systems. IEEE TC', C-27(12):1112-1118, December 1978."
        }, 
        {
            "ArticleName": "A. Chang , M. Mergen, 801 Storage: architecture and programming, Proceedings of the eleventh ACM Symposium on Operating systems principles, p.109-110, November 08-11, 1987, Austin, Texas, United States", 
            "DOIhref": "http://doi.acm.org/10.1145/41457.37513", 
            "DOIname": "10.1145/41457.37513", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=37513"
        }, 
        {
            "ArticleName": "D.R. Cheriton. Unified management of memory and file caching using the V virtual memory system. Submitted for publication, 1989."
        }, 
        {
            "ArticleName": "D. R. Cheriton , A. Gupta , P. D. Boyle , H. A. Goosen, The VMP multiprocessor: initial experience, refinements, and performance evaluation, Proceedings of the 15th Annual International Symposium on Computer architecture, p.410-421, May 30-June 02, 1988, Honolulu, Hawaii, United States", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=52446"
        }, 
        {
            "ArticleName": "D. R. Cheriton , G. A. Slavenburg , P. D. Boyle, Software-controlled caches in the VMP multiprocessor, Proceedings of the 13th annual international symposium on Computer architecture, p.366-374, June 02-05, 1986, Tokyo, Japan", 
            "DOIhref": "http://doi.acm.org/10.1145/17407.17399", 
            "DOIname": "10.1145/17407.17399", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=17399"
        }, 
        {
            "ArticleName": "Robert Fitzgerald , Richard F. Rashid, The integration of virtual memory management and interprocess communication in Accent, ACM Transactions on Computer Systems (TOCS), v.4 n.2, p.147-177, May 1986", 
            "DOIhref": "http://doi.acm.org/10.1145/214419.214422", 
            "DOIname": "10.1145/214419.214422", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=214422"
        }, 
        {
            "ArticleName": "W. Daniel Hillis, The connection machine, MIT Press, Cambridge, MA, 1986", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=5591"
        }, 
        {
            "ArticleName": "H. Kanakia , D. Cheriton, The VMP network adapter board (NAB): high-performance network communication for multiprocessors, Symposium proceedings on Communications architectures and protocols, p.175-187, August 16-18, 1988, Stanford, California, United States", 
            "DOIhref": "http://doi.acm.org/10.1145/52324.52343", 
            "DOIname": "10.1145/52324.52343", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=52343"
        }, 
        {
            "ArticleName": "Leonard Kleinrock. Queueing Systems, Volume 1: Theory. Wiley Interscience, 1975."
        }, 
        {
            "ArticleName": "Charles L. Seitz, The cosmic cube, Communications of the ACM, v.28 n.1, p.22-33, Jan. 1985", 
            "DOIhref": "http://doi.acm.org/10.1145/2465.2467", 
            "DOIname": "10.1145/2465.2467", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2467"
        }, 
        {
            "ArticleName": "R. T. Short , H. M. Levy, A simulation study of two-level caches, Proceedings of the 15th Annual International Symposium on Computer architecture, p.81-88, May 30-June 02, 1988, Honolulu, Hawaii, United States", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=52410"
        }, 
        {
            "ArticleName": "Alan Jay Smith, Cache Memories, ACM Computing Surveys (CSUR), v.14 n.3, p.473-530, Sept. 1982", 
            "DOIhref": "http://doi.acm.org/10.1145/356887.356892", 
            "DOIname": "10.1145/356887.356892", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=356892"
        }, 
        {
            "ArticleName": "A. J. Smith, Line (block) size choice for CPU cache memories, IEEE Transactions on Computers, v.36 n.9, p.1063-1076, Sept. 1987", 
            "DOIhref": "https://dx.doi.org/10.1109/TC.1987.5009537", 
            "DOIname": "10.1109/TC.1987.5009537", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=29252"
        }, 
        {
            "ArticleName": "W. Weber , A. Gupta, Analysis of cache invalidation patterns in multiprocessors, Proceedings of the third international conference on Architectural support for programming languages and operating systems, p.243-256, April 03-06, 1989, Boston, Massachusetts, United States", 
            "DOIhref": "http://doi.acm.org/10.1145/70082.68205", 
            "DOIname": "10.1145/70082.68205", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=68205"
        }, 
        {
            "ArticleName": "A. W. Wilson, Jr., Hierarchical cache/bus architecture for shared memory multiprocessors, Proceedings of the 14th annual international symposium on Computer architecture, p.244-252, June 02-05, 1987, Pittsburgh, Pennsylvania, United States", 
            "DOIhref": "http://doi.acm.org/10.1145/30350.30378", 
            "DOIname": "10.1145/30350.30378", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=30378"
        }, 
        {
            "ArticleName": "M. Young , A. Tevanian , R. Rashid , D. Golub , J. Eppinger, The duality of memory and communication in the implementation of a multiprocessor operating system, Proceedings of the eleventh ACM Symposium on Operating systems principles, p.63-76, November 08-11, 1987, Austin, Texas, United States", 
            "DOIhref": "http://doi.acm.org/10.1145/41457.37507", 
            "DOIname": "10.1145/41457.37507", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=37507"
        }
    ], 
    "Authors": [
        {
            "Affiliation": "Computer Science Department, Stanford University", 
            "Name": "D. R. Cheriton"
        }, 
        {
            "Affiliation": "Computer Science Department, Stanford University", 
            "Name": "H. A. Goosen"
        }, 
        {
            "Affiliation": "Computer Science Department, Stanford University", 
            "Name": "P. D. Boyle"
        }
    ], 
    "Link": "https://dl.acm.org/citation.cfm?id=74928&preflayout=flat"
}