{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1719005928636 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719005928637 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 22 03:08:48 2024 " "Processing started: Sat Jun 22 03:08:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719005928637 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005928637 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BASELINE_18 -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off BASELINE_18 -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005928637 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1719005940281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/ftop_msoc.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/ftop_msoc.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC " "Found entity 1: FTOP_MSOC" {  } { { "FTOP_MSOC/synthesis/FTOP_MSOC.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/FTOP_MSOC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005957974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005957974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005957996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005957996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "FTOP_MSOC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_irq_mapper " "Found entity 1: FTOP_MSOC_irq_mapper" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_irq_mapper.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0 " "Found entity 1: FTOP_MSOC_mm_interconnect_0" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_avalon_st_adapter " "Found entity 1: FTOP_MSOC_mm_interconnect_0_avalon_st_adapter" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: FTOP_MSOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "FTOP_MSOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "FTOP_MSOC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "FTOP_MSOC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "FTOP_MSOC/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_rsp_mux_012.sv 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_rsp_mux_012.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_rsp_mux_012 " "Found entity 1: FTOP_MSOC_mm_interconnect_0_rsp_mux_012" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_rsp_mux_012.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_rsp_mux_012.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "FTOP_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958387 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "FTOP_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_rsp_mux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_rsp_mux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_rsp_mux_006 " "Found entity 1: FTOP_MSOC_mm_interconnect_0_rsp_mux_006" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_rsp_mux_006.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_rsp_mux_006.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_rsp_mux_003 " "Found entity 1: FTOP_MSOC_mm_interconnect_0_rsp_mux_003" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_rsp_mux_003.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_rsp_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_rsp_mux_002 " "Found entity 1: FTOP_MSOC_mm_interconnect_0_rsp_mux_002" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_rsp_mux_002.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_rsp_mux_001 " "Found entity 1: FTOP_MSOC_mm_interconnect_0_rsp_mux_001" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_rsp_mux " "Found entity 1: FTOP_MSOC_mm_interconnect_0_rsp_mux" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_rsp_demux_012.sv 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_rsp_demux_012.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_rsp_demux_012 " "Found entity 1: FTOP_MSOC_mm_interconnect_0_rsp_demux_012" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_rsp_demux_012.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_rsp_demux_012.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_rsp_demux_010.sv 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_rsp_demux_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_rsp_demux_010 " "Found entity 1: FTOP_MSOC_mm_interconnect_0_rsp_demux_010" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_rsp_demux_010.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_rsp_demux_010.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_rsp_demux_009.sv 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_rsp_demux_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_rsp_demux_009 " "Found entity 1: FTOP_MSOC_mm_interconnect_0_rsp_demux_009" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_rsp_demux_009.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_rsp_demux_009.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_rsp_demux " "Found entity 1: FTOP_MSOC_mm_interconnect_0_rsp_demux" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_cmd_mux_012.sv 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_cmd_mux_012.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_cmd_mux_012 " "Found entity 1: FTOP_MSOC_mm_interconnect_0_cmd_mux_012" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_cmd_mux_012.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_cmd_mux_012.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_cmd_mux_010.sv 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_cmd_mux_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_cmd_mux_010 " "Found entity 1: FTOP_MSOC_mm_interconnect_0_cmd_mux_010" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_cmd_mux_010.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_cmd_mux_010.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_cmd_mux_002 " "Found entity 1: FTOP_MSOC_mm_interconnect_0_cmd_mux_002" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_cmd_mux " "Found entity 1: FTOP_MSOC_mm_interconnect_0_cmd_mux" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_cmd_demux_012.sv 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_cmd_demux_012.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_cmd_demux_012 " "Found entity 1: FTOP_MSOC_mm_interconnect_0_cmd_demux_012" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_cmd_demux_012.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_cmd_demux_012.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_cmd_demux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_cmd_demux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_cmd_demux_006 " "Found entity 1: FTOP_MSOC_mm_interconnect_0_cmd_demux_006" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_cmd_demux_006.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_cmd_demux_006.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_cmd_demux_003 " "Found entity 1: FTOP_MSOC_mm_interconnect_0_cmd_demux_003" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_cmd_demux_003.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_cmd_demux_002 " "Found entity 1: FTOP_MSOC_mm_interconnect_0_cmd_demux_002" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_cmd_demux_002.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_cmd_demux_001 " "Found entity 1: FTOP_MSOC_mm_interconnect_0_cmd_demux_001" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_cmd_demux " "Found entity 1: FTOP_MSOC_mm_interconnect_0_cmd_demux" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "FTOP_MSOC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "FTOP_MSOC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958818 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "FTOP_MSOC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "FTOP_MSOC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958824 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FTOP_MSOC_mm_interconnect_0_router_062.sv(48) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_062.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_062.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_062.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005958829 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FTOP_MSOC_mm_interconnect_0_router_062.sv(49) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_062.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_062.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_062.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005958829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_062.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_062.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_router_062_default_decode " "Found entity 1: FTOP_MSOC_mm_interconnect_0_router_062_default_decode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_062.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_062.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958831 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_mm_interconnect_0_router_062 " "Found entity 2: FTOP_MSOC_mm_interconnect_0_router_062" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_062.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_062.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958831 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FTOP_MSOC_mm_interconnect_0_router_059.sv(48) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_059.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_059.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_059.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005958836 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FTOP_MSOC_mm_interconnect_0_router_059.sv(49) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_059.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_059.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_059.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005958836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_059.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_059.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_router_059_default_decode " "Found entity 1: FTOP_MSOC_mm_interconnect_0_router_059_default_decode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_059.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_059.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958838 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_mm_interconnect_0_router_059 " "Found entity 2: FTOP_MSOC_mm_interconnect_0_router_059" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_059.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_059.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958838 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FTOP_MSOC_mm_interconnect_0_router_057.sv(48) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_057.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_057.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_057.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005958842 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FTOP_MSOC_mm_interconnect_0_router_057.sv(49) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_057.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_057.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_057.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005958842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_057.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_057.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_router_057_default_decode " "Found entity 1: FTOP_MSOC_mm_interconnect_0_router_057_default_decode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_057.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_057.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958845 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_mm_interconnect_0_router_057 " "Found entity 2: FTOP_MSOC_mm_interconnect_0_router_057" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_057.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_057.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958845 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FTOP_MSOC_mm_interconnect_0_router_055.sv(48) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_055.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_055.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_055.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005958849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FTOP_MSOC_mm_interconnect_0_router_055.sv(49) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_055.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_055.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_055.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005958849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_055.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_055.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_router_055_default_decode " "Found entity 1: FTOP_MSOC_mm_interconnect_0_router_055_default_decode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_055.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_055.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958851 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_mm_interconnect_0_router_055 " "Found entity 2: FTOP_MSOC_mm_interconnect_0_router_055" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_055.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_055.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958851 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FTOP_MSOC_mm_interconnect_0_router_053.sv(48) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_053.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_053.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_053.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005958856 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FTOP_MSOC_mm_interconnect_0_router_053.sv(49) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_053.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_053.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_053.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005958857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_053.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_053.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_router_053_default_decode " "Found entity 1: FTOP_MSOC_mm_interconnect_0_router_053_default_decode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_053.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_053.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958859 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_mm_interconnect_0_router_053 " "Found entity 2: FTOP_MSOC_mm_interconnect_0_router_053" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_053.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_053.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958859 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FTOP_MSOC_mm_interconnect_0_router_052.sv(48) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_052.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_052.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_052.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005958864 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FTOP_MSOC_mm_interconnect_0_router_052.sv(49) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_052.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_052.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_052.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005958864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_052.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_052.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_router_052_default_decode " "Found entity 1: FTOP_MSOC_mm_interconnect_0_router_052_default_decode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_052.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_052.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958866 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_mm_interconnect_0_router_052 " "Found entity 2: FTOP_MSOC_mm_interconnect_0_router_052" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_052.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_052.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FTOP_MSOC_mm_interconnect_0_router_050.sv(48) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_050.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_050.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_050.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005958870 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FTOP_MSOC_mm_interconnect_0_router_050.sv(49) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_050.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_050.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_050.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005958870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_050.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_050.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_router_050_default_decode " "Found entity 1: FTOP_MSOC_mm_interconnect_0_router_050_default_decode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_050.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_050.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958872 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_mm_interconnect_0_router_050 " "Found entity 2: FTOP_MSOC_mm_interconnect_0_router_050" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_050.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_050.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958872 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FTOP_MSOC_mm_interconnect_0_router_049.sv(48) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_049.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_049.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_049.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005958876 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FTOP_MSOC_mm_interconnect_0_router_049.sv(49) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_049.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_049.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_049.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005958877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_049.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_049.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_router_049_default_decode " "Found entity 1: FTOP_MSOC_mm_interconnect_0_router_049_default_decode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_049.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_049.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958879 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_mm_interconnect_0_router_049 " "Found entity 2: FTOP_MSOC_mm_interconnect_0_router_049" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_049.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_049.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958879 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FTOP_MSOC_mm_interconnect_0_router_047.sv(48) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_047.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_047.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_047.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005958884 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FTOP_MSOC_mm_interconnect_0_router_047.sv(49) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_047.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_047.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_047.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005958884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_047.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_047.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_router_047_default_decode " "Found entity 1: FTOP_MSOC_mm_interconnect_0_router_047_default_decode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_047.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_047.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958886 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_mm_interconnect_0_router_047 " "Found entity 2: FTOP_MSOC_mm_interconnect_0_router_047" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_047.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_047.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958886 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FTOP_MSOC_mm_interconnect_0_router_045.sv(48) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_045.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_045.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_045.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005958891 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FTOP_MSOC_mm_interconnect_0_router_045.sv(49) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_045.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_045.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_045.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005958891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_045.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_045.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_router_045_default_decode " "Found entity 1: FTOP_MSOC_mm_interconnect_0_router_045_default_decode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_045.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_045.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958893 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_mm_interconnect_0_router_045 " "Found entity 2: FTOP_MSOC_mm_interconnect_0_router_045" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_045.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_045.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958893 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FTOP_MSOC_mm_interconnect_0_router_044.sv(48) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_044.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_044.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_044.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005958897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FTOP_MSOC_mm_interconnect_0_router_044.sv(49) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_044.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_044.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_044.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005958897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_044.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_044.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_router_044_default_decode " "Found entity 1: FTOP_MSOC_mm_interconnect_0_router_044_default_decode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_044.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_044.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958900 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_mm_interconnect_0_router_044 " "Found entity 2: FTOP_MSOC_mm_interconnect_0_router_044" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_044.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_044.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958900 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FTOP_MSOC_mm_interconnect_0_router_042.sv(48) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_042.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_042.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_042.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005958904 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FTOP_MSOC_mm_interconnect_0_router_042.sv(49) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_042.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_042.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_042.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005958905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_042.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_042.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_router_042_default_decode " "Found entity 1: FTOP_MSOC_mm_interconnect_0_router_042_default_decode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_042.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_042.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958907 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_mm_interconnect_0_router_042 " "Found entity 2: FTOP_MSOC_mm_interconnect_0_router_042" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_042.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_042.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FTOP_MSOC_mm_interconnect_0_router_041.sv(48) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_041.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_041.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_041.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005958912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FTOP_MSOC_mm_interconnect_0_router_041.sv(49) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_041.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_041.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_041.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005958912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_041.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_041.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_router_041_default_decode " "Found entity 1: FTOP_MSOC_mm_interconnect_0_router_041_default_decode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_041.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_041.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958914 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_mm_interconnect_0_router_041 " "Found entity 2: FTOP_MSOC_mm_interconnect_0_router_041" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_041.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_041.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FTOP_MSOC_mm_interconnect_0_router_037.sv(48) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_037.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_037.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_037.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005958918 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FTOP_MSOC_mm_interconnect_0_router_037.sv(49) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_037.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_037.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_037.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005958918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_037.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_037.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_router_037_default_decode " "Found entity 1: FTOP_MSOC_mm_interconnect_0_router_037_default_decode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_037.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_037.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958922 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_mm_interconnect_0_router_037 " "Found entity 2: FTOP_MSOC_mm_interconnect_0_router_037" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_037.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_037.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958922 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FTOP_MSOC_mm_interconnect_0_router_036.sv(48) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_036.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_036.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_036.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005958925 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FTOP_MSOC_mm_interconnect_0_router_036.sv(49) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_036.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_036.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_036.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005958926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_036.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_036.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_router_036_default_decode " "Found entity 1: FTOP_MSOC_mm_interconnect_0_router_036_default_decode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_036.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_036.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958928 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_mm_interconnect_0_router_036 " "Found entity 2: FTOP_MSOC_mm_interconnect_0_router_036" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_036.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_036.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958928 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FTOP_MSOC_mm_interconnect_0_router_035.sv(48) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_035.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_035.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_035.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005958932 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FTOP_MSOC_mm_interconnect_0_router_035.sv(49) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_035.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_035.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_035.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005958933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_035.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_035.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_router_035_default_decode " "Found entity 1: FTOP_MSOC_mm_interconnect_0_router_035_default_decode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_035.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_035.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958935 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_mm_interconnect_0_router_035 " "Found entity 2: FTOP_MSOC_mm_interconnect_0_router_035" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_035.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_035.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FTOP_MSOC_mm_interconnect_0_router_034.sv(48) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_034.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_034.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_034.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005958940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FTOP_MSOC_mm_interconnect_0_router_034.sv(49) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_034.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_034.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_034.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005958940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_034.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_034.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_router_034_default_decode " "Found entity 1: FTOP_MSOC_mm_interconnect_0_router_034_default_decode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_034.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_034.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958942 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_mm_interconnect_0_router_034 " "Found entity 2: FTOP_MSOC_mm_interconnect_0_router_034" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_034.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_034.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FTOP_MSOC_mm_interconnect_0_router_032.sv(48) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_032.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_032.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_032.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005958946 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FTOP_MSOC_mm_interconnect_0_router_032.sv(49) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_032.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_032.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_032.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005958946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_032.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_032.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_router_032_default_decode " "Found entity 1: FTOP_MSOC_mm_interconnect_0_router_032_default_decode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_032.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_032.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958949 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_mm_interconnect_0_router_032 " "Found entity 2: FTOP_MSOC_mm_interconnect_0_router_032" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_032.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_032.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958949 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FTOP_MSOC_mm_interconnect_0_router_031.sv(48) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_031.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_031.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_031.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005958953 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FTOP_MSOC_mm_interconnect_0_router_031.sv(49) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_031.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_031.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_031.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005958954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_031.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_031.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_router_031_default_decode " "Found entity 1: FTOP_MSOC_mm_interconnect_0_router_031_default_decode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_031.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_031.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958956 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_mm_interconnect_0_router_031 " "Found entity 2: FTOP_MSOC_mm_interconnect_0_router_031" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_031.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_031.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958956 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FTOP_MSOC_mm_interconnect_0_router_029.sv(48) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_029.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_029.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_029.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005958960 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FTOP_MSOC_mm_interconnect_0_router_029.sv(49) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_029.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_029.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_029.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005958960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_029.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_029.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_router_029_default_decode " "Found entity 1: FTOP_MSOC_mm_interconnect_0_router_029_default_decode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_029.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_029.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958963 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_mm_interconnect_0_router_029 " "Found entity 2: FTOP_MSOC_mm_interconnect_0_router_029" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_029.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_029.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958963 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FTOP_MSOC_mm_interconnect_0_router_028.sv(48) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_028.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_028.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_028.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005958967 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FTOP_MSOC_mm_interconnect_0_router_028.sv(49) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_028.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_028.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_028.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005958968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_028.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_028.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_router_028_default_decode " "Found entity 1: FTOP_MSOC_mm_interconnect_0_router_028_default_decode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_028.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_028.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958970 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_mm_interconnect_0_router_028 " "Found entity 2: FTOP_MSOC_mm_interconnect_0_router_028" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_028.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_028.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958970 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FTOP_MSOC_mm_interconnect_0_router_027.sv(48) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_027.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_027.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_027.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005958974 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FTOP_MSOC_mm_interconnect_0_router_027.sv(49) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_027.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_027.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_027.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005958975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_027.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_027.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_router_027_default_decode " "Found entity 1: FTOP_MSOC_mm_interconnect_0_router_027_default_decode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_027.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_027.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958977 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_mm_interconnect_0_router_027 " "Found entity 2: FTOP_MSOC_mm_interconnect_0_router_027" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_027.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_027.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958977 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FTOP_MSOC_mm_interconnect_0_router_026.sv(48) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_026.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_026.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_026.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005958981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FTOP_MSOC_mm_interconnect_0_router_026.sv(49) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_026.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_026.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_026.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005958981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_026.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_026.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_router_026_default_decode " "Found entity 1: FTOP_MSOC_mm_interconnect_0_router_026_default_decode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_026.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_026.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958984 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_mm_interconnect_0_router_026 " "Found entity 2: FTOP_MSOC_mm_interconnect_0_router_026" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_026.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_026.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958984 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FTOP_MSOC_mm_interconnect_0_router_024.sv(48) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_024.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_024.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_024.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005958989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FTOP_MSOC_mm_interconnect_0_router_024.sv(49) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_024.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_024.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_024.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005958989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_024.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_024.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_router_024_default_decode " "Found entity 1: FTOP_MSOC_mm_interconnect_0_router_024_default_decode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_024.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_024.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958991 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_mm_interconnect_0_router_024 " "Found entity 2: FTOP_MSOC_mm_interconnect_0_router_024" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_024.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_024.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958991 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FTOP_MSOC_mm_interconnect_0_router_022.sv(48) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_022.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_022.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_022.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005958995 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FTOP_MSOC_mm_interconnect_0_router_022.sv(49) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_022.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_022.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_022.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005958995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_022.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_022.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_router_022_default_decode " "Found entity 1: FTOP_MSOC_mm_interconnect_0_router_022_default_decode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_022.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_022.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958998 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_mm_interconnect_0_router_022 " "Found entity 2: FTOP_MSOC_mm_interconnect_0_router_022" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_022.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_022.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005958998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005958998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FTOP_MSOC_mm_interconnect_0_router_021.sv(48) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_021.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_021.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_021.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005959002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FTOP_MSOC_mm_interconnect_0_router_021.sv(49) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_021.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_021.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_021.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005959002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_021.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_021.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_router_021_default_decode " "Found entity 1: FTOP_MSOC_mm_interconnect_0_router_021_default_decode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_021.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_021.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959005 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_mm_interconnect_0_router_021 " "Found entity 2: FTOP_MSOC_mm_interconnect_0_router_021" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_021.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_021.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005959005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FTOP_MSOC_mm_interconnect_0_router_020.sv(48) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_020.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_020.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_020.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005959009 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FTOP_MSOC_mm_interconnect_0_router_020.sv(49) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_020.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_020.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_020.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005959009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_020.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_020.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_router_020_default_decode " "Found entity 1: FTOP_MSOC_mm_interconnect_0_router_020_default_decode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_020.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_020.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959012 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_mm_interconnect_0_router_020 " "Found entity 2: FTOP_MSOC_mm_interconnect_0_router_020" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_020.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_020.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005959012 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FTOP_MSOC_mm_interconnect_0_router_016.sv(48) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_016.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_016.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_016.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005959017 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FTOP_MSOC_mm_interconnect_0_router_016.sv(49) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_016.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_016.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_016.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005959017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_016.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_016.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_router_016_default_decode " "Found entity 1: FTOP_MSOC_mm_interconnect_0_router_016_default_decode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_016.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_016.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959020 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_mm_interconnect_0_router_016 " "Found entity 2: FTOP_MSOC_mm_interconnect_0_router_016" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_016.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_016.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005959020 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FTOP_MSOC_mm_interconnect_0_router_014.sv(48) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_014.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_014.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_014.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005959024 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FTOP_MSOC_mm_interconnect_0_router_014.sv(49) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_014.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_014.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_014.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005959024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_014.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_014.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_router_014_default_decode " "Found entity 1: FTOP_MSOC_mm_interconnect_0_router_014_default_decode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_014.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_014.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959027 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_mm_interconnect_0_router_014 " "Found entity 2: FTOP_MSOC_mm_interconnect_0_router_014" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_014.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_014.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005959027 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FTOP_MSOC_mm_interconnect_0_router_013.sv(48) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_013.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_013.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_013.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005959046 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FTOP_MSOC_mm_interconnect_0_router_013.sv(49) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_013.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_013.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_013.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005959046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_013.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_router_013_default_decode " "Found entity 1: FTOP_MSOC_mm_interconnect_0_router_013_default_decode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_013.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_013.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959049 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_mm_interconnect_0_router_013 " "Found entity 2: FTOP_MSOC_mm_interconnect_0_router_013" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_013.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_013.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005959049 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FTOP_MSOC_mm_interconnect_0_router_012.sv(48) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_012.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_012.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_012.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005959068 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FTOP_MSOC_mm_interconnect_0_router_012.sv(49) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_012.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_012.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_012.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005959068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_012.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_012.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_router_012_default_decode " "Found entity 1: FTOP_MSOC_mm_interconnect_0_router_012_default_decode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_012.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_012.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959071 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_mm_interconnect_0_router_012 " "Found entity 2: FTOP_MSOC_mm_interconnect_0_router_012" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_012.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_012.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005959071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FTOP_MSOC_mm_interconnect_0_router_011.sv(48) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_011.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_011.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_011.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005959090 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FTOP_MSOC_mm_interconnect_0_router_011.sv(49) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_011.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_011.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_011.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005959090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_011.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_router_011_default_decode " "Found entity 1: FTOP_MSOC_mm_interconnect_0_router_011_default_decode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_011.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_011.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959092 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_mm_interconnect_0_router_011 " "Found entity 2: FTOP_MSOC_mm_interconnect_0_router_011" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_011.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_011.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005959092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FTOP_MSOC_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_010.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005959112 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FTOP_MSOC_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_010.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005959112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_router_010_default_decode " "Found entity 1: FTOP_MSOC_mm_interconnect_0_router_010_default_decode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_010.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959115 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_mm_interconnect_0_router_010 " "Found entity 2: FTOP_MSOC_mm_interconnect_0_router_010" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_010.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005959115 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FTOP_MSOC_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_009.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005959134 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FTOP_MSOC_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_009.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005959134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_router_009_default_decode " "Found entity 1: FTOP_MSOC_mm_interconnect_0_router_009_default_decode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_009.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959137 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_mm_interconnect_0_router_009 " "Found entity 2: FTOP_MSOC_mm_interconnect_0_router_009" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_009.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005959137 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FTOP_MSOC_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_008.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005959158 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FTOP_MSOC_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_008.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005959158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_router_008_default_decode " "Found entity 1: FTOP_MSOC_mm_interconnect_0_router_008_default_decode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_008.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959161 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_mm_interconnect_0_router_008 " "Found entity 2: FTOP_MSOC_mm_interconnect_0_router_008" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_008.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005959161 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FTOP_MSOC_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_007.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005959180 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FTOP_MSOC_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_007.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005959180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_router_007_default_decode " "Found entity 1: FTOP_MSOC_mm_interconnect_0_router_007_default_decode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_007.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959183 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_mm_interconnect_0_router_007 " "Found entity 2: FTOP_MSOC_mm_interconnect_0_router_007" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_007.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005959183 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FTOP_MSOC_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_006.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005959202 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FTOP_MSOC_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_006.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005959202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_router_006_default_decode " "Found entity 1: FTOP_MSOC_mm_interconnect_0_router_006_default_decode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_006.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959204 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_mm_interconnect_0_router_006 " "Found entity 2: FTOP_MSOC_mm_interconnect_0_router_006" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_006.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005959204 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FTOP_MSOC_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_005.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005959225 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FTOP_MSOC_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_005.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005959226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_router_005_default_decode " "Found entity 1: FTOP_MSOC_mm_interconnect_0_router_005_default_decode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_005.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959229 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_mm_interconnect_0_router_005 " "Found entity 2: FTOP_MSOC_mm_interconnect_0_router_005" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_005.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005959229 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FTOP_MSOC_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_004.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005959248 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FTOP_MSOC_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_004.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005959249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_router_004_default_decode " "Found entity 1: FTOP_MSOC_mm_interconnect_0_router_004_default_decode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_004.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959252 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_mm_interconnect_0_router_004 " "Found entity 2: FTOP_MSOC_mm_interconnect_0_router_004" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_004.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005959252 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FTOP_MSOC_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_003.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005959271 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FTOP_MSOC_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_003.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005959272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_router_003_default_decode " "Found entity 1: FTOP_MSOC_mm_interconnect_0_router_003_default_decode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_003.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959274 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_mm_interconnect_0_router_003 " "Found entity 2: FTOP_MSOC_mm_interconnect_0_router_003" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_003.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005959274 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FTOP_MSOC_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_002.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005959295 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FTOP_MSOC_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_002.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005959295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_router_002_default_decode " "Found entity 1: FTOP_MSOC_mm_interconnect_0_router_002_default_decode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_002.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959299 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_mm_interconnect_0_router_002 " "Found entity 2: FTOP_MSOC_mm_interconnect_0_router_002" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_002.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005959299 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FTOP_MSOC_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_001.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005959318 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FTOP_MSOC_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_001.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005959319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_router_001_default_decode " "Found entity 1: FTOP_MSOC_mm_interconnect_0_router_001_default_decode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_001.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959321 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_mm_interconnect_0_router_001 " "Found entity 2: FTOP_MSOC_mm_interconnect_0_router_001" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_001.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005959321 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FTOP_MSOC_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005959341 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FTOP_MSOC_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at FTOP_MSOC_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005959341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mm_interconnect_0_router_default_decode " "Found entity 1: FTOP_MSOC_mm_interconnect_0_router_default_decode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959346 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_mm_interconnect_0_router " "Found entity 2: FTOP_MSOC_mm_interconnect_0_router" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005959346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "FTOP_MSOC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005959364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "FTOP_MSOC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005959386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "FTOP_MSOC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005959407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "FTOP_MSOC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005959430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "FTOP_MSOC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005959453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_timer_1a.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_timer_1a.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_timer_1a " "Found entity 1: FTOP_MSOC_timer_1a" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_timer_1a.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_timer_1a.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005959460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_sysid_1f.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_sysid_1f.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_sysid_1f " "Found entity 1: FTOP_MSOC_sysid_1f" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_sysid_1f.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_sysid_1f.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005959480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_sys_id_1a.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_sys_id_1a.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_sys_id_1a " "Found entity 1: FTOP_MSOC_sys_id_1a" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_sys_id_1a.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_sys_id_1a.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005959499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_sdram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_sdram_controller_input_efifo_module " "Found entity 1: FTOP_MSOC_sdram_controller_input_efifo_module" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_sdram_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959527 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_sdram_controller " "Found entity 2: FTOP_MSOC_sdram_controller" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_sdram_controller.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005959527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_pll_dffpipe_l2c " "Found entity 1: FTOP_MSOC_pll_dffpipe_l2c" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_pll.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959554 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_pll_stdsync_sv6 " "Found entity 2: FTOP_MSOC_pll_stdsync_sv6" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_pll.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959554 ""} { "Info" "ISGN_ENTITY_NAME" "3 FTOP_MSOC_pll_altpll_5ra2 " "Found entity 3: FTOP_MSOC_pll_altpll_5ra2" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_pll.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959554 ""} { "Info" "ISGN_ENTITY_NAME" "4 FTOP_MSOC_pll " "Found entity 4: FTOP_MSOC_pll" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_pll.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005959554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_mem_info.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_mem_info.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_mem_info " "Found entity 1: FTOP_MSOC_mem_info" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mem_info.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mem_info.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005959561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_jtag_uart_1a.v 5 5 " "Found 5 design units, including 5 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_jtag_uart_1a.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_jtag_uart_1a_sim_scfifo_w " "Found entity 1: FTOP_MSOC_jtag_uart_1a_sim_scfifo_w" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_jtag_uart_1a.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_jtag_uart_1a.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959590 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_jtag_uart_1a_scfifo_w " "Found entity 2: FTOP_MSOC_jtag_uart_1a_scfifo_w" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_jtag_uart_1a.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_jtag_uart_1a.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959590 ""} { "Info" "ISGN_ENTITY_NAME" "3 FTOP_MSOC_jtag_uart_1a_sim_scfifo_r " "Found entity 3: FTOP_MSOC_jtag_uart_1a_sim_scfifo_r" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_jtag_uart_1a.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_jtag_uart_1a.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959590 ""} { "Info" "ISGN_ENTITY_NAME" "4 FTOP_MSOC_jtag_uart_1a_scfifo_r " "Found entity 4: FTOP_MSOC_jtag_uart_1a_scfifo_r" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_jtag_uart_1a.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_jtag_uart_1a.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959590 ""} { "Info" "ISGN_ENTITY_NAME" "5 FTOP_MSOC_jtag_uart_1a " "Found entity 5: FTOP_MSOC_jtag_uart_1a" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_jtag_uart_1a.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_jtag_uart_1a.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005959590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_fifo_qb_p1.v 3 3 " "Found 3 design units, including 3 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_fifo_qb_p1.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_fifo_qb_p1_single_clock_fifo " "Found entity 1: FTOP_MSOC_fifo_qb_p1_single_clock_fifo" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_fifo_qb_p1.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_fifo_qb_p1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959611 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_fifo_qb_p1_scfifo_with_controls " "Found entity 2: FTOP_MSOC_fifo_qb_p1_scfifo_with_controls" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_fifo_qb_p1.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_fifo_qb_p1.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959611 ""} { "Info" "ISGN_ENTITY_NAME" "3 FTOP_MSOC_fifo_qb_p1 " "Found entity 3: FTOP_MSOC_fifo_qb_p1" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_fifo_qb_p1.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_fifo_qb_p1.v" 459 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005959611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_fifo_qa_p1.v 3 3 " "Found 3 design units, including 3 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_fifo_qa_p1.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_fifo_qa_p1_single_clock_fifo " "Found entity 1: FTOP_MSOC_fifo_qa_p1_single_clock_fifo" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_fifo_qa_p1.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_fifo_qa_p1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959632 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_fifo_qa_p1_scfifo_with_controls " "Found entity 2: FTOP_MSOC_fifo_qa_p1_scfifo_with_controls" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_fifo_qa_p1.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_fifo_qa_p1.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959632 ""} { "Info" "ISGN_ENTITY_NAME" "3 FTOP_MSOC_fifo_qa_p1 " "Found entity 3: FTOP_MSOC_fifo_qa_p1" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_fifo_qa_p1.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_fifo_qa_p1.v" 459 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005959632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1f.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1f.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_cpu_1f " "Found entity 1: FTOP_MSOC_cpu_1f" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005959651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1f_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1f_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_cpu_1f_cpu_register_bank_a_module " "Found entity 1: FTOP_MSOC_cpu_1f_cpu_register_bank_a_module" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959712 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_cpu_1f_cpu_register_bank_b_module " "Found entity 2: FTOP_MSOC_cpu_1f_cpu_register_bank_b_module" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959712 ""} { "Info" "ISGN_ENTITY_NAME" "3 FTOP_MSOC_cpu_1f_cpu_nios2_oci_debug " "Found entity 3: FTOP_MSOC_cpu_1f_cpu_nios2_oci_debug" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959712 ""} { "Info" "ISGN_ENTITY_NAME" "4 FTOP_MSOC_cpu_1f_cpu_nios2_oci_break " "Found entity 4: FTOP_MSOC_cpu_1f_cpu_nios2_oci_break" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959712 ""} { "Info" "ISGN_ENTITY_NAME" "5 FTOP_MSOC_cpu_1f_cpu_nios2_oci_xbrk " "Found entity 5: FTOP_MSOC_cpu_1f_cpu_nios2_oci_xbrk" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959712 ""} { "Info" "ISGN_ENTITY_NAME" "6 FTOP_MSOC_cpu_1f_cpu_nios2_oci_dbrk " "Found entity 6: FTOP_MSOC_cpu_1f_cpu_nios2_oci_dbrk" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959712 ""} { "Info" "ISGN_ENTITY_NAME" "7 FTOP_MSOC_cpu_1f_cpu_nios2_oci_itrace " "Found entity 7: FTOP_MSOC_cpu_1f_cpu_nios2_oci_itrace" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959712 ""} { "Info" "ISGN_ENTITY_NAME" "8 FTOP_MSOC_cpu_1f_cpu_nios2_oci_td_mode " "Found entity 8: FTOP_MSOC_cpu_1f_cpu_nios2_oci_td_mode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959712 ""} { "Info" "ISGN_ENTITY_NAME" "9 FTOP_MSOC_cpu_1f_cpu_nios2_oci_dtrace " "Found entity 9: FTOP_MSOC_cpu_1f_cpu_nios2_oci_dtrace" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959712 ""} { "Info" "ISGN_ENTITY_NAME" "10 FTOP_MSOC_cpu_1f_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: FTOP_MSOC_cpu_1f_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959712 ""} { "Info" "ISGN_ENTITY_NAME" "11 FTOP_MSOC_cpu_1f_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: FTOP_MSOC_cpu_1f_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959712 ""} { "Info" "ISGN_ENTITY_NAME" "12 FTOP_MSOC_cpu_1f_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: FTOP_MSOC_cpu_1f_cpu_nios2_oci_fifo_cnt_inc" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959712 ""} { "Info" "ISGN_ENTITY_NAME" "13 FTOP_MSOC_cpu_1f_cpu_nios2_oci_fifo " "Found entity 13: FTOP_MSOC_cpu_1f_cpu_nios2_oci_fifo" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959712 ""} { "Info" "ISGN_ENTITY_NAME" "14 FTOP_MSOC_cpu_1f_cpu_nios2_oci_pib " "Found entity 14: FTOP_MSOC_cpu_1f_cpu_nios2_oci_pib" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959712 ""} { "Info" "ISGN_ENTITY_NAME" "15 FTOP_MSOC_cpu_1f_cpu_nios2_oci_im " "Found entity 15: FTOP_MSOC_cpu_1f_cpu_nios2_oci_im" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959712 ""} { "Info" "ISGN_ENTITY_NAME" "16 FTOP_MSOC_cpu_1f_cpu_nios2_performance_monitors " "Found entity 16: FTOP_MSOC_cpu_1f_cpu_nios2_performance_monitors" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959712 ""} { "Info" "ISGN_ENTITY_NAME" "17 FTOP_MSOC_cpu_1f_cpu_nios2_avalon_reg " "Found entity 17: FTOP_MSOC_cpu_1f_cpu_nios2_avalon_reg" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959712 ""} { "Info" "ISGN_ENTITY_NAME" "18 FTOP_MSOC_cpu_1f_cpu_ociram_sp_ram_module " "Found entity 18: FTOP_MSOC_cpu_1f_cpu_ociram_sp_ram_module" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959712 ""} { "Info" "ISGN_ENTITY_NAME" "19 FTOP_MSOC_cpu_1f_cpu_nios2_ocimem " "Found entity 19: FTOP_MSOC_cpu_1f_cpu_nios2_ocimem" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959712 ""} { "Info" "ISGN_ENTITY_NAME" "20 FTOP_MSOC_cpu_1f_cpu_nios2_oci " "Found entity 20: FTOP_MSOC_cpu_1f_cpu_nios2_oci" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959712 ""} { "Info" "ISGN_ENTITY_NAME" "21 FTOP_MSOC_cpu_1f_cpu " "Found entity 21: FTOP_MSOC_cpu_1f_cpu" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005959712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1f_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1f_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_cpu_1f_cpu_debug_slave_sysclk " "Found entity 1: FTOP_MSOC_cpu_1f_cpu_debug_slave_sysclk" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu_debug_slave_sysclk.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005959734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1f_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1f_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_cpu_1f_cpu_debug_slave_tck " "Found entity 1: FTOP_MSOC_cpu_1f_cpu_debug_slave_tck" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu_debug_slave_tck.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005959757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1f_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1f_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_cpu_1f_cpu_debug_slave_wrapper " "Found entity 1: FTOP_MSOC_cpu_1f_cpu_debug_slave_wrapper" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu_debug_slave_wrapper.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005959778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1f_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1f_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_cpu_1f_cpu_test_bench " "Found entity 1: FTOP_MSOC_cpu_1f_cpu_test_bench" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu_test_bench.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005959807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1a.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1a.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_cpu_1a " "Found entity 1: FTOP_MSOC_cpu_1a" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005959813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1a_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1a_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_cpu_1a_cpu_register_bank_a_module " "Found entity 1: FTOP_MSOC_cpu_1a_cpu_register_bank_a_module" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959874 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_cpu_1a_cpu_register_bank_b_module " "Found entity 2: FTOP_MSOC_cpu_1a_cpu_register_bank_b_module" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959874 ""} { "Info" "ISGN_ENTITY_NAME" "3 FTOP_MSOC_cpu_1a_cpu_nios2_oci_debug " "Found entity 3: FTOP_MSOC_cpu_1a_cpu_nios2_oci_debug" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959874 ""} { "Info" "ISGN_ENTITY_NAME" "4 FTOP_MSOC_cpu_1a_cpu_nios2_oci_break " "Found entity 4: FTOP_MSOC_cpu_1a_cpu_nios2_oci_break" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959874 ""} { "Info" "ISGN_ENTITY_NAME" "5 FTOP_MSOC_cpu_1a_cpu_nios2_oci_xbrk " "Found entity 5: FTOP_MSOC_cpu_1a_cpu_nios2_oci_xbrk" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959874 ""} { "Info" "ISGN_ENTITY_NAME" "6 FTOP_MSOC_cpu_1a_cpu_nios2_oci_dbrk " "Found entity 6: FTOP_MSOC_cpu_1a_cpu_nios2_oci_dbrk" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959874 ""} { "Info" "ISGN_ENTITY_NAME" "7 FTOP_MSOC_cpu_1a_cpu_nios2_oci_itrace " "Found entity 7: FTOP_MSOC_cpu_1a_cpu_nios2_oci_itrace" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959874 ""} { "Info" "ISGN_ENTITY_NAME" "8 FTOP_MSOC_cpu_1a_cpu_nios2_oci_td_mode " "Found entity 8: FTOP_MSOC_cpu_1a_cpu_nios2_oci_td_mode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959874 ""} { "Info" "ISGN_ENTITY_NAME" "9 FTOP_MSOC_cpu_1a_cpu_nios2_oci_dtrace " "Found entity 9: FTOP_MSOC_cpu_1a_cpu_nios2_oci_dtrace" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959874 ""} { "Info" "ISGN_ENTITY_NAME" "10 FTOP_MSOC_cpu_1a_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: FTOP_MSOC_cpu_1a_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959874 ""} { "Info" "ISGN_ENTITY_NAME" "11 FTOP_MSOC_cpu_1a_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: FTOP_MSOC_cpu_1a_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959874 ""} { "Info" "ISGN_ENTITY_NAME" "12 FTOP_MSOC_cpu_1a_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: FTOP_MSOC_cpu_1a_cpu_nios2_oci_fifo_cnt_inc" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959874 ""} { "Info" "ISGN_ENTITY_NAME" "13 FTOP_MSOC_cpu_1a_cpu_nios2_oci_fifo " "Found entity 13: FTOP_MSOC_cpu_1a_cpu_nios2_oci_fifo" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959874 ""} { "Info" "ISGN_ENTITY_NAME" "14 FTOP_MSOC_cpu_1a_cpu_nios2_oci_pib " "Found entity 14: FTOP_MSOC_cpu_1a_cpu_nios2_oci_pib" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959874 ""} { "Info" "ISGN_ENTITY_NAME" "15 FTOP_MSOC_cpu_1a_cpu_nios2_oci_im " "Found entity 15: FTOP_MSOC_cpu_1a_cpu_nios2_oci_im" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959874 ""} { "Info" "ISGN_ENTITY_NAME" "16 FTOP_MSOC_cpu_1a_cpu_nios2_performance_monitors " "Found entity 16: FTOP_MSOC_cpu_1a_cpu_nios2_performance_monitors" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959874 ""} { "Info" "ISGN_ENTITY_NAME" "17 FTOP_MSOC_cpu_1a_cpu_nios2_avalon_reg " "Found entity 17: FTOP_MSOC_cpu_1a_cpu_nios2_avalon_reg" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959874 ""} { "Info" "ISGN_ENTITY_NAME" "18 FTOP_MSOC_cpu_1a_cpu_ociram_sp_ram_module " "Found entity 18: FTOP_MSOC_cpu_1a_cpu_ociram_sp_ram_module" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959874 ""} { "Info" "ISGN_ENTITY_NAME" "19 FTOP_MSOC_cpu_1a_cpu_nios2_ocimem " "Found entity 19: FTOP_MSOC_cpu_1a_cpu_nios2_ocimem" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959874 ""} { "Info" "ISGN_ENTITY_NAME" "20 FTOP_MSOC_cpu_1a_cpu_nios2_oci " "Found entity 20: FTOP_MSOC_cpu_1a_cpu_nios2_oci" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959874 ""} { "Info" "ISGN_ENTITY_NAME" "21 FTOP_MSOC_cpu_1a_cpu " "Found entity 21: FTOP_MSOC_cpu_1a_cpu" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005959874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1a_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1a_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_cpu_1a_cpu_debug_slave_sysclk " "Found entity 1: FTOP_MSOC_cpu_1a_cpu_debug_slave_sysclk" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu_debug_slave_sysclk.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005959897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1a_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1a_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_cpu_1a_cpu_debug_slave_tck " "Found entity 1: FTOP_MSOC_cpu_1a_cpu_debug_slave_tck" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu_debug_slave_tck.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005959920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1a_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1a_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_cpu_1a_cpu_debug_slave_wrapper " "Found entity 1: FTOP_MSOC_cpu_1a_cpu_debug_slave_wrapper" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu_debug_slave_wrapper.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005959941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1a_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1a_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_cpu_1a_cpu_test_bench " "Found entity 1: FTOP_MSOC_cpu_1a_cpu_test_bench" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu_test_bench.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005959969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1e.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1e.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1e " "Found entity 1: FTOP_MSOC_CPU_1e" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005959991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005959991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p1_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p1_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1b_p1_mm_interconnect_0 " "Found entity 1: FTOP_MSOC_CPU_1b_p1_mm_interconnect_0" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005960033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p1_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p1_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_rsp_mux_001 " "Found entity 1: FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_rsp_mux_001" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005960059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p1_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p1_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_rsp_mux " "Found entity 1: FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_rsp_mux" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005960081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p1_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p1_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_rsp_demux " "Found entity 1: FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_rsp_demux" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005960101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p1_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p1_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_cmd_mux_001 " "Found entity 1: FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_cmd_mux_001" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005960124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p1_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p1_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_cmd_mux " "Found entity 1: FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_cmd_mux" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005960145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p1_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p1_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_cmd_demux_001 " "Found entity 1: FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_cmd_demux_001" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005960165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p1_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p1_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_cmd_demux " "Found entity 1: FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_cmd_demux" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005960185 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_003.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005960189 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_003.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005960190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p1_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p1_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_003_default_decode " "Found entity 1: FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_003_default_decode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_003.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960193 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_003 " "Found entity 2: FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_003" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_003.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005960193 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_002.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005960197 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_002.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005960198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p1_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p1_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_002_default_decode " "Found entity 1: FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_002_default_decode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_002.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960202 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_002 " "Found entity 2: FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_002" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_002.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005960202 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_001.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005960222 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_001.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005960222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p1_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p1_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_001_default_decode " "Found entity 1: FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_001_default_decode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_001.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960226 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_001 " "Found entity 2: FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_001" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_001.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005960226 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005960247 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005960247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p1_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p1_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_default_decode " "Found entity 1: FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_default_decode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960250 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router " "Found entity 2: FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005960250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1e_sub_cpu_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1e_sub_cpu_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1e_sub_cpu_0 " "Found entity 1: FTOP_MSOC_CPU_1e_sub_cpu_0" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005960270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1e_sub_cpu_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1e_sub_cpu_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_register_bank_a_module " "Found entity 1: FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_register_bank_a_module" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960337 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_register_bank_b_module " "Found entity 2: FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_register_bank_b_module" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960337 ""} { "Info" "ISGN_ENTITY_NAME" "3 FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_debug " "Found entity 3: FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_debug" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960337 ""} { "Info" "ISGN_ENTITY_NAME" "4 FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_break " "Found entity 4: FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_break" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960337 ""} { "Info" "ISGN_ENTITY_NAME" "5 FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_xbrk " "Found entity 5: FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_xbrk" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960337 ""} { "Info" "ISGN_ENTITY_NAME" "6 FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_dbrk " "Found entity 6: FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_dbrk" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960337 ""} { "Info" "ISGN_ENTITY_NAME" "7 FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_itrace " "Found entity 7: FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_itrace" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960337 ""} { "Info" "ISGN_ENTITY_NAME" "8 FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_td_mode " "Found entity 8: FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_td_mode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960337 ""} { "Info" "ISGN_ENTITY_NAME" "9 FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_dtrace " "Found entity 9: FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_dtrace" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960337 ""} { "Info" "ISGN_ENTITY_NAME" "10 FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960337 ""} { "Info" "ISGN_ENTITY_NAME" "11 FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960337 ""} { "Info" "ISGN_ENTITY_NAME" "12 FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960337 ""} { "Info" "ISGN_ENTITY_NAME" "13 FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_fifo " "Found entity 13: FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_fifo" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960337 ""} { "Info" "ISGN_ENTITY_NAME" "14 FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_pib " "Found entity 14: FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_pib" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960337 ""} { "Info" "ISGN_ENTITY_NAME" "15 FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_im " "Found entity 15: FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_im" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960337 ""} { "Info" "ISGN_ENTITY_NAME" "16 FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_performance_monitors " "Found entity 16: FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_performance_monitors" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960337 ""} { "Info" "ISGN_ENTITY_NAME" "17 FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_avalon_reg " "Found entity 17: FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_avalon_reg" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960337 ""} { "Info" "ISGN_ENTITY_NAME" "18 FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_ociram_sp_ram_module " "Found entity 18: FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_ociram_sp_ram_module" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960337 ""} { "Info" "ISGN_ENTITY_NAME" "19 FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_ocimem " "Found entity 19: FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_ocimem" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960337 ""} { "Info" "ISGN_ENTITY_NAME" "20 FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci " "Found entity 20: FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960337 ""} { "Info" "ISGN_ENTITY_NAME" "21 FTOP_MSOC_CPU_1e_sub_cpu_0_cpu " "Found entity 21: FTOP_MSOC_CPU_1e_sub_cpu_0_cpu" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005960337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1e_sub_cpu_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1e_sub_cpu_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_debug_slave_sysclk " "Found entity 1: FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_debug_slave_sysclk" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_debug_slave_sysclk.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005960360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1e_sub_cpu_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1e_sub_cpu_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_debug_slave_tck " "Found entity 1: FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_debug_slave_tck" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_debug_slave_tck.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005960382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1e_sub_cpu_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1e_sub_cpu_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_debug_slave_wrapper " "Found entity 1: FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_debug_slave_wrapper" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_debug_slave_wrapper.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005960405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1e_sub_cpu_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1e_sub_cpu_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_test_bench " "Found entity 1: FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_test_bench" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_test_bench.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005960431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1e_oc_ram_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1e_oc_ram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1e_oc_ram_0 " "Found entity 1: FTOP_MSOC_CPU_1e_oc_ram_0" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_oc_ram_0.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_oc_ram_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005960440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "FTOP_MSOC/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005960462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p3.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p3.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1d_p3 " "Found entity 1: FTOP_MSOC_CPU_1d_p3" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005960484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p3_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p3_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1d_p3_mm_interconnect_0 " "Found entity 1: FTOP_MSOC_CPU_1d_p3_mm_interconnect_0" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_mm_interconnect_0.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005960526 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FTOP_MSOC_CPU_1d_p3_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at FTOP_MSOC_CPU_1d_p3_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_mm_interconnect_0_router.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005960545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FTOP_MSOC_CPU_1d_p3_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at FTOP_MSOC_CPU_1d_p3_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_mm_interconnect_0_router.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005960545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p3_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p3_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1d_p3_mm_interconnect_0_router_default_decode " "Found entity 1: FTOP_MSOC_CPU_1d_p3_mm_interconnect_0_router_default_decode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_mm_interconnect_0_router.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960550 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_CPU_1d_p3_mm_interconnect_0_router " "Found entity 2: FTOP_MSOC_CPU_1d_p3_mm_interconnect_0_router" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_mm_interconnect_0_router.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005960550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p3_sub_cpu_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p3_sub_cpu_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1d_p3_sub_cpu_0 " "Found entity 1: FTOP_MSOC_CPU_1d_p3_sub_cpu_0" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005960570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p3_sub_cpu_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p3_sub_cpu_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_register_bank_a_module " "Found entity 1: FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_register_bank_a_module" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960641 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_register_bank_b_module " "Found entity 2: FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_register_bank_b_module" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960641 ""} { "Info" "ISGN_ENTITY_NAME" "3 FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_debug " "Found entity 3: FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_debug" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960641 ""} { "Info" "ISGN_ENTITY_NAME" "4 FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_break " "Found entity 4: FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_break" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960641 ""} { "Info" "ISGN_ENTITY_NAME" "5 FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_xbrk " "Found entity 5: FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_xbrk" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960641 ""} { "Info" "ISGN_ENTITY_NAME" "6 FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_dbrk " "Found entity 6: FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_dbrk" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960641 ""} { "Info" "ISGN_ENTITY_NAME" "7 FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_itrace " "Found entity 7: FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_itrace" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960641 ""} { "Info" "ISGN_ENTITY_NAME" "8 FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_td_mode " "Found entity 8: FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_td_mode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960641 ""} { "Info" "ISGN_ENTITY_NAME" "9 FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_dtrace " "Found entity 9: FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_dtrace" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960641 ""} { "Info" "ISGN_ENTITY_NAME" "10 FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960641 ""} { "Info" "ISGN_ENTITY_NAME" "11 FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960641 ""} { "Info" "ISGN_ENTITY_NAME" "12 FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960641 ""} { "Info" "ISGN_ENTITY_NAME" "13 FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_fifo " "Found entity 13: FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_fifo" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960641 ""} { "Info" "ISGN_ENTITY_NAME" "14 FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_pib " "Found entity 14: FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_pib" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960641 ""} { "Info" "ISGN_ENTITY_NAME" "15 FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_im " "Found entity 15: FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_im" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960641 ""} { "Info" "ISGN_ENTITY_NAME" "16 FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_performance_monitors " "Found entity 16: FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_performance_monitors" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960641 ""} { "Info" "ISGN_ENTITY_NAME" "17 FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_avalon_reg " "Found entity 17: FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_avalon_reg" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960641 ""} { "Info" "ISGN_ENTITY_NAME" "18 FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_ociram_sp_ram_module " "Found entity 18: FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_ociram_sp_ram_module" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960641 ""} { "Info" "ISGN_ENTITY_NAME" "19 FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_ocimem " "Found entity 19: FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_ocimem" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960641 ""} { "Info" "ISGN_ENTITY_NAME" "20 FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci " "Found entity 20: FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960641 ""} { "Info" "ISGN_ENTITY_NAME" "21 FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu " "Found entity 21: FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005960641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p3_sub_cpu_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p3_sub_cpu_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_debug_slave_sysclk " "Found entity 1: FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_debug_slave_sysclk" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_debug_slave_sysclk.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005960665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p3_sub_cpu_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p3_sub_cpu_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_debug_slave_tck " "Found entity 1: FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_debug_slave_tck" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_debug_slave_tck.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005960687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p3_sub_cpu_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p3_sub_cpu_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_debug_slave_wrapper " "Found entity 1: FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_debug_slave_wrapper" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_debug_slave_wrapper.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005960710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p3_sub_cpu_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p3_sub_cpu_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_test_bench " "Found entity 1: FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_test_bench" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_test_bench.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005960737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p3_oc_ram_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p3_oc_ram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1d_p3_oc_ram_0 " "Found entity 1: FTOP_MSOC_CPU_1d_p3_oc_ram_0" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_oc_ram_0.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_oc_ram_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005960745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p2.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1d_p2 " "Found entity 1: FTOP_MSOC_CPU_1d_p2" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005960767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p2_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p2_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1b_p2_mm_interconnect_0 " "Found entity 1: FTOP_MSOC_CPU_1b_p2_mm_interconnect_0" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_mm_interconnect_0.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005960810 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel FTOP_MSOC_CPU_1b_p2_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at FTOP_MSOC_CPU_1b_p2_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_mm_interconnect_0_router.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005960830 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel FTOP_MSOC_CPU_1b_p2_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at FTOP_MSOC_CPU_1b_p2_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_mm_interconnect_0_router.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719005960830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p2_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p2_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1b_p2_mm_interconnect_0_router_default_decode " "Found entity 1: FTOP_MSOC_CPU_1b_p2_mm_interconnect_0_router_default_decode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_mm_interconnect_0_router.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960835 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_CPU_1b_p2_mm_interconnect_0_router " "Found entity 2: FTOP_MSOC_CPU_1b_p2_mm_interconnect_0_router" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_mm_interconnect_0_router.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005960835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p2_sub_cpu_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p2_sub_cpu_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1d_p2_sub_cpu_0 " "Found entity 1: FTOP_MSOC_CPU_1d_p2_sub_cpu_0" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005960855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p2_sub_cpu_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p2_sub_cpu_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_register_bank_a_module " "Found entity 1: FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_register_bank_a_module" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960929 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_register_bank_b_module " "Found entity 2: FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_register_bank_b_module" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960929 ""} { "Info" "ISGN_ENTITY_NAME" "3 FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_debug " "Found entity 3: FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_debug" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960929 ""} { "Info" "ISGN_ENTITY_NAME" "4 FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_break " "Found entity 4: FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_break" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960929 ""} { "Info" "ISGN_ENTITY_NAME" "5 FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_xbrk " "Found entity 5: FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_xbrk" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960929 ""} { "Info" "ISGN_ENTITY_NAME" "6 FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_dbrk " "Found entity 6: FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_dbrk" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960929 ""} { "Info" "ISGN_ENTITY_NAME" "7 FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_itrace " "Found entity 7: FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_itrace" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960929 ""} { "Info" "ISGN_ENTITY_NAME" "8 FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_td_mode " "Found entity 8: FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_td_mode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960929 ""} { "Info" "ISGN_ENTITY_NAME" "9 FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_dtrace " "Found entity 9: FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_dtrace" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960929 ""} { "Info" "ISGN_ENTITY_NAME" "10 FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960929 ""} { "Info" "ISGN_ENTITY_NAME" "11 FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960929 ""} { "Info" "ISGN_ENTITY_NAME" "12 FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960929 ""} { "Info" "ISGN_ENTITY_NAME" "13 FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_fifo " "Found entity 13: FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_fifo" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960929 ""} { "Info" "ISGN_ENTITY_NAME" "14 FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_pib " "Found entity 14: FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_pib" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960929 ""} { "Info" "ISGN_ENTITY_NAME" "15 FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_im " "Found entity 15: FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_im" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960929 ""} { "Info" "ISGN_ENTITY_NAME" "16 FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_performance_monitors " "Found entity 16: FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_performance_monitors" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960929 ""} { "Info" "ISGN_ENTITY_NAME" "17 FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_avalon_reg " "Found entity 17: FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_avalon_reg" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960929 ""} { "Info" "ISGN_ENTITY_NAME" "18 FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_ociram_sp_ram_module " "Found entity 18: FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_ociram_sp_ram_module" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960929 ""} { "Info" "ISGN_ENTITY_NAME" "19 FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_ocimem " "Found entity 19: FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_ocimem" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960929 ""} { "Info" "ISGN_ENTITY_NAME" "20 FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci " "Found entity 20: FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960929 ""} { "Info" "ISGN_ENTITY_NAME" "21 FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu " "Found entity 21: FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005960929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p2_sub_cpu_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p2_sub_cpu_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_debug_slave_sysclk " "Found entity 1: FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_debug_slave_sysclk" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_debug_slave_sysclk.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005960952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p2_sub_cpu_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p2_sub_cpu_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_debug_slave_tck " "Found entity 1: FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_debug_slave_tck" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_debug_slave_tck.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005960975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p2_sub_cpu_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p2_sub_cpu_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_debug_slave_wrapper " "Found entity 1: FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_debug_slave_wrapper" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_debug_slave_wrapper.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005960997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005960997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p2_sub_cpu_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p2_sub_cpu_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_test_bench " "Found entity 1: FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_test_bench" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_test_bench.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005961025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p2_oc_ram_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p2_oc_ram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1d_p2_oc_ram_0 " "Found entity 1: FTOP_MSOC_CPU_1d_p2_oc_ram_0" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_oc_ram_0.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_oc_ram_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005961032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p1.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p1.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1d_p1 " "Found entity 1: FTOP_MSOC_CPU_1d_p1" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005961057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p1_sub_cpu_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p1_sub_cpu_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1d_p1_sub_cpu_0 " "Found entity 1: FTOP_MSOC_CPU_1d_p1_sub_cpu_0" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005961076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p1_sub_cpu_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p1_sub_cpu_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_register_bank_a_module " "Found entity 1: FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_register_bank_a_module" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961152 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_register_bank_b_module " "Found entity 2: FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_register_bank_b_module" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961152 ""} { "Info" "ISGN_ENTITY_NAME" "3 FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_debug " "Found entity 3: FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_debug" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961152 ""} { "Info" "ISGN_ENTITY_NAME" "4 FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_break " "Found entity 4: FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_break" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961152 ""} { "Info" "ISGN_ENTITY_NAME" "5 FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_xbrk " "Found entity 5: FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_xbrk" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961152 ""} { "Info" "ISGN_ENTITY_NAME" "6 FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_dbrk " "Found entity 6: FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_dbrk" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961152 ""} { "Info" "ISGN_ENTITY_NAME" "7 FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_itrace " "Found entity 7: FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_itrace" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961152 ""} { "Info" "ISGN_ENTITY_NAME" "8 FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_td_mode " "Found entity 8: FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_td_mode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961152 ""} { "Info" "ISGN_ENTITY_NAME" "9 FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_dtrace " "Found entity 9: FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_dtrace" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961152 ""} { "Info" "ISGN_ENTITY_NAME" "10 FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961152 ""} { "Info" "ISGN_ENTITY_NAME" "11 FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961152 ""} { "Info" "ISGN_ENTITY_NAME" "12 FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961152 ""} { "Info" "ISGN_ENTITY_NAME" "13 FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_fifo " "Found entity 13: FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_fifo" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961152 ""} { "Info" "ISGN_ENTITY_NAME" "14 FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_pib " "Found entity 14: FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_pib" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961152 ""} { "Info" "ISGN_ENTITY_NAME" "15 FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_im " "Found entity 15: FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_im" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961152 ""} { "Info" "ISGN_ENTITY_NAME" "16 FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_performance_monitors " "Found entity 16: FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_performance_monitors" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961152 ""} { "Info" "ISGN_ENTITY_NAME" "17 FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_avalon_reg " "Found entity 17: FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_avalon_reg" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961152 ""} { "Info" "ISGN_ENTITY_NAME" "18 FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_ociram_sp_ram_module " "Found entity 18: FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_ociram_sp_ram_module" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961152 ""} { "Info" "ISGN_ENTITY_NAME" "19 FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_ocimem " "Found entity 19: FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_ocimem" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961152 ""} { "Info" "ISGN_ENTITY_NAME" "20 FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci " "Found entity 20: FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961152 ""} { "Info" "ISGN_ENTITY_NAME" "21 FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu " "Found entity 21: FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005961152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p1_sub_cpu_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p1_sub_cpu_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_debug_slave_sysclk " "Found entity 1: FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_debug_slave_sysclk" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_debug_slave_sysclk.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005961175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p1_sub_cpu_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p1_sub_cpu_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_debug_slave_tck " "Found entity 1: FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_debug_slave_tck" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_debug_slave_tck.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005961199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p1_sub_cpu_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p1_sub_cpu_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_debug_slave_wrapper " "Found entity 1: FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_debug_slave_wrapper" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_debug_slave_wrapper.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005961222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p1_sub_cpu_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p1_sub_cpu_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_test_bench " "Found entity 1: FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_test_bench" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_test_bench.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005961250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p1_oc_ram_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1d_p1_oc_ram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1d_p1_oc_ram_0 " "Found entity 1: FTOP_MSOC_CPU_1d_p1_oc_ram_0" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_oc_ram_0.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_oc_ram_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005961257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1c_p3.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1c_p3.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1c_p3 " "Found entity 1: FTOP_MSOC_CPU_1c_p3" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005961280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1c_p3_sub_cpu_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1c_p3_sub_cpu_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1c_p3_sub_cpu_0 " "Found entity 1: FTOP_MSOC_CPU_1c_p3_sub_cpu_0" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005961300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1c_p3_sub_cpu_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1c_p3_sub_cpu_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_register_bank_a_module " "Found entity 1: FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_register_bank_a_module" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961379 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_register_bank_b_module " "Found entity 2: FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_register_bank_b_module" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961379 ""} { "Info" "ISGN_ENTITY_NAME" "3 FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_debug " "Found entity 3: FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_debug" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961379 ""} { "Info" "ISGN_ENTITY_NAME" "4 FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_break " "Found entity 4: FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_break" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961379 ""} { "Info" "ISGN_ENTITY_NAME" "5 FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_xbrk " "Found entity 5: FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_xbrk" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961379 ""} { "Info" "ISGN_ENTITY_NAME" "6 FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_dbrk " "Found entity 6: FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_dbrk" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961379 ""} { "Info" "ISGN_ENTITY_NAME" "7 FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_itrace " "Found entity 7: FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_itrace" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961379 ""} { "Info" "ISGN_ENTITY_NAME" "8 FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_td_mode " "Found entity 8: FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_td_mode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961379 ""} { "Info" "ISGN_ENTITY_NAME" "9 FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_dtrace " "Found entity 9: FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_dtrace" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961379 ""} { "Info" "ISGN_ENTITY_NAME" "10 FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961379 ""} { "Info" "ISGN_ENTITY_NAME" "11 FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961379 ""} { "Info" "ISGN_ENTITY_NAME" "12 FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961379 ""} { "Info" "ISGN_ENTITY_NAME" "13 FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_fifo " "Found entity 13: FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_fifo" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961379 ""} { "Info" "ISGN_ENTITY_NAME" "14 FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_pib " "Found entity 14: FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_pib" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961379 ""} { "Info" "ISGN_ENTITY_NAME" "15 FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_im " "Found entity 15: FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_im" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961379 ""} { "Info" "ISGN_ENTITY_NAME" "16 FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_performance_monitors " "Found entity 16: FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_performance_monitors" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961379 ""} { "Info" "ISGN_ENTITY_NAME" "17 FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_avalon_reg " "Found entity 17: FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_avalon_reg" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961379 ""} { "Info" "ISGN_ENTITY_NAME" "18 FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_ociram_sp_ram_module " "Found entity 18: FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_ociram_sp_ram_module" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961379 ""} { "Info" "ISGN_ENTITY_NAME" "19 FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_ocimem " "Found entity 19: FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_ocimem" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961379 ""} { "Info" "ISGN_ENTITY_NAME" "20 FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci " "Found entity 20: FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961379 ""} { "Info" "ISGN_ENTITY_NAME" "21 FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu " "Found entity 21: FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005961379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1c_p3_sub_cpu_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1c_p3_sub_cpu_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_debug_slave_sysclk " "Found entity 1: FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_debug_slave_sysclk" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_debug_slave_sysclk.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005961402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1c_p3_sub_cpu_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1c_p3_sub_cpu_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_debug_slave_tck " "Found entity 1: FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_debug_slave_tck" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_debug_slave_tck.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005961426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1c_p3_sub_cpu_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1c_p3_sub_cpu_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_debug_slave_wrapper " "Found entity 1: FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_debug_slave_wrapper" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_debug_slave_wrapper.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005961449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1c_p3_sub_cpu_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1c_p3_sub_cpu_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_test_bench " "Found entity 1: FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_test_bench" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_test_bench.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005961476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1c_p3_oc_ram_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1c_p3_oc_ram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1c_p3_oc_ram_0 " "Found entity 1: FTOP_MSOC_CPU_1c_p3_oc_ram_0" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_oc_ram_0.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_oc_ram_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005961485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1c_p2.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1c_p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1c_p2 " "Found entity 1: FTOP_MSOC_CPU_1c_p2" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005961507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1c_p2_sub_cpu_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1c_p2_sub_cpu_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1c_p2_sub_cpu_0 " "Found entity 1: FTOP_MSOC_CPU_1c_p2_sub_cpu_0" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005961527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1c_p2_sub_cpu_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1c_p2_sub_cpu_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_register_bank_a_module " "Found entity 1: FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_register_bank_a_module" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961610 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_register_bank_b_module " "Found entity 2: FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_register_bank_b_module" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961610 ""} { "Info" "ISGN_ENTITY_NAME" "3 FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_debug " "Found entity 3: FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_debug" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961610 ""} { "Info" "ISGN_ENTITY_NAME" "4 FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_break " "Found entity 4: FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_break" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961610 ""} { "Info" "ISGN_ENTITY_NAME" "5 FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_xbrk " "Found entity 5: FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_xbrk" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961610 ""} { "Info" "ISGN_ENTITY_NAME" "6 FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_dbrk " "Found entity 6: FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_dbrk" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961610 ""} { "Info" "ISGN_ENTITY_NAME" "7 FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_itrace " "Found entity 7: FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_itrace" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961610 ""} { "Info" "ISGN_ENTITY_NAME" "8 FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_td_mode " "Found entity 8: FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_td_mode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961610 ""} { "Info" "ISGN_ENTITY_NAME" "9 FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_dtrace " "Found entity 9: FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_dtrace" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961610 ""} { "Info" "ISGN_ENTITY_NAME" "10 FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961610 ""} { "Info" "ISGN_ENTITY_NAME" "11 FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961610 ""} { "Info" "ISGN_ENTITY_NAME" "12 FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961610 ""} { "Info" "ISGN_ENTITY_NAME" "13 FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_fifo " "Found entity 13: FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_fifo" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961610 ""} { "Info" "ISGN_ENTITY_NAME" "14 FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_pib " "Found entity 14: FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_pib" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961610 ""} { "Info" "ISGN_ENTITY_NAME" "15 FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_im " "Found entity 15: FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_im" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961610 ""} { "Info" "ISGN_ENTITY_NAME" "16 FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_performance_monitors " "Found entity 16: FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_performance_monitors" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961610 ""} { "Info" "ISGN_ENTITY_NAME" "17 FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_avalon_reg " "Found entity 17: FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_avalon_reg" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961610 ""} { "Info" "ISGN_ENTITY_NAME" "18 FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_ociram_sp_ram_module " "Found entity 18: FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_ociram_sp_ram_module" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961610 ""} { "Info" "ISGN_ENTITY_NAME" "19 FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_ocimem " "Found entity 19: FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_ocimem" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961610 ""} { "Info" "ISGN_ENTITY_NAME" "20 FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci " "Found entity 20: FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961610 ""} { "Info" "ISGN_ENTITY_NAME" "21 FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu " "Found entity 21: FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005961610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1c_p2_sub_cpu_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1c_p2_sub_cpu_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_debug_slave_sysclk " "Found entity 1: FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_debug_slave_sysclk" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_debug_slave_sysclk.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005961633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1c_p2_sub_cpu_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1c_p2_sub_cpu_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_debug_slave_tck " "Found entity 1: FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_debug_slave_tck" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_debug_slave_tck.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005961657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1c_p2_sub_cpu_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1c_p2_sub_cpu_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_debug_slave_wrapper " "Found entity 1: FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_debug_slave_wrapper" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_debug_slave_wrapper.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005961679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1c_p2_sub_cpu_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1c_p2_sub_cpu_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_test_bench " "Found entity 1: FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_test_bench" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_test_bench.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005961707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1c_p2_oc_ram_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1c_p2_oc_ram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1c_p2_oc_ram_0 " "Found entity 1: FTOP_MSOC_CPU_1c_p2_oc_ram_0" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_oc_ram_0.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_oc_ram_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005961715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1c_p1.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1c_p1.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1c_p1 " "Found entity 1: FTOP_MSOC_CPU_1c_p1" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005961738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1c_p1_sub_cpu_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1c_p1_sub_cpu_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1c_p1_sub_cpu_0 " "Found entity 1: FTOP_MSOC_CPU_1c_p1_sub_cpu_0" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005961758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1c_p1_sub_cpu_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1c_p1_sub_cpu_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_register_bank_a_module " "Found entity 1: FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_register_bank_a_module" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961842 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_register_bank_b_module " "Found entity 2: FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_register_bank_b_module" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961842 ""} { "Info" "ISGN_ENTITY_NAME" "3 FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_debug " "Found entity 3: FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_debug" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961842 ""} { "Info" "ISGN_ENTITY_NAME" "4 FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_break " "Found entity 4: FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_break" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961842 ""} { "Info" "ISGN_ENTITY_NAME" "5 FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_xbrk " "Found entity 5: FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_xbrk" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961842 ""} { "Info" "ISGN_ENTITY_NAME" "6 FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_dbrk " "Found entity 6: FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_dbrk" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961842 ""} { "Info" "ISGN_ENTITY_NAME" "7 FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_itrace " "Found entity 7: FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_itrace" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961842 ""} { "Info" "ISGN_ENTITY_NAME" "8 FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_td_mode " "Found entity 8: FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_td_mode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961842 ""} { "Info" "ISGN_ENTITY_NAME" "9 FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_dtrace " "Found entity 9: FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_dtrace" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961842 ""} { "Info" "ISGN_ENTITY_NAME" "10 FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961842 ""} { "Info" "ISGN_ENTITY_NAME" "11 FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961842 ""} { "Info" "ISGN_ENTITY_NAME" "12 FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961842 ""} { "Info" "ISGN_ENTITY_NAME" "13 FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_fifo " "Found entity 13: FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_fifo" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961842 ""} { "Info" "ISGN_ENTITY_NAME" "14 FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_pib " "Found entity 14: FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_pib" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961842 ""} { "Info" "ISGN_ENTITY_NAME" "15 FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_im " "Found entity 15: FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_im" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961842 ""} { "Info" "ISGN_ENTITY_NAME" "16 FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_performance_monitors " "Found entity 16: FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_performance_monitors" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961842 ""} { "Info" "ISGN_ENTITY_NAME" "17 FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_avalon_reg " "Found entity 17: FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_avalon_reg" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961842 ""} { "Info" "ISGN_ENTITY_NAME" "18 FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_ociram_sp_ram_module " "Found entity 18: FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_ociram_sp_ram_module" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961842 ""} { "Info" "ISGN_ENTITY_NAME" "19 FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_ocimem " "Found entity 19: FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_ocimem" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961842 ""} { "Info" "ISGN_ENTITY_NAME" "20 FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci " "Found entity 20: FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961842 ""} { "Info" "ISGN_ENTITY_NAME" "21 FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu " "Found entity 21: FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005961842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1c_p1_sub_cpu_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1c_p1_sub_cpu_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_debug_slave_sysclk " "Found entity 1: FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_debug_slave_sysclk" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_debug_slave_sysclk.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005961867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1c_p1_sub_cpu_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1c_p1_sub_cpu_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_debug_slave_tck " "Found entity 1: FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_debug_slave_tck" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_debug_slave_tck.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005961893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1c_p1_sub_cpu_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1c_p1_sub_cpu_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_debug_slave_wrapper " "Found entity 1: FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_debug_slave_wrapper" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_debug_slave_wrapper.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005961915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1c_p1_sub_cpu_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1c_p1_sub_cpu_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_test_bench " "Found entity 1: FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_test_bench" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_test_bench.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005961942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1c_p1_oc_ram_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1c_p1_oc_ram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1c_p1_oc_ram_0 " "Found entity 1: FTOP_MSOC_CPU_1c_p1_oc_ram_0" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_oc_ram_0.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_oc_ram_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005961951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p3.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p3.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1b_p3 " "Found entity 1: FTOP_MSOC_CPU_1b_p3" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005961974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p3_sub_cpu_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p3_sub_cpu_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1b_p3_sub_cpu_0 " "Found entity 1: FTOP_MSOC_CPU_1b_p3_sub_cpu_0" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005961994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005961994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p3_sub_cpu_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p3_sub_cpu_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_register_bank_a_module " "Found entity 1: FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_register_bank_a_module" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962081 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_register_bank_b_module " "Found entity 2: FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_register_bank_b_module" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962081 ""} { "Info" "ISGN_ENTITY_NAME" "3 FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_debug " "Found entity 3: FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_debug" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962081 ""} { "Info" "ISGN_ENTITY_NAME" "4 FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_break " "Found entity 4: FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_break" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962081 ""} { "Info" "ISGN_ENTITY_NAME" "5 FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_xbrk " "Found entity 5: FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_xbrk" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962081 ""} { "Info" "ISGN_ENTITY_NAME" "6 FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_dbrk " "Found entity 6: FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_dbrk" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962081 ""} { "Info" "ISGN_ENTITY_NAME" "7 FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_itrace " "Found entity 7: FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_itrace" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962081 ""} { "Info" "ISGN_ENTITY_NAME" "8 FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_td_mode " "Found entity 8: FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_td_mode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962081 ""} { "Info" "ISGN_ENTITY_NAME" "9 FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_dtrace " "Found entity 9: FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_dtrace" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962081 ""} { "Info" "ISGN_ENTITY_NAME" "10 FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962081 ""} { "Info" "ISGN_ENTITY_NAME" "11 FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962081 ""} { "Info" "ISGN_ENTITY_NAME" "12 FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962081 ""} { "Info" "ISGN_ENTITY_NAME" "13 FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_fifo " "Found entity 13: FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_fifo" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962081 ""} { "Info" "ISGN_ENTITY_NAME" "14 FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_pib " "Found entity 14: FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_pib" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962081 ""} { "Info" "ISGN_ENTITY_NAME" "15 FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_im " "Found entity 15: FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_im" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962081 ""} { "Info" "ISGN_ENTITY_NAME" "16 FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_performance_monitors " "Found entity 16: FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_performance_monitors" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962081 ""} { "Info" "ISGN_ENTITY_NAME" "17 FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_avalon_reg " "Found entity 17: FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_avalon_reg" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962081 ""} { "Info" "ISGN_ENTITY_NAME" "18 FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_ociram_sp_ram_module " "Found entity 18: FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_ociram_sp_ram_module" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962081 ""} { "Info" "ISGN_ENTITY_NAME" "19 FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_ocimem " "Found entity 19: FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_ocimem" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962081 ""} { "Info" "ISGN_ENTITY_NAME" "20 FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci " "Found entity 20: FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962081 ""} { "Info" "ISGN_ENTITY_NAME" "21 FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu " "Found entity 21: FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005962081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p3_sub_cpu_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p3_sub_cpu_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_debug_slave_sysclk " "Found entity 1: FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_debug_slave_sysclk" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_debug_slave_sysclk.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005962105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p3_sub_cpu_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p3_sub_cpu_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_debug_slave_tck " "Found entity 1: FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_debug_slave_tck" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_debug_slave_tck.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005962128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p3_sub_cpu_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p3_sub_cpu_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_debug_slave_wrapper " "Found entity 1: FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_debug_slave_wrapper" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_debug_slave_wrapper.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005962152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p3_sub_cpu_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p3_sub_cpu_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_test_bench " "Found entity 1: FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_test_bench" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_test_bench.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005962181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p3_oc_ram_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p3_oc_ram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1b_p3_oc_ram_0 " "Found entity 1: FTOP_MSOC_CPU_1b_p3_oc_ram_0" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_oc_ram_0.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_oc_ram_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005962188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p2.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1b_p2 " "Found entity 1: FTOP_MSOC_CPU_1b_p2" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005962212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p2_sub_cpu_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p2_sub_cpu_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1b_p2_sub_cpu_0 " "Found entity 1: FTOP_MSOC_CPU_1b_p2_sub_cpu_0" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005962233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p2_sub_cpu_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p2_sub_cpu_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_register_bank_a_module " "Found entity 1: FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_register_bank_a_module" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962324 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_register_bank_b_module " "Found entity 2: FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_register_bank_b_module" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962324 ""} { "Info" "ISGN_ENTITY_NAME" "3 FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_debug " "Found entity 3: FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_debug" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962324 ""} { "Info" "ISGN_ENTITY_NAME" "4 FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_break " "Found entity 4: FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_break" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962324 ""} { "Info" "ISGN_ENTITY_NAME" "5 FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_xbrk " "Found entity 5: FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_xbrk" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962324 ""} { "Info" "ISGN_ENTITY_NAME" "6 FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_dbrk " "Found entity 6: FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_dbrk" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962324 ""} { "Info" "ISGN_ENTITY_NAME" "7 FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_itrace " "Found entity 7: FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_itrace" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962324 ""} { "Info" "ISGN_ENTITY_NAME" "8 FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_td_mode " "Found entity 8: FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_td_mode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962324 ""} { "Info" "ISGN_ENTITY_NAME" "9 FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_dtrace " "Found entity 9: FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_dtrace" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962324 ""} { "Info" "ISGN_ENTITY_NAME" "10 FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962324 ""} { "Info" "ISGN_ENTITY_NAME" "11 FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962324 ""} { "Info" "ISGN_ENTITY_NAME" "12 FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962324 ""} { "Info" "ISGN_ENTITY_NAME" "13 FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_fifo " "Found entity 13: FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_fifo" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962324 ""} { "Info" "ISGN_ENTITY_NAME" "14 FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_pib " "Found entity 14: FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_pib" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962324 ""} { "Info" "ISGN_ENTITY_NAME" "15 FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_im " "Found entity 15: FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_im" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962324 ""} { "Info" "ISGN_ENTITY_NAME" "16 FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_performance_monitors " "Found entity 16: FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_performance_monitors" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962324 ""} { "Info" "ISGN_ENTITY_NAME" "17 FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_avalon_reg " "Found entity 17: FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_avalon_reg" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962324 ""} { "Info" "ISGN_ENTITY_NAME" "18 FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_ociram_sp_ram_module " "Found entity 18: FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_ociram_sp_ram_module" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962324 ""} { "Info" "ISGN_ENTITY_NAME" "19 FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_ocimem " "Found entity 19: FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_ocimem" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962324 ""} { "Info" "ISGN_ENTITY_NAME" "20 FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci " "Found entity 20: FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962324 ""} { "Info" "ISGN_ENTITY_NAME" "21 FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu " "Found entity 21: FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005962324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p2_sub_cpu_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p2_sub_cpu_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_debug_slave_sysclk " "Found entity 1: FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_debug_slave_sysclk" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_debug_slave_sysclk.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005962348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p2_sub_cpu_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p2_sub_cpu_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_debug_slave_tck " "Found entity 1: FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_debug_slave_tck" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_debug_slave_tck.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005962371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p2_sub_cpu_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p2_sub_cpu_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_debug_slave_wrapper " "Found entity 1: FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_debug_slave_wrapper" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_debug_slave_wrapper.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005962395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p2_sub_cpu_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p2_sub_cpu_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_test_bench " "Found entity 1: FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_test_bench" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_test_bench.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005962423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p2_oc_ram_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p2_oc_ram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1b_p2_oc_ram_0 " "Found entity 1: FTOP_MSOC_CPU_1b_p2_oc_ram_0" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_oc_ram_0.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_oc_ram_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005962432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p1.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p1.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1b_p1 " "Found entity 1: FTOP_MSOC_CPU_1b_p1" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005962456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p1_sub_cpu_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p1_sub_cpu_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1b_p1_sub_cpu_0 " "Found entity 1: FTOP_MSOC_CPU_1b_p1_sub_cpu_0" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005962476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p1_sub_cpu_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p1_sub_cpu_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_register_bank_a_module " "Found entity 1: FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_register_bank_a_module" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962572 ""} { "Info" "ISGN_ENTITY_NAME" "2 FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_register_bank_b_module " "Found entity 2: FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_register_bank_b_module" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962572 ""} { "Info" "ISGN_ENTITY_NAME" "3 FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_debug " "Found entity 3: FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_debug" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962572 ""} { "Info" "ISGN_ENTITY_NAME" "4 FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_break " "Found entity 4: FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_break" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962572 ""} { "Info" "ISGN_ENTITY_NAME" "5 FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_xbrk " "Found entity 5: FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_xbrk" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962572 ""} { "Info" "ISGN_ENTITY_NAME" "6 FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_dbrk " "Found entity 6: FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_dbrk" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962572 ""} { "Info" "ISGN_ENTITY_NAME" "7 FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_itrace " "Found entity 7: FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_itrace" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962572 ""} { "Info" "ISGN_ENTITY_NAME" "8 FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_td_mode " "Found entity 8: FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_td_mode" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962572 ""} { "Info" "ISGN_ENTITY_NAME" "9 FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_dtrace " "Found entity 9: FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_dtrace" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962572 ""} { "Info" "ISGN_ENTITY_NAME" "10 FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962572 ""} { "Info" "ISGN_ENTITY_NAME" "11 FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962572 ""} { "Info" "ISGN_ENTITY_NAME" "12 FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962572 ""} { "Info" "ISGN_ENTITY_NAME" "13 FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_fifo " "Found entity 13: FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_fifo" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962572 ""} { "Info" "ISGN_ENTITY_NAME" "14 FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_pib " "Found entity 14: FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_pib" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962572 ""} { "Info" "ISGN_ENTITY_NAME" "15 FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_im " "Found entity 15: FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_im" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962572 ""} { "Info" "ISGN_ENTITY_NAME" "16 FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_performance_monitors " "Found entity 16: FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_performance_monitors" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962572 ""} { "Info" "ISGN_ENTITY_NAME" "17 FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_avalon_reg " "Found entity 17: FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_avalon_reg" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962572 ""} { "Info" "ISGN_ENTITY_NAME" "18 FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_ociram_sp_ram_module " "Found entity 18: FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_ociram_sp_ram_module" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962572 ""} { "Info" "ISGN_ENTITY_NAME" "19 FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_ocimem " "Found entity 19: FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_ocimem" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962572 ""} { "Info" "ISGN_ENTITY_NAME" "20 FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci " "Found entity 20: FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962572 ""} { "Info" "ISGN_ENTITY_NAME" "21 FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu " "Found entity 21: FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005962572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p1_sub_cpu_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p1_sub_cpu_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_sysclk " "Found entity 1: FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_sysclk" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_sysclk.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005962597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p1_sub_cpu_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p1_sub_cpu_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_tck " "Found entity 1: FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_tck" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_tck.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005962621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper " "Found entity 1: FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005962644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p1_sub_cpu_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p1_sub_cpu_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_test_bench " "Found entity 1: FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_test_bench" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_test_bench.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005962672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p1_oc_ram_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ftop_msoc/synthesis/submodules/ftop_msoc_cpu_1b_p1_oc_ram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 FTOP_MSOC_CPU_1b_p1_oc_ram_0 " "Found entity 1: FTOP_MSOC_CPU_1b_p1_oc_ram_0" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_oc_ram_0.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_oc_ram_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005962681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.bdf" "" { Schematic "D:/SEM6/CO503/Lab04/BASELINE_18/TopLevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005962684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005962684 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "FTOP_MSOC_sdram_controller.v(318) " "Verilog HDL or VHDL warning at FTOP_MSOC_sdram_controller.v(318): conditional expression evaluates to a constant" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_sdram_controller.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1719005963118 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "FTOP_MSOC_sdram_controller.v(328) " "Verilog HDL or VHDL warning at FTOP_MSOC_sdram_controller.v(328): conditional expression evaluates to a constant" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_sdram_controller.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1719005963118 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "FTOP_MSOC_sdram_controller.v(338) " "Verilog HDL or VHDL warning at FTOP_MSOC_sdram_controller.v(338): conditional expression evaluates to a constant" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_sdram_controller.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1719005963118 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "FTOP_MSOC_sdram_controller.v(682) " "Verilog HDL or VHDL warning at FTOP_MSOC_sdram_controller.v(682): conditional expression evaluates to a constant" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_sdram_controller.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1719005963121 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1719005963426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC FTOP_MSOC:inst3 " "Elaborating entity \"FTOP_MSOC\" for hierarchy \"FTOP_MSOC:inst3\"" {  } { { "TopLevel.bdf" "inst3" { Schematic "D:/SEM6/CO503/Lab04/BASELINE_18/TopLevel.bdf" { { 192 480 896 504 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005963445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p1 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1 " "Elaborating entity \"FTOP_MSOC_CPU_1b_p1\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\"" {  } { { "FTOP_MSOC/synthesis/FTOP_MSOC.v" "cpu_1b_p1" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/FTOP_MSOC.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005963738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|altera_avalon_mm_bridge:mm_bridge_0 " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|altera_avalon_mm_bridge:mm_bridge_0\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1.v" "mm_bridge_0" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005963787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p1_oc_ram_0 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_oc_ram_0:oc_ram_0 " "Elaborating entity \"FTOP_MSOC_CPU_1b_p1_oc_ram_0\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_oc_ram_0:oc_ram_0\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1.v" "oc_ram_0" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005963834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_oc_ram_0.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_oc_ram_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005964095 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_oc_ram_0.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_oc_ram_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005964115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005964116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FTOP_MSOC_CPU_1b_p1_oc_ram_0.hex " "Parameter \"init_file\" = \"FTOP_MSOC_CPU_1b_p1_oc_ram_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005964116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005964116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005964116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005964116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005964116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005964116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005964116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005964116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005964116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005964116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005964116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005964116 ""}  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_oc_ram_0.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_oc_ram_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719005964116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_keh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_keh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_keh1 " "Found entity 1: altsyncram_keh1" {  } { { "db/altsyncram_keh1.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/altsyncram_keh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005964252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005964252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_keh1 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated " "Elaborating entity \"altsyncram_keh1\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram\|altsyncram_keh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005964261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p1_sub_cpu_0 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0 " "Elaborating entity \"FTOP_MSOC_CPU_1b_p1_sub_cpu_0\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1.v" "sub_cpu_0" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005964927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu " "Elaborating entity \"FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0.v" "cpu" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005964957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_test_bench FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_test_bench:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_test_bench " "Elaborating entity \"FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_test_bench\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_test_bench:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_test_bench\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_test_bench" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005965193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_register_bank_a_module FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_register_bank_a_module:FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_register_bank_a " "Elaborating entity \"FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_register_bank_a_module\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_register_bank_a_module:FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_register_bank_a\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_register_bank_a" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005965231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_register_bank_a_module:FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_register_bank_a_module:FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005965277 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_register_bank_a_module:FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_register_bank_a_module:FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005965299 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_register_bank_a_module:FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_register_bank_a_module:FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005965299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005965299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005965299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005965299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005965299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005965299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005965299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005965299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005965299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005965299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005965299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005965299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005965299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005965299 ""}  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719005965299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005965440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005965440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_register_bank_a_module:FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_register_bank_a_module:FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005965448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_register_bank_b_module FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_register_bank_b_module:FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_register_bank_b " "Elaborating entity \"FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_register_bank_b_module\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_register_bank_b_module:FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_register_bank_b\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_register_bank_b" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005965519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci " "Elaborating entity \"FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005965615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_debug FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_debug " "Elaborating entity \"FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_debug\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_debug\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_debug" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005965678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "the_altera_std_synchronizer" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005965776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005965786 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005965786 ""}  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719005965786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_break FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_break:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_break " "Elaborating entity \"FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_break\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_break:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_break\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_break" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005965812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_xbrk FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_xbrk:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_xbrk " "Elaborating entity \"FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_xbrk\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_xbrk:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_xbrk\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_xbrk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005965891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_dbrk FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_dbrk:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_dbrk " "Elaborating entity \"FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_dbrk\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_dbrk:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_dbrk\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_dbrk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005965914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_itrace FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_itrace:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_itrace " "Elaborating entity \"FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_itrace\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_itrace:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_itrace\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_itrace" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005965942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_dtrace FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_dtrace:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_dtrace " "Elaborating entity \"FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_dtrace\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_dtrace:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_dtrace\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_dtrace" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005965967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_td_mode FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_dtrace:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_dtrace\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_td_mode:FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_td_mode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_dtrace:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_dtrace\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_td_mode:FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005966052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_fifo FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_fifo " "Elaborating entity \"FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_fifo\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_fifo\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_fifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005966073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005966153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005966174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005966196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_pib FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_pib:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_pib " "Elaborating entity \"FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_pib\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_pib:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_pib\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_pib" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005966218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_im FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_im:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_im " "Elaborating entity \"FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_im\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_im:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_im\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_im" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005966238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_avalon_reg FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_avalon_reg:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_avalon_reg " "Elaborating entity \"FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_avalon_reg\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_avalon_reg:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_avalon_reg\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_avalon_reg" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005966268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_ocimem FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_ocimem:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_ocimem " "Elaborating entity \"FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_ocimem\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_ocimem:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_ocimem\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_ocimem" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005966298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_ociram_sp_ram_module FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_ocimem:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_ocimem\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_ociram_sp_ram_module:FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_ociram_sp_ram " "Elaborating entity \"FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_ociram_sp_ram_module\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_ocimem:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_ocimem\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_ociram_sp_ram_module:FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_ociram_sp_ram\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_ociram_sp_ram" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005966369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_ocimem:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_ocimem\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_ociram_sp_ram_module:FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_ocimem:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_ocimem\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_ociram_sp_ram_module:FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005966415 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_ocimem:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_ocimem\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_ociram_sp_ram_module:FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_ocimem:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_ocimem\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_ociram_sp_ram_module:FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005966435 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_ocimem:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_ocimem\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_ociram_sp_ram_module:FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_ocimem:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_ocimem\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_ociram_sp_ram_module:FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005966436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005966436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005966436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005966436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005966436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005966436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005966436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005966436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005966436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005966436 ""}  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719005966436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005966571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005966571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_ocimem:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_ocimem\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_ociram_sp_ram_module:FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_ocimem:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_ocimem\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_ociram_sp_ram_module:FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005966578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper " "Elaborating entity \"FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005966649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_tck FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_tck:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_tck " "Elaborating entity \"FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_tck\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_tck:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_tck\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper.v" "the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_tck" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005966679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_sysclk FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_sysclk:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_sysclk " "Elaborating entity \"FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_sysclk\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_sysclk:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_sysclk\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper.v" "the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_sysclk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005966798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_phy\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper.v" "FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_phy" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005966990 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_phy\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005967001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_phy " "Instantiated megafunction \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005967001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005967001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005967001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005967001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005967001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005967001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005967001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005967001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005967001 ""}  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719005967001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005967024 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005967037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005968214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005968475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_timer_1a FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_timer_1a:timer_0 " "Elaborating entity \"FTOP_MSOC_timer_1a\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_timer_1a:timer_0\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1.v" "timer_0" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005968574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_jtag_uart_1a FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_jtag_uart_1a:uart_0 " "Elaborating entity \"FTOP_MSOC_jtag_uart_1a\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_jtag_uart_1a:uart_0\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1.v" "uart_0" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005968616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_jtag_uart_1a_scfifo_w FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_jtag_uart_1a:uart_0\|FTOP_MSOC_jtag_uart_1a_scfifo_w:the_FTOP_MSOC_jtag_uart_1a_scfifo_w " "Elaborating entity \"FTOP_MSOC_jtag_uart_1a_scfifo_w\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_jtag_uart_1a:uart_0\|FTOP_MSOC_jtag_uart_1a_scfifo_w:the_FTOP_MSOC_jtag_uart_1a_scfifo_w\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_jtag_uart_1a.v" "the_FTOP_MSOC_jtag_uart_1a_scfifo_w" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_jtag_uart_1a.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005968643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_jtag_uart_1a:uart_0\|FTOP_MSOC_jtag_uart_1a_scfifo_w:the_FTOP_MSOC_jtag_uart_1a_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_jtag_uart_1a:uart_0\|FTOP_MSOC_jtag_uart_1a_scfifo_w:the_FTOP_MSOC_jtag_uart_1a_scfifo_w\|scfifo:wfifo\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_jtag_uart_1a.v" "wfifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_jtag_uart_1a.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005969154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_jtag_uart_1a:uart_0\|FTOP_MSOC_jtag_uart_1a_scfifo_w:the_FTOP_MSOC_jtag_uart_1a_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_jtag_uart_1a:uart_0\|FTOP_MSOC_jtag_uart_1a_scfifo_w:the_FTOP_MSOC_jtag_uart_1a_scfifo_w\|scfifo:wfifo\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_jtag_uart_1a.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_jtag_uart_1a.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005969165 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_jtag_uart_1a:uart_0\|FTOP_MSOC_jtag_uart_1a_scfifo_w:the_FTOP_MSOC_jtag_uart_1a_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_jtag_uart_1a:uart_0\|FTOP_MSOC_jtag_uart_1a_scfifo_w:the_FTOP_MSOC_jtag_uart_1a_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005969166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005969166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005969166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005969166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005969166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005969166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005969166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005969166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005969166 ""}  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_jtag_uart_1a.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_jtag_uart_1a.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719005969166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005969296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005969296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_jtag_uart_1a:uart_0\|FTOP_MSOC_jtag_uart_1a_scfifo_w:the_FTOP_MSOC_jtag_uart_1a_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_jtag_uart_1a:uart_0\|FTOP_MSOC_jtag_uart_1a_scfifo_w:the_FTOP_MSOC_jtag_uart_1a_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005969302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005969345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005969345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_jtag_uart_1a:uart_0\|FTOP_MSOC_jtag_uart_1a_scfifo_w:the_FTOP_MSOC_jtag_uart_1a_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_jtag_uart_1a:uart_0\|FTOP_MSOC_jtag_uart_1a_scfifo_w:the_FTOP_MSOC_jtag_uart_1a_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005969355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005969398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005969398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_jtag_uart_1a:uart_0\|FTOP_MSOC_jtag_uart_1a_scfifo_w:the_FTOP_MSOC_jtag_uart_1a_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_jtag_uart_1a:uart_0\|FTOP_MSOC_jtag_uart_1a_scfifo_w:the_FTOP_MSOC_jtag_uart_1a_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005969410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005969519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005969519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_jtag_uart_1a:uart_0\|FTOP_MSOC_jtag_uart_1a_scfifo_w:the_FTOP_MSOC_jtag_uart_1a_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_jtag_uart_1a:uart_0\|FTOP_MSOC_jtag_uart_1a_scfifo_w:the_FTOP_MSOC_jtag_uart_1a_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005969538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005969658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005969658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_jtag_uart_1a:uart_0\|FTOP_MSOC_jtag_uart_1a_scfifo_w:the_FTOP_MSOC_jtag_uart_1a_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_jtag_uart_1a:uart_0\|FTOP_MSOC_jtag_uart_1a_scfifo_w:the_FTOP_MSOC_jtag_uart_1a_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005969670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005969785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005969785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_jtag_uart_1a:uart_0\|FTOP_MSOC_jtag_uart_1a_scfifo_w:the_FTOP_MSOC_jtag_uart_1a_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_jtag_uart_1a:uart_0\|FTOP_MSOC_jtag_uart_1a_scfifo_w:the_FTOP_MSOC_jtag_uart_1a_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005969798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_jtag_uart_1a_scfifo_r FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_jtag_uart_1a:uart_0\|FTOP_MSOC_jtag_uart_1a_scfifo_r:the_FTOP_MSOC_jtag_uart_1a_scfifo_r " "Elaborating entity \"FTOP_MSOC_jtag_uart_1a_scfifo_r\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_jtag_uart_1a:uart_0\|FTOP_MSOC_jtag_uart_1a_scfifo_r:the_FTOP_MSOC_jtag_uart_1a_scfifo_r\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_jtag_uart_1a.v" "the_FTOP_MSOC_jtag_uart_1a_scfifo_r" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_jtag_uart_1a.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005969863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_jtag_uart_1a:uart_0\|alt_jtag_atlantic:FTOP_MSOC_jtag_uart_1a_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_jtag_uart_1a:uart_0\|alt_jtag_atlantic:FTOP_MSOC_jtag_uart_1a_alt_jtag_atlantic\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_jtag_uart_1a.v" "FTOP_MSOC_jtag_uart_1a_alt_jtag_atlantic" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_jtag_uart_1a.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005970603 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_jtag_uart_1a:uart_0\|alt_jtag_atlantic:FTOP_MSOC_jtag_uart_1a_alt_jtag_atlantic " "Elaborated megafunction instantiation \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_jtag_uart_1a:uart_0\|alt_jtag_atlantic:FTOP_MSOC_jtag_uart_1a_alt_jtag_atlantic\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_jtag_uart_1a.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_jtag_uart_1a.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005970646 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_jtag_uart_1a:uart_0\|alt_jtag_atlantic:FTOP_MSOC_jtag_uart_1a_alt_jtag_atlantic " "Instantiated megafunction \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_jtag_uart_1a:uart_0\|alt_jtag_atlantic:FTOP_MSOC_jtag_uart_1a_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005970646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005970646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005970646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005970646 ""}  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_jtag_uart_1a.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_jtag_uart_1a.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719005970646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_jtag_uart_1a:uart_0\|alt_jtag_atlantic:FTOP_MSOC_jtag_uart_1a_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_jtag_uart_1a:uart_0\|alt_jtag_atlantic:FTOP_MSOC_jtag_uart_1a_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005970709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_jtag_uart_1a:uart_0\|alt_jtag_atlantic:FTOP_MSOC_jtag_uart_1a_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_jtag_uart_1a:uart_0\|alt_jtag_atlantic:FTOP_MSOC_jtag_uart_1a_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005970745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p1_mm_interconnect_0 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"FTOP_MSOC_CPU_1b_p1_mm_interconnect_0\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1.v" "mm_interconnect_0" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005970788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sub_cpu_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sub_cpu_0_data_master_translator\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0.v" "sub_cpu_0_data_master_translator" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005971167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sub_cpu_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sub_cpu_0_instruction_master_translator\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0.v" "sub_cpu_0_instruction_master_translator" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005971202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_avalon_jtag_slave_translator\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0.v" "uart_0_avalon_jtag_slave_translator" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0.v" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005971237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sub_cpu_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sub_cpu_0_debug_mem_slave_translator\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0.v" "sub_cpu_0_debug_mem_slave_translator" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0.v" 675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005971274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_bridge_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_bridge_0_s0_translator\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0.v" "mm_bridge_0_s0_translator" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0.v" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005971312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oc_ram_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oc_ram_0_s1_translator\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0.v" "oc_ram_0_s1_translator" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005971347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0.v" "timer_0_s1_translator" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005971381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sub_cpu_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sub_cpu_0_data_master_agent\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0.v" "sub_cpu_0_data_master_agent" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0.v" 948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005971417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sub_cpu_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sub_cpu_0_instruction_master_agent\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0.v" "sub_cpu_0_instruction_master_agent" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0.v" 1029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005971451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:uart_0_avalon_jtag_slave_agent\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0.v" "uart_0_avalon_jtag_slave_agent" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005971481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "FTOP_MSOC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005971526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0.v" "uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0.v" 1154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005971566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0.v" "mm_bridge_0_s0_agent_rsp_fifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0.v" 1404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005971688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router:router " "Elaborating entity \"FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router:router\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0.v" "router" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0.v" 1670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005971884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_default_decode FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router:router\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_default_decode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router:router\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005971943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_001 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_001\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_001:router_001\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0.v" "router_001" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0.v" 1686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005971962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_001_default_decode FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_001:router_001\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_001_default_decode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_001:router_001\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005972004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_002 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_002\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_002:router_002\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0.v" "router_002" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0.v" 1702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005972022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_002_default_decode FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_002:router_002\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_002_default_decode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_002:router_002\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005972050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_003 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_003\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_003:router_003\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0.v" "router_003" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0.v" 1718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005972071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_003_default_decode FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_003:router_003\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_003_default_decode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_003:router_003\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005972098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_cmd_demux FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_cmd_demux\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0.v" "cmd_demux" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0.v" 1807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005972181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_cmd_demux_001 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_cmd_demux_001\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0.v" 1830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005972215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_cmd_mux FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_cmd_mux\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0.v" "cmd_mux" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0.v" 1847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005972241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_cmd_mux_001 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_cmd_mux_001\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0.v" 1870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005972264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005972302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "FTOP_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005972321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_rsp_demux FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_rsp_demux\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0.v" "rsp_demux" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0.v" 1944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005972388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_rsp_mux FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_rsp_mux\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0.v" "rsp_mux" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005972453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005972515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "FTOP_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005972534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_rsp_mux_001 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_rsp_mux_001\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0.v" 2088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005972552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005972589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_avalon_st_adapter FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_mm_interconnect_0.v" 2117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005972615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|FTOP_MSOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|FTOP_MSOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005972634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_irq_mapper FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_irq_mapper:irq_mapper " "Elaborating entity \"FTOP_MSOC_irq_mapper\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_irq_mapper:irq_mapper\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1.v" "irq_mapper" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005972719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|altera_reset_controller:rst_controller\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1.v" "rst_controller" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005972736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005972757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005972774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p2 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2 " "Elaborating entity \"FTOP_MSOC_CPU_1b_p2\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\"" {  } { { "FTOP_MSOC/synthesis/FTOP_MSOC.v" "cpu_1b_p2" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/FTOP_MSOC.v" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005972792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|altera_avalon_mm_bridge:mm_bridge_0 " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|altera_avalon_mm_bridge:mm_bridge_0\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2.v" "mm_bridge_0" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005972845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p2_oc_ram_0 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_oc_ram_0:oc_ram_0 " "Elaborating entity \"FTOP_MSOC_CPU_1b_p2_oc_ram_0\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_oc_ram_0:oc_ram_0\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2.v" "oc_ram_0" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005972886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_oc_ram_0.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_oc_ram_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005972972 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_oc_ram_0.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_oc_ram_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005972994 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005972994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FTOP_MSOC_CPU_1b_p2_oc_ram_0.hex " "Parameter \"init_file\" = \"FTOP_MSOC_CPU_1b_p2_oc_ram_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005972994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005972994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005972994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005972994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005972994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005972994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005972994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005972994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005972994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005972994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005972994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005972994 ""}  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_oc_ram_0.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_oc_ram_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719005972994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_leh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_leh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_leh1 " "Found entity 1: altsyncram_leh1" {  } { { "db/altsyncram_leh1.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/altsyncram_leh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005973134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005973134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_leh1 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram\|altsyncram_leh1:auto_generated " "Elaborating entity \"altsyncram_leh1\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram\|altsyncram_leh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005973140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p2_sub_cpu_0 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0 " "Elaborating entity \"FTOP_MSOC_CPU_1b_p2_sub_cpu_0\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2.v" "sub_cpu_0" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005973810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu " "Elaborating entity \"FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0.v" "cpu" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005973841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_test_bench FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_test_bench:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_test_bench " "Elaborating entity \"FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_test_bench\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_test_bench:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_test_bench\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_test_bench" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005974071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_register_bank_a_module FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_register_bank_a_module:FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_register_bank_a " "Elaborating entity \"FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_register_bank_a_module\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_register_bank_a_module:FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_register_bank_a\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" "FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_register_bank_a" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005974110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_register_bank_b_module FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_register_bank_b_module:FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_register_bank_b " "Elaborating entity \"FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_register_bank_b_module\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_register_bank_b_module:FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_register_bank_b\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" "FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_register_bank_b" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005974209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci " "Elaborating entity \"FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005974305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_debug FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_debug " "Elaborating entity \"FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_debug\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_debug\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_debug" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005974372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_break FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_break:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_break " "Elaborating entity \"FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_break\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_break:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_break\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_break" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005974429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_xbrk FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_xbrk:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_xbrk " "Elaborating entity \"FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_xbrk\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_xbrk:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_xbrk\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_xbrk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005974515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_dbrk FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_dbrk:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_dbrk " "Elaborating entity \"FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_dbrk\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_dbrk:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_dbrk\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_dbrk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005974546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_itrace FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_itrace:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_itrace " "Elaborating entity \"FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_itrace\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_itrace:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_itrace\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_itrace" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005974574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_dtrace FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_dtrace:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_dtrace " "Elaborating entity \"FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_dtrace\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_dtrace:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_dtrace\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_dtrace" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005974601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_td_mode FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_dtrace:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_dtrace\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_td_mode:FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_td_mode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_dtrace:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_dtrace\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_td_mode:FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" "FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005974695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_fifo FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_fifo " "Elaborating entity \"FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_fifo\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_fifo\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_fifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005974718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005974798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005974820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005974840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_pib FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_pib:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_pib " "Elaborating entity \"FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_pib\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_pib:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_pib\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_pib" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005974862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_im FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_im:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_im " "Elaborating entity \"FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_im\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_im:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_im\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_im" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005974882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_avalon_reg FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_avalon_reg:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_avalon_reg " "Elaborating entity \"FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_avalon_reg\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_avalon_reg:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_avalon_reg\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_avalon_reg" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005974914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_ocimem FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_ocimem:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_ocimem " "Elaborating entity \"FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_ocimem\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_ocimem:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_ocimem\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_ocimem" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005974942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_ociram_sp_ram_module FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_ocimem:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_ocimem\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_ociram_sp_ram_module:FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_ociram_sp_ram " "Elaborating entity \"FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_ociram_sp_ram_module\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_ocimem:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_ocimem\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_ociram_sp_ram_module:FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_ociram_sp_ram\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" "FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_ociram_sp_ram" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005975017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_debug_slave_wrapper FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_debug_slave_wrapper " "Elaborating entity \"FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_debug_slave_wrapper\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_debug_slave_wrapper\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_debug_slave_wrapper" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005975117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_debug_slave_tck FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_debug_slave_wrapper\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_debug_slave_tck:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_debug_slave_tck " "Elaborating entity \"FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_debug_slave_tck\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_debug_slave_wrapper\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_debug_slave_tck:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_debug_slave_tck\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_debug_slave_wrapper.v" "the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_debug_slave_tck" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005975147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_debug_slave_sysclk FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_debug_slave_wrapper\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_debug_slave_sysclk:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_debug_slave_sysclk " "Elaborating entity \"FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_debug_slave_sysclk\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_debug_slave_wrapper\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_debug_slave_sysclk:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_debug_slave_sysclk\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_debug_slave_wrapper.v" "the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_debug_slave_sysclk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005975271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p2_mm_interconnect_0 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"FTOP_MSOC_CPU_1b_p2_mm_interconnect_0\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_mm_interconnect_0:mm_interconnect_0\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2.v" "mm_interconnect_0" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005976579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_bridge_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_bridge_0_s0_translator\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_mm_interconnect_0.v" "mm_bridge_0_s0_translator" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_mm_interconnect_0.v" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005977000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p2_mm_interconnect_0_router FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_CPU_1b_p2_mm_interconnect_0_router:router " "Elaborating entity \"FTOP_MSOC_CPU_1b_p2_mm_interconnect_0_router\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_CPU_1b_p2_mm_interconnect_0_router:router\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_mm_interconnect_0.v" "router" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_mm_interconnect_0.v" 1670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005977225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p2_mm_interconnect_0_router_default_decode FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_CPU_1b_p2_mm_interconnect_0_router:router\|FTOP_MSOC_CPU_1b_p2_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"FTOP_MSOC_CPU_1b_p2_mm_interconnect_0_router_default_decode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_CPU_1b_p2_mm_interconnect_0_router:router\|FTOP_MSOC_CPU_1b_p2_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_mm_interconnect_0_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005977284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p3 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3 " "Elaborating entity \"FTOP_MSOC_CPU_1b_p3\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\"" {  } { { "FTOP_MSOC/synthesis/FTOP_MSOC.v" "cpu_1b_p3" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/FTOP_MSOC.v" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005977756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p3_oc_ram_0 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_oc_ram_0:oc_ram_0 " "Elaborating entity \"FTOP_MSOC_CPU_1b_p3_oc_ram_0\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_oc_ram_0:oc_ram_0\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3.v" "oc_ram_0" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005977818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_oc_ram_0.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_oc_ram_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005977908 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_oc_ram_0.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_oc_ram_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005977930 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005977930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FTOP_MSOC_CPU_1b_p3_oc_ram_0.hex " "Parameter \"init_file\" = \"FTOP_MSOC_CPU_1b_p3_oc_ram_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005977930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005977930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005977930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005977930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005977930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005977930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005977930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005977930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005977930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005977930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005977930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005977930 ""}  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_oc_ram_0.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_oc_ram_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719005977930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_meh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_meh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_meh1 " "Found entity 1: altsyncram_meh1" {  } { { "db/altsyncram_meh1.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/altsyncram_meh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005978070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005978070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_meh1 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram\|altsyncram_meh1:auto_generated " "Elaborating entity \"altsyncram_meh1\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram\|altsyncram_meh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005978078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p3_sub_cpu_0 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0 " "Elaborating entity \"FTOP_MSOC_CPU_1b_p3_sub_cpu_0\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3.v" "sub_cpu_0" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005978752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu " "Elaborating entity \"FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0.v" "cpu" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005978782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_test_bench FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_test_bench:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_test_bench " "Elaborating entity \"FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_test_bench\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_test_bench:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_test_bench\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_test_bench" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005979020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_register_bank_a_module FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_register_bank_a_module:FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_register_bank_a " "Elaborating entity \"FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_register_bank_a_module\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_register_bank_a_module:FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_register_bank_a\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" "FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_register_bank_a" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005979058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_register_bank_b_module FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_register_bank_b_module:FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_register_bank_b " "Elaborating entity \"FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_register_bank_b_module\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_register_bank_b_module:FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_register_bank_b\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" "FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_register_bank_b" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005979155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci " "Elaborating entity \"FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005979251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_debug FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_debug " "Elaborating entity \"FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_debug\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_debug\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_debug" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005979318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_break FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_break:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_break " "Elaborating entity \"FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_break\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_break:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_break\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_break" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005979372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_xbrk FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_xbrk:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_xbrk " "Elaborating entity \"FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_xbrk\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_xbrk:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_xbrk\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_xbrk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005979455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_dbrk FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_dbrk:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_dbrk " "Elaborating entity \"FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_dbrk\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_dbrk:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_dbrk\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_dbrk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005979481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_itrace FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_itrace:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_itrace " "Elaborating entity \"FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_itrace\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_itrace:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_itrace\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_itrace" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005979508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_dtrace FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_dtrace:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_dtrace " "Elaborating entity \"FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_dtrace\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_dtrace:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_dtrace\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_dtrace" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005979534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_td_mode FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_dtrace:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_dtrace\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_td_mode:FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_td_mode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_dtrace:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_dtrace\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_td_mode:FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" "FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005979624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_fifo FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_fifo " "Elaborating entity \"FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_fifo\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_fifo\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_fifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005979646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005979727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005979749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005979769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_pib FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_pib:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_pib " "Elaborating entity \"FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_pib\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_pib:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_pib\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_pib" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005979791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_im FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_im:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_im " "Elaborating entity \"FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_im\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_im:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_im\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_im" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005979811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_avalon_reg FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_avalon_reg:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_avalon_reg " "Elaborating entity \"FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_avalon_reg\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_avalon_reg:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_avalon_reg\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_avalon_reg" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005979842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_ocimem FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_ocimem:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_ocimem " "Elaborating entity \"FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_ocimem\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_ocimem:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_ocimem\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_ocimem" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005979869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_ociram_sp_ram_module FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_ocimem:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_ocimem\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_ociram_sp_ram_module:FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_ociram_sp_ram " "Elaborating entity \"FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_ociram_sp_ram_module\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_ocimem:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_ocimem\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_ociram_sp_ram_module:FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_ociram_sp_ram\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" "FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_ociram_sp_ram" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005979947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_debug_slave_wrapper FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_debug_slave_wrapper " "Elaborating entity \"FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_debug_slave_wrapper\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_debug_slave_wrapper\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_debug_slave_wrapper" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005980046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_debug_slave_tck FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_debug_slave_wrapper\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_debug_slave_tck:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_debug_slave_tck " "Elaborating entity \"FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_debug_slave_tck\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_debug_slave_wrapper\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_debug_slave_tck:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_debug_slave_tck\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_debug_slave_wrapper.v" "the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_debug_slave_tck" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005980076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_debug_slave_sysclk FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_debug_slave_wrapper\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_debug_slave_sysclk:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_debug_slave_sysclk " "Elaborating entity \"FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_debug_slave_sysclk\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_debug_slave_wrapper\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_debug_slave_sysclk:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_debug_slave_sysclk\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_debug_slave_wrapper.v" "the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_debug_slave_sysclk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005980197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p1 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1 " "Elaborating entity \"FTOP_MSOC_CPU_1c_p1\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\"" {  } { { "FTOP_MSOC/synthesis/FTOP_MSOC.v" "cpu_1c_p1" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/FTOP_MSOC.v" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005982247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p1_oc_ram_0 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_oc_ram_0:oc_ram_0 " "Elaborating entity \"FTOP_MSOC_CPU_1c_p1_oc_ram_0\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_oc_ram_0:oc_ram_0\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1.v" "oc_ram_0" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005982311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_oc_ram_0.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_oc_ram_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005982398 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_oc_ram_0.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_oc_ram_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005982420 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005982420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FTOP_MSOC_CPU_1c_p1_oc_ram_0.hex " "Parameter \"init_file\" = \"FTOP_MSOC_CPU_1c_p1_oc_ram_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005982420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005982420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005982420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005982420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005982420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005982420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005982420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005982420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005982420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005982420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005982420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005982420 ""}  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_oc_ram_0.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_oc_ram_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719005982420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_neh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_neh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_neh1 " "Found entity 1: altsyncram_neh1" {  } { { "db/altsyncram_neh1.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/altsyncram_neh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005982559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005982559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_neh1 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram\|altsyncram_neh1:auto_generated " "Elaborating entity \"altsyncram_neh1\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram\|altsyncram_neh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005982565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p1_sub_cpu_0 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0 " "Elaborating entity \"FTOP_MSOC_CPU_1c_p1_sub_cpu_0\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1.v" "sub_cpu_0" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005983232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu " "Elaborating entity \"FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0.v" "cpu" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005983262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_test_bench FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_test_bench:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_test_bench " "Elaborating entity \"FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_test_bench\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_test_bench:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_test_bench\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_test_bench" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005983495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_register_bank_a_module FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_register_bank_a_module:FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_register_bank_a " "Elaborating entity \"FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_register_bank_a_module\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_register_bank_a_module:FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_register_bank_a\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" "FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_register_bank_a" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005983534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_register_bank_b_module FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_register_bank_b_module:FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_register_bank_b " "Elaborating entity \"FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_register_bank_b_module\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_register_bank_b_module:FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_register_bank_b\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" "FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_register_bank_b" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005983630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci " "Elaborating entity \"FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005983724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_debug FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_debug " "Elaborating entity \"FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_debug\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_debug\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_debug" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005983789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_break FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_break:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_break " "Elaborating entity \"FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_break\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_break:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_break\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_break" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005983837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_xbrk FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_xbrk:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_xbrk " "Elaborating entity \"FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_xbrk\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_xbrk:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_xbrk\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_xbrk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005983886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_dbrk FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_dbrk:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_dbrk " "Elaborating entity \"FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_dbrk\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_dbrk:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_dbrk\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_dbrk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005983910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_itrace FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_itrace:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_itrace " "Elaborating entity \"FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_itrace\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_itrace:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_itrace\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_itrace" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005983937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_dtrace FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_dtrace:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_dtrace " "Elaborating entity \"FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_dtrace\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_dtrace:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_dtrace\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_dtrace" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005983962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_td_mode FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_dtrace:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_dtrace\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_td_mode:FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_td_mode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_dtrace:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_dtrace\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_td_mode:FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" "FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005984003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_fifo FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_fifo " "Elaborating entity \"FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_fifo\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_fifo\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_fifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005984025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005984104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005984125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005984146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_pib FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_pib:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_pib " "Elaborating entity \"FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_pib\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_pib:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_pib\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_pib" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005984168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_im FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_im:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_im " "Elaborating entity \"FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_im\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_im:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_im\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_im" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005984188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_avalon_reg FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_avalon_reg:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_avalon_reg " "Elaborating entity \"FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_avalon_reg\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_avalon_reg:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_avalon_reg\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_avalon_reg" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005984217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_ocimem FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_ocimem:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_ocimem " "Elaborating entity \"FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_ocimem\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_ocimem:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_ocimem\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_ocimem" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005984246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_ociram_sp_ram_module FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_ocimem:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_ocimem\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_ociram_sp_ram_module:FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_ociram_sp_ram " "Elaborating entity \"FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_ociram_sp_ram_module\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_ocimem:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_ocimem\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_ociram_sp_ram_module:FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_ociram_sp_ram\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" "FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_ociram_sp_ram" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005984320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_debug_slave_wrapper FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_debug_slave_wrapper " "Elaborating entity \"FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_debug_slave_wrapper\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_debug_slave_wrapper\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_debug_slave_wrapper" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005984419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_debug_slave_tck FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_debug_slave_wrapper\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_debug_slave_tck:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_debug_slave_tck " "Elaborating entity \"FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_debug_slave_tck\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_debug_slave_wrapper\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_debug_slave_tck:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_debug_slave_tck\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_debug_slave_wrapper.v" "the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_debug_slave_tck" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005984450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_debug_slave_sysclk FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_debug_slave_wrapper\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_debug_slave_sysclk:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_debug_slave_sysclk " "Elaborating entity \"FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_debug_slave_sysclk\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_debug_slave_wrapper\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_debug_slave_sysclk:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_debug_slave_sysclk\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_debug_slave_wrapper.v" "the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_debug_slave_sysclk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005984565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p2 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2 " "Elaborating entity \"FTOP_MSOC_CPU_1c_p2\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\"" {  } { { "FTOP_MSOC/synthesis/FTOP_MSOC.v" "cpu_1c_p2" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/FTOP_MSOC.v" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005986593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p2_oc_ram_0 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_oc_ram_0:oc_ram_0 " "Elaborating entity \"FTOP_MSOC_CPU_1c_p2_oc_ram_0\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_oc_ram_0:oc_ram_0\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2.v" "oc_ram_0" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005986656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_oc_ram_0.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_oc_ram_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005986744 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_oc_ram_0.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_oc_ram_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005986768 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005986769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FTOP_MSOC_CPU_1c_p2_oc_ram_0.hex " "Parameter \"init_file\" = \"FTOP_MSOC_CPU_1c_p2_oc_ram_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005986769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005986769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005986769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005986769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005986769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005986769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005986769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005986769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005986769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005986769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005986769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005986769 ""}  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_oc_ram_0.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_oc_ram_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719005986769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oeh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oeh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oeh1 " "Found entity 1: altsyncram_oeh1" {  } { { "db/altsyncram_oeh1.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/altsyncram_oeh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005986908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005986908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oeh1 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram\|altsyncram_oeh1:auto_generated " "Elaborating entity \"altsyncram_oeh1\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram\|altsyncram_oeh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005986916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p2_sub_cpu_0 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0 " "Elaborating entity \"FTOP_MSOC_CPU_1c_p2_sub_cpu_0\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2.v" "sub_cpu_0" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005987584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu " "Elaborating entity \"FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0.v" "cpu" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005987614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_test_bench FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_test_bench:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_test_bench " "Elaborating entity \"FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_test_bench\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_test_bench:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_test_bench\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_test_bench" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005987849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_register_bank_a_module FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_register_bank_a_module:FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_register_bank_a " "Elaborating entity \"FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_register_bank_a_module\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_register_bank_a_module:FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_register_bank_a\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" "FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_register_bank_a" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005987888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_register_bank_b_module FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_register_bank_b_module:FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_register_bank_b " "Elaborating entity \"FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_register_bank_b_module\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_register_bank_b_module:FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_register_bank_b\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" "FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_register_bank_b" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005987983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci " "Elaborating entity \"FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005988077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_debug FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_debug " "Elaborating entity \"FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_debug\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_debug\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_debug" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005988140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_break FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_break:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_break " "Elaborating entity \"FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_break\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_break:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_break\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_break" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005988192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_xbrk FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_xbrk:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_xbrk " "Elaborating entity \"FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_xbrk\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_xbrk:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_xbrk\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_xbrk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005988272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_dbrk FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_dbrk:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_dbrk " "Elaborating entity \"FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_dbrk\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_dbrk:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_dbrk\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_dbrk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005988297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_itrace FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_itrace:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_itrace " "Elaborating entity \"FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_itrace\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_itrace:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_itrace\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_itrace" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005988323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_dtrace FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_dtrace:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_dtrace " "Elaborating entity \"FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_dtrace\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_dtrace:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_dtrace\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_dtrace" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005988349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_td_mode FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_dtrace:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_dtrace\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_td_mode:FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_td_mode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_dtrace:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_dtrace\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_td_mode:FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" "FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005988437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_fifo FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_fifo " "Elaborating entity \"FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_fifo\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_fifo\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_fifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005988458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005988538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005988560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005988580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_pib FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_pib:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_pib " "Elaborating entity \"FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_pib\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_pib:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_pib\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_pib" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005988602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_im FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_im:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_im " "Elaborating entity \"FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_im\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_im:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_im\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_im" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005988621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_avalon_reg FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_avalon_reg:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_avalon_reg " "Elaborating entity \"FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_avalon_reg\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_avalon_reg:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_avalon_reg\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_avalon_reg" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005988657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_ocimem FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_ocimem:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_ocimem " "Elaborating entity \"FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_ocimem\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_ocimem:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_ocimem\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_ocimem" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005988689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_ociram_sp_ram_module FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_ocimem:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_ocimem\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_ociram_sp_ram_module:FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_ociram_sp_ram " "Elaborating entity \"FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_ociram_sp_ram_module\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_ocimem:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_ocimem\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_ociram_sp_ram_module:FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_ociram_sp_ram\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" "FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_ociram_sp_ram" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005988764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_debug_slave_wrapper FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_debug_slave_wrapper " "Elaborating entity \"FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_debug_slave_wrapper\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_debug_slave_wrapper\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_debug_slave_wrapper" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005988864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_debug_slave_tck FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_debug_slave_wrapper\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_debug_slave_tck:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_debug_slave_tck " "Elaborating entity \"FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_debug_slave_tck\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_debug_slave_wrapper\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_debug_slave_tck:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_debug_slave_tck\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_debug_slave_wrapper.v" "the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_debug_slave_tck" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005988893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_debug_slave_sysclk FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_debug_slave_wrapper\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_debug_slave_sysclk:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_debug_slave_sysclk " "Elaborating entity \"FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_debug_slave_sysclk\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_debug_slave_wrapper\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_debug_slave_sysclk:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_debug_slave_sysclk\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_debug_slave_wrapper.v" "the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_debug_slave_sysclk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005989013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p3 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3 " "Elaborating entity \"FTOP_MSOC_CPU_1c_p3\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\"" {  } { { "FTOP_MSOC/synthesis/FTOP_MSOC.v" "cpu_1c_p3" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/FTOP_MSOC.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005991061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p3_oc_ram_0 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_oc_ram_0:oc_ram_0 " "Elaborating entity \"FTOP_MSOC_CPU_1c_p3_oc_ram_0\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_oc_ram_0:oc_ram_0\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3.v" "oc_ram_0" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005991124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_oc_ram_0.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_oc_ram_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005991215 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_oc_ram_0.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_oc_ram_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005991234 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005991234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FTOP_MSOC_CPU_1c_p3_oc_ram_0.hex " "Parameter \"init_file\" = \"FTOP_MSOC_CPU_1c_p3_oc_ram_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005991234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005991234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005991234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005991234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005991234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005991234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005991234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005991234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005991234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005991234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005991234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005991234 ""}  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_oc_ram_0.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_oc_ram_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719005991234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_peh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_peh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_peh1 " "Found entity 1: altsyncram_peh1" {  } { { "db/altsyncram_peh1.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/altsyncram_peh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005991375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005991375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_peh1 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram\|altsyncram_peh1:auto_generated " "Elaborating entity \"altsyncram_peh1\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram\|altsyncram_peh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005991382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p3_sub_cpu_0 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0 " "Elaborating entity \"FTOP_MSOC_CPU_1c_p3_sub_cpu_0\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3.v" "sub_cpu_0" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005992029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu " "Elaborating entity \"FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0.v" "cpu" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005992062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_test_bench FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_test_bench:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_test_bench " "Elaborating entity \"FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_test_bench\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_test_bench:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_test_bench\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_test_bench" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005992288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_register_bank_a_module FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_register_bank_a_module:FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_register_bank_a " "Elaborating entity \"FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_register_bank_a_module\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_register_bank_a_module:FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_register_bank_a\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" "FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_register_bank_a" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005992326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_register_bank_b_module FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_register_bank_b_module:FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_register_bank_b " "Elaborating entity \"FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_register_bank_b_module\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_register_bank_b_module:FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_register_bank_b\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" "FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_register_bank_b" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005992421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci " "Elaborating entity \"FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005992515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_debug FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_debug " "Elaborating entity \"FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_debug\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_debug\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_debug" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005992578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_break FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_break:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_break " "Elaborating entity \"FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_break\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_break:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_break\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_break" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005992631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_xbrk FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_xbrk:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_xbrk " "Elaborating entity \"FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_xbrk\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_xbrk:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_xbrk\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_xbrk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005992715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_dbrk FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_dbrk:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_dbrk " "Elaborating entity \"FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_dbrk\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_dbrk:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_dbrk\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_dbrk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005992742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_itrace FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_itrace:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_itrace " "Elaborating entity \"FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_itrace\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_itrace:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_itrace\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_itrace" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005992767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_dtrace FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_dtrace:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_dtrace " "Elaborating entity \"FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_dtrace\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_dtrace:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_dtrace\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_dtrace" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005992792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_td_mode FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_dtrace:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_dtrace\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_td_mode:FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_td_mode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_dtrace:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_dtrace\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_td_mode:FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" "FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005992885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_fifo FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_fifo " "Elaborating entity \"FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_fifo\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_fifo\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_fifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005992905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005992982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005993002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005993022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_pib FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_pib:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_pib " "Elaborating entity \"FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_pib\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_pib:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_pib\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_pib" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005993043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_im FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_im:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_im " "Elaborating entity \"FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_im\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_im:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_im\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_im" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005993065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_avalon_reg FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_avalon_reg:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_avalon_reg " "Elaborating entity \"FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_avalon_reg\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_avalon_reg:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_avalon_reg\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_avalon_reg" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005993095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_ocimem FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_ocimem:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_ocimem " "Elaborating entity \"FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_ocimem\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_ocimem:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_ocimem\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_ocimem" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005993122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_ociram_sp_ram_module FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_ocimem:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_ocimem\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_ociram_sp_ram_module:FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_ociram_sp_ram " "Elaborating entity \"FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_ociram_sp_ram_module\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_ocimem:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_ocimem\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_ociram_sp_ram_module:FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_ociram_sp_ram\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" "FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_ociram_sp_ram" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005993204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_debug_slave_wrapper FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_debug_slave_wrapper " "Elaborating entity \"FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_debug_slave_wrapper\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_debug_slave_wrapper\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_debug_slave_wrapper" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005993302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_debug_slave_tck FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_debug_slave_wrapper\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_debug_slave_tck:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_debug_slave_tck " "Elaborating entity \"FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_debug_slave_tck\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_debug_slave_wrapper\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_debug_slave_tck:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_debug_slave_tck\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_debug_slave_wrapper.v" "the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_debug_slave_tck" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005993330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_debug_slave_sysclk FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_debug_slave_wrapper\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_debug_slave_sysclk:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_debug_slave_sysclk " "Elaborating entity \"FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_debug_slave_sysclk\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_debug_slave_wrapper\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_debug_slave_sysclk:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_debug_slave_sysclk\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_debug_slave_wrapper.v" "the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_debug_slave_sysclk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005993453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p1 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1 " "Elaborating entity \"FTOP_MSOC_CPU_1d_p1\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\"" {  } { { "FTOP_MSOC/synthesis/FTOP_MSOC.v" "cpu_1d_p1" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/FTOP_MSOC.v" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005995499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p1_oc_ram_0 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_oc_ram_0:oc_ram_0 " "Elaborating entity \"FTOP_MSOC_CPU_1d_p1_oc_ram_0\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_oc_ram_0:oc_ram_0\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1.v" "oc_ram_0" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005995563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_oc_ram_0.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_oc_ram_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005995650 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_oc_ram_0.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_oc_ram_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005995671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005995671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FTOP_MSOC_CPU_1d_p1_oc_ram_0.hex " "Parameter \"init_file\" = \"FTOP_MSOC_CPU_1d_p1_oc_ram_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005995671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005995671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005995671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005995671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005995671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005995671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005995671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005995671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005995671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005995671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005995671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719005995671 ""}  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_oc_ram_0.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_oc_ram_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719005995671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qeh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qeh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qeh1 " "Found entity 1: altsyncram_qeh1" {  } { { "db/altsyncram_qeh1.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/altsyncram_qeh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719005995812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719005995812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qeh1 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram\|altsyncram_qeh1:auto_generated " "Elaborating entity \"altsyncram_qeh1\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram\|altsyncram_qeh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005995819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p1_sub_cpu_0 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0 " "Elaborating entity \"FTOP_MSOC_CPU_1d_p1_sub_cpu_0\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1.v" "sub_cpu_0" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005996475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu " "Elaborating entity \"FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0.v" "cpu" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005996503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_test_bench FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_test_bench:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_test_bench " "Elaborating entity \"FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_test_bench\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_test_bench:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_test_bench\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_test_bench" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005996733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_register_bank_a_module FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_register_bank_a_module:FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_register_bank_a " "Elaborating entity \"FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_register_bank_a_module\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_register_bank_a_module:FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_register_bank_a\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" "FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_register_bank_a" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005996771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_register_bank_b_module FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_register_bank_b_module:FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_register_bank_b " "Elaborating entity \"FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_register_bank_b_module\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_register_bank_b_module:FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_register_bank_b\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" "FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_register_bank_b" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005996864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci " "Elaborating entity \"FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005996958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_debug FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_debug " "Elaborating entity \"FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_debug\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_debug\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_debug" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005997021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_break FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_break:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_break " "Elaborating entity \"FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_break\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_break:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_break\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_break" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005997072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_xbrk FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_xbrk:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_xbrk " "Elaborating entity \"FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_xbrk\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_xbrk:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_xbrk\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_xbrk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005997153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_dbrk FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_dbrk:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_dbrk " "Elaborating entity \"FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_dbrk\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_dbrk:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_dbrk\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_dbrk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005997176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_itrace FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_itrace:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_itrace " "Elaborating entity \"FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_itrace\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_itrace:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_itrace\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_itrace" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005997203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_dtrace FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_dtrace:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_dtrace " "Elaborating entity \"FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_dtrace\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_dtrace:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_dtrace\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_dtrace" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005997228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_td_mode FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_dtrace:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_dtrace\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_td_mode:FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_td_mode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_dtrace:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_dtrace\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_td_mode:FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" "FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005997320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_fifo FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_fifo " "Elaborating entity \"FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_fifo\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_fifo\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_fifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005997339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005997421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005997441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005997461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_pib FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_pib:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_pib " "Elaborating entity \"FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_pib\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_pib:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_pib\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_pib" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005997482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_im FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_im:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_im " "Elaborating entity \"FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_im\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_im:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_im\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_im" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005997501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_avalon_reg FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_avalon_reg:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_avalon_reg " "Elaborating entity \"FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_avalon_reg\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_avalon_reg:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_avalon_reg\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_avalon_reg" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005997531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_ocimem FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_ocimem:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_ocimem " "Elaborating entity \"FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_ocimem\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_ocimem:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_ocimem\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_ocimem" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005997557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_ociram_sp_ram_module FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_ocimem:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_ocimem\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_ociram_sp_ram_module:FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_ociram_sp_ram " "Elaborating entity \"FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_ociram_sp_ram_module\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_ocimem:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_ocimem\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_ociram_sp_ram_module:FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_ociram_sp_ram\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" "FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_ociram_sp_ram" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005997635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_debug_slave_wrapper FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_debug_slave_wrapper " "Elaborating entity \"FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_debug_slave_wrapper\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_debug_slave_wrapper\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_debug_slave_wrapper" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005997730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_debug_slave_tck FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_debug_slave_wrapper\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_debug_slave_tck:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_debug_slave_tck " "Elaborating entity \"FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_debug_slave_tck\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_debug_slave_wrapper\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_debug_slave_tck:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_debug_slave_tck\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_debug_slave_wrapper.v" "the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_debug_slave_tck" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005997756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_debug_slave_sysclk FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_debug_slave_wrapper\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_debug_slave_sysclk:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_debug_slave_sysclk " "Elaborating entity \"FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_debug_slave_sysclk\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_debug_slave_wrapper\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_debug_slave_sysclk:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_debug_slave_sysclk\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_debug_slave_wrapper.v" "the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_debug_slave_sysclk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005997877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p2 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2 " "Elaborating entity \"FTOP_MSOC_CPU_1d_p2\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\"" {  } { { "FTOP_MSOC/synthesis/FTOP_MSOC.v" "cpu_1d_p2" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/FTOP_MSOC.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005999901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p2_oc_ram_0 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_oc_ram_0:oc_ram_0 " "Elaborating entity \"FTOP_MSOC_CPU_1d_p2_oc_ram_0\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_oc_ram_0:oc_ram_0\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2.v" "oc_ram_0" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719005999965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_oc_ram_0.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_oc_ram_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006000051 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_oc_ram_0.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_oc_ram_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006000072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006000073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FTOP_MSOC_CPU_1d_p2_oc_ram_0.hex " "Parameter \"init_file\" = \"FTOP_MSOC_CPU_1d_p2_oc_ram_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006000073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006000073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006000073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006000073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006000073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006000073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006000073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006000073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006000073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006000073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006000073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006000073 ""}  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_oc_ram_0.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_oc_ram_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719006000073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_reh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_reh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_reh1 " "Found entity 1: altsyncram_reh1" {  } { { "db/altsyncram_reh1.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/altsyncram_reh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719006000211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719006000211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_reh1 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram\|altsyncram_reh1:auto_generated " "Elaborating entity \"altsyncram_reh1\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram\|altsyncram_reh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006000218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p2_sub_cpu_0 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0 " "Elaborating entity \"FTOP_MSOC_CPU_1d_p2_sub_cpu_0\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2.v" "sub_cpu_0" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006000863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu " "Elaborating entity \"FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0.v" "cpu" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006000894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_test_bench FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_test_bench:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_test_bench " "Elaborating entity \"FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_test_bench\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_test_bench:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_test_bench\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_test_bench" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006001128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_register_bank_a_module FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_register_bank_a_module:FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_register_bank_a " "Elaborating entity \"FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_register_bank_a_module\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_register_bank_a_module:FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_register_bank_a\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" "FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_register_bank_a" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006001165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_register_bank_b_module FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_register_bank_b_module:FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_register_bank_b " "Elaborating entity \"FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_register_bank_b_module\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_register_bank_b_module:FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_register_bank_b\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" "FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_register_bank_b" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006001260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci " "Elaborating entity \"FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006001353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_debug FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_debug " "Elaborating entity \"FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_debug\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_debug\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_debug" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006001416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_break FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_break:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_break " "Elaborating entity \"FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_break\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_break:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_break\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_break" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006001462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_xbrk FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_xbrk:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_xbrk " "Elaborating entity \"FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_xbrk\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_xbrk:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_xbrk\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_xbrk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006001511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_dbrk FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_dbrk:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_dbrk " "Elaborating entity \"FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_dbrk\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_dbrk:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_dbrk\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_dbrk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006001535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_itrace FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_itrace:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_itrace " "Elaborating entity \"FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_itrace\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_itrace:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_itrace\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_itrace" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006001561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_dtrace FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_dtrace:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_dtrace " "Elaborating entity \"FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_dtrace\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_dtrace:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_dtrace\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_dtrace" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006001585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_td_mode FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_dtrace:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_dtrace\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_td_mode:FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_td_mode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_dtrace:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_dtrace\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_td_mode:FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" "FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006001627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_fifo FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_fifo " "Elaborating entity \"FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_fifo\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_fifo\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_fifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006001646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006001727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006001747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006001766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_pib FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_pib:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_pib " "Elaborating entity \"FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_pib\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_pib:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_pib\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_pib" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006001786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_im FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_im:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_im " "Elaborating entity \"FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_im\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_im:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_im\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_im" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006001806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_avalon_reg FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_avalon_reg:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_avalon_reg " "Elaborating entity \"FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_avalon_reg\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_avalon_reg:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_avalon_reg\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_avalon_reg" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006001834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_ocimem FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_ocimem:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_ocimem " "Elaborating entity \"FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_ocimem\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_ocimem:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_ocimem\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_ocimem" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006001860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_ociram_sp_ram_module FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_ocimem:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_ocimem\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_ociram_sp_ram_module:FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_ociram_sp_ram " "Elaborating entity \"FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_ociram_sp_ram_module\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_ocimem:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_ocimem\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_ociram_sp_ram_module:FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_ociram_sp_ram\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" "FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_ociram_sp_ram" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006001933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_debug_slave_wrapper FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_debug_slave_wrapper " "Elaborating entity \"FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_debug_slave_wrapper\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_debug_slave_wrapper\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_debug_slave_wrapper" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006002032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_debug_slave_tck FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_debug_slave_wrapper\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_debug_slave_tck:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_debug_slave_tck " "Elaborating entity \"FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_debug_slave_tck\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_debug_slave_wrapper\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_debug_slave_tck:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_debug_slave_tck\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_debug_slave_wrapper.v" "the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_debug_slave_tck" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006002061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_debug_slave_sysclk FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_debug_slave_wrapper\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_debug_slave_sysclk:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_debug_slave_sysclk " "Elaborating entity \"FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_debug_slave_sysclk\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_debug_slave_wrapper\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_debug_slave_sysclk:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_debug_slave_sysclk\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_debug_slave_wrapper.v" "the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_debug_slave_sysclk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006002175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p3 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3 " "Elaborating entity \"FTOP_MSOC_CPU_1d_p3\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\"" {  } { { "FTOP_MSOC/synthesis/FTOP_MSOC.v" "cpu_1d_p3" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/FTOP_MSOC.v" 499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006004216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|altera_avalon_mm_bridge:mm_bridge_0 " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|altera_avalon_mm_bridge:mm_bridge_0\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3.v" "mm_bridge_0" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006004271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p3_oc_ram_0 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_oc_ram_0:oc_ram_0 " "Elaborating entity \"FTOP_MSOC_CPU_1d_p3_oc_ram_0\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_oc_ram_0:oc_ram_0\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3.v" "oc_ram_0" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006004321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_oc_ram_0.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_oc_ram_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006004429 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_oc_ram_0.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_oc_ram_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006004453 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006004453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FTOP_MSOC_CPU_1d_p3_oc_ram_0.hex " "Parameter \"init_file\" = \"FTOP_MSOC_CPU_1d_p3_oc_ram_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006004453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006004453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006004453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006004453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006004453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006004453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006004453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006004453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006004453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006004453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006004453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006004453 ""}  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_oc_ram_0.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_oc_ram_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719006004453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_seh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_seh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_seh1 " "Found entity 1: altsyncram_seh1" {  } { { "db/altsyncram_seh1.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/altsyncram_seh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719006004606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719006004606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_seh1 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram\|altsyncram_seh1:auto_generated " "Elaborating entity \"altsyncram_seh1\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram\|altsyncram_seh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006004614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p3_sub_cpu_0 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0 " "Elaborating entity \"FTOP_MSOC_CPU_1d_p3_sub_cpu_0\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3.v" "sub_cpu_0" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006005274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu " "Elaborating entity \"FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0.v" "cpu" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006005303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_test_bench FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_test_bench:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_test_bench " "Elaborating entity \"FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_test_bench\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_test_bench:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_test_bench\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_test_bench" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006005535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_register_bank_a_module FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_register_bank_a_module:FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_register_bank_a " "Elaborating entity \"FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_register_bank_a_module\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_register_bank_a_module:FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_register_bank_a\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" "FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_register_bank_a" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006005572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_register_bank_b_module FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_register_bank_b_module:FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_register_bank_b " "Elaborating entity \"FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_register_bank_b_module\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_register_bank_b_module:FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_register_bank_b\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" "FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_register_bank_b" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006005664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci " "Elaborating entity \"FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006005757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_debug FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_debug " "Elaborating entity \"FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_debug\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_debug\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_debug" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006005826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_break FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_break:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_break " "Elaborating entity \"FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_break\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_break:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_break\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_break" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006005880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_xbrk FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_xbrk:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_xbrk " "Elaborating entity \"FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_xbrk\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_xbrk:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_xbrk\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_xbrk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006005970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_dbrk FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_dbrk:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_dbrk " "Elaborating entity \"FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_dbrk\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_dbrk:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_dbrk\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_dbrk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006005993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_itrace FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_itrace:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_itrace " "Elaborating entity \"FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_itrace\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_itrace:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_itrace\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_itrace" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006006022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_dtrace FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_dtrace:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_dtrace " "Elaborating entity \"FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_dtrace\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_dtrace:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_dtrace\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_dtrace" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006006051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_td_mode FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_dtrace:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_dtrace\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_td_mode:FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_td_mode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_dtrace:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_dtrace\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_td_mode:FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" "FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006006151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_fifo FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_fifo " "Elaborating entity \"FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_fifo\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_fifo\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_fifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006006174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006006256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006006275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006006293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_pib FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_pib:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_pib " "Elaborating entity \"FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_pib\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_pib:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_pib\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_pib" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006006313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_im FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_im:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_im " "Elaborating entity \"FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_im\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_im:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_im\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_im" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006006331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_avalon_reg FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_avalon_reg:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_avalon_reg " "Elaborating entity \"FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_avalon_reg\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_avalon_reg:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_avalon_reg\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_avalon_reg" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006006359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_ocimem FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_ocimem:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_ocimem " "Elaborating entity \"FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_ocimem\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_ocimem:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_ocimem\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_ocimem" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006006386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_ociram_sp_ram_module FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_ocimem:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_ocimem\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_ociram_sp_ram_module:FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_ociram_sp_ram " "Elaborating entity \"FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_ociram_sp_ram_module\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_ocimem:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_ocimem\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_ociram_sp_ram_module:FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_ociram_sp_ram\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" "FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_ociram_sp_ram" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006006462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_debug_slave_wrapper FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_debug_slave_wrapper " "Elaborating entity \"FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_debug_slave_wrapper\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_debug_slave_wrapper\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_debug_slave_wrapper" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006006558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_debug_slave_tck FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_debug_slave_wrapper\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_debug_slave_tck:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_debug_slave_tck " "Elaborating entity \"FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_debug_slave_tck\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_debug_slave_wrapper\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_debug_slave_tck:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_debug_slave_tck\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_debug_slave_wrapper.v" "the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_debug_slave_tck" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006006583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_debug_slave_sysclk FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_debug_slave_wrapper\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_debug_slave_sysclk:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_debug_slave_sysclk " "Elaborating entity \"FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_debug_slave_sysclk\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_debug_slave_wrapper\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_debug_slave_sysclk:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_debug_slave_sysclk\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_debug_slave_wrapper.v" "the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_debug_slave_sysclk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006006710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p3_mm_interconnect_0 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"FTOP_MSOC_CPU_1d_p3_mm_interconnect_0\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_mm_interconnect_0:mm_interconnect_0\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3.v" "mm_interconnect_0" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006008023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_bridge_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_bridge_0_s0_translator\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_mm_interconnect_0.v" "mm_bridge_0_s0_translator" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_mm_interconnect_0.v" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006008441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p3_mm_interconnect_0_router FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_CPU_1d_p3_mm_interconnect_0_router:router " "Elaborating entity \"FTOP_MSOC_CPU_1d_p3_mm_interconnect_0_router\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_CPU_1d_p3_mm_interconnect_0_router:router\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_mm_interconnect_0.v" "router" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_mm_interconnect_0.v" 1670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006008663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1d_p3_mm_interconnect_0_router_default_decode FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_CPU_1d_p3_mm_interconnect_0_router:router\|FTOP_MSOC_CPU_1d_p3_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"FTOP_MSOC_CPU_1d_p3_mm_interconnect_0_router_default_decode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_CPU_1d_p3_mm_interconnect_0_router:router\|FTOP_MSOC_CPU_1d_p3_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_mm_interconnect_0_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006008721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1e FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e " "Elaborating entity \"FTOP_MSOC_CPU_1e\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\"" {  } { { "FTOP_MSOC/synthesis/FTOP_MSOC.v" "cpu_1e" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/FTOP_MSOC.v" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006009182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1e_oc_ram_0 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_oc_ram_0:oc_ram_0 " "Elaborating entity \"FTOP_MSOC_CPU_1e_oc_ram_0\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_oc_ram_0:oc_ram_0\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e.v" "oc_ram_0" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006009243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_oc_ram_0.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_oc_ram_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006009285 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_oc_ram_0.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_oc_ram_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006009307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006009307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FTOP_MSOC_CPU_1e_oc_ram_0.hex " "Parameter \"init_file\" = \"FTOP_MSOC_CPU_1e_oc_ram_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006009307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006009307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006009307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006009307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006009307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006009307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006009307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006009307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006009307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006009307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006009307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006009307 ""}  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_oc_ram_0.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_oc_ram_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719006009307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n6h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n6h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n6h1 " "Found entity 1: altsyncram_n6h1" {  } { { "db/altsyncram_n6h1.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/altsyncram_n6h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719006009445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719006009445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n6h1 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram\|altsyncram_n6h1:auto_generated " "Elaborating entity \"altsyncram_n6h1\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_oc_ram_0:oc_ram_0\|altsyncram:the_altsyncram\|altsyncram_n6h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006009452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1e_sub_cpu_0 FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0 " "Elaborating entity \"FTOP_MSOC_CPU_1e_sub_cpu_0\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e.v" "sub_cpu_0" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006010087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1e_sub_cpu_0_cpu FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu " "Elaborating entity \"FTOP_MSOC_CPU_1e_sub_cpu_0_cpu\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0.v" "cpu" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006010114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_test_bench FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_test_bench:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_test_bench " "Elaborating entity \"FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_test_bench\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_test_bench:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_test_bench\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_test_bench" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006010351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_register_bank_a_module FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_register_bank_a_module:FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_register_bank_a " "Elaborating entity \"FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_register_bank_a_module\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_register_bank_a_module:FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_register_bank_a\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" "FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_register_bank_a" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006010388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_register_bank_b_module FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_register_bank_b_module:FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_register_bank_b " "Elaborating entity \"FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_register_bank_b_module\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_register_bank_b_module:FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_register_bank_b\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" "FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_register_bank_b" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006010480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci " "Elaborating entity \"FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006010572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_debug FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_debug " "Elaborating entity \"FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_debug\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_debug\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_debug" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006010635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_break FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_break:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_break " "Elaborating entity \"FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_break\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_break:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_break\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_break" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006010687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_xbrk FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_xbrk:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_xbrk " "Elaborating entity \"FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_xbrk\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_xbrk:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_xbrk\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_xbrk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006010768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_dbrk FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_dbrk:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_dbrk " "Elaborating entity \"FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_dbrk\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_dbrk:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_dbrk\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_dbrk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006010791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_itrace FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_itrace:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_itrace " "Elaborating entity \"FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_itrace\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_itrace:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_itrace\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_itrace" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006010817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_dtrace FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_dtrace:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_dtrace " "Elaborating entity \"FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_dtrace\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_dtrace:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_dtrace\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_dtrace" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006010841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_td_mode FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_dtrace:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_dtrace\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_td_mode:FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_td_mode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_dtrace:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_dtrace\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_td_mode:FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" "FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006010928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_fifo FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_fifo " "Elaborating entity \"FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_fifo\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_fifo\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_fifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006010947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006011023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006011042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_fifo:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_fifo\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006011061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_pib FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_pib:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_pib " "Elaborating entity \"FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_pib\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_pib:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_pib\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_pib" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006011081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_im FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_im:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_im " "Elaborating entity \"FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_im\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_im:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_im\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_im" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006011099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_avalon_reg FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_avalon_reg:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_avalon_reg " "Elaborating entity \"FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_avalon_reg\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_avalon_reg:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_avalon_reg\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_avalon_reg" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006011127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_ocimem FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_ocimem:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_ocimem " "Elaborating entity \"FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_ocimem\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_ocimem:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_ocimem\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_ocimem" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006011153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_ociram_sp_ram_module FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_ocimem:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_ocimem\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_ociram_sp_ram_module:FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_ociram_sp_ram " "Elaborating entity \"FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_ociram_sp_ram_module\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_ocimem:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_ocimem\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_ociram_sp_ram_module:FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_ociram_sp_ram\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" "FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_ociram_sp_ram" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006011229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_debug_slave_wrapper FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_debug_slave_wrapper " "Elaborating entity \"FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_debug_slave_wrapper\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_debug_slave_wrapper\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" "the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_debug_slave_wrapper" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006011321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_debug_slave_tck FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_debug_slave_wrapper\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_debug_slave_tck:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_debug_slave_tck " "Elaborating entity \"FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_debug_slave_tck\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_debug_slave_wrapper\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_debug_slave_tck:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_debug_slave_tck\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_debug_slave_wrapper.v" "the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_debug_slave_tck" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006011347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_debug_slave_sysclk FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_debug_slave_wrapper\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_debug_slave_sysclk:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_debug_slave_sysclk " "Elaborating entity \"FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_debug_slave_sysclk\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_debug_slave_wrapper:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_debug_slave_wrapper\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_debug_slave_sysclk:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_debug_slave_sysclk\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_debug_slave_wrapper.v" "the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_debug_slave_sysclk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006011471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_cpu_1a FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1a:cpu_1a " "Elaborating entity \"FTOP_MSOC_cpu_1a\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1a:cpu_1a\"" {  } { { "FTOP_MSOC/synthesis/FTOP_MSOC.v" "cpu_1a" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/FTOP_MSOC.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006013494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_cpu_1a_cpu FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1a:cpu_1a\|FTOP_MSOC_cpu_1a_cpu:cpu " "Elaborating entity \"FTOP_MSOC_cpu_1a_cpu\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1a:cpu_1a\|FTOP_MSOC_cpu_1a_cpu:cpu\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a.v" "cpu" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006013521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_cpu_1a_cpu_test_bench FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1a:cpu_1a\|FTOP_MSOC_cpu_1a_cpu:cpu\|FTOP_MSOC_cpu_1a_cpu_test_bench:the_FTOP_MSOC_cpu_1a_cpu_test_bench " "Elaborating entity \"FTOP_MSOC_cpu_1a_cpu_test_bench\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1a:cpu_1a\|FTOP_MSOC_cpu_1a_cpu:cpu\|FTOP_MSOC_cpu_1a_cpu_test_bench:the_FTOP_MSOC_cpu_1a_cpu_test_bench\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" "the_FTOP_MSOC_cpu_1a_cpu_test_bench" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" 3563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006013765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_cpu_1a_cpu_register_bank_a_module FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1a:cpu_1a\|FTOP_MSOC_cpu_1a_cpu:cpu\|FTOP_MSOC_cpu_1a_cpu_register_bank_a_module:FTOP_MSOC_cpu_1a_cpu_register_bank_a " "Elaborating entity \"FTOP_MSOC_cpu_1a_cpu_register_bank_a_module\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1a:cpu_1a\|FTOP_MSOC_cpu_1a_cpu:cpu\|FTOP_MSOC_cpu_1a_cpu_register_bank_a_module:FTOP_MSOC_cpu_1a_cpu_register_bank_a\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" "FTOP_MSOC_cpu_1a_cpu_register_bank_a" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006013804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_cpu_1a_cpu_register_bank_b_module FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1a:cpu_1a\|FTOP_MSOC_cpu_1a_cpu:cpu\|FTOP_MSOC_cpu_1a_cpu_register_bank_b_module:FTOP_MSOC_cpu_1a_cpu_register_bank_b " "Elaborating entity \"FTOP_MSOC_cpu_1a_cpu_register_bank_b_module\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1a:cpu_1a\|FTOP_MSOC_cpu_1a_cpu:cpu\|FTOP_MSOC_cpu_1a_cpu_register_bank_b_module:FTOP_MSOC_cpu_1a_cpu_register_bank_b\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" "FTOP_MSOC_cpu_1a_cpu_register_bank_b" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" 4097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006013896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_cpu_1a_cpu_nios2_oci FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1a:cpu_1a\|FTOP_MSOC_cpu_1a_cpu:cpu\|FTOP_MSOC_cpu_1a_cpu_nios2_oci:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci " "Elaborating entity \"FTOP_MSOC_cpu_1a_cpu_nios2_oci\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1a:cpu_1a\|FTOP_MSOC_cpu_1a_cpu:cpu\|FTOP_MSOC_cpu_1a_cpu_nios2_oci:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" "the_FTOP_MSOC_cpu_1a_cpu_nios2_oci" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" 4593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006013987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_cpu_1a_cpu_nios2_oci_debug FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1a:cpu_1a\|FTOP_MSOC_cpu_1a_cpu:cpu\|FTOP_MSOC_cpu_1a_cpu_nios2_oci:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci\|FTOP_MSOC_cpu_1a_cpu_nios2_oci_debug:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci_debug " "Elaborating entity \"FTOP_MSOC_cpu_1a_cpu_nios2_oci_debug\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1a:cpu_1a\|FTOP_MSOC_cpu_1a_cpu:cpu\|FTOP_MSOC_cpu_1a_cpu_nios2_oci:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci\|FTOP_MSOC_cpu_1a_cpu_nios2_oci_debug:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci_debug\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" "the_FTOP_MSOC_cpu_1a_cpu_nios2_oci_debug" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006014048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_cpu_1a_cpu_nios2_oci_break FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1a:cpu_1a\|FTOP_MSOC_cpu_1a_cpu:cpu\|FTOP_MSOC_cpu_1a_cpu_nios2_oci:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci\|FTOP_MSOC_cpu_1a_cpu_nios2_oci_break:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci_break " "Elaborating entity \"FTOP_MSOC_cpu_1a_cpu_nios2_oci_break\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1a:cpu_1a\|FTOP_MSOC_cpu_1a_cpu:cpu\|FTOP_MSOC_cpu_1a_cpu_nios2_oci:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci\|FTOP_MSOC_cpu_1a_cpu_nios2_oci_break:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci_break\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" "the_FTOP_MSOC_cpu_1a_cpu_nios2_oci_break" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006014094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_cpu_1a_cpu_nios2_oci_xbrk FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1a:cpu_1a\|FTOP_MSOC_cpu_1a_cpu:cpu\|FTOP_MSOC_cpu_1a_cpu_nios2_oci:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci\|FTOP_MSOC_cpu_1a_cpu_nios2_oci_xbrk:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci_xbrk " "Elaborating entity \"FTOP_MSOC_cpu_1a_cpu_nios2_oci_xbrk\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1a:cpu_1a\|FTOP_MSOC_cpu_1a_cpu:cpu\|FTOP_MSOC_cpu_1a_cpu_nios2_oci:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci\|FTOP_MSOC_cpu_1a_cpu_nios2_oci_xbrk:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci_xbrk\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" "the_FTOP_MSOC_cpu_1a_cpu_nios2_oci_xbrk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006014142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_cpu_1a_cpu_nios2_oci_dbrk FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1a:cpu_1a\|FTOP_MSOC_cpu_1a_cpu:cpu\|FTOP_MSOC_cpu_1a_cpu_nios2_oci:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci\|FTOP_MSOC_cpu_1a_cpu_nios2_oci_dbrk:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci_dbrk " "Elaborating entity \"FTOP_MSOC_cpu_1a_cpu_nios2_oci_dbrk\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1a:cpu_1a\|FTOP_MSOC_cpu_1a_cpu:cpu\|FTOP_MSOC_cpu_1a_cpu_nios2_oci:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci\|FTOP_MSOC_cpu_1a_cpu_nios2_oci_dbrk:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci_dbrk\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" "the_FTOP_MSOC_cpu_1a_cpu_nios2_oci_dbrk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006014164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_cpu_1a_cpu_nios2_oci_itrace FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1a:cpu_1a\|FTOP_MSOC_cpu_1a_cpu:cpu\|FTOP_MSOC_cpu_1a_cpu_nios2_oci:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci\|FTOP_MSOC_cpu_1a_cpu_nios2_oci_itrace:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci_itrace " "Elaborating entity \"FTOP_MSOC_cpu_1a_cpu_nios2_oci_itrace\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1a:cpu_1a\|FTOP_MSOC_cpu_1a_cpu:cpu\|FTOP_MSOC_cpu_1a_cpu_nios2_oci:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci\|FTOP_MSOC_cpu_1a_cpu_nios2_oci_itrace:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci_itrace\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" "the_FTOP_MSOC_cpu_1a_cpu_nios2_oci_itrace" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006014188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_cpu_1a_cpu_nios2_oci_dtrace FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1a:cpu_1a\|FTOP_MSOC_cpu_1a_cpu:cpu\|FTOP_MSOC_cpu_1a_cpu_nios2_oci:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci\|FTOP_MSOC_cpu_1a_cpu_nios2_oci_dtrace:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci_dtrace " "Elaborating entity \"FTOP_MSOC_cpu_1a_cpu_nios2_oci_dtrace\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1a:cpu_1a\|FTOP_MSOC_cpu_1a_cpu:cpu\|FTOP_MSOC_cpu_1a_cpu_nios2_oci:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci\|FTOP_MSOC_cpu_1a_cpu_nios2_oci_dtrace:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci_dtrace\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" "the_FTOP_MSOC_cpu_1a_cpu_nios2_oci_dtrace" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006014211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_cpu_1a_cpu_nios2_oci_td_mode FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1a:cpu_1a\|FTOP_MSOC_cpu_1a_cpu:cpu\|FTOP_MSOC_cpu_1a_cpu_nios2_oci:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci\|FTOP_MSOC_cpu_1a_cpu_nios2_oci_dtrace:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci_dtrace\|FTOP_MSOC_cpu_1a_cpu_nios2_oci_td_mode:FTOP_MSOC_cpu_1a_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"FTOP_MSOC_cpu_1a_cpu_nios2_oci_td_mode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1a:cpu_1a\|FTOP_MSOC_cpu_1a_cpu:cpu\|FTOP_MSOC_cpu_1a_cpu_nios2_oci:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci\|FTOP_MSOC_cpu_1a_cpu_nios2_oci_dtrace:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci_dtrace\|FTOP_MSOC_cpu_1a_cpu_nios2_oci_td_mode:FTOP_MSOC_cpu_1a_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" "FTOP_MSOC_cpu_1a_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006014253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_cpu_1a_cpu_nios2_oci_fifo FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1a:cpu_1a\|FTOP_MSOC_cpu_1a_cpu:cpu\|FTOP_MSOC_cpu_1a_cpu_nios2_oci:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci\|FTOP_MSOC_cpu_1a_cpu_nios2_oci_fifo:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci_fifo " "Elaborating entity \"FTOP_MSOC_cpu_1a_cpu_nios2_oci_fifo\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1a:cpu_1a\|FTOP_MSOC_cpu_1a_cpu:cpu\|FTOP_MSOC_cpu_1a_cpu_nios2_oci:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci\|FTOP_MSOC_cpu_1a_cpu_nios2_oci_fifo:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci_fifo\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" "the_FTOP_MSOC_cpu_1a_cpu_nios2_oci_fifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006014271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_cpu_1a_cpu_nios2_oci_compute_input_tm_cnt FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1a:cpu_1a\|FTOP_MSOC_cpu_1a_cpu:cpu\|FTOP_MSOC_cpu_1a_cpu_nios2_oci:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci\|FTOP_MSOC_cpu_1a_cpu_nios2_oci_fifo:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci_fifo\|FTOP_MSOC_cpu_1a_cpu_nios2_oci_compute_input_tm_cnt:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"FTOP_MSOC_cpu_1a_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1a:cpu_1a\|FTOP_MSOC_cpu_1a_cpu:cpu\|FTOP_MSOC_cpu_1a_cpu_nios2_oci:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci\|FTOP_MSOC_cpu_1a_cpu_nios2_oci_fifo:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci_fifo\|FTOP_MSOC_cpu_1a_cpu_nios2_oci_compute_input_tm_cnt:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" "the_FTOP_MSOC_cpu_1a_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006014353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_cpu_1a_cpu_nios2_oci_fifo_wrptr_inc FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1a:cpu_1a\|FTOP_MSOC_cpu_1a_cpu:cpu\|FTOP_MSOC_cpu_1a_cpu_nios2_oci:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci\|FTOP_MSOC_cpu_1a_cpu_nios2_oci_fifo:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci_fifo\|FTOP_MSOC_cpu_1a_cpu_nios2_oci_fifo_wrptr_inc:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"FTOP_MSOC_cpu_1a_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1a:cpu_1a\|FTOP_MSOC_cpu_1a_cpu:cpu\|FTOP_MSOC_cpu_1a_cpu_nios2_oci:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci\|FTOP_MSOC_cpu_1a_cpu_nios2_oci_fifo:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci_fifo\|FTOP_MSOC_cpu_1a_cpu_nios2_oci_fifo_wrptr_inc:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" "the_FTOP_MSOC_cpu_1a_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006014372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_cpu_1a_cpu_nios2_oci_fifo_cnt_inc FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1a:cpu_1a\|FTOP_MSOC_cpu_1a_cpu:cpu\|FTOP_MSOC_cpu_1a_cpu_nios2_oci:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci\|FTOP_MSOC_cpu_1a_cpu_nios2_oci_fifo:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci_fifo\|FTOP_MSOC_cpu_1a_cpu_nios2_oci_fifo_cnt_inc:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"FTOP_MSOC_cpu_1a_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1a:cpu_1a\|FTOP_MSOC_cpu_1a_cpu:cpu\|FTOP_MSOC_cpu_1a_cpu_nios2_oci:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci\|FTOP_MSOC_cpu_1a_cpu_nios2_oci_fifo:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci_fifo\|FTOP_MSOC_cpu_1a_cpu_nios2_oci_fifo_cnt_inc:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" "the_FTOP_MSOC_cpu_1a_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006014389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_cpu_1a_cpu_nios2_oci_pib FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1a:cpu_1a\|FTOP_MSOC_cpu_1a_cpu:cpu\|FTOP_MSOC_cpu_1a_cpu_nios2_oci:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci\|FTOP_MSOC_cpu_1a_cpu_nios2_oci_pib:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci_pib " "Elaborating entity \"FTOP_MSOC_cpu_1a_cpu_nios2_oci_pib\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1a:cpu_1a\|FTOP_MSOC_cpu_1a_cpu:cpu\|FTOP_MSOC_cpu_1a_cpu_nios2_oci:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci\|FTOP_MSOC_cpu_1a_cpu_nios2_oci_pib:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci_pib\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" "the_FTOP_MSOC_cpu_1a_cpu_nios2_oci_pib" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006014408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_cpu_1a_cpu_nios2_oci_im FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1a:cpu_1a\|FTOP_MSOC_cpu_1a_cpu:cpu\|FTOP_MSOC_cpu_1a_cpu_nios2_oci:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci\|FTOP_MSOC_cpu_1a_cpu_nios2_oci_im:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci_im " "Elaborating entity \"FTOP_MSOC_cpu_1a_cpu_nios2_oci_im\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1a:cpu_1a\|FTOP_MSOC_cpu_1a_cpu:cpu\|FTOP_MSOC_cpu_1a_cpu_nios2_oci:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci\|FTOP_MSOC_cpu_1a_cpu_nios2_oci_im:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci_im\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" "the_FTOP_MSOC_cpu_1a_cpu_nios2_oci_im" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006014426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_cpu_1a_cpu_nios2_avalon_reg FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1a:cpu_1a\|FTOP_MSOC_cpu_1a_cpu:cpu\|FTOP_MSOC_cpu_1a_cpu_nios2_oci:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci\|FTOP_MSOC_cpu_1a_cpu_nios2_avalon_reg:the_FTOP_MSOC_cpu_1a_cpu_nios2_avalon_reg " "Elaborating entity \"FTOP_MSOC_cpu_1a_cpu_nios2_avalon_reg\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1a:cpu_1a\|FTOP_MSOC_cpu_1a_cpu:cpu\|FTOP_MSOC_cpu_1a_cpu_nios2_oci:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci\|FTOP_MSOC_cpu_1a_cpu_nios2_avalon_reg:the_FTOP_MSOC_cpu_1a_cpu_nios2_avalon_reg\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" "the_FTOP_MSOC_cpu_1a_cpu_nios2_avalon_reg" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006014448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_cpu_1a_cpu_nios2_ocimem FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1a:cpu_1a\|FTOP_MSOC_cpu_1a_cpu:cpu\|FTOP_MSOC_cpu_1a_cpu_nios2_oci:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci\|FTOP_MSOC_cpu_1a_cpu_nios2_ocimem:the_FTOP_MSOC_cpu_1a_cpu_nios2_ocimem " "Elaborating entity \"FTOP_MSOC_cpu_1a_cpu_nios2_ocimem\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1a:cpu_1a\|FTOP_MSOC_cpu_1a_cpu:cpu\|FTOP_MSOC_cpu_1a_cpu_nios2_oci:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci\|FTOP_MSOC_cpu_1a_cpu_nios2_ocimem:the_FTOP_MSOC_cpu_1a_cpu_nios2_ocimem\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" "the_FTOP_MSOC_cpu_1a_cpu_nios2_ocimem" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006014472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_cpu_1a_cpu_ociram_sp_ram_module FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1a:cpu_1a\|FTOP_MSOC_cpu_1a_cpu:cpu\|FTOP_MSOC_cpu_1a_cpu_nios2_oci:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci\|FTOP_MSOC_cpu_1a_cpu_nios2_ocimem:the_FTOP_MSOC_cpu_1a_cpu_nios2_ocimem\|FTOP_MSOC_cpu_1a_cpu_ociram_sp_ram_module:FTOP_MSOC_cpu_1a_cpu_ociram_sp_ram " "Elaborating entity \"FTOP_MSOC_cpu_1a_cpu_ociram_sp_ram_module\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1a:cpu_1a\|FTOP_MSOC_cpu_1a_cpu:cpu\|FTOP_MSOC_cpu_1a_cpu_nios2_oci:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci\|FTOP_MSOC_cpu_1a_cpu_nios2_ocimem:the_FTOP_MSOC_cpu_1a_cpu_nios2_ocimem\|FTOP_MSOC_cpu_1a_cpu_ociram_sp_ram_module:FTOP_MSOC_cpu_1a_cpu_ociram_sp_ram\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" "FTOP_MSOC_cpu_1a_cpu_ociram_sp_ram" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006014520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_cpu_1a_cpu_debug_slave_wrapper FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1a:cpu_1a\|FTOP_MSOC_cpu_1a_cpu:cpu\|FTOP_MSOC_cpu_1a_cpu_nios2_oci:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci\|FTOP_MSOC_cpu_1a_cpu_debug_slave_wrapper:the_FTOP_MSOC_cpu_1a_cpu_debug_slave_wrapper " "Elaborating entity \"FTOP_MSOC_cpu_1a_cpu_debug_slave_wrapper\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1a:cpu_1a\|FTOP_MSOC_cpu_1a_cpu:cpu\|FTOP_MSOC_cpu_1a_cpu_nios2_oci:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci\|FTOP_MSOC_cpu_1a_cpu_debug_slave_wrapper:the_FTOP_MSOC_cpu_1a_cpu_debug_slave_wrapper\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" "the_FTOP_MSOC_cpu_1a_cpu_debug_slave_wrapper" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006014612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_cpu_1a_cpu_debug_slave_tck FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1a:cpu_1a\|FTOP_MSOC_cpu_1a_cpu:cpu\|FTOP_MSOC_cpu_1a_cpu_nios2_oci:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci\|FTOP_MSOC_cpu_1a_cpu_debug_slave_wrapper:the_FTOP_MSOC_cpu_1a_cpu_debug_slave_wrapper\|FTOP_MSOC_cpu_1a_cpu_debug_slave_tck:the_FTOP_MSOC_cpu_1a_cpu_debug_slave_tck " "Elaborating entity \"FTOP_MSOC_cpu_1a_cpu_debug_slave_tck\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1a:cpu_1a\|FTOP_MSOC_cpu_1a_cpu:cpu\|FTOP_MSOC_cpu_1a_cpu_nios2_oci:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci\|FTOP_MSOC_cpu_1a_cpu_debug_slave_wrapper:the_FTOP_MSOC_cpu_1a_cpu_debug_slave_wrapper\|FTOP_MSOC_cpu_1a_cpu_debug_slave_tck:the_FTOP_MSOC_cpu_1a_cpu_debug_slave_tck\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu_debug_slave_wrapper.v" "the_FTOP_MSOC_cpu_1a_cpu_debug_slave_tck" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006014638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_cpu_1a_cpu_debug_slave_sysclk FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1a:cpu_1a\|FTOP_MSOC_cpu_1a_cpu:cpu\|FTOP_MSOC_cpu_1a_cpu_nios2_oci:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci\|FTOP_MSOC_cpu_1a_cpu_debug_slave_wrapper:the_FTOP_MSOC_cpu_1a_cpu_debug_slave_wrapper\|FTOP_MSOC_cpu_1a_cpu_debug_slave_sysclk:the_FTOP_MSOC_cpu_1a_cpu_debug_slave_sysclk " "Elaborating entity \"FTOP_MSOC_cpu_1a_cpu_debug_slave_sysclk\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1a:cpu_1a\|FTOP_MSOC_cpu_1a_cpu:cpu\|FTOP_MSOC_cpu_1a_cpu_nios2_oci:the_FTOP_MSOC_cpu_1a_cpu_nios2_oci\|FTOP_MSOC_cpu_1a_cpu_debug_slave_wrapper:the_FTOP_MSOC_cpu_1a_cpu_debug_slave_wrapper\|FTOP_MSOC_cpu_1a_cpu_debug_slave_sysclk:the_FTOP_MSOC_cpu_1a_cpu_debug_slave_sysclk\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu_debug_slave_wrapper.v" "the_FTOP_MSOC_cpu_1a_cpu_debug_slave_sysclk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006014723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_cpu_1f FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1f:cpu_1f " "Elaborating entity \"FTOP_MSOC_cpu_1f\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1f:cpu_1f\"" {  } { { "FTOP_MSOC/synthesis/FTOP_MSOC.v" "cpu_1f" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/FTOP_MSOC.v" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006014910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_cpu_1f_cpu FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1f:cpu_1f\|FTOP_MSOC_cpu_1f_cpu:cpu " "Elaborating entity \"FTOP_MSOC_cpu_1f_cpu\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1f:cpu_1f\|FTOP_MSOC_cpu_1f_cpu:cpu\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f.v" "cpu" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006014939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_cpu_1f_cpu_test_bench FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1f:cpu_1f\|FTOP_MSOC_cpu_1f_cpu:cpu\|FTOP_MSOC_cpu_1f_cpu_test_bench:the_FTOP_MSOC_cpu_1f_cpu_test_bench " "Elaborating entity \"FTOP_MSOC_cpu_1f_cpu_test_bench\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1f:cpu_1f\|FTOP_MSOC_cpu_1f_cpu:cpu\|FTOP_MSOC_cpu_1f_cpu_test_bench:the_FTOP_MSOC_cpu_1f_cpu_test_bench\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" "the_FTOP_MSOC_cpu_1f_cpu_test_bench" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" 3563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006015185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_cpu_1f_cpu_register_bank_a_module FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1f:cpu_1f\|FTOP_MSOC_cpu_1f_cpu:cpu\|FTOP_MSOC_cpu_1f_cpu_register_bank_a_module:FTOP_MSOC_cpu_1f_cpu_register_bank_a " "Elaborating entity \"FTOP_MSOC_cpu_1f_cpu_register_bank_a_module\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1f:cpu_1f\|FTOP_MSOC_cpu_1f_cpu:cpu\|FTOP_MSOC_cpu_1f_cpu_register_bank_a_module:FTOP_MSOC_cpu_1f_cpu_register_bank_a\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" "FTOP_MSOC_cpu_1f_cpu_register_bank_a" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006015227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_cpu_1f_cpu_register_bank_b_module FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1f:cpu_1f\|FTOP_MSOC_cpu_1f_cpu:cpu\|FTOP_MSOC_cpu_1f_cpu_register_bank_b_module:FTOP_MSOC_cpu_1f_cpu_register_bank_b " "Elaborating entity \"FTOP_MSOC_cpu_1f_cpu_register_bank_b_module\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1f:cpu_1f\|FTOP_MSOC_cpu_1f_cpu:cpu\|FTOP_MSOC_cpu_1f_cpu_register_bank_b_module:FTOP_MSOC_cpu_1f_cpu_register_bank_b\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" "FTOP_MSOC_cpu_1f_cpu_register_bank_b" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" 4097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006015316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_cpu_1f_cpu_nios2_oci FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1f:cpu_1f\|FTOP_MSOC_cpu_1f_cpu:cpu\|FTOP_MSOC_cpu_1f_cpu_nios2_oci:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci " "Elaborating entity \"FTOP_MSOC_cpu_1f_cpu_nios2_oci\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1f:cpu_1f\|FTOP_MSOC_cpu_1f_cpu:cpu\|FTOP_MSOC_cpu_1f_cpu_nios2_oci:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" "the_FTOP_MSOC_cpu_1f_cpu_nios2_oci" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" 4593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006015408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_cpu_1f_cpu_nios2_oci_debug FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1f:cpu_1f\|FTOP_MSOC_cpu_1f_cpu:cpu\|FTOP_MSOC_cpu_1f_cpu_nios2_oci:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci\|FTOP_MSOC_cpu_1f_cpu_nios2_oci_debug:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci_debug " "Elaborating entity \"FTOP_MSOC_cpu_1f_cpu_nios2_oci_debug\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1f:cpu_1f\|FTOP_MSOC_cpu_1f_cpu:cpu\|FTOP_MSOC_cpu_1f_cpu_nios2_oci:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci\|FTOP_MSOC_cpu_1f_cpu_nios2_oci_debug:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci_debug\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" "the_FTOP_MSOC_cpu_1f_cpu_nios2_oci_debug" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006015468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_cpu_1f_cpu_nios2_oci_break FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1f:cpu_1f\|FTOP_MSOC_cpu_1f_cpu:cpu\|FTOP_MSOC_cpu_1f_cpu_nios2_oci:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci\|FTOP_MSOC_cpu_1f_cpu_nios2_oci_break:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci_break " "Elaborating entity \"FTOP_MSOC_cpu_1f_cpu_nios2_oci_break\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1f:cpu_1f\|FTOP_MSOC_cpu_1f_cpu:cpu\|FTOP_MSOC_cpu_1f_cpu_nios2_oci:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci\|FTOP_MSOC_cpu_1f_cpu_nios2_oci_break:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci_break\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" "the_FTOP_MSOC_cpu_1f_cpu_nios2_oci_break" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006015514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_cpu_1f_cpu_nios2_oci_xbrk FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1f:cpu_1f\|FTOP_MSOC_cpu_1f_cpu:cpu\|FTOP_MSOC_cpu_1f_cpu_nios2_oci:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci\|FTOP_MSOC_cpu_1f_cpu_nios2_oci_xbrk:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci_xbrk " "Elaborating entity \"FTOP_MSOC_cpu_1f_cpu_nios2_oci_xbrk\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1f:cpu_1f\|FTOP_MSOC_cpu_1f_cpu:cpu\|FTOP_MSOC_cpu_1f_cpu_nios2_oci:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci\|FTOP_MSOC_cpu_1f_cpu_nios2_oci_xbrk:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci_xbrk\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" "the_FTOP_MSOC_cpu_1f_cpu_nios2_oci_xbrk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006015559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_cpu_1f_cpu_nios2_oci_dbrk FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1f:cpu_1f\|FTOP_MSOC_cpu_1f_cpu:cpu\|FTOP_MSOC_cpu_1f_cpu_nios2_oci:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci\|FTOP_MSOC_cpu_1f_cpu_nios2_oci_dbrk:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci_dbrk " "Elaborating entity \"FTOP_MSOC_cpu_1f_cpu_nios2_oci_dbrk\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1f:cpu_1f\|FTOP_MSOC_cpu_1f_cpu:cpu\|FTOP_MSOC_cpu_1f_cpu_nios2_oci:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci\|FTOP_MSOC_cpu_1f_cpu_nios2_oci_dbrk:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci_dbrk\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" "the_FTOP_MSOC_cpu_1f_cpu_nios2_oci_dbrk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006015581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_cpu_1f_cpu_nios2_oci_itrace FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1f:cpu_1f\|FTOP_MSOC_cpu_1f_cpu:cpu\|FTOP_MSOC_cpu_1f_cpu_nios2_oci:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci\|FTOP_MSOC_cpu_1f_cpu_nios2_oci_itrace:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci_itrace " "Elaborating entity \"FTOP_MSOC_cpu_1f_cpu_nios2_oci_itrace\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1f:cpu_1f\|FTOP_MSOC_cpu_1f_cpu:cpu\|FTOP_MSOC_cpu_1f_cpu_nios2_oci:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci\|FTOP_MSOC_cpu_1f_cpu_nios2_oci_itrace:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci_itrace\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" "the_FTOP_MSOC_cpu_1f_cpu_nios2_oci_itrace" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006015603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_cpu_1f_cpu_nios2_oci_dtrace FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1f:cpu_1f\|FTOP_MSOC_cpu_1f_cpu:cpu\|FTOP_MSOC_cpu_1f_cpu_nios2_oci:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci\|FTOP_MSOC_cpu_1f_cpu_nios2_oci_dtrace:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci_dtrace " "Elaborating entity \"FTOP_MSOC_cpu_1f_cpu_nios2_oci_dtrace\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1f:cpu_1f\|FTOP_MSOC_cpu_1f_cpu:cpu\|FTOP_MSOC_cpu_1f_cpu_nios2_oci:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci\|FTOP_MSOC_cpu_1f_cpu_nios2_oci_dtrace:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci_dtrace\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" "the_FTOP_MSOC_cpu_1f_cpu_nios2_oci_dtrace" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006015626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_cpu_1f_cpu_nios2_oci_td_mode FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1f:cpu_1f\|FTOP_MSOC_cpu_1f_cpu:cpu\|FTOP_MSOC_cpu_1f_cpu_nios2_oci:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci\|FTOP_MSOC_cpu_1f_cpu_nios2_oci_dtrace:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci_dtrace\|FTOP_MSOC_cpu_1f_cpu_nios2_oci_td_mode:FTOP_MSOC_cpu_1f_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"FTOP_MSOC_cpu_1f_cpu_nios2_oci_td_mode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1f:cpu_1f\|FTOP_MSOC_cpu_1f_cpu:cpu\|FTOP_MSOC_cpu_1f_cpu_nios2_oci:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci\|FTOP_MSOC_cpu_1f_cpu_nios2_oci_dtrace:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci_dtrace\|FTOP_MSOC_cpu_1f_cpu_nios2_oci_td_mode:FTOP_MSOC_cpu_1f_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" "FTOP_MSOC_cpu_1f_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006015666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_cpu_1f_cpu_nios2_oci_fifo FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1f:cpu_1f\|FTOP_MSOC_cpu_1f_cpu:cpu\|FTOP_MSOC_cpu_1f_cpu_nios2_oci:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci\|FTOP_MSOC_cpu_1f_cpu_nios2_oci_fifo:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci_fifo " "Elaborating entity \"FTOP_MSOC_cpu_1f_cpu_nios2_oci_fifo\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1f:cpu_1f\|FTOP_MSOC_cpu_1f_cpu:cpu\|FTOP_MSOC_cpu_1f_cpu_nios2_oci:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci\|FTOP_MSOC_cpu_1f_cpu_nios2_oci_fifo:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci_fifo\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" "the_FTOP_MSOC_cpu_1f_cpu_nios2_oci_fifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006015684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_cpu_1f_cpu_nios2_oci_compute_input_tm_cnt FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1f:cpu_1f\|FTOP_MSOC_cpu_1f_cpu:cpu\|FTOP_MSOC_cpu_1f_cpu_nios2_oci:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci\|FTOP_MSOC_cpu_1f_cpu_nios2_oci_fifo:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci_fifo\|FTOP_MSOC_cpu_1f_cpu_nios2_oci_compute_input_tm_cnt:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"FTOP_MSOC_cpu_1f_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1f:cpu_1f\|FTOP_MSOC_cpu_1f_cpu:cpu\|FTOP_MSOC_cpu_1f_cpu_nios2_oci:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci\|FTOP_MSOC_cpu_1f_cpu_nios2_oci_fifo:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci_fifo\|FTOP_MSOC_cpu_1f_cpu_nios2_oci_compute_input_tm_cnt:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" "the_FTOP_MSOC_cpu_1f_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006015757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_cpu_1f_cpu_nios2_oci_fifo_wrptr_inc FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1f:cpu_1f\|FTOP_MSOC_cpu_1f_cpu:cpu\|FTOP_MSOC_cpu_1f_cpu_nios2_oci:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci\|FTOP_MSOC_cpu_1f_cpu_nios2_oci_fifo:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci_fifo\|FTOP_MSOC_cpu_1f_cpu_nios2_oci_fifo_wrptr_inc:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"FTOP_MSOC_cpu_1f_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1f:cpu_1f\|FTOP_MSOC_cpu_1f_cpu:cpu\|FTOP_MSOC_cpu_1f_cpu_nios2_oci:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci\|FTOP_MSOC_cpu_1f_cpu_nios2_oci_fifo:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci_fifo\|FTOP_MSOC_cpu_1f_cpu_nios2_oci_fifo_wrptr_inc:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" "the_FTOP_MSOC_cpu_1f_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006015774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_cpu_1f_cpu_nios2_oci_fifo_cnt_inc FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1f:cpu_1f\|FTOP_MSOC_cpu_1f_cpu:cpu\|FTOP_MSOC_cpu_1f_cpu_nios2_oci:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci\|FTOP_MSOC_cpu_1f_cpu_nios2_oci_fifo:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci_fifo\|FTOP_MSOC_cpu_1f_cpu_nios2_oci_fifo_cnt_inc:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"FTOP_MSOC_cpu_1f_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1f:cpu_1f\|FTOP_MSOC_cpu_1f_cpu:cpu\|FTOP_MSOC_cpu_1f_cpu_nios2_oci:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci\|FTOP_MSOC_cpu_1f_cpu_nios2_oci_fifo:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci_fifo\|FTOP_MSOC_cpu_1f_cpu_nios2_oci_fifo_cnt_inc:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" "the_FTOP_MSOC_cpu_1f_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006015792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_cpu_1f_cpu_nios2_oci_pib FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1f:cpu_1f\|FTOP_MSOC_cpu_1f_cpu:cpu\|FTOP_MSOC_cpu_1f_cpu_nios2_oci:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci\|FTOP_MSOC_cpu_1f_cpu_nios2_oci_pib:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci_pib " "Elaborating entity \"FTOP_MSOC_cpu_1f_cpu_nios2_oci_pib\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1f:cpu_1f\|FTOP_MSOC_cpu_1f_cpu:cpu\|FTOP_MSOC_cpu_1f_cpu_nios2_oci:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci\|FTOP_MSOC_cpu_1f_cpu_nios2_oci_pib:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci_pib\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" "the_FTOP_MSOC_cpu_1f_cpu_nios2_oci_pib" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006015811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_cpu_1f_cpu_nios2_oci_im FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1f:cpu_1f\|FTOP_MSOC_cpu_1f_cpu:cpu\|FTOP_MSOC_cpu_1f_cpu_nios2_oci:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci\|FTOP_MSOC_cpu_1f_cpu_nios2_oci_im:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci_im " "Elaborating entity \"FTOP_MSOC_cpu_1f_cpu_nios2_oci_im\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1f:cpu_1f\|FTOP_MSOC_cpu_1f_cpu:cpu\|FTOP_MSOC_cpu_1f_cpu_nios2_oci:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci\|FTOP_MSOC_cpu_1f_cpu_nios2_oci_im:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci_im\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" "the_FTOP_MSOC_cpu_1f_cpu_nios2_oci_im" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006015827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_cpu_1f_cpu_nios2_avalon_reg FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1f:cpu_1f\|FTOP_MSOC_cpu_1f_cpu:cpu\|FTOP_MSOC_cpu_1f_cpu_nios2_oci:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci\|FTOP_MSOC_cpu_1f_cpu_nios2_avalon_reg:the_FTOP_MSOC_cpu_1f_cpu_nios2_avalon_reg " "Elaborating entity \"FTOP_MSOC_cpu_1f_cpu_nios2_avalon_reg\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1f:cpu_1f\|FTOP_MSOC_cpu_1f_cpu:cpu\|FTOP_MSOC_cpu_1f_cpu_nios2_oci:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci\|FTOP_MSOC_cpu_1f_cpu_nios2_avalon_reg:the_FTOP_MSOC_cpu_1f_cpu_nios2_avalon_reg\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" "the_FTOP_MSOC_cpu_1f_cpu_nios2_avalon_reg" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006015849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_cpu_1f_cpu_nios2_ocimem FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1f:cpu_1f\|FTOP_MSOC_cpu_1f_cpu:cpu\|FTOP_MSOC_cpu_1f_cpu_nios2_oci:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci\|FTOP_MSOC_cpu_1f_cpu_nios2_ocimem:the_FTOP_MSOC_cpu_1f_cpu_nios2_ocimem " "Elaborating entity \"FTOP_MSOC_cpu_1f_cpu_nios2_ocimem\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1f:cpu_1f\|FTOP_MSOC_cpu_1f_cpu:cpu\|FTOP_MSOC_cpu_1f_cpu_nios2_oci:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci\|FTOP_MSOC_cpu_1f_cpu_nios2_ocimem:the_FTOP_MSOC_cpu_1f_cpu_nios2_ocimem\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" "the_FTOP_MSOC_cpu_1f_cpu_nios2_ocimem" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006015873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_cpu_1f_cpu_ociram_sp_ram_module FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1f:cpu_1f\|FTOP_MSOC_cpu_1f_cpu:cpu\|FTOP_MSOC_cpu_1f_cpu_nios2_oci:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci\|FTOP_MSOC_cpu_1f_cpu_nios2_ocimem:the_FTOP_MSOC_cpu_1f_cpu_nios2_ocimem\|FTOP_MSOC_cpu_1f_cpu_ociram_sp_ram_module:FTOP_MSOC_cpu_1f_cpu_ociram_sp_ram " "Elaborating entity \"FTOP_MSOC_cpu_1f_cpu_ociram_sp_ram_module\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1f:cpu_1f\|FTOP_MSOC_cpu_1f_cpu:cpu\|FTOP_MSOC_cpu_1f_cpu_nios2_oci:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci\|FTOP_MSOC_cpu_1f_cpu_nios2_ocimem:the_FTOP_MSOC_cpu_1f_cpu_nios2_ocimem\|FTOP_MSOC_cpu_1f_cpu_ociram_sp_ram_module:FTOP_MSOC_cpu_1f_cpu_ociram_sp_ram\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" "FTOP_MSOC_cpu_1f_cpu_ociram_sp_ram" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006015926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_cpu_1f_cpu_debug_slave_wrapper FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1f:cpu_1f\|FTOP_MSOC_cpu_1f_cpu:cpu\|FTOP_MSOC_cpu_1f_cpu_nios2_oci:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci\|FTOP_MSOC_cpu_1f_cpu_debug_slave_wrapper:the_FTOP_MSOC_cpu_1f_cpu_debug_slave_wrapper " "Elaborating entity \"FTOP_MSOC_cpu_1f_cpu_debug_slave_wrapper\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1f:cpu_1f\|FTOP_MSOC_cpu_1f_cpu:cpu\|FTOP_MSOC_cpu_1f_cpu_nios2_oci:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci\|FTOP_MSOC_cpu_1f_cpu_debug_slave_wrapper:the_FTOP_MSOC_cpu_1f_cpu_debug_slave_wrapper\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" "the_FTOP_MSOC_cpu_1f_cpu_debug_slave_wrapper" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006016018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_cpu_1f_cpu_debug_slave_tck FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1f:cpu_1f\|FTOP_MSOC_cpu_1f_cpu:cpu\|FTOP_MSOC_cpu_1f_cpu_nios2_oci:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci\|FTOP_MSOC_cpu_1f_cpu_debug_slave_wrapper:the_FTOP_MSOC_cpu_1f_cpu_debug_slave_wrapper\|FTOP_MSOC_cpu_1f_cpu_debug_slave_tck:the_FTOP_MSOC_cpu_1f_cpu_debug_slave_tck " "Elaborating entity \"FTOP_MSOC_cpu_1f_cpu_debug_slave_tck\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1f:cpu_1f\|FTOP_MSOC_cpu_1f_cpu:cpu\|FTOP_MSOC_cpu_1f_cpu_nios2_oci:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci\|FTOP_MSOC_cpu_1f_cpu_debug_slave_wrapper:the_FTOP_MSOC_cpu_1f_cpu_debug_slave_wrapper\|FTOP_MSOC_cpu_1f_cpu_debug_slave_tck:the_FTOP_MSOC_cpu_1f_cpu_debug_slave_tck\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu_debug_slave_wrapper.v" "the_FTOP_MSOC_cpu_1f_cpu_debug_slave_tck" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006016043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_cpu_1f_cpu_debug_slave_sysclk FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1f:cpu_1f\|FTOP_MSOC_cpu_1f_cpu:cpu\|FTOP_MSOC_cpu_1f_cpu_nios2_oci:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci\|FTOP_MSOC_cpu_1f_cpu_debug_slave_wrapper:the_FTOP_MSOC_cpu_1f_cpu_debug_slave_wrapper\|FTOP_MSOC_cpu_1f_cpu_debug_slave_sysclk:the_FTOP_MSOC_cpu_1f_cpu_debug_slave_sysclk " "Elaborating entity \"FTOP_MSOC_cpu_1f_cpu_debug_slave_sysclk\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_cpu_1f:cpu_1f\|FTOP_MSOC_cpu_1f_cpu:cpu\|FTOP_MSOC_cpu_1f_cpu_nios2_oci:the_FTOP_MSOC_cpu_1f_cpu_nios2_oci\|FTOP_MSOC_cpu_1f_cpu_debug_slave_wrapper:the_FTOP_MSOC_cpu_1f_cpu_debug_slave_wrapper\|FTOP_MSOC_cpu_1f_cpu_debug_slave_sysclk:the_FTOP_MSOC_cpu_1f_cpu_debug_slave_sysclk\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu_debug_slave_wrapper.v" "the_FTOP_MSOC_cpu_1f_cpu_debug_slave_sysclk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006016159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_fifo_qa_p1 FTOP_MSOC:inst3\|FTOP_MSOC_fifo_qa_p1:fifo_qa_p1 " "Elaborating entity \"FTOP_MSOC_fifo_qa_p1\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_fifo_qa_p1:fifo_qa_p1\"" {  } { { "FTOP_MSOC/synthesis/FTOP_MSOC.v" "fifo_qa_p1" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/FTOP_MSOC.v" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006016371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_fifo_qa_p1_scfifo_with_controls FTOP_MSOC:inst3\|FTOP_MSOC_fifo_qa_p1:fifo_qa_p1\|FTOP_MSOC_fifo_qa_p1_scfifo_with_controls:the_scfifo_with_controls " "Elaborating entity \"FTOP_MSOC_fifo_qa_p1_scfifo_with_controls\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_fifo_qa_p1:fifo_qa_p1\|FTOP_MSOC_fifo_qa_p1_scfifo_with_controls:the_scfifo_with_controls\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_fifo_qa_p1.v" "the_scfifo_with_controls" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_fifo_qa_p1.v" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006016393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_fifo_qa_p1_single_clock_fifo FTOP_MSOC:inst3\|FTOP_MSOC_fifo_qa_p1:fifo_qa_p1\|FTOP_MSOC_fifo_qa_p1_scfifo_with_controls:the_scfifo_with_controls\|FTOP_MSOC_fifo_qa_p1_single_clock_fifo:the_scfifo " "Elaborating entity \"FTOP_MSOC_fifo_qa_p1_single_clock_fifo\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_fifo_qa_p1:fifo_qa_p1\|FTOP_MSOC_fifo_qa_p1_scfifo_with_controls:the_scfifo_with_controls\|FTOP_MSOC_fifo_qa_p1_single_clock_fifo:the_scfifo\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_fifo_qa_p1.v" "the_scfifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_fifo_qa_p1.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006016434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FTOP_MSOC:inst3\|FTOP_MSOC_fifo_qa_p1:fifo_qa_p1\|FTOP_MSOC_fifo_qa_p1_scfifo_with_controls:the_scfifo_with_controls\|FTOP_MSOC_fifo_qa_p1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborating entity \"scfifo\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_fifo_qa_p1:fifo_qa_p1\|FTOP_MSOC_fifo_qa_p1_scfifo_with_controls:the_scfifo_with_controls\|FTOP_MSOC_fifo_qa_p1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_fifo_qa_p1.v" "single_clock_fifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_fifo_qa_p1.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006016811 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FTOP_MSOC:inst3\|FTOP_MSOC_fifo_qa_p1:fifo_qa_p1\|FTOP_MSOC_fifo_qa_p1_scfifo_with_controls:the_scfifo_with_controls\|FTOP_MSOC_fifo_qa_p1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"FTOP_MSOC:inst3\|FTOP_MSOC_fifo_qa_p1:fifo_qa_p1\|FTOP_MSOC_fifo_qa_p1_scfifo_with_controls:the_scfifo_with_controls\|FTOP_MSOC_fifo_qa_p1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_fifo_qa_p1.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_fifo_qa_p1.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006016822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FTOP_MSOC:inst3\|FTOP_MSOC_fifo_qa_p1:fifo_qa_p1\|FTOP_MSOC_fifo_qa_p1_scfifo_with_controls:the_scfifo_with_controls\|FTOP_MSOC_fifo_qa_p1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Instantiated megafunction \"FTOP_MSOC:inst3\|FTOP_MSOC_fifo_qa_p1:fifo_qa_p1\|FTOP_MSOC_fifo_qa_p1_scfifo_with_controls:the_scfifo_with_controls\|FTOP_MSOC_fifo_qa_p1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006016822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006016822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006016822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006016822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006016822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006016822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006016822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006016822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006016822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006016822 ""}  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_fifo_qa_p1.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_fifo_qa_p1.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719006016822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_p341.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_p341.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_p341 " "Found entity 1: scfifo_p341" {  } { { "db/scfifo_p341.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/scfifo_p341.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719006016949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719006016949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_p341 FTOP_MSOC:inst3\|FTOP_MSOC_fifo_qa_p1:fifo_qa_p1\|FTOP_MSOC_fifo_qa_p1_scfifo_with_controls:the_scfifo_with_controls\|FTOP_MSOC_fifo_qa_p1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p341:auto_generated " "Elaborating entity \"scfifo_p341\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_fifo_qa_p1:fifo_qa_p1\|FTOP_MSOC_fifo_qa_p1_scfifo_with_controls:the_scfifo_with_controls\|FTOP_MSOC_fifo_qa_p1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p341:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006016955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_0a41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_0a41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_0a41 " "Found entity 1: a_dpfifo_0a41" {  } { { "db/a_dpfifo_0a41.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_dpfifo_0a41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719006016993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719006016993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_0a41 FTOP_MSOC:inst3\|FTOP_MSOC_fifo_qa_p1:fifo_qa_p1\|FTOP_MSOC_fifo_qa_p1_scfifo_with_controls:the_scfifo_with_controls\|FTOP_MSOC_fifo_qa_p1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p341:auto_generated\|a_dpfifo_0a41:dpfifo " "Elaborating entity \"a_dpfifo_0a41\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_fifo_qa_p1:fifo_qa_p1\|FTOP_MSOC_fifo_qa_p1_scfifo_with_controls:the_scfifo_with_controls\|FTOP_MSOC_fifo_qa_p1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p341:auto_generated\|a_dpfifo_0a41:dpfifo\"" {  } { { "db/scfifo_p341.tdf" "dpfifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/scfifo_p341.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006017003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_t7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_t7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_t7f " "Found entity 1: a_fefifo_t7f" {  } { { "db/a_fefifo_t7f.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_fefifo_t7f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719006017044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719006017044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_t7f FTOP_MSOC:inst3\|FTOP_MSOC_fifo_qa_p1:fifo_qa_p1\|FTOP_MSOC_fifo_qa_p1_scfifo_with_controls:the_scfifo_with_controls\|FTOP_MSOC_fifo_qa_p1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p341:auto_generated\|a_dpfifo_0a41:dpfifo\|a_fefifo_t7f:fifo_state " "Elaborating entity \"a_fefifo_t7f\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_fifo_qa_p1:fifo_qa_p1\|FTOP_MSOC_fifo_qa_p1_scfifo_with_controls:the_scfifo_with_controls\|FTOP_MSOC_fifo_qa_p1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p341:auto_generated\|a_dpfifo_0a41:dpfifo\|a_fefifo_t7f:fifo_state\"" {  } { { "db/a_dpfifo_0a41.tdf" "fifo_state" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_dpfifo_0a41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006017056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_eo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_eo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_eo7 " "Found entity 1: cntr_eo7" {  } { { "db/cntr_eo7.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/cntr_eo7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719006017166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719006017166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_eo7 FTOP_MSOC:inst3\|FTOP_MSOC_fifo_qa_p1:fifo_qa_p1\|FTOP_MSOC_fifo_qa_p1_scfifo_with_controls:the_scfifo_with_controls\|FTOP_MSOC_fifo_qa_p1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p341:auto_generated\|a_dpfifo_0a41:dpfifo\|a_fefifo_t7f:fifo_state\|cntr_eo7:count_usedw " "Elaborating entity \"cntr_eo7\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_fifo_qa_p1:fifo_qa_p1\|FTOP_MSOC_fifo_qa_p1_scfifo_with_controls:the_scfifo_with_controls\|FTOP_MSOC_fifo_qa_p1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p341:auto_generated\|a_dpfifo_0a41:dpfifo\|a_fefifo_t7f:fifo_state\|cntr_eo7:count_usedw\"" {  } { { "db/a_fefifo_t7f.tdf" "count_usedw" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_fefifo_t7f.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006017181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gnm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gnm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gnm1 " "Found entity 1: altsyncram_gnm1" {  } { { "db/altsyncram_gnm1.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/altsyncram_gnm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719006017309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719006017309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gnm1 FTOP_MSOC:inst3\|FTOP_MSOC_fifo_qa_p1:fifo_qa_p1\|FTOP_MSOC_fifo_qa_p1_scfifo_with_controls:the_scfifo_with_controls\|FTOP_MSOC_fifo_qa_p1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p341:auto_generated\|a_dpfifo_0a41:dpfifo\|altsyncram_gnm1:FIFOram " "Elaborating entity \"altsyncram_gnm1\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_fifo_qa_p1:fifo_qa_p1\|FTOP_MSOC_fifo_qa_p1_scfifo_with_controls:the_scfifo_with_controls\|FTOP_MSOC_fifo_qa_p1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p341:auto_generated\|a_dpfifo_0a41:dpfifo\|altsyncram_gnm1:FIFOram\"" {  } { { "db/a_dpfifo_0a41.tdf" "FIFOram" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_dpfifo_0a41.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006017323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2ob " "Found entity 1: cntr_2ob" {  } { { "db/cntr_2ob.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/cntr_2ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719006017453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719006017453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2ob FTOP_MSOC:inst3\|FTOP_MSOC_fifo_qa_p1:fifo_qa_p1\|FTOP_MSOC_fifo_qa_p1_scfifo_with_controls:the_scfifo_with_controls\|FTOP_MSOC_fifo_qa_p1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p341:auto_generated\|a_dpfifo_0a41:dpfifo\|cntr_2ob:rd_ptr_count " "Elaborating entity \"cntr_2ob\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_fifo_qa_p1:fifo_qa_p1\|FTOP_MSOC_fifo_qa_p1_scfifo_with_controls:the_scfifo_with_controls\|FTOP_MSOC_fifo_qa_p1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_p341:auto_generated\|a_dpfifo_0a41:dpfifo\|cntr_2ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_0a41.tdf" "rd_ptr_count" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_dpfifo_0a41.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006017467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_fifo_qb_p1 FTOP_MSOC:inst3\|FTOP_MSOC_fifo_qb_p1:fifo_qb_p1 " "Elaborating entity \"FTOP_MSOC_fifo_qb_p1\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_fifo_qb_p1:fifo_qb_p1\"" {  } { { "FTOP_MSOC/synthesis/FTOP_MSOC.v" "fifo_qb_p1" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/FTOP_MSOC.v" 636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006018575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_fifo_qb_p1_scfifo_with_controls FTOP_MSOC:inst3\|FTOP_MSOC_fifo_qb_p1:fifo_qb_p1\|FTOP_MSOC_fifo_qb_p1_scfifo_with_controls:the_scfifo_with_controls " "Elaborating entity \"FTOP_MSOC_fifo_qb_p1_scfifo_with_controls\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_fifo_qb_p1:fifo_qb_p1\|FTOP_MSOC_fifo_qb_p1_scfifo_with_controls:the_scfifo_with_controls\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_fifo_qb_p1.v" "the_scfifo_with_controls" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_fifo_qb_p1.v" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006018598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_fifo_qb_p1_single_clock_fifo FTOP_MSOC:inst3\|FTOP_MSOC_fifo_qb_p1:fifo_qb_p1\|FTOP_MSOC_fifo_qb_p1_scfifo_with_controls:the_scfifo_with_controls\|FTOP_MSOC_fifo_qb_p1_single_clock_fifo:the_scfifo " "Elaborating entity \"FTOP_MSOC_fifo_qb_p1_single_clock_fifo\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_fifo_qb_p1:fifo_qb_p1\|FTOP_MSOC_fifo_qb_p1_scfifo_with_controls:the_scfifo_with_controls\|FTOP_MSOC_fifo_qb_p1_single_clock_fifo:the_scfifo\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_fifo_qb_p1.v" "the_scfifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_fifo_qb_p1.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006018638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FTOP_MSOC:inst3\|FTOP_MSOC_fifo_qb_p1:fifo_qb_p1\|FTOP_MSOC_fifo_qb_p1_scfifo_with_controls:the_scfifo_with_controls\|FTOP_MSOC_fifo_qb_p1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborating entity \"scfifo\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_fifo_qb_p1:fifo_qb_p1\|FTOP_MSOC_fifo_qb_p1_scfifo_with_controls:the_scfifo_with_controls\|FTOP_MSOC_fifo_qb_p1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_fifo_qb_p1.v" "single_clock_fifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_fifo_qb_p1.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006019014 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FTOP_MSOC:inst3\|FTOP_MSOC_fifo_qb_p1:fifo_qb_p1\|FTOP_MSOC_fifo_qb_p1_scfifo_with_controls:the_scfifo_with_controls\|FTOP_MSOC_fifo_qb_p1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"FTOP_MSOC:inst3\|FTOP_MSOC_fifo_qb_p1:fifo_qb_p1\|FTOP_MSOC_fifo_qb_p1_scfifo_with_controls:the_scfifo_with_controls\|FTOP_MSOC_fifo_qb_p1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_fifo_qb_p1.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_fifo_qb_p1.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006019025 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FTOP_MSOC:inst3\|FTOP_MSOC_fifo_qb_p1:fifo_qb_p1\|FTOP_MSOC_fifo_qb_p1_scfifo_with_controls:the_scfifo_with_controls\|FTOP_MSOC_fifo_qb_p1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Instantiated megafunction \"FTOP_MSOC:inst3\|FTOP_MSOC_fifo_qb_p1:fifo_qb_p1\|FTOP_MSOC_fifo_qb_p1_scfifo_with_controls:the_scfifo_with_controls\|FTOP_MSOC_fifo_qb_p1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006019025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006019025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006019025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006019025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006019025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006019025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006019025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006019025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006019025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006019025 ""}  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_fifo_qb_p1.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_fifo_qb_p1.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719006019025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1241.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1241.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1241 " "Found entity 1: scfifo_1241" {  } { { "db/scfifo_1241.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/scfifo_1241.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719006019150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719006019150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1241 FTOP_MSOC:inst3\|FTOP_MSOC_fifo_qb_p1:fifo_qb_p1\|FTOP_MSOC_fifo_qb_p1_scfifo_with_controls:the_scfifo_with_controls\|FTOP_MSOC_fifo_qb_p1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated " "Elaborating entity \"scfifo_1241\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_fifo_qb_p1:fifo_qb_p1\|FTOP_MSOC_fifo_qb_p1_scfifo_with_controls:the_scfifo_with_controls\|FTOP_MSOC_fifo_qb_p1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006019156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8841 " "Found entity 1: a_dpfifo_8841" {  } { { "db/a_dpfifo_8841.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_dpfifo_8841.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719006019197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719006019197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8841 FTOP_MSOC:inst3\|FTOP_MSOC_fifo_qb_p1:fifo_qb_p1\|FTOP_MSOC_fifo_qb_p1_scfifo_with_controls:the_scfifo_with_controls\|FTOP_MSOC_fifo_qb_p1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo " "Elaborating entity \"a_dpfifo_8841\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_fifo_qb_p1:fifo_qb_p1\|FTOP_MSOC_fifo_qb_p1_scfifo_with_controls:the_scfifo_with_controls\|FTOP_MSOC_fifo_qb_p1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\"" {  } { { "db/scfifo_1241.tdf" "dpfifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/scfifo_1241.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006019207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_56f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_56f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_56f " "Found entity 1: a_fefifo_56f" {  } { { "db/a_fefifo_56f.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_fefifo_56f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719006019247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719006019247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_56f FTOP_MSOC:inst3\|FTOP_MSOC_fifo_qb_p1:fifo_qb_p1\|FTOP_MSOC_fifo_qb_p1_scfifo_with_controls:the_scfifo_with_controls\|FTOP_MSOC_fifo_qb_p1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|a_fefifo_56f:fifo_state " "Elaborating entity \"a_fefifo_56f\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_fifo_qb_p1:fifo_qb_p1\|FTOP_MSOC_fifo_qb_p1_scfifo_with_controls:the_scfifo_with_controls\|FTOP_MSOC_fifo_qb_p1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|a_fefifo_56f:fifo_state\"" {  } { { "db/a_dpfifo_8841.tdf" "fifo_state" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_dpfifo_8841.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006019261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_co7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_co7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_co7 " "Found entity 1: cntr_co7" {  } { { "db/cntr_co7.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/cntr_co7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719006019369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719006019369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_co7 FTOP_MSOC:inst3\|FTOP_MSOC_fifo_qb_p1:fifo_qb_p1\|FTOP_MSOC_fifo_qb_p1_scfifo_with_controls:the_scfifo_with_controls\|FTOP_MSOC_fifo_qb_p1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|a_fefifo_56f:fifo_state\|cntr_co7:count_usedw " "Elaborating entity \"cntr_co7\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_fifo_qb_p1:fifo_qb_p1\|FTOP_MSOC_fifo_qb_p1_scfifo_with_controls:the_scfifo_with_controls\|FTOP_MSOC_fifo_qb_p1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|a_fefifo_56f:fifo_state\|cntr_co7:count_usedw\"" {  } { { "db/a_fefifo_56f.tdf" "count_usedw" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_fefifo_56f.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006019385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0km1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0km1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0km1 " "Found entity 1: altsyncram_0km1" {  } { { "db/altsyncram_0km1.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/altsyncram_0km1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719006019509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719006019509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0km1 FTOP_MSOC:inst3\|FTOP_MSOC_fifo_qb_p1:fifo_qb_p1\|FTOP_MSOC_fifo_qb_p1_scfifo_with_controls:the_scfifo_with_controls\|FTOP_MSOC_fifo_qb_p1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|altsyncram_0km1:FIFOram " "Elaborating entity \"altsyncram_0km1\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_fifo_qb_p1:fifo_qb_p1\|FTOP_MSOC_fifo_qb_p1_scfifo_with_controls:the_scfifo_with_controls\|FTOP_MSOC_fifo_qb_p1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|altsyncram_0km1:FIFOram\"" {  } { { "db/a_dpfifo_8841.tdf" "FIFOram" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_dpfifo_8841.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006019522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ob " "Found entity 1: cntr_0ob" {  } { { "db/cntr_0ob.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/cntr_0ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719006019653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719006019653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ob FTOP_MSOC:inst3\|FTOP_MSOC_fifo_qb_p1:fifo_qb_p1\|FTOP_MSOC_fifo_qb_p1_scfifo_with_controls:the_scfifo_with_controls\|FTOP_MSOC_fifo_qb_p1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|cntr_0ob:rd_ptr_count " "Elaborating entity \"cntr_0ob\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_fifo_qb_p1:fifo_qb_p1\|FTOP_MSOC_fifo_qb_p1_scfifo_with_controls:the_scfifo_with_controls\|FTOP_MSOC_fifo_qb_p1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|cntr_0ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_8841.tdf" "rd_ptr_count" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_dpfifo_8841.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006019666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mem_info FTOP_MSOC:inst3\|FTOP_MSOC_mem_info:mem_info " "Elaborating entity \"FTOP_MSOC_mem_info\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mem_info:mem_info\"" {  } { { "FTOP_MSOC/synthesis/FTOP_MSOC.v" "mem_info" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/FTOP_MSOC.v" 820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006026628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FTOP_MSOC:inst3\|FTOP_MSOC_mem_info:mem_info\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mem_info:mem_info\|altsyncram:the_altsyncram\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mem_info.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mem_info.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006026667 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FTOP_MSOC:inst3\|FTOP_MSOC_mem_info:mem_info\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"FTOP_MSOC:inst3\|FTOP_MSOC_mem_info:mem_info\|altsyncram:the_altsyncram\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mem_info.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mem_info.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006026688 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FTOP_MSOC:inst3\|FTOP_MSOC_mem_info:mem_info\|altsyncram:the_altsyncram " "Instantiated megafunction \"FTOP_MSOC:inst3\|FTOP_MSOC_mem_info:mem_info\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006026688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FTOP_MSOC_mem_info.hex " "Parameter \"init_file\" = \"FTOP_MSOC_mem_info.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006026688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006026688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006026688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006026688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006026688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006026688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006026688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006026688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006026688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006026688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006026688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719006026688 ""}  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mem_info.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mem_info.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719006026688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3gg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3gg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3gg1 " "Found entity 1: altsyncram_3gg1" {  } { { "db/altsyncram_3gg1.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/altsyncram_3gg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719006026827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719006026827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3gg1 FTOP_MSOC:inst3\|FTOP_MSOC_mem_info:mem_info\|altsyncram:the_altsyncram\|altsyncram_3gg1:auto_generated " "Elaborating entity \"altsyncram_3gg1\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mem_info:mem_info\|altsyncram:the_altsyncram\|altsyncram_3gg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006026833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_pll FTOP_MSOC:inst3\|FTOP_MSOC_pll:pll " "Elaborating entity \"FTOP_MSOC_pll\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_pll:pll\"" {  } { { "FTOP_MSOC/synthesis/FTOP_MSOC.v" "pll" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/FTOP_MSOC.v" 844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006027288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_pll_stdsync_sv6 FTOP_MSOC:inst3\|FTOP_MSOC_pll:pll\|FTOP_MSOC_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"FTOP_MSOC_pll_stdsync_sv6\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_pll:pll\|FTOP_MSOC_pll_stdsync_sv6:stdsync2\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_pll.v" "stdsync2" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_pll.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006027308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_pll_dffpipe_l2c FTOP_MSOC:inst3\|FTOP_MSOC_pll:pll\|FTOP_MSOC_pll_stdsync_sv6:stdsync2\|FTOP_MSOC_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"FTOP_MSOC_pll_dffpipe_l2c\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_pll:pll\|FTOP_MSOC_pll_stdsync_sv6:stdsync2\|FTOP_MSOC_pll_dffpipe_l2c:dffpipe3\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_pll.v" "dffpipe3" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006027324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_pll_altpll_5ra2 FTOP_MSOC:inst3\|FTOP_MSOC_pll:pll\|FTOP_MSOC_pll_altpll_5ra2:sd1 " "Elaborating entity \"FTOP_MSOC_pll_altpll_5ra2\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_pll:pll\|FTOP_MSOC_pll_altpll_5ra2:sd1\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_pll.v" "sd1" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006027342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_sdram_controller FTOP_MSOC:inst3\|FTOP_MSOC_sdram_controller:sdram_controller " "Elaborating entity \"FTOP_MSOC_sdram_controller\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_sdram_controller:sdram_controller\"" {  } { { "FTOP_MSOC/synthesis/FTOP_MSOC.v" "sdram_controller" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/FTOP_MSOC.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006027361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_sdram_controller_input_efifo_module FTOP_MSOC:inst3\|FTOP_MSOC_sdram_controller:sdram_controller\|FTOP_MSOC_sdram_controller_input_efifo_module:the_FTOP_MSOC_sdram_controller_input_efifo_module " "Elaborating entity \"FTOP_MSOC_sdram_controller_input_efifo_module\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_sdram_controller:sdram_controller\|FTOP_MSOC_sdram_controller_input_efifo_module:the_FTOP_MSOC_sdram_controller_input_efifo_module\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_sdram_controller.v" "the_FTOP_MSOC_sdram_controller_input_efifo_module" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_sdram_controller.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006027561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_sys_id_1a FTOP_MSOC:inst3\|FTOP_MSOC_sys_id_1a:sys_id_1a " "Elaborating entity \"FTOP_MSOC_sys_id_1a\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_sys_id_1a:sys_id_1a\"" {  } { { "FTOP_MSOC/synthesis/FTOP_MSOC.v" "sys_id_1a" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/FTOP_MSOC.v" 874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006027602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_sysid_1f FTOP_MSOC:inst3\|FTOP_MSOC_sysid_1f:sysid_1f " "Elaborating entity \"FTOP_MSOC_sysid_1f\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_sysid_1f:sysid_1f\"" {  } { { "FTOP_MSOC/synthesis/FTOP_MSOC.v" "sysid_1f" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/FTOP_MSOC.v" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006027619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "FTOP_MSOC/synthesis/FTOP_MSOC.v" "mm_interconnect_0" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/FTOP_MSOC.v" 1242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006027656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_1a_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_1a_data_master_translator\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "cpu_1a_data_master_translator" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 4060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006031653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_1b_p1_mm_bridge_0_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_1b_p1_mm_bridge_0_m0_translator\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "cpu_1b_p1_mm_bridge_0_m0_translator" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 4180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006031697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_1d_p3_mm_bridge_0_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_1d_p3_mm_bridge_0_m0_translator\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "cpu_1d_p3_mm_bridge_0_m0_translator" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 4420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006031760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_1c_p3_mm_bridge_0_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_1c_p3_mm_bridge_0_m0_translator\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "cpu_1c_p3_mm_bridge_0_m0_translator" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 4480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006031793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_1a_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_1a_instruction_master_translator\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "cpu_1a_instruction_master_translator" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 4780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006031866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_1a_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_1a_avalon_jtag_slave_translator\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "jtag_uart_1a_avalon_jtag_slave_translator" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 4904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006031911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_id_1a_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_id_1a_control_slave_translator\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "sys_id_1a_control_slave_translator" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 4968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006031947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_1a_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_1a_debug_mem_slave_translator\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "cpu_1a_debug_mem_slave_translator" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 5032 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006031990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_qa_p1_in_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_qa_p1_in_translator\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "fifo_qa_p1_in_translator" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 5096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006032028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_qa_p1_in_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_qa_p1_in_csr_translator\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "fifo_qa_p1_in_csr_translator" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 5288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006032088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_pll_slave_translator\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "pll_pll_slave_translator" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 5480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006032149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "sdram_controller_s1_translator" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 5544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006032189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_1a_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_1a_s1_translator\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "timer_1a_s1_translator" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 5608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006032224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mem_info_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mem_info_s1_translator\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "mem_info_s1_translator" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 5672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006032262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_qb_p1_out_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_qb_p1_out_translator\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "fifo_qb_p1_out_translator" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 5928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006032331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1a_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1a_data_master_agent\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "cpu_1a_data_master_agent" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 8121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006032698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1f_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1f_data_master_agent\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "cpu_1f_data_master_agent" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 8202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006032730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1b_p1_mm_bridge_0_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1b_p1_mm_bridge_0_m0_agent\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "cpu_1b_p1_mm_bridge_0_m0_agent" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 8283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006032763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1e_mm_bridge_0_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1e_mm_bridge_0_m0_agent\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "cpu_1e_mm_bridge_0_m0_agent" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 8364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006032796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1d_p1_mm_bridge_0_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1d_p1_mm_bridge_0_m0_agent\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "cpu_1d_p1_mm_bridge_0_m0_agent" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 8445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006032831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1c_p1_mm_bridge_0_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1c_p1_mm_bridge_0_m0_agent\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "cpu_1c_p1_mm_bridge_0_m0_agent" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 8526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006032863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1d_p3_mm_bridge_0_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1d_p3_mm_bridge_0_m0_agent\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "cpu_1d_p3_mm_bridge_0_m0_agent" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 8607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006032899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1c_p3_mm_bridge_0_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1c_p3_mm_bridge_0_m0_agent\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "cpu_1c_p3_mm_bridge_0_m0_agent" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 8688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006032932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1b_p3_mm_bridge_0_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1b_p3_mm_bridge_0_m0_agent\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "cpu_1b_p3_mm_bridge_0_m0_agent" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 8769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006032967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1d_p2_mm_bridge_0_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1d_p2_mm_bridge_0_m0_agent\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "cpu_1d_p2_mm_bridge_0_m0_agent" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 8850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006033000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1c_p2_mm_bridge_0_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1c_p2_mm_bridge_0_m0_agent\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "cpu_1c_p2_mm_bridge_0_m0_agent" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 8931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006033034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1b_p2_mm_bridge_0_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1b_p2_mm_bridge_0_m0_agent\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "cpu_1b_p2_mm_bridge_0_m0_agent" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 9012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006033068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1f_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1f_instruction_master_agent\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "cpu_1f_instruction_master_agent" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 9093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006033101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1a_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1a_instruction_master_agent\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "cpu_1a_instruction_master_agent" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 9174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006033134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_1a_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_1a_avalon_jtag_slave_agent\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "jtag_uart_1a_avalon_jtag_slave_agent" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 9258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006033166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_1a_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_1a_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "FTOP_MSOC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006033210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_1a_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_1a_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "jtag_uart_1a_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 9299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006033247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "pll_pll_slave_agent_rdata_fifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 10465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006033578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "sdram_controller_s1_agent_rsp_fifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 10590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006033641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router:router " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router:router\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "router" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 15481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006034979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_default_decode FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router:router\|FTOP_MSOC_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_default_decode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router:router\|FTOP_MSOC_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006035070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_001 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_001\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_001:router_001\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "router_001" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 15497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006035091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_001_default_decode FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_001:router_001\|FTOP_MSOC_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_001_default_decode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_001:router_001\|FTOP_MSOC_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_001.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006035171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_002 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_002\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_002:router_002\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "router_002" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 15513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006035190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_002_default_decode FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_002:router_002\|FTOP_MSOC_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_002_default_decode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_002:router_002\|FTOP_MSOC_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_002.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006035242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_003 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_003\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_003:router_003\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "router_003" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 15529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006035262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_003_default_decode FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_003:router_003\|FTOP_MSOC_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_003_default_decode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_003:router_003\|FTOP_MSOC_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_003.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006035326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_004 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_004\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_004:router_004\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "router_004" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 15545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006035347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_004_default_decode FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_004:router_004\|FTOP_MSOC_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_004_default_decode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_004:router_004\|FTOP_MSOC_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_004.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006035397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_005 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_005\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_005:router_005\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "router_005" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 15561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006035417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_005_default_decode FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_005:router_005\|FTOP_MSOC_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_005_default_decode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_005:router_005\|FTOP_MSOC_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_005.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006035468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_006 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_006\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_006:router_006\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "router_006" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 15577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006035488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_006_default_decode FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_006:router_006\|FTOP_MSOC_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_006_default_decode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_006:router_006\|FTOP_MSOC_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_006.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006035530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_007 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_007\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_007:router_007\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "router_007" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 15593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006035550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_007_default_decode FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_007:router_007\|FTOP_MSOC_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_007_default_decode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_007:router_007\|FTOP_MSOC_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_007.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006035591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_008 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_008\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_008:router_008\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "router_008" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 15609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006035611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_008_default_decode FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_008:router_008\|FTOP_MSOC_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_008_default_decode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_008:router_008\|FTOP_MSOC_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_008.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006035651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_009 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_009\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_009:router_009\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "router_009" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 15625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006035672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_009_default_decode FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_009:router_009\|FTOP_MSOC_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_009_default_decode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_009:router_009\|FTOP_MSOC_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_009.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006035716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_010 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_010\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_010:router_010\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "router_010" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 15641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006035737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_010_default_decode FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_010:router_010\|FTOP_MSOC_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_010_default_decode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_010:router_010\|FTOP_MSOC_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_010.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006035778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_011 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_011:router_011 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_011\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_011:router_011\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "router_011" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 15657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006035797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_011_default_decode FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_011:router_011\|FTOP_MSOC_mm_interconnect_0_router_011_default_decode:the_default_decode " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_011_default_decode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_011:router_011\|FTOP_MSOC_mm_interconnect_0_router_011_default_decode:the_default_decode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_011.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_011.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006035842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_012 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_012:router_012 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_012\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_012:router_012\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "router_012" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 15673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006035864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_012_default_decode FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_012:router_012\|FTOP_MSOC_mm_interconnect_0_router_012_default_decode:the_default_decode " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_012_default_decode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_012:router_012\|FTOP_MSOC_mm_interconnect_0_router_012_default_decode:the_default_decode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_012.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_012.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006035919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_013 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_013:router_013 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_013\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_013:router_013\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "router_013" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 15689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006035940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_013_default_decode FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_013:router_013\|FTOP_MSOC_mm_interconnect_0_router_013_default_decode:the_default_decode " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_013_default_decode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_013:router_013\|FTOP_MSOC_mm_interconnect_0_router_013_default_decode:the_default_decode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_013.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_013.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006035996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_014 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_014:router_014 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_014\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_014:router_014\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "router_014" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 15705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006036016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_014_default_decode FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_014:router_014\|FTOP_MSOC_mm_interconnect_0_router_014_default_decode:the_default_decode " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_014_default_decode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_014:router_014\|FTOP_MSOC_mm_interconnect_0_router_014_default_decode:the_default_decode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_014.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_014.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006036043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_016 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_016:router_016 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_016\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_016:router_016\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "router_016" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 15737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006036082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_016_default_decode FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_016:router_016\|FTOP_MSOC_mm_interconnect_0_router_016_default_decode:the_default_decode " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_016_default_decode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_016:router_016\|FTOP_MSOC_mm_interconnect_0_router_016_default_decode:the_default_decode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_016.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_016.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006036111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_020 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_020:router_020 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_020\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_020:router_020\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "router_020" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 15801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006036184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_020_default_decode FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_020:router_020\|FTOP_MSOC_mm_interconnect_0_router_020_default_decode:the_default_decode " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_020_default_decode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_020:router_020\|FTOP_MSOC_mm_interconnect_0_router_020_default_decode:the_default_decode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_020.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_020.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006036213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_021 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_021:router_021 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_021\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_021:router_021\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "router_021" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 15817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006036232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_021_default_decode FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_021:router_021\|FTOP_MSOC_mm_interconnect_0_router_021_default_decode:the_default_decode " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_021_default_decode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_021:router_021\|FTOP_MSOC_mm_interconnect_0_router_021_default_decode:the_default_decode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_021.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_021.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006036259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_022 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_022:router_022 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_022\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_022:router_022\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "router_022" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 15833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006036280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_022_default_decode FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_022:router_022\|FTOP_MSOC_mm_interconnect_0_router_022_default_decode:the_default_decode " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_022_default_decode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_022:router_022\|FTOP_MSOC_mm_interconnect_0_router_022_default_decode:the_default_decode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_022.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_022.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006036307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_024 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_024:router_024 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_024\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_024:router_024\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "router_024" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 15865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006036344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_024_default_decode FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_024:router_024\|FTOP_MSOC_mm_interconnect_0_router_024_default_decode:the_default_decode " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_024_default_decode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_024:router_024\|FTOP_MSOC_mm_interconnect_0_router_024_default_decode:the_default_decode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_024.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_024.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006036374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_026 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_026:router_026 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_026\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_026:router_026\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "router_026" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 15897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006036416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_026_default_decode FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_026:router_026\|FTOP_MSOC_mm_interconnect_0_router_026_default_decode:the_default_decode " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_026_default_decode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_026:router_026\|FTOP_MSOC_mm_interconnect_0_router_026_default_decode:the_default_decode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_026.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_026.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006036451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_027 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_027:router_027 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_027\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_027:router_027\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "router_027" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 15913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006036471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_027_default_decode FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_027:router_027\|FTOP_MSOC_mm_interconnect_0_router_027_default_decode:the_default_decode " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_027_default_decode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_027:router_027\|FTOP_MSOC_mm_interconnect_0_router_027_default_decode:the_default_decode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_027.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_027.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006036497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_028 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_028:router_028 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_028\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_028:router_028\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "router_028" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 15929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006036517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_028_default_decode FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_028:router_028\|FTOP_MSOC_mm_interconnect_0_router_028_default_decode:the_default_decode " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_028_default_decode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_028:router_028\|FTOP_MSOC_mm_interconnect_0_router_028_default_decode:the_default_decode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_028.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_028.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006036545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_029 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_029:router_029 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_029\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_029:router_029\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "router_029" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 15945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006036564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_029_default_decode FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_029:router_029\|FTOP_MSOC_mm_interconnect_0_router_029_default_decode:the_default_decode " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_029_default_decode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_029:router_029\|FTOP_MSOC_mm_interconnect_0_router_029_default_decode:the_default_decode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_029.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_029.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006036593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_031 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_031:router_031 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_031\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_031:router_031\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "router_031" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 15977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006036630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_031_default_decode FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_031:router_031\|FTOP_MSOC_mm_interconnect_0_router_031_default_decode:the_default_decode " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_031_default_decode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_031:router_031\|FTOP_MSOC_mm_interconnect_0_router_031_default_decode:the_default_decode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_031.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_031.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006036657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_032 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_032:router_032 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_032\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_032:router_032\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "router_032" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 15993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006036677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_032_default_decode FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_032:router_032\|FTOP_MSOC_mm_interconnect_0_router_032_default_decode:the_default_decode " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_032_default_decode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_032:router_032\|FTOP_MSOC_mm_interconnect_0_router_032_default_decode:the_default_decode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_032.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_032.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006036705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_034 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_034:router_034 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_034\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_034:router_034\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "router_034" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 16025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006036742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_034_default_decode FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_034:router_034\|FTOP_MSOC_mm_interconnect_0_router_034_default_decode:the_default_decode " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_034_default_decode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_034:router_034\|FTOP_MSOC_mm_interconnect_0_router_034_default_decode:the_default_decode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_034.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_034.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006036770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_035 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_035:router_035 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_035\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_035:router_035\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "router_035" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 16041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006036791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_035_default_decode FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_035:router_035\|FTOP_MSOC_mm_interconnect_0_router_035_default_decode:the_default_decode " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_035_default_decode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_035:router_035\|FTOP_MSOC_mm_interconnect_0_router_035_default_decode:the_default_decode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_035.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_035.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006036819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_036 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_036:router_036 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_036\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_036:router_036\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "router_036" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 16057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006036839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_036_default_decode FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_036:router_036\|FTOP_MSOC_mm_interconnect_0_router_036_default_decode:the_default_decode " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_036_default_decode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_036:router_036\|FTOP_MSOC_mm_interconnect_0_router_036_default_decode:the_default_decode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_036.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_036.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006036868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_037 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_037:router_037 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_037\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_037:router_037\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "router_037" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 16073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006036887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_037_default_decode FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_037:router_037\|FTOP_MSOC_mm_interconnect_0_router_037_default_decode:the_default_decode " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_037_default_decode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_037:router_037\|FTOP_MSOC_mm_interconnect_0_router_037_default_decode:the_default_decode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_037.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_037.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006036915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_041 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_041:router_041 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_041\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_041:router_041\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "router_041" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 16137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006036990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_041_default_decode FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_041:router_041\|FTOP_MSOC_mm_interconnect_0_router_041_default_decode:the_default_decode " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_041_default_decode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_041:router_041\|FTOP_MSOC_mm_interconnect_0_router_041_default_decode:the_default_decode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_041.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_041.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006037017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_042 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_042:router_042 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_042\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_042:router_042\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "router_042" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 16153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006037036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_042_default_decode FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_042:router_042\|FTOP_MSOC_mm_interconnect_0_router_042_default_decode:the_default_decode " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_042_default_decode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_042:router_042\|FTOP_MSOC_mm_interconnect_0_router_042_default_decode:the_default_decode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_042.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_042.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006037063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_044 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_044:router_044 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_044\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_044:router_044\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "router_044" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 16185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006037102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_044_default_decode FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_044:router_044\|FTOP_MSOC_mm_interconnect_0_router_044_default_decode:the_default_decode " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_044_default_decode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_044:router_044\|FTOP_MSOC_mm_interconnect_0_router_044_default_decode:the_default_decode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_044.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_044.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006037128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_045 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_045:router_045 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_045\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_045:router_045\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "router_045" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 16201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006037148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_045_default_decode FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_045:router_045\|FTOP_MSOC_mm_interconnect_0_router_045_default_decode:the_default_decode " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_045_default_decode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_045:router_045\|FTOP_MSOC_mm_interconnect_0_router_045_default_decode:the_default_decode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_045.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_045.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006037176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_047 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_047:router_047 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_047\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_047:router_047\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "router_047" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 16233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006037213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_047_default_decode FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_047:router_047\|FTOP_MSOC_mm_interconnect_0_router_047_default_decode:the_default_decode " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_047_default_decode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_047:router_047\|FTOP_MSOC_mm_interconnect_0_router_047_default_decode:the_default_decode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_047.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_047.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006037239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_049 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_049:router_049 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_049\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_049:router_049\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "router_049" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 16265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006037276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_049_default_decode FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_049:router_049\|FTOP_MSOC_mm_interconnect_0_router_049_default_decode:the_default_decode " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_049_default_decode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_049:router_049\|FTOP_MSOC_mm_interconnect_0_router_049_default_decode:the_default_decode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_049.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_049.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006037302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_050 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_050:router_050 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_050\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_050:router_050\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "router_050" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 16281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006037322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_050_default_decode FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_050:router_050\|FTOP_MSOC_mm_interconnect_0_router_050_default_decode:the_default_decode " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_050_default_decode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_050:router_050\|FTOP_MSOC_mm_interconnect_0_router_050_default_decode:the_default_decode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_050.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_050.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006037351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_052 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_052:router_052 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_052\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_052:router_052\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "router_052" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 16313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006037389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_052_default_decode FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_052:router_052\|FTOP_MSOC_mm_interconnect_0_router_052_default_decode:the_default_decode " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_052_default_decode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_052:router_052\|FTOP_MSOC_mm_interconnect_0_router_052_default_decode:the_default_decode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_052.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_052.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006037416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_053 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_053:router_053 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_053\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_053:router_053\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "router_053" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 16329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006037438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_053_default_decode FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_053:router_053\|FTOP_MSOC_mm_interconnect_0_router_053_default_decode:the_default_decode " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_053_default_decode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_053:router_053\|FTOP_MSOC_mm_interconnect_0_router_053_default_decode:the_default_decode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_053.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_053.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006037466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_055 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_055:router_055 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_055\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_055:router_055\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "router_055" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 16361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006037503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_055_default_decode FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_055:router_055\|FTOP_MSOC_mm_interconnect_0_router_055_default_decode:the_default_decode " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_055_default_decode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_055:router_055\|FTOP_MSOC_mm_interconnect_0_router_055_default_decode:the_default_decode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_055.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_055.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006037531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_057 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_057:router_057 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_057\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_057:router_057\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "router_057" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 16393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006037571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_057_default_decode FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_057:router_057\|FTOP_MSOC_mm_interconnect_0_router_057_default_decode:the_default_decode " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_057_default_decode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_057:router_057\|FTOP_MSOC_mm_interconnect_0_router_057_default_decode:the_default_decode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_057.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_057.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006037597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_059 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_059:router_059 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_059\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_059:router_059\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "router_059" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 16425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006037634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_059_default_decode FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_059:router_059\|FTOP_MSOC_mm_interconnect_0_router_059_default_decode:the_default_decode " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_059_default_decode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_059:router_059\|FTOP_MSOC_mm_interconnect_0_router_059_default_decode:the_default_decode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_059.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_059.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006037663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_062 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_062:router_062 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_062\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_062:router_062\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "router_062" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 16473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006037716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_router_062_default_decode FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_062:router_062\|FTOP_MSOC_mm_interconnect_0_router_062_default_decode:the_default_decode " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_router_062_default_decode\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_router_062:router_062\|FTOP_MSOC_mm_interconnect_0_router_062_default_decode:the_default_decode\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_062.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_router_062.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006037742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_1b_p1_mm_bridge_0_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_1b_p1_mm_bridge_0_m0_limiter\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "cpu_1b_p1_mm_bridge_0_m0_limiter" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 16539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006037777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_cmd_demux FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_cmd_demux\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "cmd_demux" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 17078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006037918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_cmd_demux_001 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_cmd_demux_001\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 17137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006037986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_cmd_demux_002 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_cmd_demux_002\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "cmd_demux_002" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 17178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006038036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_cmd_demux_003 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_cmd_demux_003\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "cmd_demux_003" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 17243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006038074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_cmd_demux_006 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_cmd_demux_006:cmd_demux_006 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_cmd_demux_006\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_cmd_demux_006:cmd_demux_006\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "cmd_demux_006" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 17360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006038143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_cmd_demux_012 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_cmd_demux_012:cmd_demux_012 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_cmd_demux_012\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_cmd_demux_012:cmd_demux_012\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "cmd_demux_012" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 17558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006038219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_cmd_mux FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_cmd_mux\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "cmd_mux" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 17598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006038253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_cmd_mux_002 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_cmd_mux_002\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "cmd_mux_002" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 17638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006038283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_cmd_mux_010 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_cmd_mux_010:cmd_mux_010 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_cmd_mux_010\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_cmd_mux_010:cmd_mux_010\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "cmd_mux_010" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 17810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006038451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_cmd_mux_010:cmd_mux_010\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_cmd_mux_010:cmd_mux_010\|altera_merlin_arbitrator:arb\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_cmd_mux_010.sv" "arb" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_cmd_mux_010.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006038520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_cmd_mux_010:cmd_mux_010\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_cmd_mux_010:cmd_mux_010\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "FTOP_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006038538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_cmd_mux_012 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_cmd_mux_012:cmd_mux_012 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_cmd_mux_012\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_cmd_mux_012:cmd_mux_012\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "cmd_mux_012" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 17874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006038566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_cmd_mux_012:cmd_mux_012\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_cmd_mux_012:cmd_mux_012\|altera_merlin_arbitrator:arb\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_cmd_mux_012.sv" "arb" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_cmd_mux_012.sv" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006038666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_cmd_mux_012:cmd_mux_012\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_cmd_mux_012:cmd_mux_012\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "FTOP_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006038683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_rsp_demux FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_rsp_demux\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "rsp_demux" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 18586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006039186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_rsp_demux_009 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_rsp_demux_009:rsp_demux_009 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_rsp_demux_009\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_rsp_demux_009:rsp_demux_009\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "rsp_demux_009" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 18763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006039269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_rsp_demux_010 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_rsp_demux_010:rsp_demux_010 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_rsp_demux_010\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_rsp_demux_010:rsp_demux_010\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "rsp_demux_010" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 18798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006039291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_rsp_demux_012 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_rsp_demux_012:rsp_demux_012 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_rsp_demux_012\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_rsp_demux_012:rsp_demux_012\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "rsp_demux_012" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 18862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006039333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_rsp_mux FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_rsp_mux\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "rsp_mux" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 19646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006039670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_rsp_mux.sv" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006039857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "FTOP_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006039876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_rsp_mux_001 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_rsp_mux_001\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 19705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006039893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_rsp_mux_001.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006040010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "FTOP_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006040026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_rsp_mux_002 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_rsp_mux_002\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "rsp_mux_002" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 19746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006040044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_rsp_mux_003 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_rsp_mux_003:rsp_mux_003 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_rsp_mux_003\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_rsp_mux_003:rsp_mux_003\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "rsp_mux_003" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 19811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006040139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_rsp_mux_003.sv" "arb" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_rsp_mux_003.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006040274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "FTOP_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006040291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_rsp_mux_006 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_rsp_mux_006:rsp_mux_006 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_rsp_mux_006\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_rsp_mux_006:rsp_mux_006\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "rsp_mux_006" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 19928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006040359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_rsp_mux_006:rsp_mux_006\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_rsp_mux_006:rsp_mux_006\|altera_merlin_arbitrator:arb\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_rsp_mux_006.sv" "arb" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_rsp_mux_006.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006040426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOP_MSOC_mm_interconnect_0_rsp_mux_012 FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_rsp_mux_012:rsp_mux_012 " "Elaborating entity \"FTOP_MSOC_mm_interconnect_0_rsp_mux_012\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_rsp_mux_012:rsp_mux_012\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "rsp_mux_012" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 20126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006040586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" "crosser" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0.v" 20183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006040671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "FTOP_MSOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006040704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "FTOP_MSOC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006040838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller FTOP_MSOC:inst3\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"FTOP_MSOC:inst3\|altera_reset_controller:rst_controller\"" {  } { { "FTOP_MSOC/synthesis/FTOP_MSOC.v" "rst_controller" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/FTOP_MSOC.v" 1321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006041710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller FTOP_MSOC:inst3\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"FTOP_MSOC:inst3\|altera_reset_controller:rst_controller_001\"" {  } { { "FTOP_MSOC/synthesis/FTOP_MSOC.v" "rst_controller_001" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/FTOP_MSOC.v" 1384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006041747 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1719006072990 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.06.22.03:11:20 Progress: Loading slda3fd6f90/alt_sld_fab_wrapper_hw.tcl " "2024.06.22.03:11:20 Progress: Loading slda3fd6f90/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719006080755 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719006088447 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719006089353 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719006101407 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719006101569 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719006101838 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719006102203 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719006102211 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719006102211 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1719006103028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda3fd6f90/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda3fd6f90/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda3fd6f90/alt_sld_fab.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/ip/slda3fd6f90/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719006103485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719006103485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719006104161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719006104161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719006104203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719006104203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719006104323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719006104323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 1022 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719006104675 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719006104675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719006104675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719006104919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719006104919 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "37 " "37 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1719006183023 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_sdram_controller.v" 442 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_sdram_controller.v" 356 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" 2878 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" 3896 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" 2878 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" 3896 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_sdram_controller.v" 306 -1 0 } } { "FTOP_MSOC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_jtag_uart_1a.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_jtag_uart_1a.v" 352 -1 0 } } { "FTOP_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "FTOP_MSOC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 3500 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_jtag_uart_1a.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_jtag_uart_1a.v" 398 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" 3500 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" 3500 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" 3500 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" 3500 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" 3500 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" 3500 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" 3500 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" 3500 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" 3500 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" 3500 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" 3500 -1 0 } } { "FTOP_MSOC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "FTOP_MSOC/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_avalon_mm_bridge.v" 98 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "FTOP_MSOC/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_avalon_mm_bridge.v" 159 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.v" 2099 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.v" 2099 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 2878 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 3878 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" 2878 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" 3878 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" 2878 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" 3878 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" 2878 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" 3878 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" 2878 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" 3878 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" 2878 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" 3878 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" 2878 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" 3878 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" 2878 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" 3878 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" 2878 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" 3878 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" 2878 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" 3878 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 2099 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" 2099 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" 2099 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" 2099 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" 2099 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" 2099 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" 2099 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" 2099 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" 2099 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" 2099 -1 0 } } { "FTOP_MSOC/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_avalon_mm_bridge.v" 227 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_timer_1a.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_timer_1a.v" 167 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_timer_1a.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_timer_1a.v" 176 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_fifo_qa_p1.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_fifo_qa_p1.v" 269 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_fifo_qa_p1.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_fifo_qa_p1.v" 260 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_fifo_qb_p1.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_fifo_qb_p1.v" 269 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_fifo_qb_p1.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_fifo_qb_p1.v" 260 -1 0 } } { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_pll.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_pll.v" 266 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1719006184687 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1719006184690 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CKE VCC " "Pin \"SDRAM_CKE\" is stuck at VCC" {  } { { "TopLevel.bdf" "" { Schematic "D:/SEM6/CO503/Lab04/BASELINE_18/TopLevel.bdf" { { 384 152 328 400 "SDRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719006211972 "|TopLevel|SDRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1719006211972 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006218543 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "814 " "814 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719006261920 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1719006264325 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1719006264325 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006265676 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/SEM6/CO503/Lab04/BASELINE_18/output_files/TopLevel.map.smsg " "Generated suppressed messages file D:/SEM6/CO503/Lab04/BASELINE_18/output_files/TopLevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719006280401 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1719006329078 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719006329078 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30101 " "Implemented 30101 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1719006335267 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1719006335267 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1719006335267 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27925 " "Implemented 27925 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1719006335267 ""} { "Info" "ICUT_CUT_TM_RAMS" "2112 " "Implemented 2112 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1719006335267 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1719006335267 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1719006335267 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5770 " "Peak virtual memory: 5770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719006336139 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 22 03:15:36 2024 " "Processing ended: Sat Jun 22 03:15:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719006336139 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:48 " "Elapsed time: 00:06:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719006336139 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:50 " "Total CPU time (on all processors): 00:05:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719006336139 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1719006336139 ""}
