{
  "module_name": "vmxnet3_defs.h",
  "hash_id": "61ea5afd4a23e3d41c5afda3eea7b7018c03156912adde6928bbce90a634ce64",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/vmxnet3/vmxnet3_defs.h",
  "human_readable_source": " \n\n#ifndef _VMXNET3_DEFS_H_\n#define _VMXNET3_DEFS_H_\n\n#include \"upt1_defs.h\"\n\n \n \nenum {\n\tVMXNET3_REG_VRRS\t= 0x0,\t \n\tVMXNET3_REG_UVRS\t= 0x8,\t \n\tVMXNET3_REG_DSAL\t= 0x10,\t \n\tVMXNET3_REG_DSAH\t= 0x18,\t \n\tVMXNET3_REG_CMD\t\t= 0x20,\t \n\tVMXNET3_REG_MACL\t= 0x28,\t \n\tVMXNET3_REG_MACH\t= 0x30,\t \n\tVMXNET3_REG_ICR\t\t= 0x38,\t \n\tVMXNET3_REG_ECR\t\t= 0x40,  \n\tVMXNET3_REG_DCR         = 0x48,  \n\tVMXNET3_REG_PTCR        = 0x88,  \n};\n\n \nenum {\n\tVMXNET3_REG_IMR\t\t= 0x0,\t  \n\tVMXNET3_REG_TXPROD\t= 0x600,  \n\tVMXNET3_REG_RXPROD\t= 0x800,  \n\tVMXNET3_REG_RXPROD2\t= 0xA00\t  \n};\n\n \nenum {\n\tVMXNET3_REG_LB_TXPROD   = 0x1000,  \n\tVMXNET3_REG_LB_RXPROD   = 0x1400,  \n\tVMXNET3_REG_LB_RXPROD2  = 0x1800,  \n};\n\n#define VMXNET3_PT_REG_SIZE         4096\t\t \n#define VMXNET3_LARGE_PT_REG_SIZE   8192\t\t \n#define VMXNET3_VD_REG_SIZE         4096\t\t \n#define VMXNET3_LARGE_BAR0_REG_SIZE (4096 * 4096)\t \n#define VMXNET3_OOB_REG_SIZE        (4094 * 4096)\t \n\n#define VMXNET3_REG_ALIGN       8\t \n#define VMXNET3_REG_ALIGN_MASK  0x7\n\n \n#define VMXNET3_IO_TYPE_PT              0\n#define VMXNET3_IO_TYPE_VD              1\n#define VMXNET3_IO_ADDR(type, reg)      (((type) << 24) | ((reg) & 0xFFFFFF))\n#define VMXNET3_IO_TYPE(addr)           ((addr) >> 24)\n#define VMXNET3_IO_REG(addr)            ((addr) & 0xFFFFFF)\n\nenum {\n\tVMXNET3_CMD_FIRST_SET = 0xCAFE0000,\n\tVMXNET3_CMD_ACTIVATE_DEV = VMXNET3_CMD_FIRST_SET,\n\tVMXNET3_CMD_QUIESCE_DEV,\n\tVMXNET3_CMD_RESET_DEV,\n\tVMXNET3_CMD_UPDATE_RX_MODE,\n\tVMXNET3_CMD_UPDATE_MAC_FILTERS,\n\tVMXNET3_CMD_UPDATE_VLAN_FILTERS,\n\tVMXNET3_CMD_UPDATE_RSSIDT,\n\tVMXNET3_CMD_UPDATE_IML,\n\tVMXNET3_CMD_UPDATE_PMCFG,\n\tVMXNET3_CMD_UPDATE_FEATURE,\n\tVMXNET3_CMD_RESERVED1,\n\tVMXNET3_CMD_LOAD_PLUGIN,\n\tVMXNET3_CMD_RESERVED2,\n\tVMXNET3_CMD_RESERVED3,\n\tVMXNET3_CMD_SET_COALESCE,\n\tVMXNET3_CMD_REGISTER_MEMREGS,\n\tVMXNET3_CMD_SET_RSS_FIELDS,\n\tVMXNET3_CMD_RESERVED4,\n\tVMXNET3_CMD_RESERVED5,\n\tVMXNET3_CMD_SET_RING_BUFFER_SIZE,\n\n\tVMXNET3_CMD_FIRST_GET = 0xF00D0000,\n\tVMXNET3_CMD_GET_QUEUE_STATUS = VMXNET3_CMD_FIRST_GET,\n\tVMXNET3_CMD_GET_STATS,\n\tVMXNET3_CMD_GET_LINK,\n\tVMXNET3_CMD_GET_PERM_MAC_LO,\n\tVMXNET3_CMD_GET_PERM_MAC_HI,\n\tVMXNET3_CMD_GET_DID_LO,\n\tVMXNET3_CMD_GET_DID_HI,\n\tVMXNET3_CMD_GET_DEV_EXTRA_INFO,\n\tVMXNET3_CMD_GET_CONF_INTR,\n\tVMXNET3_CMD_GET_RESERVED1,\n\tVMXNET3_CMD_GET_TXDATA_DESC_SIZE,\n\tVMXNET3_CMD_GET_COALESCE,\n\tVMXNET3_CMD_GET_RSS_FIELDS,\n\tVMXNET3_CMD_GET_RESERVED2,\n\tVMXNET3_CMD_GET_RESERVED3,\n\tVMXNET3_CMD_GET_MAX_QUEUES_CONF,\n\tVMXNET3_CMD_GET_RESERVED4,\n\tVMXNET3_CMD_GET_MAX_CAPABILITIES,\n\tVMXNET3_CMD_GET_DCR0_REG,\n};\n\n \n\nstruct Vmxnet3_TxDesc {\n\t__le64 addr;\n\n#ifdef __BIG_ENDIAN_BITFIELD\n\tu32 msscof:14;   \n\tu32 ext1:1;      \n\tu32 dtype:1;     \n\tu32 oco:1;       \n\tu32 gen:1;       \n\tu32 len:14;\n#else\n\tu32 len:14;\n\tu32 gen:1;       \n\tu32 oco:1;       \n\tu32 dtype:1;     \n\tu32 ext1:1;      \n\tu32 msscof:14;   \n#endif   \n\n#ifdef __BIG_ENDIAN_BITFIELD\n\tu32 tci:16;      \n\tu32 ti:1;        \n\tu32 ext2:1;\n\tu32 cq:1;        \n\tu32 eop:1;       \n\tu32 om:2;        \n\tu32 hlen:10;     \n#else\n\tu32 hlen:10;     \n\tu32 om:2;        \n\tu32 eop:1;       \n\tu32 cq:1;        \n\tu32 ext2:1;\n\tu32 ti:1;        \n\tu32 tci:16;      \n#endif   \n};\n\n \n#define VMXNET3_OM_NONE         0\n#define VMXNET3_OM_ENCAP        1\n#define VMXNET3_OM_CSUM         2\n#define VMXNET3_OM_TSO          3\n\n \n#define VMXNET3_TXD_EOP_SHIFT\t12\n#define VMXNET3_TXD_CQ_SHIFT\t13\n#define VMXNET3_TXD_GEN_SHIFT\t14\n#define VMXNET3_TXD_EOP_DWORD_SHIFT 3\n#define VMXNET3_TXD_GEN_DWORD_SHIFT 2\n\n#define VMXNET3_TXD_CQ\t\t(1 << VMXNET3_TXD_CQ_SHIFT)\n#define VMXNET3_TXD_EOP\t\t(1 << VMXNET3_TXD_EOP_SHIFT)\n#define VMXNET3_TXD_GEN\t\t(1 << VMXNET3_TXD_GEN_SHIFT)\n\n#define VMXNET3_HDR_COPY_SIZE   128\n\n\nstruct Vmxnet3_TxDataDesc {\n\tu8\t\tdata[VMXNET3_HDR_COPY_SIZE];\n};\n\ntypedef u8 Vmxnet3_RxDataDesc;\n\n#define VMXNET3_TCD_GEN_SHIFT\t31\n#define VMXNET3_TCD_GEN_SIZE\t1\n#define VMXNET3_TCD_TXIDX_SHIFT\t0\n#define VMXNET3_TCD_TXIDX_SIZE\t12\n#define VMXNET3_TCD_GEN_DWORD_SHIFT\t3\n\nstruct Vmxnet3_TxCompDesc {\n\tu32\t\ttxdIdx:12;     \n\tu32\t\text1:20;\n\n\t__le32\t\text2;\n\t__le32\t\text3;\n\n\tu32\t\trsvd:24;\n\tu32\t\ttype:7;        \n\tu32\t\tgen:1;         \n};\n\nstruct Vmxnet3_RxDesc {\n\t__le64\t\taddr;\n\n#ifdef __BIG_ENDIAN_BITFIELD\n\tu32\t\tgen:1;         \n\tu32\t\trsvd:15;\n\tu32\t\tdtype:1;       \n\tu32\t\tbtype:1;       \n\tu32\t\tlen:14;\n#else\n\tu32\t\tlen:14;\n\tu32\t\tbtype:1;       \n\tu32\t\tdtype:1;       \n\tu32\t\trsvd:15;\n\tu32\t\tgen:1;         \n#endif\n\tu32\t\text1;\n};\n\n \n#define VMXNET3_RXD_BTYPE_HEAD   0     \n#define VMXNET3_RXD_BTYPE_BODY   1     \n\n \n#define VMXNET3_RXD_BTYPE_SHIFT  14\n#define VMXNET3_RXD_GEN_SHIFT    31\n\n#define VMXNET3_RCD_HDR_INNER_SHIFT  13\n\nstruct Vmxnet3_RxCompDesc {\n#ifdef __BIG_ENDIAN_BITFIELD\n\tu32\t\text2:1;\n\tu32\t\tcnc:1;         \n\tu32\t\trssType:4;     \n\tu32\t\trqID:10;       \n\tu32\t\tsop:1;         \n\tu32\t\teop:1;         \n\tu32\t\text1:2;        \n\t\t\t\t       \n\tu32\t\trxdIdx:12;     \n#else\n\tu32\t\trxdIdx:12;     \n\tu32\t\text1:2;        \n\t\t\t\t       \n\tu32\t\teop:1;         \n\tu32\t\tsop:1;         \n\tu32\t\trqID:10;       \n\tu32\t\trssType:4;     \n\tu32\t\tcnc:1;         \n\tu32\t\text2:1;\n#endif   \n\n\t__le32\t\trssHash;       \n\n#ifdef __BIG_ENDIAN_BITFIELD\n\tu32\t\ttci:16;        \n\tu32\t\tts:1;          \n\tu32\t\terr:1;         \n\tu32\t\tlen:14;        \n#else\n\tu32\t\tlen:14;        \n\tu32\t\terr:1;         \n\tu32\t\tts:1;          \n\tu32\t\ttci:16;        \n#endif   \n\n\n#ifdef __BIG_ENDIAN_BITFIELD\n\tu32\t\tgen:1;         \n\tu32\t\ttype:7;        \n\tu32\t\tfcs:1;         \n\tu32\t\tfrg:1;         \n\tu32\t\tv4:1;          \n\tu32\t\tv6:1;          \n\tu32\t\tipc:1;         \n\tu32\t\ttcp:1;         \n\tu32\t\tudp:1;         \n\tu32\t\ttuc:1;         \n\tu32\t\tcsum:16;\n#else\n\tu32\t\tcsum:16;\n\tu32\t\ttuc:1;         \n\tu32\t\tudp:1;         \n\tu32\t\ttcp:1;         \n\tu32\t\tipc:1;         \n\tu32\t\tv6:1;          \n\tu32\t\tv4:1;          \n\tu32\t\tfrg:1;         \n\tu32\t\tfcs:1;         \n\tu32\t\ttype:7;        \n\tu32\t\tgen:1;         \n#endif   \n};\n\nstruct Vmxnet3_RxCompDescExt {\n\t__le32\t\tdword1;\n\tu8\t\tsegCnt;        \n\tu8\t\tdupAckCnt;     \n\t__le16\t\ttsDelta;       \n\t__le32\t\tdword2;\n#ifdef __BIG_ENDIAN_BITFIELD\n\tu32\t\tgen:1;         \n\tu32\t\ttype:7;        \n\tu32\t\tfcs:1;         \n\tu32\t\tfrg:1;         \n\tu32\t\tv4:1;          \n\tu32\t\tv6:1;          \n\tu32\t\tipc:1;         \n\tu32\t\ttcp:1;         \n\tu32\t\tudp:1;         \n\tu32\t\ttuc:1;         \n\tu32\t\tmss:16;\n#else\n\tu32\t\tmss:16;\n\tu32\t\ttuc:1;         \n\tu32\t\tudp:1;         \n\tu32\t\ttcp:1;         \n\tu32\t\tipc:1;         \n\tu32\t\tv6:1;          \n\tu32\t\tv4:1;          \n\tu32\t\tfrg:1;         \n\tu32\t\tfcs:1;         \n\tu32\t\ttype:7;        \n\tu32\t\tgen:1;         \n#endif   \n};\n\n\n \n#define VMXNET3_RCD_TUC_SHIFT\t16\n#define VMXNET3_RCD_IPC_SHIFT\t19\n\n \n#define VMXNET3_RCD_TYPE_SHIFT\t56\n#define VMXNET3_RCD_GEN_SHIFT\t63\n\n \n#define VMXNET3_RCD_CSUM_OK (1 << VMXNET3_RCD_TUC_SHIFT | \\\n\t\t\t     1 << VMXNET3_RCD_IPC_SHIFT)\n#define VMXNET3_TXD_GEN_SIZE 1\n#define VMXNET3_TXD_EOP_SIZE 1\n\n \n#define VMXNET3_RCD_RSS_TYPE_NONE     0\n#define VMXNET3_RCD_RSS_TYPE_IPV4     1\n#define VMXNET3_RCD_RSS_TYPE_TCPIPV4  2\n#define VMXNET3_RCD_RSS_TYPE_IPV6     3\n#define VMXNET3_RCD_RSS_TYPE_TCPIPV6  4\n#define VMXNET3_RCD_RSS_TYPE_UDPIPV4  5\n#define VMXNET3_RCD_RSS_TYPE_UDPIPV6  6\n#define VMXNET3_RCD_RSS_TYPE_ESPIPV4  7\n#define VMXNET3_RCD_RSS_TYPE_ESPIPV6  8\n\n\n \nunion Vmxnet3_GenericDesc {\n\t__le64\t\t\t\tqword[2];\n\t__le32\t\t\t\tdword[4];\n\t__le16\t\t\t\tword[8];\n\tstruct Vmxnet3_TxDesc\t\ttxd;\n\tstruct Vmxnet3_RxDesc\t\trxd;\n\tstruct Vmxnet3_TxCompDesc\ttcd;\n\tstruct Vmxnet3_RxCompDesc\trcd;\n\tstruct Vmxnet3_RxCompDescExt \trcdExt;\n};\n\n#define VMXNET3_INIT_GEN       1\n\n \n#define VMXNET3_MAX_TX_BUF_SIZE  (1 << 14)\n\n \n#define VMXNET3_TXD_NEEDED(size) (((size) + VMXNET3_MAX_TX_BUF_SIZE - 1) / \\\n\t\t\t\t  VMXNET3_MAX_TX_BUF_SIZE)\n\n \n#define VMXNET3_MAX_TXD_PER_PKT 16\n \n#define VMXNET3_MAX_TSO_TXD_PER_PKT 24\n\n \n#define VMXNET3_MAX_RX_BUF_SIZE  ((1 << 14) - 1)\n \n#define VMXNET3_MIN_T0_BUF_SIZE  128\n#define VMXNET3_MAX_CSUM_OFFSET  1024\n\n \n#define VMXNET3_RING_BA_ALIGN   512\n#define VMXNET3_RING_BA_MASK    (VMXNET3_RING_BA_ALIGN - 1)\n\n \n#define VMXNET3_RING_SIZE_ALIGN 32\n#define VMXNET3_RING_SIZE_MASK  (VMXNET3_RING_SIZE_ALIGN - 1)\n\n \n#define VMXNET3_TXDATA_DESC_SIZE_ALIGN 64\n#define VMXNET3_TXDATA_DESC_SIZE_MASK  (VMXNET3_TXDATA_DESC_SIZE_ALIGN - 1)\n\n \n#define VMXNET3_RXDATA_DESC_SIZE_ALIGN 64\n#define VMXNET3_RXDATA_DESC_SIZE_MASK  (VMXNET3_RXDATA_DESC_SIZE_ALIGN - 1)\n\n \n#define VMXNET3_TX_RING_MAX_SIZE   4096\n#define VMXNET3_TC_RING_MAX_SIZE   4096\n#define VMXNET3_RX_RING_MAX_SIZE   4096\n#define VMXNET3_RX_RING2_MAX_SIZE  4096\n#define VMXNET3_RC_RING_MAX_SIZE   8192\n\n#define VMXNET3_TXDATA_DESC_MIN_SIZE 128\n#define VMXNET3_TXDATA_DESC_MAX_SIZE 2048\n\n#define VMXNET3_RXDATA_DESC_MAX_SIZE 2048\n\n \n\nenum {\n VMXNET3_ERR_NOEOP        = 0x80000000,   \n VMXNET3_ERR_TXD_REUSE    = 0x80000001,   \n VMXNET3_ERR_BIG_PKT      = 0x80000002,   \n VMXNET3_ERR_DESC_NOT_SPT = 0x80000003,   \n VMXNET3_ERR_SMALL_BUF    = 0x80000004,   \n VMXNET3_ERR_STRESS       = 0x80000005,   \n VMXNET3_ERR_SWITCH       = 0x80000006,   \n VMXNET3_ERR_TXD_INVALID  = 0x80000007,   \n};\n\n \n#define VMXNET3_CDTYPE_TXCOMP      0     \n#define VMXNET3_CDTYPE_RXCOMP      3     \n#define VMXNET3_CDTYPE_RXCOMP_LRO  4     \n\nenum {\n\tVMXNET3_GOS_BITS_UNK    = 0,    \n\tVMXNET3_GOS_BITS_32     = 1,\n\tVMXNET3_GOS_BITS_64     = 2,\n};\n\n#define VMXNET3_GOS_TYPE_LINUX\t1\n\n\nstruct Vmxnet3_GOSInfo {\n#ifdef __BIG_ENDIAN_BITFIELD\n\tu32\t\tgosMisc:10;     \n\tu32\t\tgosVer:16;      \n\tu32\t\tgosType:4;      \n\tu32\t\tgosBits:2;     \n#else\n\tu32\t\tgosBits:2;      \n\tu32\t\tgosType:4;      \n\tu32\t\tgosVer:16;      \n\tu32\t\tgosMisc:10;     \n#endif   \n};\n\nstruct Vmxnet3_DriverInfo {\n\t__le32\t\t\t\tversion;\n\tstruct Vmxnet3_GOSInfo\t\tgos;\n\t__le32\t\t\t\tvmxnet3RevSpt;\n\t__le32\t\t\t\tuptVerSpt;\n};\n\n\n#define VMXNET3_REV1_MAGIC  3133079265u\n\n \n#define VMXNET3_QUEUE_DESC_ALIGN  128\n\n\nstruct Vmxnet3_MiscConf {\n\tstruct Vmxnet3_DriverInfo driverInfo;\n\t__le64\t\tuptFeatures;\n\t__le64\t\tddPA;          \n\t__le64\t\tqueueDescPA;   \n\t__le32\t\tddLen;         \n\t__le32\t\tqueueDescLen;  \n\t__le32\t\tmtu;\n\t__le16\t\tmaxNumRxSG;\n\tu8\t\tnumTxQueues;\n\tu8\t\tnumRxQueues;\n\t__le32\t\treserved[4];\n};\n\n\nstruct Vmxnet3_TxQueueConf {\n\t__le64\t\ttxRingBasePA;\n\t__le64\t\tdataRingBasePA;\n\t__le64\t\tcompRingBasePA;\n\t__le64\t\tddPA;          \n\t__le64\t\treserved;\n\t__le32\t\ttxRingSize;    \n\t__le32\t\tdataRingSize;  \n\t__le32\t\tcompRingSize;  \n\t__le32\t\tddLen;         \n\tu8\t\tintrIdx;\n\tu8\t\t_pad1[1];\n\t__le16\t\ttxDataRingDescSize;\n\tu8\t\t_pad2[4];\n};\n\n\nstruct Vmxnet3_RxQueueConf {\n\t__le64\t\trxRingBasePA[2];\n\t__le64\t\tcompRingBasePA;\n\t__le64\t\tddPA;             \n\t__le64\t\trxDataRingBasePA;\n\t__le32\t\trxRingSize[2];    \n\t__le32\t\tcompRingSize;     \n\t__le32\t\tddLen;            \n\tu8\t\tintrIdx;\n\tu8\t\t_pad1[1];\n\t__le16\t\trxDataRingDescSize;   \n\tu8\t\t_pad2[4];\n};\n\n\nenum vmxnet3_intr_mask_mode {\n\tVMXNET3_IMM_AUTO   = 0,\n\tVMXNET3_IMM_ACTIVE = 1,\n\tVMXNET3_IMM_LAZY   = 2\n};\n\nenum vmxnet3_intr_type {\n\tVMXNET3_IT_AUTO = 0,\n\tVMXNET3_IT_INTX = 1,\n\tVMXNET3_IT_MSI  = 2,\n\tVMXNET3_IT_MSIX = 3\n};\n\n#define VMXNET3_MAX_TX_QUEUES  8\n#define VMXNET3_MAX_RX_QUEUES  16\n \n#define VMXNET3_MAX_INTRS      25\n\n \n#define VMXNET3_EXT_MAX_TX_QUEUES  32\n#define VMXNET3_EXT_MAX_RX_QUEUES  32\n \n#define VMXNET3_EXT_MAX_INTRS      65\n#define VMXNET3_FIRST_SET_INTRS    64\n\n \n#define VMXNET3_IC_DISABLE_ALL  0x1    \n\n\nstruct Vmxnet3_IntrConf {\n\tbool\t\tautoMask;\n\tu8\t\tnumIntrs;       \n\tu8\t\teventIntrIdx;\n\tu8\t\tmodLevels[VMXNET3_MAX_INTRS];\t \n\t__le32\t\tintrCtrl;\n\t__le32\t\treserved[2];\n};\n\nstruct Vmxnet3_IntrConfExt {\n\tu8              autoMask;\n\tu8              numIntrs;       \n\tu8              eventIntrIdx;\n\tu8              reserved;\n\t__le32          intrCtrl;\n\t__le32          reserved1;\n\tu8              modLevels[VMXNET3_EXT_MAX_INTRS];  \n\tu8              reserved2[3];\n};\n\n \n#define VMXNET3_VFT_SIZE  (4096 / (sizeof(u32) * 8))\n\n\nstruct Vmxnet3_QueueStatus {\n\tbool\t\tstopped;\n\tu8\t\t_pad[3];\n\t__le32\t\terror;\n};\n\n\nstruct Vmxnet3_TxQueueCtrl {\n\t__le32\t\ttxNumDeferred;\n\t__le32\t\ttxThreshold;\n\t__le64\t\treserved;\n};\n\n\nstruct Vmxnet3_RxQueueCtrl {\n\tbool\t\tupdateRxProd;\n\tu8\t\t_pad[7];\n\t__le64\t\treserved;\n};\n\nenum {\n\tVMXNET3_RXM_UCAST     = 0x01,   \n\tVMXNET3_RXM_MCAST     = 0x02,   \n\tVMXNET3_RXM_BCAST     = 0x04,   \n\tVMXNET3_RXM_ALL_MULTI = 0x08,   \n\tVMXNET3_RXM_PROMISC   = 0x10   \n};\n\nstruct Vmxnet3_RxFilterConf {\n\t__le32\t\trxMode;        \n\t__le16\t\tmfTableLen;    \n\t__le16\t\t_pad1;\n\t__le64\t\tmfTablePA;     \n\t__le32\t\tvfTable[VMXNET3_VFT_SIZE];  \n};\n\n\n#define VMXNET3_PM_MAX_FILTERS        6\n#define VMXNET3_PM_MAX_PATTERN_SIZE   128\n#define VMXNET3_PM_MAX_MASK_SIZE      (VMXNET3_PM_MAX_PATTERN_SIZE / 8)\n\n#define VMXNET3_PM_WAKEUP_MAGIC       cpu_to_le16(0x01)   \n#define VMXNET3_PM_WAKEUP_FILTER      cpu_to_le16(0x02)   \n\n\nstruct Vmxnet3_PM_PktFilter {\n\tu8\t\tmaskSize;\n\tu8\t\tpatternSize;\n\tu8\t\tmask[VMXNET3_PM_MAX_MASK_SIZE];\n\tu8\t\tpattern[VMXNET3_PM_MAX_PATTERN_SIZE];\n\tu8\t\tpad[6];\n};\n\n\nstruct Vmxnet3_PMConf {\n\t__le16\t\twakeUpEvents;   \n\tu8\t\tnumFilters;\n\tu8\t\tpad[5];\n\tstruct Vmxnet3_PM_PktFilter filters[VMXNET3_PM_MAX_FILTERS];\n};\n\n\nstruct Vmxnet3_VariableLenConfDesc {\n\t__le32\t\tconfVer;\n\t__le32\t\tconfLen;\n\t__le64\t\tconfPA;\n};\n\n\nstruct Vmxnet3_TxQueueDesc {\n\tstruct Vmxnet3_TxQueueCtrl\t\tctrl;\n\tstruct Vmxnet3_TxQueueConf\t\tconf;\n\n\t \n\tstruct Vmxnet3_QueueStatus\t\tstatus;\n\tstruct UPT1_TxStats\t\t\tstats;\n\tu8\t\t\t\t\t_pad[88];  \n};\n\n\nstruct Vmxnet3_RxQueueDesc {\n\tstruct Vmxnet3_RxQueueCtrl\t\tctrl;\n\tstruct Vmxnet3_RxQueueConf\t\tconf;\n\t \n\tstruct Vmxnet3_QueueStatus\t\tstatus;\n\tstruct UPT1_RxStats\t\t\tstats;\n\tu8\t\t\t\t      __pad[88];  \n};\n\nstruct Vmxnet3_SetPolling {\n\tu8\t\t\t\t\tenablePolling;\n};\n\n#define VMXNET3_COAL_STATIC_MAX_DEPTH\t\t128\n#define VMXNET3_COAL_RBC_MIN_RATE\t\t100\n#define VMXNET3_COAL_RBC_MAX_RATE\t\t100000\n\nenum Vmxnet3_CoalesceMode {\n\tVMXNET3_COALESCE_DISABLED   = 0,\n\tVMXNET3_COALESCE_ADAPT      = 1,\n\tVMXNET3_COALESCE_STATIC     = 2,\n\tVMXNET3_COALESCE_RBC        = 3\n};\n\nstruct Vmxnet3_CoalesceRbc {\n\tu32\t\t\t\t\trbc_rate;\n};\n\nstruct Vmxnet3_CoalesceStatic {\n\tu32\t\t\t\t\ttx_depth;\n\tu32\t\t\t\t\ttx_comp_depth;\n\tu32\t\t\t\t\trx_depth;\n};\n\nstruct Vmxnet3_CoalesceScheme {\n\tenum Vmxnet3_CoalesceMode\t\tcoalMode;\n\tunion {\n\t\tstruct Vmxnet3_CoalesceRbc\tcoalRbc;\n\t\tstruct Vmxnet3_CoalesceStatic\tcoalStatic;\n\t} coalPara;\n};\n\nstruct Vmxnet3_MemoryRegion {\n\t__le64\t\t\t\t\tstartPA;\n\t__le32\t\t\t\t\tlength;\n\t__le16\t\t\t\t\ttxQueueBits;\n\t__le16\t\t\t\t\trxQueueBits;\n};\n\n#define MAX_MEMORY_REGION_PER_QUEUE 16\n#define MAX_MEMORY_REGION_PER_DEVICE 256\n\nstruct Vmxnet3_MemRegs {\n\t__le16\t\t\t\t\tnumRegs;\n\t__le16\t\t\t\t\tpad[3];\n\tstruct Vmxnet3_MemoryRegion\t\tmemRegs[1];\n};\n\nenum Vmxnet3_RSSField {\n\tVMXNET3_RSS_FIELDS_TCPIP4 = 0x0001,\n\tVMXNET3_RSS_FIELDS_TCPIP6 = 0x0002,\n\tVMXNET3_RSS_FIELDS_UDPIP4 = 0x0004,\n\tVMXNET3_RSS_FIELDS_UDPIP6 = 0x0008,\n\tVMXNET3_RSS_FIELDS_ESPIP4 = 0x0010,\n\tVMXNET3_RSS_FIELDS_ESPIP6 = 0x0020,\n};\n\nstruct Vmxnet3_RingBufferSize {\n\t__le16             ring1BufSizeType0;\n\t__le16             ring1BufSizeType1;\n\t__le16             ring2BufSizeType1;\n\t__le16             pad;\n};\n\n \nunion Vmxnet3_CmdInfo {\n\tstruct Vmxnet3_VariableLenConfDesc\tvarConf;\n\tstruct Vmxnet3_SetPolling\t\tsetPolling;\n\tenum   Vmxnet3_RSSField                 setRssFields;\n\tstruct Vmxnet3_RingBufferSize           ringBufSize;\n\t__le64\t\t\t\t\tdata[2];\n};\n\nstruct Vmxnet3_DSDevRead {\n\t \n\tstruct Vmxnet3_MiscConf\t\t\tmisc;\n\tstruct Vmxnet3_IntrConf\t\t\tintrConf;\n\tstruct Vmxnet3_RxFilterConf\t\trxFilterConf;\n\tstruct Vmxnet3_VariableLenConfDesc\trssConfDesc;\n\tstruct Vmxnet3_VariableLenConfDesc\tpmConfDesc;\n\tstruct Vmxnet3_VariableLenConfDesc\tpluginConfDesc;\n};\n\nstruct Vmxnet3_DSDevReadExt {\n\t \n\tstruct Vmxnet3_IntrConfExt              intrConfExt;\n};\n\n \nstruct Vmxnet3_DriverShared {\n\t__le32\t\t\t\tmagic;\n\t \n\t__le32                          size;  \n\tstruct Vmxnet3_DSDevRead\tdevRead;\n\t__le32\t\t\t\tecr;\n\t__le32\t\t\t\treserved;\n\tunion {\n\t\t__le32\t\t\treserved1[4];\n\t\tunion Vmxnet3_CmdInfo\tcmdInfo;  \n\t} cu;\n\tstruct Vmxnet3_DSDevReadExt     devReadExt;\n};\n\n\n#define VMXNET3_ECR_RQERR       (1 << 0)\n#define VMXNET3_ECR_TQERR       (1 << 1)\n#define VMXNET3_ECR_LINK        (1 << 2)\n#define VMXNET3_ECR_DIC         (1 << 3)\n#define VMXNET3_ECR_DEBUG       (1 << 4)\n\n \n#define VMXNET3_FLIP_RING_GEN(gen) ((gen) = (gen) ^ 0x1)\n\n \n#define VMXNET3_INC_RING_IDX_ONLY(idx, ring_size) \\\n\tdo {\\\n\t\t(idx)++;\\\n\t\tif (unlikely((idx) == (ring_size))) {\\\n\t\t\t(idx) = 0;\\\n\t\t} \\\n\t} while (0)\n\n#define VMXNET3_SET_VFTABLE_ENTRY(vfTable, vid) \\\n\t(vfTable[vid >> 5] |= (1 << (vid & 31)))\n#define VMXNET3_CLEAR_VFTABLE_ENTRY(vfTable, vid) \\\n\t(vfTable[vid >> 5] &= ~(1 << (vid & 31)))\n\n#define VMXNET3_VFTABLE_ENTRY_IS_SET(vfTable, vid) \\\n\t((vfTable[vid >> 5] & (1 << (vid & 31))) != 0)\n\n#define VMXNET3_MAX_MTU     9000\n#define VMXNET3_V6_MAX_MTU  9190\n#define VMXNET3_MIN_MTU     60\n\n#define VMXNET3_LINK_UP         (10000 << 16 | 1)     \n#define VMXNET3_LINK_DOWN       0\n\n#define VMXNET3_DCR_ERROR                          31    \n#define VMXNET3_CAP_UDP_RSS                        0     \n#define VMXNET3_CAP_ESP_RSS_IPV4                   1     \n#define VMXNET3_CAP_GENEVE_CHECKSUM_OFFLOAD        2     \n#define VMXNET3_CAP_GENEVE_TSO                     3     \n#define VMXNET3_CAP_VXLAN_CHECKSUM_OFFLOAD         4     \n#define VMXNET3_CAP_VXLAN_TSO                      5     \n#define VMXNET3_CAP_GENEVE_OUTER_CHECKSUM_OFFLOAD  6     \n#define VMXNET3_CAP_VXLAN_OUTER_CHECKSUM_OFFLOAD   7     \n#define VMXNET3_CAP_PKT_STEERING_IPV4              8     \n#define VMXNET3_CAP_VERSION_4_MAX                  VMXNET3_CAP_PKT_STEERING_IPV4\n#define VMXNET3_CAP_ESP_RSS_IPV6                   9     \n#define VMXNET3_CAP_VERSION_5_MAX                  VMXNET3_CAP_ESP_RSS_IPV6\n#define VMXNET3_CAP_ESP_OVER_UDP_RSS               10    \n#define VMXNET3_CAP_INNER_RSS                      11    \n#define VMXNET3_CAP_INNER_ESP_RSS                  12    \n#define VMXNET3_CAP_CRC32_HASH_FUNC                13    \n#define VMXNET3_CAP_VERSION_6_MAX                  VMXNET3_CAP_CRC32_HASH_FUNC\n#define VMXNET3_CAP_OAM_FILTER                     14    \n#define VMXNET3_CAP_ESP_QS                         15    \n#define VMXNET3_CAP_LARGE_BAR                      16    \n#define VMXNET3_CAP_OOORX_COMP                     17    \n#define VMXNET3_CAP_VERSION_7_MAX                  18\n \n#define VMXNET3_CAP_MAX                            VMXNET3_CAP_VERSION_7_MAX\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}