
---------- Begin Simulation Statistics ----------
simSeconds                                   0.008616                       # Number of seconds simulated (Second)
simTicks                                   8616434000                       # Number of ticks simulated (Tick)
finalTick                                  8616434000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     96.44                       # Real time elapsed on the host (Second)
hostTickRate                                 89343486                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681144                       # Number of bytes of host memory used (Byte)
simInsts                                     34235774                       # Number of instructions simulated (Count)
simOps                                       34507865                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   354989                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     357810                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         17232869                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        35321556                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      390                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       35052178                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   2741                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               814080                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            636296                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 130                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            17089593                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.051083                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.574248                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   8985686     52.58%     52.58% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    639915      3.74%     56.32% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1021488      5.98%     62.30% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1605744      9.40%     71.70% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1214406      7.11%     78.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1083262      6.34%     85.14% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1235598      7.23%     92.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    563419      3.30%     95.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    740075      4.33%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              17089593                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  127016     61.66%     61.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                   3622      1.76%     63.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                    1192      0.58%     63.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     63.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     63.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     63.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     63.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     63.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     63.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     63.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     63.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                    485      0.24%     64.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     64.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                  35088     17.03%     81.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                     17      0.01%     81.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     81.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     81.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     81.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     81.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     81.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     81.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     81.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     81.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     81.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     81.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     81.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     81.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     81.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     81.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     81.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     81.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     81.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     81.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     81.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     81.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     81.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     81.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     81.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     81.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     81.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     81.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     81.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     81.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     81.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     81.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     81.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  23619     11.46%     92.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 14971      7.27%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          940      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      19990562     57.03%     57.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult      1576030      4.50%     61.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          2710      0.01%     61.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     61.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     61.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     61.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     61.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     61.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     61.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            2      0.00%     61.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     61.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd      3099811      8.84%     70.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     70.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      4890623     13.95%     84.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          125      0.00%     84.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     84.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc      1543856      4.40%     88.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     88.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     88.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     88.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     88.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     88.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     88.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     88.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     88.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     88.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     88.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     88.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     88.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     88.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     88.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     88.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     88.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     88.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     88.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     88.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     88.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     88.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     88.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     88.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     88.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     88.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     88.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     88.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     88.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     88.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      2182474      6.23%     94.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1765045      5.04%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       35052178                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.034030                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              206010                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.005877                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 68084344                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                26407770                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        25286089                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                 19318356                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                 9728725                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses         9628692                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    25579973                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                     9677275                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          34983434                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       2169138                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     68744                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                 505                       # Number of nop insts executed (Count)
system.cpu.numRefs                            3932322                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        4472955                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      1763184                       # Number of stores executed (Count)
system.cpu.numRate                           2.030041                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1481                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          143276                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    34235774                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      34507865                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.503359                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.503359                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.986656                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.986656                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   38763874                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  15657861                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                   22494162                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                    15070308                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   15086955                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  19636462                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      201                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        2178106                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1780075                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      1536813                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      1085507                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 4656910                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           4582376                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             26634                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               422751                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                15297                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  419740                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.992878                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   17576                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 40                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            6690                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               1337                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             5353                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          669                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          807647                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             260                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             26590                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     16967796                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.033738                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.179453                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        10255957     60.44%     60.44% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         2165302     12.76%     73.20% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          154763      0.91%     74.12% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           40571      0.24%     74.36% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          101616      0.60%     74.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           23280      0.14%     75.09% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         1096316      6.46%     81.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          229181      1.35%     82.90% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         2900810     17.10%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     16967796                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             34235957                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               34508048                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     3789109                       # Number of memory references committed (Count)
system.cpu.commit.loads                       2055650                       # Number of loads committed (Count)
system.cpu.commit.amos                            100                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         108                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    4417546                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions          9591059                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    22762495                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 10998                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          124      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     19666070     56.99%     56.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult      1563092      4.53%     61.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         2565      0.01%     61.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     61.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     61.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     61.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     61.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     61.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            2      0.00%     61.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     61.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd      3083471      8.94%     70.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu      4861657     14.09%     84.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           97      0.00%     84.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     84.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc      1541861      4.47%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      2055650      5.96%     94.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      1733459      5.02%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     34508048                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       2900810                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        3112908                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           3112908                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       3112908                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          3112908                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       123674                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          123674                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       123674                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         123674                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   8977684991                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   8977684991                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   8977684991                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   8977684991                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      3236582                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       3236582                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      3236582                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      3236582                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.038211                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.038211                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.038211                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.038211                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 72591.530888                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 72591.530888                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 72591.530888                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 72591.530888                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs       107552                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          462                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         2221                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           10                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      48.425034                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    46.200000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        51219                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             51219                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        51373                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         51373                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        51373                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        51373                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        72301                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        72301                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        72301                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        72301                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   5453321203                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   5453321203                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   5453321203                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   5453321203                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.022339                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.022339                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.022339                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.022339                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 75425.252804                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 75425.252804                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 75425.252804                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 75425.252804                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  71282                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      1385229                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         1385229                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       117980                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        117980                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   8638203500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   8638203500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      1503209                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      1503209                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.078485                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.078485                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 73217.524157                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 73217.524157                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        47936                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        47936                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        70044                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        70044                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   5318561500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   5318561500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.046596                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.046596                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 75931.721489                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 75931.721489                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           95                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              95                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            5                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             5                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       410000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       410000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data          100                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total          100                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.050000                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.050000                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        82000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        82000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            5                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            5                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       405000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       405000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.050000                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.050000                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        81000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        81000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.misses::cpu.data          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data      4174908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total      4174908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 31869.526718                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 31869.526718                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data      4043908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total      4043908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 30869.526718                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 30869.526718                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      1727679                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1727679                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         5563                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         5563                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    335306583                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    335306583                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      1733242                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1733242                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.003210                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.003210                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 60274.417221                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 60274.417221                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         3437                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         3437                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         2126                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         2126                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    130715795                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    130715795                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.001227                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001227                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 61484.381468                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 61484.381468                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8616434000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1019.650143                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              3185309                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              72306                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              44.053177                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              253500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1019.650143                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.995752                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.995752                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           85                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          337                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          105                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          497                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           13019034                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          13019034                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8616434000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  1363412                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              11064741                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   3153848                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1480086                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  27506                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               396679                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   840                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               35618250                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2842                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            2574386                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       35621097                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     4656910                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             438653                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      14480807                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   56642                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  808                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          5245                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           26                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   2517464                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  6453                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           17089593                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.106593                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.384232                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 11972343     70.06%     70.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    85745      0.50%     70.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   170472      1.00%     71.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   291585      1.71%     73.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    50187      0.29%     73.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   448676      2.63%     76.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   139450      0.82%     77.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    30529      0.18%     77.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  3900606     22.82%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             17089593                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.270234                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.067044                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        2514811                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           2514811                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       2514811                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          2514811                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2653                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2653                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2653                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2653                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    180647499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    180647499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    180647499                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    180647499                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      2517464                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       2517464                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      2517464                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      2517464                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.001054                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.001054                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.001054                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.001054                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 68091.782510                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 68091.782510                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 68091.782510                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 68091.782510                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          682                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           13                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      52.461538                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1822                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1822                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          574                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           574                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          574                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          574                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2079                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2079                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2079                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2079                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    142022000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    142022000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    142022000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    142022000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000826                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000826                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000826                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000826                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 68312.650313                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 68312.650313                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 68312.650313                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 68312.650313                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1822                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      2514811                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         2514811                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2653                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2653                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    180647499                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    180647499                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      2517464                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      2517464                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.001054                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.001054                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 68091.782510                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 68091.782510                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          574                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          574                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2079                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2079                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    142022000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    142022000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000826                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000826                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 68312.650313                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 68312.650313                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8616434000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           255.542029                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              2516889                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2078                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1211.207411                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   255.542029                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.998211                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.998211                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           74                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          107                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           75                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           10071934                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          10071934                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8616434000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     27506                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    1335426                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    45153                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               35322451                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 9468                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  2178106                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 1780075                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   384                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     13016                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    27543                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            481                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          11502                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        17673                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                29175                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 34924917                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                34914781                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  25346022                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  38029408                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.026057                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.666485                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                      631867                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  122456                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   45                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 481                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  46616                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 9312                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   2100                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            2055650                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             10.842143                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            39.705317                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                1945767     94.65%     94.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 2842      0.14%     94.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 7532      0.37%     95.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 1101      0.05%     95.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  866      0.04%     95.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  269      0.01%     95.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  157      0.01%     95.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  113      0.01%     95.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  134      0.01%     95.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  345      0.02%     95.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                700      0.03%     95.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1324      0.06%     95.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               2085      0.10%     95.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               4324      0.21%     95.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              60066      2.92%     98.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1832      0.09%     98.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1274      0.06%     98.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               6911      0.34%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                957      0.05%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               2344      0.11%     99.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               6025      0.29%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                679      0.03%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                694      0.03%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                224      0.01%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                449      0.02%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                410      0.02%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                595      0.03%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                447      0.02%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                630      0.03%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                309      0.02%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             4245      0.21%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1279                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              2055650                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         8                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   8616434000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         8                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   8616434000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   8                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  8                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   8616434000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  8                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   8616434000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   8616434000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  27506                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  1969667                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 9185069                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          38328                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   3900607                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1968416                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               35502402                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               1039907                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 172470                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 105470                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  34869                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            43284816                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    88804564                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 39407807                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                 14486389                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps              42219488                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1065328                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     374                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  99                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   7973209                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         49376428                       # The number of ROB reads (Count)
system.cpu.rob.writes                        70754009                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 34235774                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   34507865                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    53                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    423                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                   5143                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      5566                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   423                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                  5143                       # number of overall hits (Count)
system.l2.overallHits::total                     5566                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1656                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                67022                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   68678                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1656                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               67022                       # number of overall misses (Count)
system.l2.overallMisses::total                  68678                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       134331500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      5286378000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         5420709500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      134331500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     5286378000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        5420709500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               2079                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              72165                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 74244                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2079                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             72165                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                74244                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.796537                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.928733                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.925031                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.796537                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.928733                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.925031                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 81118.055556                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 78875.264838                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    78929.344186                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 81118.055556                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 78875.264838                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   78929.344186                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                47805                       # number of writebacks (Count)
system.l2.writebacks::total                     47805                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             1656                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            67022                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               68678                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1656                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           67022                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              68678                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    117781500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   4616158000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     4733939500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    117781500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   4616158000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    4733939500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.796537                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.928733                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.925031                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.796537                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.928733                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.925031                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 71124.094203                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 68875.264838                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 68929.489793                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 71124.094203                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 68875.264838                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 68929.489793                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          65273                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          162                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            162                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.misses::cpu.data          141                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             141                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          141                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           141                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          141                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          141                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      2672500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      2672500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18953.900709                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18953.900709                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst             423                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                423                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1656                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1656                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    134331500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    134331500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         2079                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2079                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.796537                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.796537                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 81118.055556                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 81118.055556                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1656                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1656                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    117781500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    117781500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.796537                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.796537                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 71124.094203                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 71124.094203                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                640                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   640                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             1481                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                1481                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    120560000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      120560000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           2121                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              2121                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.698256                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.698256                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 81404.456448                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 81404.456448                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         1481                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            1481                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    105750000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    105750000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.698256                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.698256                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 71404.456448                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 71404.456448                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           4503                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              4503                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        65541                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           65541                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   5165818000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   5165818000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        70044                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         70044                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.935712                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.935712                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 78818.113852                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 78818.113852                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        65541                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        65541                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   4510408000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   4510408000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.935712                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.935712                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 68818.113852                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 68818.113852                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         1821                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1821                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1821                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1821                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        51219                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            51219                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        51219                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        51219                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   8616434000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4049.349947                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       147184                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      69369                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.121755                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      79.853009                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       289.043578                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3680.453360                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.019495                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.070567                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.898548                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.988611                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  205                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  950                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  456                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 2485                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    1249273                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   1249273                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8616434000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     47805.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1655.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     66999.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000152500500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         2895                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         2895                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              183559                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              44918                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       68677                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      47805                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     68677                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    47805                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     23                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 68677                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                47805                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   60639                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    6428                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    1080                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     470                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      33                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    388                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    991                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   2787                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   2878                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   2890                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   2900                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   2901                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   2896                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   2902                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   2908                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   2918                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   2977                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   2915                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   2915                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   2937                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   2896                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   2895                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   2895                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         2895                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      23.711572                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     19.905165                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     71.481446                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127          2862     98.86%     98.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255           29      1.00%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            3      0.10%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.03%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          2895                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         2895                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.502245                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.485497                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.757760                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             1870     64.59%     64.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              634     21.90%     86.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              355     12.26%     98.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               34      1.17%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                2      0.07%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          2895                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    1472                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 4395328                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              3059520                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              510109866.79640329                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              355079607.17856139                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    8616409500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      73972.03                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       105920                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      4287936                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      3057536                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 12292788.408754713833                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 497646242.053267121315                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 354849349.510481953621                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1655                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        67022                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        47805                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     49599250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   1862412750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 206611734000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     29969.34                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     27788.08                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   4321969.12                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       105920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      4289408                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        4395328                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       105920                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       105920                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      3059520                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      3059520                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1655                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        67022                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           68677                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        47805                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          47805                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst       12292788                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      497817078                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         510109867                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     12292788                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      12292788                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    355079607                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        355079607                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    355079607                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      12292788                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     497817078                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        865189474                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                68654                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               47774                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         4812                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         4099                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         3703                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         3942                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         3714                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         3531                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         4152                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         4271                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         4929                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         4219                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         4598                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         4524                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         4517                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         4574                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         4816                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         4253                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         3283                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         2593                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         2732                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         2520                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         2418                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         2592                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         2656                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         2856                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         3307                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         2924                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         3822                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         3065                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         3143                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         3184                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         3275                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         3404                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               624749500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             343270000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         1912012000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 9099.97                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           27849.97                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               57894                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              36641                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            84.33                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           76.70                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        21879                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   340.449929                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   230.925464                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   289.183835                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         4900     22.40%     22.40% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         5824     26.62%     49.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         3237     14.80%     63.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         2159      9.87%     73.68% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         1563      7.14%     80.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          965      4.41%     85.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         1602      7.32%     92.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          502      2.29%     94.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1127      5.15%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        21879                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               4393856                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten            3057536                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              509.939030                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              354.849350                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    6.76                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                3.98                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               2.77                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               81.20                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   8616434000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        73363500                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        38967060                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      230079360                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     113013000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 679791840.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   3451588260                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    402110400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    4988913420                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   578.999783                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1015623250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    287560000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   7313250750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        82952520                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        44063745                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      260110200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     136367280                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 679791840.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   3535766430                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    331223520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    5070275535                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   588.442450                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    830764750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    287560000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   7498109250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   8616434000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               67196                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         47805                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             16838                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1481                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1481                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          67196                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            141                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       202138                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  202138                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      7454848                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  7454848                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              68818                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    68818    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                68818                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8616434000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           342499000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          363617750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         133461                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        64643                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              72122                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        99024                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1822                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            37531                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              2121                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             2121                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2079                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         70044                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           141                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          141                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5979                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       215894                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 221873                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       249600                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7896576                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 8146176                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           65273                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   3059520                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            139658                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.005678                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.075140                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  138865     99.43%     99.43% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     793      0.57%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              139658                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   8616434000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          126785500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           3118497                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         108318000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        147489                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        73104                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             792                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          792                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
