This repository contains the Verilog code, simulation results and demonstration videos of synthesis of pipelined processor on FPGA.
A 5-stage pipelined processor, implementing RISC (Reduced Instruction Set Computer) architecture has been developed.
For FPGA synthesis video, kindly refer to:
https://drive.google.com/file/d/1xLEbVj8tgnbiUMWfR86hAAiCJwD7aEKM/view?usp=sharing
