============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Nov 01 2025  02:48:37 pm
  Module:                 dedee
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (8428 ps) Setup Check with Pin encoded_reg_reg[3]/CK->D
          Group: CLK
     Startpoint: (F) data_in[2]
          Clock: (R) CLK
       Endpoint: (R) encoded_reg_reg[3]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     218                  
     Required Time:=    9782                  
      Launch Clock:-       0                  
       Input Delay:-    1000                  
         Data Path:-     355                  
             Slack:=    8428                  

Exceptions/Constraints:
  input_delay             1000            in_del_1_1 

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  data_in[2]           -       -     F     (arrival)      2  3.4     0     0    1000    (-,-) 
  u1/g84__3680/Y       -       A->Y  R     XNOR2X1        4  6.6    90   222    1222    (-,-) 
  u1/g82__5526/Y       -       B->Y  F     NAND2XL        1  1.7    73    74    1295    (-,-) 
  u1/g79__6260/Y       -       B0->Y R     OAI21XL        1  1.6    98    59    1355    (-,-) 
  encoded_reg_reg[3]/D <<<     -     R     DFFQXL         1    -     -     0    1355    (-,-) 
#---------------------------------------------------------------------------------------------

