---
title: "riscv"
layout: default-foundation-20210515
date: 2025-06-04
tags: [riscv]
---

<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/foundation-sites@6.7.5/dist/css/foundation.min.css">

<div class="grid-container">
  <div class="callout">
    <h2>riscv</h2>
  </div>

  <div class="grid-x grid-margin-x small-up-1 medium-up-2 large-up-3">
    <div class="cell">
      <div class="card" style="margin-bottom: 1rem; border-radius: 5px;">
        <!--
        created: 2023-04-05T16:40:17.000Z
        tags: cpus, datacenters, riscv, semiconductors
        -->
        <div class="card-divider">
          <a href="https://www.nextplatform.com/2023/04/04/risc-v-in-the-datacenter-is-no-risky-proposition">RISC-V In The Datacenter Is No Risky Proposition</a>
        </div>
        <div class="card-image">
          <img src="https://www.nextplatform.com/wp-content/uploads/2023/02/ventana-square_chip_1-logo-1024x1024.png" alt="cover image" style="max-width: 100%;">
        </div>
        <div class="card-section">
          <p>It was only a matter of time, perhaps, but the skyrocketing costs of designing chips is colliding with the ever-increasing need for performance,</p>
        </div>
      </div>
    </div>
    <div class="cell">
      <div class="card" style="margin-bottom: 1rem; border-radius: 5px;">
        <!--
        created: 2021-12-10T21:20:16.000Z
        tags: riscv
        -->
        <div class="card-divider">
          <a href="https://tomverbeure.github.io/2019/03/13/SweRV.html">SweRV - An Annotated Deep Dive</a>
        </div>
      </div>
    </div>
    <div class="cell">
      <div class="card" style="margin-bottom: 1rem; border-radius: 5px;">
        <!--
        created: 2021-12-02T01:42:38.000Z
        tags: cpus, riscv
        -->
        <div class="card-divider">
          <a href="https://github.com/pulp-platform/ariane">openhwgroup/cva6: The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux</a>
        </div>
        <div class="card-image">
          <img src="https://opengraph.githubassets.com/f8758c88608ca07d85d6ecc7bad65b2c19fdcb03ffff3e784071d3b31be36fb2/openhwgroup/cva6" alt="cover image" style="max-width: 100%;">
        </div>
        <div class="card-section">
          <p>The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux - openhwgroup/cva6</p>
        </div>
      </div>
    </div>
    <div class="cell">
      <div class="card" style="margin-bottom: 1rem; border-radius: 5px;">
        <!--
        created: 2021-12-02T01:42:23.000Z
        tags: cpus, riscv
        -->
        <div class="card-divider">
          <a href="https://people.eecs.berkeley.edu/~krste/papers/EECS-2016-1.pdf">Eecs 2016 1 <span style="font-size: 1em;">ðŸ“„</span></a>
        </div>
      </div>
    </div>
    <div class="cell">
      <div class="card" style="margin-bottom: 1rem; border-radius: 5px;">
        <!--
        created: 2021-12-01T14:56:29.000Z
        tags: riscv
        -->
        <div class="card-divider">
          <a href="https://twilco.github.io/riscv-from-scratch/2019/03/10/riscv-from-scratch-1.html">RISC-V from scratch 1: Introduction, toolchain setup, and hello world!</a>
        </div>
        <div class="card-section">
          <p>A post that discusses what RISC-V is and why itâ€™s important, teaches readers how to install the GNU RISC-V toolchain, and walks through building and running a simple C program on emulated RISC-V hardware.</p>
        </div>
      </div>
    </div>
    <div class="cell">
      <div class="card" style="margin-bottom: 1rem; border-radius: 5px;">
        <!--
        created: 2019-08-28T23:38:15.000Z
        tags: cpus, riscv, semiconductors
        -->
        <div class="card-divider">
          <a href="https://twilco.github.io/riscv-from-scratch/2019/04/27/riscv-from-scratch-2.html">RISC-V from scratch 2: Hardware layouts, linker scripts, and C runtimes</a>
        </div>
        <div class="card-section">
          <p>A post describing how C programs get to the main function. Devicetree layouts, linker scripts, minimal C runtimes, GDB and QEMU, basic RISC-V assembly, and other topics are reviewed along the way.</p>
        </div>
      </div>
    </div>
  </div>
</div>
