Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Nov 17 15:31:02 2025
| Host         : FerrsPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SS_LR_TOP_timing_summary_routed.rpt -pb SS_LR_TOP_timing_summary_routed.pb -rpx SS_LR_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : SS_LR_TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.403        0.000                      0                  910        0.044        0.000                      0                  910        4.500        0.000                       0                   342  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.403        0.000                      0                  910        0.044        0.000                      0                  910        4.500        0.000                       0                   342  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.403ns  (required time - arrival time)
  Source:                 btn_filter/btn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baud_gen_inst/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.009ns  (logic 0.642ns (12.817%)  route 4.367ns (87.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.705     5.307    btn_filter/CLK
    SLICE_X78Y104        FDRE                                         r  btn_filter/btn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y104        FDRE (Prop_fdre_C_Q)         0.518     5.825 r  btn_filter/btn_o_reg/Q
                         net (fo=278, routed)         3.406     9.231    uart/baud_gen_inst/rst
    SLICE_X89Y99         LUT6 (Prop_lut6_I5_O)        0.124     9.355 r  uart/baud_gen_inst/cnt[0]_i_1/O
                         net (fo=13, routed)          0.961    10.316    uart/baud_gen_inst/cnt[0]_i_1_n_0
    SLICE_X88Y100        FDRE                                         r  uart/baud_gen_inst/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.597    15.019    uart/baud_gen_inst/CLK
    SLICE_X88Y100        FDRE                                         r  uart/baud_gen_inst/cnt_reg[10]/C
                         clock pessimism              0.259    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X88Y100        FDRE (Setup_fdre_C_R)       -0.524    14.719    uart/baud_gen_inst/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                         -10.316    
  -------------------------------------------------------------------
                         slack                                  4.403    

Slack (MET) :             4.403ns  (required time - arrival time)
  Source:                 btn_filter/btn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baud_gen_inst/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.009ns  (logic 0.642ns (12.817%)  route 4.367ns (87.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.705     5.307    btn_filter/CLK
    SLICE_X78Y104        FDRE                                         r  btn_filter/btn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y104        FDRE (Prop_fdre_C_Q)         0.518     5.825 r  btn_filter/btn_o_reg/Q
                         net (fo=278, routed)         3.406     9.231    uart/baud_gen_inst/rst
    SLICE_X89Y99         LUT6 (Prop_lut6_I5_O)        0.124     9.355 r  uart/baud_gen_inst/cnt[0]_i_1/O
                         net (fo=13, routed)          0.961    10.316    uart/baud_gen_inst/cnt[0]_i_1_n_0
    SLICE_X88Y100        FDRE                                         r  uart/baud_gen_inst/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.597    15.019    uart/baud_gen_inst/CLK
    SLICE_X88Y100        FDRE                                         r  uart/baud_gen_inst/cnt_reg[11]/C
                         clock pessimism              0.259    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X88Y100        FDRE (Setup_fdre_C_R)       -0.524    14.719    uart/baud_gen_inst/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                         -10.316    
  -------------------------------------------------------------------
                         slack                                  4.403    

Slack (MET) :             4.403ns  (required time - arrival time)
  Source:                 btn_filter/btn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baud_gen_inst/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.009ns  (logic 0.642ns (12.817%)  route 4.367ns (87.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.705     5.307    btn_filter/CLK
    SLICE_X78Y104        FDRE                                         r  btn_filter/btn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y104        FDRE (Prop_fdre_C_Q)         0.518     5.825 r  btn_filter/btn_o_reg/Q
                         net (fo=278, routed)         3.406     9.231    uart/baud_gen_inst/rst
    SLICE_X89Y99         LUT6 (Prop_lut6_I5_O)        0.124     9.355 r  uart/baud_gen_inst/cnt[0]_i_1/O
                         net (fo=13, routed)          0.961    10.316    uart/baud_gen_inst/cnt[0]_i_1_n_0
    SLICE_X88Y100        FDRE                                         r  uart/baud_gen_inst/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.597    15.019    uart/baud_gen_inst/CLK
    SLICE_X88Y100        FDRE                                         r  uart/baud_gen_inst/cnt_reg[8]/C
                         clock pessimism              0.259    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X88Y100        FDRE (Setup_fdre_C_R)       -0.524    14.719    uart/baud_gen_inst/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                         -10.316    
  -------------------------------------------------------------------
                         slack                                  4.403    

Slack (MET) :             4.403ns  (required time - arrival time)
  Source:                 btn_filter/btn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baud_gen_inst/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.009ns  (logic 0.642ns (12.817%)  route 4.367ns (87.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.705     5.307    btn_filter/CLK
    SLICE_X78Y104        FDRE                                         r  btn_filter/btn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y104        FDRE (Prop_fdre_C_Q)         0.518     5.825 r  btn_filter/btn_o_reg/Q
                         net (fo=278, routed)         3.406     9.231    uart/baud_gen_inst/rst
    SLICE_X89Y99         LUT6 (Prop_lut6_I5_O)        0.124     9.355 r  uart/baud_gen_inst/cnt[0]_i_1/O
                         net (fo=13, routed)          0.961    10.316    uart/baud_gen_inst/cnt[0]_i_1_n_0
    SLICE_X88Y100        FDRE                                         r  uart/baud_gen_inst/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.597    15.019    uart/baud_gen_inst/CLK
    SLICE_X88Y100        FDRE                                         r  uart/baud_gen_inst/cnt_reg[9]/C
                         clock pessimism              0.259    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X88Y100        FDRE (Setup_fdre_C_R)       -0.524    14.719    uart/baud_gen_inst/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                         -10.316    
  -------------------------------------------------------------------
                         slack                                  4.403    

Slack (MET) :             4.550ns  (required time - arrival time)
  Source:                 btn_filter/btn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baud_gen_inst/cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.862ns  (logic 0.642ns (13.205%)  route 4.220ns (86.795%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.705     5.307    btn_filter/CLK
    SLICE_X78Y104        FDRE                                         r  btn_filter/btn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y104        FDRE (Prop_fdre_C_Q)         0.518     5.825 r  btn_filter/btn_o_reg/Q
                         net (fo=278, routed)         3.406     9.231    uart/baud_gen_inst/rst
    SLICE_X89Y99         LUT6 (Prop_lut6_I5_O)        0.124     9.355 r  uart/baud_gen_inst/cnt[0]_i_1/O
                         net (fo=13, routed)          0.814    10.169    uart/baud_gen_inst/cnt[0]_i_1_n_0
    SLICE_X88Y101        FDRE                                         r  uart/baud_gen_inst/cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.597    15.019    uart/baud_gen_inst/CLK
    SLICE_X88Y101        FDRE                                         r  uart/baud_gen_inst/cnt_reg[12]/C
                         clock pessimism              0.259    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X88Y101        FDRE (Setup_fdre_C_R)       -0.524    14.719    uart/baud_gen_inst/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                         -10.169    
  -------------------------------------------------------------------
                         slack                                  4.550    

Slack (MET) :             4.679ns  (required time - arrival time)
  Source:                 btn_filter/btn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baud_gen_inst/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 0.642ns (13.747%)  route 4.028ns (86.253%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.705     5.307    btn_filter/CLK
    SLICE_X78Y104        FDRE                                         r  btn_filter/btn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y104        FDRE (Prop_fdre_C_Q)         0.518     5.825 r  btn_filter/btn_o_reg/Q
                         net (fo=278, routed)         3.406     9.231    uart/baud_gen_inst/rst
    SLICE_X89Y99         LUT6 (Prop_lut6_I5_O)        0.124     9.355 r  uart/baud_gen_inst/cnt[0]_i_1/O
                         net (fo=13, routed)          0.623     9.978    uart/baud_gen_inst/cnt[0]_i_1_n_0
    SLICE_X88Y99         FDRE                                         r  uart/baud_gen_inst/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.613    15.036    uart/baud_gen_inst/CLK
    SLICE_X88Y99         FDRE                                         r  uart/baud_gen_inst/cnt_reg[4]/C
                         clock pessimism              0.180    15.216    
                         clock uncertainty           -0.035    15.180    
    SLICE_X88Y99         FDRE (Setup_fdre_C_R)       -0.524    14.656    uart/baud_gen_inst/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                  4.679    

Slack (MET) :             4.679ns  (required time - arrival time)
  Source:                 btn_filter/btn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baud_gen_inst/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 0.642ns (13.747%)  route 4.028ns (86.253%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.705     5.307    btn_filter/CLK
    SLICE_X78Y104        FDRE                                         r  btn_filter/btn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y104        FDRE (Prop_fdre_C_Q)         0.518     5.825 r  btn_filter/btn_o_reg/Q
                         net (fo=278, routed)         3.406     9.231    uart/baud_gen_inst/rst
    SLICE_X89Y99         LUT6 (Prop_lut6_I5_O)        0.124     9.355 r  uart/baud_gen_inst/cnt[0]_i_1/O
                         net (fo=13, routed)          0.623     9.978    uart/baud_gen_inst/cnt[0]_i_1_n_0
    SLICE_X88Y99         FDRE                                         r  uart/baud_gen_inst/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.613    15.036    uart/baud_gen_inst/CLK
    SLICE_X88Y99         FDRE                                         r  uart/baud_gen_inst/cnt_reg[5]/C
                         clock pessimism              0.180    15.216    
                         clock uncertainty           -0.035    15.180    
    SLICE_X88Y99         FDRE (Setup_fdre_C_R)       -0.524    14.656    uart/baud_gen_inst/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                  4.679    

Slack (MET) :             4.679ns  (required time - arrival time)
  Source:                 btn_filter/btn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baud_gen_inst/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 0.642ns (13.747%)  route 4.028ns (86.253%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.705     5.307    btn_filter/CLK
    SLICE_X78Y104        FDRE                                         r  btn_filter/btn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y104        FDRE (Prop_fdre_C_Q)         0.518     5.825 r  btn_filter/btn_o_reg/Q
                         net (fo=278, routed)         3.406     9.231    uart/baud_gen_inst/rst
    SLICE_X89Y99         LUT6 (Prop_lut6_I5_O)        0.124     9.355 r  uart/baud_gen_inst/cnt[0]_i_1/O
                         net (fo=13, routed)          0.623     9.978    uart/baud_gen_inst/cnt[0]_i_1_n_0
    SLICE_X88Y99         FDRE                                         r  uart/baud_gen_inst/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.613    15.036    uart/baud_gen_inst/CLK
    SLICE_X88Y99         FDRE                                         r  uart/baud_gen_inst/cnt_reg[6]/C
                         clock pessimism              0.180    15.216    
                         clock uncertainty           -0.035    15.180    
    SLICE_X88Y99         FDRE (Setup_fdre_C_R)       -0.524    14.656    uart/baud_gen_inst/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                  4.679    

Slack (MET) :             4.679ns  (required time - arrival time)
  Source:                 btn_filter/btn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baud_gen_inst/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 0.642ns (13.747%)  route 4.028ns (86.253%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.705     5.307    btn_filter/CLK
    SLICE_X78Y104        FDRE                                         r  btn_filter/btn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y104        FDRE (Prop_fdre_C_Q)         0.518     5.825 r  btn_filter/btn_o_reg/Q
                         net (fo=278, routed)         3.406     9.231    uart/baud_gen_inst/rst
    SLICE_X89Y99         LUT6 (Prop_lut6_I5_O)        0.124     9.355 r  uart/baud_gen_inst/cnt[0]_i_1/O
                         net (fo=13, routed)          0.623     9.978    uart/baud_gen_inst/cnt[0]_i_1_n_0
    SLICE_X88Y99         FDRE                                         r  uart/baud_gen_inst/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.613    15.036    uart/baud_gen_inst/CLK
    SLICE_X88Y99         FDRE                                         r  uart/baud_gen_inst/cnt_reg[7]/C
                         clock pessimism              0.180    15.216    
                         clock uncertainty           -0.035    15.180    
    SLICE_X88Y99         FDRE (Setup_fdre_C_R)       -0.524    14.656    uart/baud_gen_inst/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                  4.679    

Slack (MET) :             4.797ns  (required time - arrival time)
  Source:                 fsm/A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/result_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.148ns  (logic 3.148ns (61.146%)  route 2.000ns (38.854%))
  Logic Levels:           16  (CARRY4=14 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.730     5.333    fsm/CLK
    SLICE_X82Y96         FDRE                                         r  fsm/A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y96         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  fsm/A_reg[0]/Q
                         net (fo=3, routed)           1.040     6.828    fsm/Q[0]
    SLICE_X85Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.952 r  fsm/result[3]_i_6/O
                         net (fo=1, routed)           0.000     6.952    fsm/result[3]_i_6_n_0
    SLICE_X85Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.484 r  fsm/result_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.484    fsm/result_reg[3]_i_2_n_0
    SLICE_X85Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.598 r  fsm/result_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.598    fsm/result_reg[7]_i_2_n_0
    SLICE_X85Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.712 r  fsm/result_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.712    fsm/result_reg[11]_i_2_n_0
    SLICE_X85Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.826 r  fsm/result_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.827    fsm/result_reg[15]_i_2_n_0
    SLICE_X85Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.941 r  fsm/result_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.941    fsm/result_reg[19]_i_2_n_0
    SLICE_X85Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.055 r  fsm/result_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.055    fsm/result_reg[23]_i_2_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.169 r  fsm/result_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.169    fsm/result_reg[27]_i_2_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.283 r  fsm/result_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.283    fsm/result_reg[31]_i_2_n_0
    SLICE_X85Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.397 r  fsm/result_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.397    fsm/result_reg[35]_i_2_n_0
    SLICE_X85Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.511 r  fsm/result_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.511    fsm/result_reg[39]_i_2_n_0
    SLICE_X85Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.625 r  fsm/result_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.625    fsm/result_reg[43]_i_2_n_0
    SLICE_X85Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.739 r  fsm/result_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.739    fsm/result_reg[47]_i_2_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.853 r  fsm/result_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.853    fsm/result_reg[51]_i_2_n_0
    SLICE_X85Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.124 r  fsm/result_reg[52]_i_2/CO[0]
                         net (fo=1, routed)           0.960    10.084    fsm/in37[52]
    SLICE_X84Y108        LUT3 (Prop_lut3_I2_O)        0.397    10.481 r  fsm/result[52]_i_1/O
                         net (fo=1, routed)           0.000    10.481    fsm/result[52]
    SLICE_X84Y108        FDRE                                         r  fsm/result_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.593    15.015    fsm/CLK
    SLICE_X84Y108        FDRE                                         r  fsm/result_reg[52]/C
                         clock pessimism              0.180    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X84Y108        FDRE (Setup_fdre_C_D)        0.118    15.278    fsm/result_reg[52]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                         -10.481    
  -------------------------------------------------------------------
                         slack                                  4.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 fsm/result_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/nib_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.654%)  route 0.233ns (62.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.596     1.515    fsm/CLK
    SLICE_X81Y104        FDRE                                         r  fsm/result_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y104        FDRE (Prop_fdre_C_Q)         0.141     1.656 r  fsm/result_reg[101]/Q
                         net (fo=1, routed)           0.233     1.890    fsm/p_0_in[1]
    SLICE_X80Y99         FDRE                                         r  fsm/nib_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.875     2.040    fsm/CLK
    SLICE_X80Y99         FDRE                                         r  fsm/nib_reg[1]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X80Y99         FDRE (Hold_fdre_C_D)         0.052     1.846    fsm/nib_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 fsm/result_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/nib_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.484%)  route 0.205ns (61.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.596     1.515    fsm/CLK
    SLICE_X81Y104        FDRE                                         r  fsm/result_reg[102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y104        FDRE (Prop_fdre_C_Q)         0.128     1.643 r  fsm/result_reg[102]/Q
                         net (fo=1, routed)           0.205     1.848    fsm/p_0_in[2]
    SLICE_X80Y99         FDRE                                         r  fsm/nib_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.875     2.040    fsm/CLK
    SLICE_X80Y99         FDRE                                         r  fsm/nib_reg[2]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X80Y99         FDRE (Hold_fdre_C_D)         0.009     1.803    fsm/nib_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 fsm/B_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/B_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.621%)  route 0.240ns (56.379%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.608     1.527    fsm/CLK
    SLICE_X86Y99         FDRE                                         r  fsm/B_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  fsm/B_reg[18]/Q
                         net (fo=2, routed)           0.240     1.909    fsm/in21[22]
    SLICE_X86Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.954 r  fsm/B[22]_i_1/O
                         net (fo=1, routed)           0.000     1.954    fsm/B[22]
    SLICE_X86Y100        FDRE                                         r  fsm/B_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.873     2.039    fsm/CLK
    SLICE_X86Y100        FDRE                                         r  fsm/B_reg[22]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X86Y100        FDRE (Hold_fdre_C_D)         0.092     1.885    fsm/B_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 fsm/nib_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.209ns (45.884%)  route 0.247ns (54.116%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.603     1.522    fsm/CLK
    SLICE_X80Y99         FDRE                                         r  fsm/nib_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.164     1.686 f  fsm/nib_reg[1]/Q
                         net (fo=7, routed)           0.247     1.933    fsm/u_rom/tx_data_reg[3][1]
    SLICE_X80Y100        LUT5 (Prop_lut5_I2_O)        0.045     1.978 r  fsm/u_rom/tx_data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.978    fsm/tx_data0_in[5]
    SLICE_X80Y100        FDRE                                         r  fsm/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.868     2.034    fsm/CLK
    SLICE_X80Y100        FDRE                                         r  fsm/tx_data_reg[5]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X80Y100        FDRE (Hold_fdre_C_D)         0.121     1.909    fsm/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 fsm/nib_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.209ns (45.783%)  route 0.248ns (54.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.603     1.522    fsm/CLK
    SLICE_X80Y99         FDRE                                         r  fsm/nib_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  fsm/nib_reg[1]/Q
                         net (fo=7, routed)           0.248     1.934    fsm/u_rom/tx_data_reg[3][1]
    SLICE_X80Y100        LUT6 (Prop_lut6_I3_O)        0.045     1.979 r  fsm/u_rom/tx_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.979    fsm/tx_data0_in[2]
    SLICE_X80Y100        FDRE                                         r  fsm/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.868     2.034    fsm/CLK
    SLICE_X80Y100        FDRE                                         r  fsm/tx_data_reg[2]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X80Y100        FDRE (Hold_fdre_C_D)         0.121     1.909    fsm/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 fsm/nib_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.209ns (45.512%)  route 0.250ns (54.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.603     1.522    fsm/CLK
    SLICE_X80Y99         FDRE                                         r  fsm/nib_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  fsm/nib_reg[1]/Q
                         net (fo=7, routed)           0.250     1.937    fsm/u_rom/tx_data_reg[3][1]
    SLICE_X80Y102        LUT6 (Prop_lut6_I1_O)        0.045     1.982 r  fsm/u_rom/tx_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.982    fsm/tx_data0_in[1]
    SLICE_X80Y102        FDRE                                         r  fsm/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.868     2.034    fsm/CLK
    SLICE_X80Y102        FDRE                                         r  fsm/tx_data_reg[1]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X80Y102        FDRE (Hold_fdre_C_D)         0.121     1.909    fsm/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 fsm/nib_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.209ns (45.315%)  route 0.252ns (54.685%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.603     1.522    fsm/CLK
    SLICE_X80Y99         FDRE                                         r  fsm/nib_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  fsm/nib_reg[1]/Q
                         net (fo=7, routed)           0.252     1.939    fsm/u_rom/tx_data_reg[3][1]
    SLICE_X80Y102        LUT6 (Prop_lut6_I3_O)        0.045     1.984 r  fsm/u_rom/tx_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.984    fsm/tx_data0_in[0]
    SLICE_X80Y102        FDRE                                         r  fsm/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.868     2.034    fsm/CLK
    SLICE_X80Y102        FDRE                                         r  fsm/tx_data_reg[0]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X80Y102        FDRE (Hold_fdre_C_D)         0.120     1.908    fsm/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 uart/baud_gen_inst/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baud_gen_inst/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.608     1.527    uart/baud_gen_inst/CLK
    SLICE_X88Y99         FDRE                                         r  uart/baud_gen_inst/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  uart/baud_gen_inst/cnt_reg[6]/Q
                         net (fo=2, routed)           0.125     1.817    uart/baud_gen_inst/cnt_reg[6]
    SLICE_X88Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.973 r  uart/baud_gen_inst/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.974    uart/baud_gen_inst/cnt_reg[4]_i_1_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.027 r  uart/baud_gen_inst/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.027    uart/baud_gen_inst/cnt_reg[8]_i_1_n_7
    SLICE_X88Y100        FDRE                                         r  uart/baud_gen_inst/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.873     2.039    uart/baud_gen_inst/CLK
    SLICE_X88Y100        FDRE                                         r  uart/baud_gen_inst/cnt_reg[8]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X88Y100        FDRE (Hold_fdre_C_D)         0.134     1.927    uart/baud_gen_inst/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 fsm/result_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/result_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.209ns (42.477%)  route 0.283ns (57.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.607     1.526    fsm/CLK
    SLICE_X84Y99         FDRE                                         r  fsm/result_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  fsm/result_reg[14]/Q
                         net (fo=1, routed)           0.283     1.973    fsm/result_reg_n_0_[14]
    SLICE_X84Y100        LUT3 (Prop_lut3_I0_O)        0.045     2.018 r  fsm/result[18]_i_1/O
                         net (fo=1, routed)           0.000     2.018    fsm/result[18]
    SLICE_X84Y100        FDRE                                         r  fsm/result_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.873     2.038    fsm/CLK
    SLICE_X84Y100        FDRE                                         r  fsm/result_reg[18]/C
                         clock pessimism             -0.245     1.792    
    SLICE_X84Y100        FDRE (Hold_fdre_C_D)         0.121     1.913    fsm/result_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 uart/baud_gen_inst/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baud_gen_inst/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.608     1.527    uart/baud_gen_inst/CLK
    SLICE_X88Y99         FDRE                                         r  uart/baud_gen_inst/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  uart/baud_gen_inst/cnt_reg[6]/Q
                         net (fo=2, routed)           0.125     1.817    uart/baud_gen_inst/cnt_reg[6]
    SLICE_X88Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.973 r  uart/baud_gen_inst/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.974    uart/baud_gen_inst/cnt_reg[4]_i_1_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.040 r  uart/baud_gen_inst/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.040    uart/baud_gen_inst/cnt_reg[8]_i_1_n_5
    SLICE_X88Y100        FDRE                                         r  uart/baud_gen_inst/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.873     2.039    uart/baud_gen_inst/CLK
    SLICE_X88Y100        FDRE                                         r  uart/baud_gen_inst/cnt_reg[10]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X88Y100        FDRE (Hold_fdre_C_D)         0.134     1.927    uart/baud_gen_inst/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y103   btn_filter/acc_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y105   btn_filter/acc_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y105   btn_filter/acc_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y106   btn_filter/acc_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y106   btn_filter/acc_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y106   btn_filter/acc_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y106   btn_filter/acc_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y107   btn_filter/acc_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y107   btn_filter/acc_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y103   btn_filter/acc_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y103   btn_filter/acc_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y105   btn_filter/acc_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y105   btn_filter/acc_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y105   btn_filter/acc_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y105   btn_filter/acc_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y106   btn_filter/acc_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y106   btn_filter/acc_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y106   btn_filter/acc_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y106   btn_filter/acc_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y103   btn_filter/acc_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y103   btn_filter/acc_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y105   btn_filter/acc_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y105   btn_filter/acc_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y105   btn_filter/acc_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y105   btn_filter/acc_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y106   btn_filter/acc_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y106   btn_filter/acc_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y106   btn_filter/acc_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y106   btn_filter/acc_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/t_out_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.550ns  (logic 4.011ns (61.237%)  route 2.539ns (38.763%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.715     5.317    uart/CLK
    SLICE_X82Y101        FDSE                                         r  uart/t_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDSE (Prop_fdse_C_Q)         0.456     5.773 r  uart/t_out_reg/Q
                         net (fo=1, routed)           2.539     8.312    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    11.868 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    11.868    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/t_out_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.124ns  (logic 1.397ns (65.766%)  route 0.727ns (34.234%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.601     1.520    uart/CLK
    SLICE_X82Y101        FDSE                                         r  uart/t_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDSE (Prop_fdse_C_Q)         0.141     1.661 r  uart/t_out_reg/Q
                         net (fo=1, routed)           0.727     2.389    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     3.645 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     3.645    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            btn_filter/s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.298ns  (logic 1.477ns (27.871%)  route 3.821ns (72.129%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BTNC_IBUF_inst/O
                         net (fo=1, routed)           3.821     5.298    btn_filter/D[0]
    SLICE_X79Y104        FDRE                                         r  btn_filter/s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.584     5.006    btn_filter/CLK
    SLICE_X79Y104        FDRE                                         r  btn_filter/s_reg[0]/C

Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            uart/rx_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.300ns  (logic 1.490ns (45.148%)  route 1.810ns (54.852%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  UART_TXD_IN_IBUF_inst/O
                         net (fo=1, routed)           1.810     3.300    uart/rx_sync_reg[0]_0[0]
    SLICE_X85Y102        FDRE                                         r  uart/rx_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.595     5.017    uart/CLK
    SLICE_X85Y102        FDRE                                         r  uart/rx_sync_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            uart/rx_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.257ns (26.396%)  route 0.718ns (73.604%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  UART_TXD_IN_IBUF_inst/O
                         net (fo=1, routed)           0.718     0.975    uart/rx_sync_reg[0]_0[0]
    SLICE_X85Y102        FDRE                                         r  uart/rx_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.873     2.038    uart/CLK
    SLICE_X85Y102        FDRE                                         r  uart/rx_sync_reg[0]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            btn_filter/s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.982ns  (logic 0.244ns (12.335%)  route 1.737ns (87.665%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTNC_IBUF_inst/O
                         net (fo=1, routed)           1.737     1.982    btn_filter/D[0]
    SLICE_X79Y104        FDRE                                         r  btn_filter/s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.866     2.031    btn_filter/CLK
    SLICE_X79Y104        FDRE                                         r  btn_filter/s_reg[0]/C





