<<<<<<< HEAD
Fitter Status : Successful - Fri Nov 07 22:35:22 2014
=======
Fitter Status : Successful - Sun Nov 09 15:31:16 2014
>>>>>>> origin/master
Quartus II 64-Bit Version : 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition
Revision Name : MasterVerilog
Top-level Entity Name : MasterVerilog
Family : Cyclone II
Device : EP2C35F672C6
Timing Models : Final
<<<<<<< HEAD
Total logic elements : 2,897 / 33,216 ( 9 % )
    Total combinational functions : 2,598 / 33,216 ( 8 % )
    Dedicated logic registers : 1,313 / 33,216 ( 4 % )
Total registers : 1313
Total pins : 107 / 475 ( 23 % )
Total virtual pins : 0
Total memory bits : 2,048 / 483,840 ( < 1 % )
=======
Total logic elements : 2,523 / 33,216 ( 8 % )
    Total combinational functions : 1,994 / 33,216 ( 6 % )
    Dedicated logic registers : 1,350 / 33,216 ( 4 % )
Total registers : 1350
Total pins : 107 / 475 ( 23 % )
Total virtual pins : 0
Total memory bits : 4,096 / 483,840 ( < 1 % )
>>>>>>> origin/master
Embedded Multiplier 9-bit elements : 0 / 70 ( 0 % )
Total PLLs : 0 / 4 ( 0 % )
