# Overview

Author: Asmaa Maher

Written in: Verilog Hardware Description language.

Generral Description: Generic QAM module is used for mapping input data into output symblos (I & Q componants). 

This module is part of:
# SDR 5G Testbed based on Zynq architecture project
