<profile>

<section name = "Vivado HLS Report for 'load_centres_buffer'" level="0">
<item name = "Date">Thu Jun 12 14:16:45 2014
</item>
<item name = "Version">2013.4 (build date: Mon Dec 09 17:07:59 PM 2013)</item>
<item name = "Project">kernel</item>
<item name = "Solution">kernel</item>
<item name = "Product family">zynq zynq_fpv6 </item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="default">10.00, 8.75, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">7, ?, 7, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">0, 1073741829, 8, 1, 1, 0 ~ 1073741823, yes</column>
<column name="- Loop 2">4, ?, 3, 2, 1, 1 ~ ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, -, 0, 190</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">2, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 96</column>
<column name="Register">-, -, 234, -</column>
<column name="ShiftMemory">-, -, 0, 31</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="7">Memory, Module, BRAM_18K, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="int_buffer_U">load_centres_buffer_int_buffer, 2, 768, 32, 1, 24576</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Shift register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="exitcond3_reg_406">0, 1, 1, 0</column>
<column name="indvar_reg_193">0, 30, 30, 0</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_V_fu_319_p2">+, 0, 0, 8, 8, 1</column>
<column name="indvar_next_fu_297_p2">+, 0, 0, 30, 30, 1</column>
<column name="tmp_12_1_fu_352_p2">+, 0, 0, 11, 11, 1</column>
<column name="tmp_12_2_fu_374_p2">+, 0, 0, 11, 11, 2</column>
<column name="tmp_6_add_i_fu_268_p2">+, 0, 0, 13, 13, 4</column>
<column name="tmp_5_fu_262_p2">-, 0, 0, 13, 13, 13</column>
<column name="tmp_9_fu_341_p2">-, 0, 0, 11, 11, 11</column>
<column name="ap_sig_bdd_79">and, 0, 0, 1, 1, 1</column>
<column name="exitcond3_fu_292_p2">icmp, 0, 0, 38, 30, 30</column>
<column name="isIter0_fu_303_p2">icmp, 0, 0, 38, 30, 1</column>
<column name="tmp_10_fu_363_p2">icmp, 0, 0, 8, 8, 8</column>
<column name="tmp_7_fu_314_p2">icmp, 0, 0, 8, 8, 8</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="indvar_phi_fu_197_p4">30, 2, 30, 60</column>
<column name="indvar_reg_193">30, 2, 30, 60</column>
<column name="int_buffer_address0">10, 3, 10, 30</column>
<column name="int_buffer_address1">10, 3, 10, 30</column>
<column name="t_V_phi_fu_209_p4">8, 2, 8, 16</column>
<column name="t_V_reg_205">8, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="4">Name, FF, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 3, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it2">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it3">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it4">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it5">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it6">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it7">1, 1, 0</column>
<column name="ap_reg_ppiten_pp1_it0">1, 1, 0</column>
<column name="ap_reg_ppiten_pp1_it1">1, 1, 0</column>
<column name="bus_addr_read_reg_419">32, 32, 0</column>
<column name="bus_addr_reg_390">30, 32, 2</column>
<column name="exitcond3_reg_406">1, 1, 0</column>
<column name="i_V_reg_428">8, 8, 0</column>
<column name="indvar_next_reg_410">30, 30, 0</column>
<column name="indvar_reg_193">30, 30, 0</column>
<column name="isIter0_reg_415">1, 1, 0</column>
<column name="t_V_reg_205">8, 8, 0</column>
<column name="tmp_10_reg_448">1, 1, 0</column>
<column name="tmp_6_add_i32_shr_cast_reg_401">30, 32, 2</column>
<column name="tmp_6_add_i32_shr_reg_396">30, 30, 0</column>
<column name="tmp_7_reg_424">1, 1, 0</column>
<column name="tmp_8_reg_452">8, 64, 56</column>
<column name="tmp_9_reg_433">11, 11, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, load_centres_buffer, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, load_centres_buffer, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, load_centres_buffer, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, load_centres_buffer, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, load_centres_buffer, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, load_centres_buffer, return value</column>
<column name="offset">in, 32, ap_none, offset, scalar</column>
<column name="bus_r_req_din">out, 1, ap_bus, bus_r, pointer</column>
<column name="bus_r_req_full_n">in, 1, ap_bus, bus_r, pointer</column>
<column name="bus_r_req_write">out, 1, ap_bus, bus_r, pointer</column>
<column name="bus_r_rsp_empty_n">in, 1, ap_bus, bus_r, pointer</column>
<column name="bus_r_rsp_read">out, 1, ap_bus, bus_r, pointer</column>
<column name="bus_r_address">out, 32, ap_bus, bus_r, pointer</column>
<column name="bus_r_datain">in, 32, ap_bus, bus_r, pointer</column>
<column name="bus_r_dataout">out, 32, ap_bus, bus_r, pointer</column>
<column name="bus_r_size">out, 32, ap_bus, bus_r, pointer</column>
<column name="k_V">in, 8, ap_none, k_V, scalar</column>
<column name="buffer_0_value_address0">out, 8, ap_memory, buffer_0_value, array</column>
<column name="buffer_0_value_ce0">out, 1, ap_memory, buffer_0_value, array</column>
<column name="buffer_0_value_we0">out, 1, ap_memory, buffer_0_value, array</column>
<column name="buffer_0_value_d0">out, 32, ap_memory, buffer_0_value, array</column>
<column name="buffer_1_value_address0">out, 8, ap_memory, buffer_1_value, array</column>
<column name="buffer_1_value_ce0">out, 1, ap_memory, buffer_1_value, array</column>
<column name="buffer_1_value_we0">out, 1, ap_memory, buffer_1_value, array</column>
<column name="buffer_1_value_d0">out, 32, ap_memory, buffer_1_value, array</column>
<column name="buffer_2_value_address0">out, 8, ap_memory, buffer_2_value, array</column>
<column name="buffer_2_value_ce0">out, 1, ap_memory, buffer_2_value, array</column>
<column name="buffer_2_value_we0">out, 1, ap_memory, buffer_2_value, array</column>
<column name="buffer_2_value_d0">out, 32, ap_memory, buffer_2_value, array</column>
</table>
</item>
</section>
</profile>
