<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/impl/gwsynthesis/vgaminikbd.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/src/vgaminikbd.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/media/oreo/5110E4171A5F1B7F/Git/vgaminikbd/src/vgaminikbd.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NZ-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NZ-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Jul 27 12:56:40 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1657</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>827</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clkin</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clkin_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td>clkin_ibuf/I</td>
<td>clkin</td>
<td>uclockGen/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>uclockGen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td>clkin_ibuf/I</td>
<td>clkin</td>
<td>uclockGen/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>uclockGen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.667</td>
<td>clkin_ibuf/I</td>
<td>clkin</td>
<td>uclockGen/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>uclockGen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>125.000</td>
<td>8.000
<td>0.000</td>
<td>62.500</td>
<td>clkin_ibuf/I</td>
<td>clkin</td>
<td>uclockGen/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>24.000(MHz)</td>
<td>53.966(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clkin!</h4>
<h4>No timing paths to get frequency of uclockGen/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of uclockGen/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of uclockGen/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clkin</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkin</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uclockGen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>23.137</td>
<td>uvga/ucharbufinit/initState_0_s1/Q</td>
<td>uvga/ucharBuffer/sp_inst_1/AD[3]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>18.482</td>
</tr>
<tr>
<td>2</td>
<td>24.060</td>
<td>uvga/ucharbufinit/initState_0_s1/Q</td>
<td>uvga/ucharBuffer/sp_inst_1/AD[2]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>17.559</td>
</tr>
<tr>
<td>3</td>
<td>24.225</td>
<td>uvga/ucharbufinit/initState_0_s1/Q</td>
<td>uvga/ucharBuffer/sp_inst_0/AD[3]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>17.394</td>
</tr>
<tr>
<td>4</td>
<td>24.634</td>
<td>uvga/currentCursorCol_2_s0/Q</td>
<td>uvga/currentCursorCol_1_s0/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>16.985</td>
</tr>
<tr>
<td>5</td>
<td>24.768</td>
<td>uvga/ucharbufinit/initState_0_s1/Q</td>
<td>uvga/ucharBuffer/sp_inst_0/AD[2]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>16.851</td>
</tr>
<tr>
<td>6</td>
<td>25.217</td>
<td>uvga/currentCursorCol_2_s0/Q</td>
<td>uvga/scrollRow_3_s0/RESET</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>16.402</td>
</tr>
<tr>
<td>7</td>
<td>25.443</td>
<td>uvga/currentCursorCol_2_s0/Q</td>
<td>uvga/currentCursorCol_0_s0/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>16.176</td>
</tr>
<tr>
<td>8</td>
<td>25.443</td>
<td>uvga/currentCursorCol_2_s0/Q</td>
<td>uvga/currentCursorCol_2_s0/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>16.176</td>
</tr>
<tr>
<td>9</td>
<td>25.596</td>
<td>uvga/currentCursorCol_2_s0/Q</td>
<td>uvga/rowDMARdCol_2_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>15.631</td>
</tr>
<tr>
<td>10</td>
<td>26.026</td>
<td>uvga/currentCursorCol_2_s0/Q</td>
<td>uvga/scrollRow_4_s0/RESET</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>15.593</td>
</tr>
<tr>
<td>11</td>
<td>26.243</td>
<td>uvga/currentCursorCol_2_s0/Q</td>
<td>uvga/ucharBuffer/sp_inst_1/AD[11]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>15.376</td>
</tr>
<tr>
<td>12</td>
<td>26.289</td>
<td>uvga/currentCursorCol_2_s0/Q</td>
<td>uvga/rowDMARdCol_1_s1/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>15.330</td>
</tr>
<tr>
<td>13</td>
<td>26.357</td>
<td>uvga/currentCursorCol_2_s0/Q</td>
<td>uvga/scrollRow_3_s0/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>15.262</td>
</tr>
<tr>
<td>14</td>
<td>26.362</td>
<td>uvga/currentCursorCol_2_s0/Q</td>
<td>uvga/scrollRow_4_s0/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>15.257</td>
</tr>
<tr>
<td>15</td>
<td>26.430</td>
<td>uvga/currentCursorCol_2_s0/Q</td>
<td>uvga/scrollRow_0_s0/RESET</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>15.189</td>
</tr>
<tr>
<td>16</td>
<td>26.430</td>
<td>uvga/currentCursorCol_2_s0/Q</td>
<td>uvga/scrollRow_2_s0/RESET</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>15.189</td>
</tr>
<tr>
<td>17</td>
<td>26.440</td>
<td>uvga/currentCursorCol_2_s0/Q</td>
<td>uvga/scrollRow_1_s0/RESET</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>15.179</td>
</tr>
<tr>
<td>18</td>
<td>26.487</td>
<td>uvga/currentCursorCol_2_s0/Q</td>
<td>uvga/currentCursorCol_0_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>14.740</td>
</tr>
<tr>
<td>19</td>
<td>26.535</td>
<td>uvga/currentCursorCol_2_s0/Q</td>
<td>uvga/rowDMARdCol_5_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>14.692</td>
</tr>
<tr>
<td>20</td>
<td>26.677</td>
<td>uvga/currentCursorCol_2_s0/Q</td>
<td>uvga/currentCursorCol_6_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>14.549</td>
</tr>
<tr>
<td>21</td>
<td>26.693</td>
<td>uvga/currentCursorCol_2_s0/Q</td>
<td>uvga/rowDMARdCol_0_s1/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>14.926</td>
</tr>
<tr>
<td>22</td>
<td>26.693</td>
<td>uvga/currentCursorCol_2_s0/Q</td>
<td>uvga/rowDMARdCol_2_s1/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>14.926</td>
</tr>
<tr>
<td>23</td>
<td>26.693</td>
<td>uvga/currentCursorCol_2_s0/Q</td>
<td>uvga/rowDMARdCol_6_s1/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>14.926</td>
</tr>
<tr>
<td>24</td>
<td>26.761</td>
<td>uvga/currentCursorCol_2_s0/Q</td>
<td>uvga/scrollRow_1_s0/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>14.858</td>
</tr>
<tr>
<td>25</td>
<td>26.849</td>
<td>uvga/currentCursorCol_2_s0/Q</td>
<td>uvga/scrollRow_0_s0/CE</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>14.770</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.644</td>
<td>ukbd/ps2kbd/kbdcode_3_s0/Q</td>
<td>ukbd/kbdfifo/array_array_0_0_s/DI[3]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.658</td>
</tr>
<tr>
<td>2</td>
<td>0.644</td>
<td>ukbd/ps2kbd/kbdcode_1_s0/Q</td>
<td>ukbd/kbdfifo/array_array_0_0_s/DI[1]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.658</td>
</tr>
<tr>
<td>3</td>
<td>0.778</td>
<td>uvga/uhvsync/counterY_0_s0/Q</td>
<td>uvga/uhvsync/counterY_0_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>4</td>
<td>0.778</td>
<td>uvga/cursorInvisible_s1/Q</td>
<td>uvga/cursorInvisible_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>5</td>
<td>0.778</td>
<td>uarb/dfifo1/cnt_3_s1/Q</td>
<td>uarb/dfifo1/cnt_3_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>6</td>
<td>0.778</td>
<td>uuart0/rxClockDividerReg_1_s1/Q</td>
<td>uuart0/rxClockDividerReg_1_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>7</td>
<td>0.778</td>
<td>uuart0/rxClockDividerReg_17_s1/Q</td>
<td>uuart0/rxClockDividerReg_17_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>8</td>
<td>0.778</td>
<td>uuart0/txClockDividerReg_3_s1/Q</td>
<td>uuart0/txClockDividerReg_3_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>9</td>
<td>0.778</td>
<td>uuart0/txClockDividerReg_13_s1/Q</td>
<td>uuart0/txClockDividerReg_13_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>10</td>
<td>0.778</td>
<td>uuart0/txClockDividerReg_17_s1/Q</td>
<td>uuart0/txClockDividerReg_17_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>11</td>
<td>0.778</td>
<td>ukbd/ps2kbd/data_count_0_s1/Q</td>
<td>ukbd/ps2kbd/data_count_0_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>12</td>
<td>0.778</td>
<td>ukbd/kbdfifo/cnt_2_s1/Q</td>
<td>ukbd/kbdfifo/cnt_2_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>13</td>
<td>0.778</td>
<td>ukbd/kbdfifo/fifo_wptr_2_s0/Q</td>
<td>ukbd/kbdfifo/fifo_wptr_2_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>14</td>
<td>0.778</td>
<td>ukbd/shiftState_s2/Q</td>
<td>ukbd/shiftState_s2/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>15</td>
<td>0.780</td>
<td>uvga/ucharbufinit/initCursorRow_4_s1/Q</td>
<td>uvga/ucharbufinit/initCursorRow_4_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.780</td>
</tr>
<tr>
<td>16</td>
<td>0.780</td>
<td>uvga/ucharbufinit/initData_0_s1/Q</td>
<td>uvga/ucharbufinit/initData_0_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.780</td>
</tr>
<tr>
<td>17</td>
<td>0.780</td>
<td>uvga/ucharbufinit/initData_3_s1/Q</td>
<td>uvga/ucharbufinit/initData_3_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.780</td>
</tr>
<tr>
<td>18</td>
<td>0.780</td>
<td>uvga/ucharbufinit/initCursorCol_0_s1/Q</td>
<td>uvga/ucharbufinit/initCursorCol_0_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.780</td>
</tr>
<tr>
<td>19</td>
<td>0.780</td>
<td>uvga/uheartbeat/heartbeatCounter_0_s1/Q</td>
<td>uvga/uheartbeat/heartbeatCounter_0_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.780</td>
</tr>
<tr>
<td>20</td>
<td>0.780</td>
<td>uvga/charHeightCounter_0_s1/Q</td>
<td>uvga/charHeightCounter_0_s1/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.780</td>
</tr>
<tr>
<td>21</td>
<td>0.780</td>
<td>uvga/currentScanCharRow_3_s0/Q</td>
<td>uvga/currentScanCharRow_3_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.780</td>
</tr>
<tr>
<td>22</td>
<td>0.780</td>
<td>uvga/currentScanCharCol_0_s0/Q</td>
<td>uvga/currentScanCharCol_0_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.780</td>
</tr>
<tr>
<td>23</td>
<td>0.780</td>
<td>uvga/charHeightCounter_2_s0/Q</td>
<td>uvga/charHeightCounter_2_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.780</td>
</tr>
<tr>
<td>24</td>
<td>0.780</td>
<td>uvga/charWidthCounter_2_s0/Q</td>
<td>uvga/charWidthCounter_2_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.780</td>
</tr>
<tr>
<td>25</td>
<td>0.780</td>
<td>uvga/scrollRow_2_s0/Q</td>
<td>uvga/scrollRow_2_s0/D</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.780</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>19.373</td>
<td>20.748</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ukdA/keyOut_s0</td>
</tr>
<tr>
<td>2</td>
<td>19.373</td>
<td>20.748</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ukdB/keyOut_s0</td>
</tr>
<tr>
<td>3</td>
<td>19.373</td>
<td>20.748</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ukbd/skipNextCode_s0</td>
</tr>
<tr>
<td>4</td>
<td>19.373</td>
<td>20.748</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ukbd/kbdDataValid_s0</td>
</tr>
<tr>
<td>5</td>
<td>19.373</td>
<td>20.748</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ukbd/kbdfifo/outData_5_s1</td>
</tr>
<tr>
<td>6</td>
<td>19.373</td>
<td>20.748</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ukbd/ps2kbd/data_count_1_s1</td>
</tr>
<tr>
<td>7</td>
<td>19.373</td>
<td>20.748</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uuart0/rxClockDividerReg_9_s1</td>
</tr>
<tr>
<td>8</td>
<td>19.373</td>
<td>20.748</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uvga/currentCursorRow_3_s1</td>
</tr>
<tr>
<td>9</td>
<td>19.373</td>
<td>20.748</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uvga/currentCursorRow_4_s1</td>
</tr>
<tr>
<td>10</td>
<td>19.373</td>
<td>20.748</td>
<td>1.375</td>
<td>Low Pulse Width</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>uuart0/rxClockDividerReg_11_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.137</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.198</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/ucharbufinit/initState_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[0][A]</td>
<td>uvga/ucharbufinit/initState_0_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R3C11[0][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initState_0_s1/Q</td>
</tr>
<tr>
<td>4.699</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C9[1][A]</td>
<td>uvga/ucharbufinit/initData_6_s3/I0</td>
</tr>
<tr>
<td>5.835</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R2C9[1][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/initData_6_s3/F</td>
</tr>
<tr>
<td>7.820</td>
<td>1.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][A]</td>
<td>uvga/charBufferWrEn_s3/I2</td>
</tr>
<tr>
<td>8.955</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R5C8[3][A]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s3/F</td>
</tr>
<tr>
<td>10.800</td>
<td>1.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][B]</td>
<td>uvga/charBufferRdRow_4_s3/I1</td>
</tr>
<tr>
<td>12.009</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C10[3][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferRdRow_4_s3/F</td>
</tr>
<tr>
<td>12.039</td>
<td>0.030</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td>uvga/charBufferRdRow_1_s0/I2</td>
</tr>
<tr>
<td>13.174</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferRdRow_1_s0/F</td>
</tr>
<tr>
<td>21.198</td>
<td>8.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_1/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.615, 24.967%; route: 13.364, 72.305%; tC2Q: 0.504, 2.728%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.274</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/ucharbufinit/initState_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[0][A]</td>
<td>uvga/ucharbufinit/initState_0_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R3C11[0][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initState_0_s1/Q</td>
</tr>
<tr>
<td>4.699</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C9[1][A]</td>
<td>uvga/ucharbufinit/initData_6_s3/I0</td>
</tr>
<tr>
<td>5.835</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R2C9[1][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/initData_6_s3/F</td>
</tr>
<tr>
<td>7.820</td>
<td>1.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][A]</td>
<td>uvga/charBufferWrEn_s3/I2</td>
</tr>
<tr>
<td>8.955</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R5C8[3][A]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s3/F</td>
</tr>
<tr>
<td>10.800</td>
<td>1.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][B]</td>
<td>uvga/charBufferRdRow_4_s3/I1</td>
</tr>
<tr>
<td>12.009</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C10[3][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferRdRow_4_s3/F</td>
</tr>
<tr>
<td>12.039</td>
<td>0.030</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[1][B]</td>
<td>uvga/charBufferRdRow_0_s0/I2</td>
</tr>
<tr>
<td>13.174</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C10[1][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferRdRow_0_s0/F</td>
</tr>
<tr>
<td>20.274</td>
<td>7.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_1/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.615, 26.280%; route: 12.440, 70.849%; tC2Q: 0.504, 2.871%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/ucharbufinit/initState_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[0][A]</td>
<td>uvga/ucharbufinit/initState_0_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R3C11[0][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initState_0_s1/Q</td>
</tr>
<tr>
<td>4.699</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C9[1][A]</td>
<td>uvga/ucharbufinit/initData_6_s3/I0</td>
</tr>
<tr>
<td>5.835</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R2C9[1][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/initData_6_s3/F</td>
</tr>
<tr>
<td>7.820</td>
<td>1.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][A]</td>
<td>uvga/charBufferWrEn_s3/I2</td>
</tr>
<tr>
<td>8.955</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R5C8[3][A]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s3/F</td>
</tr>
<tr>
<td>10.800</td>
<td>1.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][B]</td>
<td>uvga/charBufferRdRow_4_s3/I1</td>
</tr>
<tr>
<td>12.009</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C10[3][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferRdRow_4_s3/F</td>
</tr>
<tr>
<td>12.039</td>
<td>0.030</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[2][B]</td>
<td>uvga/charBufferRdRow_1_s0/I2</td>
</tr>
<tr>
<td>13.174</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C10[2][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferRdRow_1_s0/F</td>
</tr>
<tr>
<td>20.109</td>
<td>6.935</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_0/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>uvga/ucharBuffer/sp_inst_0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>uvga/ucharBuffer/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.615, 26.530%; route: 12.275, 70.572%; tC2Q: 0.504, 2.899%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.634</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.701</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/currentCursorCol_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td>uvga/currentCursorCol_2_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R9C4[2][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_2_s0/Q</td>
</tr>
<tr>
<td>6.245</td>
<td>3.025</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[1][B]</td>
<td>uvga/n116_s/I1</td>
</tr>
<tr>
<td>6.850</td>
<td>0.605</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td style=" background: #97FFFF;">uvga/n116_s/COUT</td>
</tr>
<tr>
<td>6.850</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C4[2][A]</td>
<td>uvga/n115_s/CIN</td>
</tr>
<tr>
<td>6.913</td>
<td>0.063</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/n115_s/COUT</td>
</tr>
<tr>
<td>6.913</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[2][B]</td>
<td>uvga/n114_s/CIN</td>
</tr>
<tr>
<td>7.532</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td style=" background: #97FFFF;">uvga/n114_s/SUM</td>
</tr>
<tr>
<td>8.417</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td>uvga/n180_s9/I0</td>
</tr>
<tr>
<td>9.552</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" background: #97FFFF;">uvga/n180_s9/F</td>
</tr>
<tr>
<td>9.558</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td>uvga/n180_s5/I3</td>
</tr>
<tr>
<td>10.462</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C5[1][B]</td>
<td style=" background: #97FFFF;">uvga/n180_s5/F</td>
</tr>
<tr>
<td>11.717</td>
<td>1.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td>uvga/n180_s1/I3</td>
</tr>
<tr>
<td>12.406</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C6[3][B]</td>
<td style=" background: #97FFFF;">uvga/n180_s1/F</td>
</tr>
<tr>
<td>13.308</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td>uvga/n708_s7/I0</td>
</tr>
<tr>
<td>14.517</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R5C5[0][A]</td>
<td style=" background: #97FFFF;">uvga/n708_s7/F</td>
</tr>
<tr>
<td>17.391</td>
<td>2.874</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[3][A]</td>
<td>uvga/currentCursorCol_2_s8/I1</td>
</tr>
<tr>
<td>18.520</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C4[3][A]</td>
<td style=" background: #97FFFF;">uvga/currentCursorCol_2_s8/F</td>
</tr>
<tr>
<td>19.701</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C5[1][A]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C5[1][A]</td>
<td>uvga/currentCursorCol_1_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C5[1][A]</td>
<td>uvga/currentCursorCol_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.353, 37.401%; route: 10.128, 59.631%; tC2Q: 0.504, 2.968%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.567</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/ucharbufinit/initState_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[0][A]</td>
<td>uvga/ucharbufinit/initState_0_s1/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R3C11[0][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initState_0_s1/Q</td>
</tr>
<tr>
<td>4.699</td>
<td>1.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C9[1][A]</td>
<td>uvga/ucharbufinit/initData_6_s3/I0</td>
</tr>
<tr>
<td>5.835</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R2C9[1][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/initData_6_s3/F</td>
</tr>
<tr>
<td>7.820</td>
<td>1.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][A]</td>
<td>uvga/charBufferWrEn_s3/I2</td>
</tr>
<tr>
<td>8.955</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R5C8[3][A]</td>
<td style=" background: #97FFFF;">uvga/charBufferWrEn_s3/F</td>
</tr>
<tr>
<td>10.800</td>
<td>1.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][B]</td>
<td>uvga/charBufferRdRow_4_s3/I1</td>
</tr>
<tr>
<td>12.009</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C10[3][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferRdRow_4_s3/F</td>
</tr>
<tr>
<td>12.039</td>
<td>0.030</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[1][B]</td>
<td>uvga/charBufferRdRow_0_s0/I2</td>
</tr>
<tr>
<td>13.174</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C10[1][B]</td>
<td style=" background: #97FFFF;">uvga/charBufferRdRow_0_s0/F</td>
</tr>
<tr>
<td>19.567</td>
<td>6.393</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_0/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>uvga/ucharBuffer/sp_inst_0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>uvga/ucharBuffer/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.615, 27.384%; route: 11.733, 69.624%; tC2Q: 0.504, 2.992%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/scrollRow_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td>uvga/currentCursorCol_2_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R9C4[2][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_2_s0/Q</td>
</tr>
<tr>
<td>6.245</td>
<td>3.025</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[1][B]</td>
<td>uvga/n116_s/I1</td>
</tr>
<tr>
<td>6.850</td>
<td>0.605</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td style=" background: #97FFFF;">uvga/n116_s/COUT</td>
</tr>
<tr>
<td>6.850</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C4[2][A]</td>
<td>uvga/n115_s/CIN</td>
</tr>
<tr>
<td>6.913</td>
<td>0.063</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/n115_s/COUT</td>
</tr>
<tr>
<td>6.913</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[2][B]</td>
<td>uvga/n114_s/CIN</td>
</tr>
<tr>
<td>7.532</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td style=" background: #97FFFF;">uvga/n114_s/SUM</td>
</tr>
<tr>
<td>8.417</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td>uvga/n180_s9/I0</td>
</tr>
<tr>
<td>9.552</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" background: #97FFFF;">uvga/n180_s9/F</td>
</tr>
<tr>
<td>9.558</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td>uvga/n180_s5/I3</td>
</tr>
<tr>
<td>10.462</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C5[1][B]</td>
<td style=" background: #97FFFF;">uvga/n180_s5/F</td>
</tr>
<tr>
<td>11.717</td>
<td>1.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td>uvga/n180_s1/I3</td>
</tr>
<tr>
<td>12.406</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C6[3][B]</td>
<td style=" background: #97FFFF;">uvga/n180_s1/F</td>
</tr>
<tr>
<td>13.308</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td>uvga/n708_s7/I0</td>
</tr>
<tr>
<td>14.517</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R5C5[0][A]</td>
<td style=" background: #97FFFF;">uvga/n708_s7/F</td>
</tr>
<tr>
<td>16.147</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>uvga/n686_s2/I1</td>
</tr>
<tr>
<td>17.029</td>
<td>0.882</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">uvga/n686_s2/F</td>
</tr>
<tr>
<td>19.117</td>
<td>2.088</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C10[1][A]</td>
<td style=" font-weight:bold;">uvga/scrollRow_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C10[1][A]</td>
<td>uvga/scrollRow_3_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C10[1][A]</td>
<td>uvga/scrollRow_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.106, 37.228%; route: 9.792, 59.698%; tC2Q: 0.504, 3.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.443</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/currentCursorCol_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td>uvga/currentCursorCol_2_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R9C4[2][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_2_s0/Q</td>
</tr>
<tr>
<td>6.245</td>
<td>3.025</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[1][B]</td>
<td>uvga/n116_s/I1</td>
</tr>
<tr>
<td>6.850</td>
<td>0.605</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td style=" background: #97FFFF;">uvga/n116_s/COUT</td>
</tr>
<tr>
<td>6.850</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C4[2][A]</td>
<td>uvga/n115_s/CIN</td>
</tr>
<tr>
<td>6.913</td>
<td>0.063</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/n115_s/COUT</td>
</tr>
<tr>
<td>6.913</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[2][B]</td>
<td>uvga/n114_s/CIN</td>
</tr>
<tr>
<td>7.532</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td style=" background: #97FFFF;">uvga/n114_s/SUM</td>
</tr>
<tr>
<td>8.417</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td>uvga/n180_s9/I0</td>
</tr>
<tr>
<td>9.552</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" background: #97FFFF;">uvga/n180_s9/F</td>
</tr>
<tr>
<td>9.558</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td>uvga/n180_s5/I3</td>
</tr>
<tr>
<td>10.462</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C5[1][B]</td>
<td style=" background: #97FFFF;">uvga/n180_s5/F</td>
</tr>
<tr>
<td>11.717</td>
<td>1.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td>uvga/n180_s1/I3</td>
</tr>
<tr>
<td>12.406</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C6[3][B]</td>
<td style=" background: #97FFFF;">uvga/n180_s1/F</td>
</tr>
<tr>
<td>13.308</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td>uvga/n708_s7/I0</td>
</tr>
<tr>
<td>14.517</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R5C5[0][A]</td>
<td style=" background: #97FFFF;">uvga/n708_s7/F</td>
</tr>
<tr>
<td>17.391</td>
<td>2.874</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[3][A]</td>
<td>uvga/currentCursorCol_2_s8/I1</td>
</tr>
<tr>
<td>18.520</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C4[3][A]</td>
<td style=" background: #97FFFF;">uvga/currentCursorCol_2_s8/F</td>
</tr>
<tr>
<td>18.892</td>
<td>0.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][A]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][A]</td>
<td>uvga/currentCursorCol_0_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C4[2][A]</td>
<td>uvga/currentCursorCol_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.353, 39.270%; route: 9.320, 57.613%; tC2Q: 0.504, 3.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.443</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/currentCursorCol_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td>uvga/currentCursorCol_2_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R9C4[2][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_2_s0/Q</td>
</tr>
<tr>
<td>6.245</td>
<td>3.025</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[1][B]</td>
<td>uvga/n116_s/I1</td>
</tr>
<tr>
<td>6.850</td>
<td>0.605</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td style=" background: #97FFFF;">uvga/n116_s/COUT</td>
</tr>
<tr>
<td>6.850</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C4[2][A]</td>
<td>uvga/n115_s/CIN</td>
</tr>
<tr>
<td>6.913</td>
<td>0.063</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/n115_s/COUT</td>
</tr>
<tr>
<td>6.913</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[2][B]</td>
<td>uvga/n114_s/CIN</td>
</tr>
<tr>
<td>7.532</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td style=" background: #97FFFF;">uvga/n114_s/SUM</td>
</tr>
<tr>
<td>8.417</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td>uvga/n180_s9/I0</td>
</tr>
<tr>
<td>9.552</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" background: #97FFFF;">uvga/n180_s9/F</td>
</tr>
<tr>
<td>9.558</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td>uvga/n180_s5/I3</td>
</tr>
<tr>
<td>10.462</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C5[1][B]</td>
<td style=" background: #97FFFF;">uvga/n180_s5/F</td>
</tr>
<tr>
<td>11.717</td>
<td>1.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td>uvga/n180_s1/I3</td>
</tr>
<tr>
<td>12.406</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C6[3][B]</td>
<td style=" background: #97FFFF;">uvga/n180_s1/F</td>
</tr>
<tr>
<td>13.308</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td>uvga/n708_s7/I0</td>
</tr>
<tr>
<td>14.517</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R5C5[0][A]</td>
<td style=" background: #97FFFF;">uvga/n708_s7/F</td>
</tr>
<tr>
<td>17.391</td>
<td>2.874</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[3][A]</td>
<td>uvga/currentCursorCol_2_s8/I1</td>
</tr>
<tr>
<td>18.520</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C4[3][A]</td>
<td style=" background: #97FFFF;">uvga/currentCursorCol_2_s8/F</td>
</tr>
<tr>
<td>18.892</td>
<td>0.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td>uvga/currentCursorCol_2_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C4[2][B]</td>
<td>uvga/currentCursorCol_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.353, 39.270%; route: 9.320, 57.613%; tC2Q: 0.504, 3.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.596</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/rowDMARdCol_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td>uvga/currentCursorCol_2_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R9C4[2][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_2_s0/Q</td>
</tr>
<tr>
<td>6.778</td>
<td>3.558</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>uvga/n43_s5/I2</td>
</tr>
<tr>
<td>7.467</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R3C2[0][A]</td>
<td style=" background: #97FFFF;">uvga/n43_s5/F</td>
</tr>
<tr>
<td>9.452</td>
<td>1.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td>uvga/rowDMAInsCharStart_s1/I1</td>
</tr>
<tr>
<td>10.356</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C5[0][B]</td>
<td style=" background: #97FFFF;">uvga/rowDMAInsCharStart_s1/F</td>
</tr>
<tr>
<td>13.412</td>
<td>3.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[3][A]</td>
<td>uvga/nextRowDMAState_0_s17/I0</td>
</tr>
<tr>
<td>14.316</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R2C7[3][A]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMAState_0_s17/F</td>
</tr>
<tr>
<td>16.315</td>
<td>1.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][B]</td>
<td>uvga/nextRowDMARdCol_2_s16/I3</td>
</tr>
<tr>
<td>17.197</td>
<td>0.882</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C3[0][B]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_2_s16/F</td>
</tr>
<tr>
<td>17.658</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>uvga/nextRowDMARdCol_2_s14/I2</td>
</tr>
<tr>
<td>18.346</td>
<td>0.689</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_2_s14/F</td>
</tr>
<tr>
<td>18.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td style=" font-weight:bold;">uvga/rowDMARdCol_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>uvga/rowDMARdCol_2_s1/CLK</td>
</tr>
<tr>
<td>43.942</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>uvga/rowDMARdCol_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.068, 26.024%; route: 11.059, 70.751%; tC2Q: 0.504, 3.225%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.026</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/scrollRow_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td>uvga/currentCursorCol_2_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R9C4[2][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_2_s0/Q</td>
</tr>
<tr>
<td>6.245</td>
<td>3.025</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[1][B]</td>
<td>uvga/n116_s/I1</td>
</tr>
<tr>
<td>6.850</td>
<td>0.605</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td style=" background: #97FFFF;">uvga/n116_s/COUT</td>
</tr>
<tr>
<td>6.850</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C4[2][A]</td>
<td>uvga/n115_s/CIN</td>
</tr>
<tr>
<td>6.913</td>
<td>0.063</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/n115_s/COUT</td>
</tr>
<tr>
<td>6.913</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[2][B]</td>
<td>uvga/n114_s/CIN</td>
</tr>
<tr>
<td>7.532</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td style=" background: #97FFFF;">uvga/n114_s/SUM</td>
</tr>
<tr>
<td>8.417</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td>uvga/n180_s9/I0</td>
</tr>
<tr>
<td>9.552</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" background: #97FFFF;">uvga/n180_s9/F</td>
</tr>
<tr>
<td>9.558</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td>uvga/n180_s5/I3</td>
</tr>
<tr>
<td>10.462</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C5[1][B]</td>
<td style=" background: #97FFFF;">uvga/n180_s5/F</td>
</tr>
<tr>
<td>11.717</td>
<td>1.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td>uvga/n180_s1/I3</td>
</tr>
<tr>
<td>12.406</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C6[3][B]</td>
<td style=" background: #97FFFF;">uvga/n180_s1/F</td>
</tr>
<tr>
<td>13.308</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td>uvga/n708_s7/I0</td>
</tr>
<tr>
<td>14.517</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R5C5[0][A]</td>
<td style=" background: #97FFFF;">uvga/n708_s7/F</td>
</tr>
<tr>
<td>16.147</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>uvga/n686_s2/I1</td>
</tr>
<tr>
<td>17.029</td>
<td>0.882</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">uvga/n686_s2/F</td>
</tr>
<tr>
<td>18.309</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C9[0][B]</td>
<td style=" font-weight:bold;">uvga/scrollRow_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C9[0][B]</td>
<td>uvga/scrollRow_4_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C9[0][B]</td>
<td>uvga/scrollRow_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.106, 39.159%; route: 8.983, 57.608%; tC2Q: 0.504, 3.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.243</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td>uvga/currentCursorCol_2_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R9C4[2][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_2_s0/Q</td>
</tr>
<tr>
<td>6.245</td>
<td>3.025</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[1][B]</td>
<td>uvga/n116_s/I1</td>
</tr>
<tr>
<td>6.850</td>
<td>0.605</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td style=" background: #97FFFF;">uvga/n116_s/COUT</td>
</tr>
<tr>
<td>6.850</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C4[2][A]</td>
<td>uvga/n115_s/CIN</td>
</tr>
<tr>
<td>6.913</td>
<td>0.063</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/n115_s/COUT</td>
</tr>
<tr>
<td>6.913</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[2][B]</td>
<td>uvga/n114_s/CIN</td>
</tr>
<tr>
<td>7.532</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td style=" background: #97FFFF;">uvga/n114_s/SUM</td>
</tr>
<tr>
<td>8.417</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td>uvga/n180_s9/I0</td>
</tr>
<tr>
<td>9.552</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" background: #97FFFF;">uvga/n180_s9/F</td>
</tr>
<tr>
<td>9.558</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td>uvga/n180_s5/I3</td>
</tr>
<tr>
<td>10.462</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C5[1][B]</td>
<td style=" background: #97FFFF;">uvga/n180_s5/F</td>
</tr>
<tr>
<td>11.717</td>
<td>1.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td>uvga/n180_s1/I3</td>
</tr>
<tr>
<td>12.406</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C6[3][B]</td>
<td style=" background: #97FFFF;">uvga/n180_s1/F</td>
</tr>
<tr>
<td>12.963</td>
<td>0.557</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[2][B]</td>
<td>uvga/n957_s1/I0</td>
</tr>
<tr>
<td>14.098</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[2][B]</td>
<td style=" background: #97FFFF;">uvga/n957_s1/F</td>
</tr>
<tr>
<td>14.104</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[2][A]</td>
<td>uvga/n957_s0/I0</td>
</tr>
<tr>
<td>15.239</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C8[2][A]</td>
<td style=" background: #97FFFF;">uvga/n957_s0/F</td>
</tr>
<tr>
<td>18.091</td>
<td>2.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">uvga/ucharBuffer/sp_inst_1/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>uvga/ucharBuffer/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.285, 40.879%; route: 8.586, 55.842%; tC2Q: 0.504, 3.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.046</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/rowDMARdCol_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td>uvga/currentCursorCol_2_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R9C4[2][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_2_s0/Q</td>
</tr>
<tr>
<td>6.778</td>
<td>3.558</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>uvga/n43_s5/I2</td>
</tr>
<tr>
<td>7.467</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R3C2[0][A]</td>
<td style=" background: #97FFFF;">uvga/n43_s5/F</td>
</tr>
<tr>
<td>9.452</td>
<td>1.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td>uvga/rowDMAInsCharStart_s1/I1</td>
</tr>
<tr>
<td>10.356</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C5[0][B]</td>
<td style=" background: #97FFFF;">uvga/rowDMAInsCharStart_s1/F</td>
</tr>
<tr>
<td>13.412</td>
<td>3.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[3][A]</td>
<td>uvga/nextRowDMAState_0_s17/I0</td>
</tr>
<tr>
<td>14.316</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R2C7[3][A]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMAState_0_s17/F</td>
</tr>
<tr>
<td>15.229</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[3][A]</td>
<td>uvga/rowDMARdCol_6_s4/I0</td>
</tr>
<tr>
<td>16.358</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R3C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/rowDMARdCol_6_s4/F</td>
</tr>
<tr>
<td>18.046</td>
<td>1.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[2][B]</td>
<td style=" font-weight:bold;">uvga/rowDMARdCol_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[2][B]</td>
<td>uvga/rowDMARdCol_1_s1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C2[2][B]</td>
<td>uvga/rowDMARdCol_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.626, 23.650%; route: 11.200, 73.061%; tC2Q: 0.504, 3.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/scrollRow_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td>uvga/currentCursorCol_2_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R9C4[2][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_2_s0/Q</td>
</tr>
<tr>
<td>6.245</td>
<td>3.025</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[1][B]</td>
<td>uvga/n116_s/I1</td>
</tr>
<tr>
<td>6.850</td>
<td>0.605</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td style=" background: #97FFFF;">uvga/n116_s/COUT</td>
</tr>
<tr>
<td>6.850</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C4[2][A]</td>
<td>uvga/n115_s/CIN</td>
</tr>
<tr>
<td>6.913</td>
<td>0.063</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/n115_s/COUT</td>
</tr>
<tr>
<td>6.913</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[2][B]</td>
<td>uvga/n114_s/CIN</td>
</tr>
<tr>
<td>7.532</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td style=" background: #97FFFF;">uvga/n114_s/SUM</td>
</tr>
<tr>
<td>8.417</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td>uvga/n180_s9/I0</td>
</tr>
<tr>
<td>9.552</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" background: #97FFFF;">uvga/n180_s9/F</td>
</tr>
<tr>
<td>9.558</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td>uvga/n180_s5/I3</td>
</tr>
<tr>
<td>10.462</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C5[1][B]</td>
<td style=" background: #97FFFF;">uvga/n180_s5/F</td>
</tr>
<tr>
<td>11.717</td>
<td>1.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td>uvga/n180_s1/I3</td>
</tr>
<tr>
<td>12.406</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C6[3][B]</td>
<td style=" background: #97FFFF;">uvga/n180_s1/F</td>
</tr>
<tr>
<td>13.308</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td>uvga/n708_s7/I0</td>
</tr>
<tr>
<td>14.517</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R5C5[0][A]</td>
<td style=" background: #97FFFF;">uvga/n708_s7/F</td>
</tr>
<tr>
<td>15.609</td>
<td>1.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[1][A]</td>
<td>uvga/scrollRow_4_s7/I1</td>
</tr>
<tr>
<td>16.296</td>
<td>0.688</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R9C5[1][A]</td>
<td style=" background: #97FFFF;">uvga/scrollRow_4_s7/F</td>
</tr>
<tr>
<td>17.977</td>
<td>1.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C10[1][A]</td>
<td style=" font-weight:bold;">uvga/scrollRow_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C10[1][A]</td>
<td>uvga/scrollRow_3_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C10[1][A]</td>
<td>uvga/scrollRow_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.911, 38.733%; route: 8.846, 57.964%; tC2Q: 0.504, 3.303%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/scrollRow_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td>uvga/currentCursorCol_2_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R9C4[2][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_2_s0/Q</td>
</tr>
<tr>
<td>6.245</td>
<td>3.025</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[1][B]</td>
<td>uvga/n116_s/I1</td>
</tr>
<tr>
<td>6.850</td>
<td>0.605</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td style=" background: #97FFFF;">uvga/n116_s/COUT</td>
</tr>
<tr>
<td>6.850</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C4[2][A]</td>
<td>uvga/n115_s/CIN</td>
</tr>
<tr>
<td>6.913</td>
<td>0.063</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/n115_s/COUT</td>
</tr>
<tr>
<td>6.913</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[2][B]</td>
<td>uvga/n114_s/CIN</td>
</tr>
<tr>
<td>7.532</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td style=" background: #97FFFF;">uvga/n114_s/SUM</td>
</tr>
<tr>
<td>8.417</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td>uvga/n180_s9/I0</td>
</tr>
<tr>
<td>9.552</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" background: #97FFFF;">uvga/n180_s9/F</td>
</tr>
<tr>
<td>9.558</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td>uvga/n180_s5/I3</td>
</tr>
<tr>
<td>10.462</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C5[1][B]</td>
<td style=" background: #97FFFF;">uvga/n180_s5/F</td>
</tr>
<tr>
<td>11.717</td>
<td>1.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td>uvga/n180_s1/I3</td>
</tr>
<tr>
<td>12.406</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C6[3][B]</td>
<td style=" background: #97FFFF;">uvga/n180_s1/F</td>
</tr>
<tr>
<td>13.308</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td>uvga/n708_s7/I0</td>
</tr>
<tr>
<td>14.517</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R5C5[0][A]</td>
<td style=" background: #97FFFF;">uvga/n708_s7/F</td>
</tr>
<tr>
<td>15.609</td>
<td>1.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[1][A]</td>
<td>uvga/scrollRow_4_s7/I1</td>
</tr>
<tr>
<td>16.296</td>
<td>0.688</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R9C5[1][A]</td>
<td style=" background: #97FFFF;">uvga/scrollRow_4_s7/F</td>
</tr>
<tr>
<td>17.972</td>
<td>1.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C9[0][B]</td>
<td style=" font-weight:bold;">uvga/scrollRow_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C9[0][B]</td>
<td>uvga/scrollRow_4_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C9[0][B]</td>
<td>uvga/scrollRow_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.911, 38.746%; route: 8.841, 57.950%; tC2Q: 0.504, 3.305%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.904</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/scrollRow_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td>uvga/currentCursorCol_2_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R9C4[2][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_2_s0/Q</td>
</tr>
<tr>
<td>6.245</td>
<td>3.025</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[1][B]</td>
<td>uvga/n116_s/I1</td>
</tr>
<tr>
<td>6.850</td>
<td>0.605</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td style=" background: #97FFFF;">uvga/n116_s/COUT</td>
</tr>
<tr>
<td>6.850</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C4[2][A]</td>
<td>uvga/n115_s/CIN</td>
</tr>
<tr>
<td>6.913</td>
<td>0.063</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/n115_s/COUT</td>
</tr>
<tr>
<td>6.913</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[2][B]</td>
<td>uvga/n114_s/CIN</td>
</tr>
<tr>
<td>7.532</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td style=" background: #97FFFF;">uvga/n114_s/SUM</td>
</tr>
<tr>
<td>8.417</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td>uvga/n180_s9/I0</td>
</tr>
<tr>
<td>9.552</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" background: #97FFFF;">uvga/n180_s9/F</td>
</tr>
<tr>
<td>9.558</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td>uvga/n180_s5/I3</td>
</tr>
<tr>
<td>10.462</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C5[1][B]</td>
<td style=" background: #97FFFF;">uvga/n180_s5/F</td>
</tr>
<tr>
<td>11.717</td>
<td>1.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td>uvga/n180_s1/I3</td>
</tr>
<tr>
<td>12.406</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C6[3][B]</td>
<td style=" background: #97FFFF;">uvga/n180_s1/F</td>
</tr>
<tr>
<td>13.308</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td>uvga/n708_s7/I0</td>
</tr>
<tr>
<td>14.517</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R5C5[0][A]</td>
<td style=" background: #97FFFF;">uvga/n708_s7/F</td>
</tr>
<tr>
<td>16.147</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>uvga/n686_s2/I1</td>
</tr>
<tr>
<td>17.029</td>
<td>0.882</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">uvga/n686_s2/F</td>
</tr>
<tr>
<td>17.904</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">uvga/scrollRow_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>uvga/scrollRow_0_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>uvga/scrollRow_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.106, 40.201%; route: 8.579, 56.480%; tC2Q: 0.504, 3.319%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.904</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/scrollRow_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td>uvga/currentCursorCol_2_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R9C4[2][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_2_s0/Q</td>
</tr>
<tr>
<td>6.245</td>
<td>3.025</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[1][B]</td>
<td>uvga/n116_s/I1</td>
</tr>
<tr>
<td>6.850</td>
<td>0.605</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td style=" background: #97FFFF;">uvga/n116_s/COUT</td>
</tr>
<tr>
<td>6.850</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C4[2][A]</td>
<td>uvga/n115_s/CIN</td>
</tr>
<tr>
<td>6.913</td>
<td>0.063</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/n115_s/COUT</td>
</tr>
<tr>
<td>6.913</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[2][B]</td>
<td>uvga/n114_s/CIN</td>
</tr>
<tr>
<td>7.532</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td style=" background: #97FFFF;">uvga/n114_s/SUM</td>
</tr>
<tr>
<td>8.417</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td>uvga/n180_s9/I0</td>
</tr>
<tr>
<td>9.552</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" background: #97FFFF;">uvga/n180_s9/F</td>
</tr>
<tr>
<td>9.558</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td>uvga/n180_s5/I3</td>
</tr>
<tr>
<td>10.462</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C5[1][B]</td>
<td style=" background: #97FFFF;">uvga/n180_s5/F</td>
</tr>
<tr>
<td>11.717</td>
<td>1.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td>uvga/n180_s1/I3</td>
</tr>
<tr>
<td>12.406</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C6[3][B]</td>
<td style=" background: #97FFFF;">uvga/n180_s1/F</td>
</tr>
<tr>
<td>13.308</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td>uvga/n708_s7/I0</td>
</tr>
<tr>
<td>14.517</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R5C5[0][A]</td>
<td style=" background: #97FFFF;">uvga/n708_s7/F</td>
</tr>
<tr>
<td>16.147</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>uvga/n686_s2/I1</td>
</tr>
<tr>
<td>17.029</td>
<td>0.882</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">uvga/n686_s2/F</td>
</tr>
<tr>
<td>17.904</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">uvga/scrollRow_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>uvga/scrollRow_2_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>uvga/scrollRow_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.106, 40.201%; route: 8.579, 56.480%; tC2Q: 0.504, 3.319%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.440</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.894</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/scrollRow_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td>uvga/currentCursorCol_2_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R9C4[2][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_2_s0/Q</td>
</tr>
<tr>
<td>6.245</td>
<td>3.025</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[1][B]</td>
<td>uvga/n116_s/I1</td>
</tr>
<tr>
<td>6.850</td>
<td>0.605</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td style=" background: #97FFFF;">uvga/n116_s/COUT</td>
</tr>
<tr>
<td>6.850</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C4[2][A]</td>
<td>uvga/n115_s/CIN</td>
</tr>
<tr>
<td>6.913</td>
<td>0.063</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/n115_s/COUT</td>
</tr>
<tr>
<td>6.913</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[2][B]</td>
<td>uvga/n114_s/CIN</td>
</tr>
<tr>
<td>7.532</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td style=" background: #97FFFF;">uvga/n114_s/SUM</td>
</tr>
<tr>
<td>8.417</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td>uvga/n180_s9/I0</td>
</tr>
<tr>
<td>9.552</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" background: #97FFFF;">uvga/n180_s9/F</td>
</tr>
<tr>
<td>9.558</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td>uvga/n180_s5/I3</td>
</tr>
<tr>
<td>10.462</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C5[1][B]</td>
<td style=" background: #97FFFF;">uvga/n180_s5/F</td>
</tr>
<tr>
<td>11.717</td>
<td>1.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td>uvga/n180_s1/I3</td>
</tr>
<tr>
<td>12.406</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C6[3][B]</td>
<td style=" background: #97FFFF;">uvga/n180_s1/F</td>
</tr>
<tr>
<td>13.308</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td>uvga/n708_s7/I0</td>
</tr>
<tr>
<td>14.517</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R5C5[0][A]</td>
<td style=" background: #97FFFF;">uvga/n708_s7/F</td>
</tr>
<tr>
<td>16.147</td>
<td>1.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[3][B]</td>
<td>uvga/n686_s2/I1</td>
</tr>
<tr>
<td>17.029</td>
<td>0.882</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R9C7[3][B]</td>
<td style=" background: #97FFFF;">uvga/n686_s2/F</td>
</tr>
<tr>
<td>17.894</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td style=" font-weight:bold;">uvga/scrollRow_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>uvga/scrollRow_1_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>uvga/scrollRow_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.106, 40.228%; route: 8.569, 56.451%; tC2Q: 0.504, 3.322%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.487</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.455</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/currentCursorCol_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td>uvga/currentCursorCol_2_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R9C4[2][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_2_s0/Q</td>
</tr>
<tr>
<td>6.245</td>
<td>3.025</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[1][B]</td>
<td>uvga/n116_s/I1</td>
</tr>
<tr>
<td>6.850</td>
<td>0.605</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td style=" background: #97FFFF;">uvga/n116_s/COUT</td>
</tr>
<tr>
<td>6.850</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C4[2][A]</td>
<td>uvga/n115_s/CIN</td>
</tr>
<tr>
<td>6.913</td>
<td>0.063</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/n115_s/COUT</td>
</tr>
<tr>
<td>6.913</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[2][B]</td>
<td>uvga/n114_s/CIN</td>
</tr>
<tr>
<td>7.532</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td style=" background: #97FFFF;">uvga/n114_s/SUM</td>
</tr>
<tr>
<td>8.417</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td>uvga/n180_s9/I0</td>
</tr>
<tr>
<td>9.552</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" background: #97FFFF;">uvga/n180_s9/F</td>
</tr>
<tr>
<td>9.558</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td>uvga/n180_s5/I3</td>
</tr>
<tr>
<td>10.462</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C5[1][B]</td>
<td style=" background: #97FFFF;">uvga/n180_s5/F</td>
</tr>
<tr>
<td>11.717</td>
<td>1.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td>uvga/n180_s1/I3</td>
</tr>
<tr>
<td>12.406</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C6[3][B]</td>
<td style=" background: #97FFFF;">uvga/n180_s1/F</td>
</tr>
<tr>
<td>13.308</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td>uvga/n708_s7/I0</td>
</tr>
<tr>
<td>14.517</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R5C5[0][A]</td>
<td style=" background: #97FFFF;">uvga/n708_s7/F</td>
</tr>
<tr>
<td>16.320</td>
<td>1.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[2][A]</td>
<td>uvga/n714_s6/I0</td>
</tr>
<tr>
<td>17.455</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/n714_s6/F</td>
</tr>
<tr>
<td>17.455</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C4[2][A]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][A]</td>
<td>uvga/currentCursorCol_0_s0/CLK</td>
</tr>
<tr>
<td>43.942</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C4[2][A]</td>
<td>uvga/currentCursorCol_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.359, 43.142%; route: 7.877, 53.437%; tC2Q: 0.504, 3.420%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.535</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.407</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/rowDMARdCol_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td>uvga/currentCursorCol_2_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R9C4[2][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_2_s0/Q</td>
</tr>
<tr>
<td>6.778</td>
<td>3.558</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>uvga/n43_s5/I2</td>
</tr>
<tr>
<td>7.467</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R3C2[0][A]</td>
<td style=" background: #97FFFF;">uvga/n43_s5/F</td>
</tr>
<tr>
<td>9.452</td>
<td>1.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td>uvga/rowDMAInsCharStart_s1/I1</td>
</tr>
<tr>
<td>10.356</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C5[0][B]</td>
<td style=" background: #97FFFF;">uvga/rowDMAInsCharStart_s1/F</td>
</tr>
<tr>
<td>13.412</td>
<td>3.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[3][A]</td>
<td>uvga/nextRowDMAState_0_s17/I0</td>
</tr>
<tr>
<td>14.316</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R2C7[3][A]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMAState_0_s17/F</td>
</tr>
<tr>
<td>15.593</td>
<td>1.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[2][A]</td>
<td>uvga/nextRowDMARdCol_5_s17/I0</td>
</tr>
<tr>
<td>16.497</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C6[2][A]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_5_s17/F</td>
</tr>
<tr>
<td>16.503</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>uvga/nextRowDMARdCol_5_s14/I3</td>
</tr>
<tr>
<td>17.407</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMARdCol_5_s14/F</td>
</tr>
<tr>
<td>17.407</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" font-weight:bold;">uvga/rowDMARdCol_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>uvga/rowDMARdCol_5_s1/CLK</td>
</tr>
<tr>
<td>43.942</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>uvga/rowDMARdCol_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.305, 29.305%; route: 9.882, 67.264%; tC2Q: 0.504, 3.432%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.677</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.265</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/currentCursorCol_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td>uvga/currentCursorCol_2_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R9C4[2][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_2_s0/Q</td>
</tr>
<tr>
<td>6.245</td>
<td>3.025</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[1][B]</td>
<td>uvga/n116_s/I1</td>
</tr>
<tr>
<td>6.850</td>
<td>0.605</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td style=" background: #97FFFF;">uvga/n116_s/COUT</td>
</tr>
<tr>
<td>6.850</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C4[2][A]</td>
<td>uvga/n115_s/CIN</td>
</tr>
<tr>
<td>6.913</td>
<td>0.063</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/n115_s/COUT</td>
</tr>
<tr>
<td>6.913</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[2][B]</td>
<td>uvga/n114_s/CIN</td>
</tr>
<tr>
<td>7.532</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td style=" background: #97FFFF;">uvga/n114_s/SUM</td>
</tr>
<tr>
<td>8.417</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td>uvga/n180_s9/I0</td>
</tr>
<tr>
<td>9.552</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" background: #97FFFF;">uvga/n180_s9/F</td>
</tr>
<tr>
<td>9.558</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td>uvga/n180_s5/I3</td>
</tr>
<tr>
<td>10.462</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C5[1][B]</td>
<td style=" background: #97FFFF;">uvga/n180_s5/F</td>
</tr>
<tr>
<td>11.717</td>
<td>1.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td>uvga/n180_s1/I3</td>
</tr>
<tr>
<td>12.406</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C6[3][B]</td>
<td style=" background: #97FFFF;">uvga/n180_s1/F</td>
</tr>
<tr>
<td>13.308</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td>uvga/n708_s7/I0</td>
</tr>
<tr>
<td>14.517</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R5C5[0][A]</td>
<td style=" background: #97FFFF;">uvga/n708_s7/F</td>
</tr>
<tr>
<td>16.130</td>
<td>1.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C4[0][A]</td>
<td>uvga/n708_s6/I0</td>
</tr>
<tr>
<td>17.265</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C4[0][A]</td>
<td style=" background: #97FFFF;">uvga/n708_s6/F</td>
</tr>
<tr>
<td>17.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C4[0][A]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C4[0][A]</td>
<td>uvga/currentCursorCol_6_s0/CLK</td>
</tr>
<tr>
<td>43.942</td>
<td>-0.440</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C4[0][A]</td>
<td>uvga/currentCursorCol_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.359, 43.707%; route: 7.686, 52.827%; tC2Q: 0.504, 3.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.693</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.641</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/rowDMARdCol_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td>uvga/currentCursorCol_2_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R9C4[2][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_2_s0/Q</td>
</tr>
<tr>
<td>6.778</td>
<td>3.558</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>uvga/n43_s5/I2</td>
</tr>
<tr>
<td>7.467</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R3C2[0][A]</td>
<td style=" background: #97FFFF;">uvga/n43_s5/F</td>
</tr>
<tr>
<td>9.452</td>
<td>1.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td>uvga/rowDMAInsCharStart_s1/I1</td>
</tr>
<tr>
<td>10.356</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C5[0][B]</td>
<td style=" background: #97FFFF;">uvga/rowDMAInsCharStart_s1/F</td>
</tr>
<tr>
<td>13.412</td>
<td>3.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[3][A]</td>
<td>uvga/nextRowDMAState_0_s17/I0</td>
</tr>
<tr>
<td>14.316</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R2C7[3][A]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMAState_0_s17/F</td>
</tr>
<tr>
<td>15.229</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[3][A]</td>
<td>uvga/rowDMARdCol_6_s4/I0</td>
</tr>
<tr>
<td>16.358</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R3C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/rowDMARdCol_6_s4/F</td>
</tr>
<tr>
<td>17.641</td>
<td>1.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">uvga/rowDMARdCol_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>uvga/rowDMARdCol_0_s1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>uvga/rowDMARdCol_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.626, 24.291%; route: 10.796, 72.332%; tC2Q: 0.504, 3.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.693</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.641</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/rowDMARdCol_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td>uvga/currentCursorCol_2_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R9C4[2][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_2_s0/Q</td>
</tr>
<tr>
<td>6.778</td>
<td>3.558</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>uvga/n43_s5/I2</td>
</tr>
<tr>
<td>7.467</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R3C2[0][A]</td>
<td style=" background: #97FFFF;">uvga/n43_s5/F</td>
</tr>
<tr>
<td>9.452</td>
<td>1.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td>uvga/rowDMAInsCharStart_s1/I1</td>
</tr>
<tr>
<td>10.356</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C5[0][B]</td>
<td style=" background: #97FFFF;">uvga/rowDMAInsCharStart_s1/F</td>
</tr>
<tr>
<td>13.412</td>
<td>3.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[3][A]</td>
<td>uvga/nextRowDMAState_0_s17/I0</td>
</tr>
<tr>
<td>14.316</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R2C7[3][A]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMAState_0_s17/F</td>
</tr>
<tr>
<td>15.229</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[3][A]</td>
<td>uvga/rowDMARdCol_6_s4/I0</td>
</tr>
<tr>
<td>16.358</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R3C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/rowDMARdCol_6_s4/F</td>
</tr>
<tr>
<td>17.641</td>
<td>1.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td style=" font-weight:bold;">uvga/rowDMARdCol_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>uvga/rowDMARdCol_2_s1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>uvga/rowDMARdCol_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.626, 24.291%; route: 10.796, 72.332%; tC2Q: 0.504, 3.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.693</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.641</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/rowDMARdCol_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td>uvga/currentCursorCol_2_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R9C4[2][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_2_s0/Q</td>
</tr>
<tr>
<td>6.778</td>
<td>3.558</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>uvga/n43_s5/I2</td>
</tr>
<tr>
<td>7.467</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R3C2[0][A]</td>
<td style=" background: #97FFFF;">uvga/n43_s5/F</td>
</tr>
<tr>
<td>9.452</td>
<td>1.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td>uvga/rowDMAInsCharStart_s1/I1</td>
</tr>
<tr>
<td>10.356</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C5[0][B]</td>
<td style=" background: #97FFFF;">uvga/rowDMAInsCharStart_s1/F</td>
</tr>
<tr>
<td>13.412</td>
<td>3.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[3][A]</td>
<td>uvga/nextRowDMAState_0_s17/I0</td>
</tr>
<tr>
<td>14.316</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R2C7[3][A]</td>
<td style=" background: #97FFFF;">uvga/nextRowDMAState_0_s17/F</td>
</tr>
<tr>
<td>15.229</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[3][A]</td>
<td>uvga/rowDMARdCol_6_s4/I0</td>
</tr>
<tr>
<td>16.358</td>
<td>1.129</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R3C6[3][A]</td>
<td style=" background: #97FFFF;">uvga/rowDMARdCol_6_s4/F</td>
</tr>
<tr>
<td>17.641</td>
<td>1.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[0][A]</td>
<td style=" font-weight:bold;">uvga/rowDMARdCol_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[0][A]</td>
<td>uvga/rowDMARdCol_6_s1/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C3[0][A]</td>
<td>uvga/rowDMARdCol_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.626, 24.291%; route: 10.796, 72.332%; tC2Q: 0.504, 3.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/scrollRow_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td>uvga/currentCursorCol_2_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R9C4[2][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_2_s0/Q</td>
</tr>
<tr>
<td>6.245</td>
<td>3.025</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[1][B]</td>
<td>uvga/n116_s/I1</td>
</tr>
<tr>
<td>6.850</td>
<td>0.605</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td style=" background: #97FFFF;">uvga/n116_s/COUT</td>
</tr>
<tr>
<td>6.850</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C4[2][A]</td>
<td>uvga/n115_s/CIN</td>
</tr>
<tr>
<td>6.913</td>
<td>0.063</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/n115_s/COUT</td>
</tr>
<tr>
<td>6.913</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[2][B]</td>
<td>uvga/n114_s/CIN</td>
</tr>
<tr>
<td>7.532</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td style=" background: #97FFFF;">uvga/n114_s/SUM</td>
</tr>
<tr>
<td>8.417</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td>uvga/n180_s9/I0</td>
</tr>
<tr>
<td>9.552</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" background: #97FFFF;">uvga/n180_s9/F</td>
</tr>
<tr>
<td>9.558</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td>uvga/n180_s5/I3</td>
</tr>
<tr>
<td>10.462</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C5[1][B]</td>
<td style=" background: #97FFFF;">uvga/n180_s5/F</td>
</tr>
<tr>
<td>11.717</td>
<td>1.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td>uvga/n180_s1/I3</td>
</tr>
<tr>
<td>12.406</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C6[3][B]</td>
<td style=" background: #97FFFF;">uvga/n180_s1/F</td>
</tr>
<tr>
<td>13.308</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td>uvga/n708_s7/I0</td>
</tr>
<tr>
<td>14.517</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R5C5[0][A]</td>
<td style=" background: #97FFFF;">uvga/n708_s7/F</td>
</tr>
<tr>
<td>15.609</td>
<td>1.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[1][A]</td>
<td>uvga/scrollRow_4_s7/I1</td>
</tr>
<tr>
<td>16.296</td>
<td>0.688</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R9C5[1][A]</td>
<td style=" background: #97FFFF;">uvga/scrollRow_4_s7/F</td>
</tr>
<tr>
<td>17.573</td>
<td>1.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td style=" font-weight:bold;">uvga/scrollRow_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>uvga/scrollRow_1_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>uvga/scrollRow_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.911, 39.787%; route: 8.442, 56.820%; tC2Q: 0.504, 3.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.485</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentCursorCol_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/scrollRow_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.716</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C4[2][B]</td>
<td>uvga/currentCursorCol_2_s0/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.504</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R9C4[2][B]</td>
<td style=" font-weight:bold;">uvga/currentCursorCol_2_s0/Q</td>
</tr>
<tr>
<td>6.245</td>
<td>3.025</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[1][B]</td>
<td>uvga/n116_s/I1</td>
</tr>
<tr>
<td>6.850</td>
<td>0.605</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td style=" background: #97FFFF;">uvga/n116_s/COUT</td>
</tr>
<tr>
<td>6.850</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C4[2][A]</td>
<td>uvga/n115_s/CIN</td>
</tr>
<tr>
<td>6.913</td>
<td>0.063</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td style=" background: #97FFFF;">uvga/n115_s/COUT</td>
</tr>
<tr>
<td>6.913</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[2][B]</td>
<td>uvga/n114_s/CIN</td>
</tr>
<tr>
<td>7.532</td>
<td>0.619</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td style=" background: #97FFFF;">uvga/n114_s/SUM</td>
</tr>
<tr>
<td>8.417</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td>uvga/n180_s9/I0</td>
</tr>
<tr>
<td>9.552</td>
<td>1.135</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" background: #97FFFF;">uvga/n180_s9/F</td>
</tr>
<tr>
<td>9.558</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td>uvga/n180_s5/I3</td>
</tr>
<tr>
<td>10.462</td>
<td>0.904</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C5[1][B]</td>
<td style=" background: #97FFFF;">uvga/n180_s5/F</td>
</tr>
<tr>
<td>11.717</td>
<td>1.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td>uvga/n180_s1/I3</td>
</tr>
<tr>
<td>12.406</td>
<td>0.689</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C6[3][B]</td>
<td style=" background: #97FFFF;">uvga/n180_s1/F</td>
</tr>
<tr>
<td>13.308</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td>uvga/n708_s7/I0</td>
</tr>
<tr>
<td>14.517</td>
<td>1.209</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R5C5[0][A]</td>
<td style=" background: #97FFFF;">uvga/n708_s7/F</td>
</tr>
<tr>
<td>15.609</td>
<td>1.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[1][A]</td>
<td>uvga/scrollRow_4_s7/I1</td>
</tr>
<tr>
<td>16.296</td>
<td>0.688</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R9C5[1][A]</td>
<td style=" background: #97FFFF;">uvga/scrollRow_4_s7/F</td>
</tr>
<tr>
<td>17.485</td>
<td>1.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td style=" font-weight:bold;">uvga/scrollRow_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.382</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>uvga/scrollRow_0_s0/CLK</td>
</tr>
<tr>
<td>44.335</td>
<td>-0.048</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>uvga/scrollRow_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.911, 40.024%; route: 8.354, 56.563%; tC2Q: 0.504, 3.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.644</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>ukbd/ps2kbd/kbdcode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/kbdfifo/array_array_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>ukbd/ps2kbd/kbdcode_3_s0/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">ukbd/ps2kbd/kbdcode_3_s0/Q</td>
</tr>
<tr>
<td>3.308</td>
<td>0.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16</td>
<td style=" font-weight:bold;">ukbd/kbdfifo/array_array_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16</td>
<td>ukbd/kbdfifo/array_array_0_0_s/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C16</td>
<td>ukbd/kbdfifo/array_array_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.291, 44.283%; tC2Q: 0.367, 55.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.644</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>ukbd/ps2kbd/kbdcode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/kbdfifo/array_array_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>ukbd/ps2kbd/kbdcode_1_s0/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td style=" font-weight:bold;">ukbd/ps2kbd/kbdcode_1_s0/Q</td>
</tr>
<tr>
<td>3.308</td>
<td>0.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16</td>
<td style=" font-weight:bold;">ukbd/kbdfifo/array_array_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16</td>
<td>ukbd/kbdfifo/array_array_0_0_s/CLK</td>
</tr>
<tr>
<td>2.664</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C16</td>
<td>ukbd/kbdfifo/array_array_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.291, 44.283%; tC2Q: 0.367, 55.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uhvsync/counterY_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/uhvsync/counterY_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>uvga/uhvsync/counterY_0_s0/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uhvsync/counterY_0_s0/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>uvga/uhvsync/n68_s2/I0</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td style=" background: #97FFFF;">uvga/uhvsync/n68_s2/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td style=" font-weight:bold;">uvga/uhvsync/counterY_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>uvga/uhvsync/counterY_0_s0/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>uvga/uhvsync/counterY_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/cursorInvisible_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/cursorInvisible_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>uvga/cursorInvisible_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C5[0][A]</td>
<td style=" font-weight:bold;">uvga/cursorInvisible_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>uvga/n405_s2/I0</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td style=" background: #97FFFF;">uvga/n405_s2/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td style=" font-weight:bold;">uvga/cursorInvisible_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>uvga/cursorInvisible_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>uvga/cursorInvisible_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uarb/dfifo1/cnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uarb/dfifo1/cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[1][A]</td>
<td>uarb/dfifo1/cnt_3_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C19[1][A]</td>
<td style=" font-weight:bold;">uarb/dfifo1/cnt_3_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[1][A]</td>
<td>uarb/dfifo1/n35_s3/I3</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C19[1][A]</td>
<td style=" background: #97FFFF;">uarb/dfifo1/n35_s3/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[1][A]</td>
<td style=" font-weight:bold;">uarb/dfifo1/cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[1][A]</td>
<td>uarb/dfifo1/cnt_3_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C19[1][A]</td>
<td>uarb/dfifo1/cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/rxClockDividerReg_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/rxClockDividerReg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[1][A]</td>
<td>uuart0/rxClockDividerReg_1_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R2C15[1][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_1_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[1][A]</td>
<td>uuart0/n229_s2/I3</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C15[1][A]</td>
<td style=" background: #97FFFF;">uuart0/n229_s2/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C15[1][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[1][A]</td>
<td>uuart0/rxClockDividerReg_1_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C15[1][A]</td>
<td>uuart0/rxClockDividerReg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/rxClockDividerReg_17_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/rxClockDividerReg_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td>uuart0/rxClockDividerReg_17_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C16[1][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_17_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td>uuart0/n213_s2/I2</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td style=" background: #97FFFF;">uuart0/n213_s2/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td style=" font-weight:bold;">uuart0/rxClockDividerReg_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td>uuart0/rxClockDividerReg_17_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C16[1][A]</td>
<td>uuart0/rxClockDividerReg_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/txClockDividerReg_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/txClockDividerReg_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>uuart0/txClockDividerReg_3_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C15[0][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_3_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>uuart0/n481_s3/I3</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td style=" background: #97FFFF;">uuart0/n481_s3/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>uuart0/txClockDividerReg_3_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>uuart0/txClockDividerReg_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/txClockDividerReg_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/txClockDividerReg_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>uuart0/txClockDividerReg_13_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_13_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>uuart0/n471_s1/I1</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td style=" background: #97FFFF;">uuart0/n471_s1/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>uuart0/txClockDividerReg_13_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>uuart0/txClockDividerReg_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uuart0/txClockDividerReg_17_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uuart0/txClockDividerReg_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>uuart0/txClockDividerReg_17_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C16[1][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_17_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>uuart0/n467_s1/I3</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">uuart0/n467_s1/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" font-weight:bold;">uuart0/txClockDividerReg_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>uuart0/txClockDividerReg_17_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>uuart0/txClockDividerReg_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>ukbd/ps2kbd/data_count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/ps2kbd/data_count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>ukbd/ps2kbd/data_count_0_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C15[0][A]</td>
<td style=" font-weight:bold;">ukbd/ps2kbd/data_count_0_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>ukbd/ps2kbd/n52_s2/I0</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td style=" background: #97FFFF;">ukbd/ps2kbd/n52_s2/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td style=" font-weight:bold;">ukbd/ps2kbd/data_count_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>ukbd/ps2kbd/data_count_0_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>ukbd/ps2kbd/data_count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>ukbd/kbdfifo/cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/kbdfifo/cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C19[1][A]</td>
<td>ukbd/kbdfifo/cnt_2_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R10C19[1][A]</td>
<td style=" font-weight:bold;">ukbd/kbdfifo/cnt_2_s1/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C19[1][A]</td>
<td>ukbd/kbdfifo/cnt_c_2_s13/I2</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C19[1][A]</td>
<td style=" background: #97FFFF;">ukbd/kbdfifo/cnt_c_2_s13/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C19[1][A]</td>
<td style=" font-weight:bold;">ukbd/kbdfifo/cnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C19[1][A]</td>
<td>ukbd/kbdfifo/cnt_2_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C19[1][A]</td>
<td>ukbd/kbdfifo/cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>ukbd/kbdfifo/fifo_wptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/kbdfifo/fifo_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C18[0][A]</td>
<td>ukbd/kbdfifo/fifo_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R10C18[0][A]</td>
<td style=" font-weight:bold;">ukbd/kbdfifo/fifo_wptr_2_s0/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C18[0][A]</td>
<td>ukbd/kbdfifo/fifo_wptr_c_2_s0/I3</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C18[0][A]</td>
<td style=" background: #97FFFF;">ukbd/kbdfifo/fifo_wptr_c_2_s0/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C18[0][A]</td>
<td style=" font-weight:bold;">ukbd/kbdfifo/fifo_wptr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C18[0][A]</td>
<td>ukbd/kbdfifo/fifo_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C18[0][A]</td>
<td>ukbd/kbdfifo/fifo_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>ukbd/shiftState_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ukbd/shiftState_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>ukbd/shiftState_s2/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R8C16[0][A]</td>
<td style=" font-weight:bold;">ukbd/shiftState_s2/Q</td>
</tr>
<tr>
<td>3.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>ukbd/nextShiftState_s3/I1</td>
</tr>
<tr>
<td>3.429</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td style=" background: #97FFFF;">ukbd/nextShiftState_s3/F</td>
</tr>
<tr>
<td>3.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td style=" font-weight:bold;">ukbd/shiftState_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>ukbd/shiftState_s2/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>ukbd/shiftState_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.565%; route: 0.003, 0.334%; tC2Q: 0.367, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/ucharbufinit/initCursorRow_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initCursorRow_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td>uvga/ucharbufinit/initCursorRow_4_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C11[0][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initCursorRow_4_s1/Q</td>
</tr>
<tr>
<td>3.021</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td>uvga/ucharbufinit/n159_s0/I1</td>
</tr>
<tr>
<td>3.430</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n159_s0/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initCursorRow_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td>uvga/ucharbufinit/initCursorRow_4_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C11[0][A]</td>
<td>uvga/ucharbufinit/initCursorRow_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.478%; route: 0.004, 0.500%; tC2Q: 0.367, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/ucharbufinit/initData_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initData_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[0][A]</td>
<td>uvga/ucharbufinit/initData_0_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R4C13[0][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initData_0_s1/Q</td>
</tr>
<tr>
<td>3.021</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[0][A]</td>
<td>uvga/ucharbufinit/n177_s4/I0</td>
</tr>
<tr>
<td>3.430</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C13[0][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n177_s4/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[0][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initData_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[0][A]</td>
<td>uvga/ucharbufinit/initData_0_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C13[0][A]</td>
<td>uvga/ucharbufinit/initData_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.478%; route: 0.004, 0.500%; tC2Q: 0.367, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/ucharbufinit/initData_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initData_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td>uvga/ucharbufinit/initData_3_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C13[0][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initData_3_s1/Q</td>
</tr>
<tr>
<td>3.021</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td>uvga/ucharbufinit/n174_s2/I1</td>
</tr>
<tr>
<td>3.430</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n174_s2/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initData_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td>uvga/ucharbufinit/initData_3_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C13[0][A]</td>
<td>uvga/ucharbufinit/initData_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.478%; route: 0.004, 0.500%; tC2Q: 0.367, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/ucharbufinit/initCursorCol_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/ucharbufinit/initCursorCol_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>uvga/ucharbufinit/initCursorCol_0_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R4C12[0][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initCursorCol_0_s1/Q</td>
</tr>
<tr>
<td>3.021</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>uvga/ucharbufinit/n85_s0/I2</td>
</tr>
<tr>
<td>3.430</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" background: #97FFFF;">uvga/ucharbufinit/n85_s0/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" font-weight:bold;">uvga/ucharbufinit/initCursorCol_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>uvga/ucharbufinit/initCursorCol_0_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>uvga/ucharbufinit/initCursorCol_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.478%; route: 0.004, 0.500%; tC2Q: 0.367, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/uheartbeat/heartbeatCounter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/uheartbeat/heartbeatCounter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>uvga/uheartbeat/heartbeatCounter_0_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C13[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/heartbeatCounter_0_s1/Q</td>
</tr>
<tr>
<td>3.021</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>uvga/uheartbeat/n15_s3/I2</td>
</tr>
<tr>
<td>3.430</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td style=" background: #97FFFF;">uvga/uheartbeat/n15_s3/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td style=" font-weight:bold;">uvga/uheartbeat/heartbeatCounter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>uvga/uheartbeat/heartbeatCounter_0_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C13[1][A]</td>
<td>uvga/uheartbeat/heartbeatCounter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.478%; route: 0.004, 0.500%; tC2Q: 0.367, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/charHeightCounter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/charHeightCounter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>uvga/charHeightCounter_0_s1/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R8C11[0][A]</td>
<td style=" font-weight:bold;">uvga/charHeightCounter_0_s1/Q</td>
</tr>
<tr>
<td>3.021</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>uvga/nextCharHeightCounter_0_s3/I2</td>
</tr>
<tr>
<td>3.430</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" background: #97FFFF;">uvga/nextCharHeightCounter_0_s3/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" font-weight:bold;">uvga/charHeightCounter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>uvga/charHeightCounter_0_s1/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>uvga/charHeightCounter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.478%; route: 0.004, 0.500%; tC2Q: 0.367, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentScanCharRow_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/currentScanCharRow_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td>uvga/currentScanCharRow_3_s0/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R10C12[0][A]</td>
<td style=" font-weight:bold;">uvga/currentScanCharRow_3_s0/Q</td>
</tr>
<tr>
<td>3.021</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td>uvga/nextCurrentScanCharRow_3_s0/I3</td>
</tr>
<tr>
<td>3.430</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td style=" background: #97FFFF;">uvga/nextCurrentScanCharRow_3_s0/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td style=" font-weight:bold;">uvga/currentScanCharRow_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td>uvga/currentScanCharRow_3_s0/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C12[0][A]</td>
<td>uvga/currentScanCharRow_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.478%; route: 0.004, 0.500%; tC2Q: 0.367, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/currentScanCharCol_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/currentScanCharCol_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>uvga/currentScanCharCol_0_s0/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">uvga/currentScanCharCol_0_s0/Q</td>
</tr>
<tr>
<td>3.021</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>uvga/nextCurrentScanCharCol_0_s2/I0</td>
</tr>
<tr>
<td>3.430</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td style=" background: #97FFFF;">uvga/nextCurrentScanCharCol_0_s2/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">uvga/currentScanCharCol_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>uvga/currentScanCharCol_0_s0/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>uvga/currentScanCharCol_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.478%; route: 0.004, 0.500%; tC2Q: 0.367, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/charHeightCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/charHeightCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>uvga/charHeightCounter_2_s0/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">uvga/charHeightCounter_2_s0/Q</td>
</tr>
<tr>
<td>3.021</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>uvga/nextCharHeightCounter_2_s0/I2</td>
</tr>
<tr>
<td>3.430</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td style=" background: #97FFFF;">uvga/nextCharHeightCounter_2_s0/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">uvga/charHeightCounter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>uvga/charHeightCounter_2_s0/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>uvga/charHeightCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.478%; route: 0.004, 0.500%; tC2Q: 0.367, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/charWidthCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/charWidthCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>uvga/charWidthCounter_2_s0/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C10[1][A]</td>
<td style=" font-weight:bold;">uvga/charWidthCounter_2_s0/Q</td>
</tr>
<tr>
<td>3.021</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>uvga/nextCharWidthCounter_2_s0/I2</td>
</tr>
<tr>
<td>3.430</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td style=" background: #97FFFF;">uvga/nextCharWidthCounter_2_s0/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td style=" font-weight:bold;">uvga/charWidthCounter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>uvga/charWidthCounter_2_s0/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>uvga/charWidthCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.478%; route: 0.004, 0.500%; tC2Q: 0.367, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>uvga/scrollRow_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uvga/scrollRow_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>uvga/scrollRow_2_s0/CLK</td>
</tr>
<tr>
<td>3.017</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">uvga/scrollRow_2_s0/Q</td>
</tr>
<tr>
<td>3.021</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>uvga/n654_s4/I3</td>
</tr>
<tr>
<td>3.430</td>
<td>0.409</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" background: #97FFFF;">uvga/n654_s4/F</td>
</tr>
<tr>
<td>3.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">uvga/scrollRow_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.447</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>318</td>
<td>PLL_R</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.650</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>uvga/scrollRow_2_s0/CLK</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>uvga/scrollRow_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 52.478%; route: 0.004, 0.500%; tC2Q: 0.367, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ukdA/keyOut_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.281</td>
<td>2.447</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.569</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>ukdA/keyOut_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.317</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>ukdA/keyOut_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ukdB/keyOut_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.281</td>
<td>2.447</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.569</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>ukdB/keyOut_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.317</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>ukdB/keyOut_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ukbd/skipNextCode_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.281</td>
<td>2.447</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.569</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>ukbd/skipNextCode_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.317</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>ukbd/skipNextCode_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ukbd/kbdDataValid_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.281</td>
<td>2.447</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.569</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>ukbd/kbdDataValid_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.317</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>ukbd/kbdDataValid_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ukbd/kbdfifo/outData_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.281</td>
<td>2.447</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.569</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>ukbd/kbdfifo/outData_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.317</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>ukbd/kbdfifo/outData_5_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ukbd/ps2kbd/data_count_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.281</td>
<td>2.447</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.569</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>ukbd/ps2kbd/data_count_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.317</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>ukbd/ps2kbd/data_count_1_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uuart0/rxClockDividerReg_9_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.281</td>
<td>2.447</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.569</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>uuart0/rxClockDividerReg_9_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.317</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>uuart0/rxClockDividerReg_9_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uvga/currentCursorRow_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.281</td>
<td>2.447</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.569</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>uvga/currentCursorRow_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.317</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>uvga/currentCursorRow_3_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uvga/currentCursorRow_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.281</td>
<td>2.447</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.569</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>uvga/currentCursorRow_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.317</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>uvga/currentCursorRow_4_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>uuart0/rxClockDividerReg_11_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.281</td>
<td>2.447</td>
<td>tCL</td>
<td>FF</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.569</td>
<td>0.289</td>
<td>tNET</td>
<td>FF</td>
<td>uuart0/rxClockDividerReg_11_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uclockGen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>44.114</td>
<td>2.447</td>
<td>tCL</td>
<td>RR</td>
<td>uclockGen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>44.317</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>uuart0/rxClockDividerReg_11_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>318</td>
<td>clk</td>
<td>23.137</td>
<td>0.289</td>
</tr>
<tr>
<td>150</td>
<td>userResetn</td>
<td>32.660</td>
<td>2.544</td>
</tr>
<tr>
<td>40</td>
<td>uvga/inputCmdMemWrData[1]</td>
<td>28.385</td>
<td>3.761</td>
</tr>
<tr>
<td>35</td>
<td>uvga/inputCmdMemWrData[2]</td>
<td>29.808</td>
<td>3.387</td>
</tr>
<tr>
<td>32</td>
<td>uvga/rowDMAState[0]</td>
<td>24.239</td>
<td>3.231</td>
</tr>
<tr>
<td>31</td>
<td>uvga/rowDMAState[2]</td>
<td>25.798</td>
<td>2.561</td>
</tr>
<tr>
<td>30</td>
<td>uvga/rowDMAState[1]</td>
<td>26.181</td>
<td>2.538</td>
</tr>
<tr>
<td>29</td>
<td>uvga/inputCmdMemWrData[0]</td>
<td>27.967</td>
<td>3.030</td>
</tr>
<tr>
<td>25</td>
<td>uvga/n43_10</td>
<td>27.668</td>
<td>3.424</td>
</tr>
<tr>
<td>24</td>
<td>uvga/initData_6_5</td>
<td>23.137</td>
<td>2.543</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C13</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C11</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C17</td>
<td>100.00%</td>
</tr>
<tr>
<td>R5C19</td>
<td>100.00%</td>
</tr>
<tr>
<td>R10C8</td>
<td>100.00%</td>
</tr>
<tr>
<td>R10C13</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
