Analysis & Elaboration report for Latch
Wed Jun 11 20:09:34 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: Top-level Entity: |latch_free_testbench
  5. Parameter Settings for User Entity Instance: latch_free_alu:alu_uut
  6. Analysis & Elaboration Settings
  7. Port Connectivity Checks: "latch_free_i_decoder:decoder_uut"
  8. Port Connectivity Checks: "latch_free_bce:bce_uut"
  9. Port Connectivity Checks: "latch_free_alu:alu_uut"
 10. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Wed Jun 11 20:09:34 2025       ;
; Quartus Prime Version         ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                 ; Latch                                       ;
; Top-level Entity Name         ; latch_free_testbench                        ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |latch_free_testbench ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: latch_free_alu:alu_uut ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                             ;
+---------------------------------------------------------------------------------+----------------------+--------------------+
; Option                                                                          ; Setting              ; Default Value      ;
+---------------------------------------------------------------------------------+----------------------+--------------------+
; Device                                                                          ; 5CGXFC5C6F27C7       ;                    ;
; Top-level entity name                                                           ; latch_free_testbench ; Latch              ;
; Family name                                                                     ; Cyclone V            ; Cyclone V          ;
; Use smart compilation                                                           ; Off                  ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                   ; On                 ;
; Enable compact report table                                                     ; Off                  ; Off                ;
; Restructure Multiplexers                                                        ; Auto                 ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                  ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                  ; Off                ;
; Preserve fewer node names                                                       ; On                   ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable               ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001         ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993            ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto                 ; Auto               ;
; Safe State Machine                                                              ; Off                  ; Off                ;
; Extract Verilog State Machines                                                  ; On                   ; On                 ;
; Extract VHDL State Machines                                                     ; On                   ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                  ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                 ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                  ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                   ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                   ; On                 ;
; Parallel Synthesis                                                              ; On                   ; On                 ;
; DSP Block Balancing                                                             ; Auto                 ; Auto               ;
; NOT Gate Push-Back                                                              ; On                   ; On                 ;
; Power-Up Don't Care                                                             ; On                   ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                  ; Off                ;
; Remove Duplicate Registers                                                      ; On                   ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                  ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                  ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                  ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                  ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                  ; Off                ;
; Ignore SOFT Buffers                                                             ; On                   ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                  ; Off                ;
; Optimization Technique                                                          ; Balanced             ; Balanced           ;
; Carry Chain Length                                                              ; 70                   ; 70                 ;
; Auto Carry Chains                                                               ; On                   ; On                 ;
; Auto Open-Drain Pins                                                            ; On                   ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                  ; Off                ;
; Auto ROM Replacement                                                            ; On                   ; On                 ;
; Auto RAM Replacement                                                            ; On                   ; On                 ;
; Auto DSP Block Replacement                                                      ; On                   ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                 ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                 ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                   ; On                 ;
; Strict RAM Replacement                                                          ; Off                  ; Off                ;
; Allow Synchronous Control Signals                                               ; On                   ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                  ; Off                ;
; Auto Resource Sharing                                                           ; Off                  ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                  ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                  ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                  ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                   ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                  ; Off                ;
; Timing-Driven Synthesis                                                         ; On                   ; On                 ;
; Report Parameter Settings                                                       ; On                   ; On                 ;
; Report Source Assignments                                                       ; On                   ; On                 ;
; Report Connectivity Checks                                                      ; On                   ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                  ; Off                ;
; Synchronization Register Chain Length                                           ; 3                    ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation   ; Normal compilation ;
; HDL message level                                                               ; Level2               ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                  ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                 ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                 ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                  ; 100                ;
; Clock MUX Protection                                                            ; On                   ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                  ; Off                ;
; Block Design Naming                                                             ; Auto                 ; Auto               ;
; SDC constraint protection                                                       ; Off                  ; Off                ;
; Synthesis Effort                                                                ; Auto                 ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                   ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                  ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium               ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                 ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                   ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                   ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                  ; Off                ;
+---------------------------------------------------------------------------------+----------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "latch_free_i_decoder:decoder_uut"                                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; opcode       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rs           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rt           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rd           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; shamt        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; funct        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; immediate    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jump_address ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "latch_free_bce:bce_uut"                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; branch_taken ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "latch_free_alu:alu_uut"                                                                      ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; result        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; zero_flag     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow_flag ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; carry_flag    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; negative_flag ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Jun 11 20:09:28 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Latch -c Latch --analysis_and_elaboration
Info (125069): Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/20.1/quartus/bin64/assignment_defaults.qdf
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file baseline_c5gx.v
    Info (12023): Found entity 1: baseline_c5gx File: C:/Users/admin/Desktop/Quartus/Latch/baseline_c5gx.v Line: 38
Info (12021): Found 3 design units, including 3 entities, in source file latch_free_alu.v
    Info (12023): Found entity 1: latch_free_alu File: C:/Users/admin/Desktop/Quartus/Latch/latch_free_alu.v Line: 1
    Info (12023): Found entity 2: latch_free_bce File: C:/Users/admin/Desktop/Quartus/Latch/latch_free_alu.v Line: 141
    Info (12023): Found entity 3: latch_free_i_decoder File: C:/Users/admin/Desktop/Quartus/Latch/latch_free_alu.v Line: 168
Info (12021): Found 1 design units, including 1 entities, in source file latch_free_testbench.v
    Info (12023): Found entity 1: latch_free_testbench File: C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v Line: 2
Info (12127): Elaborating entity "latch_free_testbench" for the top level hierarchy
Info (10648): Verilog HDL Display System Task info at latch_free_testbench.v(49): === Latch-Free Modules Testbench === File: C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v Line: 49
Info (10648): Verilog HDL Display System Task info at latch_free_testbench.v(52): \n--- ALU Tests --- File: C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v Line: 52
Info (10648): Verilog HDL Display System Task info at latch_free_testbench.v(70): Testing ALU operations... File: C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v Line: 70
Info (10648): Verilog HDL Display System Task info at latch_free_testbench.v(78): ADD:          15 +          25 =           0 (Expected: 40) <non-constant> File: C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v Line: 78
Info (10648): Verilog HDL Display System Task info at latch_free_testbench.v(87): SUB:          50 -          30 =           0 (Expected: 20) <non-constant> File: C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v Line: 87
Info (10648): Verilog HDL Display System Task info at latch_free_testbench.v(96): AND: f0f0f0f0 & 0f0f0f0f = 00000000 (Expected: 00000000) <non-constant> File: C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v Line: 96
Info (10648): Verilog HDL Display System Task info at latch_free_testbench.v(105): OR: f0f0f0f0 | 0f0f0f0f = 00000000 (Expected: FFFFFFFF) <non-constant> File: C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v Line: 105
Info (10648): Verilog HDL Display System Task info at latch_free_testbench.v(114): Zero Flag Test:           0 +           0 =           0, Zero = . <non-constant> File: C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v Line: 114
Info (10648): Verilog HDL Display System Task info at latch_free_testbench.v(123): SLT:          10 <          20 =           0 (Expected: 1) <non-constant> File: C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v Line: 123
Info (10648): Verilog HDL Display System Task info at latch_free_testbench.v(130): Undefined operation test: Result = 00000000 <non-constant> File: C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v Line: 130
Info (10648): Verilog HDL Display System Task info at latch_free_testbench.v(56): \n--- Branch Condition Evaluation Tests --- File: C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v Line: 56
Info (10648): Verilog HDL Display System Task info at latch_free_testbench.v(138): Testing Branch Condition Evaluation... File: C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v Line: 138
Info (10648): Verilog HDL Display System Task info at latch_free_testbench.v(146): BEQ:         100 ==         100 = . (Expected: 1) <non-constant> File: C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v Line: 146
Info (10648): Verilog HDL Display System Task info at latch_free_testbench.v(155): BNE:         100 !=         200 = . (Expected: 1) <non-constant> File: C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v Line: 155
Info (10648): Verilog HDL Display System Task info at latch_free_testbench.v(164): BLT:          50 <         100 = . (Expected: 1) <non-constant> File: C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v Line: 164
Info (10648): Verilog HDL Display System Task info at latch_free_testbench.v(173): BGE:         100 >=          50 = . (Expected: 1) <non-constant> File: C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v Line: 173
Info (10648): Verilog HDL Display System Task info at latch_free_testbench.v(180): Undefined branch type test: Result = . <non-constant> File: C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v Line: 180
Info (10648): Verilog HDL Display System Task info at latch_free_testbench.v(60): \n--- Instruction Decoder Tests --- File: C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v Line: 60
Info (10648): Verilog HDL Display System Task info at latch_free_testbench.v(188): Testing Instruction Decoder... File: C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v Line: 188
Info (10648): Verilog HDL Display System Task info at latch_free_testbench.v(195): R-type: opcode=......, rs= 0, rt= 0, rd= 0, shamt= 0, funct=...... <non-constant> File: C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v Line: 195
Info (10648): Verilog HDL Display System Task info at latch_free_testbench.v(204): I-type: opcode=......, rs= 0, rt= 0, immediate=     0 <non-constant> File: C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v Line: 204
Info (10648): Verilog HDL Display System Task info at latch_free_testbench.v(213): J-type: opcode=......, jump_address=0000000 <non-constant> File: C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v Line: 213
Info (10648): Verilog HDL Display System Task info at latch_free_testbench.v(221): Unknown instruction: All fields should be 0 except opcode <non-constant> File: C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v Line: 221
Info (10648): Verilog HDL Display System Task info at latch_free_testbench.v(63): \n=== All Tests Complete === File: C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v Line: 63
Warning (10175): Verilog HDL warning at latch_free_testbench.v(64): ignoring unsupported system task File: C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v Line: 64
Warning (10175): Verilog HDL warning at latch_free_testbench.v(228): ignoring unsupported system task File: C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v Line: 228
Warning (10175): Verilog HDL warning at latch_free_testbench.v(229): ignoring unsupported system task File: C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v Line: 229
Info (12128): Elaborating entity "latch_free_alu" for hierarchy "latch_free_alu:alu_uut" File: C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v Line: 26
Info (12128): Elaborating entity "latch_free_bce" for hierarchy "latch_free_bce:bce_uut" File: C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v Line: 33
Info (12128): Elaborating entity "latch_free_i_decoder" for hierarchy "latch_free_i_decoder:decoder_uut" File: C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v Line: 45
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4772 megabytes
    Info: Processing ended: Wed Jun 11 20:09:34 2025
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:17


