<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-3</Part>
        <TopModelName>fir</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.210</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>184</Best-caseLatency>
            <Average-caseLatency>184</Average-caseLatency>
            <Worst-caseLatency>184</Worst-caseLatency>
            <Best-caseRealTimeLatency>1.840 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>1.840 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>1.840 us</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>185</DataflowPipelineThroughput>
            <Interval-min>185</Interval-min>
            <Interval-max>185</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>3</DSP>
            <FF>6038</FF>
            <LUT>2220</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>y_TDATA</name>
            <Object>y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y_TVALID</name>
            <Object>y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y_TREADY</name>
            <Object>y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_TDATA</name>
            <Object>x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_TVALID</name>
            <Object>x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_TREADY</name>
            <Object>x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>fir</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>fir</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>fir</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>fir</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>fir</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>fir</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>fir</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>Loop_Shift_Accum_Loop_proc2_U0</InstName>
                    <ModuleName>Loop_Shift_Accum_Loop_proc2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>392</ID>
                    <BindInstances>mul_32s_32s_32_1_1_U3 acc_1_fu_3553_p2 add_ln72_fu_3534_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Block_for_end_proc_U0</InstName>
                    <ModuleName>Block_for_end_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>758</ID>
                </Instance>
            </InstancesList>
            <BindInstances>acc_loc_channel_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>Loop_Shift_Accum_Loop_proc2</Name>
            <Loops>
                <Shift_Accum_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.210</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>184</Best-caseLatency>
                    <Average-caseLatency>184</Average-caseLatency>
                    <Worst-caseLatency>184</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>184</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Shift_Accum_Loop>
                        <Name>Shift_Accum_Loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>181</TripCount>
                        <Latency>182</Latency>
                        <AbsoluteTimeLatency>1.820 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Shift_Accum_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>5936</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>2117</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="Shift_Accum_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U3" SOURCE="LAB_Fir/src/firTop.cpp:82" URAM="0" VARIABLE="mul_ln82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Shift_Accum_Loop" OPTYPE="add" PRAGMA="" RTLNAME="acc_1_fu_3553_p2" SOURCE="LAB_Fir/src/firTop.cpp:82" URAM="0" VARIABLE="acc_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Shift_Accum_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_3534_p2" SOURCE="LAB_Fir/src/firTop.cpp:72" URAM="0" VARIABLE="add_ln72"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Block_for_end_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.226</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>35</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fir</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.210</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>184</Best-caseLatency>
                    <Average-caseLatency>184</Average-caseLatency>
                    <Worst-caseLatency>184</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.840 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>185</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>185</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>6038</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>2222</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="3" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="acc_loc_channel_U" SOURCE="" URAM="0" VARIABLE="acc_loc_channel"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="y" index="0" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="y" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="x" index="1" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="x" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="y" type="axi4stream" busTypeName="axis" mode="master" dataWidth="32" portPrefix="y_">
            <ports>
                <port>y_TDATA</port>
                <port>y_TREADY</port>
                <port>y_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="x" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="32" portPrefix="x_">
            <ports>
                <port>x_TDATA</port>
                <port>x_TREADY</port>
                <port>x_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">y:x</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AXIS">
                <table isCollapsed="0">
                    <keys size="5">Interface, Register Mode, TDATA, TREADY, TVALID</keys>
                    <column name="x">both, 32, 1, 1, , , , , , , </column>
                    <column name="y">both, 32, 1, 1, , , , , , , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="y">out, int*</column>
                    <column name="x">in, int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="y">y, interface, , </column>
                    <column name="x">x, interface, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="dataflow" location="LAB_Fir/src/firTop.cpp:56" status="warning" parentFunction="fir" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
            <Msg msg_id="214-169" msg_severity="WARNING" msg_body="There are a total of 4 such instances of non-canonical statements in the dataflow region"/>
        </Pragma>
        <Pragma type="array_partition" location="LAB_Fir/src/firTop.cpp:57" status="valid" parentFunction="fir" variable="firCoeff" isDirective="0" options="dim=1 type=complete variable=firCoeff"/>
        <Pragma type="interface" location="LAB_Fir/src/firTop.cpp:59" status="valid" parentFunction="fir" variable="return" isDirective="0" options="mode=ap_ctrl_hs port=return"/>
        <Pragma type="interface" location="LAB_Fir/src/firTop.cpp:60" status="valid" parentFunction="fir" variable="y" isDirective="0" options="mode=axis register_mode=both port=y register"/>
        <Pragma type="interface" location="LAB_Fir/src/firTop.cpp:61" status="valid" parentFunction="fir" variable="x" isDirective="0" options="mode=axis register_mode=both port=x register"/>
        <Pragma type="array_partition" location="LAB_Fir/src/firTop.cpp:65" status="valid" parentFunction="fir" variable="shift_reg" isDirective="0" options="dim=1 type=complete variable=shift_reg"/>
        <Pragma type="pipeline" location="LAB_Fir/src/firTop.cpp:73" status="valid" parentFunction="fir" variable="" isDirective="0" options="II=1"/>
    </PragmaReport>
</profile>

