module choice_output(
input wire CLK1,
input wire CLK2,
input wire CLK3,
input wire CLK4,

output CLK_OUT_BUF,

input wire RESET,

input wire [3:0] MODE_OUT,

input wire [`ADC_WIDHT-1:0] DATA_IN,
input wire [`ADC_WIDHT-1:0] DATA_OUT,
output reg BUF_OUT_ENABLE,
output reg BUFER_OUT_VALID

);



endmodule
