

================================================================
== Vivado HLS Report for 'xillybus_wrapper'
================================================================
* Date:           Wed May 18 13:48:48 2016

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        coprocess
* Solution:       example
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      6.38|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|    16|    no    |
        | + Loop 1.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      1|       0|     21|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|       7|      2|
|Multiplexer      |        -|      -|       -|      6|
|Register         |        -|      -|      51|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|      58|     29|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    +----------+-------------------------+---------+---+----+------+-----+------+-------------+
    |  Memory  |          Module         | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+-------------------------+---------+---+----+------+-----+------+-------------+
    |p_str3_U  |xillybus_wrapper_p_str3  |        0|  7|   2|    17|    7|     1|          119|
    +----------+-------------------------+---------+---+----+------+-----+------+-------------+
    |Total     |                         |        0|  7|   2|    17|    7|     1|          119|
    +----------+-------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |mul_fu_183_p2      |     *    |      1|  0|   0|          10|          11|
    |p_rec_i_fu_106_p2  |     +    |      0|  0|   5|           5|           1|
    |tmp1_fu_148_p2     |     +    |      0|  0|   9|           9|           9|
    |ap_sig_bdd_60      |    and   |      0|  0|   1|           1|           1|
    |tmp_i_fu_100_p2    |   icmp   |      0|  0|   6|           5|           6|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      1|  0|  21|          30|          28|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |   1|          7|    1|          7|
    |p_0_rec_i_reg_83  |   5|          2|    5|         10|
    +------------------+----+-----------+-----+-----------+
    |Total             |   6|          9|    6|         17|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   6|   0|    6|          0|
    |p_0_rec_i_reg_83          |   5|   0|    5|          0|
    |p_rec_i_reg_212           |   5|   0|    5|          0|
    |p_str3_load_cast_reg_217  |   7|   0|    8|          1|
    |r_reg_222                 |   8|   0|    8|          0|
    |tmp1_reg_227              |   9|   0|    9|          0|
    |tmp_i_reg_208             |   1|   0|    1|          0|
    |y_reg_235                 |  10|   0|   10|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  51|   0|   52|          1|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+--------------+------------------+--------------+
|     RTL Ports    | Dir | Bits|   Protocol   |   Source Object  |    C Type    |
+------------------+-----+-----+--------------+------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_none | xillybus_wrapper | return value |
|ap_rst            |  in |    1| ap_ctrl_none | xillybus_wrapper | return value |
|in_r_dout         |  in |   32|    ap_fifo   |       in_r       |    pointer   |
|in_r_empty_n      |  in |    1|    ap_fifo   |       in_r       |    pointer   |
|in_r_read         | out |    1|    ap_fifo   |       in_r       |    pointer   |
|out_r_din         | out |   32|    ap_fifo   |       out_r      |    pointer   |
|out_r_full_n      |  in |    1|    ap_fifo   |       out_r      |    pointer   |
|out_r_write       | out |    1|    ap_fifo   |       out_r      |    pointer   |
|debug_ready       |  in |    8|    ap_none   |    debug_ready   |    pointer   |
|debug_out         | out |    8|    ap_vld    |     debug_out    |    pointer   |
|debug_out_ap_vld  | out |    1|    ap_vld    |     debug_out    |    pointer   |
+------------------+-----+-----+--------------+------------------+--------------+

