// Seed: 1382465617
module module_0 (
    input  tri0  id_0,
    output logic id_1
);
  assign id_1 = 1;
  bit id_3;
  initial begin : LABEL_0
    if (1) begin : LABEL_1
      id_3 = -1;
    end
    @(posedge id_0) id_1 = !-1;
  end
  assign id_1 = ~(id_0);
  wire id_4;
  genvar id_5;
endmodule
module module_1 #(
    parameter id_5 = 32'd5
) (
    output wand id_0,
    input tri1 id_1,
    input uwire id_2,
    input supply1 id_3,
    input wire id_4,
    input supply1 _id_5,
    input supply0 id_6,
    input uwire id_7,
    output logic id_8,
    output wire id_9,
    output uwire id_10,
    input wand id_11
);
  if (1) begin : LABEL_0
    integer id_13;
  end else always id_8 <= -1;
  logic [-1 : id_5] id_14;
  ;
  module_0 modCall_1 (
      id_4,
      id_8
  );
  assign modCall_1.id_0 = 0;
endmodule
