|edge_detection
clk => clk.IN4
rst_n => rst_n.IN4
key_in => key_in.IN1
cmos_vsync => cmos_vsync.IN1
cmos_href => cmos_href.IN1
cmos_pclk => cmos_pclk.IN1
cmos_din[0] => cmos_din[0].IN1
cmos_din[1] => cmos_din[1].IN1
cmos_din[2] => cmos_din[2].IN1
cmos_din[3] => cmos_din[3].IN1
cmos_din[4] => cmos_din[4].IN1
cmos_din[5] => cmos_din[5].IN1
cmos_din[6] => cmos_din[6].IN1
cmos_din[7] => cmos_din[7].IN1
cmos_xclk <= pll1:pll1_inst.c0
cmos_pwdn <= <GND>
cmos_reset <= <VCC>
cmos_sioc <= sccb_interface:u_sccb_interface.sio_c
cmos_siod <> cmos_siod
sdram_clk <= sdram_driver:u_sdram_driver.sdram_clk
sdram_csn <= sdram_driver:u_sdram_driver.sdram_cs_n
sdram_cke <= sdram_driver:u_sdram_driver.sdram_cke
sdram_wen <= sdram_driver:u_sdram_driver.sdram_we_n
sdram_casn <= sdram_driver:u_sdram_driver.sdram_cas_n
sdram_rasn <= sdram_driver:u_sdram_driver.sdram_ras_n
sdram_dqm[0] <= sdram_driver:u_sdram_driver.sdram_dqm
sdram_dqm[1] <= sdram_driver:u_sdram_driver.sdram_dqm
sdram_dq[0] <> sdram_dq[0]
sdram_dq[1] <> sdram_dq[1]
sdram_dq[2] <> sdram_dq[2]
sdram_dq[3] <> sdram_dq[3]
sdram_dq[4] <> sdram_dq[4]
sdram_dq[5] <> sdram_dq[5]
sdram_dq[6] <> sdram_dq[6]
sdram_dq[7] <> sdram_dq[7]
sdram_dq[8] <> sdram_dq[8]
sdram_dq[9] <> sdram_dq[9]
sdram_dq[10] <> sdram_dq[10]
sdram_dq[11] <> sdram_dq[11]
sdram_dq[12] <> sdram_dq[12]
sdram_dq[13] <> sdram_dq[13]
sdram_dq[14] <> sdram_dq[14]
sdram_dq[15] <> sdram_dq[15]
sdram_bank[0] <= sdram_driver:u_sdram_driver.sdram_bank
sdram_bank[1] <= sdram_driver:u_sdram_driver.sdram_bank
sdram_addr[0] <= sdram_driver:u_sdram_driver.sdram_addr
sdram_addr[1] <= sdram_driver:u_sdram_driver.sdram_addr
sdram_addr[2] <= sdram_driver:u_sdram_driver.sdram_addr
sdram_addr[3] <= sdram_driver:u_sdram_driver.sdram_addr
sdram_addr[4] <= sdram_driver:u_sdram_driver.sdram_addr
sdram_addr[5] <= sdram_driver:u_sdram_driver.sdram_addr
sdram_addr[6] <= sdram_driver:u_sdram_driver.sdram_addr
sdram_addr[7] <= sdram_driver:u_sdram_driver.sdram_addr
sdram_addr[8] <= sdram_driver:u_sdram_driver.sdram_addr
sdram_addr[9] <= sdram_driver:u_sdram_driver.sdram_addr
sdram_addr[10] <= sdram_driver:u_sdram_driver.sdram_addr
sdram_addr[11] <= sdram_driver:u_sdram_driver.sdram_addr
sdram_addr[12] <= sdram_driver:u_sdram_driver.sdram_addr
vga_hys <= vga_interface:u_vga_interface.h_sync
vga_vys <= vga_interface:u_vga_interface.v_sync
vga_rgb[0] <= vga_interface:u_vga_interface.dout
vga_rgb[1] <= vga_interface:u_vga_interface.dout
vga_rgb[2] <= vga_interface:u_vga_interface.dout
vga_rgb[3] <= vga_interface:u_vga_interface.dout
vga_rgb[4] <= vga_interface:u_vga_interface.dout
vga_rgb[5] <= vga_interface:u_vga_interface.dout
vga_rgb[6] <= vga_interface:u_vga_interface.dout
vga_rgb[7] <= vga_interface:u_vga_interface.dout
vga_rgb[8] <= vga_interface:u_vga_interface.dout
vga_rgb[9] <= vga_interface:u_vga_interface.dout
vga_rgb[10] <= vga_interface:u_vga_interface.dout
vga_rgb[11] <= vga_interface:u_vga_interface.dout
vga_rgb[12] <= vga_interface:u_vga_interface.dout
vga_rgb[13] <= vga_interface:u_vga_interface.dout
vga_rgb[14] <= vga_interface:u_vga_interface.dout
vga_rgb[15] <= vga_interface:u_vga_interface.dout


|edge_detection|key_filter:u_key
clk => key_vld~reg0.CLK
clk => key_in_ff1.CLK
clk => key_in_ff0.CLK
clk => flag.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => cnt[16].CLK
clk => cnt[17].CLK
clk => cnt[18].CLK
clk => cnt[19].CLK
clk => cnt[20].CLK
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => cnt[7].ACLR
rst_n => cnt[8].ACLR
rst_n => cnt[9].ACLR
rst_n => cnt[10].ACLR
rst_n => cnt[11].ACLR
rst_n => cnt[12].ACLR
rst_n => cnt[13].ACLR
rst_n => cnt[14].ACLR
rst_n => cnt[15].ACLR
rst_n => cnt[16].ACLR
rst_n => cnt[17].ACLR
rst_n => cnt[18].ACLR
rst_n => cnt[19].ACLR
rst_n => cnt[20].ACLR
rst_n => key_vld~reg0.ACLR
rst_n => flag.ACLR
rst_n => key_in_ff1.ACLR
rst_n => key_in_ff0.ACLR
key_in => key_in_ff0.DATAIN
key_vld <= key_vld~reg0.DB_MAX_OUTPUT_PORT_TYPE


|edge_detection|pll0:u_pll0
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|edge_detection|pll0:u_pll0|altpll:altpll_component
inclk[0] => pll0_altpll:auto_generated.inclk[0]
inclk[1] => pll0_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll0_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll0_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|edge_detection|pll0:u_pll0|altpll:altpll_component|pll0_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|edge_detection|pll1:pll1_inst
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|edge_detection|pll1:pll1_inst|altpll:altpll_component
inclk[0] => pll1_altpll:auto_generated.inclk[0]
inclk[1] => pll1_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll1_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll1_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|edge_detection|pll1:pll1_inst|altpll:altpll_component|pll1_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|edge_detection|iobuf:u_iobuf
datain[0] => datain[0].IN1
dataout[0] <= iobuf_iobuf_in_d8i:iobuf_iobuf_in_d8i_component.dataout


|edge_detection|iobuf:u_iobuf|iobuf_iobuf_in_d8i:iobuf_iobuf_in_d8i_component
datain[0] => ibufa_0.DATA
dataout[0] <= ibufa_0.OUT


|edge_detection|ov5640_config:u_ov5640_config
clk => rd_en~reg0.CLK
clk => wr_en~reg0.CLK
clk => en_capture~reg0.CLK
clk => config_done.CLK
clk => cfg_addr[0]~reg0.CLK
clk => cfg_addr[1]~reg0.CLK
clk => cfg_addr[2]~reg0.CLK
clk => cfg_addr[3]~reg0.CLK
clk => cfg_addr[4]~reg0.CLK
clk => cfg_addr[5]~reg0.CLK
clk => cfg_addr[6]~reg0.CLK
clk => cfg_addr[7]~reg0.CLK
clk => cfg_addr[8]~reg0.CLK
clk => cfg_addr[9]~reg0.CLK
clk => cfg_addr[10]~reg0.CLK
clk => cfg_addr[11]~reg0.CLK
clk => cfg_addr[12]~reg0.CLK
clk => cfg_addr[13]~reg0.CLK
clk => cfg_addr[14]~reg0.CLK
clk => cfg_addr[15]~reg0.CLK
clk => cfg_data[0]~reg0.CLK
clk => cfg_data[1]~reg0.CLK
clk => cfg_data[2]~reg0.CLK
clk => cfg_data[3]~reg0.CLK
clk => cfg_data[4]~reg0.CLK
clk => cfg_data[5]~reg0.CLK
clk => cfg_data[6]~reg0.CLK
clk => cfg_data[7]~reg0.CLK
clk => reg_cnt[0].CLK
clk => reg_cnt[1].CLK
clk => reg_cnt[2].CLK
clk => reg_cnt[3].CLK
clk => reg_cnt[4].CLK
clk => reg_cnt[5].CLK
clk => reg_cnt[6].CLK
clk => reg_cnt[7].CLK
clk => reg_cnt[8].CLK
clk => rw_cnt[0].CLK
clk => rw_cnt[1].CLK
clk => flag_wait.CLK
clk => wait_cnt[0].CLK
clk => wait_cnt[1].CLK
clk => wait_cnt[2].CLK
clk => wait_cnt[3].CLK
clk => wait_cnt[4].CLK
clk => wait_cnt[5].CLK
clk => wait_cnt[6].CLK
clk => wait_cnt[7].CLK
clk => wait_cnt[8].CLK
clk => wait_cnt[9].CLK
clk => wait_cnt[10].CLK
clk => wait_cnt[11].CLK
clk => wait_cnt[12].CLK
clk => wait_cnt[13].CLK
clk => wait_cnt[14].CLK
clk => wait_cnt[15].CLK
clk => wait_cnt[16].CLK
clk => wait_cnt[17].CLK
clk => wait_cnt[18].CLK
clk => wait_cnt[19].CLK
clk => wait_cnt[20].CLK
rst_n => cfg_addr[0]~reg0.ACLR
rst_n => cfg_addr[1]~reg0.ACLR
rst_n => cfg_addr[2]~reg0.ACLR
rst_n => cfg_addr[3]~reg0.ACLR
rst_n => cfg_addr[4]~reg0.ACLR
rst_n => cfg_addr[5]~reg0.ACLR
rst_n => cfg_addr[6]~reg0.ACLR
rst_n => cfg_addr[7]~reg0.ACLR
rst_n => cfg_addr[8]~reg0.ACLR
rst_n => cfg_addr[9]~reg0.ACLR
rst_n => cfg_addr[10]~reg0.ACLR
rst_n => cfg_addr[11]~reg0.ACLR
rst_n => cfg_addr[12]~reg0.ACLR
rst_n => cfg_addr[13]~reg0.ACLR
rst_n => cfg_addr[14]~reg0.ACLR
rst_n => cfg_addr[15]~reg0.ACLR
rst_n => cfg_data[0]~reg0.ACLR
rst_n => cfg_data[1]~reg0.ACLR
rst_n => cfg_data[2]~reg0.ACLR
rst_n => cfg_data[3]~reg0.ACLR
rst_n => cfg_data[4]~reg0.ACLR
rst_n => cfg_data[5]~reg0.ACLR
rst_n => cfg_data[6]~reg0.ACLR
rst_n => cfg_data[7]~reg0.ACLR
rst_n => en_capture~reg0.ACLR
rst_n => wr_en~reg0.ACLR
rst_n => rd_en~reg0.ACLR
rst_n => wait_cnt[0].ACLR
rst_n => wait_cnt[1].ACLR
rst_n => wait_cnt[2].ACLR
rst_n => wait_cnt[3].ACLR
rst_n => wait_cnt[4].ACLR
rst_n => wait_cnt[5].ACLR
rst_n => wait_cnt[6].ACLR
rst_n => wait_cnt[7].ACLR
rst_n => wait_cnt[8].ACLR
rst_n => wait_cnt[9].ACLR
rst_n => wait_cnt[10].ACLR
rst_n => wait_cnt[11].ACLR
rst_n => wait_cnt[12].ACLR
rst_n => wait_cnt[13].ACLR
rst_n => wait_cnt[14].ACLR
rst_n => wait_cnt[15].ACLR
rst_n => wait_cnt[16].ACLR
rst_n => wait_cnt[17].ACLR
rst_n => wait_cnt[18].ACLR
rst_n => wait_cnt[19].ACLR
rst_n => wait_cnt[20].ACLR
rst_n => flag_wait.ACLR
rst_n => rw_cnt[0].ACLR
rst_n => rw_cnt[1].ACLR
rst_n => reg_cnt[0].ACLR
rst_n => reg_cnt[1].ACLR
rst_n => reg_cnt[2].ACLR
rst_n => reg_cnt[3].ACLR
rst_n => reg_cnt[4].ACLR
rst_n => reg_cnt[5].ACLR
rst_n => reg_cnt[6].ACLR
rst_n => reg_cnt[7].ACLR
rst_n => reg_cnt[8].ACLR
rst_n => config_done.ACLR
rdy => add_rw_cnt.IN1
rdy => always7.IN1
cfg_data[0] <= cfg_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[1] <= cfg_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[2] <= cfg_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[3] <= cfg_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[4] <= cfg_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[5] <= cfg_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[6] <= cfg_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[7] <= cfg_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_addr[0] <= cfg_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_addr[1] <= cfg_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_addr[2] <= cfg_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_addr[3] <= cfg_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_addr[4] <= cfg_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_addr[5] <= cfg_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_addr[6] <= cfg_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_addr[7] <= cfg_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_addr[8] <= cfg_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_addr[9] <= cfg_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_addr[10] <= cfg_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_addr[11] <= cfg_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_addr[12] <= cfg_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_addr[13] <= cfg_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_addr[14] <= cfg_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_addr[15] <= cfg_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
en_capture <= en_capture~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_en <= wr_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_en <= rd_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|edge_detection|sccb_interface:u_sccb_interface
clk => rd_data_vld~reg0.CLK
clk => rd_data[0]~reg0.CLK
clk => rd_data[1]~reg0.CLK
clk => rd_data[2]~reg0.CLK
clk => rd_data[3]~reg0.CLK
clk => rd_data[4]~reg0.CLK
clk => rd_data[5]~reg0.CLK
clk => rd_data[6]~reg0.CLK
clk => rd_data[7]~reg0.CLK
clk => sio_d_wr_en~reg0.CLK
clk => sio_d_wr~reg0.CLK
clk => sio_c~reg0.CLK
clk => rd_flag.CLK
clk => wr_flag.CLK
clk => cnt_step[0].CLK
clk => cnt_step[1].CLK
clk => cnt_bit[0].CLK
clk => cnt_bit[1].CLK
clk => cnt_bit[2].CLK
clk => cnt_bit[3].CLK
clk => cnt_bit[4].CLK
clk => cnt_bit[5].CLK
clk => sioc_cnt[0].CLK
clk => sioc_cnt[1].CLK
clk => sioc_cnt[2].CLK
clk => sioc_cnt[3].CLK
clk => sioc_cnt[4].CLK
clk => sioc_cnt[5].CLK
clk => sioc_cnt[6].CLK
clk => sioc_cnt[7].CLK
clk => wr_data_ff[0].CLK
clk => wr_data_ff[1].CLK
clk => wr_data_ff[2].CLK
clk => wr_data_ff[3].CLK
clk => wr_data_ff[4].CLK
clk => wr_data_ff[5].CLK
clk => wr_data_ff[6].CLK
clk => wr_data_ff[7].CLK
clk => reg_addr_ff[0].CLK
clk => reg_addr_ff[1].CLK
clk => reg_addr_ff[2].CLK
clk => reg_addr_ff[3].CLK
clk => reg_addr_ff[4].CLK
clk => reg_addr_ff[5].CLK
clk => reg_addr_ff[6].CLK
clk => reg_addr_ff[7].CLK
clk => reg_addr_ff[8].CLK
clk => reg_addr_ff[9].CLK
clk => reg_addr_ff[10].CLK
clk => reg_addr_ff[11].CLK
clk => reg_addr_ff[12].CLK
clk => reg_addr_ff[13].CLK
clk => reg_addr_ff[14].CLK
clk => reg_addr_ff[15].CLK
rst_n => reg_addr_ff[0].ACLR
rst_n => reg_addr_ff[1].ACLR
rst_n => reg_addr_ff[2].ACLR
rst_n => reg_addr_ff[3].ACLR
rst_n => reg_addr_ff[4].ACLR
rst_n => reg_addr_ff[5].ACLR
rst_n => reg_addr_ff[6].ACLR
rst_n => reg_addr_ff[7].ACLR
rst_n => reg_addr_ff[8].ACLR
rst_n => reg_addr_ff[9].ACLR
rst_n => reg_addr_ff[10].ACLR
rst_n => reg_addr_ff[11].ACLR
rst_n => reg_addr_ff[12].ACLR
rst_n => reg_addr_ff[13].ACLR
rst_n => reg_addr_ff[14].ACLR
rst_n => reg_addr_ff[15].ACLR
rst_n => rd_data[0]~reg0.ACLR
rst_n => rd_data[1]~reg0.ACLR
rst_n => rd_data[2]~reg0.ACLR
rst_n => rd_data[3]~reg0.ACLR
rst_n => rd_data[4]~reg0.ACLR
rst_n => rd_data[5]~reg0.ACLR
rst_n => rd_data[6]~reg0.ACLR
rst_n => rd_data[7]~reg0.ACLR
rst_n => sio_c~reg0.PRESET
rst_n => rd_data_vld~reg0.ACLR
rst_n => sio_d_wr~reg0.PRESET
rst_n => sio_d_wr_en~reg0.ACLR
rst_n => wr_data_ff[0].ACLR
rst_n => wr_data_ff[1].ACLR
rst_n => wr_data_ff[2].ACLR
rst_n => wr_data_ff[3].ACLR
rst_n => wr_data_ff[4].ACLR
rst_n => wr_data_ff[5].ACLR
rst_n => wr_data_ff[6].ACLR
rst_n => wr_data_ff[7].ACLR
rst_n => sioc_cnt[0].ACLR
rst_n => sioc_cnt[1].ACLR
rst_n => sioc_cnt[2].ACLR
rst_n => sioc_cnt[3].ACLR
rst_n => sioc_cnt[4].ACLR
rst_n => sioc_cnt[5].ACLR
rst_n => sioc_cnt[6].ACLR
rst_n => sioc_cnt[7].ACLR
rst_n => cnt_bit[0].ACLR
rst_n => cnt_bit[1].ACLR
rst_n => cnt_bit[2].ACLR
rst_n => cnt_bit[3].ACLR
rst_n => cnt_bit[4].ACLR
rst_n => cnt_bit[5].ACLR
rst_n => cnt_step[0].ACLR
rst_n => cnt_step[1].ACLR
rst_n => wr_flag.ACLR
rst_n => rd_flag.ACLR
wr_en => always5.IN1
wr_en => always14.IN0
wr_en => wr_data_ff[7].ENA
wr_en => wr_data_ff[6].ENA
wr_en => wr_data_ff[5].ENA
wr_en => wr_data_ff[4].ENA
wr_en => wr_data_ff[3].ENA
wr_en => wr_data_ff[2].ENA
wr_en => wr_data_ff[1].ENA
wr_en => wr_data_ff[0].ENA
rd_en => always6.IN1
rd_en => always14.IN1
reg_addr[0] => reg_addr_ff[0].DATAIN
reg_addr[1] => reg_addr_ff[1].DATAIN
reg_addr[2] => reg_addr_ff[2].DATAIN
reg_addr[3] => reg_addr_ff[3].DATAIN
reg_addr[4] => reg_addr_ff[4].DATAIN
reg_addr[5] => reg_addr_ff[5].DATAIN
reg_addr[6] => reg_addr_ff[6].DATAIN
reg_addr[7] => reg_addr_ff[7].DATAIN
reg_addr[8] => reg_addr_ff[8].DATAIN
reg_addr[9] => reg_addr_ff[9].DATAIN
reg_addr[10] => reg_addr_ff[10].DATAIN
reg_addr[11] => reg_addr_ff[11].DATAIN
reg_addr[12] => reg_addr_ff[12].DATAIN
reg_addr[13] => reg_addr_ff[13].DATAIN
reg_addr[14] => reg_addr_ff[14].DATAIN
reg_addr[15] => reg_addr_ff[15].DATAIN
wr_data[0] => wr_data_ff[0].DATAIN
wr_data[1] => wr_data_ff[1].DATAIN
wr_data[2] => wr_data_ff[2].DATAIN
wr_data[3] => wr_data_ff[3].DATAIN
wr_data[4] => wr_data_ff[4].DATAIN
wr_data[5] => wr_data_ff[5].DATAIN
wr_data[6] => wr_data_ff[6].DATAIN
wr_data[7] => wr_data_ff[7].DATAIN
sio_d_r => rd_data.DATAB
sio_d_r => rd_data.DATAB
sio_d_r => rd_data.DATAB
sio_d_r => rd_data.DATAB
sio_d_r => rd_data.DATAB
sio_d_r => rd_data.DATAB
sio_d_r => rd_data.DATAB
sio_d_r => rd_data.DATAB
sio_c <= sio_c~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[0] <= rd_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_vld <= rd_data_vld~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdy <= always14.DB_MAX_OUTPUT_PORT_TYPE
sio_d_wr <= sio_d_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
sio_d_wr_en <= sio_d_wr_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|edge_detection|capture:u_capture
clk => dout_eop~reg0.CLK
clk => dout_sop~reg0.CLK
clk => dout_vld~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => vsync_ff.CLK
clk => flag_capture.CLK
clk => en_capture_ff.CLK
clk => vys_cnt[0].CLK
clk => vys_cnt[1].CLK
clk => vys_cnt[2].CLK
clk => vys_cnt[3].CLK
clk => vys_cnt[4].CLK
clk => vys_cnt[5].CLK
clk => vys_cnt[6].CLK
clk => vys_cnt[7].CLK
clk => vys_cnt[8].CLK
clk => vys_cnt[9].CLK
clk => hys_cnt[0].CLK
clk => hys_cnt[1].CLK
clk => hys_cnt[2].CLK
clk => hys_cnt[3].CLK
clk => hys_cnt[4].CLK
clk => hys_cnt[5].CLK
clk => hys_cnt[6].CLK
clk => hys_cnt[7].CLK
clk => hys_cnt[8].CLK
clk => hys_cnt[9].CLK
clk => hys_cnt[10].CLK
clk => hys_cnt[11].CLK
rst_n => dout[0]~reg0.ACLR
rst_n => dout[1]~reg0.ACLR
rst_n => dout[2]~reg0.ACLR
rst_n => dout[3]~reg0.ACLR
rst_n => dout[4]~reg0.ACLR
rst_n => dout[5]~reg0.ACLR
rst_n => dout[6]~reg0.ACLR
rst_n => dout[7]~reg0.ACLR
rst_n => dout[8]~reg0.ACLR
rst_n => dout[9]~reg0.ACLR
rst_n => dout[10]~reg0.ACLR
rst_n => dout[11]~reg0.ACLR
rst_n => dout[12]~reg0.ACLR
rst_n => dout[13]~reg0.ACLR
rst_n => dout[14]~reg0.ACLR
rst_n => dout[15]~reg0.ACLR
rst_n => dout_vld~reg0.ACLR
rst_n => dout_sop~reg0.ACLR
rst_n => dout_eop~reg0.ACLR
rst_n => hys_cnt[0].ACLR
rst_n => hys_cnt[1].ACLR
rst_n => hys_cnt[2].ACLR
rst_n => hys_cnt[3].ACLR
rst_n => hys_cnt[4].ACLR
rst_n => hys_cnt[5].ACLR
rst_n => hys_cnt[6].ACLR
rst_n => hys_cnt[7].ACLR
rst_n => hys_cnt[8].ACLR
rst_n => hys_cnt[9].ACLR
rst_n => hys_cnt[10].ACLR
rst_n => hys_cnt[11].ACLR
rst_n => vys_cnt[0].ACLR
rst_n => vys_cnt[1].ACLR
rst_n => vys_cnt[2].ACLR
rst_n => vys_cnt[3].ACLR
rst_n => vys_cnt[4].ACLR
rst_n => vys_cnt[5].ACLR
rst_n => vys_cnt[6].ACLR
rst_n => vys_cnt[7].ACLR
rst_n => vys_cnt[8].ACLR
rst_n => vys_cnt[9].ACLR
rst_n => en_capture_ff.ACLR
rst_n => flag_capture.ACLR
rst_n => vsync_ff.ACLR
cmos_din[0] => dout.DATAB
cmos_din[1] => dout.DATAB
cmos_din[2] => dout.DATAB
cmos_din[3] => dout.DATAB
cmos_din[4] => dout.DATAB
cmos_din[5] => dout.DATAB
cmos_din[6] => dout.DATAB
cmos_din[7] => dout.DATAB
href => add_hys_cnt.IN1
vsync => always3.IN1
vsync => vsync_ff.DATAIN
en_capture => en_capture_ff.DATAIN
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_vld <= dout_vld~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_sop <= dout_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_eop <= dout_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE


|edge_detection|rgb565_gray:u_rgb565_gray
clk => dout_eop~reg0.CLK
clk => dout_sop~reg0.CLK
clk => dout_vld~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
rst_n => dout[0]~reg0.ACLR
rst_n => dout[1]~reg0.ACLR
rst_n => dout[2]~reg0.ACLR
rst_n => dout[3]~reg0.ACLR
rst_n => dout[4]~reg0.ACLR
rst_n => dout[5]~reg0.ACLR
rst_n => dout[6]~reg0.ACLR
rst_n => dout[7]~reg0.ACLR
rst_n => dout_vld~reg0.ACLR
rst_n => dout_sop~reg0.ACLR
rst_n => dout_eop~reg0.ACLR
din[0] => Mult2.IN12
din[1] => Mult2.IN11
din[2] => Mult2.IN10
din[3] => Mult2.IN9
din[4] => Mult2.IN8
din[5] => Mult1.IN15
din[6] => Mult1.IN14
din[7] => Mult1.IN13
din[8] => Mult1.IN12
din[9] => Mult1.IN11
din[10] => Mult1.IN10
din[11] => Mult0.IN14
din[12] => Mult0.IN13
din[13] => Mult0.IN12
din[14] => Mult0.IN11
din[15] => Mult0.IN10
din_vld => dout_vld~reg0.DATAIN
din_vld => dout[7]~reg0.ENA
din_vld => dout[6]~reg0.ENA
din_vld => dout[5]~reg0.ENA
din_vld => dout[4]~reg0.ENA
din_vld => dout[3]~reg0.ENA
din_vld => dout[2]~reg0.ENA
din_vld => dout[1]~reg0.ENA
din_vld => dout[0]~reg0.ENA
din_sop => dout_sop~reg0.DATAIN
din_eop => dout_eop~reg0.DATAIN
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_vld <= dout_vld~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_sop <= dout_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_eop <= dout_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE


|edge_detection|gs_filter:u_gs_filter
clk => clk.IN1
rst_n => _.IN1
rst_n => taps2_ff1[0].ACLR
rst_n => taps2_ff1[1].ACLR
rst_n => taps2_ff1[2].ACLR
rst_n => taps2_ff1[3].ACLR
rst_n => taps2_ff1[4].ACLR
rst_n => taps2_ff1[5].ACLR
rst_n => taps2_ff1[6].ACLR
rst_n => taps2_ff1[7].ACLR
rst_n => taps2_ff0[0].ACLR
rst_n => taps2_ff0[1].ACLR
rst_n => taps2_ff0[2].ACLR
rst_n => taps2_ff0[3].ACLR
rst_n => taps2_ff0[4].ACLR
rst_n => taps2_ff0[5].ACLR
rst_n => taps2_ff0[6].ACLR
rst_n => taps2_ff0[7].ACLR
rst_n => taps1_ff1[0].ACLR
rst_n => taps1_ff1[1].ACLR
rst_n => taps1_ff1[2].ACLR
rst_n => taps1_ff1[3].ACLR
rst_n => taps1_ff1[4].ACLR
rst_n => taps1_ff1[5].ACLR
rst_n => taps1_ff1[6].ACLR
rst_n => taps1_ff1[7].ACLR
rst_n => taps1_ff0[0].ACLR
rst_n => taps1_ff0[1].ACLR
rst_n => taps1_ff0[2].ACLR
rst_n => taps1_ff0[3].ACLR
rst_n => taps1_ff0[4].ACLR
rst_n => taps1_ff0[5].ACLR
rst_n => taps1_ff0[6].ACLR
rst_n => taps1_ff0[7].ACLR
rst_n => taps0_ff1[0].ACLR
rst_n => taps0_ff1[1].ACLR
rst_n => taps0_ff1[2].ACLR
rst_n => taps0_ff1[3].ACLR
rst_n => taps0_ff1[4].ACLR
rst_n => taps0_ff1[5].ACLR
rst_n => taps0_ff1[6].ACLR
rst_n => taps0_ff1[7].ACLR
rst_n => taps0_ff0[0].ACLR
rst_n => taps0_ff0[1].ACLR
rst_n => taps0_ff0[2].ACLR
rst_n => taps0_ff0[3].ACLR
rst_n => taps0_ff0[4].ACLR
rst_n => taps0_ff0[5].ACLR
rst_n => taps0_ff0[6].ACLR
rst_n => taps0_ff0[7].ACLR
rst_n => gs[0].ACLR
rst_n => gs[1].ACLR
rst_n => gs[2].ACLR
rst_n => gs[3].ACLR
rst_n => gs[4].ACLR
rst_n => gs[5].ACLR
rst_n => gs[6].ACLR
rst_n => gs[7].ACLR
rst_n => dout_vld~reg0.ACLR
rst_n => dout_sop~reg0.ACLR
rst_n => dout_eop~reg0.ACLR
rst_n => din_eop_ff2.ACLR
rst_n => din_eop_ff1.ACLR
rst_n => din_eop_ff0.ACLR
rst_n => din_sop_ff2.ACLR
rst_n => din_sop_ff1.ACLR
rst_n => din_sop_ff0.ACLR
rst_n => din_vld_ff2.ACLR
rst_n => din_vld_ff1.ACLR
rst_n => din_vld_ff0.ACLR
rst_n => gs_2[0].ACLR
rst_n => gs_2[1].ACLR
rst_n => gs_2[2].ACLR
rst_n => gs_2[3].ACLR
rst_n => gs_2[4].ACLR
rst_n => gs_2[5].ACLR
rst_n => gs_2[6].ACLR
rst_n => gs_2[7].ACLR
rst_n => gs_2[8].ACLR
rst_n => gs_2[9].ACLR
rst_n => gs_2[10].ACLR
rst_n => gs_1[0].ACLR
rst_n => gs_1[1].ACLR
rst_n => gs_1[2].ACLR
rst_n => gs_1[3].ACLR
rst_n => gs_1[4].ACLR
rst_n => gs_1[5].ACLR
rst_n => gs_1[6].ACLR
rst_n => gs_1[7].ACLR
rst_n => gs_1[8].ACLR
rst_n => gs_1[9].ACLR
rst_n => gs_1[10].ACLR
rst_n => gs_0[0].ACLR
rst_n => gs_0[1].ACLR
rst_n => gs_0[2].ACLR
rst_n => gs_0[3].ACLR
rst_n => gs_0[4].ACLR
rst_n => gs_0[5].ACLR
rst_n => gs_0[6].ACLR
rst_n => gs_0[7].ACLR
rst_n => gs_0[8].ACLR
rst_n => gs_0[9].ACLR
rst_n => gs_0[10].ACLR
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din_vld => din_vld.IN1
din_sop => din_sop_ff0.DATAIN
din_eop => din_eop_ff0.DATAIN
dout[0] <= gs[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= gs[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= gs[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= gs[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= gs[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= gs[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= gs[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= gs[7].DB_MAX_OUTPUT_PORT_TYPE
dout_vld <= dout_vld~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_sop <= dout_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_eop <= dout_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE


|edge_detection|gs_filter:u_gs_filter|shift_ram1:shift_ram1
aclr => aclr.IN1
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftin[5] => shiftin[5].IN1
shiftin[6] => shiftin[6].IN1
shiftin[7] => shiftin[7].IN1
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[1] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[2] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[3] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[4] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[5] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[6] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[7] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
taps0x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps


|edge_detection|gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_bl01:auto_generated.shiftin[0]
shiftin[1] => shift_taps_bl01:auto_generated.shiftin[1]
shiftin[2] => shift_taps_bl01:auto_generated.shiftin[2]
shiftin[3] => shift_taps_bl01:auto_generated.shiftin[3]
shiftin[4] => shift_taps_bl01:auto_generated.shiftin[4]
shiftin[5] => shift_taps_bl01:auto_generated.shiftin[5]
shiftin[6] => shift_taps_bl01:auto_generated.shiftin[6]
shiftin[7] => shift_taps_bl01:auto_generated.shiftin[7]
clock => shift_taps_bl01:auto_generated.clock
clken => shift_taps_bl01:auto_generated.clken
shiftout[0] <= shift_taps_bl01:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_bl01:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_bl01:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_bl01:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_bl01:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_bl01:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_bl01:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_bl01:auto_generated.shiftout[7]
taps[0] <= shift_taps_bl01:auto_generated.taps[0]
taps[1] <= shift_taps_bl01:auto_generated.taps[1]
taps[2] <= shift_taps_bl01:auto_generated.taps[2]
taps[3] <= shift_taps_bl01:auto_generated.taps[3]
taps[4] <= shift_taps_bl01:auto_generated.taps[4]
taps[5] <= shift_taps_bl01:auto_generated.taps[5]
taps[6] <= shift_taps_bl01:auto_generated.taps[6]
taps[7] <= shift_taps_bl01:auto_generated.taps[7]
taps[8] <= shift_taps_bl01:auto_generated.taps[8]
taps[9] <= shift_taps_bl01:auto_generated.taps[9]
taps[10] <= shift_taps_bl01:auto_generated.taps[10]
taps[11] <= shift_taps_bl01:auto_generated.taps[11]
taps[12] <= shift_taps_bl01:auto_generated.taps[12]
taps[13] <= shift_taps_bl01:auto_generated.taps[13]
taps[14] <= shift_taps_bl01:auto_generated.taps[14]
taps[15] <= shift_taps_bl01:auto_generated.taps[15]
taps[16] <= shift_taps_bl01:auto_generated.taps[16]
taps[17] <= shift_taps_bl01:auto_generated.taps[17]
taps[18] <= shift_taps_bl01:auto_generated.taps[18]
taps[19] <= shift_taps_bl01:auto_generated.taps[19]
taps[20] <= shift_taps_bl01:auto_generated.taps[20]
taps[21] <= shift_taps_bl01:auto_generated.taps[21]
taps[22] <= shift_taps_bl01:auto_generated.taps[22]
taps[23] <= shift_taps_bl01:auto_generated.taps[23]
aclr => shift_taps_bl01:auto_generated.aclr


|edge_detection|gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated
aclr => dffe4.IN0
aclr => cntr_bfh:cntr3.aset
clken => altsyncram_1gd1:altsyncram2.clocken0
clken => cntr_lvf:cntr1.clk_en
clken => cntr_bfh:cntr3.clk_en
clken => dffe4.ENA
clock => altsyncram_1gd1:altsyncram2.clock0
clock => cntr_lvf:cntr1.clock
clock => cntr_bfh:cntr3.clock
clock => dffe4.CLK
shiftin[0] => altsyncram_1gd1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_1gd1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_1gd1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_1gd1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_1gd1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_1gd1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_1gd1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_1gd1:altsyncram2.data_a[7]
shiftout[0] <= altsyncram_1gd1:altsyncram2.q_b[16]
shiftout[1] <= altsyncram_1gd1:altsyncram2.q_b[17]
shiftout[2] <= altsyncram_1gd1:altsyncram2.q_b[18]
shiftout[3] <= altsyncram_1gd1:altsyncram2.q_b[19]
shiftout[4] <= altsyncram_1gd1:altsyncram2.q_b[20]
shiftout[5] <= altsyncram_1gd1:altsyncram2.q_b[21]
shiftout[6] <= altsyncram_1gd1:altsyncram2.q_b[22]
shiftout[7] <= altsyncram_1gd1:altsyncram2.q_b[23]
taps[0] <= altsyncram_1gd1:altsyncram2.q_b[0]
taps[1] <= altsyncram_1gd1:altsyncram2.q_b[1]
taps[2] <= altsyncram_1gd1:altsyncram2.q_b[2]
taps[3] <= altsyncram_1gd1:altsyncram2.q_b[3]
taps[4] <= altsyncram_1gd1:altsyncram2.q_b[4]
taps[5] <= altsyncram_1gd1:altsyncram2.q_b[5]
taps[6] <= altsyncram_1gd1:altsyncram2.q_b[6]
taps[7] <= altsyncram_1gd1:altsyncram2.q_b[7]
taps[8] <= altsyncram_1gd1:altsyncram2.q_b[8]
taps[9] <= altsyncram_1gd1:altsyncram2.q_b[9]
taps[10] <= altsyncram_1gd1:altsyncram2.q_b[10]
taps[11] <= altsyncram_1gd1:altsyncram2.q_b[11]
taps[12] <= altsyncram_1gd1:altsyncram2.q_b[12]
taps[13] <= altsyncram_1gd1:altsyncram2.q_b[13]
taps[14] <= altsyncram_1gd1:altsyncram2.q_b[14]
taps[15] <= altsyncram_1gd1:altsyncram2.q_b[15]
taps[16] <= altsyncram_1gd1:altsyncram2.q_b[16]
taps[17] <= altsyncram_1gd1:altsyncram2.q_b[17]
taps[18] <= altsyncram_1gd1:altsyncram2.q_b[18]
taps[19] <= altsyncram_1gd1:altsyncram2.q_b[19]
taps[20] <= altsyncram_1gd1:altsyncram2.q_b[20]
taps[21] <= altsyncram_1gd1:altsyncram2.q_b[21]
taps[22] <= altsyncram_1gd1:altsyncram2.q_b[22]
taps[23] <= altsyncram_1gd1:altsyncram2.q_b[23]


|edge_detection|gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|altsyncram_1gd1:altsyncram2
aclr0 => ram_block5a0.CLR0
aclr0 => ram_block5a1.CLR0
aclr0 => ram_block5a2.CLR0
aclr0 => ram_block5a3.CLR0
aclr0 => ram_block5a4.CLR0
aclr0 => ram_block5a5.CLR0
aclr0 => ram_block5a6.CLR0
aclr0 => ram_block5a7.CLR0
aclr0 => ram_block5a8.CLR0
aclr0 => ram_block5a9.CLR0
aclr0 => ram_block5a10.CLR0
aclr0 => ram_block5a11.CLR0
aclr0 => ram_block5a12.CLR0
aclr0 => ram_block5a13.CLR0
aclr0 => ram_block5a14.CLR0
aclr0 => ram_block5a15.CLR0
aclr0 => ram_block5a16.CLR0
aclr0 => ram_block5a17.CLR0
aclr0 => ram_block5a18.CLR0
aclr0 => ram_block5a19.CLR0
aclr0 => ram_block5a20.CLR0
aclr0 => ram_block5a21.CLR0
aclr0 => ram_block5a22.CLR0
aclr0 => ram_block5a23.CLR0
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[0] => ram_block5a16.PORTAADDR
address_a[0] => ram_block5a17.PORTAADDR
address_a[0] => ram_block5a18.PORTAADDR
address_a[0] => ram_block5a19.PORTAADDR
address_a[0] => ram_block5a20.PORTAADDR
address_a[0] => ram_block5a21.PORTAADDR
address_a[0] => ram_block5a22.PORTAADDR
address_a[0] => ram_block5a23.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[1] => ram_block5a16.PORTAADDR1
address_a[1] => ram_block5a17.PORTAADDR1
address_a[1] => ram_block5a18.PORTAADDR1
address_a[1] => ram_block5a19.PORTAADDR1
address_a[1] => ram_block5a20.PORTAADDR1
address_a[1] => ram_block5a21.PORTAADDR1
address_a[1] => ram_block5a22.PORTAADDR1
address_a[1] => ram_block5a23.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[2] => ram_block5a16.PORTAADDR2
address_a[2] => ram_block5a17.PORTAADDR2
address_a[2] => ram_block5a18.PORTAADDR2
address_a[2] => ram_block5a19.PORTAADDR2
address_a[2] => ram_block5a20.PORTAADDR2
address_a[2] => ram_block5a21.PORTAADDR2
address_a[2] => ram_block5a22.PORTAADDR2
address_a[2] => ram_block5a23.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[3] => ram_block5a16.PORTAADDR3
address_a[3] => ram_block5a17.PORTAADDR3
address_a[3] => ram_block5a18.PORTAADDR3
address_a[3] => ram_block5a19.PORTAADDR3
address_a[3] => ram_block5a20.PORTAADDR3
address_a[3] => ram_block5a21.PORTAADDR3
address_a[3] => ram_block5a22.PORTAADDR3
address_a[3] => ram_block5a23.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_a[4] => ram_block5a16.PORTAADDR4
address_a[4] => ram_block5a17.PORTAADDR4
address_a[4] => ram_block5a18.PORTAADDR4
address_a[4] => ram_block5a19.PORTAADDR4
address_a[4] => ram_block5a20.PORTAADDR4
address_a[4] => ram_block5a21.PORTAADDR4
address_a[4] => ram_block5a22.PORTAADDR4
address_a[4] => ram_block5a23.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[5] => ram_block5a8.PORTAADDR5
address_a[5] => ram_block5a9.PORTAADDR5
address_a[5] => ram_block5a10.PORTAADDR5
address_a[5] => ram_block5a11.PORTAADDR5
address_a[5] => ram_block5a12.PORTAADDR5
address_a[5] => ram_block5a13.PORTAADDR5
address_a[5] => ram_block5a14.PORTAADDR5
address_a[5] => ram_block5a15.PORTAADDR5
address_a[5] => ram_block5a16.PORTAADDR5
address_a[5] => ram_block5a17.PORTAADDR5
address_a[5] => ram_block5a18.PORTAADDR5
address_a[5] => ram_block5a19.PORTAADDR5
address_a[5] => ram_block5a20.PORTAADDR5
address_a[5] => ram_block5a21.PORTAADDR5
address_a[5] => ram_block5a22.PORTAADDR5
address_a[5] => ram_block5a23.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_a[6] => ram_block5a8.PORTAADDR6
address_a[6] => ram_block5a9.PORTAADDR6
address_a[6] => ram_block5a10.PORTAADDR6
address_a[6] => ram_block5a11.PORTAADDR6
address_a[6] => ram_block5a12.PORTAADDR6
address_a[6] => ram_block5a13.PORTAADDR6
address_a[6] => ram_block5a14.PORTAADDR6
address_a[6] => ram_block5a15.PORTAADDR6
address_a[6] => ram_block5a16.PORTAADDR6
address_a[6] => ram_block5a17.PORTAADDR6
address_a[6] => ram_block5a18.PORTAADDR6
address_a[6] => ram_block5a19.PORTAADDR6
address_a[6] => ram_block5a20.PORTAADDR6
address_a[6] => ram_block5a21.PORTAADDR6
address_a[6] => ram_block5a22.PORTAADDR6
address_a[6] => ram_block5a23.PORTAADDR6
address_a[7] => ram_block5a0.PORTAADDR7
address_a[7] => ram_block5a1.PORTAADDR7
address_a[7] => ram_block5a2.PORTAADDR7
address_a[7] => ram_block5a3.PORTAADDR7
address_a[7] => ram_block5a4.PORTAADDR7
address_a[7] => ram_block5a5.PORTAADDR7
address_a[7] => ram_block5a6.PORTAADDR7
address_a[7] => ram_block5a7.PORTAADDR7
address_a[7] => ram_block5a8.PORTAADDR7
address_a[7] => ram_block5a9.PORTAADDR7
address_a[7] => ram_block5a10.PORTAADDR7
address_a[7] => ram_block5a11.PORTAADDR7
address_a[7] => ram_block5a12.PORTAADDR7
address_a[7] => ram_block5a13.PORTAADDR7
address_a[7] => ram_block5a14.PORTAADDR7
address_a[7] => ram_block5a15.PORTAADDR7
address_a[7] => ram_block5a16.PORTAADDR7
address_a[7] => ram_block5a17.PORTAADDR7
address_a[7] => ram_block5a18.PORTAADDR7
address_a[7] => ram_block5a19.PORTAADDR7
address_a[7] => ram_block5a20.PORTAADDR7
address_a[7] => ram_block5a21.PORTAADDR7
address_a[7] => ram_block5a22.PORTAADDR7
address_a[7] => ram_block5a23.PORTAADDR7
address_a[8] => ram_block5a0.PORTAADDR8
address_a[8] => ram_block5a1.PORTAADDR8
address_a[8] => ram_block5a2.PORTAADDR8
address_a[8] => ram_block5a3.PORTAADDR8
address_a[8] => ram_block5a4.PORTAADDR8
address_a[8] => ram_block5a5.PORTAADDR8
address_a[8] => ram_block5a6.PORTAADDR8
address_a[8] => ram_block5a7.PORTAADDR8
address_a[8] => ram_block5a8.PORTAADDR8
address_a[8] => ram_block5a9.PORTAADDR8
address_a[8] => ram_block5a10.PORTAADDR8
address_a[8] => ram_block5a11.PORTAADDR8
address_a[8] => ram_block5a12.PORTAADDR8
address_a[8] => ram_block5a13.PORTAADDR8
address_a[8] => ram_block5a14.PORTAADDR8
address_a[8] => ram_block5a15.PORTAADDR8
address_a[8] => ram_block5a16.PORTAADDR8
address_a[8] => ram_block5a17.PORTAADDR8
address_a[8] => ram_block5a18.PORTAADDR8
address_a[8] => ram_block5a19.PORTAADDR8
address_a[8] => ram_block5a20.PORTAADDR8
address_a[8] => ram_block5a21.PORTAADDR8
address_a[8] => ram_block5a22.PORTAADDR8
address_a[8] => ram_block5a23.PORTAADDR8
address_a[9] => ram_block5a0.PORTAADDR9
address_a[9] => ram_block5a1.PORTAADDR9
address_a[9] => ram_block5a2.PORTAADDR9
address_a[9] => ram_block5a3.PORTAADDR9
address_a[9] => ram_block5a4.PORTAADDR9
address_a[9] => ram_block5a5.PORTAADDR9
address_a[9] => ram_block5a6.PORTAADDR9
address_a[9] => ram_block5a7.PORTAADDR9
address_a[9] => ram_block5a8.PORTAADDR9
address_a[9] => ram_block5a9.PORTAADDR9
address_a[9] => ram_block5a10.PORTAADDR9
address_a[9] => ram_block5a11.PORTAADDR9
address_a[9] => ram_block5a12.PORTAADDR9
address_a[9] => ram_block5a13.PORTAADDR9
address_a[9] => ram_block5a14.PORTAADDR9
address_a[9] => ram_block5a15.PORTAADDR9
address_a[9] => ram_block5a16.PORTAADDR9
address_a[9] => ram_block5a17.PORTAADDR9
address_a[9] => ram_block5a18.PORTAADDR9
address_a[9] => ram_block5a19.PORTAADDR9
address_a[9] => ram_block5a20.PORTAADDR9
address_a[9] => ram_block5a21.PORTAADDR9
address_a[9] => ram_block5a22.PORTAADDR9
address_a[9] => ram_block5a23.PORTAADDR9
address_a[10] => ram_block5a0.PORTAADDR10
address_a[10] => ram_block5a1.PORTAADDR10
address_a[10] => ram_block5a2.PORTAADDR10
address_a[10] => ram_block5a3.PORTAADDR10
address_a[10] => ram_block5a4.PORTAADDR10
address_a[10] => ram_block5a5.PORTAADDR10
address_a[10] => ram_block5a6.PORTAADDR10
address_a[10] => ram_block5a7.PORTAADDR10
address_a[10] => ram_block5a8.PORTAADDR10
address_a[10] => ram_block5a9.PORTAADDR10
address_a[10] => ram_block5a10.PORTAADDR10
address_a[10] => ram_block5a11.PORTAADDR10
address_a[10] => ram_block5a12.PORTAADDR10
address_a[10] => ram_block5a13.PORTAADDR10
address_a[10] => ram_block5a14.PORTAADDR10
address_a[10] => ram_block5a15.PORTAADDR10
address_a[10] => ram_block5a16.PORTAADDR10
address_a[10] => ram_block5a17.PORTAADDR10
address_a[10] => ram_block5a18.PORTAADDR10
address_a[10] => ram_block5a19.PORTAADDR10
address_a[10] => ram_block5a20.PORTAADDR10
address_a[10] => ram_block5a21.PORTAADDR10
address_a[10] => ram_block5a22.PORTAADDR10
address_a[10] => ram_block5a23.PORTAADDR10
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[0] => ram_block5a16.PORTBADDR
address_b[0] => ram_block5a17.PORTBADDR
address_b[0] => ram_block5a18.PORTBADDR
address_b[0] => ram_block5a19.PORTBADDR
address_b[0] => ram_block5a20.PORTBADDR
address_b[0] => ram_block5a21.PORTBADDR
address_b[0] => ram_block5a22.PORTBADDR
address_b[0] => ram_block5a23.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[1] => ram_block5a16.PORTBADDR1
address_b[1] => ram_block5a17.PORTBADDR1
address_b[1] => ram_block5a18.PORTBADDR1
address_b[1] => ram_block5a19.PORTBADDR1
address_b[1] => ram_block5a20.PORTBADDR1
address_b[1] => ram_block5a21.PORTBADDR1
address_b[1] => ram_block5a22.PORTBADDR1
address_b[1] => ram_block5a23.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[2] => ram_block5a16.PORTBADDR2
address_b[2] => ram_block5a17.PORTBADDR2
address_b[2] => ram_block5a18.PORTBADDR2
address_b[2] => ram_block5a19.PORTBADDR2
address_b[2] => ram_block5a20.PORTBADDR2
address_b[2] => ram_block5a21.PORTBADDR2
address_b[2] => ram_block5a22.PORTBADDR2
address_b[2] => ram_block5a23.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[3] => ram_block5a16.PORTBADDR3
address_b[3] => ram_block5a17.PORTBADDR3
address_b[3] => ram_block5a18.PORTBADDR3
address_b[3] => ram_block5a19.PORTBADDR3
address_b[3] => ram_block5a20.PORTBADDR3
address_b[3] => ram_block5a21.PORTBADDR3
address_b[3] => ram_block5a22.PORTBADDR3
address_b[3] => ram_block5a23.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[4] => ram_block5a16.PORTBADDR4
address_b[4] => ram_block5a17.PORTBADDR4
address_b[4] => ram_block5a18.PORTBADDR4
address_b[4] => ram_block5a19.PORTBADDR4
address_b[4] => ram_block5a20.PORTBADDR4
address_b[4] => ram_block5a21.PORTBADDR4
address_b[4] => ram_block5a22.PORTBADDR4
address_b[4] => ram_block5a23.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[5] => ram_block5a8.PORTBADDR5
address_b[5] => ram_block5a9.PORTBADDR5
address_b[5] => ram_block5a10.PORTBADDR5
address_b[5] => ram_block5a11.PORTBADDR5
address_b[5] => ram_block5a12.PORTBADDR5
address_b[5] => ram_block5a13.PORTBADDR5
address_b[5] => ram_block5a14.PORTBADDR5
address_b[5] => ram_block5a15.PORTBADDR5
address_b[5] => ram_block5a16.PORTBADDR5
address_b[5] => ram_block5a17.PORTBADDR5
address_b[5] => ram_block5a18.PORTBADDR5
address_b[5] => ram_block5a19.PORTBADDR5
address_b[5] => ram_block5a20.PORTBADDR5
address_b[5] => ram_block5a21.PORTBADDR5
address_b[5] => ram_block5a22.PORTBADDR5
address_b[5] => ram_block5a23.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
address_b[6] => ram_block5a8.PORTBADDR6
address_b[6] => ram_block5a9.PORTBADDR6
address_b[6] => ram_block5a10.PORTBADDR6
address_b[6] => ram_block5a11.PORTBADDR6
address_b[6] => ram_block5a12.PORTBADDR6
address_b[6] => ram_block5a13.PORTBADDR6
address_b[6] => ram_block5a14.PORTBADDR6
address_b[6] => ram_block5a15.PORTBADDR6
address_b[6] => ram_block5a16.PORTBADDR6
address_b[6] => ram_block5a17.PORTBADDR6
address_b[6] => ram_block5a18.PORTBADDR6
address_b[6] => ram_block5a19.PORTBADDR6
address_b[6] => ram_block5a20.PORTBADDR6
address_b[6] => ram_block5a21.PORTBADDR6
address_b[6] => ram_block5a22.PORTBADDR6
address_b[6] => ram_block5a23.PORTBADDR6
address_b[7] => ram_block5a0.PORTBADDR7
address_b[7] => ram_block5a1.PORTBADDR7
address_b[7] => ram_block5a2.PORTBADDR7
address_b[7] => ram_block5a3.PORTBADDR7
address_b[7] => ram_block5a4.PORTBADDR7
address_b[7] => ram_block5a5.PORTBADDR7
address_b[7] => ram_block5a6.PORTBADDR7
address_b[7] => ram_block5a7.PORTBADDR7
address_b[7] => ram_block5a8.PORTBADDR7
address_b[7] => ram_block5a9.PORTBADDR7
address_b[7] => ram_block5a10.PORTBADDR7
address_b[7] => ram_block5a11.PORTBADDR7
address_b[7] => ram_block5a12.PORTBADDR7
address_b[7] => ram_block5a13.PORTBADDR7
address_b[7] => ram_block5a14.PORTBADDR7
address_b[7] => ram_block5a15.PORTBADDR7
address_b[7] => ram_block5a16.PORTBADDR7
address_b[7] => ram_block5a17.PORTBADDR7
address_b[7] => ram_block5a18.PORTBADDR7
address_b[7] => ram_block5a19.PORTBADDR7
address_b[7] => ram_block5a20.PORTBADDR7
address_b[7] => ram_block5a21.PORTBADDR7
address_b[7] => ram_block5a22.PORTBADDR7
address_b[7] => ram_block5a23.PORTBADDR7
address_b[8] => ram_block5a0.PORTBADDR8
address_b[8] => ram_block5a1.PORTBADDR8
address_b[8] => ram_block5a2.PORTBADDR8
address_b[8] => ram_block5a3.PORTBADDR8
address_b[8] => ram_block5a4.PORTBADDR8
address_b[8] => ram_block5a5.PORTBADDR8
address_b[8] => ram_block5a6.PORTBADDR8
address_b[8] => ram_block5a7.PORTBADDR8
address_b[8] => ram_block5a8.PORTBADDR8
address_b[8] => ram_block5a9.PORTBADDR8
address_b[8] => ram_block5a10.PORTBADDR8
address_b[8] => ram_block5a11.PORTBADDR8
address_b[8] => ram_block5a12.PORTBADDR8
address_b[8] => ram_block5a13.PORTBADDR8
address_b[8] => ram_block5a14.PORTBADDR8
address_b[8] => ram_block5a15.PORTBADDR8
address_b[8] => ram_block5a16.PORTBADDR8
address_b[8] => ram_block5a17.PORTBADDR8
address_b[8] => ram_block5a18.PORTBADDR8
address_b[8] => ram_block5a19.PORTBADDR8
address_b[8] => ram_block5a20.PORTBADDR8
address_b[8] => ram_block5a21.PORTBADDR8
address_b[8] => ram_block5a22.PORTBADDR8
address_b[8] => ram_block5a23.PORTBADDR8
address_b[9] => ram_block5a0.PORTBADDR9
address_b[9] => ram_block5a1.PORTBADDR9
address_b[9] => ram_block5a2.PORTBADDR9
address_b[9] => ram_block5a3.PORTBADDR9
address_b[9] => ram_block5a4.PORTBADDR9
address_b[9] => ram_block5a5.PORTBADDR9
address_b[9] => ram_block5a6.PORTBADDR9
address_b[9] => ram_block5a7.PORTBADDR9
address_b[9] => ram_block5a8.PORTBADDR9
address_b[9] => ram_block5a9.PORTBADDR9
address_b[9] => ram_block5a10.PORTBADDR9
address_b[9] => ram_block5a11.PORTBADDR9
address_b[9] => ram_block5a12.PORTBADDR9
address_b[9] => ram_block5a13.PORTBADDR9
address_b[9] => ram_block5a14.PORTBADDR9
address_b[9] => ram_block5a15.PORTBADDR9
address_b[9] => ram_block5a16.PORTBADDR9
address_b[9] => ram_block5a17.PORTBADDR9
address_b[9] => ram_block5a18.PORTBADDR9
address_b[9] => ram_block5a19.PORTBADDR9
address_b[9] => ram_block5a20.PORTBADDR9
address_b[9] => ram_block5a21.PORTBADDR9
address_b[9] => ram_block5a22.PORTBADDR9
address_b[9] => ram_block5a23.PORTBADDR9
address_b[10] => ram_block5a0.PORTBADDR10
address_b[10] => ram_block5a1.PORTBADDR10
address_b[10] => ram_block5a2.PORTBADDR10
address_b[10] => ram_block5a3.PORTBADDR10
address_b[10] => ram_block5a4.PORTBADDR10
address_b[10] => ram_block5a5.PORTBADDR10
address_b[10] => ram_block5a6.PORTBADDR10
address_b[10] => ram_block5a7.PORTBADDR10
address_b[10] => ram_block5a8.PORTBADDR10
address_b[10] => ram_block5a9.PORTBADDR10
address_b[10] => ram_block5a10.PORTBADDR10
address_b[10] => ram_block5a11.PORTBADDR10
address_b[10] => ram_block5a12.PORTBADDR10
address_b[10] => ram_block5a13.PORTBADDR10
address_b[10] => ram_block5a14.PORTBADDR10
address_b[10] => ram_block5a15.PORTBADDR10
address_b[10] => ram_block5a16.PORTBADDR10
address_b[10] => ram_block5a17.PORTBADDR10
address_b[10] => ram_block5a18.PORTBADDR10
address_b[10] => ram_block5a19.PORTBADDR10
address_b[10] => ram_block5a20.PORTBADDR10
address_b[10] => ram_block5a21.PORTBADDR10
address_b[10] => ram_block5a22.PORTBADDR10
address_b[10] => ram_block5a23.PORTBADDR10
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock0 => ram_block5a16.CLK0
clock0 => ram_block5a17.CLK0
clock0 => ram_block5a18.CLK0
clock0 => ram_block5a19.CLK0
clock0 => ram_block5a20.CLK0
clock0 => ram_block5a21.CLK0
clock0 => ram_block5a22.CLK0
clock0 => ram_block5a23.CLK0
clocken0 => ram_block5a0.ENA0
clocken0 => ram_block5a1.ENA0
clocken0 => ram_block5a2.ENA0
clocken0 => ram_block5a3.ENA0
clocken0 => ram_block5a4.ENA0
clocken0 => ram_block5a5.ENA0
clocken0 => ram_block5a6.ENA0
clocken0 => ram_block5a7.ENA0
clocken0 => ram_block5a8.ENA0
clocken0 => ram_block5a9.ENA0
clocken0 => ram_block5a10.ENA0
clocken0 => ram_block5a11.ENA0
clocken0 => ram_block5a12.ENA0
clocken0 => ram_block5a13.ENA0
clocken0 => ram_block5a14.ENA0
clocken0 => ram_block5a15.ENA0
clocken0 => ram_block5a16.ENA0
clocken0 => ram_block5a17.ENA0
clocken0 => ram_block5a18.ENA0
clocken0 => ram_block5a19.ENA0
clocken0 => ram_block5a20.ENA0
clocken0 => ram_block5a21.ENA0
clocken0 => ram_block5a22.ENA0
clocken0 => ram_block5a23.ENA0
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
data_a[16] => ram_block5a16.PORTADATAIN
data_a[17] => ram_block5a17.PORTADATAIN
data_a[18] => ram_block5a18.PORTADATAIN
data_a[19] => ram_block5a19.PORTADATAIN
data_a[20] => ram_block5a20.PORTADATAIN
data_a[21] => ram_block5a21.PORTADATAIN
data_a[22] => ram_block5a22.PORTADATAIN
data_a[23] => ram_block5a23.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
q_b[16] <= ram_block5a16.PORTBDATAOUT
q_b[17] <= ram_block5a17.PORTBDATAOUT
q_b[18] <= ram_block5a18.PORTBDATAOUT
q_b[19] <= ram_block5a19.PORTBDATAOUT
q_b[20] <= ram_block5a20.PORTBDATAOUT
q_b[21] <= ram_block5a21.PORTBDATAOUT
q_b[22] <= ram_block5a22.PORTBDATAOUT
q_b[23] <= ram_block5a23.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a15.PORTAWE
wren_a => ram_block5a16.PORTAWE
wren_a => ram_block5a17.PORTAWE
wren_a => ram_block5a18.PORTAWE
wren_a => ram_block5a19.PORTAWE
wren_a => ram_block5a20.PORTAWE
wren_a => ram_block5a21.PORTAWE
wren_a => ram_block5a22.PORTAWE
wren_a => ram_block5a23.PORTAWE


|edge_detection|gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_lvf:cntr1
clk_en => counter_reg_bit[10].IN0
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE


|edge_detection|gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_lvf:cntr1|cmpr_8ic:cmpr6
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|edge_detection|gs_filter:u_gs_filter|shift_ram1:shift_ram1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bl01:auto_generated|cntr_bfh:cntr3
aset => counter_reg_bit[10].IN0
clk_en => counter_reg_bit[10].IN0
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


|edge_detection|gray_bit:u_gray_bit
clk => dout_eop~reg0.CLK
clk => dout_sop~reg0.CLK
clk => dout_vld~reg0.CLK
clk => dout~reg0.CLK
clk => value[0].CLK
clk => value[1].CLK
clk => value[2].CLK
clk => value[3].CLK
clk => value[4].CLK
clk => value[5].CLK
clk => value[6].CLK
clk => value[7].CLK
clk => value[8].CLK
rst_n => value[0].ACLR
rst_n => value[1].PRESET
rst_n => value[2].ACLR
rst_n => value[3].ACLR
rst_n => value[4].PRESET
rst_n => value[5].PRESET
rst_n => value[6].ACLR
rst_n => value[7].ACLR
rst_n => value[8].ACLR
rst_n => dout~reg0.ACLR
rst_n => dout_vld~reg0.ACLR
rst_n => dout_sop~reg0.ACLR
rst_n => dout_eop~reg0.ACLR
key => end_value.IN1
key => value[8].ENA
key => value[7].ENA
key => value[6].ENA
key => value[5].ENA
key => value[4].ENA
key => value[3].ENA
key => value[2].ENA
key => value[1].ENA
key => value[0].ENA
din[0] => LessThan1.IN9
din[1] => LessThan1.IN8
din[2] => LessThan1.IN7
din[3] => LessThan1.IN6
din[4] => LessThan1.IN5
din[5] => LessThan1.IN4
din[6] => LessThan1.IN3
din[7] => LessThan1.IN2
din_vld => dout_vld~reg0.DATAIN
din_sop => dout_sop~reg0.DATAIN
din_eop => dout_eop~reg0.DATAIN
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_vld <= dout_vld~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_sop <= dout_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_eop <= dout_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE


|edge_detection|sobel:u_sobel
clk => clk.IN1
rst_n => _.IN1
rst_n => din_eop_ff3.ACLR
rst_n => din_eop_ff2.ACLR
rst_n => din_eop_ff1.ACLR
rst_n => din_eop_ff0.ACLR
rst_n => din_sop_ff3.ACLR
rst_n => din_sop_ff2.ACLR
rst_n => din_sop_ff1.ACLR
rst_n => din_sop_ff0.ACLR
rst_n => din_vld_ff3.ACLR
rst_n => din_vld_ff2.ACLR
rst_n => din_vld_ff1.ACLR
rst_n => din_vld_ff0.ACLR
rst_n => dout_vld~reg0.ACLR
rst_n => dout_sop~reg0.ACLR
rst_n => dout_eop~reg0.ACLR
rst_n => taps2_ff1.ACLR
rst_n => taps2_ff0.ACLR
rst_n => taps1_ff1.ACLR
rst_n => taps1_ff0.ACLR
rst_n => taps0_ff1.ACLR
rst_n => taps0_ff0.ACLR
rst_n => gx_0[0].ACLR
rst_n => gx_0[1].ACLR
rst_n => gx_0[2].ACLR
rst_n => gx_2[0].ACLR
rst_n => gx_2[1].ACLR
rst_n => gx_2[2].ACLR
rst_n => gx[0].ACLR
rst_n => gx[1].ACLR
rst_n => gx[2].ACLR
rst_n => gy_0[0].ACLR
rst_n => gy_0[1].ACLR
rst_n => gy_0[2].ACLR
rst_n => gy_2[0].ACLR
rst_n => gy_2[1].ACLR
rst_n => gy_2[2].ACLR
rst_n => gy[0].ACLR
rst_n => gy[1].ACLR
rst_n => gy[2].ACLR
rst_n => g[0].ACLR
rst_n => g[1].ACLR
rst_n => g[2].ACLR
din => din.IN1
din_vld => din_vld.IN1
din_sop => din_sop_ff0.DATAIN
din_eop => din_eop_ff0.DATAIN
dout <= LessThan2.DB_MAX_OUTPUT_PORT_TYPE
dout_vld <= dout_vld~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_sop <= dout_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_eop <= dout_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE


|edge_detection|sobel:u_sobel|shift_ram2:shift_ram2
aclr => aclr.IN1
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
taps0x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps


|edge_detection|sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_4l01:auto_generated.shiftin[0]
clock => shift_taps_4l01:auto_generated.clock
clken => shift_taps_4l01:auto_generated.clken
shiftout[0] <= shift_taps_4l01:auto_generated.shiftout[0]
taps[0] <= shift_taps_4l01:auto_generated.taps[0]
taps[1] <= shift_taps_4l01:auto_generated.taps[1]
taps[2] <= shift_taps_4l01:auto_generated.taps[2]
aclr => shift_taps_4l01:auto_generated.aclr


|edge_detection|sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated
aclr => dffe4.IN0
aclr => cntr_bfh:cntr3.aset
clken => altsyncram_rcd1:altsyncram2.clocken0
clken => cntr_lvf:cntr1.clk_en
clken => cntr_bfh:cntr3.clk_en
clken => dffe4.ENA
clock => altsyncram_rcd1:altsyncram2.clock0
clock => cntr_lvf:cntr1.clock
clock => cntr_bfh:cntr3.clock
clock => dffe4.CLK
shiftin[0] => altsyncram_rcd1:altsyncram2.data_a[0]
shiftout[0] <= altsyncram_rcd1:altsyncram2.q_b[2]
taps[0] <= altsyncram_rcd1:altsyncram2.q_b[0]
taps[1] <= altsyncram_rcd1:altsyncram2.q_b[1]
taps[2] <= altsyncram_rcd1:altsyncram2.q_b[2]


|edge_detection|sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|altsyncram_rcd1:altsyncram2
aclr0 => ram_block5a0.CLR0
aclr0 => ram_block5a1.CLR0
aclr0 => ram_block5a2.CLR0
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[7] => ram_block5a0.PORTAADDR7
address_a[7] => ram_block5a1.PORTAADDR7
address_a[7] => ram_block5a2.PORTAADDR7
address_a[8] => ram_block5a0.PORTAADDR8
address_a[8] => ram_block5a1.PORTAADDR8
address_a[8] => ram_block5a2.PORTAADDR8
address_a[9] => ram_block5a0.PORTAADDR9
address_a[9] => ram_block5a1.PORTAADDR9
address_a[9] => ram_block5a2.PORTAADDR9
address_a[10] => ram_block5a0.PORTAADDR10
address_a[10] => ram_block5a1.PORTAADDR10
address_a[10] => ram_block5a2.PORTAADDR10
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[7] => ram_block5a0.PORTBADDR7
address_b[7] => ram_block5a1.PORTBADDR7
address_b[7] => ram_block5a2.PORTBADDR7
address_b[8] => ram_block5a0.PORTBADDR8
address_b[8] => ram_block5a1.PORTBADDR8
address_b[8] => ram_block5a2.PORTBADDR8
address_b[9] => ram_block5a0.PORTBADDR9
address_b[9] => ram_block5a1.PORTBADDR9
address_b[9] => ram_block5a2.PORTBADDR9
address_b[10] => ram_block5a0.PORTBADDR10
address_b[10] => ram_block5a1.PORTBADDR10
address_b[10] => ram_block5a2.PORTBADDR10
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clocken0 => ram_block5a0.ENA0
clocken0 => ram_block5a1.ENA0
clocken0 => ram_block5a2.ENA0
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a2.PORTAWE


|edge_detection|sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_lvf:cntr1
clk_en => counter_reg_bit[10].IN0
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE


|edge_detection|sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_lvf:cntr1|cmpr_8ic:cmpr6
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|edge_detection|sobel:u_sobel|shift_ram2:shift_ram2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_4l01:auto_generated|cntr_bfh:cntr3
aset => counter_reg_bit[10].IN0
clk_en => counter_reg_bit[10].IN0
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


|edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl
clk_100m => clk_100m.IN2
clk_50m => clk_50m.IN1
clk_65m => clk_65m.IN1
rst_n => rw_addr[0]~reg0.ACLR
rst_n => rw_addr[1]~reg0.ACLR
rst_n => rw_addr[2]~reg0.ACLR
rst_n => rw_addr[3]~reg0.ACLR
rst_n => rw_addr[4]~reg0.ACLR
rst_n => rw_addr[5]~reg0.ACLR
rst_n => rw_addr[6]~reg0.ACLR
rst_n => rw_addr[7]~reg0.ACLR
rst_n => rw_addr[8]~reg0.ACLR
rst_n => rw_addr[9]~reg0.ACLR
rst_n => rw_addr[10]~reg0.ACLR
rst_n => rw_addr[11]~reg0.ACLR
rst_n => rw_addr[12]~reg0.ACLR
rst_n => rw_addr[13]~reg0.ACLR
rst_n => rw_addr[14]~reg0.ACLR
rst_n => rw_addr[15]~reg0.ACLR
rst_n => rw_addr[16]~reg0.ACLR
rst_n => rw_addr[17]~reg0.ACLR
rst_n => rw_addr[18]~reg0.ACLR
rst_n => rw_addr[19]~reg0.ACLR
rst_n => rw_addr[20]~reg0.ACLR
rst_n => rw_addr[21]~reg0.ACLR
rst_n => rw_addr[22]~reg0.ACLR
rst_n => rw_addr[23]~reg0.ACLR
rst_n => wr_dout[0]~reg0.ACLR
rst_n => wr_dout[1]~reg0.ACLR
rst_n => wr_dout[2]~reg0.ACLR
rst_n => wr_dout[3]~reg0.ACLR
rst_n => wr_dout[4]~reg0.ACLR
rst_n => wr_dout[5]~reg0.ACLR
rst_n => wr_dout[6]~reg0.ACLR
rst_n => wr_dout[7]~reg0.ACLR
rst_n => wr_dout[8]~reg0.ACLR
rst_n => wr_dout[9]~reg0.ACLR
rst_n => wr_dout[10]~reg0.ACLR
rst_n => wr_dout[11]~reg0.ACLR
rst_n => wr_dout[12]~reg0.ACLR
rst_n => wr_dout[13]~reg0.ACLR
rst_n => wr_dout[14]~reg0.ACLR
rst_n => wr_dout[15]~reg0.ACLR
rst_n => wr_req~reg0.ACLR
rst_n => rd_req~reg0.ACLR
rst_n => wr_dout_vld~reg0.ACLR
rst_n => vga_dout[0]~reg0.ACLR
rst_n => vga_dout[1]~reg0.ACLR
rst_n => vga_dout[2]~reg0.ACLR
rst_n => vga_dout[3]~reg0.ACLR
rst_n => vga_dout[4]~reg0.ACLR
rst_n => vga_dout[5]~reg0.ACLR
rst_n => vga_dout[6]~reg0.ACLR
rst_n => vga_dout[7]~reg0.ACLR
rst_n => vga_dout[8]~reg0.ACLR
rst_n => vga_dout[9]~reg0.ACLR
rst_n => vga_dout[10]~reg0.ACLR
rst_n => vga_dout[11]~reg0.ACLR
rst_n => vga_dout[12]~reg0.ACLR
rst_n => vga_dout[13]~reg0.ACLR
rst_n => vga_dout[14]~reg0.ACLR
rst_n => vga_dout[15]~reg0.ACLR
rst_n => vga_dout_vld~reg0.ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => cnt[7].ACLR
rst_n => cnt[8].ACLR
rst_n => cnt[9].ACLR
rst_n => wr_sdram_flag.ACLR
rst_n => rd_sdram_flag.ACLR
rst_n => rw_flag.ACLR
rst_n => flag_sel.ACLR
rst_n => wr_addr[0].ACLR
rst_n => wr_addr[1].ACLR
rst_n => wr_addr[2].ACLR
rst_n => wr_addr[3].ACLR
rst_n => wr_addr[4].ACLR
rst_n => wr_addr[5].ACLR
rst_n => wr_addr[6].ACLR
rst_n => wr_addr[7].ACLR
rst_n => wr_addr[8].ACLR
rst_n => wr_addr[9].ACLR
rst_n => wr_addr[10].ACLR
rst_n => wr_addr[11].ACLR
rst_n => wr_addr[12].ACLR
rst_n => wr_addr[13].ACLR
rst_n => wr_addr[14].ACLR
rst_n => wr_addr[15].ACLR
rst_n => wr_addr[16].ACLR
rst_n => wr_addr[17].ACLR
rst_n => wr_addr[18].ACLR
rst_n => wr_addr[19].ACLR
rst_n => wr_addr[20].ACLR
rst_n => wr_addr[21].ACLR
rst_n => rd_addr[0].ACLR
rst_n => rd_addr[1].ACLR
rst_n => rd_addr[2].ACLR
rst_n => rd_addr[3].ACLR
rst_n => rd_addr[4].ACLR
rst_n => rd_addr[5].ACLR
rst_n => rd_addr[6].ACLR
rst_n => rd_addr[7].ACLR
rst_n => rd_addr[8].ACLR
rst_n => rd_addr[9].ACLR
rst_n => rd_addr[10].ACLR
rst_n => rd_addr[11].ACLR
rst_n => rd_addr[12].ACLR
rst_n => rd_addr[13].ACLR
rst_n => rd_addr[14].ACLR
rst_n => rd_addr[15].ACLR
rst_n => rd_addr[16].ACLR
rst_n => rd_addr[17].ACLR
rst_n => rd_addr[18].ACLR
rst_n => rd_addr[19].ACLR
rst_n => rd_addr[20].ACLR
rst_n => rd_addr[21].ACLR
rst_n => wr_bank[0].ACLR
rst_n => wr_bank[1].ACLR
rst_n => rd_bank[0].PRESET
rst_n => rd_bank[1].PRESET
rst_n => change_bank.ACLR
rst_n => change_bank_flag.ACLR
rst_n => change_cnt[0].ACLR
rst_n => change_cnt[1].ACLR
rst_n => change_cnt[2].ACLR
rst_n => change_cnt[3].ACLR
rst_n => change_bank_ff2.ACLR
rst_n => change_bank_ff1.ACLR
rst_n => change_bank_ff0.ACLR
rst_n => wr_frame_end.ACLR
rst_n => wr_fifo_flag.ACLR
rst_n => state_c~3.DATAIN
rst_n => _.IN1
rst_n => _.IN1
din[0] => wr_fifo_din[0].IN1
din[1] => wr_fifo_din[1].IN1
din[2] => wr_fifo_din[2].IN1
din[3] => wr_fifo_din[3].IN1
din[4] => wr_fifo_din[4].IN1
din[5] => wr_fifo_din[5].IN1
din[6] => wr_fifo_din[6].IN1
din[7] => wr_fifo_din[7].IN1
din[8] => wr_fifo_din[8].IN1
din[9] => wr_fifo_din[9].IN1
din[10] => wr_fifo_din[10].IN1
din[11] => wr_fifo_din[11].IN1
din[12] => wr_fifo_din[12].IN1
din[13] => wr_fifo_din[13].IN1
din[14] => wr_fifo_din[14].IN1
din[15] => wr_fifo_din[15].IN1
din_vld => wr_fifo_wrreq.IN1
din_sop => wr_fifo_din[17].IN1
din_eop => wr_fifo_din[16].IN1
busy => wr_req.IN0
busy => rd_req.IN0
ack => wr_req2send_data.IN0
ack => rd_req2read_data.IN0
rd_din[0] => rd_fifo_din[0].IN1
rd_din[1] => rd_fifo_din[1].IN1
rd_din[2] => rd_fifo_din[2].IN1
rd_din[3] => rd_fifo_din[3].IN1
rd_din[4] => rd_fifo_din[4].IN1
rd_din[5] => rd_fifo_din[5].IN1
rd_din[6] => rd_fifo_din[6].IN1
rd_din[7] => rd_fifo_din[7].IN1
rd_din[8] => rd_fifo_din[8].IN1
rd_din[9] => rd_fifo_din[9].IN1
rd_din[10] => rd_fifo_din[10].IN1
rd_din[11] => rd_fifo_din[11].IN1
rd_din[12] => rd_fifo_din[12].IN1
rd_din[13] => rd_fifo_din[13].IN1
rd_din[14] => rd_fifo_din[14].IN1
rd_din[15] => rd_fifo_din[15].IN1
rd_din_vld => rd_fifo_wrreq.IN1
wr_req <= wr_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_req <= rd_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_dout[0] <= wr_dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_dout[1] <= wr_dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_dout[2] <= wr_dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_dout[3] <= wr_dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_dout[4] <= wr_dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_dout[5] <= wr_dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_dout[6] <= wr_dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_dout[7] <= wr_dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_dout[8] <= wr_dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_dout[9] <= wr_dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_dout[10] <= wr_dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_dout[11] <= wr_dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_dout[12] <= wr_dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_dout[13] <= wr_dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_dout[14] <= wr_dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_dout[15] <= wr_dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_dout_vld <= wr_dout_vld~reg0.DB_MAX_OUTPUT_PORT_TYPE
rw_addr[0] <= rw_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rw_addr[1] <= rw_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rw_addr[2] <= rw_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rw_addr[3] <= rw_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rw_addr[4] <= rw_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rw_addr[5] <= rw_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rw_addr[6] <= rw_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rw_addr[7] <= rw_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rw_addr[8] <= rw_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rw_addr[9] <= rw_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rw_addr[10] <= rw_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rw_addr[11] <= rw_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rw_addr[12] <= rw_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rw_addr[13] <= rw_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rw_addr[14] <= rw_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rw_addr[15] <= rw_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rw_addr[16] <= rw_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rw_addr[17] <= rw_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rw_addr[18] <= rw_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rw_addr[19] <= rw_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rw_addr[20] <= rw_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rw_addr[21] <= rw_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rw_addr[22] <= rw_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rw_addr[23] <= rw_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_rd_req => vga_dout_vld.IN1
vga_rd_req => rd_fifo_rdreq.IN1
vga_dout[0] <= vga_dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_dout[1] <= vga_dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_dout[2] <= vga_dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_dout[3] <= vga_dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_dout[4] <= vga_dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_dout[5] <= vga_dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_dout[6] <= vga_dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_dout[7] <= vga_dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_dout[8] <= vga_dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_dout[9] <= vga_dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_dout[10] <= vga_dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_dout[11] <= vga_dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_dout[12] <= vga_dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_dout[13] <= vga_dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_dout[14] <= vga_dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_dout[15] <= vga_dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_dout_vld <= vga_dout_vld~reg0.DB_MAX_OUTPUT_PORT_TYPE


|edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
q[17] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
rdusedw[10] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull


|edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component
data[0] => dcfifo_42l1:auto_generated.data[0]
data[1] => dcfifo_42l1:auto_generated.data[1]
data[2] => dcfifo_42l1:auto_generated.data[2]
data[3] => dcfifo_42l1:auto_generated.data[3]
data[4] => dcfifo_42l1:auto_generated.data[4]
data[5] => dcfifo_42l1:auto_generated.data[5]
data[6] => dcfifo_42l1:auto_generated.data[6]
data[7] => dcfifo_42l1:auto_generated.data[7]
data[8] => dcfifo_42l1:auto_generated.data[8]
data[9] => dcfifo_42l1:auto_generated.data[9]
data[10] => dcfifo_42l1:auto_generated.data[10]
data[11] => dcfifo_42l1:auto_generated.data[11]
data[12] => dcfifo_42l1:auto_generated.data[12]
data[13] => dcfifo_42l1:auto_generated.data[13]
data[14] => dcfifo_42l1:auto_generated.data[14]
data[15] => dcfifo_42l1:auto_generated.data[15]
data[16] => dcfifo_42l1:auto_generated.data[16]
data[17] => dcfifo_42l1:auto_generated.data[17]
q[0] <= dcfifo_42l1:auto_generated.q[0]
q[1] <= dcfifo_42l1:auto_generated.q[1]
q[2] <= dcfifo_42l1:auto_generated.q[2]
q[3] <= dcfifo_42l1:auto_generated.q[3]
q[4] <= dcfifo_42l1:auto_generated.q[4]
q[5] <= dcfifo_42l1:auto_generated.q[5]
q[6] <= dcfifo_42l1:auto_generated.q[6]
q[7] <= dcfifo_42l1:auto_generated.q[7]
q[8] <= dcfifo_42l1:auto_generated.q[8]
q[9] <= dcfifo_42l1:auto_generated.q[9]
q[10] <= dcfifo_42l1:auto_generated.q[10]
q[11] <= dcfifo_42l1:auto_generated.q[11]
q[12] <= dcfifo_42l1:auto_generated.q[12]
q[13] <= dcfifo_42l1:auto_generated.q[13]
q[14] <= dcfifo_42l1:auto_generated.q[14]
q[15] <= dcfifo_42l1:auto_generated.q[15]
q[16] <= dcfifo_42l1:auto_generated.q[16]
q[17] <= dcfifo_42l1:auto_generated.q[17]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_42l1:auto_generated.rdclk
rdreq => dcfifo_42l1:auto_generated.rdreq
wrclk => dcfifo_42l1:auto_generated.wrclk
wrreq => dcfifo_42l1:auto_generated.wrreq
aclr => dcfifo_42l1:auto_generated.aclr
rdempty <= dcfifo_42l1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_42l1:auto_generated.wrfull
rdusedw[0] <= dcfifo_42l1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_42l1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_42l1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_42l1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_42l1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_42l1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_42l1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_42l1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_42l1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_42l1:auto_generated.rdusedw[9]
rdusedw[10] <= dcfifo_42l1:auto_generated.rdusedw[10]
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>
wrusedw[10] <= <GND>


|edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated
aclr => a_graycounter_777:rdptr_g1p.aclr
aclr => a_graycounter_3lc:wrptr_g1p.aclr
aclr => altsyncram_5r41:fifo_ram.aclr1
aclr => delayed_wrptr_g[11].IN0
aclr => rdptr_g[11].IN0
aclr => wrptr_g[11].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_5r41:fifo_ram.data_a[0]
data[1] => altsyncram_5r41:fifo_ram.data_a[1]
data[2] => altsyncram_5r41:fifo_ram.data_a[2]
data[3] => altsyncram_5r41:fifo_ram.data_a[3]
data[4] => altsyncram_5r41:fifo_ram.data_a[4]
data[5] => altsyncram_5r41:fifo_ram.data_a[5]
data[6] => altsyncram_5r41:fifo_ram.data_a[6]
data[7] => altsyncram_5r41:fifo_ram.data_a[7]
data[8] => altsyncram_5r41:fifo_ram.data_a[8]
data[9] => altsyncram_5r41:fifo_ram.data_a[9]
data[10] => altsyncram_5r41:fifo_ram.data_a[10]
data[11] => altsyncram_5r41:fifo_ram.data_a[11]
data[12] => altsyncram_5r41:fifo_ram.data_a[12]
data[13] => altsyncram_5r41:fifo_ram.data_a[13]
data[14] => altsyncram_5r41:fifo_ram.data_a[14]
data[15] => altsyncram_5r41:fifo_ram.data_a[15]
data[16] => altsyncram_5r41:fifo_ram.data_a[16]
data[17] => altsyncram_5r41:fifo_ram.data_a[17]
q[0] <= altsyncram_5r41:fifo_ram.q_b[0]
q[1] <= altsyncram_5r41:fifo_ram.q_b[1]
q[2] <= altsyncram_5r41:fifo_ram.q_b[2]
q[3] <= altsyncram_5r41:fifo_ram.q_b[3]
q[4] <= altsyncram_5r41:fifo_ram.q_b[4]
q[5] <= altsyncram_5r41:fifo_ram.q_b[5]
q[6] <= altsyncram_5r41:fifo_ram.q_b[6]
q[7] <= altsyncram_5r41:fifo_ram.q_b[7]
q[8] <= altsyncram_5r41:fifo_ram.q_b[8]
q[9] <= altsyncram_5r41:fifo_ram.q_b[9]
q[10] <= altsyncram_5r41:fifo_ram.q_b[10]
q[11] <= altsyncram_5r41:fifo_ram.q_b[11]
q[12] <= altsyncram_5r41:fifo_ram.q_b[12]
q[13] <= altsyncram_5r41:fifo_ram.q_b[13]
q[14] <= altsyncram_5r41:fifo_ram.q_b[14]
q[15] <= altsyncram_5r41:fifo_ram.q_b[15]
q[16] <= altsyncram_5r41:fifo_ram.q_b[16]
q[17] <= altsyncram_5r41:fifo_ram.q_b[17]
rdclk => a_graycounter_777:rdptr_g1p.clock
rdclk => altsyncram_5r41:fifo_ram.clock1
rdclk => dffpipe_qe9:rs_brp.clock
rdclk => dffpipe_qe9:rs_bwp.clock
rdclk => alt_synch_pipe_apl:rs_dgwp.clock
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_3lc:wrptr_g1p.clock
wrclk => altsyncram_5r41:fifo_ram.clock0
wrclk => alt_synch_pipe_bpl:ws_dgrp.clock
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_777:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => counter5a11.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter5a11.DB_MAX_OUTPUT_PORT_TYPE


|edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|a_graycounter_3lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => counter8a11.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter8a11.DB_MAX_OUTPUT_PORT_TYPE


|edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|altsyncram_5r41:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
aclr1 => ram_block11a16.CLR1
aclr1 => ram_block11a17.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[0] => ram_block11a16.PORTAADDR
address_a[0] => ram_block11a17.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[1] => ram_block11a16.PORTAADDR1
address_a[1] => ram_block11a17.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[2] => ram_block11a16.PORTAADDR2
address_a[2] => ram_block11a17.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[3] => ram_block11a16.PORTAADDR3
address_a[3] => ram_block11a17.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[4] => ram_block11a16.PORTAADDR4
address_a[4] => ram_block11a17.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[5] => ram_block11a16.PORTAADDR5
address_a[5] => ram_block11a17.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[6] => ram_block11a16.PORTAADDR6
address_a[6] => ram_block11a17.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[7] => ram_block11a16.PORTAADDR7
address_a[7] => ram_block11a17.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[8] => ram_block11a16.PORTAADDR8
address_a[8] => ram_block11a17.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_a[9] => ram_block11a16.PORTAADDR9
address_a[9] => ram_block11a17.PORTAADDR9
address_a[10] => ram_block11a0.PORTAADDR10
address_a[10] => ram_block11a1.PORTAADDR10
address_a[10] => ram_block11a2.PORTAADDR10
address_a[10] => ram_block11a3.PORTAADDR10
address_a[10] => ram_block11a4.PORTAADDR10
address_a[10] => ram_block11a5.PORTAADDR10
address_a[10] => ram_block11a6.PORTAADDR10
address_a[10] => ram_block11a7.PORTAADDR10
address_a[10] => ram_block11a8.PORTAADDR10
address_a[10] => ram_block11a9.PORTAADDR10
address_a[10] => ram_block11a10.PORTAADDR10
address_a[10] => ram_block11a11.PORTAADDR10
address_a[10] => ram_block11a12.PORTAADDR10
address_a[10] => ram_block11a13.PORTAADDR10
address_a[10] => ram_block11a14.PORTAADDR10
address_a[10] => ram_block11a15.PORTAADDR10
address_a[10] => ram_block11a16.PORTAADDR10
address_a[10] => ram_block11a17.PORTAADDR10
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[0] => ram_block11a16.PORTBADDR
address_b[0] => ram_block11a17.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[1] => ram_block11a16.PORTBADDR1
address_b[1] => ram_block11a17.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[2] => ram_block11a16.PORTBADDR2
address_b[2] => ram_block11a17.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[3] => ram_block11a16.PORTBADDR3
address_b[3] => ram_block11a17.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[4] => ram_block11a16.PORTBADDR4
address_b[4] => ram_block11a17.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[5] => ram_block11a16.PORTBADDR5
address_b[5] => ram_block11a17.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[6] => ram_block11a16.PORTBADDR6
address_b[6] => ram_block11a17.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[7] => ram_block11a16.PORTBADDR7
address_b[7] => ram_block11a17.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[8] => ram_block11a16.PORTBADDR8
address_b[8] => ram_block11a17.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
address_b[9] => ram_block11a16.PORTBADDR9
address_b[9] => ram_block11a17.PORTBADDR9
address_b[10] => ram_block11a0.PORTBADDR10
address_b[10] => ram_block11a1.PORTBADDR10
address_b[10] => ram_block11a2.PORTBADDR10
address_b[10] => ram_block11a3.PORTBADDR10
address_b[10] => ram_block11a4.PORTBADDR10
address_b[10] => ram_block11a5.PORTBADDR10
address_b[10] => ram_block11a6.PORTBADDR10
address_b[10] => ram_block11a7.PORTBADDR10
address_b[10] => ram_block11a8.PORTBADDR10
address_b[10] => ram_block11a9.PORTBADDR10
address_b[10] => ram_block11a10.PORTBADDR10
address_b[10] => ram_block11a11.PORTBADDR10
address_b[10] => ram_block11a12.PORTBADDR10
address_b[10] => ram_block11a13.PORTBADDR10
address_b[10] => ram_block11a14.PORTBADDR10
address_b[10] => ram_block11a15.PORTBADDR10
address_b[10] => ram_block11a16.PORTBADDR10
address_b[10] => ram_block11a17.PORTBADDR10
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
addressstall_b => ram_block11a16.PORTBADDRSTALL
addressstall_b => ram_block11a17.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock0 => ram_block11a16.CLK0
clock0 => ram_block11a17.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clock1 => ram_block11a16.CLK1
clock1 => ram_block11a17.CLK1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[16] => ram_block11a16.PORTADATAIN
data_a[17] => ram_block11a17.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
q_b[16] <= ram_block11a16.PORTBDATAOUT
q_b[17] <= ram_block11a17.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0
wren_a => ram_block11a16.PORTAWE
wren_a => ram_block11a16.ENA0
wren_a => ram_block11a17.PORTAWE
wren_a => ram_block11a17.ENA0


|edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_brp
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE


|edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|dffpipe_qe9:rs_bwp
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE


|edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp
clock => dffpipe_re9:dffpipe13.clock
clrn => dffpipe_re9:dffpipe13.clrn
d[0] => dffpipe_re9:dffpipe13.d[0]
d[1] => dffpipe_re9:dffpipe13.d[1]
d[2] => dffpipe_re9:dffpipe13.d[2]
d[3] => dffpipe_re9:dffpipe13.d[3]
d[4] => dffpipe_re9:dffpipe13.d[4]
d[5] => dffpipe_re9:dffpipe13.d[5]
d[6] => dffpipe_re9:dffpipe13.d[6]
d[7] => dffpipe_re9:dffpipe13.d[7]
d[8] => dffpipe_re9:dffpipe13.d[8]
d[9] => dffpipe_re9:dffpipe13.d[9]
d[10] => dffpipe_re9:dffpipe13.d[10]
d[11] => dffpipe_re9:dffpipe13.d[11]
q[0] <= dffpipe_re9:dffpipe13.q[0]
q[1] <= dffpipe_re9:dffpipe13.q[1]
q[2] <= dffpipe_re9:dffpipe13.q[2]
q[3] <= dffpipe_re9:dffpipe13.q[3]
q[4] <= dffpipe_re9:dffpipe13.q[4]
q[5] <= dffpipe_re9:dffpipe13.q[5]
q[6] <= dffpipe_re9:dffpipe13.q[6]
q[7] <= dffpipe_re9:dffpipe13.q[7]
q[8] <= dffpipe_re9:dffpipe13.q[8]
q[9] <= dffpipe_re9:dffpipe13.q[9]
q[10] <= dffpipe_re9:dffpipe13.q[10]
q[11] <= dffpipe_re9:dffpipe13.q[11]


|edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe13
clock => dffe14a[11].CLK
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[11].CLK
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[11].ACLR
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[11].ACLR
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
d[10] => dffe14a[10].IN0
d[11] => dffe14a[11].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe15a[11].DB_MAX_OUTPUT_PORT_TYPE


|edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
clock => dffpipe_se9:dffpipe16.clock
clrn => dffpipe_se9:dffpipe16.clrn
d[0] => dffpipe_se9:dffpipe16.d[0]
d[1] => dffpipe_se9:dffpipe16.d[1]
d[2] => dffpipe_se9:dffpipe16.d[2]
d[3] => dffpipe_se9:dffpipe16.d[3]
d[4] => dffpipe_se9:dffpipe16.d[4]
d[5] => dffpipe_se9:dffpipe16.d[5]
d[6] => dffpipe_se9:dffpipe16.d[6]
d[7] => dffpipe_se9:dffpipe16.d[7]
d[8] => dffpipe_se9:dffpipe16.d[8]
d[9] => dffpipe_se9:dffpipe16.d[9]
d[10] => dffpipe_se9:dffpipe16.d[10]
d[11] => dffpipe_se9:dffpipe16.d[11]
q[0] <= dffpipe_se9:dffpipe16.q[0]
q[1] <= dffpipe_se9:dffpipe16.q[1]
q[2] <= dffpipe_se9:dffpipe16.q[2]
q[3] <= dffpipe_se9:dffpipe16.q[3]
q[4] <= dffpipe_se9:dffpipe16.q[4]
q[5] <= dffpipe_se9:dffpipe16.q[5]
q[6] <= dffpipe_se9:dffpipe16.q[6]
q[7] <= dffpipe_se9:dffpipe16.q[7]
q[8] <= dffpipe_se9:dffpipe16.q[8]
q[9] <= dffpipe_se9:dffpipe16.q[9]
q[10] <= dffpipe_se9:dffpipe16.q[10]
q[11] <= dffpipe_se9:dffpipe16.q[11]


|edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16
clock => dffe17a[11].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[11].CLK
clock => dffe18a[10].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[11].ACLR
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[11].ACLR
clrn => dffe18a[10].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
d[10] => dffe17a[10].IN0
d[11] => dffe17a[11].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe18a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe18a[11].DB_MAX_OUTPUT_PORT_TYPE


|edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|cmpr_p76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1


|edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|wr_fifo:u_wr_fifo|dcfifo:dcfifo_component|dcfifo_42l1:auto_generated|cmpr_p76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1


|edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw
wrusedw[10] <= dcfifo:dcfifo_component.wrusedw
wrusedw[11] <= dcfifo:dcfifo_component.wrusedw


|edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component
data[0] => dcfifo_usk1:auto_generated.data[0]
data[1] => dcfifo_usk1:auto_generated.data[1]
data[2] => dcfifo_usk1:auto_generated.data[2]
data[3] => dcfifo_usk1:auto_generated.data[3]
data[4] => dcfifo_usk1:auto_generated.data[4]
data[5] => dcfifo_usk1:auto_generated.data[5]
data[6] => dcfifo_usk1:auto_generated.data[6]
data[7] => dcfifo_usk1:auto_generated.data[7]
data[8] => dcfifo_usk1:auto_generated.data[8]
data[9] => dcfifo_usk1:auto_generated.data[9]
data[10] => dcfifo_usk1:auto_generated.data[10]
data[11] => dcfifo_usk1:auto_generated.data[11]
data[12] => dcfifo_usk1:auto_generated.data[12]
data[13] => dcfifo_usk1:auto_generated.data[13]
data[14] => dcfifo_usk1:auto_generated.data[14]
data[15] => dcfifo_usk1:auto_generated.data[15]
q[0] <= dcfifo_usk1:auto_generated.q[0]
q[1] <= dcfifo_usk1:auto_generated.q[1]
q[2] <= dcfifo_usk1:auto_generated.q[2]
q[3] <= dcfifo_usk1:auto_generated.q[3]
q[4] <= dcfifo_usk1:auto_generated.q[4]
q[5] <= dcfifo_usk1:auto_generated.q[5]
q[6] <= dcfifo_usk1:auto_generated.q[6]
q[7] <= dcfifo_usk1:auto_generated.q[7]
q[8] <= dcfifo_usk1:auto_generated.q[8]
q[9] <= dcfifo_usk1:auto_generated.q[9]
q[10] <= dcfifo_usk1:auto_generated.q[10]
q[11] <= dcfifo_usk1:auto_generated.q[11]
q[12] <= dcfifo_usk1:auto_generated.q[12]
q[13] <= dcfifo_usk1:auto_generated.q[13]
q[14] <= dcfifo_usk1:auto_generated.q[14]
q[15] <= dcfifo_usk1:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_usk1:auto_generated.rdclk
rdreq => dcfifo_usk1:auto_generated.rdreq
wrclk => dcfifo_usk1:auto_generated.wrclk
wrreq => dcfifo_usk1:auto_generated.wrreq
aclr => dcfifo_usk1:auto_generated.aclr
rdempty <= dcfifo_usk1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_usk1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
rdusedw[10] <= <UNC>
rdusedw[11] <= <UNC>
wrusedw[0] <= dcfifo_usk1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_usk1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_usk1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_usk1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_usk1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_usk1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_usk1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_usk1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_usk1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_usk1:auto_generated.wrusedw[9]
wrusedw[10] <= dcfifo_usk1:auto_generated.wrusedw[10]
wrusedw[11] <= dcfifo_usk1:auto_generated.wrusedw[11]


|edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_3r41:fifo_ram.data_a[0]
data[1] => altsyncram_3r41:fifo_ram.data_a[1]
data[2] => altsyncram_3r41:fifo_ram.data_a[2]
data[3] => altsyncram_3r41:fifo_ram.data_a[3]
data[4] => altsyncram_3r41:fifo_ram.data_a[4]
data[5] => altsyncram_3r41:fifo_ram.data_a[5]
data[6] => altsyncram_3r41:fifo_ram.data_a[6]
data[7] => altsyncram_3r41:fifo_ram.data_a[7]
data[8] => altsyncram_3r41:fifo_ram.data_a[8]
data[9] => altsyncram_3r41:fifo_ram.data_a[9]
data[10] => altsyncram_3r41:fifo_ram.data_a[10]
data[11] => altsyncram_3r41:fifo_ram.data_a[11]
data[12] => altsyncram_3r41:fifo_ram.data_a[12]
data[13] => altsyncram_3r41:fifo_ram.data_a[13]
data[14] => altsyncram_3r41:fifo_ram.data_a[14]
data[15] => altsyncram_3r41:fifo_ram.data_a[15]
q[0] <= altsyncram_3r41:fifo_ram.q_b[0]
q[1] <= altsyncram_3r41:fifo_ram.q_b[1]
q[2] <= altsyncram_3r41:fifo_ram.q_b[2]
q[3] <= altsyncram_3r41:fifo_ram.q_b[3]
q[4] <= altsyncram_3r41:fifo_ram.q_b[4]
q[5] <= altsyncram_3r41:fifo_ram.q_b[5]
q[6] <= altsyncram_3r41:fifo_ram.q_b[6]
q[7] <= altsyncram_3r41:fifo_ram.q_b[7]
q[8] <= altsyncram_3r41:fifo_ram.q_b[8]
q[9] <= altsyncram_3r41:fifo_ram.q_b[9]
q[10] <= altsyncram_3r41:fifo_ram.q_b[10]
q[11] <= altsyncram_3r41:fifo_ram.q_b[11]
q[12] <= altsyncram_3r41:fifo_ram.q_b[12]
q[13] <= altsyncram_3r41:fifo_ram.q_b[13]
q[14] <= altsyncram_3r41:fifo_ram.q_b[14]
q[15] <= altsyncram_3r41:fifo_ram.q_b[15]
rdclk => a_graycounter_877:rdptr_g1p.clock
rdclk => altsyncram_3r41:fifo_ram.clock1
rdclk => dffpipe_3dc:rdaclr.clock
rdclk => alt_synch_pipe_cpl:rs_dgwp.clock
rdclk => rdptr_g[12].CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_4lc:wrptr_g1p.clock
wrclk => altsyncram_3r41:fifo_ram.clock0
wrclk => dffpipe_3dc:wraclr.clock
wrclk => dffpipe_ue9:ws_brp.clock
wrclk => dffpipe_ue9:ws_bwp.clock
wrclk => alt_synch_pipe_dpl:ws_dgrp.clock
wrclk => delayed_wrptr_g[12].CLK
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[12].CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_gray2bin_9ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_gray2bin_9ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_877:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[3].IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => counter5a11.CLK
clock => counter5a12.CLK
clock => parity6.CLK
clock => sub_parity7a[3].CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter5a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter5a12.DB_MAX_OUTPUT_PORT_TYPE


|edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|a_graycounter_4lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[3].IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => counter8a11.CLK
clock => counter8a12.CLK
clock => parity9.CLK
clock => sub_parity10a[3].CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter8a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter8a12.DB_MAX_OUTPUT_PORT_TYPE


|edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|altsyncram_3r41:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_a[10] => ram_block11a0.PORTAADDR10
address_a[10] => ram_block11a1.PORTAADDR10
address_a[10] => ram_block11a2.PORTAADDR10
address_a[10] => ram_block11a3.PORTAADDR10
address_a[10] => ram_block11a4.PORTAADDR10
address_a[10] => ram_block11a5.PORTAADDR10
address_a[10] => ram_block11a6.PORTAADDR10
address_a[10] => ram_block11a7.PORTAADDR10
address_a[10] => ram_block11a8.PORTAADDR10
address_a[10] => ram_block11a9.PORTAADDR10
address_a[10] => ram_block11a10.PORTAADDR10
address_a[10] => ram_block11a11.PORTAADDR10
address_a[10] => ram_block11a12.PORTAADDR10
address_a[10] => ram_block11a13.PORTAADDR10
address_a[10] => ram_block11a14.PORTAADDR10
address_a[10] => ram_block11a15.PORTAADDR10
address_a[11] => ram_block11a0.PORTAADDR11
address_a[11] => ram_block11a1.PORTAADDR11
address_a[11] => ram_block11a2.PORTAADDR11
address_a[11] => ram_block11a3.PORTAADDR11
address_a[11] => ram_block11a4.PORTAADDR11
address_a[11] => ram_block11a5.PORTAADDR11
address_a[11] => ram_block11a6.PORTAADDR11
address_a[11] => ram_block11a7.PORTAADDR11
address_a[11] => ram_block11a8.PORTAADDR11
address_a[11] => ram_block11a9.PORTAADDR11
address_a[11] => ram_block11a10.PORTAADDR11
address_a[11] => ram_block11a11.PORTAADDR11
address_a[11] => ram_block11a12.PORTAADDR11
address_a[11] => ram_block11a13.PORTAADDR11
address_a[11] => ram_block11a14.PORTAADDR11
address_a[11] => ram_block11a15.PORTAADDR11
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
address_b[10] => ram_block11a0.PORTBADDR10
address_b[10] => ram_block11a1.PORTBADDR10
address_b[10] => ram_block11a2.PORTBADDR10
address_b[10] => ram_block11a3.PORTBADDR10
address_b[10] => ram_block11a4.PORTBADDR10
address_b[10] => ram_block11a5.PORTBADDR10
address_b[10] => ram_block11a6.PORTBADDR10
address_b[10] => ram_block11a7.PORTBADDR10
address_b[10] => ram_block11a8.PORTBADDR10
address_b[10] => ram_block11a9.PORTBADDR10
address_b[10] => ram_block11a10.PORTBADDR10
address_b[10] => ram_block11a11.PORTBADDR10
address_b[10] => ram_block11a12.PORTBADDR10
address_b[10] => ram_block11a13.PORTBADDR10
address_b[10] => ram_block11a14.PORTBADDR10
address_b[10] => ram_block11a15.PORTBADDR10
address_b[11] => ram_block11a0.PORTBADDR11
address_b[11] => ram_block11a1.PORTBADDR11
address_b[11] => ram_block11a2.PORTBADDR11
address_b[11] => ram_block11a3.PORTBADDR11
address_b[11] => ram_block11a4.PORTBADDR11
address_b[11] => ram_block11a5.PORTBADDR11
address_b[11] => ram_block11a6.PORTBADDR11
address_b[11] => ram_block11a7.PORTBADDR11
address_b[11] => ram_block11a8.PORTBADDR11
address_b[11] => ram_block11a9.PORTBADDR11
address_b[11] => ram_block11a10.PORTBADDR11
address_b[11] => ram_block11a11.PORTBADDR11
address_b[11] => ram_block11a12.PORTBADDR11
address_b[11] => ram_block11a13.PORTBADDR11
address_b[11] => ram_block11a14.PORTBADDR11
address_b[11] => ram_block11a15.PORTBADDR11
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:rdaclr
clock => dffe12a[0].CLK
clock => dffe13a[0].CLK
clrn => dffe12a[0].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe12a[0].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE


|edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp
clock => dffpipe_te9:dffpipe14.clock
clrn => dffpipe_te9:dffpipe14.clrn
d[0] => dffpipe_te9:dffpipe14.d[0]
d[1] => dffpipe_te9:dffpipe14.d[1]
d[2] => dffpipe_te9:dffpipe14.d[2]
d[3] => dffpipe_te9:dffpipe14.d[3]
d[4] => dffpipe_te9:dffpipe14.d[4]
d[5] => dffpipe_te9:dffpipe14.d[5]
d[6] => dffpipe_te9:dffpipe14.d[6]
d[7] => dffpipe_te9:dffpipe14.d[7]
d[8] => dffpipe_te9:dffpipe14.d[8]
d[9] => dffpipe_te9:dffpipe14.d[9]
d[10] => dffpipe_te9:dffpipe14.d[10]
d[11] => dffpipe_te9:dffpipe14.d[11]
d[12] => dffpipe_te9:dffpipe14.d[12]
q[0] <= dffpipe_te9:dffpipe14.q[0]
q[1] <= dffpipe_te9:dffpipe14.q[1]
q[2] <= dffpipe_te9:dffpipe14.q[2]
q[3] <= dffpipe_te9:dffpipe14.q[3]
q[4] <= dffpipe_te9:dffpipe14.q[4]
q[5] <= dffpipe_te9:dffpipe14.q[5]
q[6] <= dffpipe_te9:dffpipe14.q[6]
q[7] <= dffpipe_te9:dffpipe14.q[7]
q[8] <= dffpipe_te9:dffpipe14.q[8]
q[9] <= dffpipe_te9:dffpipe14.q[9]
q[10] <= dffpipe_te9:dffpipe14.q[10]
q[11] <= dffpipe_te9:dffpipe14.q[11]
q[12] <= dffpipe_te9:dffpipe14.q[12]


|edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe14
clock => dffe15a[12].CLK
clock => dffe15a[11].CLK
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clock => dffe16a[12].CLK
clock => dffe16a[11].CLK
clock => dffe16a[10].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clrn => dffe15a[12].ACLR
clrn => dffe15a[11].ACLR
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
clrn => dffe16a[12].ACLR
clrn => dffe16a[11].ACLR
clrn => dffe16a[10].ACLR
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
d[9] => dffe15a[9].IN0
d[10] => dffe15a[10].IN0
d[11] => dffe15a[11].IN0
d[12] => dffe15a[12].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe16a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe16a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe16a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe16a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe16a[12].DB_MAX_OUTPUT_PORT_TYPE


|edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_3dc:wraclr
clock => dffe12a[0].CLK
clock => dffe13a[0].CLK
clrn => dffe12a[0].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe12a[0].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE


|edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_brp
clock => dffe17a[12].CLK
clock => dffe17a[11].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe17a[12].ACLR
clrn => dffe17a[11].ACLR
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
d[10] => dffe17a[10].IN0
d[11] => dffe17a[11].IN0
d[12] => dffe17a[12].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe17a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe17a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe17a[12].DB_MAX_OUTPUT_PORT_TYPE


|edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|dffpipe_ue9:ws_bwp
clock => dffe17a[12].CLK
clock => dffe17a[11].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe17a[12].ACLR
clrn => dffe17a[11].ACLR
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
d[10] => dffe17a[10].IN0
d[11] => dffe17a[11].IN0
d[12] => dffe17a[12].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe17a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe17a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe17a[12].DB_MAX_OUTPUT_PORT_TYPE


|edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp
clock => dffpipe_ve9:dffpipe18.clock
clrn => dffpipe_ve9:dffpipe18.clrn
d[0] => dffpipe_ve9:dffpipe18.d[0]
d[1] => dffpipe_ve9:dffpipe18.d[1]
d[2] => dffpipe_ve9:dffpipe18.d[2]
d[3] => dffpipe_ve9:dffpipe18.d[3]
d[4] => dffpipe_ve9:dffpipe18.d[4]
d[5] => dffpipe_ve9:dffpipe18.d[5]
d[6] => dffpipe_ve9:dffpipe18.d[6]
d[7] => dffpipe_ve9:dffpipe18.d[7]
d[8] => dffpipe_ve9:dffpipe18.d[8]
d[9] => dffpipe_ve9:dffpipe18.d[9]
d[10] => dffpipe_ve9:dffpipe18.d[10]
d[11] => dffpipe_ve9:dffpipe18.d[11]
d[12] => dffpipe_ve9:dffpipe18.d[12]
q[0] <= dffpipe_ve9:dffpipe18.q[0]
q[1] <= dffpipe_ve9:dffpipe18.q[1]
q[2] <= dffpipe_ve9:dffpipe18.q[2]
q[3] <= dffpipe_ve9:dffpipe18.q[3]
q[4] <= dffpipe_ve9:dffpipe18.q[4]
q[5] <= dffpipe_ve9:dffpipe18.q[5]
q[6] <= dffpipe_ve9:dffpipe18.q[6]
q[7] <= dffpipe_ve9:dffpipe18.q[7]
q[8] <= dffpipe_ve9:dffpipe18.q[8]
q[9] <= dffpipe_ve9:dffpipe18.q[9]
q[10] <= dffpipe_ve9:dffpipe18.q[10]
q[11] <= dffpipe_ve9:dffpipe18.q[11]
q[12] <= dffpipe_ve9:dffpipe18.q[12]


|edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe18
clock => dffe19a[12].CLK
clock => dffe19a[11].CLK
clock => dffe19a[10].CLK
clock => dffe19a[9].CLK
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clock => dffe20a[12].CLK
clock => dffe20a[11].CLK
clock => dffe20a[10].CLK
clock => dffe20a[9].CLK
clock => dffe20a[8].CLK
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clrn => dffe19a[12].ACLR
clrn => dffe19a[11].ACLR
clrn => dffe19a[10].ACLR
clrn => dffe19a[9].ACLR
clrn => dffe19a[8].ACLR
clrn => dffe19a[7].ACLR
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
clrn => dffe20a[12].ACLR
clrn => dffe20a[11].ACLR
clrn => dffe20a[10].ACLR
clrn => dffe20a[9].ACLR
clrn => dffe20a[8].ACLR
clrn => dffe20a[7].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
d[0] => dffe19a[0].IN0
d[1] => dffe19a[1].IN0
d[2] => dffe19a[2].IN0
d[3] => dffe19a[3].IN0
d[4] => dffe19a[4].IN0
d[5] => dffe19a[5].IN0
d[6] => dffe19a[6].IN0
d[7] => dffe19a[7].IN0
d[8] => dffe19a[8].IN0
d[9] => dffe19a[9].IN0
d[10] => dffe19a[10].IN0
d[11] => dffe19a[11].IN0
d[12] => dffe19a[12].IN0
q[0] <= dffe20a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe20a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe20a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe20a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe20a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe20a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe20a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe20a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe20a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe20a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe20a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe20a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe20a[12].DB_MAX_OUTPUT_PORT_TYPE


|edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|cmpr_q76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|edge_detection|sdram_rw_ctrl:u_sdram_rw_ctrl|rd_fifo:u_rd_fifo|dcfifo:dcfifo_component|dcfifo_usk1:auto_generated|cmpr_q76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|edge_detection|sdram_driver:u_sdram_driver
clk => sdram_dqm[0]~reg0.CLK
clk => sdram_dqm[1]~reg0.CLK
clk => sdram_dq_out_en~reg0.CLK
clk => sdram_dq_out[0]~reg0.CLK
clk => sdram_dq_out[1]~reg0.CLK
clk => sdram_dq_out[2]~reg0.CLK
clk => sdram_dq_out[3]~reg0.CLK
clk => sdram_dq_out[4]~reg0.CLK
clk => sdram_dq_out[5]~reg0.CLK
clk => sdram_dq_out[6]~reg0.CLK
clk => sdram_dq_out[7]~reg0.CLK
clk => sdram_dq_out[8]~reg0.CLK
clk => sdram_dq_out[9]~reg0.CLK
clk => sdram_dq_out[10]~reg0.CLK
clk => sdram_dq_out[11]~reg0.CLK
clk => sdram_dq_out[12]~reg0.CLK
clk => sdram_dq_out[13]~reg0.CLK
clk => sdram_dq_out[14]~reg0.CLK
clk => sdram_dq_out[15]~reg0.CLK
clk => sdram_addr[0]~reg0.CLK
clk => sdram_addr[1]~reg0.CLK
clk => sdram_addr[2]~reg0.CLK
clk => sdram_addr[3]~reg0.CLK
clk => sdram_addr[4]~reg0.CLK
clk => sdram_addr[5]~reg0.CLK
clk => sdram_addr[6]~reg0.CLK
clk => sdram_addr[7]~reg0.CLK
clk => sdram_addr[8]~reg0.CLK
clk => sdram_addr[9]~reg0.CLK
clk => sdram_addr[10]~reg0.CLK
clk => sdram_addr[11]~reg0.CLK
clk => sdram_addr[12]~reg0.CLK
clk => sdram_bank[0]~reg0.CLK
clk => sdram_bank[1]~reg0.CLK
clk => command[0].CLK
clk => command[1].CLK
clk => command[2].CLK
clk => command[3].CLK
clk => rd_dout_vld~reg0.CLK
clk => rd_dout_vld_ff1.CLK
clk => rd_dout_vld_ff0.CLK
clk => rd_dout[0]~reg0.CLK
clk => rd_dout[1]~reg0.CLK
clk => rd_dout[2]~reg0.CLK
clk => rd_dout[3]~reg0.CLK
clk => rd_dout[4]~reg0.CLK
clk => rd_dout[5]~reg0.CLK
clk => rd_dout[6]~reg0.CLK
clk => rd_dout[7]~reg0.CLK
clk => rd_dout[8]~reg0.CLK
clk => rd_dout[9]~reg0.CLK
clk => rd_dout[10]~reg0.CLK
clk => rd_dout[11]~reg0.CLK
clk => rd_dout[12]~reg0.CLK
clk => rd_dout[13]~reg0.CLK
clk => rd_dout[14]~reg0.CLK
clk => rd_dout[15]~reg0.CLK
clk => wr_falg.CLK
clk => rd_falg.CLK
clk => refresh_flag.CLK
clk => initial_done~reg0.CLK
clk => cnt_ref[0].CLK
clk => cnt_ref[1].CLK
clk => cnt_ref[2].CLK
clk => cnt_ref[3].CLK
clk => cnt_ref[4].CLK
clk => cnt_ref[5].CLK
clk => cnt_ref[6].CLK
clk => cnt_ref[7].CLK
clk => cnt_ref[8].CLK
clk => cnt_ref[9].CLK
clk => cnt0[0].CLK
clk => cnt0[1].CLK
clk => cnt0[2].CLK
clk => cnt0[3].CLK
clk => cnt0[4].CLK
clk => cnt0[5].CLK
clk => cnt0[6].CLK
clk => cnt0[7].CLK
clk => cnt0[8].CLK
clk => cnt0[9].CLK
clk => cnt0[10].CLK
clk => cnt0[11].CLK
clk => cnt0[12].CLK
clk => cnt0[13].CLK
clk => cnt0[14].CLK
clk => sdram_clk.DATAIN
clk => state_c~1.DATAIN
rst_n => rd_dout[0]~reg0.ACLR
rst_n => rd_dout[1]~reg0.ACLR
rst_n => rd_dout[2]~reg0.ACLR
rst_n => rd_dout[3]~reg0.ACLR
rst_n => rd_dout[4]~reg0.ACLR
rst_n => rd_dout[5]~reg0.ACLR
rst_n => rd_dout[6]~reg0.ACLR
rst_n => rd_dout[7]~reg0.ACLR
rst_n => rd_dout[8]~reg0.ACLR
rst_n => rd_dout[9]~reg0.ACLR
rst_n => rd_dout[10]~reg0.ACLR
rst_n => rd_dout[11]~reg0.ACLR
rst_n => rd_dout[12]~reg0.ACLR
rst_n => rd_dout[13]~reg0.ACLR
rst_n => rd_dout[14]~reg0.ACLR
rst_n => rd_dout[15]~reg0.ACLR
rst_n => rd_dout_vld~reg0.ACLR
rst_n => rd_dout_vld_ff1.ACLR
rst_n => command[0].ACLR
rst_n => command[1].ACLR
rst_n => command[2].ACLR
rst_n => command[3].ACLR
rst_n => sdram_bank[0]~reg0.ACLR
rst_n => sdram_bank[1]~reg0.ACLR
rst_n => sdram_addr[0]~reg0.ACLR
rst_n => sdram_addr[1]~reg0.ACLR
rst_n => sdram_addr[2]~reg0.ACLR
rst_n => sdram_addr[3]~reg0.ACLR
rst_n => sdram_addr[4]~reg0.ACLR
rst_n => sdram_addr[5]~reg0.ACLR
rst_n => sdram_addr[6]~reg0.ACLR
rst_n => sdram_addr[7]~reg0.ACLR
rst_n => sdram_addr[8]~reg0.ACLR
rst_n => sdram_addr[9]~reg0.ACLR
rst_n => sdram_addr[10]~reg0.ACLR
rst_n => sdram_addr[11]~reg0.ACLR
rst_n => sdram_addr[12]~reg0.ACLR
rst_n => sdram_dq_out[0]~reg0.ACLR
rst_n => sdram_dq_out[1]~reg0.ACLR
rst_n => sdram_dq_out[2]~reg0.ACLR
rst_n => sdram_dq_out[3]~reg0.ACLR
rst_n => sdram_dq_out[4]~reg0.ACLR
rst_n => sdram_dq_out[5]~reg0.ACLR
rst_n => sdram_dq_out[6]~reg0.ACLR
rst_n => sdram_dq_out[7]~reg0.ACLR
rst_n => sdram_dq_out[8]~reg0.ACLR
rst_n => sdram_dq_out[9]~reg0.ACLR
rst_n => sdram_dq_out[10]~reg0.ACLR
rst_n => sdram_dq_out[11]~reg0.ACLR
rst_n => sdram_dq_out[12]~reg0.ACLR
rst_n => sdram_dq_out[13]~reg0.ACLR
rst_n => sdram_dq_out[14]~reg0.ACLR
rst_n => sdram_dq_out[15]~reg0.ACLR
rst_n => sdram_dq_out_en~reg0.ACLR
rst_n => sdram_dqm[0]~reg0.ACLR
rst_n => sdram_dqm[1]~reg0.ACLR
rst_n => initial_done~reg0.ACLR
rst_n => cnt0[0].ACLR
rst_n => cnt0[1].ACLR
rst_n => cnt0[2].ACLR
rst_n => cnt0[3].ACLR
rst_n => cnt0[4].ACLR
rst_n => cnt0[5].ACLR
rst_n => cnt0[6].ACLR
rst_n => cnt0[7].ACLR
rst_n => cnt0[8].ACLR
rst_n => cnt0[9].ACLR
rst_n => cnt0[10].ACLR
rst_n => cnt0[11].ACLR
rst_n => cnt0[12].ACLR
rst_n => cnt0[13].ACLR
rst_n => cnt0[14].ACLR
rst_n => cnt_ref[0].ACLR
rst_n => cnt_ref[1].ACLR
rst_n => cnt_ref[2].ACLR
rst_n => cnt_ref[3].ACLR
rst_n => cnt_ref[4].ACLR
rst_n => cnt_ref[5].ACLR
rst_n => cnt_ref[6].ACLR
rst_n => cnt_ref[7].ACLR
rst_n => cnt_ref[8].ACLR
rst_n => cnt_ref[9].ACLR
rst_n => refresh_flag.ACLR
rst_n => rd_falg.ACLR
rst_n => wr_falg.ACLR
rst_n => rd_dout_vld_ff0.ACLR
rst_n => state_c~3.DATAIN
wr_req => idle2active.IN0
wr_req => always8.IN1
rd_req => idle2active.IN1
rd_req => always7.IN1
wr_din[0] => sdram_dq_out[0]~reg0.DATAIN
wr_din[1] => sdram_dq_out[1]~reg0.DATAIN
wr_din[2] => sdram_dq_out[2]~reg0.DATAIN
wr_din[3] => sdram_dq_out[3]~reg0.DATAIN
wr_din[4] => sdram_dq_out[4]~reg0.DATAIN
wr_din[5] => sdram_dq_out[5]~reg0.DATAIN
wr_din[6] => sdram_dq_out[6]~reg0.DATAIN
wr_din[7] => sdram_dq_out[7]~reg0.DATAIN
wr_din[8] => sdram_dq_out[8]~reg0.DATAIN
wr_din[9] => sdram_dq_out[9]~reg0.DATAIN
wr_din[10] => sdram_dq_out[10]~reg0.DATAIN
wr_din[11] => sdram_dq_out[11]~reg0.DATAIN
wr_din[12] => sdram_dq_out[12]~reg0.DATAIN
wr_din[13] => sdram_dq_out[13]~reg0.DATAIN
wr_din[14] => sdram_dq_out[14]~reg0.DATAIN
wr_din[15] => sdram_dq_out[15]~reg0.DATAIN
wr_din_vld => ~NO_FANOUT~
rw_addr[0] => sdram_addr.DATAB
rw_addr[1] => sdram_addr.DATAB
rw_addr[2] => sdram_addr.DATAB
rw_addr[3] => sdram_addr.DATAB
rw_addr[4] => sdram_addr.DATAB
rw_addr[5] => sdram_addr.DATAB
rw_addr[6] => sdram_addr.DATAB
rw_addr[7] => sdram_addr.DATAB
rw_addr[8] => sdram_addr.DATAB
rw_addr[9] => sdram_addr.DATAB
rw_addr[10] => sdram_addr.DATAB
rw_addr[11] => sdram_addr.DATAB
rw_addr[12] => sdram_addr.DATAB
rw_addr[13] => sdram_addr.DATAB
rw_addr[14] => sdram_addr.DATAB
rw_addr[15] => sdram_addr.DATAB
rw_addr[16] => sdram_addr.DATAB
rw_addr[17] => sdram_addr.DATAB
rw_addr[18] => sdram_addr.DATAB
rw_addr[19] => sdram_addr.DATAB
rw_addr[20] => sdram_addr.DATAB
rw_addr[21] => sdram_addr.DATAB
rw_addr[22] => sdram_bank[0]~reg0.DATAIN
rw_addr[23] => sdram_bank[1]~reg0.DATAIN
busy <= always9.DB_MAX_OUTPUT_PORT_TYPE
ack <= ack.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[0] <= rd_dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[1] <= rd_dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[2] <= rd_dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[3] <= rd_dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[4] <= rd_dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[5] <= rd_dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[6] <= rd_dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[7] <= rd_dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[8] <= rd_dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[9] <= rd_dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[10] <= rd_dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[11] <= rd_dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[12] <= rd_dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[13] <= rd_dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[14] <= rd_dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout[15] <= rd_dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_dout_vld <= rd_dout_vld~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_clk <= clk.DB_MAX_OUTPUT_PORT_TYPE
sdram_cke <= <VCC>
sdram_cs_n <= command[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_ras_n <= command[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_cas_n <= command[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_we_n <= command[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_bank[0] <= sdram_bank[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_bank[1] <= sdram_bank[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[0] <= sdram_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[1] <= sdram_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[2] <= sdram_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[3] <= sdram_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[4] <= sdram_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[5] <= sdram_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[6] <= sdram_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[7] <= sdram_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[8] <= sdram_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[9] <= sdram_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[10] <= sdram_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[11] <= sdram_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[12] <= sdram_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_dq_out[0] <= sdram_dq_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_dq_out[1] <= sdram_dq_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_dq_out[2] <= sdram_dq_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_dq_out[3] <= sdram_dq_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_dq_out[4] <= sdram_dq_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_dq_out[5] <= sdram_dq_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_dq_out[6] <= sdram_dq_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_dq_out[7] <= sdram_dq_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_dq_out[8] <= sdram_dq_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_dq_out[9] <= sdram_dq_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_dq_out[10] <= sdram_dq_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_dq_out[11] <= sdram_dq_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_dq_out[12] <= sdram_dq_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_dq_out[13] <= sdram_dq_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_dq_out[14] <= sdram_dq_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_dq_out[15] <= sdram_dq_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_dq_out_en <= sdram_dq_out_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_dq_in[0] => rd_dout[0]~reg0.DATAIN
sdram_dq_in[1] => rd_dout[1]~reg0.DATAIN
sdram_dq_in[2] => rd_dout[2]~reg0.DATAIN
sdram_dq_in[3] => rd_dout[3]~reg0.DATAIN
sdram_dq_in[4] => rd_dout[4]~reg0.DATAIN
sdram_dq_in[5] => rd_dout[5]~reg0.DATAIN
sdram_dq_in[6] => rd_dout[6]~reg0.DATAIN
sdram_dq_in[7] => rd_dout[7]~reg0.DATAIN
sdram_dq_in[8] => rd_dout[8]~reg0.DATAIN
sdram_dq_in[9] => rd_dout[9]~reg0.DATAIN
sdram_dq_in[10] => rd_dout[10]~reg0.DATAIN
sdram_dq_in[11] => rd_dout[11]~reg0.DATAIN
sdram_dq_in[12] => rd_dout[12]~reg0.DATAIN
sdram_dq_in[13] => rd_dout[13]~reg0.DATAIN
sdram_dq_in[14] => rd_dout[14]~reg0.DATAIN
sdram_dq_in[15] => rd_dout[15]~reg0.DATAIN
sdram_dqm[0] <= sdram_dqm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_dqm[1] <= sdram_dqm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
initial_done <= initial_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|edge_detection|vga_interface:u_vga_interface
clk => v_sync~reg0.CLK
clk => v_sync_r1.CLK
clk => h_sync~reg0.CLK
clk => h_sync_r1.CLK
clk => v_sync_r0.CLK
clk => h_sync_r0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => vsync_cnt[0].CLK
clk => vsync_cnt[1].CLK
clk => vsync_cnt[2].CLK
clk => vsync_cnt[3].CLK
clk => vsync_cnt[4].CLK
clk => vsync_cnt[5].CLK
clk => vsync_cnt[6].CLK
clk => vsync_cnt[7].CLK
clk => vsync_cnt[8].CLK
clk => vsync_cnt[9].CLK
clk => vsync_cnt[10].CLK
clk => hsync_cnt[0].CLK
clk => hsync_cnt[1].CLK
clk => hsync_cnt[2].CLK
clk => hsync_cnt[3].CLK
clk => hsync_cnt[4].CLK
clk => hsync_cnt[5].CLK
clk => hsync_cnt[6].CLK
clk => hsync_cnt[7].CLK
clk => hsync_cnt[8].CLK
clk => hsync_cnt[9].CLK
clk => hsync_cnt[10].CLK
clk => hsync_cnt[11].CLK
rst_n => dout[0]~reg0.ACLR
rst_n => dout[1]~reg0.ACLR
rst_n => dout[2]~reg0.ACLR
rst_n => dout[3]~reg0.ACLR
rst_n => dout[4]~reg0.ACLR
rst_n => dout[5]~reg0.ACLR
rst_n => dout[6]~reg0.ACLR
rst_n => dout[7]~reg0.ACLR
rst_n => dout[8]~reg0.ACLR
rst_n => dout[9]~reg0.ACLR
rst_n => dout[10]~reg0.ACLR
rst_n => dout[11]~reg0.ACLR
rst_n => dout[12]~reg0.ACLR
rst_n => dout[13]~reg0.ACLR
rst_n => dout[14]~reg0.ACLR
rst_n => dout[15]~reg0.ACLR
rst_n => h_sync~reg0.ACLR
rst_n => h_sync_r1.ACLR
rst_n => v_sync~reg0.ACLR
rst_n => v_sync_r1.ACLR
rst_n => hsync_cnt[0].ACLR
rst_n => hsync_cnt[1].ACLR
rst_n => hsync_cnt[2].ACLR
rst_n => hsync_cnt[3].ACLR
rst_n => hsync_cnt[4].ACLR
rst_n => hsync_cnt[5].ACLR
rst_n => hsync_cnt[6].ACLR
rst_n => hsync_cnt[7].ACLR
rst_n => hsync_cnt[8].ACLR
rst_n => hsync_cnt[9].ACLR
rst_n => hsync_cnt[10].ACLR
rst_n => hsync_cnt[11].ACLR
rst_n => vsync_cnt[0].ACLR
rst_n => vsync_cnt[1].ACLR
rst_n => vsync_cnt[2].ACLR
rst_n => vsync_cnt[3].ACLR
rst_n => vsync_cnt[4].ACLR
rst_n => vsync_cnt[5].ACLR
rst_n => vsync_cnt[6].ACLR
rst_n => vsync_cnt[7].ACLR
rst_n => vsync_cnt[8].ACLR
rst_n => vsync_cnt[9].ACLR
rst_n => vsync_cnt[10].ACLR
rst_n => h_sync_r0.ACLR
rst_n => v_sync_r0.ACLR
din[0] => dout[0]~reg0.DATAIN
din[1] => dout[1]~reg0.DATAIN
din[2] => dout[2]~reg0.DATAIN
din[3] => dout[3]~reg0.DATAIN
din[4] => dout[4]~reg0.DATAIN
din[5] => dout[5]~reg0.DATAIN
din[6] => dout[6]~reg0.DATAIN
din[7] => dout[7]~reg0.DATAIN
din[8] => dout[8]~reg0.DATAIN
din[9] => dout[9]~reg0.DATAIN
din[10] => dout[10]~reg0.DATAIN
din[11] => dout[11]~reg0.DATAIN
din[12] => dout[12]~reg0.DATAIN
din[13] => dout[13]~reg0.DATAIN
din[14] => dout[14]~reg0.DATAIN
din[15] => dout[15]~reg0.DATAIN
din_vld => ~NO_FANOUT~
req <= req.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_sync <= h_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_sync <= v_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE


