# Hydra-V Processor

Welcome to the documentation for **Hydra-V**, a custom RISC-V processor implementation targeting the Nexys 4 DDR FPGA.

## Key Features

* **ISA**: RISC-V RV32I Base Integer Instruction Set
* **Pipeline**: 5-Stage Classic (Fetch, Decode, Execute, Memory, Writeback)
* **Hazard Handling**: Full Forwarding Unit + Stall Logic
* **Peripherals**: UART, GPIO, Seven-Segment Display

## Quick Start

Check out the [User Guide](sw/software.md) to run your first program, or view the [Verification](sim/simulation.md) section to run the testbench.
