

================================================================
== Vitis HLS Report for 'MLP'
================================================================
* Date:           Mon Apr 12 19:27:03 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.580 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_132_1                      |        ?|        ?|   3285303|          -|          -|     ?|        no|
        | + VITIS_LOOP_134_2                     |  3078000|  3078000|      5130|          -|          -|   600|        no|
        |  ++ VITIS_LOOP_137_3_VITIS_LOOP_138_4  |     4804|     4804|         6|          1|          1|  4800|       yes|
        | + VITIS_LOOP_166_5                     |   207300|   207300|       691|          -|          -|   300|        no|
        |  ++ VITIS_LOOP_170_6                   |       64|       64|         4|          -|          -|    16|        no|
        +----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 13 
5 --> 11 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 5 
11 --> 12 
12 --> 4 
13 --> 14 3 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 13 
18 --> 19 
19 --> 20 
20 --> 17 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%layer_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %layer"   --->   Operation 21 'read' 'layer_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mlp_buf_1_V_0 = alloca i64 1" [GIN_compute.cpp:128]   --->   Operation 22 'alloca' 'mlp_buf_1_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mlp_buf_1_V_1 = alloca i64 1" [GIN_compute.cpp:128]   --->   Operation 23 'alloca' 'mlp_buf_1_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mlp_buf_1_V_2 = alloca i64 1" [GIN_compute.cpp:128]   --->   Operation 24 'alloca' 'mlp_buf_1_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mlp_buf_1_V_3 = alloca i64 1" [GIN_compute.cpp:128]   --->   Operation 25 'alloca' 'mlp_buf_1_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mlp_buf_1_V_4 = alloca i64 1" [GIN_compute.cpp:128]   --->   Operation 26 'alloca' 'mlp_buf_1_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mlp_buf_1_V_5 = alloca i64 1" [GIN_compute.cpp:128]   --->   Operation 27 'alloca' 'mlp_buf_1_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mlp_buf_1_V_6 = alloca i64 1" [GIN_compute.cpp:128]   --->   Operation 28 'alloca' 'mlp_buf_1_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mlp_buf_1_V_7 = alloca i64 1" [GIN_compute.cpp:128]   --->   Operation 29 'alloca' 'mlp_buf_1_V_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mlp_buf_1_V_8 = alloca i64 1" [GIN_compute.cpp:128]   --->   Operation 30 'alloca' 'mlp_buf_1_V_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mlp_buf_1_V_9 = alloca i64 1" [GIN_compute.cpp:128]   --->   Operation 31 'alloca' 'mlp_buf_1_V_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mlp_buf_1_V_10 = alloca i64 1" [GIN_compute.cpp:128]   --->   Operation 32 'alloca' 'mlp_buf_1_V_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mlp_buf_1_V_11 = alloca i64 1" [GIN_compute.cpp:128]   --->   Operation 33 'alloca' 'mlp_buf_1_V_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mlp_buf_1_V_12 = alloca i64 1" [GIN_compute.cpp:128]   --->   Operation 34 'alloca' 'mlp_buf_1_V_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mlp_buf_1_V_13 = alloca i64 1" [GIN_compute.cpp:128]   --->   Operation 35 'alloca' 'mlp_buf_1_V_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%mlp_buf_1_V_14 = alloca i64 1" [GIN_compute.cpp:128]   --->   Operation 36 'alloca' 'mlp_buf_1_V_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mlp_buf_1_V_15 = alloca i64 1" [GIN_compute.cpp:128]   --->   Operation 37 'alloca' 'mlp_buf_1_V_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mlp_buf_2_V_0 = alloca i64 1" [GIN_compute.cpp:129]   --->   Operation 38 'alloca' 'mlp_buf_2_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mlp_buf_2_V_1 = alloca i64 1" [GIN_compute.cpp:129]   --->   Operation 39 'alloca' 'mlp_buf_2_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%mlp_buf_2_V_2 = alloca i64 1" [GIN_compute.cpp:129]   --->   Operation 40 'alloca' 'mlp_buf_2_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%mlp_buf_2_V_3 = alloca i64 1" [GIN_compute.cpp:129]   --->   Operation 41 'alloca' 'mlp_buf_2_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mlp_buf_2_V_4 = alloca i64 1" [GIN_compute.cpp:129]   --->   Operation 42 'alloca' 'mlp_buf_2_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mlp_buf_2_V_5 = alloca i64 1" [GIN_compute.cpp:129]   --->   Operation 43 'alloca' 'mlp_buf_2_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mlp_buf_2_V_6 = alloca i64 1" [GIN_compute.cpp:129]   --->   Operation 44 'alloca' 'mlp_buf_2_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mlp_buf_2_V_7 = alloca i64 1" [GIN_compute.cpp:129]   --->   Operation 45 'alloca' 'mlp_buf_2_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mlp_buf_2_V_8 = alloca i64 1" [GIN_compute.cpp:129]   --->   Operation 46 'alloca' 'mlp_buf_2_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mlp_buf_2_V_9 = alloca i64 1" [GIN_compute.cpp:129]   --->   Operation 47 'alloca' 'mlp_buf_2_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%mlp_buf_2_V_10 = alloca i64 1" [GIN_compute.cpp:129]   --->   Operation 48 'alloca' 'mlp_buf_2_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%mlp_buf_2_V_11 = alloca i64 1" [GIN_compute.cpp:129]   --->   Operation 49 'alloca' 'mlp_buf_2_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%mlp_buf_2_V_12 = alloca i64 1" [GIN_compute.cpp:129]   --->   Operation 50 'alloca' 'mlp_buf_2_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%mlp_buf_2_V_13 = alloca i64 1" [GIN_compute.cpp:129]   --->   Operation 51 'alloca' 'mlp_buf_2_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%mlp_buf_2_V_14 = alloca i64 1" [GIN_compute.cpp:129]   --->   Operation 52 'alloca' 'mlp_buf_2_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%mlp_buf_2_V_15 = alloca i64 1" [GIN_compute.cpp:129]   --->   Operation 53 'alloca' 'mlp_buf_2_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%mlp_buf_3_0 = alloca i64 1"   --->   Operation 54 'alloca' 'mlp_buf_3_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%mlp_buf_3_1 = alloca i64 1"   --->   Operation 55 'alloca' 'mlp_buf_3_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%mlp_buf_3_2 = alloca i64 1"   --->   Operation 56 'alloca' 'mlp_buf_3_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%mlp_buf_3_3 = alloca i64 1"   --->   Operation 57 'alloca' 'mlp_buf_3_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%mlp_buf_3_4 = alloca i64 1"   --->   Operation 58 'alloca' 'mlp_buf_3_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%mlp_buf_3_5 = alloca i64 1"   --->   Operation 59 'alloca' 'mlp_buf_3_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%mlp_buf_3_6 = alloca i64 1"   --->   Operation 60 'alloca' 'mlp_buf_3_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%mlp_buf_3_7 = alloca i64 1"   --->   Operation 61 'alloca' 'mlp_buf_3_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%mlp_buf_3_8 = alloca i64 1"   --->   Operation 62 'alloca' 'mlp_buf_3_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%mlp_buf_3_9 = alloca i64 1"   --->   Operation 63 'alloca' 'mlp_buf_3_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%mlp_buf_3_10 = alloca i64 1"   --->   Operation 64 'alloca' 'mlp_buf_3_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%mlp_buf_3_11 = alloca i64 1"   --->   Operation 65 'alloca' 'mlp_buf_3_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%mlp_buf_3_12 = alloca i64 1"   --->   Operation 66 'alloca' 'mlp_buf_3_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%mlp_buf_3_13 = alloca i64 1"   --->   Operation 67 'alloca' 'mlp_buf_3_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%mlp_buf_3_14 = alloca i64 1"   --->   Operation 68 'alloca' 'mlp_buf_3_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%mlp_buf_3_15 = alloca i64 1"   --->   Operation 69 'alloca' 'mlp_buf_3_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i3 %layer_read" [GIN_compute.cpp:126]   --->   Operation 70 'zext' 'zext_ln126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%mlp_eps_V_addr = getelementptr i32 %mlp_eps_V, i64 0, i64 %zext_ln126" [GIN_compute.cpp:126]   --->   Operation 71 'getelementptr' 'mlp_eps_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [2/2] (0.69ns)   --->   "%p_eps_V = load i3 %mlp_eps_V_addr" [GIN_compute.cpp:126]   --->   Operation 72 'load' 'p_eps_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 73 [1/1] (0.49ns)   --->   "%do_relu = icmp_ne  i3 %layer_read, i3 4"   --->   Operation 73 'icmp' 'do_relu' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.04>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %message_V, i64 666, i64 24, i64 18446744073709551615"   --->   Operation 74 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %node_embedding_V, i64 666, i64 24, i64 18446744073709551615"   --->   Operation 75 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%num_of_nodes_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_nodes"   --->   Operation 76 'read' 'num_of_nodes_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/2] (0.69ns)   --->   "%p_eps_V = load i3 %mlp_eps_V_addr" [GIN_compute.cpp:126]   --->   Operation 77 'load' 'p_eps_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%p_eps_V_cast = sext i32 %p_eps_V" [GIN_compute.cpp:126]   --->   Operation 78 'sext' 'p_eps_V_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.88ns)   --->   "%r_V = add i33 %p_eps_V_cast, i33 4194304" [GIN_compute.cpp:126]   --->   Operation 79 'add' 'r_V' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%add_i_i_cast = sext i33 %r_V" [GIN_compute.cpp:126]   --->   Operation 80 'sext' 'add_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln132 = sext i32 %num_of_nodes_read" [GIN_compute.cpp:132]   --->   Operation 81 'sext' 'sext_ln132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln132_1)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %num_of_nodes_read, i32 31" [GIN_compute.cpp:132]   --->   Operation 82 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.88ns)   --->   "%add_ln132_1 = add i33 %sext_ln132, i33 15" [GIN_compute.cpp:132]   --->   Operation 83 'add' 'add_ln132_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln132_1)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln132_1, i32 32" [GIN_compute.cpp:132]   --->   Operation 84 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.88ns)   --->   "%sub_ln132 = sub i33 8589934577, i33 %sext_ln132" [GIN_compute.cpp:132]   --->   Operation 85 'sub' 'sub_ln132' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%p_lshr = partselect i29 @_ssdm_op_PartSelect.i29.i33.i32.i32, i33 %sub_ln132, i32 4, i32 32" [GIN_compute.cpp:132]   --->   Operation 86 'partselect' 'p_lshr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.86ns)   --->   "%sub_ln132_1 = sub i29 0, i29 %p_lshr" [GIN_compute.cpp:132]   --->   Operation 87 'sub' 'sub_ln132_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln132_1)   --->   "%tmp_3 = partselect i29 @_ssdm_op_PartSelect.i29.i33.i32.i32, i33 %add_ln132_1, i32 4, i32 32" [GIN_compute.cpp:132]   --->   Operation 88 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln132_1)   --->   "%select_ln132 = select i1 %tmp_2, i29 %sub_ln132_1, i29 %tmp_3" [GIN_compute.cpp:132]   --->   Operation 89 'select' 'select_ln132' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln132_1 = select i1 %tmp_1, i29 0, i29 %select_ln132" [GIN_compute.cpp:132]   --->   Operation 90 'select' 'select_ln132_1' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i29.i4, i29 %select_ln132_1, i4 0" [GIN_compute.cpp:132]   --->   Operation 91 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln132_1 = sext i33 %tmp_4" [GIN_compute.cpp:132]   --->   Operation 92 'sext' 'sext_ln132_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.38ns)   --->   "%br_ln132 = br void" [GIN_compute.cpp:132]   --->   Operation 93 'br' 'br_ln132' <Predicate = true> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.06>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%nd = phi i64 %add_ln132, void, i64 0, void %.lr.ph" [GIN_compute.cpp:132]   --->   Operation 94 'phi' 'nd' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (1.06ns)   --->   "%icmp_ln132 = icmp_eq  i64 %nd, i64 %sext_ln132_1" [GIN_compute.cpp:132]   --->   Operation 95 'icmp' 'icmp_ln132' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %icmp_ln132, void %.split9, void %._crit_edge.loopexit" [GIN_compute.cpp:132]   --->   Operation 96 'br' 'br_ln132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln132 = trunc i64 %nd" [GIN_compute.cpp:132]   --->   Operation 97 'trunc' 'trunc_ln132' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [GIN_compute.cpp:132]   --->   Operation 98 'specloopname' 'specloopname_ln132' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.38ns)   --->   "%br_ln134 = br void" [GIN_compute.cpp:134]   --->   Operation 99 'br' 'br_ln134' <Predicate = (!icmp_ln132)> <Delay = 0.38>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%ret_ln196 = ret" [GIN_compute.cpp:196]   --->   Operation 100 'ret' 'ret_ln196' <Predicate = (icmp_ln132)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.72>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%dim_out = phi i10 0, void %.split9, i10 %dim_out_3, void"   --->   Operation 101 'phi' 'dim_out' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.72ns)   --->   "%dim_out_3 = add i10 %dim_out, i10 1" [GIN_compute.cpp:134]   --->   Operation 102 'add' 'dim_out_3' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.60ns)   --->   "%icmp_ln134 = icmp_eq  i10 %dim_out, i10 600" [GIN_compute.cpp:134]   --->   Operation 103 'icmp' 'icmp_ln134' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 600, i64 600, i64 600"   --->   Operation 104 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln134 = br i1 %icmp_ln134, void %.split3, void %.preheader.preheader" [GIN_compute.cpp:134]   --->   Operation 105 'br' 'br_ln134' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln134 = specloopname void @_ssdm_op_SpecLoopName, void @empty_49" [GIN_compute.cpp:134]   --->   Operation 106 'specloopname' 'specloopname_ln134' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.38ns)   --->   "%br_ln137 = br void %_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [GIN_compute.cpp:137]   --->   Operation 107 'br' 'br_ln137' <Predicate = (!icmp_ln134)> <Delay = 0.38>
ST_4 : Operation 108 [1/1] (0.38ns)   --->   "%br_ln166 = br void %.preheader" [GIN_compute.cpp:166]   --->   Operation 108 'br' 'br_ln166' <Predicate = (icmp_ln134)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 2.70>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13 0, void %.split3, i13 %add_ln137_2, void %_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split16" [GIN_compute.cpp:137]   --->   Operation 109 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%nn = phi i5 0, void %.split3, i5 %select_ln137_1, void %_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split16" [GIN_compute.cpp:137]   --->   Operation 110 'phi' 'nn' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%dim = phi i9 0, void %.split3, i9 %add_ln138, void %_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split16" [GIN_compute.cpp:138]   --->   Operation 111 'phi' 'dim' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.75ns)   --->   "%add_ln137_2 = add i13 %indvar_flatten, i13 1" [GIN_compute.cpp:137]   --->   Operation 112 'add' 'add_ln137_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 113 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.64ns)   --->   "%icmp_ln137 = icmp_eq  i13 %indvar_flatten, i13 4800" [GIN_compute.cpp:137]   --->   Operation 114 'icmp' 'icmp_ln137' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln137 = br i1 %icmp_ln137, void %.split, void" [GIN_compute.cpp:137]   --->   Operation 115 'br' 'br_ln137' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.70ns)   --->   "%add_ln137 = add i5 %nn, i5 1" [GIN_compute.cpp:137]   --->   Operation 116 'add' 'add_ln137' <Predicate = (!icmp_ln137)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.59ns)   --->   "%icmp_ln138 = icmp_eq  i9 %dim, i9 300" [GIN_compute.cpp:138]   --->   Operation 117 'icmp' 'icmp_ln138' <Predicate = (!icmp_ln137)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.30ns)   --->   "%select_ln137 = select i1 %icmp_ln138, i9 0, i9 %dim" [GIN_compute.cpp:137]   --->   Operation 118 'select' 'select_ln137' <Predicate = (!icmp_ln137)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.27ns)   --->   "%select_ln137_1 = select i1 %icmp_ln138, i5 %add_ln137, i5 %nn" [GIN_compute.cpp:137]   --->   Operation 119 'select' 'select_ln137_1' <Predicate = (!icmp_ln137)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i5 %select_ln137_1" [GIN_compute.cpp:137]   --->   Operation 120 'zext' 'zext_ln137' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.72ns)   --->   "%add_ln137_1 = add i10 %trunc_ln132, i10 %zext_ln137" [GIN_compute.cpp:137]   --->   Operation 121 'add' 'add_ln137_1' <Predicate = (!icmp_ln137)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln727 = zext i10 %add_ln137_1"   --->   Operation 122 'zext' 'zext_ln727' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_5 : Operation 123 [3/3] (0.99ns) (grouped into DSP with root node add_ln727)   --->   "%mul_ln727 = mul i19 %zext_ln727, i19 300"   --->   Operation 123 'mul' 'mul_ln727' <Predicate = (!icmp_ln137)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln137 = trunc i5 %select_ln137_1" [GIN_compute.cpp:137]   --->   Operation 124 'trunc' 'trunc_ln137' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.61ns)   --->   "%switch_ln139 = switch i4 %trunc_ln137, void %branch15, i4 0, void %branch0, i4 1, void %branch1, i4 2, void %branch2, i4 3, void %branch3, i4 4, void %branch4, i4 5, void %branch5, i4 6, void %branch6, i4 7, void %branch7, i4 8, void %branch8, i4 9, void %branch9, i4 10, void %branch10, i4 11, void %branch11, i4 12, void %branch12, i4 13, void %branch13, i4 14, void %branch14" [GIN_compute.cpp:139]   --->   Operation 125 'switch' 'switch_ln139' <Predicate = (!icmp_ln137)> <Delay = 0.61>
ST_5 : Operation 126 [1/1] (0.71ns)   --->   "%add_ln138 = add i9 %select_ln137, i9 1" [GIN_compute.cpp:138]   --->   Operation 126 'add' 'add_ln138' <Predicate = (!icmp_ln137)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 127 'br' 'br_ln0' <Predicate = (!icmp_ln137)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.99>
ST_6 : Operation 128 [2/3] (0.99ns) (grouped into DSP with root node add_ln727)   --->   "%mul_ln727 = mul i19 %zext_ln727, i19 300"   --->   Operation 128 'mul' 'mul_ln727' <Predicate = (!icmp_ln137)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 0.64>
ST_7 : Operation 129 [1/3] (0.00ns) (grouped into DSP with root node add_ln727)   --->   "%mul_ln727 = mul i19 %zext_ln727, i19 300"   --->   Operation 129 'mul' 'mul_ln727' <Predicate = (!icmp_ln137)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln727_1 = zext i9 %select_ln137"   --->   Operation 130 'zext' 'zext_ln727_1' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_7 : Operation 131 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln727 = add i19 %mul_ln727, i19 %zext_ln727_1"   --->   Operation 131 'add' 'add_ln727' <Predicate = (!icmp_ln137)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.68>
ST_8 : Operation 132 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln727 = add i19 %mul_ln727, i19 %zext_ln727_1"   --->   Operation 132 'add' 'add_ln727' <Predicate = (!icmp_ln137)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln727_2 = zext i19 %add_ln727"   --->   Operation 133 'zext' 'zext_ln727_2' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%node_embedding_V_addr_2 = getelementptr i32 %node_embedding_V, i64 0, i64 %zext_ln727_2"   --->   Operation 134 'getelementptr' 'node_embedding_V_addr_2' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_8 : Operation 135 [2/2] (2.03ns)   --->   "%node_embedding_V_load = load i19 %node_embedding_V_addr_2"   --->   Operation 135 'load' 'node_embedding_V_load' <Predicate = (!icmp_ln137)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300000> <RAM>

State 9 <SV = 8> <Delay = 2.03>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%message_V_addr = getelementptr i32 %message_V, i64 0, i64 %zext_ln727_2"   --->   Operation 136 'getelementptr' 'message_V_addr' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_9 : Operation 137 [1/2] (2.03ns)   --->   "%node_embedding_V_load = load i19 %node_embedding_V_addr_2"   --->   Operation 137 'load' 'node_embedding_V_load' <Predicate = (!icmp_ln137)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300000> <RAM>
ST_9 : Operation 138 [2/2] (2.03ns)   --->   "%lhs = load i19 %message_V_addr"   --->   Operation 138 'load' 'lhs' <Predicate = (!icmp_ln137)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300000> <RAM>

State 10 <SV = 9> <Delay = 5.35>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_137_3_VITIS_LOOP_138_4_str"   --->   Operation 139 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%empty_257 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4800, i64 4800, i64 4800"   --->   Operation 140 'speclooptripcount' 'empty_257' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 141 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%dim_cast = zext i9 %select_ln137" [GIN_compute.cpp:137]   --->   Operation 142 'zext' 'dim_cast' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%specloopname_ln138 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [GIN_compute.cpp:138]   --->   Operation 143 'specloopname' 'specloopname_ln138' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i32 %node_embedding_V_load"   --->   Operation 144 'sext' 'sext_ln1118' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (3.14ns)   --->   "%r_V_34 = mul i54 %add_i_i_cast, i54 %sext_ln1118"   --->   Operation 145 'mul' 'r_V_34' <Predicate = (!icmp_ln137)> <Delay = 3.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 146 [1/2] (2.03ns)   --->   "%lhs = load i19 %message_V_addr"   --->   Operation 146 'load' 'lhs' <Predicate = (!icmp_ln137)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300000> <RAM>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%lhs_34 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %lhs, i22 0"   --->   Operation 147 'bitconcatenate' 'lhs_34' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (1.01ns)   --->   "%ret_V = add i54 %lhs_34, i54 %r_V_34"   --->   Operation 148 'add' 'ret_V' <Predicate = (!icmp_ln137)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V, i32 22, i32 53"   --->   Operation 149 'partselect' 'trunc_ln' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%mlp_buf_1_V_0_addr = getelementptr i32 %mlp_buf_1_V_0, i64 0, i64 %dim_cast" [GIN_compute.cpp:139]   --->   Operation 150 'getelementptr' 'mlp_buf_1_V_0_addr' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%mlp_buf_1_V_1_addr = getelementptr i32 %mlp_buf_1_V_1, i64 0, i64 %dim_cast" [GIN_compute.cpp:139]   --->   Operation 151 'getelementptr' 'mlp_buf_1_V_1_addr' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%mlp_buf_1_V_2_addr = getelementptr i32 %mlp_buf_1_V_2, i64 0, i64 %dim_cast" [GIN_compute.cpp:139]   --->   Operation 152 'getelementptr' 'mlp_buf_1_V_2_addr' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%mlp_buf_1_V_3_addr = getelementptr i32 %mlp_buf_1_V_3, i64 0, i64 %dim_cast" [GIN_compute.cpp:139]   --->   Operation 153 'getelementptr' 'mlp_buf_1_V_3_addr' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%mlp_buf_1_V_4_addr = getelementptr i32 %mlp_buf_1_V_4, i64 0, i64 %dim_cast" [GIN_compute.cpp:139]   --->   Operation 154 'getelementptr' 'mlp_buf_1_V_4_addr' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%mlp_buf_1_V_5_addr = getelementptr i32 %mlp_buf_1_V_5, i64 0, i64 %dim_cast" [GIN_compute.cpp:139]   --->   Operation 155 'getelementptr' 'mlp_buf_1_V_5_addr' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%mlp_buf_1_V_6_addr = getelementptr i32 %mlp_buf_1_V_6, i64 0, i64 %dim_cast" [GIN_compute.cpp:139]   --->   Operation 156 'getelementptr' 'mlp_buf_1_V_6_addr' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%mlp_buf_1_V_7_addr = getelementptr i32 %mlp_buf_1_V_7, i64 0, i64 %dim_cast" [GIN_compute.cpp:139]   --->   Operation 157 'getelementptr' 'mlp_buf_1_V_7_addr' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%mlp_buf_1_V_8_addr = getelementptr i32 %mlp_buf_1_V_8, i64 0, i64 %dim_cast" [GIN_compute.cpp:139]   --->   Operation 158 'getelementptr' 'mlp_buf_1_V_8_addr' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%mlp_buf_1_V_9_addr = getelementptr i32 %mlp_buf_1_V_9, i64 0, i64 %dim_cast" [GIN_compute.cpp:139]   --->   Operation 159 'getelementptr' 'mlp_buf_1_V_9_addr' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%mlp_buf_1_V_10_addr = getelementptr i32 %mlp_buf_1_V_10, i64 0, i64 %dim_cast" [GIN_compute.cpp:139]   --->   Operation 160 'getelementptr' 'mlp_buf_1_V_10_addr' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%mlp_buf_1_V_11_addr = getelementptr i32 %mlp_buf_1_V_11, i64 0, i64 %dim_cast" [GIN_compute.cpp:139]   --->   Operation 161 'getelementptr' 'mlp_buf_1_V_11_addr' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%mlp_buf_1_V_12_addr = getelementptr i32 %mlp_buf_1_V_12, i64 0, i64 %dim_cast" [GIN_compute.cpp:139]   --->   Operation 162 'getelementptr' 'mlp_buf_1_V_12_addr' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%mlp_buf_1_V_13_addr = getelementptr i32 %mlp_buf_1_V_13, i64 0, i64 %dim_cast" [GIN_compute.cpp:139]   --->   Operation 163 'getelementptr' 'mlp_buf_1_V_13_addr' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%mlp_buf_1_V_14_addr = getelementptr i32 %mlp_buf_1_V_14, i64 0, i64 %dim_cast" [GIN_compute.cpp:139]   --->   Operation 164 'getelementptr' 'mlp_buf_1_V_14_addr' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%mlp_buf_1_V_15_addr = getelementptr i32 %mlp_buf_1_V_15, i64 0, i64 %dim_cast" [GIN_compute.cpp:139]   --->   Operation 165 'getelementptr' 'mlp_buf_1_V_15_addr' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (1.19ns)   --->   "%store_ln139 = store i32 %trunc_ln, i9 %mlp_buf_1_V_14_addr" [GIN_compute.cpp:139]   --->   Operation 166 'store' 'store_ln139' <Predicate = (trunc_ln137 == 14)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln139 = br void %_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split16" [GIN_compute.cpp:139]   --->   Operation 167 'br' 'br_ln139' <Predicate = (trunc_ln137 == 14)> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (1.19ns)   --->   "%store_ln139 = store i32 %trunc_ln, i9 %mlp_buf_1_V_13_addr" [GIN_compute.cpp:139]   --->   Operation 168 'store' 'store_ln139' <Predicate = (trunc_ln137 == 13)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln139 = br void %_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split16" [GIN_compute.cpp:139]   --->   Operation 169 'br' 'br_ln139' <Predicate = (trunc_ln137 == 13)> <Delay = 0.00>
ST_10 : Operation 170 [1/1] (1.19ns)   --->   "%store_ln139 = store i32 %trunc_ln, i9 %mlp_buf_1_V_12_addr" [GIN_compute.cpp:139]   --->   Operation 170 'store' 'store_ln139' <Predicate = (trunc_ln137 == 12)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln139 = br void %_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split16" [GIN_compute.cpp:139]   --->   Operation 171 'br' 'br_ln139' <Predicate = (trunc_ln137 == 12)> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (1.19ns)   --->   "%store_ln139 = store i32 %trunc_ln, i9 %mlp_buf_1_V_11_addr" [GIN_compute.cpp:139]   --->   Operation 172 'store' 'store_ln139' <Predicate = (trunc_ln137 == 11)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln139 = br void %_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split16" [GIN_compute.cpp:139]   --->   Operation 173 'br' 'br_ln139' <Predicate = (trunc_ln137 == 11)> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (1.19ns)   --->   "%store_ln139 = store i32 %trunc_ln, i9 %mlp_buf_1_V_10_addr" [GIN_compute.cpp:139]   --->   Operation 174 'store' 'store_ln139' <Predicate = (trunc_ln137 == 10)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln139 = br void %_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split16" [GIN_compute.cpp:139]   --->   Operation 175 'br' 'br_ln139' <Predicate = (trunc_ln137 == 10)> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (1.19ns)   --->   "%store_ln139 = store i32 %trunc_ln, i9 %mlp_buf_1_V_9_addr" [GIN_compute.cpp:139]   --->   Operation 176 'store' 'store_ln139' <Predicate = (trunc_ln137 == 9)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln139 = br void %_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split16" [GIN_compute.cpp:139]   --->   Operation 177 'br' 'br_ln139' <Predicate = (trunc_ln137 == 9)> <Delay = 0.00>
ST_10 : Operation 178 [1/1] (1.19ns)   --->   "%store_ln139 = store i32 %trunc_ln, i9 %mlp_buf_1_V_8_addr" [GIN_compute.cpp:139]   --->   Operation 178 'store' 'store_ln139' <Predicate = (trunc_ln137 == 8)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln139 = br void %_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split16" [GIN_compute.cpp:139]   --->   Operation 179 'br' 'br_ln139' <Predicate = (trunc_ln137 == 8)> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (1.19ns)   --->   "%store_ln139 = store i32 %trunc_ln, i9 %mlp_buf_1_V_7_addr" [GIN_compute.cpp:139]   --->   Operation 180 'store' 'store_ln139' <Predicate = (trunc_ln137 == 7)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln139 = br void %_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split16" [GIN_compute.cpp:139]   --->   Operation 181 'br' 'br_ln139' <Predicate = (trunc_ln137 == 7)> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (1.19ns)   --->   "%store_ln139 = store i32 %trunc_ln, i9 %mlp_buf_1_V_6_addr" [GIN_compute.cpp:139]   --->   Operation 182 'store' 'store_ln139' <Predicate = (trunc_ln137 == 6)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln139 = br void %_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split16" [GIN_compute.cpp:139]   --->   Operation 183 'br' 'br_ln139' <Predicate = (trunc_ln137 == 6)> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (1.19ns)   --->   "%store_ln139 = store i32 %trunc_ln, i9 %mlp_buf_1_V_5_addr" [GIN_compute.cpp:139]   --->   Operation 184 'store' 'store_ln139' <Predicate = (trunc_ln137 == 5)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln139 = br void %_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split16" [GIN_compute.cpp:139]   --->   Operation 185 'br' 'br_ln139' <Predicate = (trunc_ln137 == 5)> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (1.19ns)   --->   "%store_ln139 = store i32 %trunc_ln, i9 %mlp_buf_1_V_4_addr" [GIN_compute.cpp:139]   --->   Operation 186 'store' 'store_ln139' <Predicate = (trunc_ln137 == 4)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln139 = br void %_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split16" [GIN_compute.cpp:139]   --->   Operation 187 'br' 'br_ln139' <Predicate = (trunc_ln137 == 4)> <Delay = 0.00>
ST_10 : Operation 188 [1/1] (1.19ns)   --->   "%store_ln139 = store i32 %trunc_ln, i9 %mlp_buf_1_V_3_addr" [GIN_compute.cpp:139]   --->   Operation 188 'store' 'store_ln139' <Predicate = (trunc_ln137 == 3)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln139 = br void %_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split16" [GIN_compute.cpp:139]   --->   Operation 189 'br' 'br_ln139' <Predicate = (trunc_ln137 == 3)> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (1.19ns)   --->   "%store_ln139 = store i32 %trunc_ln, i9 %mlp_buf_1_V_2_addr" [GIN_compute.cpp:139]   --->   Operation 190 'store' 'store_ln139' <Predicate = (trunc_ln137 == 2)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_10 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln139 = br void %_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split16" [GIN_compute.cpp:139]   --->   Operation 191 'br' 'br_ln139' <Predicate = (trunc_ln137 == 2)> <Delay = 0.00>
ST_10 : Operation 192 [1/1] (1.19ns)   --->   "%store_ln139 = store i32 %trunc_ln, i9 %mlp_buf_1_V_1_addr" [GIN_compute.cpp:139]   --->   Operation 192 'store' 'store_ln139' <Predicate = (trunc_ln137 == 1)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln139 = br void %_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split16" [GIN_compute.cpp:139]   --->   Operation 193 'br' 'br_ln139' <Predicate = (trunc_ln137 == 1)> <Delay = 0.00>
ST_10 : Operation 194 [1/1] (1.19ns)   --->   "%store_ln139 = store i32 %trunc_ln, i9 %mlp_buf_1_V_0_addr" [GIN_compute.cpp:139]   --->   Operation 194 'store' 'store_ln139' <Predicate = (trunc_ln137 == 0)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln139 = br void %_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split16" [GIN_compute.cpp:139]   --->   Operation 195 'br' 'br_ln139' <Predicate = (trunc_ln137 == 0)> <Delay = 0.00>
ST_10 : Operation 196 [1/1] (1.19ns)   --->   "%store_ln139 = store i32 %trunc_ln, i9 %mlp_buf_1_V_15_addr" [GIN_compute.cpp:139]   --->   Operation 196 'store' 'store_ln139' <Predicate = (trunc_ln137 == 15)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln139 = br void %_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split16" [GIN_compute.cpp:139]   --->   Operation 197 'br' 'br_ln139' <Predicate = (trunc_ln137 == 15)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 0.00>
ST_11 : Operation 198 [2/2] (0.00ns)   --->   "%call_ln153 = call void @MLP_batch_nodes<300, 600>, i32 %mlp_buf_1_V_0, i32 %mlp_buf_1_V_1, i32 %mlp_buf_1_V_2, i32 %mlp_buf_1_V_3, i32 %mlp_buf_1_V_4, i32 %mlp_buf_1_V_5, i32 %mlp_buf_1_V_6, i32 %mlp_buf_1_V_7, i32 %mlp_buf_1_V_8, i32 %mlp_buf_1_V_9, i32 %mlp_buf_1_V_10, i32 %mlp_buf_1_V_11, i32 %mlp_buf_1_V_12, i32 %mlp_buf_1_V_13, i32 %mlp_buf_1_V_14, i32 %mlp_buf_1_V_15, i31 %mlp_buf_2_V_0, i31 %mlp_buf_2_V_1, i31 %mlp_buf_2_V_2, i31 %mlp_buf_2_V_3, i31 %mlp_buf_2_V_4, i31 %mlp_buf_2_V_5, i31 %mlp_buf_2_V_6, i31 %mlp_buf_2_V_7, i31 %mlp_buf_2_V_8, i31 %mlp_buf_2_V_9, i31 %mlp_buf_2_V_10, i31 %mlp_buf_2_V_11, i31 %mlp_buf_2_V_12, i31 %mlp_buf_2_V_13, i31 %mlp_buf_2_V_14, i31 %mlp_buf_2_V_15, i10 %dim_out, i32 %mlp_1_weights_V, i32 %mlp_1_bias_V" [GIN_compute.cpp:153]   --->   Operation 198 'call' 'call_ln153' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 6> <Delay = 0.00>
ST_12 : Operation 199 [1/2] (0.00ns)   --->   "%call_ln153 = call void @MLP_batch_nodes<300, 600>, i32 %mlp_buf_1_V_0, i32 %mlp_buf_1_V_1, i32 %mlp_buf_1_V_2, i32 %mlp_buf_1_V_3, i32 %mlp_buf_1_V_4, i32 %mlp_buf_1_V_5, i32 %mlp_buf_1_V_6, i32 %mlp_buf_1_V_7, i32 %mlp_buf_1_V_8, i32 %mlp_buf_1_V_9, i32 %mlp_buf_1_V_10, i32 %mlp_buf_1_V_11, i32 %mlp_buf_1_V_12, i32 %mlp_buf_1_V_13, i32 %mlp_buf_1_V_14, i32 %mlp_buf_1_V_15, i31 %mlp_buf_2_V_0, i31 %mlp_buf_2_V_1, i31 %mlp_buf_2_V_2, i31 %mlp_buf_2_V_3, i31 %mlp_buf_2_V_4, i31 %mlp_buf_2_V_5, i31 %mlp_buf_2_V_6, i31 %mlp_buf_2_V_7, i31 %mlp_buf_2_V_8, i31 %mlp_buf_2_V_9, i31 %mlp_buf_2_V_10, i31 %mlp_buf_2_V_11, i31 %mlp_buf_2_V_12, i31 %mlp_buf_2_V_13, i31 %mlp_buf_2_V_14, i31 %mlp_buf_2_V_15, i10 %dim_out, i32 %mlp_1_weights_V, i32 %mlp_1_bias_V" [GIN_compute.cpp:153]   --->   Operation 199 'call' 'call_ln153' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 200 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 13 <SV = 4> <Delay = 1.14>
ST_13 : Operation 201 [1/1] (0.00ns)   --->   "%dim_out_2 = phi i9 %add_ln166, void, i9 0, void %.preheader.preheader" [GIN_compute.cpp:168]   --->   Operation 201 'phi' 'dim_out_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 202 [1/1] (0.71ns)   --->   "%add_ln166 = add i9 %dim_out_2, i9 1" [GIN_compute.cpp:166]   --->   Operation 202 'add' 'add_ln166' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln166 = zext i9 %dim_out_2" [GIN_compute.cpp:166]   --->   Operation 203 'zext' 'zext_ln166' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln166_1 = zext i9 %dim_out_2" [GIN_compute.cpp:166]   --->   Operation 204 'zext' 'zext_ln166_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 205 [1/1] (0.59ns)   --->   "%icmp_ln166 = icmp_eq  i9 %dim_out_2, i9 300" [GIN_compute.cpp:166]   --->   Operation 205 'icmp' 'icmp_ln166' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 206 [1/1] (0.00ns)   --->   "%empty_258 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 300, i64 300, i64 300"   --->   Operation 206 'speclooptripcount' 'empty_258' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln166 = br i1 %icmp_ln166, void %.split7, void" [GIN_compute.cpp:166]   --->   Operation 207 'br' 'br_ln166' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 208 [2/2] (0.00ns)   --->   "%call_ln168 = call void @MLP_batch_nodes<600, 300>, i31 %mlp_buf_2_V_0, i31 %mlp_buf_2_V_1, i31 %mlp_buf_2_V_2, i31 %mlp_buf_2_V_3, i31 %mlp_buf_2_V_4, i31 %mlp_buf_2_V_5, i31 %mlp_buf_2_V_6, i31 %mlp_buf_2_V_7, i31 %mlp_buf_2_V_8, i31 %mlp_buf_2_V_9, i31 %mlp_buf_2_V_10, i31 %mlp_buf_2_V_11, i31 %mlp_buf_2_V_12, i31 %mlp_buf_2_V_13, i31 %mlp_buf_2_V_14, i31 %mlp_buf_2_V_15, i32 %mlp_buf_3_0, i32 %mlp_buf_3_1, i32 %mlp_buf_3_2, i32 %mlp_buf_3_3, i32 %mlp_buf_3_4, i32 %mlp_buf_3_5, i32 %mlp_buf_3_6, i32 %mlp_buf_3_7, i32 %mlp_buf_3_8, i32 %mlp_buf_3_9, i32 %mlp_buf_3_10, i32 %mlp_buf_3_11, i32 %mlp_buf_3_12, i32 %mlp_buf_3_13, i32 %mlp_buf_3_14, i32 %mlp_buf_3_15, i9 %dim_out_2, i1 %do_relu, i32 %mlp_2_weights_V, i32 %mlp_2_bias_V" [GIN_compute.cpp:168]   --->   Operation 208 'call' 'call_ln168' <Predicate = (!icmp_ln166)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 209 [1/1] (1.14ns)   --->   "%add_ln132 = add i64 %nd, i64 16" [GIN_compute.cpp:132]   --->   Operation 209 'add' 'add_ln132' <Predicate = (icmp_ln166)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 210 'br' 'br_ln0' <Predicate = (icmp_ln166)> <Delay = 0.00>

State 14 <SV = 5> <Delay = 0.00>
ST_14 : Operation 211 [1/2] (0.00ns)   --->   "%call_ln168 = call void @MLP_batch_nodes<600, 300>, i31 %mlp_buf_2_V_0, i31 %mlp_buf_2_V_1, i31 %mlp_buf_2_V_2, i31 %mlp_buf_2_V_3, i31 %mlp_buf_2_V_4, i31 %mlp_buf_2_V_5, i31 %mlp_buf_2_V_6, i31 %mlp_buf_2_V_7, i31 %mlp_buf_2_V_8, i31 %mlp_buf_2_V_9, i31 %mlp_buf_2_V_10, i31 %mlp_buf_2_V_11, i31 %mlp_buf_2_V_12, i31 %mlp_buf_2_V_13, i31 %mlp_buf_2_V_14, i31 %mlp_buf_2_V_15, i32 %mlp_buf_3_0, i32 %mlp_buf_3_1, i32 %mlp_buf_3_2, i32 %mlp_buf_3_3, i32 %mlp_buf_3_4, i32 %mlp_buf_3_5, i32 %mlp_buf_3_6, i32 %mlp_buf_3_7, i32 %mlp_buf_3_8, i32 %mlp_buf_3_9, i32 %mlp_buf_3_10, i32 %mlp_buf_3_11, i32 %mlp_buf_3_12, i32 %mlp_buf_3_13, i32 %mlp_buf_3_14, i32 %mlp_buf_3_15, i9 %dim_out_2, i1 %do_relu, i32 %mlp_2_weights_V, i32 %mlp_2_bias_V" [GIN_compute.cpp:168]   --->   Operation 211 'call' 'call_ln168' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 6> <Delay = 1.19>
ST_15 : Operation 212 [1/1] (0.00ns)   --->   "%mlp_buf_3_0_addr = getelementptr i32 %mlp_buf_3_0, i64 0, i64 %zext_ln166" [GIN_compute.cpp:171]   --->   Operation 212 'getelementptr' 'mlp_buf_3_0_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 213 [2/2] (1.19ns)   --->   "%mlp_buf_3_0_load = load i9 %mlp_buf_3_0_addr" [GIN_compute.cpp:171]   --->   Operation 213 'load' 'mlp_buf_3_0_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_15 : Operation 214 [1/1] (0.00ns)   --->   "%mlp_buf_3_1_addr = getelementptr i32 %mlp_buf_3_1, i64 0, i64 %zext_ln166" [GIN_compute.cpp:171]   --->   Operation 214 'getelementptr' 'mlp_buf_3_1_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 215 [2/2] (1.19ns)   --->   "%mlp_buf_3_1_load = load i9 %mlp_buf_3_1_addr" [GIN_compute.cpp:171]   --->   Operation 215 'load' 'mlp_buf_3_1_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_15 : Operation 216 [1/1] (0.00ns)   --->   "%mlp_buf_3_2_addr = getelementptr i32 %mlp_buf_3_2, i64 0, i64 %zext_ln166" [GIN_compute.cpp:171]   --->   Operation 216 'getelementptr' 'mlp_buf_3_2_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 217 [2/2] (1.19ns)   --->   "%mlp_buf_3_2_load = load i9 %mlp_buf_3_2_addr" [GIN_compute.cpp:171]   --->   Operation 217 'load' 'mlp_buf_3_2_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_15 : Operation 218 [1/1] (0.00ns)   --->   "%mlp_buf_3_3_addr = getelementptr i32 %mlp_buf_3_3, i64 0, i64 %zext_ln166" [GIN_compute.cpp:171]   --->   Operation 218 'getelementptr' 'mlp_buf_3_3_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 219 [2/2] (1.19ns)   --->   "%mlp_buf_3_3_load = load i9 %mlp_buf_3_3_addr" [GIN_compute.cpp:171]   --->   Operation 219 'load' 'mlp_buf_3_3_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_15 : Operation 220 [1/1] (0.00ns)   --->   "%mlp_buf_3_4_addr = getelementptr i32 %mlp_buf_3_4, i64 0, i64 %zext_ln166" [GIN_compute.cpp:171]   --->   Operation 220 'getelementptr' 'mlp_buf_3_4_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 221 [2/2] (1.19ns)   --->   "%mlp_buf_3_4_load = load i9 %mlp_buf_3_4_addr" [GIN_compute.cpp:171]   --->   Operation 221 'load' 'mlp_buf_3_4_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_15 : Operation 222 [1/1] (0.00ns)   --->   "%mlp_buf_3_5_addr = getelementptr i32 %mlp_buf_3_5, i64 0, i64 %zext_ln166" [GIN_compute.cpp:171]   --->   Operation 222 'getelementptr' 'mlp_buf_3_5_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 223 [2/2] (1.19ns)   --->   "%mlp_buf_3_5_load = load i9 %mlp_buf_3_5_addr" [GIN_compute.cpp:171]   --->   Operation 223 'load' 'mlp_buf_3_5_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_15 : Operation 224 [1/1] (0.00ns)   --->   "%mlp_buf_3_6_addr = getelementptr i32 %mlp_buf_3_6, i64 0, i64 %zext_ln166" [GIN_compute.cpp:171]   --->   Operation 224 'getelementptr' 'mlp_buf_3_6_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 225 [2/2] (1.19ns)   --->   "%mlp_buf_3_6_load = load i9 %mlp_buf_3_6_addr" [GIN_compute.cpp:171]   --->   Operation 225 'load' 'mlp_buf_3_6_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_15 : Operation 226 [1/1] (0.00ns)   --->   "%mlp_buf_3_7_addr = getelementptr i32 %mlp_buf_3_7, i64 0, i64 %zext_ln166" [GIN_compute.cpp:171]   --->   Operation 226 'getelementptr' 'mlp_buf_3_7_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 227 [2/2] (1.19ns)   --->   "%mlp_buf_3_7_load = load i9 %mlp_buf_3_7_addr" [GIN_compute.cpp:171]   --->   Operation 227 'load' 'mlp_buf_3_7_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_15 : Operation 228 [1/1] (0.00ns)   --->   "%mlp_buf_3_8_addr = getelementptr i32 %mlp_buf_3_8, i64 0, i64 %zext_ln166" [GIN_compute.cpp:171]   --->   Operation 228 'getelementptr' 'mlp_buf_3_8_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 229 [2/2] (1.19ns)   --->   "%mlp_buf_3_8_load = load i9 %mlp_buf_3_8_addr" [GIN_compute.cpp:171]   --->   Operation 229 'load' 'mlp_buf_3_8_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_15 : Operation 230 [1/1] (0.00ns)   --->   "%mlp_buf_3_9_addr = getelementptr i32 %mlp_buf_3_9, i64 0, i64 %zext_ln166" [GIN_compute.cpp:171]   --->   Operation 230 'getelementptr' 'mlp_buf_3_9_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 231 [2/2] (1.19ns)   --->   "%mlp_buf_3_9_load = load i9 %mlp_buf_3_9_addr" [GIN_compute.cpp:171]   --->   Operation 231 'load' 'mlp_buf_3_9_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_15 : Operation 232 [1/1] (0.00ns)   --->   "%mlp_buf_3_10_addr = getelementptr i32 %mlp_buf_3_10, i64 0, i64 %zext_ln166" [GIN_compute.cpp:171]   --->   Operation 232 'getelementptr' 'mlp_buf_3_10_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 233 [2/2] (1.19ns)   --->   "%mlp_buf_3_10_load = load i9 %mlp_buf_3_10_addr" [GIN_compute.cpp:171]   --->   Operation 233 'load' 'mlp_buf_3_10_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_15 : Operation 234 [1/1] (0.00ns)   --->   "%mlp_buf_3_11_addr = getelementptr i32 %mlp_buf_3_11, i64 0, i64 %zext_ln166" [GIN_compute.cpp:171]   --->   Operation 234 'getelementptr' 'mlp_buf_3_11_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 235 [2/2] (1.19ns)   --->   "%mlp_buf_3_11_load = load i9 %mlp_buf_3_11_addr" [GIN_compute.cpp:171]   --->   Operation 235 'load' 'mlp_buf_3_11_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_15 : Operation 236 [1/1] (0.00ns)   --->   "%mlp_buf_3_12_addr = getelementptr i32 %mlp_buf_3_12, i64 0, i64 %zext_ln166" [GIN_compute.cpp:171]   --->   Operation 236 'getelementptr' 'mlp_buf_3_12_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 237 [2/2] (1.19ns)   --->   "%mlp_buf_3_12_load = load i9 %mlp_buf_3_12_addr" [GIN_compute.cpp:171]   --->   Operation 237 'load' 'mlp_buf_3_12_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_15 : Operation 238 [1/1] (0.00ns)   --->   "%mlp_buf_3_13_addr = getelementptr i32 %mlp_buf_3_13, i64 0, i64 %zext_ln166" [GIN_compute.cpp:171]   --->   Operation 238 'getelementptr' 'mlp_buf_3_13_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 239 [2/2] (1.19ns)   --->   "%mlp_buf_3_13_load = load i9 %mlp_buf_3_13_addr" [GIN_compute.cpp:171]   --->   Operation 239 'load' 'mlp_buf_3_13_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_15 : Operation 240 [1/1] (0.00ns)   --->   "%mlp_buf_3_14_addr = getelementptr i32 %mlp_buf_3_14, i64 0, i64 %zext_ln166" [GIN_compute.cpp:171]   --->   Operation 240 'getelementptr' 'mlp_buf_3_14_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 241 [2/2] (1.19ns)   --->   "%mlp_buf_3_14_load = load i9 %mlp_buf_3_14_addr" [GIN_compute.cpp:171]   --->   Operation 241 'load' 'mlp_buf_3_14_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_15 : Operation 242 [1/1] (0.00ns)   --->   "%mlp_buf_3_15_addr = getelementptr i32 %mlp_buf_3_15, i64 0, i64 %zext_ln166" [GIN_compute.cpp:171]   --->   Operation 242 'getelementptr' 'mlp_buf_3_15_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 243 [2/2] (1.19ns)   --->   "%mlp_buf_3_15_load = load i9 %mlp_buf_3_15_addr" [GIN_compute.cpp:171]   --->   Operation 243 'load' 'mlp_buf_3_15_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>

State 16 <SV = 7> <Delay = 1.19>
ST_16 : Operation 244 [1/1] (0.00ns)   --->   "%specloopname_ln166 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [GIN_compute.cpp:166]   --->   Operation 244 'specloopname' 'specloopname_ln166' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 245 [1/2] (1.19ns)   --->   "%mlp_buf_3_0_load = load i9 %mlp_buf_3_0_addr" [GIN_compute.cpp:171]   --->   Operation 245 'load' 'mlp_buf_3_0_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_16 : Operation 246 [1/2] (1.19ns)   --->   "%mlp_buf_3_1_load = load i9 %mlp_buf_3_1_addr" [GIN_compute.cpp:171]   --->   Operation 246 'load' 'mlp_buf_3_1_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_16 : Operation 247 [1/2] (1.19ns)   --->   "%mlp_buf_3_2_load = load i9 %mlp_buf_3_2_addr" [GIN_compute.cpp:171]   --->   Operation 247 'load' 'mlp_buf_3_2_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_16 : Operation 248 [1/2] (1.19ns)   --->   "%mlp_buf_3_3_load = load i9 %mlp_buf_3_3_addr" [GIN_compute.cpp:171]   --->   Operation 248 'load' 'mlp_buf_3_3_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_16 : Operation 249 [1/2] (1.19ns)   --->   "%mlp_buf_3_4_load = load i9 %mlp_buf_3_4_addr" [GIN_compute.cpp:171]   --->   Operation 249 'load' 'mlp_buf_3_4_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_16 : Operation 250 [1/2] (1.19ns)   --->   "%mlp_buf_3_5_load = load i9 %mlp_buf_3_5_addr" [GIN_compute.cpp:171]   --->   Operation 250 'load' 'mlp_buf_3_5_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_16 : Operation 251 [1/2] (1.19ns)   --->   "%mlp_buf_3_6_load = load i9 %mlp_buf_3_6_addr" [GIN_compute.cpp:171]   --->   Operation 251 'load' 'mlp_buf_3_6_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_16 : Operation 252 [1/2] (1.19ns)   --->   "%mlp_buf_3_7_load = load i9 %mlp_buf_3_7_addr" [GIN_compute.cpp:171]   --->   Operation 252 'load' 'mlp_buf_3_7_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_16 : Operation 253 [1/2] (1.19ns)   --->   "%mlp_buf_3_8_load = load i9 %mlp_buf_3_8_addr" [GIN_compute.cpp:171]   --->   Operation 253 'load' 'mlp_buf_3_8_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_16 : Operation 254 [1/2] (1.19ns)   --->   "%mlp_buf_3_9_load = load i9 %mlp_buf_3_9_addr" [GIN_compute.cpp:171]   --->   Operation 254 'load' 'mlp_buf_3_9_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_16 : Operation 255 [1/2] (1.19ns)   --->   "%mlp_buf_3_10_load = load i9 %mlp_buf_3_10_addr" [GIN_compute.cpp:171]   --->   Operation 255 'load' 'mlp_buf_3_10_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_16 : Operation 256 [1/2] (1.19ns)   --->   "%mlp_buf_3_11_load = load i9 %mlp_buf_3_11_addr" [GIN_compute.cpp:171]   --->   Operation 256 'load' 'mlp_buf_3_11_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_16 : Operation 257 [1/2] (1.19ns)   --->   "%mlp_buf_3_12_load = load i9 %mlp_buf_3_12_addr" [GIN_compute.cpp:171]   --->   Operation 257 'load' 'mlp_buf_3_12_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_16 : Operation 258 [1/2] (1.19ns)   --->   "%mlp_buf_3_13_load = load i9 %mlp_buf_3_13_addr" [GIN_compute.cpp:171]   --->   Operation 258 'load' 'mlp_buf_3_13_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_16 : Operation 259 [1/2] (1.19ns)   --->   "%mlp_buf_3_14_load = load i9 %mlp_buf_3_14_addr" [GIN_compute.cpp:171]   --->   Operation 259 'load' 'mlp_buf_3_14_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_16 : Operation 260 [1/2] (1.19ns)   --->   "%mlp_buf_3_15_load = load i9 %mlp_buf_3_15_addr" [GIN_compute.cpp:171]   --->   Operation 260 'load' 'mlp_buf_3_15_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_16 : Operation 261 [1/1] (0.38ns)   --->   "%br_ln170 = br void" [GIN_compute.cpp:170]   --->   Operation 261 'br' 'br_ln170' <Predicate = true> <Delay = 0.38>

State 17 <SV = 8> <Delay = 1.72>
ST_17 : Operation 262 [1/1] (0.00ns)   --->   "%nn_1 = phi i5 %add_ln170, void %.split5, i5 0, void %.split7" [GIN_compute.cpp:170]   --->   Operation 262 'phi' 'nn_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 263 [1/1] (0.70ns)   --->   "%add_ln170 = add i5 %nn_1, i5 1" [GIN_compute.cpp:170]   --->   Operation 263 'add' 'add_ln170' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln170 = zext i5 %nn_1" [GIN_compute.cpp:170]   --->   Operation 264 'zext' 'zext_ln170' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 265 [1/1] (0.63ns)   --->   "%icmp_ln170 = icmp_eq  i5 %nn_1, i5 16" [GIN_compute.cpp:170]   --->   Operation 265 'icmp' 'icmp_ln170' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 266 [1/1] (0.00ns)   --->   "%empty_259 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 266 'speclooptripcount' 'empty_259' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 267 [1/1] (0.00ns)   --->   "%br_ln170 = br i1 %icmp_ln170, void %.split5, void" [GIN_compute.cpp:170]   --->   Operation 267 'br' 'br_ln170' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln171 = trunc i5 %nn_1" [GIN_compute.cpp:171]   --->   Operation 268 'trunc' 'trunc_ln171' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_17 : Operation 269 [1/1] (0.72ns)   --->   "%add_ln171 = add i10 %trunc_ln132, i10 %zext_ln170" [GIN_compute.cpp:171]   --->   Operation 269 'add' 'add_ln171' <Predicate = (!icmp_ln170)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln171 = zext i10 %add_ln171" [GIN_compute.cpp:171]   --->   Operation 270 'zext' 'zext_ln171' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_17 : Operation 271 [3/3] (0.99ns) (grouped into DSP with root node add_ln171_1)   --->   "%mul_ln171 = mul i19 %zext_ln171, i19 300" [GIN_compute.cpp:171]   --->   Operation 271 'mul' 'mul_ln171' <Predicate = (!icmp_ln170)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 272 [1/1] (0.49ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 %mlp_buf_3_0_load, i32 %mlp_buf_3_1_load, i32 %mlp_buf_3_2_load, i32 %mlp_buf_3_3_load, i32 %mlp_buf_3_4_load, i32 %mlp_buf_3_5_load, i32 %mlp_buf_3_6_load, i32 %mlp_buf_3_7_load, i32 %mlp_buf_3_8_load, i32 %mlp_buf_3_9_load, i32 %mlp_buf_3_10_load, i32 %mlp_buf_3_11_load, i32 %mlp_buf_3_12_load, i32 %mlp_buf_3_13_load, i32 %mlp_buf_3_14_load, i32 %mlp_buf_3_15_load, i4 %trunc_ln171" [GIN_compute.cpp:171]   --->   Operation 272 'mux' 'tmp' <Predicate = (!icmp_ln170)> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 273 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 273 'br' 'br_ln0' <Predicate = (icmp_ln170)> <Delay = 0.00>

State 18 <SV = 9> <Delay = 0.99>
ST_18 : Operation 274 [2/3] (0.99ns) (grouped into DSP with root node add_ln171_1)   --->   "%mul_ln171 = mul i19 %zext_ln171, i19 300" [GIN_compute.cpp:171]   --->   Operation 274 'mul' 'mul_ln171' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 10> <Delay = 0.64>
ST_19 : Operation 275 [1/3] (0.00ns) (grouped into DSP with root node add_ln171_1)   --->   "%mul_ln171 = mul i19 %zext_ln171, i19 300" [GIN_compute.cpp:171]   --->   Operation 275 'mul' 'mul_ln171' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 276 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln171_1 = add i19 %mul_ln171, i19 %zext_ln166_1" [GIN_compute.cpp:171]   --->   Operation 276 'add' 'add_ln171_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 11> <Delay = 2.68>
ST_20 : Operation 277 [1/1] (0.00ns)   --->   "%specloopname_ln170 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [GIN_compute.cpp:170]   --->   Operation 277 'specloopname' 'specloopname_ln170' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 278 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln171_1 = add i19 %mul_ln171, i19 %zext_ln166_1" [GIN_compute.cpp:171]   --->   Operation 278 'add' 'add_ln171_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln171_1 = zext i19 %add_ln171_1" [GIN_compute.cpp:171]   --->   Operation 279 'zext' 'zext_ln171_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 280 [1/1] (0.00ns)   --->   "%node_embedding_V_addr = getelementptr i32 %node_embedding_V, i64 0, i64 %zext_ln171_1" [GIN_compute.cpp:171]   --->   Operation 280 'getelementptr' 'node_embedding_V_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 281 [1/1] (2.03ns)   --->   "%store_ln171 = store i32 %tmp, i19 %node_embedding_V_addr" [GIN_compute.cpp:171]   --->   Operation 281 'store' 'store_ln171' <Predicate = true> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300000> <RAM>
ST_20 : Operation 282 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 282 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.699ns
The critical path consists of the following:
	wire read on port 'layer' [17]  (0 ns)
	'getelementptr' operation ('mlp_eps_V_addr', GIN_compute.cpp:126) [68]  (0 ns)
	'load' operation ('_eps.V', GIN_compute.cpp:126) on array 'mlp_eps_V' [69]  (0.699 ns)

 <State 2>: 2.04ns
The critical path consists of the following:
	wire read on port 'num_of_nodes' [18]  (0 ns)
	'sub' operation ('sub_ln132', GIN_compute.cpp:132) [78]  (0.88 ns)
	'sub' operation ('sub_ln132_1', GIN_compute.cpp:132) [80]  (0.862 ns)
	'select' operation ('select_ln132', GIN_compute.cpp:132) [82]  (0 ns)
	'select' operation ('select_ln132_1', GIN_compute.cpp:132) [83]  (0.3 ns)

 <State 3>: 1.06ns
The critical path consists of the following:
	'phi' operation ('nd', GIN_compute.cpp:132) with incoming values : ('add_ln132', GIN_compute.cpp:132) [88]  (0 ns)
	'icmp' operation ('icmp_ln132', GIN_compute.cpp:132) [89]  (1.06 ns)

 <State 4>: 0.725ns
The critical path consists of the following:
	'phi' operation ('dim_out') with incoming values : ('dim_out', GIN_compute.cpp:134) [96]  (0 ns)
	'add' operation ('dim_out', GIN_compute.cpp:134) [97]  (0.725 ns)

 <State 5>: 2.71ns
The critical path consists of the following:
	'phi' operation ('nn', GIN_compute.cpp:137) with incoming values : ('select_ln137_1', GIN_compute.cpp:137) [106]  (0 ns)
	'add' operation ('add_ln137', GIN_compute.cpp:137) [113]  (0.707 ns)
	'select' operation ('select_ln137_1', GIN_compute.cpp:137) [118]  (0.278 ns)
	'add' operation ('add_ln137_1', GIN_compute.cpp:137) [120]  (0.725 ns)
	'mul' operation of DSP[127] ('mul_ln727') [122]  (0.996 ns)

 <State 6>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[127] ('mul_ln727') [122]  (0.996 ns)

 <State 7>: 0.645ns
The critical path consists of the following:
	'mul' operation of DSP[127] ('mul_ln727') [122]  (0 ns)
	'add' operation of DSP[127] ('add_ln727') [127]  (0.645 ns)

 <State 8>: 2.68ns
The critical path consists of the following:
	'add' operation of DSP[127] ('add_ln727') [127]  (0.645 ns)
	'getelementptr' operation ('node_embedding_V_addr_2') [130]  (0 ns)
	'load' operation ('node_embedding_V_load') on array 'node_embedding_V' [132]  (2.04 ns)

 <State 9>: 2.04ns
The critical path consists of the following:
	'load' operation ('node_embedding_V_load') on array 'node_embedding_V' [132]  (2.04 ns)

 <State 10>: 5.35ns
The critical path consists of the following:
	'mul' operation ('r.V') [134]  (3.15 ns)
	'add' operation ('ret.V') [137]  (1.01 ns)
	'store' operation ('store_ln139', GIN_compute.cpp:139) of variable 'trunc_ln' on array 'mlp_buf_1.V[15]', GIN_compute.cpp:128 [202]  (1.2 ns)

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 1.15ns
The critical path consists of the following:
	'add' operation ('add_ln132', GIN_compute.cpp:132) [278]  (1.15 ns)

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('mlp_buf_3_0_addr', GIN_compute.cpp:171) [223]  (0 ns)
	'load' operation ('mlp_buf_3_0_load', GIN_compute.cpp:171) on array 'mlp_buf_3_0' [224]  (1.2 ns)

 <State 16>: 1.2ns
The critical path consists of the following:
	'load' operation ('mlp_buf_3_0_load', GIN_compute.cpp:171) on array 'mlp_buf_3_0' [224]  (1.2 ns)

 <State 17>: 1.72ns
The critical path consists of the following:
	'phi' operation ('nn', GIN_compute.cpp:170) with incoming values : ('add_ln170', GIN_compute.cpp:170) [257]  (0 ns)
	'add' operation ('add_ln171', GIN_compute.cpp:171) [266]  (0.725 ns)
	'mul' operation of DSP[269] ('mul_ln171', GIN_compute.cpp:171) [268]  (0.996 ns)

 <State 18>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[269] ('mul_ln171', GIN_compute.cpp:171) [268]  (0.996 ns)

 <State 19>: 0.645ns
The critical path consists of the following:
	'mul' operation of DSP[269] ('mul_ln171', GIN_compute.cpp:171) [268]  (0 ns)
	'add' operation of DSP[269] ('add_ln171_1', GIN_compute.cpp:171) [269]  (0.645 ns)

 <State 20>: 2.68ns
The critical path consists of the following:
	'add' operation of DSP[269] ('add_ln171_1', GIN_compute.cpp:171) [269]  (0.645 ns)
	'getelementptr' operation ('node_embedding_V_addr', GIN_compute.cpp:171) [271]  (0 ns)
	'store' operation ('store_ln171', GIN_compute.cpp:171) of variable 'tmp', GIN_compute.cpp:171 on array 'node_embedding_V' [273]  (2.04 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
