# //  Questa Sim-64
# //  Version 2020.4 linux_x86_64 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom -reportprogress 300 -work work /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/constants.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:21:24 on Mar 26,2024
# vcom -reportprogress 300 -work work /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/constants.vhd 
# -- Loading package STANDARD
# -- Compiling package CONSTANTS
# End time: 14:21:25 on Mar 26,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/fa.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:21:25 on Mar 26,2024
# vcom -reportprogress 300 -work work /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 14:21:25 on Mar 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/fd.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:21:26 on Mar 26,2024
# vcom -reportprogress 300 -work work /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/fd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity FD
# -- Compiling architecture PIPPO of FD
# -- Compiling architecture PLUTO of FD
# -- Loading entity FD
# -- Compiling configuration CFG_FD_PIPPO
# -- Loading entity FD
# -- Loading architecture PIPPO of FD
# -- Compiling configuration CFG_FD_PLUTO
# -- Loading entity FD
# -- Loading architecture PLUTO of FD
# End time: 14:21:26 on Mar 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/iv.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:21:27 on Mar 26,2024
# vcom -reportprogress 300 -work work /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/iv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity IV
# -- Compiling architecture BEHAVIORAL of IV
# -- Compiling configuration CFG_IV_BEHAVIORAL
# -- Loading entity IV
# -- Loading architecture BEHAVIORAL of IV
# End time: 14:21:27 on Mar 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/nd2.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:21:28 on Mar 26,2024
# vcom -reportprogress 300 -work work /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/nd2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity ND2
# -- Compiling architecture ARCH1 of ND2
# -- Compiling architecture ARCH2 of ND2
# -- Loading entity ND2
# -- Compiling configuration CFG_ND2_ARCH1
# -- Loading entity ND2
# -- Loading architecture ARCH1 of ND2
# -- Compiling configuration CFG_ND2_ARCH2
# -- Loading entity ND2
# -- Loading architecture ARCH2 of ND2
# End time: 14:21:28 on Mar 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/mux21.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:21:30 on Mar 26,2024
# vcom -reportprogress 300 -work work /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/mux21.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity MUX21
# -- Compiling architecture BEHAVIORAL_1 of MUX21
# -- Compiling architecture BEHAVIORAL of MUX21
# -- Loading entity MUX21
# -- Compiling architecture BEHAVIORAL_3 of MUX21
# -- Loading entity MUX21
# -- Compiling architecture STRUCTURAL of MUX21
# -- Loading entity MUX21
# -- Compiling configuration CFG_MUX21_BEHAVIORAL_1
# -- Loading entity MUX21
# -- Loading architecture BEHAVIORAL_1 of MUX21
# -- Compiling configuration CFG_MUX21_BEHAVIORAL
# -- Loading entity MUX21
# -- Loading architecture BEHAVIORAL of MUX21
# -- Compiling configuration CFG_MUX21_BEHAVIORAL_3
# -- Loading entity MUX21
# -- Loading architecture BEHAVIORAL_3 of MUX21
# -- Compiling configuration CFG_MUX21_STRUCTURAL
# -- Loading entity MUX21
# -- Loading architecture STRUCTURAL of MUX21
# -- Loading entity IV
# -- Loading entity ND2
# -- Loading configuration cfg_iv_behavioral
# -- Loading configuration cfg_nd2_arch2
# End time: 14:21:30 on Mar 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/mux21_generic.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:21:31 on Mar 26,2024
# vcom -reportprogress 300 -work work /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/mux21_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity MUX21_GENERIC
# -- Compiling architecture BEHAVIORAL of MUX21_GENERIC
# -- Compiling architecture STRUCTURAL of MUX21_GENERIC
# -- Loading entity MUX21_GENERIC
# -- Compiling configuration CFG_MUX21_GENERIC_STRUCTURAL
# -- Loading entity MUX21_GENERIC
# -- Loading architecture STRUCTURAL of MUX21_GENERIC
# -- Loading entity MUX21
# -- Loading configuration cfg_mux21_structural
# -- Compiling configuration CFG_MUX21_GENERIC_BEHAVIORAL
# -- Loading entity MUX21_GENERIC
# -- Loading architecture BEHAVIORAL of MUX21_GENERIC
# End time: 14:21:31 on Mar 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/rca_generic.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:21:32 on Mar 26,2024
# vcom -reportprogress 300 -work work /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/rca_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA_GENERIC
# -- Compiling architecture STRUCTURAL of RCA_GENERIC
# -- Compiling architecture BEHAVIORAL of RCA_GENERIC
# -- Loading entity RCA_GENERIC
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA_GENERIC
# -- Loading architecture STRUCTURAL of RCA_GENERIC
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA_GENERIC
# -- Loading architecture BEHAVIORAL of RCA_GENERIC
# End time: 14:21:32 on Mar 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/accumulator.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:21:33 on Mar 26,2024
# vcom -reportprogress 300 -work work /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/accumulator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package CONSTANTS
# -- Compiling entity accumulator
# -- Compiling architecture structural of accumulator
# ** Error: /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/accumulator.vhd(60): near "port": syntax error
# ** Error: /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/accumulator.vhd(71): near "port": syntax error
# ** Error: /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/accumulator.vhd(81): near "port": syntax error
# ** Error: /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/accumulator.vhd(59): (vcom-1035) Formal port "A" has OPEN or no actual associated with it.
# ** Error: /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/accumulator.vhd(59): (vcom-1035) Formal port "B" has OPEN or no actual associated with it.
# ** Error: /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/accumulator.vhd(59): (vcom-1035) Formal port "S" has OPEN or no actual associated with it.
# ** Error: /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/accumulator.vhd(70): (vcom-1035) Formal port "A" has OPEN or no actual associated with it.
# ** Error: /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/accumulator.vhd(70): (vcom-1035) Formal port "B" has OPEN or no actual associated with it.
# ** Error: /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/accumulator.vhd(80): (vcom-1035) Formal port "D" has OPEN or no actual associated with it.
# ** Error: /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/accumulator.vhd(80): (vcom-1035) Formal port "CK" has OPEN or no actual associated with it.
# ** Error: /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/accumulator.vhd(80): (vcom-1035) Formal port "RESET" has OPEN or no actual associated with it.
# ** Note: /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/accumulator.vhd(89): VHDL Compiler exiting
# End time: 14:21:34 on Mar 26,2024, Elapsed time: 0:00:01
# Errors: 11, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/accumulator.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:30:33 on Mar 26,2024
# vcom -reportprogress 300 -work work /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/accumulator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package CONSTANTS
# -- Compiling entity accumulator
# -- Compiling architecture structural of accumulator
# ** Error: /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/accumulator.vhd(60): near "port": syntax error
# ** Error: /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/accumulator.vhd(71): near "port": syntax error
# ** Error: /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/accumulator.vhd(81): near "port": syntax error
# ** Error: /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/accumulator.vhd(59): (vcom-1035) Formal port "A_mux" has OPEN or no actual associated with it.
# ** Error: /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/accumulator.vhd(59): (vcom-1035) Formal port "B_mux" has OPEN or no actual associated with it.
# ** Error: /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/accumulator.vhd(59): (vcom-1035) Formal port "S_mux" has OPEN or no actual associated with it.
# ** Error: /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/accumulator.vhd(70): (vcom-1035) Formal port "A_add" has OPEN or no actual associated with it.
# ** Error: /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/accumulator.vhd(70): (vcom-1035) Formal port "B_add" has OPEN or no actual associated with it.
# ** Error: /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/accumulator.vhd(80): (vcom-1035) Formal port "D_reg" has OPEN or no actual associated with it.
# ** Error: /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/accumulator.vhd(80): (vcom-1035) Formal port "CK_reg" has OPEN or no actual associated with it.
# ** Error: /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/accumulator.vhd(80): (vcom-1035) Formal port "RESET_reg" has OPEN or no actual associated with it.
# ** Note: /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/accumulator.vhd(89): VHDL Compiler exiting
# End time: 14:30:33 on Mar 26,2024, Elapsed time: 0:00:00
# Errors: 11, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/accumulator.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:35:28 on Mar 26,2024
# vcom -reportprogress 300 -work work /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/accumulator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package CONSTANTS
# -- Compiling entity accumulator
# -- Compiling architecture structural of accumulator
# ** Error: /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/accumulator.vhd(61): near "port": syntax error
# ** Error: /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/accumulator.vhd(72): near "port": syntax error
# ** Error: /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/accumulator.vhd(82): near "port": syntax error
# ** Error: /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/accumulator.vhd(60): (vcom-1035) Formal port "A_mux" has OPEN or no actual associated with it.
# ** Error: /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/accumulator.vhd(60): (vcom-1035) Formal port "B_mux" has OPEN or no actual associated with it.
# ** Error: /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/accumulator.vhd(60): (vcom-1035) Formal port "S_mux" has OPEN or no actual associated with it.
# ** Error: /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/accumulator.vhd(71): (vcom-1035) Formal port "A_add" has OPEN or no actual associated with it.
# ** Error: /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/accumulator.vhd(71): (vcom-1035) Formal port "B_add" has OPEN or no actual associated with it.
# ** Error: /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/accumulator.vhd(81): (vcom-1035) Formal port "D_reg" has OPEN or no actual associated with it.
# ** Error: /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/accumulator.vhd(81): (vcom-1035) Formal port "CK_reg" has OPEN or no actual associated with it.
# ** Error: /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/accumulator.vhd(81): (vcom-1035) Formal port "RESET_reg" has OPEN or no actual associated with it.
# ** Note: /home/ms24.41/MSLAB2024/cap1/gr41_lab01/ex6.1/accumulator.vhd(90): VHDL Compiler exiting
# End time: 14:35:28 on Mar 26,2024, Elapsed time: 0:00:00
# Errors: 11, Warnings: 0
