 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : top
Version: S-2021.06
Date   : Sun May  1 19:09:31 2022
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: NCCOM   Library: tcbn45gsbwptc

  Startpoint: x3_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul2_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x3_node0[0] (in)                                        0.00       0.25 r
  U11220/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U11221/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U613/S (FA1D0BWP)                                       0.05 *     0.34 f
  U615/CO (FA1D0BWP)                                      0.08 *     0.41 f
  U634/S (FA1D0BWP)                                       0.06 *     0.47 r
  U11218/ZN (AOI22D4BWP)                                  0.04 *     0.51 f
  U10954/ZN (IOA21D1BWP)                                  0.06 *     0.58 r
  U158/ZN (CKND0BWP)                                      0.06 *     0.63 f
  U7675/ZN (NR2D0BWP)                                     0.04 *     0.68 r
  node0/mult_132_4/S1_2_0/CO (FA1D0BWP)                   0.08 *     0.76 r
  node0/mult_132_4/S1_3_0/CO (FA1D0BWP)                   0.07 *     0.83 r
  node0/mult_132_4/S1_4_0/CO (FA1D0BWP)                   0.07 *     0.90 r
  node0/mult_132_4/S1_5_0/CO (FA1D0BWP)                   0.07 *     0.97 r
  node0/mult_132_4/S1_6_0/CO (FA1D0BWP)                   0.07 *     1.04 r
  node0/mult_132_4/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.11 r
  node0/mult_132_4/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.18 r
  node0/mult_132_4/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.25 r
  node0/mult_132_4/S1_10_0/CO (FA1D0BWP)                  0.07 *     1.32 r
  node0/mult_132_4/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.38 r
  node0/mult_132_4/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.45 r
  node0/mult_132_4/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.53 r
  node0/mult_132_4/S4_0/S (FA1D0BWP)                      0.08 *     1.60 f
  U5077/ZN (XNR2D0BWP)                                    0.06 *     1.66 r
  U7058/ZN (INR2D0BWP)                                    0.05 *     1.71 r
  U5062/Z (XOR2D0BWP)                                     0.05 *     1.76 f
  node0/add_1_root_add_0_root_add_132_3/U1_15/S (FA1D0BWP)
                                                          0.07 *     1.83 r
  U364/Z (BUFFD1BWP)                                      0.05 *     1.88 r
  node0/add_0_root_add_0_root_add_132_3/U1_15/CO (FA1D0BWP)
                                                          0.08 *     1.96 r
  node0/add_0_root_add_0_root_add_132_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     2.00 r
  node0/add_0_root_add_0_root_add_132_3/U1_17/CO (FA1D0BWP)
                                                          0.07 *     2.07 r
  node0/add_0_root_add_0_root_add_132_3/U1_18/CO (FA1D0BWP)
                                                          0.05 *     2.12 r
  node0/add_0_root_add_0_root_add_132_3/U1_19/CO (FA1D0BWP)
                                                          0.04 *     2.15 r
  node0/add_0_root_add_0_root_add_132_3/U1_20/Z (XOR3D0BWP)
                                                          0.05 *     2.20 f
  node0/mul2_reg[20]/D (DFQD1BWP)                         0.00 *     2.20 f
  data arrival time                                                  2.20

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  node0/mul2_reg[20]/CP (DFQD1BWP)                        0.00       2.35 r
  library setup time                                      0.00       2.35
  data required time                                                 2.35
  --------------------------------------------------------------------------
  data required time                                                 2.35
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.15


  Startpoint: x3_node0[0]
              (input port clocked by clk)
  Endpoint: node1/mul4_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x3_node0[0] (in)                                        0.00       0.25 r
  U11220/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U11221/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U613/CO (FA1D0BWP)                                      0.04 *     0.33 r
  U641/CO (FA1D0BWP)                                      0.04 *     0.37 r
  U673/CO (FA1D0BWP)                                      0.04 *     0.41 r
  U693/CO (FA1D0BWP)                                      0.04 *     0.44 r
  U701/Z (XOR3D0BWP)                                      0.06 *     0.51 f
  U702/CO (FA1D0BWP)                                      0.08 *     0.59 f
  U721/Z (XOR3D0BWP)                                      0.05 *     0.64 r
  U6/Z (OA221D0BWP)                                       0.10 *     0.74 r
  U433/ZN (INVD4BWP)                                      0.06 *     0.80 f
  U189/ZN (INVD2BWP)                                      0.10 *     0.90 r
  U10430/ZN (AOI21D2BWP)                                  0.05 *     0.94 f
  U7793/ZN (NR2D0BWP)                                     0.04 *     0.98 r
  node1/mult_135_4/S1_6_0/CO (FA1D0BWP)                   0.09 *     1.07 r
  node1/mult_135_4/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.14 r
  node1/mult_135_4/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.21 r
  node1/mult_135_4/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.28 r
  node1/mult_135_4/S1_10_0/CO (FA1D0BWP)                  0.07 *     1.35 r
  node1/mult_135_4/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.41 r
  node1/mult_135_4/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.49 r
  node1/mult_135_4/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.56 r
  node1/mult_135_4/S4_0/S (FA1D0BWP)                      0.08 *     1.63 f
  U2117/ZN (XNR2D0BWP)                                    0.06 *     1.69 r
  U7072/ZN (INR2D0BWP)                                    0.04 *     1.73 r
  U6859/ZN (AOI21D0BWP)                                   0.03 *     1.76 f
  U7167/ZN (OAI21D0BWP)                                   0.03 *     1.80 r
  U2096/Z (XOR2D0BWP)                                     0.08 *     1.88 r
  node1/add_1_root_add_0_root_add_135_3/U1_17/CO (FA1D0BWP)
                                                          0.08 *     1.96 r
  node1/add_1_root_add_0_root_add_135_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     2.00 r
  node1/add_1_root_add_0_root_add_135_3/U1_19/CO (FA1D0BWP)
                                                          0.04 *     2.04 r
  node1/add_1_root_add_0_root_add_135_3/U1_20/Z (XOR3D0BWP)
                                                          0.06 *     2.09 f
  node1/add_0_root_add_0_root_add_135_3/U1_20/Z (XOR3D0BWP)
                                                          0.08 *     2.17 r
  node1/mul4_reg[20]/D (DFQD1BWP)                         0.00 *     2.17 r
  data arrival time                                                  2.17

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  node1/mul4_reg[20]/CP (DFQD1BWP)                        0.00       2.35 r
  library setup time                                     -0.01       2.34
  data required time                                                 2.34
  --------------------------------------------------------------------------
  data required time                                                 2.34
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: x3_node0[0]
              (input port clocked by clk)
  Endpoint: node1/mul3_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x3_node0[0] (in)                                        0.00       0.25 r
  U11220/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U11221/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U613/CO (FA1D0BWP)                                      0.04 *     0.33 r
  U641/CO (FA1D0BWP)                                      0.04 *     0.37 r
  U673/CO (FA1D0BWP)                                      0.04 *     0.41 r
  U693/CO (FA1D0BWP)                                      0.04 *     0.44 r
  U701/Z (XOR3D0BWP)                                      0.06 *     0.51 f
  U702/CO (FA1D0BWP)                                      0.08 *     0.59 f
  U721/Z (XOR3D0BWP)                                      0.05 *     0.64 r
  U6/Z (OA221D0BWP)                                       0.10 *     0.74 r
  U433/ZN (INVD4BWP)                                      0.06 *     0.80 f
  U189/ZN (INVD2BWP)                                      0.10 *     0.90 r
  U10430/ZN (AOI21D2BWP)                                  0.05 *     0.94 f
  U7995/ZN (NR2D0BWP)                                     0.05 *     0.99 r
  node1/mult_134_4/S1_6_0/CO (FA1D0BWP)                   0.08 *     1.07 r
  node1/mult_134_4/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.14 r
  node1/mult_134_4/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.21 r
  node1/mult_134_4/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.28 r
  node1/mult_134_4/S1_10_0/CO (FA1D0BWP)                  0.08 *     1.36 r
  node1/mult_134_4/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.43 r
  node1/mult_134_4/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.50 r
  node1/mult_134_4/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.57 r
  node1/mult_134_4/S4_0/S (FA1D0BWP)                      0.08 *     1.64 f
  U2367/ZN (XNR2D0BWP)                                    0.06 *     1.70 r
  U7080/ZN (INR2D0BWP)                                    0.04 *     1.74 r
  U6871/ZN (AOI21D0BWP)                                   0.03 *     1.77 f
  U7185/ZN (OAI21D0BWP)                                   0.03 *     1.80 r
  U2346/Z (XOR2D0BWP)                                     0.07 *     1.87 r
  node1/add_1_root_add_0_root_add_134_3/U1_17/CO (FA1D0BWP)
                                                          0.07 *     1.95 r
  node1/add_1_root_add_0_root_add_134_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     1.99 r
  node1/add_1_root_add_0_root_add_134_3/U1_19/CO (FA1D0BWP)
                                                          0.04 *     2.03 r
  node1/add_1_root_add_0_root_add_134_3/U1_20/Z (XOR3D0BWP)
                                                          0.05 *     2.08 f
  node1/add_0_root_add_0_root_add_134_3/U1_20/Z (XOR3D0BWP)
                                                          0.08 *     2.16 r
  node1/mul3_reg[20]/D (DFQD1BWP)                         0.00 *     2.16 r
  data arrival time                                                  2.16

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  node1/mul3_reg[20]/CP (DFQD1BWP)                        0.00       2.35 r
  library setup time                                     -0.02       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.18


  Startpoint: x3_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul2_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x3_node0[0] (in)                                        0.00       0.25 r
  U11220/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U11221/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U613/S (FA1D0BWP)                                       0.05 *     0.34 f
  U615/CO (FA1D0BWP)                                      0.08 *     0.41 f
  U634/S (FA1D0BWP)                                       0.06 *     0.47 r
  U11218/ZN (AOI22D4BWP)                                  0.04 *     0.51 f
  U10954/ZN (IOA21D1BWP)                                  0.06 *     0.58 r
  U158/ZN (CKND0BWP)                                      0.06 *     0.63 f
  U7675/ZN (NR2D0BWP)                                     0.04 *     0.68 r
  node0/mult_132_4/S1_2_0/CO (FA1D0BWP)                   0.08 *     0.76 r
  node0/mult_132_4/S1_3_0/CO (FA1D0BWP)                   0.07 *     0.83 r
  node0/mult_132_4/S1_4_0/CO (FA1D0BWP)                   0.07 *     0.90 r
  node0/mult_132_4/S1_5_0/CO (FA1D0BWP)                   0.07 *     0.97 r
  node0/mult_132_4/S1_6_0/CO (FA1D0BWP)                   0.07 *     1.04 r
  node0/mult_132_4/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.11 r
  node0/mult_132_4/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.18 r
  node0/mult_132_4/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.25 r
  node0/mult_132_4/S1_10_0/CO (FA1D0BWP)                  0.07 *     1.32 r
  node0/mult_132_4/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.38 r
  node0/mult_132_4/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.45 r
  node0/mult_132_4/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.53 r
  node0/mult_132_4/S4_0/S (FA1D0BWP)                      0.08 *     1.60 f
  U5077/ZN (XNR2D0BWP)                                    0.06 *     1.66 r
  U7058/ZN (INR2D0BWP)                                    0.05 *     1.71 r
  U5062/Z (XOR2D0BWP)                                     0.05 *     1.76 f
  node0/add_1_root_add_0_root_add_132_3/U1_15/S (FA1D0BWP)
                                                          0.07 *     1.83 r
  U364/Z (BUFFD1BWP)                                      0.05 *     1.88 r
  node0/add_0_root_add_0_root_add_132_3/U1_15/CO (FA1D0BWP)
                                                          0.08 *     1.96 r
  node0/add_0_root_add_0_root_add_132_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     2.00 r
  node0/add_0_root_add_0_root_add_132_3/U1_17/CO (FA1D0BWP)
                                                          0.07 *     2.07 r
  node0/add_0_root_add_0_root_add_132_3/U1_18/CO (FA1D0BWP)
                                                          0.05 *     2.12 r
  node0/add_0_root_add_0_root_add_132_3/U1_19/S (FA1D0BWP)
                                                          0.04 *     2.15 r
  node0/mul2_reg[19]/D (DFQD1BWP)                         0.00 *     2.15 r
  data arrival time                                                  2.15

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  node0/mul2_reg[19]/CP (DFQD1BWP)                        0.00       2.35 r
  library setup time                                     -0.02       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.18


  Startpoint: x3_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul2_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x3_node0[0] (in)                                        0.00       0.25 r
  U11220/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U11221/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U613/S (FA1D0BWP)                                       0.05 *     0.34 f
  U615/CO (FA1D0BWP)                                      0.08 *     0.41 f
  U634/S (FA1D0BWP)                                       0.06 *     0.47 r
  U11218/ZN (AOI22D4BWP)                                  0.04 *     0.51 f
  U10954/ZN (IOA21D1BWP)                                  0.06 *     0.58 r
  U158/ZN (CKND0BWP)                                      0.06 *     0.63 f
  U7675/ZN (NR2D0BWP)                                     0.04 *     0.68 r
  node0/mult_132_4/S1_2_0/CO (FA1D0BWP)                   0.08 *     0.76 r
  node0/mult_132_4/S1_3_0/CO (FA1D0BWP)                   0.07 *     0.83 r
  node0/mult_132_4/S1_4_0/CO (FA1D0BWP)                   0.07 *     0.90 r
  node0/mult_132_4/S1_5_0/CO (FA1D0BWP)                   0.07 *     0.97 r
  node0/mult_132_4/S1_6_0/CO (FA1D0BWP)                   0.07 *     1.04 r
  node0/mult_132_4/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.11 r
  node0/mult_132_4/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.18 r
  node0/mult_132_4/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.25 r
  node0/mult_132_4/S1_10_0/CO (FA1D0BWP)                  0.07 *     1.32 r
  node0/mult_132_4/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.38 r
  node0/mult_132_4/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.45 r
  node0/mult_132_4/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.53 r
  node0/mult_132_4/S4_0/S (FA1D0BWP)                      0.08 *     1.60 f
  U5077/ZN (XNR2D0BWP)                                    0.06 *     1.66 r
  U7058/ZN (INR2D0BWP)                                    0.05 *     1.71 r
  U5062/Z (XOR2D0BWP)                                     0.05 *     1.76 f
  node0/add_1_root_add_0_root_add_132_3/U1_15/S (FA1D0BWP)
                                                          0.07 *     1.83 r
  U364/Z (BUFFD1BWP)                                      0.05 *     1.88 r
  node0/add_0_root_add_0_root_add_132_3/U1_15/CO (FA1D0BWP)
                                                          0.08 *     1.96 r
  node0/add_0_root_add_0_root_add_132_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     2.00 r
  node0/add_0_root_add_0_root_add_132_3/U1_17/CO (FA1D0BWP)
                                                          0.07 *     2.07 r
  node0/add_0_root_add_0_root_add_132_3/U1_18/S (FA1D0BWP)
                                                          0.08 *     2.14 r
  node0/mul2_reg[18]/D (DFQD1BWP)                         0.00 *     2.14 r
  data arrival time                                                  2.14

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  node0/mul2_reg[18]/CP (DFQD1BWP)                        0.00       2.35 r
  library setup time                                     -0.02       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: x3_node0[0]
              (input port clocked by clk)
  Endpoint: node1/mul1_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x3_node0[0] (in)                                        0.00       0.25 r
  U11220/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U11221/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U613/CO (FA1D0BWP)                                      0.04 *     0.33 r
  U641/CO (FA1D0BWP)                                      0.04 *     0.37 r
  U673/CO (FA1D0BWP)                                      0.04 *     0.41 r
  U693/CO (FA1D0BWP)                                      0.04 *     0.44 r
  U701/Z (XOR3D0BWP)                                      0.06 *     0.51 f
  U702/CO (FA1D0BWP)                                      0.08 *     0.59 f
  U721/Z (XOR3D0BWP)                                      0.05 *     0.64 r
  U6/Z (OA221D0BWP)                                       0.10 *     0.74 r
  U433/ZN (INVD4BWP)                                      0.06 *     0.80 f
  U189/ZN (INVD2BWP)                                      0.10 *     0.90 r
  U10434/ZN (AOI21D2BWP)                                  0.04 *     0.94 f
  U7994/ZN (NR2D0BWP)                                     0.04 *     0.98 r
  node1/mult_131_4/S1_6_0/CO (FA1D0BWP)                   0.08 *     1.06 r
  node1/mult_131_4/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.13 r
  node1/mult_131_4/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.20 r
  node1/mult_131_4/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.27 r
  node1/mult_131_4/S1_10_0/CO (FA1D0BWP)                  0.07 *     1.34 r
  node1/mult_131_4/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.41 r
  node1/mult_131_4/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.47 r
  node1/mult_131_4/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.54 r
  node1/mult_131_4/S4_0/S (FA1D0BWP)                      0.08 *     1.62 f
  U2979/ZN (XNR2D0BWP)                                    0.06 *     1.68 r
  U7079/ZN (INR2D0BWP)                                    0.05 *     1.73 r
  U6869/ZN (AOI21D0BWP)                                   0.03 *     1.76 f
  U2964/Z (XOR2D0BWP)                                     0.05 *     1.82 r
  node1/add_1_root_add_0_root_add_131_3/U1_16/CO (FA1D0BWP)
                                                          0.07 *     1.88 r
  node1/add_1_root_add_0_root_add_131_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.92 r
  node1/add_1_root_add_0_root_add_131_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     1.96 r
  node1/add_1_root_add_0_root_add_131_3/U1_19/CO (FA1D0BWP)
                                                          0.04 *     2.00 r
  node1/add_1_root_add_0_root_add_131_3/U1_20/Z (XOR3D0BWP)
                                                          0.05 *     2.05 f
  node1/add_0_root_add_0_root_add_131_3/U1_20/Z (XOR3D0BWP)
                                                          0.09 *     2.14 r
  node1/mul1_reg[20]/D (DFQD1BWP)                         0.00 *     2.14 r
  data arrival time                                                  2.14

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  node1/mul1_reg[20]/CP (DFQD1BWP)                        0.00       2.35 r
  library setup time                                     -0.02       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: x3_node0[0]
              (input port clocked by clk)
  Endpoint: node1/mul2_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x3_node0[0] (in)                                        0.00       0.25 r
  U11220/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U11221/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U613/CO (FA1D0BWP)                                      0.04 *     0.33 r
  U641/CO (FA1D0BWP)                                      0.04 *     0.37 r
  U673/CO (FA1D0BWP)                                      0.04 *     0.41 r
  U693/CO (FA1D0BWP)                                      0.04 *     0.44 r
  U701/Z (XOR3D0BWP)                                      0.06 *     0.51 f
  U702/CO (FA1D0BWP)                                      0.08 *     0.59 f
  U721/Z (XOR3D0BWP)                                      0.05 *     0.64 r
  U6/Z (OA221D0BWP)                                       0.10 *     0.74 r
  U433/ZN (INVD4BWP)                                      0.06 *     0.80 f
  U189/ZN (INVD2BWP)                                      0.10 *     0.90 r
  U10434/ZN (AOI21D2BWP)                                  0.04 *     0.94 f
  U8104/ZN (NR2D0BWP)                                     0.04 *     0.98 r
  node1/mult_132_4/S2_6_1/CO (FA1D0BWP)                   0.08 *     1.06 r
  node1/mult_132_4/S2_7_1/CO (FA1D0BWP)                   0.07 *     1.13 r
  node1/mult_132_4/S2_8_1/CO (FA1D0BWP)                   0.07 *     1.20 r
  node1/mult_132_4/S2_9_1/CO (FA1D0BWP)                   0.07 *     1.27 r
  node1/mult_132_4/S2_10_1/CO (FA1D0BWP)                  0.07 *     1.34 r
  node1/mult_132_4/S2_11_1/CO (FA1D0BWP)                  0.07 *     1.41 r
  node1/mult_132_4/S2_12_1/CO (FA1D0BWP)                  0.07 *     1.48 r
  node1/mult_132_4/S2_13_1/CO (FA1D0BWP)                  0.07 *     1.55 r
  node1/mult_132_4/S4_1/S (FA1D0BWP)                      0.07 *     1.62 r
  U2617/Z (XOR2D0BWP)                                     0.04 *     1.66 f
  U6995/ZN (NR2D0BWP)                                     0.03 *     1.70 r
  U6799/ZN (NR2D0BWP)                                     0.02 *     1.71 f
  U2613/Z (XOR2D0BWP)                                     0.05 *     1.77 r
  node1/add_1_root_add_0_root_add_132_3/U1_15/CO (FA1D0BWP)
                                                          0.06 *     1.83 r
  node1/add_1_root_add_0_root_add_132_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.87 r
  node1/add_1_root_add_0_root_add_132_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.91 r
  node1/add_1_root_add_0_root_add_132_3/U1_18/S (FA1D0BWP)
                                                          0.06 *     1.97 f
  node1/add_0_root_add_0_root_add_132_3/U1_18/CO (FA1D0BWP)
                                                          0.06 *     2.03 f
  node1/add_0_root_add_0_root_add_132_3/U1_19/CO (FA1D0BWP)
                                                          0.04 *     2.07 f
  node1/add_0_root_add_0_root_add_132_3/U1_20/Z (XOR3D0BWP)
                                                          0.06 *     2.13 r
  node1/mul2_reg[20]/D (DFQD1BWP)                         0.00 *     2.13 r
  data arrival time                                                  2.13

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  node1/mul2_reg[20]/CP (DFQD1BWP)                        0.00       2.35 r
  library setup time                                     -0.02       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -2.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: x3_node0[0]
              (input port clocked by clk)
  Endpoint: node1/mul4_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x3_node0[0] (in)                                        0.00       0.25 r
  U11220/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U11221/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U613/CO (FA1D0BWP)                                      0.04 *     0.33 r
  U641/CO (FA1D0BWP)                                      0.04 *     0.37 r
  U673/CO (FA1D0BWP)                                      0.04 *     0.41 r
  U693/CO (FA1D0BWP)                                      0.04 *     0.44 r
  U701/Z (XOR3D0BWP)                                      0.06 *     0.51 f
  U702/CO (FA1D0BWP)                                      0.08 *     0.59 f
  U721/Z (XOR3D0BWP)                                      0.05 *     0.64 r
  U6/Z (OA221D0BWP)                                       0.10 *     0.74 r
  U433/ZN (INVD4BWP)                                      0.06 *     0.80 f
  U189/ZN (INVD2BWP)                                      0.10 *     0.90 r
  U10430/ZN (AOI21D2BWP)                                  0.05 *     0.94 f
  U7793/ZN (NR2D0BWP)                                     0.04 *     0.98 r
  node1/mult_135_4/S1_6_0/CO (FA1D0BWP)                   0.09 *     1.07 r
  node1/mult_135_4/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.14 r
  node1/mult_135_4/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.21 r
  node1/mult_135_4/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.28 r
  node1/mult_135_4/S1_10_0/CO (FA1D0BWP)                  0.07 *     1.35 r
  node1/mult_135_4/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.41 r
  node1/mult_135_4/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.49 r
  node1/mult_135_4/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.56 r
  node1/mult_135_4/S4_0/CO (FA1D0BWP)                     0.07 *     1.62 r
  U2112/Z (XOR2D0BWP)                                     0.05 *     1.68 f
  U6996/ZN (NR2D0BWP)                                     0.03 *     1.71 r
  U6800/ZN (NR2D0BWP)                                     0.02 *     1.72 f
  U2108/Z (XOR2D0BWP)                                     0.08 *     1.80 r
  node1/add_1_root_add_0_root_add_135_3/U1_15/S (FA1D0BWP)
                                                          0.10 *     1.90 f
  node1/add_0_root_add_0_root_add_135_3/U1_15/CO (FA1D0BWP)
                                                          0.06 *     1.96 f
  node1/add_0_root_add_0_root_add_135_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     2.00 f
  node1/add_0_root_add_0_root_add_135_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     2.04 f
  node1/add_0_root_add_0_root_add_135_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     2.08 f
  node1/add_0_root_add_0_root_add_135_3/U1_19/S (FA1D0BWP)
                                                          0.05 *     2.13 r
  node1/mul4_reg[19]/D (DFQD1BWP)                         0.00 *     2.13 r
  data arrival time                                                  2.13

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  node1/mul4_reg[19]/CP (DFQD1BWP)                        0.00       2.35 r
  library setup time                                     -0.01       2.34
  data required time                                                 2.34
  --------------------------------------------------------------------------
  data required time                                                 2.34
  data arrival time                                                 -2.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: x3_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul2_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x3_node0[0] (in)                                        0.00       0.25 r
  U11220/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U11221/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U613/S (FA1D0BWP)                                       0.05 *     0.34 f
  U615/CO (FA1D0BWP)                                      0.08 *     0.41 f
  U634/S (FA1D0BWP)                                       0.06 *     0.47 r
  U11218/ZN (AOI22D4BWP)                                  0.04 *     0.51 f
  U10954/ZN (IOA21D1BWP)                                  0.06 *     0.58 r
  U158/ZN (CKND0BWP)                                      0.06 *     0.63 f
  U7675/ZN (NR2D0BWP)                                     0.04 *     0.68 r
  node0/mult_132_4/S1_2_0/CO (FA1D0BWP)                   0.08 *     0.76 r
  node0/mult_132_4/S1_3_0/CO (FA1D0BWP)                   0.07 *     0.83 r
  node0/mult_132_4/S1_4_0/CO (FA1D0BWP)                   0.07 *     0.90 r
  node0/mult_132_4/S1_5_0/CO (FA1D0BWP)                   0.07 *     0.97 r
  node0/mult_132_4/S1_6_0/CO (FA1D0BWP)                   0.07 *     1.04 r
  node0/mult_132_4/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.11 r
  node0/mult_132_4/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.18 r
  node0/mult_132_4/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.25 r
  node0/mult_132_4/S1_10_0/CO (FA1D0BWP)                  0.07 *     1.32 r
  node0/mult_132_4/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.38 r
  node0/mult_132_4/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.45 r
  node0/mult_132_4/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.53 r
  node0/mult_132_4/S4_0/S (FA1D0BWP)                      0.08 *     1.60 f
  U5077/ZN (XNR2D0BWP)                                    0.06 *     1.66 r
  U7058/ZN (INR2D0BWP)                                    0.05 *     1.71 r
  U5062/Z (XOR2D0BWP)                                     0.05 *     1.76 f
  node0/add_1_root_add_0_root_add_132_3/U1_15/S (FA1D0BWP)
                                                          0.07 *     1.83 r
  U364/Z (BUFFD1BWP)                                      0.05 *     1.88 r
  node0/add_0_root_add_0_root_add_132_3/U1_15/CO (FA1D0BWP)
                                                          0.08 *     1.96 r
  node0/add_0_root_add_0_root_add_132_3/U1_16/S (FA1D0BWP)
                                                          0.04 *     1.99 r
  U442/Z (BUFFD1BWP)                                      0.05 *     2.05 r
  U366/Z (DEL025D1BWP)                                    0.07 *     2.12 r
  node0/mul2_reg[16]/D (DFQD1BWP)                         0.00 *     2.12 r
  data arrival time                                                  2.12

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  node0/mul2_reg[16]/CP (DFQD1BWP)                        0.00       2.35 r
  library setup time                                     -0.02       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: x1_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul1_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x1_node0[0] (in)                                        0.00       0.25 r
  U11205/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U11206/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U627/S (FA1D0BWP)                                       0.05 *     0.34 f
  U629/CO (FA1D0BWP)                                      0.08 *     0.42 f
  U644/S (FA1D0BWP)                                       0.05 *     0.47 r
  U11204/ZN (AOI22D0BWP)                                  0.02 *     0.49 f
  U53/Z (BUFFD1BWP)                                       0.06 *     0.56 f
  U10947/ZN (IOA21D2BWP)                                  0.05 *     0.60 r
  U157/ZN (CKND0BWP)                                      0.05 *     0.65 f
  U7541/ZN (NR2D0BWP)                                     0.05 *     0.70 r
  node0/mult_131_2/S1_2_0/CO (FA1D0BWP)                   0.08 *     0.78 r
  node0/mult_131_2/S1_3_0/CO (FA1D0BWP)                   0.07 *     0.85 r
  node0/mult_131_2/S1_4_0/CO (FA1D0BWP)                   0.07 *     0.92 r
  node0/mult_131_2/S1_5_0/CO (FA1D0BWP)                   0.07 *     0.99 r
  node0/mult_131_2/S1_6_0/CO (FA1D0BWP)                   0.07 *     1.05 r
  node0/mult_131_2/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.12 r
  node0/mult_131_2/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.19 r
  node0/mult_131_2/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.26 r
  node0/mult_131_2/S1_10_0/CO (FA1D0BWP)                  0.07 *     1.33 r
  node0/mult_131_2/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.40 r
  node0/mult_131_2/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.46 r
  node0/mult_131_2/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.53 r
  node0/mult_131_2/S4_0/S (FA1D0BWP)                      0.07 *     1.60 f
  U4767/ZN (XNR2D0BWP)                                    0.05 *     1.66 r
  U7047/ZN (INR2D0BWP)                                    0.04 *     1.70 r
  U4741/Z (XOR2D0BWP)                                     0.05 *     1.74 f
  node0/add_1_root_add_0_root_add_131_3/U1_15/CO (FA1D0BWP)
                                                          0.07 *     1.82 f
  node0/add_1_root_add_0_root_add_131_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.86 f
  node0/add_1_root_add_0_root_add_131_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.90 f
  node0/add_1_root_add_0_root_add_131_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     1.94 f
  node0/add_1_root_add_0_root_add_131_3/U1_19/CO (FA1D0BWP)
                                                          0.04 *     1.98 f
  node0/add_1_root_add_0_root_add_131_3/U1_20/Z (XOR3D0BWP)
                                                          0.08 *     2.05 r
  node0/add_0_root_add_0_root_add_131_3/U1_20/Z (XOR3D0BWP)
                                                          0.08 *     2.13 r
  node0/mul1_reg[20]/D (DFQD1BWP)                         0.00 *     2.13 r
  data arrival time                                                  2.13

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  node0/mul1_reg[20]/CP (DFQD1BWP)                        0.00       2.35 r
  library setup time                                     -0.01       2.34
  data required time                                                 2.34
  --------------------------------------------------------------------------
  data required time                                                 2.34
  data arrival time                                                 -2.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: x1_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul4_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x1_node0[0] (in)                                        0.00       0.25 r
  U11205/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U11206/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U627/S (FA1D0BWP)                                       0.05 *     0.34 f
  U629/CO (FA1D0BWP)                                      0.08 *     0.42 f
  U644/S (FA1D0BWP)                                       0.05 *     0.47 r
  U11204/ZN (AOI22D0BWP)                                  0.02 *     0.49 f
  U53/Z (BUFFD1BWP)                                       0.06 *     0.56 f
  U10948/ZN (IOA21D1BWP)                                  0.05 *     0.60 r
  U145/ZN (CKND0BWP)                                      0.05 *     0.66 f
  U7547/ZN (NR2D0BWP)                                     0.04 *     0.70 r
  node0/mult_135_2/S1_2_0/CO (FA1D0BWP)                   0.08 *     0.78 r
  node0/mult_135_2/S1_3_0/CO (FA1D0BWP)                   0.07 *     0.85 r
  node0/mult_135_2/S1_4_0/CO (FA1D0BWP)                   0.07 *     0.91 r
  node0/mult_135_2/S1_5_0/CO (FA1D0BWP)                   0.07 *     0.98 r
  node0/mult_135_2/S1_6_0/CO (FA1D0BWP)                   0.07 *     1.05 r
  node0/mult_135_2/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.12 r
  node0/mult_135_2/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.19 r
  node0/mult_135_2/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.25 r
  node0/mult_135_2/S1_10_0/CO (FA1D0BWP)                  0.07 *     1.32 r
  node0/mult_135_2/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.39 r
  node0/mult_135_2/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.46 r
  node0/mult_135_2/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.53 r
  node0/mult_135_2/S4_0/S (FA1D0BWP)                      0.07 *     1.61 f
  U4668/ZN (XNR2D0BWP)                                    0.05 *     1.66 r
  U7050/ZN (INR2D0BWP)                                    0.04 *     1.70 r
  U4659/Z (XOR2D0BWP)                                     0.05 *     1.75 f
  node0/add_1_root_add_0_root_add_135_3/U1_15/CO (FA1D0BWP)
                                                          0.08 *     1.83 f
  node0/add_1_root_add_0_root_add_135_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.87 f
  node0/add_1_root_add_0_root_add_135_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.91 f
  node0/add_1_root_add_0_root_add_135_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     1.95 f
  node0/add_1_root_add_0_root_add_135_3/U1_19/CO (FA1D0BWP)
                                                          0.04 *     1.99 f
  node0/add_1_root_add_0_root_add_135_3/U1_20/Z (XOR3D0BWP)
                                                          0.06 *     2.05 r
  node0/add_0_root_add_0_root_add_135_3/U1_20/Z (XOR3D0BWP)
                                                          0.08 *     2.13 r
  node0/mul4_reg[20]/D (DFQD1BWP)                         0.00 *     2.13 r
  data arrival time                                                  2.13

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  node0/mul4_reg[20]/CP (DFQD1BWP)                        0.00       2.35 r
  library setup time                                     -0.02       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -2.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: x3_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul2_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x3_node0[0] (in)                                        0.00       0.25 r
  U11220/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U11221/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U613/S (FA1D0BWP)                                       0.05 *     0.34 f
  U615/CO (FA1D0BWP)                                      0.08 *     0.41 f
  U634/S (FA1D0BWP)                                       0.06 *     0.47 r
  U11218/ZN (AOI22D4BWP)                                  0.04 *     0.51 f
  U10954/ZN (IOA21D1BWP)                                  0.06 *     0.58 r
  U158/ZN (CKND0BWP)                                      0.06 *     0.63 f
  U7675/ZN (NR2D0BWP)                                     0.04 *     0.68 r
  node0/mult_132_4/S1_2_0/CO (FA1D0BWP)                   0.08 *     0.76 r
  node0/mult_132_4/S1_3_0/CO (FA1D0BWP)                   0.07 *     0.83 r
  node0/mult_132_4/S1_4_0/CO (FA1D0BWP)                   0.07 *     0.90 r
  node0/mult_132_4/S1_5_0/CO (FA1D0BWP)                   0.07 *     0.97 r
  node0/mult_132_4/S1_6_0/CO (FA1D0BWP)                   0.07 *     1.04 r
  node0/mult_132_4/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.11 r
  node0/mult_132_4/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.18 r
  node0/mult_132_4/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.25 r
  node0/mult_132_4/S1_10_0/CO (FA1D0BWP)                  0.07 *     1.32 r
  node0/mult_132_4/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.38 r
  node0/mult_132_4/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.45 r
  node0/mult_132_4/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.53 r
  node0/mult_132_4/S4_0/S (FA1D0BWP)                      0.08 *     1.60 f
  U5077/ZN (XNR2D0BWP)                                    0.06 *     1.66 r
  U7058/ZN (INR2D0BWP)                                    0.05 *     1.71 r
  U5062/Z (XOR2D0BWP)                                     0.05 *     1.76 f
  node0/add_1_root_add_0_root_add_132_3/U1_15/S (FA1D0BWP)
                                                          0.07 *     1.83 r
  U364/Z (BUFFD1BWP)                                      0.05 *     1.88 r
  node0/add_0_root_add_0_root_add_132_3/U1_15/CO (FA1D0BWP)
                                                          0.08 *     1.96 r
  node0/add_0_root_add_0_root_add_132_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     2.00 r
  node0/add_0_root_add_0_root_add_132_3/U1_17/S (FA1D0BWP)
                                                          0.05 *     2.05 r
  U426/Z (BUFFD2BWP)                                      0.05 *     2.10 r
  node0/mul2_reg[17]/D (DFQD1BWP)                         0.01 *     2.11 r
  data arrival time                                                  2.11

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  node0/mul2_reg[17]/CP (DFQD1BWP)                        0.00       2.35 r
  library setup time                                     -0.02       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: x3_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul3_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x3_node0[0] (in)                                        0.00       0.25 r
  U11220/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U11221/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U613/S (FA1D0BWP)                                       0.05 *     0.34 f
  U615/CO (FA1D0BWP)                                      0.08 *     0.41 f
  U634/S (FA1D0BWP)                                       0.06 *     0.47 r
  U11218/ZN (AOI22D4BWP)                                  0.04 *     0.51 f
  U10955/ZN (IOA21D0BWP)                                  0.05 *     0.57 r
  U148/ZN (CKND0BWP)                                      0.05 *     0.62 f
  U7677/ZN (NR2D0BWP)                                     0.04 *     0.67 r
  node0/mult_134_4/S1_2_0/CO (FA1D0BWP)                   0.08 *     0.75 r
  node0/mult_134_4/S1_3_0/CO (FA1D0BWP)                   0.07 *     0.82 r
  node0/mult_134_4/S1_4_0/CO (FA1D0BWP)                   0.07 *     0.89 r
  node0/mult_134_4/S1_5_0/CO (FA1D0BWP)                   0.07 *     0.96 r
  node0/mult_134_4/S1_6_0/CO (FA1D0BWP)                   0.07 *     1.03 r
  node0/mult_134_4/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.10 r
  node0/mult_134_4/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.17 r
  node0/mult_134_4/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.24 r
  node0/mult_134_4/S1_10_0/CO (FA1D0BWP)                  0.07 *     1.31 r
  node0/mult_134_4/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.38 r
  node0/mult_134_4/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.45 r
  node0/mult_134_4/S1_13_0/CO (FA1D0BWP)                  0.08 *     1.52 r
  node0/mult_134_4/S4_0/S (FA1D0BWP)                      0.08 *     1.61 f
  U4809/ZN (XNR2D0BWP)                                    0.06 *     1.67 r
  U7059/ZN (INR2D0BWP)                                    0.04 *     1.71 r
  U4800/Z (XOR2D0BWP)                                     0.05 *     1.75 f
  node0/add_1_root_add_0_root_add_134_3/U1_15/S (FA1D0BWP)
                                                          0.09 *     1.85 r
  node0/add_0_root_add_0_root_add_134_3/U1_15/CO (FA1D0BWP)
                                                          0.08 *     1.92 r
  node0/add_0_root_add_0_root_add_134_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.96 r
  node0/add_0_root_add_0_root_add_134_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     2.00 r
  node0/add_0_root_add_0_root_add_134_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     2.04 r
  node0/add_0_root_add_0_root_add_134_3/U1_19/CO (FA1D0BWP)
                                                          0.04 *     2.08 r
  node0/add_0_root_add_0_root_add_134_3/U1_20/Z (XOR3D0BWP)
                                                          0.05 *     2.12 f
  node0/mul3_reg[20]/D (DFQD1BWP)                         0.00 *     2.12 f
  data arrival time                                                  2.12

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  node0/mul3_reg[20]/CP (DFQD1BWP)                        0.00       2.35 r
  library setup time                                      0.00       2.35
  data required time                                                 2.35
  --------------------------------------------------------------------------
  data required time                                                 2.35
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: x3_node0[0]
              (input port clocked by clk)
  Endpoint: node1/mul3_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x3_node0[0] (in)                                        0.00       0.25 r
  U11220/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U11221/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U613/CO (FA1D0BWP)                                      0.04 *     0.33 r
  U641/CO (FA1D0BWP)                                      0.04 *     0.37 r
  U673/CO (FA1D0BWP)                                      0.04 *     0.41 r
  U693/CO (FA1D0BWP)                                      0.04 *     0.44 r
  U701/Z (XOR3D0BWP)                                      0.06 *     0.51 f
  U702/CO (FA1D0BWP)                                      0.08 *     0.59 f
  U721/Z (XOR3D0BWP)                                      0.05 *     0.64 r
  U6/Z (OA221D0BWP)                                       0.10 *     0.74 r
  U433/ZN (INVD4BWP)                                      0.06 *     0.80 f
  U189/ZN (INVD2BWP)                                      0.10 *     0.90 r
  U10430/ZN (AOI21D2BWP)                                  0.05 *     0.94 f
  U7995/ZN (NR2D0BWP)                                     0.05 *     0.99 r
  node1/mult_134_4/S1_6_0/CO (FA1D0BWP)                   0.08 *     1.07 r
  node1/mult_134_4/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.14 r
  node1/mult_134_4/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.21 r
  node1/mult_134_4/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.28 r
  node1/mult_134_4/S1_10_0/CO (FA1D0BWP)                  0.08 *     1.36 r
  node1/mult_134_4/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.43 r
  node1/mult_134_4/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.50 r
  node1/mult_134_4/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.57 r
  node1/mult_134_4/S4_0/CO (FA1D0BWP)                     0.07 *     1.64 r
  U2362/Z (XOR2D0BWP)                                     0.05 *     1.69 f
  U7011/ZN (NR2D0BWP)                                     0.03 *     1.72 r
  U6808/ZN (NR2D0BWP)                                     0.02 *     1.73 f
  U2358/Z (XOR2D0BWP)                                     0.06 *     1.80 r
  node1/add_1_root_add_0_root_add_134_3/U1_15/S (FA1D0BWP)
                                                          0.08 *     1.88 f
  node1/add_0_root_add_0_root_add_134_3/U1_15/CO (FA1D0BWP)
                                                          0.06 *     1.94 f
  node1/add_0_root_add_0_root_add_134_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.98 f
  node1/add_0_root_add_0_root_add_134_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     2.02 f
  node1/add_0_root_add_0_root_add_134_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     2.06 f
  node1/add_0_root_add_0_root_add_134_3/U1_19/S (FA1D0BWP)
                                                          0.05 *     2.11 r
  node1/mul3_reg[19]/D (DFQD1BWP)                         0.00 *     2.11 r
  data arrival time                                                  2.11

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  node1/mul3_reg[19]/CP (DFQD1BWP)                        0.00       2.35 r
  library setup time                                     -0.01       2.34
  data required time                                                 2.34
  --------------------------------------------------------------------------
  data required time                                                 2.34
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: x3_node0[0]
              (input port clocked by clk)
  Endpoint: node1/mul1_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x3_node0[0] (in)                                        0.00       0.25 r
  U11220/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U11221/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U613/CO (FA1D0BWP)                                      0.04 *     0.33 r
  U641/CO (FA1D0BWP)                                      0.04 *     0.37 r
  U673/CO (FA1D0BWP)                                      0.04 *     0.41 r
  U693/CO (FA1D0BWP)                                      0.04 *     0.44 r
  U701/Z (XOR3D0BWP)                                      0.06 *     0.51 f
  U702/CO (FA1D0BWP)                                      0.08 *     0.59 f
  U721/Z (XOR3D0BWP)                                      0.05 *     0.64 r
  U6/Z (OA221D0BWP)                                       0.10 *     0.74 r
  U433/ZN (INVD4BWP)                                      0.06 *     0.80 f
  U189/ZN (INVD2BWP)                                      0.10 *     0.90 r
  U10434/ZN (AOI21D2BWP)                                  0.04 *     0.94 f
  U7994/ZN (NR2D0BWP)                                     0.04 *     0.98 r
  node1/mult_131_4/S1_6_0/CO (FA1D0BWP)                   0.08 *     1.06 r
  node1/mult_131_4/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.13 r
  node1/mult_131_4/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.20 r
  node1/mult_131_4/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.27 r
  node1/mult_131_4/S1_10_0/CO (FA1D0BWP)                  0.07 *     1.34 r
  node1/mult_131_4/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.41 r
  node1/mult_131_4/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.47 r
  node1/mult_131_4/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.54 r
  node1/mult_131_4/S4_0/S (FA1D0BWP)                      0.08 *     1.62 f
  U2979/ZN (XNR2D0BWP)                                    0.06 *     1.68 r
  U7079/ZN (INR2D0BWP)                                    0.05 *     1.73 r
  U6869/ZN (AOI21D0BWP)                                   0.03 *     1.76 f
  U2964/Z (XOR2D0BWP)                                     0.05 *     1.82 r
  node1/add_1_root_add_0_root_add_131_3/U1_16/S (FA1D0BWP)
                                                          0.08 *     1.89 f
  node1/add_0_root_add_0_root_add_131_3/U1_16/CO (FA1D0BWP)
                                                          0.06 *     1.95 f
  node1/add_0_root_add_0_root_add_131_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.99 f
  node1/add_0_root_add_0_root_add_131_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     2.03 f
  node1/add_0_root_add_0_root_add_131_3/U1_19/S (FA1D0BWP)
                                                          0.07 *     2.10 r
  node1/mul1_reg[19]/D (DFQD1BWP)                         0.00 *     2.10 r
  data arrival time                                                  2.10

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  node1/mul1_reg[19]/CP (DFQD1BWP)                        0.00       2.35 r
  library setup time                                     -0.02       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: x3_node0[0]
              (input port clocked by clk)
  Endpoint: node1/mul2_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x3_node0[0] (in)                                        0.00       0.25 r
  U11220/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U11221/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U613/CO (FA1D0BWP)                                      0.04 *     0.33 r
  U641/CO (FA1D0BWP)                                      0.04 *     0.37 r
  U673/CO (FA1D0BWP)                                      0.04 *     0.41 r
  U693/CO (FA1D0BWP)                                      0.04 *     0.44 r
  U701/Z (XOR3D0BWP)                                      0.06 *     0.51 f
  U702/CO (FA1D0BWP)                                      0.08 *     0.59 f
  U721/Z (XOR3D0BWP)                                      0.05 *     0.64 r
  U6/Z (OA221D0BWP)                                       0.10 *     0.74 r
  U433/ZN (INVD4BWP)                                      0.06 *     0.80 f
  U189/ZN (INVD2BWP)                                      0.10 *     0.90 r
  U10434/ZN (AOI21D2BWP)                                  0.04 *     0.94 f
  U8104/ZN (NR2D0BWP)                                     0.04 *     0.98 r
  node1/mult_132_4/S2_6_1/CO (FA1D0BWP)                   0.08 *     1.06 r
  node1/mult_132_4/S2_7_1/CO (FA1D0BWP)                   0.07 *     1.13 r
  node1/mult_132_4/S2_8_1/CO (FA1D0BWP)                   0.07 *     1.20 r
  node1/mult_132_4/S2_9_1/CO (FA1D0BWP)                   0.07 *     1.27 r
  node1/mult_132_4/S2_10_1/CO (FA1D0BWP)                  0.07 *     1.34 r
  node1/mult_132_4/S2_11_1/CO (FA1D0BWP)                  0.07 *     1.41 r
  node1/mult_132_4/S2_12_1/CO (FA1D0BWP)                  0.07 *     1.48 r
  node1/mult_132_4/S2_13_1/CO (FA1D0BWP)                  0.07 *     1.55 r
  node1/mult_132_4/S4_1/S (FA1D0BWP)                      0.07 *     1.62 r
  U2617/Z (XOR2D0BWP)                                     0.04 *     1.66 f
  U6962/Z (CKAN2D0BWP)                                    0.03 *     1.69 f
  U6799/ZN (NR2D0BWP)                                     0.02 *     1.72 r
  U2613/Z (XOR2D0BWP)                                     0.05 *     1.77 f
  node1/add_1_root_add_0_root_add_132_3/U1_15/CO (FA1D0BWP)
                                                          0.06 *     1.83 f
  node1/add_1_root_add_0_root_add_132_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.87 f
  node1/add_1_root_add_0_root_add_132_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.91 f
  node1/add_1_root_add_0_root_add_132_3/U1_18/S (FA1D0BWP)
                                                          0.06 *     1.97 r
  node1/add_0_root_add_0_root_add_132_3/U1_18/CO (FA1D0BWP)
                                                          0.07 *     2.04 r
  node1/add_0_root_add_0_root_add_132_3/U1_19/S (FA1D0BWP)
                                                          0.05 *     2.09 r
  node1/mul2_reg[19]/D (DFQD1BWP)                         0.00 *     2.09 r
  data arrival time                                                  2.09

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  node1/mul2_reg[19]/CP (DFQD1BWP)                        0.00       2.35 r
  library setup time                                     -0.02       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: x1_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul1_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x1_node0[0] (in)                                        0.00       0.25 r
  U11205/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U11206/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U627/S (FA1D0BWP)                                       0.05 *     0.34 f
  U629/CO (FA1D0BWP)                                      0.08 *     0.42 f
  U644/S (FA1D0BWP)                                       0.05 *     0.47 r
  U11204/ZN (AOI22D0BWP)                                  0.02 *     0.49 f
  U53/Z (BUFFD1BWP)                                       0.06 *     0.56 f
  U10947/ZN (IOA21D2BWP)                                  0.05 *     0.60 r
  U157/ZN (CKND0BWP)                                      0.05 *     0.65 f
  U7541/ZN (NR2D0BWP)                                     0.05 *     0.70 r
  node0/mult_131_2/S1_2_0/CO (FA1D0BWP)                   0.08 *     0.78 r
  node0/mult_131_2/S1_3_0/CO (FA1D0BWP)                   0.07 *     0.85 r
  node0/mult_131_2/S1_4_0/CO (FA1D0BWP)                   0.07 *     0.92 r
  node0/mult_131_2/S1_5_0/CO (FA1D0BWP)                   0.07 *     0.99 r
  node0/mult_131_2/S1_6_0/CO (FA1D0BWP)                   0.07 *     1.05 r
  node0/mult_131_2/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.12 r
  node0/mult_131_2/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.19 r
  node0/mult_131_2/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.26 r
  node0/mult_131_2/S1_10_0/CO (FA1D0BWP)                  0.07 *     1.33 r
  node0/mult_131_2/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.40 r
  node0/mult_131_2/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.46 r
  node0/mult_131_2/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.53 r
  node0/mult_131_2/S4_0/S (FA1D0BWP)                      0.07 *     1.60 f
  U4767/ZN (XNR2D0BWP)                                    0.05 *     1.66 r
  U7047/ZN (INR2D0BWP)                                    0.04 *     1.70 r
  U4741/Z (XOR2D0BWP)                                     0.05 *     1.74 f
  node0/add_1_root_add_0_root_add_131_3/U1_15/CO (FA1D0BWP)
                                                          0.07 *     1.82 f
  node0/add_1_root_add_0_root_add_131_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.86 f
  node0/add_1_root_add_0_root_add_131_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.90 f
  node0/add_1_root_add_0_root_add_131_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     1.94 f
  node0/add_1_root_add_0_root_add_131_3/U1_19/S (FA1D0BWP)
                                                          0.08 *     2.01 r
  node0/add_0_root_add_0_root_add_131_3/U1_19/S (FA1D0BWP)
                                                          0.08 *     2.09 r
  node0/mul1_reg[19]/D (DFQD1BWP)                         0.00 *     2.09 r
  data arrival time                                                  2.09

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  node0/mul1_reg[19]/CP (DFQD1BWP)                        0.00       2.35 r
  library setup time                                     -0.01       2.34
  data required time                                                 2.34
  --------------------------------------------------------------------------
  data required time                                                 2.34
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: x1_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul4_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x1_node0[0] (in)                                        0.00       0.25 r
  U11205/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U11206/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U627/S (FA1D0BWP)                                       0.05 *     0.34 f
  U629/CO (FA1D0BWP)                                      0.08 *     0.42 f
  U644/S (FA1D0BWP)                                       0.05 *     0.47 r
  U11204/ZN (AOI22D0BWP)                                  0.02 *     0.49 f
  U53/Z (BUFFD1BWP)                                       0.06 *     0.56 f
  U10948/ZN (IOA21D1BWP)                                  0.05 *     0.60 r
  U145/ZN (CKND0BWP)                                      0.05 *     0.66 f
  U7547/ZN (NR2D0BWP)                                     0.04 *     0.70 r
  node0/mult_135_2/S1_2_0/CO (FA1D0BWP)                   0.08 *     0.78 r
  node0/mult_135_2/S1_3_0/CO (FA1D0BWP)                   0.07 *     0.85 r
  node0/mult_135_2/S1_4_0/CO (FA1D0BWP)                   0.07 *     0.91 r
  node0/mult_135_2/S1_5_0/CO (FA1D0BWP)                   0.07 *     0.98 r
  node0/mult_135_2/S1_6_0/CO (FA1D0BWP)                   0.07 *     1.05 r
  node0/mult_135_2/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.12 r
  node0/mult_135_2/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.19 r
  node0/mult_135_2/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.25 r
  node0/mult_135_2/S1_10_0/CO (FA1D0BWP)                  0.07 *     1.32 r
  node0/mult_135_2/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.39 r
  node0/mult_135_2/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.46 r
  node0/mult_135_2/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.53 r
  node0/mult_135_2/S4_0/S (FA1D0BWP)                      0.07 *     1.61 f
  U4668/ZN (XNR2D0BWP)                                    0.05 *     1.66 r
  U7050/ZN (INR2D0BWP)                                    0.04 *     1.70 r
  U4659/Z (XOR2D0BWP)                                     0.05 *     1.75 f
  node0/add_1_root_add_0_root_add_135_3/U1_15/CO (FA1D0BWP)
                                                          0.08 *     1.83 f
  node0/add_1_root_add_0_root_add_135_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.87 f
  node0/add_1_root_add_0_root_add_135_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.91 f
  node0/add_1_root_add_0_root_add_135_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     1.95 f
  node0/add_1_root_add_0_root_add_135_3/U1_19/S (FA1D0BWP)
                                                          0.06 *     2.02 r
  node0/add_0_root_add_0_root_add_135_3/U1_19/S (FA1D0BWP)
                                                          0.08 *     2.09 r
  node0/mul4_reg[19]/D (DFQD1BWP)                         0.00 *     2.09 r
  data arrival time                                                  2.09

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  node0/mul4_reg[19]/CP (DFQD1BWP)                        0.00       2.35 r
  library setup time                                     -0.02       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: x3_node0[0]
              (input port clocked by clk)
  Endpoint: node1/mul4_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x3_node0[0] (in)                                        0.00       0.25 r
  U11220/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U11221/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U613/CO (FA1D0BWP)                                      0.04 *     0.33 r
  U641/CO (FA1D0BWP)                                      0.04 *     0.37 r
  U673/CO (FA1D0BWP)                                      0.04 *     0.41 r
  U693/CO (FA1D0BWP)                                      0.04 *     0.44 r
  U701/Z (XOR3D0BWP)                                      0.06 *     0.51 f
  U702/CO (FA1D0BWP)                                      0.08 *     0.59 f
  U721/Z (XOR3D0BWP)                                      0.05 *     0.64 r
  U6/Z (OA221D0BWP)                                       0.10 *     0.74 r
  U433/ZN (INVD4BWP)                                      0.06 *     0.80 f
  U189/ZN (INVD2BWP)                                      0.10 *     0.90 r
  U10430/ZN (AOI21D2BWP)                                  0.05 *     0.94 f
  U7793/ZN (NR2D0BWP)                                     0.04 *     0.98 r
  node1/mult_135_4/S1_6_0/CO (FA1D0BWP)                   0.09 *     1.07 r
  node1/mult_135_4/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.14 r
  node1/mult_135_4/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.21 r
  node1/mult_135_4/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.28 r
  node1/mult_135_4/S1_10_0/CO (FA1D0BWP)                  0.07 *     1.35 r
  node1/mult_135_4/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.41 r
  node1/mult_135_4/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.49 r
  node1/mult_135_4/S1_13_0/CO (FA1D0BWP)                  0.07 *     1.56 r
  node1/mult_135_4/S4_0/CO (FA1D0BWP)                     0.07 *     1.62 r
  U2112/Z (XOR2D0BWP)                                     0.05 *     1.68 f
  U6996/ZN (NR2D0BWP)                                     0.03 *     1.71 r
  U6800/ZN (NR2D0BWP)                                     0.02 *     1.72 f
  U2108/Z (XOR2D0BWP)                                     0.08 *     1.80 r
  node1/add_1_root_add_0_root_add_135_3/U1_15/S (FA1D0BWP)
                                                          0.10 *     1.90 f
  node1/add_0_root_add_0_root_add_135_3/U1_15/CO (FA1D0BWP)
                                                          0.06 *     1.96 f
  node1/add_0_root_add_0_root_add_135_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     2.00 f
  node1/add_0_root_add_0_root_add_135_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     2.04 f
  node1/add_0_root_add_0_root_add_135_3/U1_18/S (FA1D0BWP)
                                                          0.05 *     2.09 r
  node1/mul4_reg[18]/D (DFQD1BWP)                         0.00 *     2.09 r
  data arrival time                                                  2.09

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  node1/mul4_reg[18]/CP (DFQD1BWP)                        0.00       2.35 r
  library setup time                                     -0.01       2.34
  data required time                                                 2.34
  --------------------------------------------------------------------------
  data required time                                                 2.34
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: x3_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul3_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x3_node0[0] (in)                                        0.00       0.25 r
  U11220/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U11221/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U613/S (FA1D0BWP)                                       0.05 *     0.34 f
  U615/CO (FA1D0BWP)                                      0.08 *     0.41 f
  U634/S (FA1D0BWP)                                       0.06 *     0.47 r
  U11218/ZN (AOI22D4BWP)                                  0.04 *     0.51 f
  U10955/ZN (IOA21D0BWP)                                  0.05 *     0.57 r
  U148/ZN (CKND0BWP)                                      0.05 *     0.62 f
  U7677/ZN (NR2D0BWP)                                     0.04 *     0.67 r
  node0/mult_134_4/S1_2_0/CO (FA1D0BWP)                   0.08 *     0.75 r
  node0/mult_134_4/S1_3_0/CO (FA1D0BWP)                   0.07 *     0.82 r
  node0/mult_134_4/S1_4_0/CO (FA1D0BWP)                   0.07 *     0.89 r
  node0/mult_134_4/S1_5_0/CO (FA1D0BWP)                   0.07 *     0.96 r
  node0/mult_134_4/S1_6_0/CO (FA1D0BWP)                   0.07 *     1.03 r
  node0/mult_134_4/S1_7_0/CO (FA1D0BWP)                   0.07 *     1.10 r
  node0/mult_134_4/S1_8_0/CO (FA1D0BWP)                   0.07 *     1.17 r
  node0/mult_134_4/S1_9_0/CO (FA1D0BWP)                   0.07 *     1.24 r
  node0/mult_134_4/S1_10_0/CO (FA1D0BWP)                  0.07 *     1.31 r
  node0/mult_134_4/S1_11_0/CO (FA1D0BWP)                  0.07 *     1.38 r
  node0/mult_134_4/S1_12_0/CO (FA1D0BWP)                  0.07 *     1.45 r
  node0/mult_134_4/S1_13_0/CO (FA1D0BWP)                  0.08 *     1.52 r
  node0/mult_134_4/S4_0/S (FA1D0BWP)                      0.08 *     1.61 f
  U4809/ZN (XNR2D0BWP)                                    0.06 *     1.67 r
  U7059/ZN (INR2D0BWP)                                    0.04 *     1.71 r
  U4800/Z (XOR2D0BWP)                                     0.05 *     1.75 f
  node0/add_1_root_add_0_root_add_134_3/U1_15/S (FA1D0BWP)
                                                          0.09 *     1.85 r
  node0/add_0_root_add_0_root_add_134_3/U1_15/CO (FA1D0BWP)
                                                          0.08 *     1.92 r
  node0/add_0_root_add_0_root_add_134_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.96 r
  node0/add_0_root_add_0_root_add_134_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     2.00 r
  node0/add_0_root_add_0_root_add_134_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     2.04 r
  node0/add_0_root_add_0_root_add_134_3/U1_19/S (FA1D0BWP)
                                                          0.04 *     2.08 r
  node0/mul3_reg[19]/D (DFQD1BWP)                         0.00 *     2.08 r
  data arrival time                                                  2.08

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  node0/mul3_reg[19]/CP (DFQD1BWP)                        0.00       2.35 r
  library setup time                                     -0.02       2.33
  data required time                                                 2.33
  --------------------------------------------------------------------------
  data required time                                                 2.33
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


1
