// Seed: 988384769
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_14 = id_8;
endmodule
module module_1 #(
    parameter id_2 = 32'd99,
    parameter id_5 = 32'd21
) (
    input  tri  id_0,
    output tri0 id_1,
    input  wand _id_2
);
  and primCall (id_1, id_7, id_0, id_4);
  logic [7:0][-1 : 1] id_4;
  logic [id_2  -  1 : -1] _id_5;
  logic [1  ==  -1 : 1] id_6;
  assign id_4[id_5] = id_0;
  initial begin : LABEL_0
    id_6 <= -1 ~^ -1'b0;
  end
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  logic id_8;
  logic [-1 : id_2  ==  id_5  +  -1 'b0 |  -1] id_9;
endmodule
