// Seed: 1683196400
module module_0 (
    output supply0 id_0,
    output tri0 id_1,
    input tri0 id_2,
    input wor id_3,
    input tri id_4,
    input wire id_5,
    output uwire id_6,
    input wand id_7,
    output tri1 id_8,
    input wand id_9,
    output tri1 id_10,
    output wand id_11,
    output tri0 id_12,
    input wand id_13,
    input tri id_14,
    input wire id_15,
    output uwire id_16
);
  generate
    wire id_18;
  endgenerate
endmodule
module module_1 (
    output tri1 id_0,
    output tri1 id_1,
    input supply1 id_2,
    input wor id_3,
    output wor id_4,
    input uwire id_5,
    output logic id_6,
    input tri1 id_7
);
  always @(posedge id_3) id_6 <= 1'b0;
  module_0(
      id_1,
      id_0,
      id_5,
      id_5,
      id_3,
      id_3,
      id_1,
      id_5,
      id_0,
      id_3,
      id_0,
      id_0,
      id_1,
      id_3,
      id_2,
      id_2,
      id_0
  );
endmodule
