
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002133                       # Number of seconds simulated
sim_ticks                                  2133007857                       # Number of ticks simulated
final_tick                                 2133007857                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 179706                       # Simulator instruction rate (inst/s)
host_op_rate                                   301898                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                9597808                       # Simulator tick rate (ticks/s)
host_mem_usage                               33863956                       # Number of bytes of host memory used
host_seconds                                   222.24                       # Real time elapsed on the host
sim_insts                                    39937604                       # Number of instructions simulated
sim_ops                                      67093575                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst         103872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         301888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         104448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         302400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst         104832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data         302528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst         104512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data         302400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1626880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       103872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       104448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst       104832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst       104512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        417664                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst            1623                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            4717                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            1632                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            4725                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst            1638                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data            4727                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst            1633                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data            4725                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               25420                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          48697430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         141531593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          48967471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data         141771630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          49147498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data         141831639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          48997475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data         141771630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             762716365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     48697430                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     48967471                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     49147498                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     48997475                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        195809874                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         48697430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        141531593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         48967471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data        141771630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         49147498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data        141831639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         48997475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data        141771630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            762716365                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups                1368460                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          1368460                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect            45710                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups              892058                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                  81105                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect              3302                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups         892058                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits            685779                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses          206279                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted        15346                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                    3842579                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                    1430047                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                         1707                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                          521                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                    1008611                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                          261                       # TLB misses on write requests
system.cpu0.workload.numSyscalls                   34                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON     2133007857                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                         6405430                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles           1082421                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      11846274                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    1368460                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches            766884                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                      5141027                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                  92104                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles                         2                       # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.MiscStallCycles                  83                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          832                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles          347                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                  1008452                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                 8420                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples           6270771                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             3.264435                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            3.516562                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 2928248     46.70%     46.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  214429      3.42%     50.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  221897      3.54%     53.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  173235      2.76%     56.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  293859      4.69%     61.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  185454      2.96%     64.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  363554      5.80%     69.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  112196      1.79%     71.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1777899     28.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             6270771                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.213641                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.849411                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                  688181                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              2863504                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                  1823716                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles               849318                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                 46052                       # Number of cycles decode is squashing
system.cpu0.decode.DecodedInsts              19924383                       # Number of instructions handled by decode
system.cpu0.rename.SquashCycles                 46052                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                 1057901                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                 454481                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          3767                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                  2298488                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              2410082                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              19677876                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                 4518                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                266153                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                234959                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents               1655447                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           25446961                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             59389846                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        32033774                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups          3238715                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             21875565                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                 3571248                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               139                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           141                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  4587323                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads             3900389                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1466193                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads           145525                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          179556                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  19234923                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded               2330                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 18361460                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued            71541                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined        2453115                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined      3397902                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved          1996                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples      6270771                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.928102                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       2.356812                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            1364153     21.75%     21.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             651523     10.39%     32.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             965060     15.39%     47.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             928881     14.81%     62.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             704463     11.23%     73.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             613159      9.78%     83.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             459221      7.32%     90.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             320287      5.11%     95.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             264024      4.21%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        6270771                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 141682     60.35%     60.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     60.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     60.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                33085     14.09%     74.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     74.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     74.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     74.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     74.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     74.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     74.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     74.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     74.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     74.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     74.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     74.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     74.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     74.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     74.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     74.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     74.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     74.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     74.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     74.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     74.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     74.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     74.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     74.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     74.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     74.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     74.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 43776     18.65%     93.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 5673      2.42%     95.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead            10503      4.47%     99.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              46      0.02%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass            87942      0.48%      0.48% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             11816429     64.35%     64.83% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               88239      0.48%     65.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  239      0.00%     65.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            1081578      5.89%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.21% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             3483248     18.97%     90.18% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1428459      7.78%     97.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead         368533      2.01%     99.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          6793      0.04%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              18361460                       # Type of FU issued
system.cpu0.iq.rate                          2.866546                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                     234765                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.012786                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          40021490                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         19367286                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     16643810                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads            3278498                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes           2323392                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses      1584092                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              16847808                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                1660475                       # Number of floating point alu accesses
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iew.lsq.thread0.forwLoads          303304                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads       228530                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses          344                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation          327                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores        66850                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           32                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked         2070                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                 46052                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                 313543                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                68042                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           19237253                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts             1201                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts              3900389                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             1466193                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               865                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                   314                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                67125                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents           327                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect         13047                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect        48781                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts               61828                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             18269183                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts              3832089                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts            92268                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_refs                     5262088                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 1011757                       # Number of branches executed
system.cpu0.iew.exec_stores                   1429999                       # Number of stores executed
system.cpu0.iew.exec_rate                    2.852140                       # Inst execution rate
system.cpu0.iew.wb_sent                      18246221                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     18227902                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 14757950                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 28137546                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      2.845695                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.524493                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts        2453207                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            334                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts            45776                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples      5930065                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.830327                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.921376                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      1411550     23.80%     23.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      1664089     28.06%     51.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       416359      7.02%     58.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       548658      9.25%     68.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       413069      6.97%     75.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       133238      2.25%     77.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       139293      2.35%     79.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       143451      2.42%     82.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1060358     17.88%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      5930065                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts             9988094                       # Number of instructions committed
system.cpu0.commit.committedOps              16784026                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       5071189                       # Number of memory references committed
system.cpu0.commit.loads                      3671847                       # Number of loads committed
system.cpu0.commit.membars                        200                       # Number of memory barriers committed
system.cpu0.commit.branches                    917948                       # Number of branches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.commit.fp_insts                   1330293                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 15767394                       # Number of committed integer instructions.
system.cpu0.commit.function_calls               58378                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass        79036      0.47%      0.47% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        10629585     63.33%     63.80% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          85794      0.51%     64.31% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             210      0.00%     64.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd        918212      5.47%     69.79% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     69.79% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     69.79% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     69.79% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.79% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     69.79% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     69.79% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     69.79% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     69.79% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     69.79% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     69.79% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     69.79% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     69.79% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     69.79% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     69.79% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     69.79% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     69.79% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     69.79% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     69.79% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     69.79% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     69.79% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     69.79% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     69.79% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     69.79% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     69.79% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.79% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.79% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.79% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        3411476     20.33%     90.11% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1393637      8.30%     98.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead       260371      1.55%     99.97% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         5705      0.03%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         16784026                       # Class of committed instruction
system.cpu0.commit.bw_lim_events              1060358                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                    24106940                       # The number of ROB reads
system.cpu0.rob.rob_writes                   38818979                       # The number of ROB writes
system.cpu0.timesIdled                            895                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                         134659                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                    9988094                       # Number of Instructions Simulated
system.cpu0.committedOps                     16784026                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.641307                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.641307                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.559317                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.559317                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                30160851                       # number of integer regfile reads
system.cpu0.int_regfile_writes               14377864                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                  2686491                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 1343932                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                 14738006                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                 7880677                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                7415209                       # number of misc regfile reads
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements            42368                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          500.825134                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            4882386                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            42880                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           113.861614                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           160173                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   500.825134                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.978174                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.978174                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          455                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         39526704                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        39526704                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data      3512691                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3512691                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      1369664                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1369664                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            4                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            4                       # number of SoftPFReq hits
system.cpu0.dcache.demand_hits::cpu0.data      4882355                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4882355                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      4882359                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4882359                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        21177                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        21177                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        29718                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        29718                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data         2224                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         2224                       # number of SoftPFReq misses
system.cpu0.dcache.demand_misses::cpu0.data        50895                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         50895                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        53119                       # number of overall misses
system.cpu0.dcache.overall_misses::total        53119                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    216561222                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    216561222                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    335661996                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    335661996                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    552223218                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    552223218                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    552223218                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    552223218                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      3533868                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      3533868                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      1399382                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1399382                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data         2228                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         2228                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      4933250                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4933250                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      4935478                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4935478                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.005993                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.005993                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.021237                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.021237                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.998205                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.998205                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.010317                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010317                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.010763                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010763                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 10226.246494                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 10226.246494                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 11294.905310                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 11294.905310                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 10850.244975                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 10850.244975                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 10395.964118                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 10395.964118                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        21646                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets           15                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              951                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    22.761304                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets           15                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks        41131                       # number of writebacks
system.cpu0.dcache.writebacks::total            41131                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        10211                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        10211                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data            1                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        10212                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10212                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        10212                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10212                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data        10966                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10966                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        29717                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        29717                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data         2224                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         2224                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        40683                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        40683                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        42907                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        42907                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     94654251                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     94654251                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    315834843                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    315834843                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data     39834459                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     39834459                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    410489094                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    410489094                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    450323553                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    450323553                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.003103                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003103                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.021236                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.021236                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data     0.998205                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.998205                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.008247                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.008247                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.008694                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.008694                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data  8631.611435                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  8631.611435                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 10628.086382                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 10628.086382                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data 17911.177608                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 17911.177608                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 10089.941597                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 10089.941597                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 10495.339991                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 10495.339991                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements             1403                       # number of replacements
system.cpu0.icache.tags.tagsinuse          508.105015                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1005989                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1915                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           525.320627                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            81252                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   508.105015                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.992393                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.992393                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          508                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          8069525                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         8069525                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst      1005989                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1005989                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      1005989                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1005989                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      1005989                       # number of overall hits
system.cpu0.icache.overall_hits::total        1005989                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst         2462                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2462                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst         2462                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2462                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst         2462                       # number of overall misses
system.cpu0.icache.overall_misses::total         2462                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    138728128                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    138728128                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    138728128                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    138728128                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    138728128                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    138728128                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      1008451                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1008451                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      1008451                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1008451                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      1008451                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1008451                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.002441                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002441                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.002441                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002441                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.002441                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002441                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 56347.736799                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 56347.736799                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 56347.736799                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 56347.736799                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 56347.736799                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 56347.736799                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1770                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               31                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    57.096774                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks         1403                       # number of writebacks
system.cpu0.icache.writebacks::total             1403                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          545                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          545                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          545                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          545                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          545                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          545                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst         1917                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         1917                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst         1917                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         1917                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst         1917                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         1917                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst    109426126                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    109426126                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst    109426126                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    109426126                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst    109426126                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    109426126                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.001901                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001901                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.001901                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001901                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.001901                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001901                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 57081.964528                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 57081.964528                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 57081.964528                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 57081.964528                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 57081.964528                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 57081.964528                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.replacements            2533                       # number of replacements
system.cpu0.l2cache.tags.tagsinuse        3698.882599                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs             81956                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs            6622                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           12.376321                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle           78000                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::writebacks    33.254318                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.inst   470.459334                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.data  3195.168948                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::writebacks     0.008119                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.inst     0.114858                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.data     0.780071                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.903048                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4089                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3         4072                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.998291                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses          360962                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses         360962                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.WritebackDirty_hits::writebacks        41131                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total        41131                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackClean_hits::writebacks         1399                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total         1399                       # number of WritebackClean hits
system.cpu0.l2cache.UpgradeReq_hits::cpu0.data           27                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total           27                       # number of UpgradeReq hits
system.cpu0.l2cache.ReadExReq_hits::cpu0.data        26150                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        26150                       # number of ReadExReq hits
system.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst          260                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_hits::total          260                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadSharedReq_hits::cpu0.data        11843                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total        11843                       # number of ReadSharedReq hits
system.cpu0.l2cache.demand_hits::cpu0.inst          260                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::cpu0.data        37993                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total          38253                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::cpu0.inst          260                       # number of overall hits
system.cpu0.l2cache.overall_hits::cpu0.data        37993                       # number of overall hits
system.cpu0.l2cache.overall_hits::total         38253                       # number of overall hits
system.cpu0.l2cache.ReadExReq_misses::cpu0.data         3540                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total         3540                       # number of ReadExReq misses
system.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst         1654                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total         1654                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadSharedReq_misses::cpu0.data         1347                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total         1347                       # number of ReadSharedReq misses
system.cpu0.l2cache.demand_misses::cpu0.inst         1654                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::cpu0.data         4887                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total         6541                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::cpu0.inst         1654                       # number of overall misses
system.cpu0.l2cache.overall_misses::cpu0.data         4887                       # number of overall misses
system.cpu0.l2cache.overall_misses::total         6541                       # number of overall misses
system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data    206783010                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total    206783010                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst    106693200                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total    106693200                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data     82774809                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total     82774809                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.inst    106693200                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.data    289557819                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total    396251019                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.inst    106693200                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.data    289557819                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total    396251019                       # number of overall miss cycles
system.cpu0.l2cache.WritebackDirty_accesses::writebacks        41131                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total        41131                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::writebacks         1399                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total         1399                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data           27                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total           27                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::cpu0.data        29690                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        29690                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst         1914                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total         1914                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data        13190                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total        13190                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.demand_accesses::cpu0.inst         1914                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::cpu0.data        42880                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total        44794                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.inst         1914                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.data        42880                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total        44794                       # number of overall (read+write) accesses
system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data     0.119232                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.119232                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst     0.864159                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.864159                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data     0.102123                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.102123                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.inst     0.864159                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.data     0.113969                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.146024                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.inst     0.864159                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.data     0.113969                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.146024                       # miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 58413.279661                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 58413.279661                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 64506.166868                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 64506.166868                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 61451.231626                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 61451.231626                       # average ReadSharedReq miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 64506.166868                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 59250.627993                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 60579.577893                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 64506.166868                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 59250.627993                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 60579.577893                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::writebacks          363                       # number of writebacks
system.cpu0.l2cache.writebacks::total             363                       # number of writebacks
system.cpu0.l2cache.CleanEvict_mshr_misses::writebacks            7                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.CleanEvict_mshr_misses::total            7                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data         3540                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total         3540                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst         1654                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total         1654                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data         1347                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total         1347                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.inst         1654                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.data         4887                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total         6541                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.inst         1654                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.data         4887                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total         6541                       # number of overall MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data    196762345                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total    196762345                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst    102013001                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total    102013001                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data     78959266                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total     78959266                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst    102013001                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data    275721611                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total    377734612                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst    102013001                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data    275721611                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total    377734612                       # number of overall MSHR miss cycles
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data     0.119232                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.119232                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.864159                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.864159                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data     0.102123                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.102123                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst     0.864159                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data     0.113969                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.146024                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst     0.864159                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data     0.113969                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.146024                       # mshr miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 55582.583333                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 55582.583333                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 61676.542322                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 61676.542322                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 58618.608760                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58618.608760                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 61676.542322                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 56419.400655                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 57748.755848                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 61676.542322                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 56419.400655                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 57748.755848                       # average overall mshr miss latency
system.cpu0.toL2Bus.snoop_filter.tot_requests        88595                       # Total number of requests made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_requests        43796                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.tot_snoops          541                       # Total number of snoops made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_snoops          541                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu0.toL2Bus.trans_dist::ReadResp        15107                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackDirty        41494                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackClean         1403                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::CleanEvict         3407                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeReq           27                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeResp           27                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExReq        29690                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExResp        29690                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadCleanReq         1917                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadSharedReq        13190                       # Transaction distribution
system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side         5234                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side       128182                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count::total           133416                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side       212288                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side      5376704                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size::total           5588992                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.snoops                       2536                       # Total snoops (count)
system.cpu0.toL2Bus.snoopTraffic                23424                       # Total snoop traffic (bytes)
system.cpu0.toL2Bus.snoop_fanout::samples        47357                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::mean       0.011656                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::stdev      0.107334                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::0             46805     98.83%     98.83% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::1               552      1.17%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::total         47357                       # Request fanout histogram
system.cpu0.toL2Bus.reqLayer0.occupancy      57829779                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.reqLayer0.utilization          2.7                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer0.occupancy      1915747                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer1.occupancy     42846111                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer1.utilization          2.0                       # Layer utilization (%)
system.cpu1.branchPred.lookups                1365891                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          1365891                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect            46586                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups              906296                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                  81889                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect              3405                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups         906296                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits            684144                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses          222152                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted        16211                       # Number of mispredicted indirect branches.
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                    3842579                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                    1430050                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                         1685                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                          534                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                    1011292                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                          265                       # TLB misses on write requests
system.cpu1.workload.numSyscalls                   34                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON     2133007857                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                         6405430                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           1084408                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      11857765                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    1365891                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches            766033                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                      5140323                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                  93856                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.TlbCycles                         2                       # Number of cycles fetch has spent waiting for tlb
system.cpu1.fetch.MiscStallCycles                  89                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          839                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles          435                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                  1011133                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                 8980                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples           6273031                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             3.263832                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.516631                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 2929723     46.70%     46.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  214623      3.42%     50.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  222363      3.54%     53.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  173000      2.76%     56.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  294310      4.69%     61.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  185333      2.95%     64.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  362692      5.78%     69.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  112180      1.79%     71.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1778807     28.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total             6273031                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.213240                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.851205                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                  690932                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              2859733                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                  1830026                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               845412                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                 46928                       # Number of cycles decode is squashing
system.cpu1.decode.DecodedInsts              19927820                       # Number of instructions handled by decode
system.cpu1.rename.SquashCycles                 46928                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 1059183                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 460216                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          4404                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  2302278                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              2400022                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              19677620                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                 4078                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                260096                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                234689                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents               1653367                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           25440354                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             59373614                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        32019189                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups          3259067                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps             21822044                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                 3618166                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts               137                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts           138                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  4562049                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             3902018                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1467153                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads           145644                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          154129                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  19227688                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded               2349                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 18339540                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued            70808                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        2492952                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined      3446307                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved          2015                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples      6273031                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        2.923553                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       2.358103                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            1370344     21.85%     21.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             654260     10.43%     32.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             963942     15.37%     47.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             926603     14.77%     62.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             703050     11.21%     73.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             611987      9.76%     83.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             459173      7.32%     90.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             318962      5.08%     95.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             264710      4.22%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total        6273031                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 140543     60.36%     60.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     60.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     60.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                32393     13.91%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 43999     18.90%     93.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 5646      2.42%     95.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead            10222      4.39%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite              40      0.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass            87419      0.48%      0.48% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             11800349     64.34%     64.82% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               88276      0.48%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  236      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            1075523      5.86%     71.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.17% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             3484342     19.00%     90.17% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1428400      7.79%     97.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead         367984      2.01%     99.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          7011      0.04%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              18339540                       # Type of FU issued
system.cpu1.iq.rate                          2.863124                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                     232843                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.012696                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          39987242                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         19374423                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     16625235                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads            3268514                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes           2348869                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses      1578364                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              16829989                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                1654975                       # Number of floating point alu accesses
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iew.lsq.thread0.forwLoads          303200                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads       234641                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses          369                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          317                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores        69055                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           29                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked         2075                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                 46928                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                 317306                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                71128                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           19230037                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts             1353                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              3902018                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             1467153                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts               863                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                   318                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                70233                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           317                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect         13420                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect        49177                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts               62597                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             18246081                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              3832117                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            93453                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_refs                     5262118                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 1009395                       # Number of branches executed
system.cpu1.iew.exec_stores                   1430001                       # Number of stores executed
system.cpu1.iew.exec_rate                    2.848533                       # Inst execution rate
system.cpu1.iew.wb_sent                      18222400                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     18203599                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 14731115                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 28070570                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      2.841901                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.524789                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts        2493043                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls            334                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts            46656                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples      5926845                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     2.823928                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.919871                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      1417320     23.91%     23.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      1663127     28.06%     51.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       414185      6.99%     58.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       548693      9.26%     68.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       412480      6.96%     75.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       132204      2.23%     77.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       139575      2.35%     79.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       143073      2.41%     82.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1056188     17.82%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total      5926845                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             9968181                       # Number of instructions committed
system.cpu1.commit.committedOps              16736981                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       5065467                       # Number of memory references committed
system.cpu1.commit.loads                      3667369                       # Number of loads committed
system.cpu1.commit.membars                        200                       # Number of memory barriers committed
system.cpu1.commit.branches                    914713                       # Number of branches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.commit.fp_insts                   1315602                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 15731305                       # Number of committed integer instructions.
system.cpu1.commit.function_calls               57632                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass        78538      0.47%      0.47% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        10599218     63.33%     63.80% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          85794      0.51%     64.31% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             210      0.00%     64.31% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd        907754      5.42%     69.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     69.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     69.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     69.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     69.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     69.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     69.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     69.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     69.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     69.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     69.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     69.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     69.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     69.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     69.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     69.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     69.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     69.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     69.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.73% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        3408990     20.37%     90.10% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1392393      8.32%     98.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead       258379      1.54%     99.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         5705      0.03%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         16736981                       # Class of committed instruction
system.cpu1.commit.bw_lim_events              1056188                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    24100681                       # The number of ROB reads
system.cpu1.rob.rob_writes                   38810070                       # The number of ROB writes
system.cpu1.timesIdled                            884                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                         132399                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.committedInsts                    9968181                       # Number of Instructions Simulated
system.cpu1.committedOps                     16736981                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.642588                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.642588                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.556208                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.556208                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                30125915                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14360457                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                  2674631                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 1340135                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 14710826                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                 7871055                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                7413307                       # number of misc regfile reads
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements            42412                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          501.234859                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4881350                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            42924                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           113.720762                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           150183                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   501.234859                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.978974                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.978974                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          449                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         39517844                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        39517844                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data      3512921                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3512921                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      1368409                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1368409                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::cpu1.data      4881330                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4881330                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      4881332                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4881332                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        21080                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        21080                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        29729                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        29729                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data         2224                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         2224                       # number of SoftPFReq misses
system.cpu1.dcache.demand_misses::cpu1.data        50809                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         50809                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        53033                       # number of overall misses
system.cpu1.dcache.overall_misses::total        53033                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data    216091026                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    216091026                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    337663330                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    337663330                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    553754356                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    553754356                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    553754356                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    553754356                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      3534001                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      3534001                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      1398138                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1398138                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data         2226                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         2226                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      4932139                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4932139                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      4934365                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4934365                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.005965                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.005965                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.021263                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.021263                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.999102                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.999102                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.010302                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010302                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.010748                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010748                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 10250.997438                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 10250.997438                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 11358.045343                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 11358.045343                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 10898.745419                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 10898.745419                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 10441.693964                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 10441.693964                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        22107                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              956                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    23.124477                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks        41108                       # number of writebacks
system.cpu1.dcache.writebacks::total            41108                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        10091                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        10091                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data            3                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data        10094                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        10094                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data        10094                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        10094                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        10989                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        10989                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        29726                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        29726                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data         2224                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         2224                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        40715                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        40715                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        42939                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        42939                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data     96516387                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     96516387                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    317788558                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    317788558                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data     39359601                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     39359601                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    414304945                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    414304945                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    453664546                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    453664546                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.003110                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003110                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.021261                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.021261                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.999102                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.999102                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.008255                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.008255                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.008702                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.008702                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data         8783                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total         8783                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 10690.592680                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 10690.592680                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 17697.662320                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 17697.662320                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 10175.732408                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10175.732408                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 10565.326300                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10565.326300                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements             1416                       # number of replacements
system.cpu1.icache.tags.tagsinuse          508.123344                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1008638                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1928                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           523.152490                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            76257                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   508.123344                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.992428                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.992428                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          501                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          8090994                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         8090994                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst      1008638                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1008638                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      1008638                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1008638                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      1008638                       # number of overall hits
system.cpu1.icache.overall_hits::total        1008638                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         2495                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2495                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         2495                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2495                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         2495                       # number of overall misses
system.cpu1.icache.overall_misses::total         2495                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    136819704                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    136819704                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    136819704                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    136819704                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    136819704                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    136819704                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      1011133                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1011133                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      1011133                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1011133                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      1011133                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1011133                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.002468                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002468                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.002468                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002468                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.002468                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002468                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 54837.556713                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 54837.556713                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 54837.556713                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 54837.556713                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 54837.556713                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 54837.556713                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1999                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               29                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    68.931034                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks         1416                       # number of writebacks
system.cpu1.icache.writebacks::total             1416                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          565                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          565                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          565                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          565                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          565                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          565                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         1930                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1930                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         1930                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1930                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         1930                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1930                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    108776778                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    108776778                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    108776778                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    108776778                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    108776778                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    108776778                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.001909                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001909                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.001909                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001909                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.001909                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001909                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 56361.024870                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 56361.024870                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 56361.024870                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 56361.024870                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 56361.024870                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 56361.024870                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.replacements            2701                       # number of replacements
system.cpu1.l2cache.tags.tagsinuse        3669.698033                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs             81922                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs            6754                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs           12.129405                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle           73000                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::writebacks    23.637099                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.inst   480.869668                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.data  3165.191266                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::writebacks     0.005771                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.inst     0.117400                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.data     0.772752                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.895922                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4053                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         3961                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.989502                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses          361486                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses         361486                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.WritebackDirty_hits::writebacks        41108                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total        41108                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackClean_hits::writebacks         1406                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total         1406                       # number of WritebackClean hits
system.cpu1.l2cache.UpgradeReq_hits::cpu1.data           17                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total           17                       # number of UpgradeReq hits
system.cpu1.l2cache.ReadExReq_hits::cpu1.data        26104                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        26104                       # number of ReadExReq hits
system.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst          270                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadCleanReq_hits::total          270                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadSharedReq_hits::cpu1.data        11812                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total        11812                       # number of ReadSharedReq hits
system.cpu1.l2cache.demand_hits::cpu1.inst          270                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::cpu1.data        37916                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total          38186                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::cpu1.inst          270                       # number of overall hits
system.cpu1.l2cache.overall_hits::cpu1.data        37916                       # number of overall hits
system.cpu1.l2cache.overall_hits::total         38186                       # number of overall hits
system.cpu1.l2cache.ReadExReq_misses::cpu1.data         3607                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total         3607                       # number of ReadExReq misses
system.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst         1657                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total         1657                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadSharedReq_misses::cpu1.data         1401                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total         1401                       # number of ReadSharedReq misses
system.cpu1.l2cache.demand_misses::cpu1.inst         1657                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::cpu1.data         5008                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total         6665                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::cpu1.inst         1657                       # number of overall misses
system.cpu1.l2cache.overall_misses::cpu1.data         5008                       # number of overall misses
system.cpu1.l2cache.overall_misses::total         6665                       # number of overall misses
system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data    208888902                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total    208888902                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst    105999228                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total    105999228                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data     84303612                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total     84303612                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.inst    105999228                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.data    293192514                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total    399191742                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.inst    105999228                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.data    293192514                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total    399191742                       # number of overall miss cycles
system.cpu1.l2cache.WritebackDirty_accesses::writebacks        41108                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total        41108                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::writebacks         1406                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total         1406                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data           17                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total           17                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::cpu1.data        29711                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total        29711                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst         1927                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total         1927                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data        13213                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total        13213                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.demand_accesses::cpu1.inst         1927                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::cpu1.data        42924                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total        44851                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.inst         1927                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.data        42924                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total        44851                       # number of overall (read+write) accesses
system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data     0.121403                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.121403                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst     0.859886                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.859886                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data     0.106032                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.106032                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.inst     0.859886                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.data     0.116671                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.148603                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.inst     0.859886                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.data     0.116671                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.148603                       # miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 57912.088162                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 57912.088162                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 63970.566083                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 63970.566083                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 60173.884368                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 60173.884368                       # average ReadSharedReq miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 63970.566083                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 58544.831070                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 59893.734734                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 63970.566083                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 58544.831070                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 59893.734734                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::writebacks          539                       # number of writebacks
system.cpu1.l2cache.writebacks::total             539                       # number of writebacks
system.cpu1.l2cache.CleanEvict_mshr_misses::writebacks            7                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_misses::total            7                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data         3607                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total         3607                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst         1657                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total         1657                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data         1401                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total         1401                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.inst         1657                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.data         5008                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total         6665                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.inst         1657                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.data         5008                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total         6665                       # number of overall MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data    198679266                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total    198679266                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst    101313325                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total    101313325                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data     80337922                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total     80337922                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst    101313325                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data    279017188                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total    380330513                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst    101313325                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data    279017188                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total    380330513                       # number of overall MSHR miss cycles
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data     0.121403                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.121403                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.859886                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.859886                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data     0.106032                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.106032                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst     0.859886                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data     0.116671                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.148603                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst     0.859886                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data     0.116671                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.148603                       # mshr miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 55081.581924                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 55081.581924                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 61142.622209                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 61142.622209                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 57343.270521                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 57343.270521                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 61142.622209                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 55714.294728                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 57063.842911                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 61142.622209                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 55714.294728                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 57063.842911                       # average overall mshr miss latency
system.cpu1.toL2Bus.snoop_filter.tot_requests        88699                       # Total number of requests made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_requests        43843                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_requests           17                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.tot_snoops          566                       # Total number of snoops made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_snoops          566                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu1.toL2Bus.trans_dist::ReadResp        15143                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackDirty        41647                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackClean         1416                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::CleanEvict         3466                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeReq           17                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeResp           17                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExReq        29711                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExResp        29711                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadCleanReq         1930                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadSharedReq        13213                       # Transaction distribution
system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side         5273                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side       128294                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count::total           133567                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side       213952                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side      5378048                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size::total           5592000                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.snoops                       2704                       # Total snoops (count)
system.cpu1.toL2Bus.snoopTraffic                34688                       # Total snoop traffic (bytes)
system.cpu1.toL2Bus.snoop_fanout::samples        47572                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::mean       0.012255                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::stdev      0.110024                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::0             46989     98.77%     98.77% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::1               583      1.23%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::total         47572                       # Request fanout histogram
system.cpu1.toL2Bus.reqLayer0.occupancy      57857751                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.reqLayer0.utilization          2.7                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer0.occupancy      1929730                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer1.occupancy     42886737                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer1.utilization          2.0                       # Layer utilization (%)
system.cpu2.branchPred.lookups                1368305                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          1368305                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect            46101                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups              909984                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                  81509                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect              3297                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups         909984                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits            688868                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses          221116                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted        15094                       # Number of mispredicted indirect branches.
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                    3855470                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                    1433319                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                         1691                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                          525                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                    1014661                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                          292                       # TLB misses on write requests
system.cpu2.workload.numSyscalls                   34                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON     2133007857                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                         6405430                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           1089381                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      11878592                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                    1368305                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches            770377                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                      5135016                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                  92882                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                  95                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          921                       # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.IcacheWaitRetryStallCycles          552                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                  1014476                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                 8943                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples           6272413                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             3.271102                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.517696                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 2921301     46.57%     46.57% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                  215914      3.44%     50.02% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  225120      3.59%     53.61% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  170866      2.72%     56.33% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  296417      4.73%     61.05% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  184464      2.94%     64.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  362570      5.78%     69.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  110548      1.76%     71.54% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                 1785213     28.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total             6272413                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.213616                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.854457                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                  692238                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles              2851553                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                  1838867                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles               843314                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                 46441                       # Number of cycles decode is squashing
system.cpu2.decode.DecodedInsts              19964832                       # Number of instructions handled by decode
system.cpu2.rename.SquashCycles                 46441                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 1059812                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                 454143                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          3722                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                  2309722                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles              2398573                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              19717730                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                 4910                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                265778                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                241741                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents               1639701                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands           25502971                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups             59540645                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        32126745                       # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups          3232036                       # Number of floating rename lookups
system.cpu2.rename.CommittedMaps             21901749                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                 3601140                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts               145                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts           146                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  4553719                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             3913392                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1470793                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads           146449                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          177250                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  19275438                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded               2345                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 18401435                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued            71048                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined        2473196                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined      3416415                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved          2011                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples      6272413                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        2.933709                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       2.358466                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            1364234     21.75%     21.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1             648742     10.34%     32.09% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             959442     15.30%     47.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             929309     14.82%     62.20% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             705608     11.25%     73.45% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             616973      9.84%     83.29% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             462315      7.37%     90.66% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             321625      5.13%     95.79% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             264165      4.21%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total        6272413                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 143276     60.03%     60.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     60.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     60.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                32793     13.74%     73.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     73.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     73.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     73.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     73.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     73.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     73.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     73.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     73.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     73.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     73.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     73.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     73.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     73.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     73.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     73.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     73.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     73.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     73.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     73.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     73.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     73.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     73.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     73.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     73.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     73.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     73.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 46227     19.37%     93.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 5823      2.44%     95.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead            10516      4.41%     99.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite              43      0.02%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass            87854      0.48%      0.48% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             11838748     64.34%     64.81% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               88265      0.48%     65.29% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  246      0.00%     65.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd            1082592      5.88%     71.18% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.18% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.18% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.18% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     71.18% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.18% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     71.18% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.18% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             3496518     19.00%     90.18% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1431922      7.78%     97.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead         368508      2.00%     99.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite          6782      0.04%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18401435                       # Type of FU issued
system.cpu2.iq.rate                          2.872787                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                     238678                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.012971                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          40106937                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         19434769                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     16683801                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads            3278065                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes           2316507                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses      1584520                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              16892105                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                1660154                       # Number of floating point alu accesses
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iew.lsq.thread0.forwLoads          304024                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads       237036                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses          347                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation          311                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores        69794                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           28                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked         1849                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                 46441                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                 314800                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                68370                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           19277783                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts             1427                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              3913392                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             1470793                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts               869                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                   258                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                67541                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents           311                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect         13705                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect        48175                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts               61880                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             18309798                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              3845025                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts            91630                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_refs                     5278295                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 1013536                       # Number of branches executed
system.cpu2.iew.exec_stores                   1433270                       # Number of stores executed
system.cpu2.iew.exec_rate                    2.858481                       # Inst execution rate
system.cpu2.iew.wb_sent                      18286758                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     18268321                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 14795655                       # num instructions producing a value
system.cpu2.iew.wb_consumers                 28205538                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      2.852005                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.524566                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts        2473270                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls            334                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts            46173                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples      5929018                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     2.834287                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.926055                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      1413967     23.85%     23.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      1660430     28.01%     51.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       416359      7.02%     58.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       547493      9.23%     68.11% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       409626      6.91%     75.02% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       132414      2.23%     77.25% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       138996      2.34%     79.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       143500      2.42%     82.02% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1066233     17.98%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total      5929018                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            10000004                       # Number of instructions committed
system.cpu2.commit.committedOps              16804541                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       5077338                       # Number of memory references committed
system.cpu2.commit.loads                      3676343                       # Number of loads committed
system.cpu2.commit.membars                        200                       # Number of memory barriers committed
system.cpu2.commit.branches                    918858                       # Number of branches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.commit.fp_insts                   1332647                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 15786135                       # Number of committed integer instructions.
system.cpu2.commit.function_calls               58496                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass        79128      0.47%      0.47% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        10642179     63.33%     63.80% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          85794      0.51%     64.31% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             210      0.00%     64.31% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd        919892      5.47%     69.79% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     69.79% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     69.79% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     69.79% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     69.79% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     69.79% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     69.79% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     69.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     69.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     69.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     69.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     69.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     69.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     69.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     69.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     69.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     69.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     69.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     69.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     69.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     69.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     69.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     69.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     69.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     69.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     69.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.79% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        3415654     20.33%     90.11% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1395290      8.30%     98.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead       260689      1.55%     99.97% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite         5705      0.03%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         16804541                       # Class of committed instruction
system.cpu2.commit.bw_lim_events              1066233                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                    24140596                       # The number of ROB reads
system.cpu2.rob.rob_writes                   38902816                       # The number of ROB writes
system.cpu2.timesIdled                            894                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                         133017                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.committedInsts                   10000004                       # Number of Instructions Simulated
system.cpu2.committedOps                     16804541                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.640543                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.640543                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.561176                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.561176                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                30240415                       # number of integer regfile reads
system.cpu2.int_regfile_writes               14413372                       # number of integer regfile writes
system.cpu2.fp_regfile_reads                  2687175                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                 1344392                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 14767684                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                 7899508                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                7433906                       # number of misc regfile reads
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements            42448                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          501.184311                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            4896610                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            42960                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           113.980680                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle           145188                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   501.184311                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.978876                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.978876                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          424                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         39638840                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        39638840                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data      3525333                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3525333                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      1371252                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1371252                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            6                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            6                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::cpu2.data      4896585                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4896585                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      4896591                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4896591                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        20911                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        20911                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        29759                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        29759                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data         2224                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total         2224                       # number of SoftPFReq misses
system.cpu2.dcache.demand_misses::cpu2.data        50670                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         50670                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        52894                       # number of overall misses
system.cpu2.dcache.overall_misses::total        52894                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data    222042402                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    222042402                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data    336714946                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    336714946                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data    558757348                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    558757348                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data    558757348                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    558757348                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      3546244                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      3546244                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      1401011                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1401011                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data         2230                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total         2230                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      4947255                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      4947255                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      4949485                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      4949485                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.005897                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.005897                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.021241                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.021241                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.997309                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.997309                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.010242                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010242                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.010687                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010687                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 10618.449715                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 10618.449715                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 11314.726503                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 11314.726503                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 11027.380067                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 11027.380067                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 10563.718910                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 10563.718910                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs        22284                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          257                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs              879                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    25.351536                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    85.666667                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks        41208                       # number of writebacks
system.cpu2.dcache.writebacks::total            41208                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data         9912                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         9912                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data            4                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data         9916                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         9916                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data         9916                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         9916                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data        10999                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        10999                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data        29755                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        29755                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data         2224                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total         2224                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data        40754                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        40754                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data        42978                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        42978                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data     96143094                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     96143094                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data    316690324                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    316690324                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data     39129498                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total     39129498                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data    412833418                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    412833418                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data    451962916                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    451962916                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.003102                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003102                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.021238                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.021238                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.997309                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.997309                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.008238                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.008238                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.008683                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.008683                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data  8741.075916                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  8741.075916                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 10643.264124                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 10643.264124                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data 17594.198741                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 17594.198741                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 10129.887079                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 10129.887079                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 10516.145842                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 10516.145842                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements             1419                       # number of replacements
system.cpu2.icache.tags.tagsinuse          508.006312                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            1011992                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1931                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           524.076644                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle            71262                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   508.006312                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.992200                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.992200                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          503                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          8117741                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         8117741                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst      1011992                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1011992                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      1011992                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1011992                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      1011992                       # number of overall hits
system.cpu2.icache.overall_hits::total        1011992                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         2484                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         2484                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         2484                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          2484                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         2484                       # number of overall misses
system.cpu2.icache.overall_misses::total         2484                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst    139555965                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    139555965                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst    139555965                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    139555965                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst    139555965                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    139555965                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      1014476                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1014476                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      1014476                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1014476                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      1014476                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1014476                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.002449                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002449                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.002449                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002449                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.002449                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002449                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 56181.950483                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 56181.950483                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 56181.950483                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 56181.950483                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 56181.950483                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 56181.950483                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         2924                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               40                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    73.100000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks         1419                       # number of writebacks
system.cpu2.icache.writebacks::total             1419                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          551                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          551                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          551                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          551                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          551                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          551                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst         1933                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         1933                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst         1933                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         1933                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst         1933                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         1933                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst    111616600                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    111616600                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst    111616600                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    111616600                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst    111616600                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    111616600                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.001905                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001905                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.001905                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001905                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.001905                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001905                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 57742.679772                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 57742.679772                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 57742.679772                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 57742.679772                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 57742.679772                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 57742.679772                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.replacements            2603                       # number of replacements
system.cpu2.l2cache.tags.tagsinuse        3662.670388                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs             82116                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs            6639                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs           12.368730                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle           68000                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::writebacks    28.095964                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.inst   447.239004                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.data  3187.335420                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::writebacks     0.006859                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.inst     0.109189                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.data     0.778158                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.894207                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4036                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3         3995                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.985352                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses          361695                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses         361695                       # Number of data accesses
system.cpu2.l2cache.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.WritebackDirty_hits::writebacks        41208                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total        41208                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackClean_hits::writebacks         1411                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total         1411                       # number of WritebackClean hits
system.cpu2.l2cache.UpgradeReq_hits::cpu2.data           18                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total           18                       # number of UpgradeReq hits
system.cpu2.l2cache.ReadExReq_hits::cpu2.data        26177                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total        26177                       # number of ReadExReq hits
system.cpu2.l2cache.ReadCleanReq_hits::cpu2.inst          273                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadCleanReq_hits::total          273                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadSharedReq_hits::cpu2.data        11890                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total        11890                       # number of ReadSharedReq hits
system.cpu2.l2cache.demand_hits::cpu2.inst          273                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::cpu2.data        38067                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total          38340                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::cpu2.inst          273                       # number of overall hits
system.cpu2.l2cache.overall_hits::cpu2.data        38067                       # number of overall hits
system.cpu2.l2cache.overall_hits::total         38340                       # number of overall hits
system.cpu2.l2cache.ReadExReq_misses::cpu2.data         3560                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total         3560                       # number of ReadExReq misses
system.cpu2.l2cache.ReadCleanReq_misses::cpu2.inst         1657                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadCleanReq_misses::total         1657                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadSharedReq_misses::cpu2.data         1333                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total         1333                       # number of ReadSharedReq misses
system.cpu2.l2cache.demand_misses::cpu2.inst         1657                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::cpu2.data         4893                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total         6550                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::cpu2.inst         1657                       # number of overall misses
system.cpu2.l2cache.overall_misses::cpu2.data         4893                       # number of overall misses
system.cpu2.l2cache.overall_misses::total         6550                       # number of overall misses
system.cpu2.l2cache.ReadExReq_miss_latency::cpu2.data    207562230                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total    207562230                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::cpu2.inst    108828063                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::total    108828063                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::cpu2.data     83327922                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total     83327922                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.inst    108828063                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.data    290890152                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total    399718215                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.inst    108828063                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.data    290890152                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total    399718215                       # number of overall miss cycles
system.cpu2.l2cache.WritebackDirty_accesses::writebacks        41208                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total        41208                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::writebacks         1411                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total         1411                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::cpu2.data           18                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total           18                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::cpu2.data        29737                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        29737                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::cpu2.inst         1930                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::total         1930                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::cpu2.data        13223                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total        13223                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.demand_accesses::cpu2.inst         1930                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::cpu2.data        42960                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total        44890                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.inst         1930                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.data        42960                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total        44890                       # number of overall (read+write) accesses
system.cpu2.l2cache.ReadExReq_miss_rate::cpu2.data     0.119716                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.119716                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::cpu2.inst     0.858549                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::total     0.858549                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::cpu2.data     0.100809                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.100809                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.inst     0.858549                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.data     0.113897                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.145912                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.inst     0.858549                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.data     0.113897                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.145912                       # miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::cpu2.data 58303.997191                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 58303.997191                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::cpu2.inst 65677.768859                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::total 65677.768859                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::cpu2.data 62511.569392                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 62511.569392                       # average ReadSharedReq miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.inst 65677.768859                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.data 59450.266094                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 61025.681679                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.inst 65677.768859                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.data 59450.266094                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 61025.681679                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::writebacks          427                       # number of writebacks
system.cpu2.l2cache.writebacks::total             427                       # number of writebacks
system.cpu2.l2cache.CleanEvict_mshr_misses::writebacks            9                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.CleanEvict_mshr_misses::total            9                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::cpu2.data         3560                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total         3560                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::cpu2.inst         1657                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::total         1657                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::cpu2.data         1333                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total         1333                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.inst         1657                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.data         4893                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total         6550                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.inst         1657                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.data         4893                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total         6550                       # number of overall MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::cpu2.data    197483432                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total    197483432                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::cpu2.inst    104137274                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::total    104137274                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::cpu2.data     79556122                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total     79556122                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.inst    104137274                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.data    277039554                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total    381176828                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.inst    104137274                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.data    277039554                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total    381176828                       # number of overall MSHR miss cycles
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::cpu2.data     0.119716                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.119716                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.858549                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::total     0.858549                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::cpu2.data     0.100809                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.100809                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.inst     0.858549                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.data     0.113897                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.145912                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.inst     0.858549                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.data     0.113897                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.145912                       # mshr miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::cpu2.data 55472.874157                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 55472.874157                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 62846.876282                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 62846.876282                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 59682.012003                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59682.012003                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.inst 62846.876282                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.data 56619.569589                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 58194.935573                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.inst 62846.876282                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.data 56619.569589                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 58194.935573                       # average overall mshr miss latency
system.cpu2.toL2Bus.snoop_filter.tot_requests        88778                       # Total number of requests made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_requests        43883                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_requests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.snoop_filter.tot_snoops          583                       # Total number of snoops made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_snoops          583                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu2.toL2Bus.trans_dist::ReadResp        15156                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackDirty        41635                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackClean         1419                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::CleanEvict         3416                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::UpgradeReq           18                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::UpgradeResp           18                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExReq        29737                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExResp        29737                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadCleanReq         1933                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadSharedReq        13223                       # Transaction distribution
system.cpu2.toL2Bus.pkt_count_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side         5282                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side       128404                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count::total           133686                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side       214336                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side      5386752                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size::total           5601088                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.snoops                       2606                       # Total snoops (count)
system.cpu2.toL2Bus.snoopTraffic                27520                       # Total snoop traffic (bytes)
system.cpu2.toL2Bus.snoop_fanout::samples        47514                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::mean       0.012586                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::stdev      0.111479                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::0             46916     98.74%     98.74% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::1               598      1.26%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::total         47514                       # Request fanout histogram
system.cpu2.toL2Bus.reqLayer0.occupancy      57952656                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.reqLayer0.utilization          2.7                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer0.occupancy      1931399                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer1.occupancy     42923034                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer1.utilization          2.0                       # Layer utilization (%)
system.cpu3.branchPred.lookups                1363258                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          1363258                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect            45075                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups              904804                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                  80564                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect              3107                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups         904804                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits            688201                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses          216603                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted        15184                       # Number of mispredicted indirect branches.
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                    3845392                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                    1429703                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                         1552                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                          517                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                    1008395                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                          294                       # TLB misses on write requests
system.cpu3.workload.numSyscalls                   34                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::ON     2133007857                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                         6405430                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles           1081570                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      11841053                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                    1363258                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches            768765                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                      5137095                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                  90838                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.TlbCycles                        10                       # Number of cycles fetch has spent waiting for tlb
system.cpu3.fetch.MiscStallCycles                 227                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles         1117                       # Number of stall cycles due to pending traps
system.cpu3.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.IcacheWaitRetryStallCycles          368                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                  1008206                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                 8583                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples           6265813                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             3.262807                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.515603                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                 2926208     46.70%     46.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                  213483      3.41%     50.11% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  223371      3.56%     53.67% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  173039      2.76%     56.43% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  294953      4.71%     61.14% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  184605      2.95%     64.09% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  363950      5.81%     69.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  111371      1.78%     71.67% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                 1774833     28.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total             6265813                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.212828                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.848596                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                  686153                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles              2862846                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                  1826664                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles               844731                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                 45419                       # Number of cycles decode is squashing
system.cpu3.decode.DecodedInsts              19900628                       # Number of instructions handled by decode
system.cpu3.rename.SquashCycles                 45419                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                 1054830                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                 463708                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          3000                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                  2297792                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles              2401064                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              19657226                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                 4311                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                265290                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                238330                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents               1645334                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands           25436403                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups             59356006                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups        32013582                       # Number of integer rename lookups
system.cpu3.rename.fp_rename_lookups          3232173                       # Number of floating rename lookups
system.cpu3.rename.CommittedMaps             21857359                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                 3578917                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts               118                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts           122                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  4573837                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             3901827                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1464654                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads           145946                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          149443                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  19223299                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded               2322                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 18348118                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued            71477                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined        2457503                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined      3406838                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved          1988                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples      6265813                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        2.928290                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       2.356904                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            1364241     21.77%     21.77% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1             649443     10.36%     32.14% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             964335     15.39%     47.53% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             927157     14.80%     62.33% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             703418     11.23%     73.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             615584      9.82%     83.38% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             458561      7.32%     90.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             319016      5.09%     95.79% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             264058      4.21%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total        6265813                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 142023     60.18%     60.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     60.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     60.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                32820     13.91%     74.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     74.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     74.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     74.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     74.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     74.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     74.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     74.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     74.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     74.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     74.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     74.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     74.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     74.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     74.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     74.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     74.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     74.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     74.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     74.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     74.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     74.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     74.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     74.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     74.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     74.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     74.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 44961     19.05%     93.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 5737      2.43%     95.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead            10420      4.42%     99.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite              38      0.02%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass            87370      0.48%      0.48% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             11806099     64.35%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult               88250      0.48%     65.30% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  248      0.00%     65.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd            1077305      5.87%     71.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     71.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     71.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     71.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     71.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     71.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     71.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     71.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     71.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     71.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     71.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     71.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     71.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     71.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     71.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     71.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     71.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     71.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     71.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.17% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             3485927     19.00%     90.17% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1427944      7.78%     97.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead         368195      2.01%     99.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite          6780      0.04%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              18348118                       # Type of FU issued
system.cpu3.iq.rate                          2.864463                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                     235999                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.012862                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads          40001531                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes         19362728                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     16638202                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads            3267989                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes           2320693                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses      1579645                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses              16841613                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                1655134                       # Number of floating point alu accesses
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iew.lsq.thread0.forwLoads          302811                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads       231494                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses          305                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation          312                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores        65735                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           29                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked         1961                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                 45419                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                 316864                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                72339                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           19225621                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts             1334                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              3901827                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             1464654                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts               850                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                   277                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                71468                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents           312                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect         13082                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect        47658                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts               60740                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             18258986                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              3834943                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts            89127                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_refs                     5264601                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                 1010145                       # Number of branches executed
system.cpu3.iew.exec_stores                   1429658                       # Number of stores executed
system.cpu3.iew.exec_rate                    2.850548                       # Inst execution rate
system.cpu3.iew.wb_sent                      18236084                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     18217847                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                 14752267                       # num instructions producing a value
system.cpu3.iew.wb_consumers                 28122430                       # num instructions consuming a value
system.cpu3.iew.wb_rate                      2.844126                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.524573                       # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts        2457609                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls            334                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts            45152                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples      5925642                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     2.829740                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.922811                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      1413267     23.85%     23.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      1662219     28.05%     51.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       415655      7.01%     58.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       547967      9.25%     68.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       410696      6.93%     75.09% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       132427      2.23%     77.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       139183      2.35%     79.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       143244      2.42%     82.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1060984     17.90%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total      5925642                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts             9981325                       # Number of instructions committed
system.cpu3.commit.committedOps              16768027                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       5069243                       # Number of memory references committed
system.cpu3.commit.loads                      3670325                       # Number of loads committed
system.cpu3.commit.membars                        200                       # Number of memory barriers committed
system.cpu3.commit.branches                    916847                       # Number of branches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.commit.fp_insts                   1325314                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                 15755107                       # Number of committed integer instructions.
system.cpu3.commit.function_calls               58124                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass        78866      0.47%      0.47% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        10619247     63.33%     63.80% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult          85794      0.51%     64.31% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             210      0.00%     64.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd        914667      5.45%     69.77% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     69.77% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     69.77% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     69.77% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     69.77% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     69.77% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     69.77% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     69.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     69.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     69.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     69.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     69.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     69.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     69.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     69.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     69.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     69.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     69.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     69.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     69.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     69.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     69.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     69.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     69.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     69.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     69.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.77% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.77% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        3410630     20.34%     90.11% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1393213      8.31%     98.42% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead       259695      1.55%     99.97% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite         5705      0.03%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16768027                       # Class of committed instruction
system.cpu3.commit.bw_lim_events              1060984                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                    24090294                       # The number of ROB reads
system.cpu3.rob.rob_writes                   38795076                       # The number of ROB writes
system.cpu3.timesIdled                            881                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                         139617                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.committedInsts                    9981325                       # Number of Instructions Simulated
system.cpu3.committedOps                     16768027                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.641741                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.641741                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.558260                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.558260                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                30151816                       # number of integer regfile reads
system.cpu3.int_regfile_writes               14374219                       # number of integer regfile writes
system.cpu3.fp_regfile_reads                  2678946                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                 1340029                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                 14731808                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                 7880053                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                7415569                       # number of misc regfile reads
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements            42410                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          500.837491                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            4885546                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            42922                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           113.823820                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle           135198                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   500.837491                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.978198                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.978198                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          442                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         39551762                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        39551762                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::cpu3.data      3516285                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3516285                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      1369250                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1369250                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            4                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            4                       # number of SoftPFReq hits
system.cpu3.dcache.demand_hits::cpu3.data      4885535                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4885535                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      4885539                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4885539                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data        21132                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        21132                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data        29710                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        29710                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data         2224                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total         2224                       # number of SoftPFReq misses
system.cpu3.dcache.demand_misses::cpu3.data        50842                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         50842                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data        53066                       # number of overall misses
system.cpu3.dcache.overall_misses::total        53066                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data    219143970                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    219143970                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data    336995997                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    336995997                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data    556139967                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    556139967                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data    556139967                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    556139967                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      3537417                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      3537417                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      1398960                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1398960                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data         2228                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total         2228                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      4936377                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      4936377                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      4938605                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      4938605                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.005974                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.005974                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.021237                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.021237                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.998205                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.998205                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.010299                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.010299                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.010745                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.010745                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 10370.242760                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 10370.242760                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 11342.847425                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 11342.847425                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 10938.593427                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 10938.593427                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 10480.156164                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 10480.156164                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs        20059                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          139                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs              890                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    22.538202                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    69.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks        41157                       # number of writebacks
system.cpu3.dcache.writebacks::total            41157                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data        10137                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        10137                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data            1                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data        10138                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        10138                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data        10138                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        10138                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data        10995                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        10995                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data        29709                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        29709                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data         2224                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total         2224                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data        40704                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        40704                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data        42928                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        42928                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data     96932637                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     96932637                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data    317194152                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    317194152                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data     37114182                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total     37114182                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data    414126789                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    414126789                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data    451240971                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    451240971                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.003108                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003108                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.021236                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.021236                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.998205                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.998205                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.008246                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.008246                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.008692                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.008692                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data  8816.065211                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  8816.065211                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 10676.702413                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 10676.702413                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data 16688.031475                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 16688.031475                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 10174.105469                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 10174.105469                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 10511.576850                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 10511.576850                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements             1428                       # number of replacements
system.cpu3.icache.tags.tagsinuse          508.016007                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            1005692                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1940                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           518.397938                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle            66267                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   508.016007                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.992219                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.992219                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          503                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          8067582                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         8067582                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst      1005692                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1005692                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      1005692                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1005692                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      1005692                       # number of overall hits
system.cpu3.icache.overall_hits::total        1005692                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         2513                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2513                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         2513                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2513                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         2513                       # number of overall misses
system.cpu3.icache.overall_misses::total         2513                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst    144743776                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    144743776                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst    144743776                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    144743776                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst    144743776                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    144743776                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      1008205                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1008205                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      1008205                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1008205                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      1008205                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1008205                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.002493                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002493                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.002493                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002493                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.002493                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002493                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 57598.000796                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 57598.000796                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 57598.000796                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 57598.000796                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 57598.000796                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 57598.000796                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         2406                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               29                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    82.965517                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks         1428                       # number of writebacks
system.cpu3.icache.writebacks::total             1428                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst          571                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          571                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst          571                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          571                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst          571                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          571                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst         1942                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1942                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst         1942                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1942                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst         1942                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1942                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst    111964255                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    111964255                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst    111964255                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    111964255                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst    111964255                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    111964255                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.001926                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001926                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.001926                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001926                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.001926                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001926                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 57654.096292                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 57654.096292                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 57654.096292                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 57654.096292                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 57654.096292                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 57654.096292                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.replacements            2572                       # number of replacements
system.cpu3.l2cache.tags.tagsinuse        3704.274951                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs             82025                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs            6663                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           12.310521                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle           63000                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::writebacks    26.431597                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.inst   442.217848                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.data  3235.625506                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::writebacks     0.006453                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.inst     0.107963                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.data     0.789948                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.904364                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4091                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3         4035                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.998779                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses          361439                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses         361439                       # Number of data accesses
system.cpu3.l2cache.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.WritebackDirty_hits::writebacks        41157                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total        41157                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackClean_hits::writebacks         1419                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total         1419                       # number of WritebackClean hits
system.cpu3.l2cache.UpgradeReq_hits::cpu3.data            6                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total            6                       # number of UpgradeReq hits
system.cpu3.l2cache.ReadExReq_hits::cpu3.data        26113                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        26113                       # number of ReadExReq hits
system.cpu3.l2cache.ReadCleanReq_hits::cpu3.inst          288                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadCleanReq_hits::total          288                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadSharedReq_hits::cpu3.data        11884                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total        11884                       # number of ReadSharedReq hits
system.cpu3.l2cache.demand_hits::cpu3.inst          288                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::cpu3.data        37997                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total          38285                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::cpu3.inst          288                       # number of overall hits
system.cpu3.l2cache.overall_hits::cpu3.data        37997                       # number of overall hits
system.cpu3.l2cache.overall_hits::total         38285                       # number of overall hits
system.cpu3.l2cache.ReadExReq_misses::cpu3.data         3590                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total         3590                       # number of ReadExReq misses
system.cpu3.l2cache.ReadCleanReq_misses::cpu3.inst         1651                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadCleanReq_misses::total         1651                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadSharedReq_misses::cpu3.data         1335                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total         1335                       # number of ReadSharedReq misses
system.cpu3.l2cache.demand_misses::cpu3.inst         1651                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::cpu3.data         4925                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total         6576                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::cpu3.inst         1651                       # number of overall misses
system.cpu3.l2cache.overall_misses::cpu3.data         4925                       # number of overall misses
system.cpu3.l2cache.overall_misses::total         6576                       # number of overall misses
system.cpu3.l2cache.ReadExReq_miss_latency::cpu3.data    208334124                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total    208334124                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::cpu3.inst    109117773                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::total    109117773                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::cpu3.data     82091493                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total     82091493                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.inst    109117773                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.data    290425617                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total    399543390                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.inst    109117773                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.data    290425617                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total    399543390                       # number of overall miss cycles
system.cpu3.l2cache.WritebackDirty_accesses::writebacks        41157                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total        41157                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::writebacks         1419                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total         1419                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::cpu3.data            6                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total            6                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::cpu3.data        29703                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        29703                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::cpu3.inst         1939                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::total         1939                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::cpu3.data        13219                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total        13219                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.demand_accesses::cpu3.inst         1939                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::cpu3.data        42922                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total        44861                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.inst         1939                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.data        42922                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total        44861                       # number of overall (read+write) accesses
system.cpu3.l2cache.ReadExReq_miss_rate::cpu3.data     0.120863                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.120863                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::cpu3.inst     0.851470                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::total     0.851470                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::cpu3.data     0.100991                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.100991                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.inst     0.851470                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.data     0.114743                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.146586                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.inst     0.851470                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.data     0.114743                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.146586                       # miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::cpu3.data 58031.789415                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 58031.789415                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::cpu3.inst 66091.927922                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::total 66091.927922                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::cpu3.data 61491.755056                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 61491.755056                       # average ReadSharedReq miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.inst 66091.927922                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.data 58969.668426                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 60757.814781                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.inst 66091.927922                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.data 58969.668426                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 60757.814781                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::writebacks          433                       # number of writebacks
system.cpu3.l2cache.writebacks::total             433                       # number of writebacks
system.cpu3.l2cache.CleanEvict_mshr_misses::writebacks            6                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.CleanEvict_mshr_misses::total            6                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::cpu3.data         3590                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total         3590                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::cpu3.inst         1651                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::total         1651                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::cpu3.data         1335                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total         1335                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.inst         1651                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.data         4925                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total         6576                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.inst         1651                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.data         4925                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total         6576                       # number of overall MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::cpu3.data    198172602                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total    198172602                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::cpu3.inst    104443996                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::total    104443996                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::cpu3.data     78314463                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total     78314463                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.inst    104443996                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.data    276487065                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total    380931061                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.inst    104443996                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.data    276487065                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total    380931061                       # number of overall MSHR miss cycles
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::cpu3.data     0.120863                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.120863                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.851470                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::total     0.851470                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::cpu3.data     0.100991                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.100991                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.inst     0.851470                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.data     0.114743                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.146586                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.inst     0.851470                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.data     0.114743                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.146586                       # mshr miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::cpu3.data 55201.281894                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 55201.281894                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 63261.051484                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 63261.051484                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 58662.519101                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58662.519101                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.inst 63261.051484                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.data 56139.505584                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 57927.472780                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.inst 63261.051484                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.data 56139.505584                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 57927.472780                       # average overall mshr miss latency
system.cpu3.toL2Bus.snoop_filter.tot_requests        88708                       # Total number of requests made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_requests        43842                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_requests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.snoop_filter.tot_snoops          554                       # Total number of snoops made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_snoops          554                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.cpu3.toL2Bus.trans_dist::ReadResp        15161                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackDirty        41590                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackClean         1428                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::CleanEvict         3392                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::UpgradeReq            6                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::UpgradeResp            6                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExReq        29703                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExResp        29703                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadCleanReq         1942                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadSharedReq        13219                       # Transaction distribution
system.cpu3.toL2Bus.pkt_count_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side         5309                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side       128266                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count::total           133575                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side       215488                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side      5381056                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size::total           5596544                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.snoops                       2575                       # Total snoops (count)
system.cpu3.toL2Bus.snoopTraffic                27904                       # Total snoop traffic (bytes)
system.cpu3.toL2Bus.snoop_fanout::samples        47442                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::mean       0.011994                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::stdev      0.108858                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::0             46873     98.80%     98.80% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::1               569      1.20%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::total         47442                       # Request fanout histogram
system.cpu3.toL2Bus.reqLayer0.occupancy      57901374                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.reqLayer0.utilization          2.7                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer0.occupancy      1941054                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer1.occupancy     42881076                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer1.utilization          2.0                       # Layer utilization (%)
system.l3.tags.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.l3.tags.replacements                         0                       # number of replacements
system.l3.tags.tagsinuse                 21296.793487                       # Cycle average of tags in use
system.l3.tags.total_refs                        9115                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     25420                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      0.358576                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                     55000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu0.inst      1555.661393                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu0.data      3757.764516                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.inst      1561.209783                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.data      3762.949300                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.inst      1566.651787                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.data      3776.278897                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.inst      1559.244075                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.data      3757.033736                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu0.inst        0.011869                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu0.data        0.028669                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.inst        0.011911                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.data        0.028709                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.inst        0.011953                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.data        0.028811                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.inst        0.011896                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.data        0.028664                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.162482                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         25420                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        25391                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.193939                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    577980                       # Number of tag accesses
system.l3.tags.data_accesses                   577980                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks         1762                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total             1762                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu0.data                58                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu1.data               128                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu2.data                82                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu3.data               108                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   376                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu0.inst            31                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu0.data           112                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.inst            25                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.data           155                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu2.inst            19                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu2.data            84                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.inst            18                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.data            92                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total               536                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu0.inst                   31                       # number of demand (read+write) hits
system.l3.demand_hits::cpu0.data                  170                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.inst                   25                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.data                  283                       # number of demand (read+write) hits
system.l3.demand_hits::cpu2.inst                   19                       # number of demand (read+write) hits
system.l3.demand_hits::cpu2.data                  166                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.inst                   18                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.data                  200                       # number of demand (read+write) hits
system.l3.demand_hits::total                      912                       # number of demand (read+write) hits
system.l3.overall_hits::cpu0.inst                  31                       # number of overall hits
system.l3.overall_hits::cpu0.data                 170                       # number of overall hits
system.l3.overall_hits::cpu1.inst                  25                       # number of overall hits
system.l3.overall_hits::cpu1.data                 283                       # number of overall hits
system.l3.overall_hits::cpu2.inst                  19                       # number of overall hits
system.l3.overall_hits::cpu2.data                 166                       # number of overall hits
system.l3.overall_hits::cpu3.inst                  18                       # number of overall hits
system.l3.overall_hits::cpu3.data                 200                       # number of overall hits
system.l3.overall_hits::total                     912                       # number of overall hits
system.l3.ReadExReq_misses::cpu0.data            3482                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu1.data            3479                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu2.data            3478                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu3.data            3482                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               13921                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu0.inst         1623                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu0.data         1235                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.inst         1632                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.data         1246                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.inst         1638                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.data         1249                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.inst         1633                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.data         1243                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           11499                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu0.inst               1623                       # number of demand (read+write) misses
system.l3.demand_misses::cpu0.data               4717                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.inst               1632                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.data               4725                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.inst               1638                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.data               4727                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.inst               1633                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.data               4725                       # number of demand (read+write) misses
system.l3.demand_misses::total                  25420                       # number of demand (read+write) misses
system.l3.overall_misses::cpu0.inst              1623                       # number of overall misses
system.l3.overall_misses::cpu0.data              4717                       # number of overall misses
system.l3.overall_misses::cpu1.inst              1632                       # number of overall misses
system.l3.overall_misses::cpu1.data              4725                       # number of overall misses
system.l3.overall_misses::cpu2.inst              1638                       # number of overall misses
system.l3.overall_misses::cpu2.data              4727                       # number of overall misses
system.l3.overall_misses::cpu3.inst              1633                       # number of overall misses
system.l3.overall_misses::cpu3.data              4725                       # number of overall misses
system.l3.overall_misses::total                 25420                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu0.data    181254406                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu1.data    182246155                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu2.data    181707024                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu3.data    181999524                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     727207109                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.inst     94721743                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.data     71873624                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.inst     94012577                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.data     72626405                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.inst     96947187                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.data     72766187                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.inst     97255609                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.data     71450820                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    671654152                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu0.inst     94721743                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu0.data    253128030                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.inst     94012577                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.data    254872560                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.inst     96947187                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.data    254473211                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.inst     97255609                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.data    253450344                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       1398861261                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu0.inst     94721743                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu0.data    253128030                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.inst     94012577                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.data    254872560                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.inst     96947187                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.data    254473211                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.inst     97255609                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.data    253450344                       # number of overall miss cycles
system.l3.overall_miss_latency::total      1398861261                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks         1762                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total         1762                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu0.data          3540                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu1.data          3607                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu2.data          3560                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu3.data          3590                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             14297                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.inst         1654                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.data         1347                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.inst         1657                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.data         1401                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.inst         1657                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.data         1333                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.inst         1651                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.data         1335                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         12035                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu0.inst             1654                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu0.data             4887                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.inst             1657                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.data             5008                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.inst             1657                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.data             4893                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.inst             1651                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.data             4925                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                26332                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu0.inst            1654                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu0.data            4887                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.inst            1657                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.data            5008                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.inst            1657                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.data            4893                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.inst            1651                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.data            4925                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               26332                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu0.data     0.983616                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu1.data     0.964513                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu2.data     0.976966                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu3.data     0.969916                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.973701                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.inst     0.981258                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.data     0.916852                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.inst     0.984912                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.data     0.889365                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.inst     0.988533                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.data     0.936984                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.inst     0.989098                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.data     0.931086                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.955463                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu0.inst        0.981258                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu0.data        0.965214                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.inst        0.984912                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.data        0.943490                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.inst        0.988533                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.data        0.966074                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.inst        0.989098                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.data        0.959391                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.965365                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu0.inst       0.981258                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu0.data       0.965214                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.inst       0.984912                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.data       0.943490                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.inst       0.988533                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.data       0.966074                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.inst       0.989098                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.data       0.959391                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.965365                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu0.data 52054.682941                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu1.data 52384.637827                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu2.data 52244.687752                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu3.data 52268.674325                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 52238.137275                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.inst 58362.133703                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.data 58197.266397                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.inst 57605.745711                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.data 58287.644462                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.inst 59186.316850                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.data 58259.557246                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.inst 59556.404776                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.data 57482.558327                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 58409.787982                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu0.inst 58362.133703                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu0.data 53662.927708                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.inst 57605.745711                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.data 53941.282540                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.inst 59186.316850                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.data 53833.977364                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.inst 59556.404776                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.data 53640.284444                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 55029.947325                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.inst 58362.133703                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.data 53662.927708                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.inst 57605.745711                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.data 53941.282540                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.inst 59186.316850                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.data 53833.977364                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.inst 59556.404776                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.data 53640.284444                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 55029.947325                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.ReadExReq_mshr_misses::cpu0.data         3482                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu1.data         3479                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu2.data         3478                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu3.data         3482                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          13921                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.inst         1623                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.data         1235                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.inst         1632                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.data         1246                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.inst         1638                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.data         1249                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.inst         1633                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.data         1243                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        11499                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu0.inst          1623                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu0.data          4717                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.inst          1632                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.data          4725                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.inst          1638                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.data          4727                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.inst          1633                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.data          4725                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             25420                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu0.inst         1623                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu0.data         4717                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.inst         1632                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.data         4725                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.inst         1638                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.data         4727                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.inst         1633                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.data         4725                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            25420                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu0.data    157482627                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu1.data    158502327                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu2.data    157964500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu3.data    158234900                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    632184354                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.inst     83641722                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.data     63442901                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.inst     82873963                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.data     64121000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.inst     85764351                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.data     64238523                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.inst     86110213                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.data     62970116                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    593162789                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.inst     83641722                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.data    220925528                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.inst     82873963                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.data    222623327                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.inst     85764351                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.data    222203023                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.inst     86110213                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.data    221205016                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   1225347143                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.inst     83641722                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.data    220925528                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.inst     82873963                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.data    222623327                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.inst     85764351                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.data    222203023                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.inst     86110213                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.data    221205016                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   1225347143                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu0.data     0.983616                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu1.data     0.964513                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu2.data     0.976966                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu3.data     0.969916                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.973701                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.inst     0.981258                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.data     0.916852                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.inst     0.984912                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.data     0.889365                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.inst     0.988533                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.data     0.936984                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.inst     0.989098                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.data     0.931086                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.955463                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu0.inst     0.981258                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu0.data     0.965214                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.inst     0.984912                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.data     0.943490                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.inst     0.988533                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.data     0.966074                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.inst     0.989098                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.data     0.959391                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.965365                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu0.inst     0.981258                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu0.data     0.965214                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.inst     0.984912                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.data     0.943490                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.inst     0.988533                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.data     0.966074                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.inst     0.989098                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.data     0.959391                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.965365                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu0.data 45227.635554                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu1.data 45559.737568                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu2.data 45418.200115                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu3.data 45443.681792                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 45412.280296                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 51535.256932                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 51370.770040                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 50780.614583                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 51461.476726                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.inst 52359.188645                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 51431.963971                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.inst 52731.300061                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 50659.787611                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 51583.858509                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.inst 51535.256932                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.data 46836.024592                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.inst 50780.614583                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.data 47116.048042                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.inst 52359.188645                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.data 47007.197588                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.inst 52731.300061                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.data 46815.876402                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 48204.057553                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.inst 51535.256932                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.data 46836.024592                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.inst 50780.614583                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.data 47116.048042                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.inst 52359.188645                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.data 47007.197588                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.inst 52731.300061                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.data 46815.876402                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 48204.057553                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         25420                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11499                       # Transaction distribution
system.membus.trans_dist::ReadExReq             13921                       # Transaction distribution
system.membus.trans_dist::ReadExResp            13921                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11499                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        50840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        50840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  50840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      1626880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      1626880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1626880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             25420                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   25420    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               25420                       # Request fanout histogram
system.membus.reqLayer8.occupancy            32914541                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          136029769                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.4                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests        34535                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests         8206                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED   2133007857                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             12035                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty         1762                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict            6441                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            14297                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           14297                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        12035                       # Transaction distribution
system.tol3bus.pkt_count_system.cpu0.l2cache.mem_side::system.l3.cpu_side        15083                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu1.l2cache.mem_side::system.l3.cpu_side        15475                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu2.l2cache.mem_side::system.l3.cpu_side        15131                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu3.l2cache.mem_side::system.l3.cpu_side        15178                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count::total                 60867                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu0.l2cache.mem_side::system.l3.cpu_side       441856                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu1.l2cache.mem_side::system.l3.cpu_side       461056                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu2.l2cache.mem_side::system.l3.cpu_side       446528                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu3.l2cache.mem_side::system.l3.cpu_side       448576                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size::total                1798016                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                               0                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            26332                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  26332    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              26332                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           49420493                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          20781208                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             1.0                       # Layer utilization (%)
system.tol3bus.respLayer1.occupancy          21203623                       # Layer occupancy (ticks)
system.tol3bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol3bus.respLayer2.occupancy          20809844                       # Layer occupancy (ticks)
system.tol3bus.respLayer2.utilization             1.0                       # Layer utilization (%)
system.tol3bus.respLayer3.occupancy          20914954                       # Layer occupancy (ticks)
system.tol3bus.respLayer3.utilization             1.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
