Time resolution is 1 ps
$finish called at time : 235 ns : File "C:/intelFPGA/FPGAprojects/SystemVerilogDescriptionOfFlops/dff/dff.srcs/sim_1/new/DFF_testbench.sv" Line 26
