--
--	Conversion of test.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Wed Aug 13 08:24:21 2025
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \UART_1:Net_9\ : bit;
SIGNAL \UART_1:Net_61\ : bit;
SIGNAL one : bit;
SIGNAL \UART_1:BUART:clock_op\ : bit;
SIGNAL \UART_1:BUART:reset_reg\ : bit;
SIGNAL \UART_1:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_1:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_1:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_1:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_1:BUART:reset_sr\ : bit;
SIGNAL \UART_1:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_9 : bit;
SIGNAL \UART_1:BUART:txn\ : bit;
SIGNAL Net_13 : bit;
SIGNAL \UART_1:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_8 : bit;
SIGNAL \UART_1:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_1:BUART:tx_state_1\ : bit;
SIGNAL \UART_1:BUART:tx_state_0\ : bit;
SIGNAL \UART_1:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL zero : bit;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:tx_shift_out\ : bit;
SIGNAL \UART_1:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_1:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:counter_load_not\ : bit;
SIGNAL \UART_1:BUART:tx_state_2\ : bit;
SIGNAL \UART_1:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_1:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_1:BUART:sc_out_7\ : bit;
SIGNAL \UART_1:BUART:sc_out_6\ : bit;
SIGNAL \UART_1:BUART:sc_out_5\ : bit;
SIGNAL \UART_1:BUART:sc_out_4\ : bit;
SIGNAL \UART_1:BUART:sc_out_3\ : bit;
SIGNAL \UART_1:BUART:sc_out_2\ : bit;
SIGNAL \UART_1:BUART:sc_out_1\ : bit;
SIGNAL \UART_1:BUART:sc_out_0\ : bit;
SIGNAL \UART_1:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_1:BUART:tx_status_6\ : bit;
SIGNAL \UART_1:BUART:tx_status_5\ : bit;
SIGNAL \UART_1:BUART:tx_status_4\ : bit;
SIGNAL \UART_1:BUART:tx_status_0\ : bit;
SIGNAL \UART_1:BUART:tx_status_1\ : bit;
SIGNAL \UART_1:BUART:tx_status_2\ : bit;
SIGNAL \UART_1:BUART:tx_status_3\ : bit;
SIGNAL Net_12 : bit;
SIGNAL \UART_1:BUART:tx_bitclk\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_1:BUART:tx_mark\ : bit;
SIGNAL \UART_1:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_1:BUART:rx_state_1\ : bit;
SIGNAL \UART_1:BUART:rx_state_0\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_1:BUART:rx_postpoll\ : bit;
SIGNAL \UART_1:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:hd_shift_out\ : bit;
SIGNAL \UART_1:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_1:BUART:rx_fifofull\ : bit;
SIGNAL \UART_1:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_1:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_1:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:rx_counter_load\ : bit;
SIGNAL \UART_1:BUART:rx_state_3\ : bit;
SIGNAL \UART_1:BUART:rx_state_2\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_1:BUART:rx_count_2\ : bit;
SIGNAL \UART_1:BUART:rx_count_1\ : bit;
SIGNAL \UART_1:BUART:rx_count_0\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_1:BUART:rx_count_6\ : bit;
SIGNAL \UART_1:BUART:rx_count_5\ : bit;
SIGNAL \UART_1:BUART:rx_count_4\ : bit;
SIGNAL \UART_1:BUART:rx_count_3\ : bit;
SIGNAL \UART_1:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_1:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk\ : bit;
SIGNAL \UART_1:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_1:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_1:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_1:BUART:pollingrange\ : bit;
SIGNAL \UART_1:BUART:pollcount_1\ : bit;
SIGNAL Net_5 : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\ : bit;
SIGNAL \UART_1:BUART:pollcount_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN1_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN1_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN2_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN2_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN3_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN3_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:rx_status_0\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_1:BUART:rx_status_1\ : bit;
SIGNAL \UART_1:BUART:rx_status_2\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_1:BUART:rx_status_3\ : bit;
SIGNAL \UART_1:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_1:BUART:rx_status_4\ : bit;
SIGNAL \UART_1:BUART:rx_status_5\ : bit;
SIGNAL \UART_1:BUART:rx_status_6\ : bit;
SIGNAL \UART_1:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_4 : bit;
SIGNAL \UART_1:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_1:BUART:rx_break_status\ : bit;
SIGNAL \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_4\ : bit;
SIGNAL \UART_1:BUART:rx_address_detected\ : bit;
SIGNAL \UART_1:BUART:rx_last\ : bit;
SIGNAL \UART_1:BUART:rx_parity_bit\ : bit;
SIGNAL \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN4_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN4_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN4_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN4_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xeq\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xlt\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xlte\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xgt\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xgte\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:lt\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:lt\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_5:eq\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:eq\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_5:gt\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:gt\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_5:gte\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:gte\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_5:lte\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_1_net_0 : bit;
SIGNAL tmpIO_0__Rx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_1_net_0 : bit;
SIGNAL tmpOE__Tx_1_net_0 : bit;
SIGNAL tmpFB_0__Tx_1_net_0 : bit;
SIGNAL tmpIO_0__Tx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_1_net_0 : bit;
SIGNAL tmpOE__SDA_1_net_0 : bit;
SIGNAL tmpFB_0__SDA_1_net_0 : bit;
SIGNAL Net_14 : bit;
TERMINAL tmpSIOVREF__SDA_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SDA_1_net_0 : bit;
SIGNAL tmpOE__SCL_1_net_0 : bit;
SIGNAL tmpFB_0__SCL_1_net_0 : bit;
SIGNAL Net_30 : bit;
TERMINAL tmpSIOVREF__SCL_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCL_1_net_0 : bit;
SIGNAL \I2C_1:sda_x_wire\ : bit;
SIGNAL \I2C_1:Net_643_1\ : bit;
SIGNAL \I2C_1:Net_697\ : bit;
SIGNAL \I2C_1:bus_clk\ : bit;
SIGNAL \I2C_1:Net_1109_0\ : bit;
SIGNAL \I2C_1:Net_1109_1\ : bit;
SIGNAL \I2C_1:Net_643_0\ : bit;
SIGNAL \I2C_1:Net_643_2\ : bit;
SIGNAL \I2C_1:scl_x_wire\ : bit;
SIGNAL \I2C_1:Net_969\ : bit;
SIGNAL \I2C_1:Net_968\ : bit;
SIGNAL \I2C_1:udb_clk\ : bit;
SIGNAL Net_25 : bit;
SIGNAL \I2C_1:Net_973\ : bit;
SIGNAL Net_27 : bit;
SIGNAL \I2C_1:Net_974\ : bit;
SIGNAL \I2C_1:scl_yfb\ : bit;
SIGNAL \I2C_1:sda_yfb\ : bit;
SIGNAL \I2C_1:tmpOE__Bufoe_scl_net_0\ : bit;
SIGNAL \I2C_1:tmpOE__Bufoe_sda_net_0\ : bit;
SIGNAL \I2C_1:timeout_clk\ : bit;
SIGNAL Net_28 : bit;
SIGNAL \I2C_1:Net_975\ : bit;
SIGNAL Net_32 : bit;
SIGNAL Net_34 : bit;
SIGNAL Net_39 : bit;
SIGNAL \Encoder_1:Net_43\ : bit;
SIGNAL Net_36 : bit;
SIGNAL \Encoder_1:Net_49\ : bit;
SIGNAL \Encoder_1:Net_82\ : bit;
SIGNAL \Encoder_1:Net_89\ : bit;
SIGNAL \Encoder_1:Net_95\ : bit;
SIGNAL \Encoder_1:Net_91\ : bit;
SIGNAL \Encoder_1:Net_102\ : bit;
SIGNAL Net_38 : bit;
SIGNAL \Encoder_1:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Encoder_1:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Encoder_1:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Encoder_1:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Encoder_1:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Encoder_1:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Encoder_1:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \Encoder_1:CounterUDB:control_7\ : bit;
SIGNAL \Encoder_1:CounterUDB:control_6\ : bit;
SIGNAL \Encoder_1:CounterUDB:control_5\ : bit;
SIGNAL \Encoder_1:CounterUDB:control_4\ : bit;
SIGNAL \Encoder_1:CounterUDB:control_3\ : bit;
SIGNAL \Encoder_1:CounterUDB:control_2\ : bit;
SIGNAL \Encoder_1:CounterUDB:control_1\ : bit;
SIGNAL \Encoder_1:CounterUDB:control_0\ : bit;
SIGNAL \Encoder_1:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Encoder_1:CounterUDB:prevCapture\ : bit;
SIGNAL \Encoder_1:CounterUDB:capt_rising\ : bit;
SIGNAL \Encoder_1:CounterUDB:capt_falling\ : bit;
SIGNAL \Encoder_1:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Encoder_1:CounterUDB:hwCapture\ : bit;
SIGNAL \Encoder_1:CounterUDB:reload\ : bit;
SIGNAL \Encoder_1:CounterUDB:reload_tc\ : bit;
SIGNAL \Encoder_1:CounterUDB:final_enable\ : bit;
SIGNAL \Encoder_1:CounterUDB:counter_enable\ : bit;
SIGNAL \Encoder_1:CounterUDB:status_0\ : bit;
SIGNAL \Encoder_1:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Encoder_1:CounterUDB:status_1\ : bit;
SIGNAL \Encoder_1:CounterUDB:per_zero\ : bit;
SIGNAL \Encoder_1:CounterUDB:status_2\ : bit;
SIGNAL \Encoder_1:CounterUDB:overflow_status\ : bit;
SIGNAL \Encoder_1:CounterUDB:status_3\ : bit;
SIGNAL \Encoder_1:CounterUDB:underflow_status\ : bit;
SIGNAL \Encoder_1:CounterUDB:status_4\ : bit;
SIGNAL \Encoder_1:CounterUDB:status_5\ : bit;
SIGNAL \Encoder_1:CounterUDB:fifo_full\ : bit;
SIGNAL \Encoder_1:CounterUDB:status_6\ : bit;
SIGNAL \Encoder_1:CounterUDB:fifo_nempty\ : bit;
SIGNAL \Encoder_1:CounterUDB:reset\ : bit;
SIGNAL \Encoder_1:CounterUDB:overflow\ : bit;
SIGNAL \Encoder_1:CounterUDB:dp_dir\ : bit;
SIGNAL \Encoder_1:CounterUDB:per_equal\ : bit;
SIGNAL \Encoder_1:CounterUDB:underflow\ : bit;
SIGNAL \Encoder_1:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Encoder_1:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Encoder_1:CounterUDB:tc_i\ : bit;
SIGNAL \Encoder_1:CounterUDB:tc_reg_i\ : bit;
SIGNAL \Encoder_1:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Encoder_1:CounterUDB:cmp_less\ : bit;
SIGNAL \Encoder_1:CounterUDB:cmp_equal\ : bit;
SIGNAL \Encoder_1:CounterUDB:prevCompare\ : bit;
SIGNAL \Encoder_1:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_37 : bit;
SIGNAL \Encoder_1:CounterUDB:count_stored_i\ : bit;
SIGNAL Net_45 : bit;
SIGNAL \Encoder_1:CounterUDB:count_enable\ : bit;
SIGNAL \Encoder_1:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Encoder_1:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Encoder_1:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Encoder_1:CounterUDB:nc19\ : bit;
SIGNAL \Encoder_1:CounterUDB:nc21\ : bit;
SIGNAL \Encoder_1:CounterUDB:nc2\ : bit;
SIGNAL \Encoder_1:CounterUDB:nc12\ : bit;
SIGNAL \Encoder_1:CounterUDB:nc4\ : bit;
SIGNAL \Encoder_1:CounterUDB:nc6\ : bit;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:nc33\ : bit;
SIGNAL \Encoder_1:CounterUDB:nc35\ : bit;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:carry0\ : bit;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:sh_right0\ : bit;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:sh_left0\ : bit;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:msb0\ : bit;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:cmp_eq0_1\ : bit;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:cmp_eq0_0\ : bit;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:cmp_lt0_1\ : bit;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:cmp_lt0_0\ : bit;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:cmp_zero0_1\ : bit;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:cmp_zero0_0\ : bit;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:cmp_ff0_1\ : bit;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:cmp_ff0_0\ : bit;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:cap0_1\ : bit;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:cap0_0\ : bit;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:cfb0\ : bit;
SIGNAL \Encoder_1:CounterUDB:nc18\ : bit;
SIGNAL \Encoder_1:CounterUDB:nc20\ : bit;
SIGNAL \Encoder_1:CounterUDB:nc1\ : bit;
SIGNAL \Encoder_1:CounterUDB:nc11\ : bit;
SIGNAL \Encoder_1:CounterUDB:nc3\ : bit;
SIGNAL \Encoder_1:CounterUDB:nc5\ : bit;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:nc32\ : bit;
SIGNAL \Encoder_1:CounterUDB:nc34\ : bit;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:carry1\ : bit;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:sh_right1\ : bit;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:sh_left1\ : bit;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:msb1\ : bit;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:cmp_eq1_1\ : bit;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:cmp_eq1_0\ : bit;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:cmp_lt1_1\ : bit;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:cmp_lt1_0\ : bit;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:cmp_zero1_1\ : bit;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:cmp_zero1_0\ : bit;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:cmp_ff1_1\ : bit;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:cmp_ff1_0\ : bit;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:cap1_1\ : bit;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:cap1_0\ : bit;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:cfb1\ : bit;
SIGNAL \Encoder_1:CounterUDB:nc44\ : bit;
SIGNAL \Encoder_1:CounterUDB:per_FF\ : bit;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:z1_2\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:ff1_2\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:so_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:so_2\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_1:CounterUDB:sC24:counterdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_1:CounterUDB:sC24:counterdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL Net_52 : bit;
SIGNAL \Encoder_2:Net_43\ : bit;
SIGNAL Net_54 : bit;
SIGNAL \Encoder_2:Net_49\ : bit;
SIGNAL \Encoder_2:Net_82\ : bit;
SIGNAL \Encoder_2:Net_89\ : bit;
SIGNAL \Encoder_2:Net_95\ : bit;
SIGNAL \Encoder_2:Net_91\ : bit;
SIGNAL \Encoder_2:Net_102\ : bit;
SIGNAL \Encoder_2:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Encoder_2:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Encoder_2:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Encoder_2:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Encoder_2:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Encoder_2:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Encoder_2:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \Encoder_2:CounterUDB:control_7\ : bit;
SIGNAL \Encoder_2:CounterUDB:control_6\ : bit;
SIGNAL \Encoder_2:CounterUDB:control_5\ : bit;
SIGNAL \Encoder_2:CounterUDB:control_4\ : bit;
SIGNAL \Encoder_2:CounterUDB:control_3\ : bit;
SIGNAL \Encoder_2:CounterUDB:control_2\ : bit;
SIGNAL \Encoder_2:CounterUDB:control_1\ : bit;
SIGNAL \Encoder_2:CounterUDB:control_0\ : bit;
SIGNAL \Encoder_2:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Encoder_2:CounterUDB:prevCapture\ : bit;
SIGNAL \Encoder_2:CounterUDB:capt_rising\ : bit;
SIGNAL \Encoder_2:CounterUDB:capt_falling\ : bit;
SIGNAL \Encoder_2:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Encoder_2:CounterUDB:hwCapture\ : bit;
SIGNAL \Encoder_2:CounterUDB:reload\ : bit;
SIGNAL \Encoder_2:CounterUDB:reload_tc\ : bit;
SIGNAL \Encoder_2:CounterUDB:final_enable\ : bit;
SIGNAL \Encoder_2:CounterUDB:counter_enable\ : bit;
SIGNAL \Encoder_2:CounterUDB:status_0\ : bit;
SIGNAL \Encoder_2:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Encoder_2:CounterUDB:status_1\ : bit;
SIGNAL \Encoder_2:CounterUDB:per_zero\ : bit;
SIGNAL \Encoder_2:CounterUDB:status_2\ : bit;
SIGNAL \Encoder_2:CounterUDB:overflow_status\ : bit;
SIGNAL \Encoder_2:CounterUDB:status_3\ : bit;
SIGNAL \Encoder_2:CounterUDB:underflow_status\ : bit;
SIGNAL \Encoder_2:CounterUDB:status_4\ : bit;
SIGNAL \Encoder_2:CounterUDB:status_5\ : bit;
SIGNAL \Encoder_2:CounterUDB:fifo_full\ : bit;
SIGNAL \Encoder_2:CounterUDB:status_6\ : bit;
SIGNAL \Encoder_2:CounterUDB:fifo_nempty\ : bit;
SIGNAL \Encoder_2:CounterUDB:reset\ : bit;
SIGNAL \Encoder_2:CounterUDB:overflow\ : bit;
SIGNAL \Encoder_2:CounterUDB:dp_dir\ : bit;
SIGNAL \Encoder_2:CounterUDB:per_equal\ : bit;
SIGNAL \Encoder_2:CounterUDB:underflow\ : bit;
SIGNAL \Encoder_2:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Encoder_2:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Encoder_2:CounterUDB:tc_i\ : bit;
SIGNAL \Encoder_2:CounterUDB:tc_reg_i\ : bit;
SIGNAL \Encoder_2:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Encoder_2:CounterUDB:cmp_less\ : bit;
SIGNAL \Encoder_2:CounterUDB:cmp_equal\ : bit;
SIGNAL \Encoder_2:CounterUDB:prevCompare\ : bit;
SIGNAL \Encoder_2:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_48 : bit;
SIGNAL \Encoder_2:CounterUDB:count_stored_i\ : bit;
SIGNAL Net_49 : bit;
SIGNAL \Encoder_2:CounterUDB:count_enable\ : bit;
SIGNAL \Encoder_2:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Encoder_2:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Encoder_2:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Encoder_2:CounterUDB:nc19\ : bit;
SIGNAL \Encoder_2:CounterUDB:nc21\ : bit;
SIGNAL \Encoder_2:CounterUDB:nc2\ : bit;
SIGNAL \Encoder_2:CounterUDB:nc12\ : bit;
SIGNAL \Encoder_2:CounterUDB:nc4\ : bit;
SIGNAL \Encoder_2:CounterUDB:nc6\ : bit;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:nc33\ : bit;
SIGNAL \Encoder_2:CounterUDB:nc35\ : bit;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:carry0\ : bit;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:sh_right0\ : bit;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:sh_left0\ : bit;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:msb0\ : bit;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:cmp_eq0_1\ : bit;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:cmp_eq0_0\ : bit;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:cmp_lt0_1\ : bit;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:cmp_lt0_0\ : bit;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:cmp_zero0_1\ : bit;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:cmp_zero0_0\ : bit;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:cmp_ff0_1\ : bit;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:cmp_ff0_0\ : bit;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:cap0_1\ : bit;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:cap0_0\ : bit;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:cfb0\ : bit;
SIGNAL \Encoder_2:CounterUDB:nc18\ : bit;
SIGNAL \Encoder_2:CounterUDB:nc20\ : bit;
SIGNAL \Encoder_2:CounterUDB:nc1\ : bit;
SIGNAL \Encoder_2:CounterUDB:nc11\ : bit;
SIGNAL \Encoder_2:CounterUDB:nc3\ : bit;
SIGNAL \Encoder_2:CounterUDB:nc5\ : bit;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:nc32\ : bit;
SIGNAL \Encoder_2:CounterUDB:nc34\ : bit;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:carry1\ : bit;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:sh_right1\ : bit;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:sh_left1\ : bit;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:msb1\ : bit;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:cmp_eq1_1\ : bit;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:cmp_eq1_0\ : bit;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:cmp_lt1_1\ : bit;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:cmp_lt1_0\ : bit;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:cmp_zero1_1\ : bit;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:cmp_zero1_0\ : bit;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:cmp_ff1_1\ : bit;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:cmp_ff1_0\ : bit;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:cap1_1\ : bit;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:cap1_0\ : bit;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:cfb1\ : bit;
SIGNAL \Encoder_2:CounterUDB:nc44\ : bit;
SIGNAL \Encoder_2:CounterUDB:per_FF\ : bit;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:z1_2\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:ff1_2\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:so_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:so_2\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_2:CounterUDB:sC24:counterdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_2:CounterUDB:sC24:counterdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL Net_63 : bit;
SIGNAL \Encoder_3:Net_43\ : bit;
SIGNAL Net_65 : bit;
SIGNAL \Encoder_3:Net_49\ : bit;
SIGNAL \Encoder_3:Net_82\ : bit;
SIGNAL \Encoder_3:Net_89\ : bit;
SIGNAL \Encoder_3:Net_95\ : bit;
SIGNAL \Encoder_3:Net_91\ : bit;
SIGNAL \Encoder_3:Net_102\ : bit;
SIGNAL \Encoder_3:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Encoder_3:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Encoder_3:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Encoder_3:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Encoder_3:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Encoder_3:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Encoder_3:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \Encoder_3:CounterUDB:control_7\ : bit;
SIGNAL \Encoder_3:CounterUDB:control_6\ : bit;
SIGNAL \Encoder_3:CounterUDB:control_5\ : bit;
SIGNAL \Encoder_3:CounterUDB:control_4\ : bit;
SIGNAL \Encoder_3:CounterUDB:control_3\ : bit;
SIGNAL \Encoder_3:CounterUDB:control_2\ : bit;
SIGNAL \Encoder_3:CounterUDB:control_1\ : bit;
SIGNAL \Encoder_3:CounterUDB:control_0\ : bit;
SIGNAL \Encoder_3:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Encoder_3:CounterUDB:prevCapture\ : bit;
SIGNAL \Encoder_3:CounterUDB:capt_rising\ : bit;
SIGNAL \Encoder_3:CounterUDB:capt_falling\ : bit;
SIGNAL \Encoder_3:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Encoder_3:CounterUDB:hwCapture\ : bit;
SIGNAL \Encoder_3:CounterUDB:reload\ : bit;
SIGNAL \Encoder_3:CounterUDB:reload_tc\ : bit;
SIGNAL \Encoder_3:CounterUDB:final_enable\ : bit;
SIGNAL \Encoder_3:CounterUDB:counter_enable\ : bit;
SIGNAL \Encoder_3:CounterUDB:status_0\ : bit;
SIGNAL \Encoder_3:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Encoder_3:CounterUDB:status_1\ : bit;
SIGNAL \Encoder_3:CounterUDB:per_zero\ : bit;
SIGNAL \Encoder_3:CounterUDB:status_2\ : bit;
SIGNAL \Encoder_3:CounterUDB:overflow_status\ : bit;
SIGNAL \Encoder_3:CounterUDB:status_3\ : bit;
SIGNAL \Encoder_3:CounterUDB:underflow_status\ : bit;
SIGNAL \Encoder_3:CounterUDB:status_4\ : bit;
SIGNAL \Encoder_3:CounterUDB:status_5\ : bit;
SIGNAL \Encoder_3:CounterUDB:fifo_full\ : bit;
SIGNAL \Encoder_3:CounterUDB:status_6\ : bit;
SIGNAL \Encoder_3:CounterUDB:fifo_nempty\ : bit;
SIGNAL \Encoder_3:CounterUDB:reset\ : bit;
SIGNAL \Encoder_3:CounterUDB:overflow\ : bit;
SIGNAL \Encoder_3:CounterUDB:dp_dir\ : bit;
SIGNAL \Encoder_3:CounterUDB:per_equal\ : bit;
SIGNAL \Encoder_3:CounterUDB:underflow\ : bit;
SIGNAL \Encoder_3:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Encoder_3:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Encoder_3:CounterUDB:tc_i\ : bit;
SIGNAL \Encoder_3:CounterUDB:tc_reg_i\ : bit;
SIGNAL \Encoder_3:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Encoder_3:CounterUDB:cmp_less\ : bit;
SIGNAL \Encoder_3:CounterUDB:cmp_equal\ : bit;
SIGNAL \Encoder_3:CounterUDB:prevCompare\ : bit;
SIGNAL \Encoder_3:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_59 : bit;
SIGNAL \Encoder_3:CounterUDB:count_stored_i\ : bit;
SIGNAL Net_60 : bit;
SIGNAL \Encoder_3:CounterUDB:count_enable\ : bit;
SIGNAL \Encoder_3:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Encoder_3:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Encoder_3:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Encoder_3:CounterUDB:nc19\ : bit;
SIGNAL \Encoder_3:CounterUDB:nc21\ : bit;
SIGNAL \Encoder_3:CounterUDB:nc2\ : bit;
SIGNAL \Encoder_3:CounterUDB:nc12\ : bit;
SIGNAL \Encoder_3:CounterUDB:nc4\ : bit;
SIGNAL \Encoder_3:CounterUDB:nc6\ : bit;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:nc33\ : bit;
SIGNAL \Encoder_3:CounterUDB:nc35\ : bit;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:carry0\ : bit;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:sh_right0\ : bit;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:sh_left0\ : bit;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:msb0\ : bit;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:cmp_eq0_1\ : bit;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:cmp_eq0_0\ : bit;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:cmp_lt0_1\ : bit;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:cmp_lt0_0\ : bit;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:cmp_zero0_1\ : bit;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:cmp_zero0_0\ : bit;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:cmp_ff0_1\ : bit;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:cmp_ff0_0\ : bit;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:cap0_1\ : bit;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:cap0_0\ : bit;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:cfb0\ : bit;
SIGNAL \Encoder_3:CounterUDB:nc18\ : bit;
SIGNAL \Encoder_3:CounterUDB:nc20\ : bit;
SIGNAL \Encoder_3:CounterUDB:nc1\ : bit;
SIGNAL \Encoder_3:CounterUDB:nc11\ : bit;
SIGNAL \Encoder_3:CounterUDB:nc3\ : bit;
SIGNAL \Encoder_3:CounterUDB:nc5\ : bit;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:nc32\ : bit;
SIGNAL \Encoder_3:CounterUDB:nc34\ : bit;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:carry1\ : bit;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:sh_right1\ : bit;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:sh_left1\ : bit;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:msb1\ : bit;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:cmp_eq1_1\ : bit;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:cmp_eq1_0\ : bit;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:cmp_lt1_1\ : bit;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:cmp_lt1_0\ : bit;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:cmp_zero1_1\ : bit;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:cmp_zero1_0\ : bit;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:cmp_ff1_1\ : bit;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:cmp_ff1_0\ : bit;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:cap1_1\ : bit;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:cap1_0\ : bit;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:cfb1\ : bit;
SIGNAL \Encoder_3:CounterUDB:nc44\ : bit;
SIGNAL \Encoder_3:CounterUDB:per_FF\ : bit;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:z1_2\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:ff1_2\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:so_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:so_2\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_3:CounterUDB:sC24:counterdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_3:CounterUDB:sC24:counterdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL Net_74 : bit;
SIGNAL \Encoder_4:Net_43\ : bit;
SIGNAL Net_76 : bit;
SIGNAL \Encoder_4:Net_49\ : bit;
SIGNAL \Encoder_4:Net_82\ : bit;
SIGNAL \Encoder_4:Net_89\ : bit;
SIGNAL \Encoder_4:Net_95\ : bit;
SIGNAL \Encoder_4:Net_91\ : bit;
SIGNAL \Encoder_4:Net_102\ : bit;
SIGNAL \Encoder_4:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Encoder_4:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Encoder_4:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Encoder_4:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Encoder_4:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Encoder_4:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Encoder_4:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \Encoder_4:CounterUDB:control_7\ : bit;
SIGNAL \Encoder_4:CounterUDB:control_6\ : bit;
SIGNAL \Encoder_4:CounterUDB:control_5\ : bit;
SIGNAL \Encoder_4:CounterUDB:control_4\ : bit;
SIGNAL \Encoder_4:CounterUDB:control_3\ : bit;
SIGNAL \Encoder_4:CounterUDB:control_2\ : bit;
SIGNAL \Encoder_4:CounterUDB:control_1\ : bit;
SIGNAL \Encoder_4:CounterUDB:control_0\ : bit;
SIGNAL \Encoder_4:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Encoder_4:CounterUDB:prevCapture\ : bit;
SIGNAL \Encoder_4:CounterUDB:capt_rising\ : bit;
SIGNAL \Encoder_4:CounterUDB:capt_falling\ : bit;
SIGNAL \Encoder_4:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Encoder_4:CounterUDB:hwCapture\ : bit;
SIGNAL \Encoder_4:CounterUDB:reload\ : bit;
SIGNAL \Encoder_4:CounterUDB:reload_tc\ : bit;
SIGNAL \Encoder_4:CounterUDB:final_enable\ : bit;
SIGNAL \Encoder_4:CounterUDB:counter_enable\ : bit;
SIGNAL \Encoder_4:CounterUDB:status_0\ : bit;
SIGNAL \Encoder_4:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Encoder_4:CounterUDB:status_1\ : bit;
SIGNAL \Encoder_4:CounterUDB:per_zero\ : bit;
SIGNAL \Encoder_4:CounterUDB:status_2\ : bit;
SIGNAL \Encoder_4:CounterUDB:overflow_status\ : bit;
SIGNAL \Encoder_4:CounterUDB:status_3\ : bit;
SIGNAL \Encoder_4:CounterUDB:underflow_status\ : bit;
SIGNAL \Encoder_4:CounterUDB:status_4\ : bit;
SIGNAL \Encoder_4:CounterUDB:status_5\ : bit;
SIGNAL \Encoder_4:CounterUDB:fifo_full\ : bit;
SIGNAL \Encoder_4:CounterUDB:status_6\ : bit;
SIGNAL \Encoder_4:CounterUDB:fifo_nempty\ : bit;
SIGNAL \Encoder_4:CounterUDB:reset\ : bit;
SIGNAL \Encoder_4:CounterUDB:overflow\ : bit;
SIGNAL \Encoder_4:CounterUDB:dp_dir\ : bit;
SIGNAL \Encoder_4:CounterUDB:per_equal\ : bit;
SIGNAL \Encoder_4:CounterUDB:underflow\ : bit;
SIGNAL \Encoder_4:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Encoder_4:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Encoder_4:CounterUDB:tc_i\ : bit;
SIGNAL \Encoder_4:CounterUDB:tc_reg_i\ : bit;
SIGNAL \Encoder_4:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Encoder_4:CounterUDB:cmp_less\ : bit;
SIGNAL \Encoder_4:CounterUDB:cmp_equal\ : bit;
SIGNAL \Encoder_4:CounterUDB:prevCompare\ : bit;
SIGNAL \Encoder_4:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_70 : bit;
SIGNAL \Encoder_4:CounterUDB:count_stored_i\ : bit;
SIGNAL Net_71 : bit;
SIGNAL \Encoder_4:CounterUDB:count_enable\ : bit;
SIGNAL \Encoder_4:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Encoder_4:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Encoder_4:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Encoder_4:CounterUDB:nc19\ : bit;
SIGNAL \Encoder_4:CounterUDB:nc21\ : bit;
SIGNAL \Encoder_4:CounterUDB:nc2\ : bit;
SIGNAL \Encoder_4:CounterUDB:nc12\ : bit;
SIGNAL \Encoder_4:CounterUDB:nc4\ : bit;
SIGNAL \Encoder_4:CounterUDB:nc6\ : bit;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:nc33\ : bit;
SIGNAL \Encoder_4:CounterUDB:nc35\ : bit;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:carry0\ : bit;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:sh_right0\ : bit;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:sh_left0\ : bit;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:msb0\ : bit;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:cmp_eq0_1\ : bit;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:cmp_eq0_0\ : bit;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:cmp_lt0_1\ : bit;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:cmp_lt0_0\ : bit;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:cmp_zero0_1\ : bit;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:cmp_zero0_0\ : bit;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:cmp_ff0_1\ : bit;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:cmp_ff0_0\ : bit;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:cap0_1\ : bit;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:cap0_0\ : bit;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:cfb0\ : bit;
SIGNAL \Encoder_4:CounterUDB:nc18\ : bit;
SIGNAL \Encoder_4:CounterUDB:nc20\ : bit;
SIGNAL \Encoder_4:CounterUDB:nc1\ : bit;
SIGNAL \Encoder_4:CounterUDB:nc11\ : bit;
SIGNAL \Encoder_4:CounterUDB:nc3\ : bit;
SIGNAL \Encoder_4:CounterUDB:nc5\ : bit;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:nc32\ : bit;
SIGNAL \Encoder_4:CounterUDB:nc34\ : bit;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:carry1\ : bit;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:sh_right1\ : bit;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:sh_left1\ : bit;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:msb1\ : bit;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:cmp_eq1_1\ : bit;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:cmp_eq1_0\ : bit;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:cmp_lt1_1\ : bit;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:cmp_lt1_0\ : bit;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:cmp_zero1_1\ : bit;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:cmp_zero1_0\ : bit;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:cmp_ff1_1\ : bit;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:cmp_ff1_0\ : bit;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:cap1_1\ : bit;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:cap1_0\ : bit;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:cfb1\ : bit;
SIGNAL \Encoder_4:CounterUDB:nc44\ : bit;
SIGNAL \Encoder_4:CounterUDB:per_FF\ : bit;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:z1_2\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:ff1_2\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:so_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:so_2\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_4:CounterUDB:sC24:counterdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_4:CounterUDB:sC24:counterdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL Net_85 : bit;
SIGNAL \Encoder_5:Net_43\ : bit;
SIGNAL Net_87 : bit;
SIGNAL \Encoder_5:Net_49\ : bit;
SIGNAL \Encoder_5:Net_82\ : bit;
SIGNAL \Encoder_5:Net_89\ : bit;
SIGNAL \Encoder_5:Net_95\ : bit;
SIGNAL \Encoder_5:Net_91\ : bit;
SIGNAL \Encoder_5:Net_102\ : bit;
SIGNAL \Encoder_5:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Encoder_5:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Encoder_5:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Encoder_5:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Encoder_5:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Encoder_5:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Encoder_5:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \Encoder_5:CounterUDB:control_7\ : bit;
SIGNAL \Encoder_5:CounterUDB:control_6\ : bit;
SIGNAL \Encoder_5:CounterUDB:control_5\ : bit;
SIGNAL \Encoder_5:CounterUDB:control_4\ : bit;
SIGNAL \Encoder_5:CounterUDB:control_3\ : bit;
SIGNAL \Encoder_5:CounterUDB:control_2\ : bit;
SIGNAL \Encoder_5:CounterUDB:control_1\ : bit;
SIGNAL \Encoder_5:CounterUDB:control_0\ : bit;
SIGNAL \Encoder_5:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Encoder_5:CounterUDB:prevCapture\ : bit;
SIGNAL \Encoder_5:CounterUDB:capt_rising\ : bit;
SIGNAL \Encoder_5:CounterUDB:capt_falling\ : bit;
SIGNAL \Encoder_5:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Encoder_5:CounterUDB:hwCapture\ : bit;
SIGNAL \Encoder_5:CounterUDB:reload\ : bit;
SIGNAL \Encoder_5:CounterUDB:reload_tc\ : bit;
SIGNAL \Encoder_5:CounterUDB:final_enable\ : bit;
SIGNAL \Encoder_5:CounterUDB:counter_enable\ : bit;
SIGNAL \Encoder_5:CounterUDB:status_0\ : bit;
SIGNAL \Encoder_5:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Encoder_5:CounterUDB:status_1\ : bit;
SIGNAL \Encoder_5:CounterUDB:per_zero\ : bit;
SIGNAL \Encoder_5:CounterUDB:status_2\ : bit;
SIGNAL \Encoder_5:CounterUDB:overflow_status\ : bit;
SIGNAL \Encoder_5:CounterUDB:status_3\ : bit;
SIGNAL \Encoder_5:CounterUDB:underflow_status\ : bit;
SIGNAL \Encoder_5:CounterUDB:status_4\ : bit;
SIGNAL \Encoder_5:CounterUDB:status_5\ : bit;
SIGNAL \Encoder_5:CounterUDB:fifo_full\ : bit;
SIGNAL \Encoder_5:CounterUDB:status_6\ : bit;
SIGNAL \Encoder_5:CounterUDB:fifo_nempty\ : bit;
SIGNAL \Encoder_5:CounterUDB:reset\ : bit;
SIGNAL \Encoder_5:CounterUDB:overflow\ : bit;
SIGNAL \Encoder_5:CounterUDB:dp_dir\ : bit;
SIGNAL \Encoder_5:CounterUDB:per_equal\ : bit;
SIGNAL \Encoder_5:CounterUDB:underflow\ : bit;
SIGNAL \Encoder_5:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Encoder_5:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Encoder_5:CounterUDB:tc_i\ : bit;
SIGNAL \Encoder_5:CounterUDB:tc_reg_i\ : bit;
SIGNAL \Encoder_5:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Encoder_5:CounterUDB:cmp_less\ : bit;
SIGNAL \Encoder_5:CounterUDB:cmp_equal\ : bit;
SIGNAL \Encoder_5:CounterUDB:prevCompare\ : bit;
SIGNAL \Encoder_5:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_81 : bit;
SIGNAL \Encoder_5:CounterUDB:count_stored_i\ : bit;
SIGNAL Net_82 : bit;
SIGNAL \Encoder_5:CounterUDB:count_enable\ : bit;
SIGNAL \Encoder_5:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Encoder_5:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Encoder_5:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Encoder_5:CounterUDB:nc19\ : bit;
SIGNAL \Encoder_5:CounterUDB:nc21\ : bit;
SIGNAL \Encoder_5:CounterUDB:nc2\ : bit;
SIGNAL \Encoder_5:CounterUDB:nc12\ : bit;
SIGNAL \Encoder_5:CounterUDB:nc4\ : bit;
SIGNAL \Encoder_5:CounterUDB:nc6\ : bit;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:nc33\ : bit;
SIGNAL \Encoder_5:CounterUDB:nc35\ : bit;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:carry0\ : bit;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:sh_right0\ : bit;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:sh_left0\ : bit;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:msb0\ : bit;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:cmp_eq0_1\ : bit;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:cmp_eq0_0\ : bit;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:cmp_lt0_1\ : bit;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:cmp_lt0_0\ : bit;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:cmp_zero0_1\ : bit;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:cmp_zero0_0\ : bit;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:cmp_ff0_1\ : bit;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:cmp_ff0_0\ : bit;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:cap0_1\ : bit;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:cap0_0\ : bit;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:cfb0\ : bit;
SIGNAL \Encoder_5:CounterUDB:nc18\ : bit;
SIGNAL \Encoder_5:CounterUDB:nc20\ : bit;
SIGNAL \Encoder_5:CounterUDB:nc1\ : bit;
SIGNAL \Encoder_5:CounterUDB:nc11\ : bit;
SIGNAL \Encoder_5:CounterUDB:nc3\ : bit;
SIGNAL \Encoder_5:CounterUDB:nc5\ : bit;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:nc32\ : bit;
SIGNAL \Encoder_5:CounterUDB:nc34\ : bit;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:carry1\ : bit;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:sh_right1\ : bit;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:sh_left1\ : bit;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:msb1\ : bit;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:cmp_eq1_1\ : bit;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:cmp_eq1_0\ : bit;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:cmp_lt1_1\ : bit;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:cmp_lt1_0\ : bit;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:cmp_zero1_1\ : bit;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:cmp_zero1_0\ : bit;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:cmp_ff1_1\ : bit;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:cmp_ff1_0\ : bit;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:cap1_1\ : bit;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:cap1_0\ : bit;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:cfb1\ : bit;
SIGNAL \Encoder_5:CounterUDB:nc44\ : bit;
SIGNAL \Encoder_5:CounterUDB:per_FF\ : bit;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:z1_2\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:ff1_2\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:so_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:so_2\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_5:CounterUDB:sC24:counterdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_5:CounterUDB:sC24:counterdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL Net_96 : bit;
SIGNAL \Encoder_6:Net_43\ : bit;
SIGNAL Net_98 : bit;
SIGNAL \Encoder_6:Net_49\ : bit;
SIGNAL \Encoder_6:Net_82\ : bit;
SIGNAL \Encoder_6:Net_89\ : bit;
SIGNAL \Encoder_6:Net_95\ : bit;
SIGNAL \Encoder_6:Net_91\ : bit;
SIGNAL \Encoder_6:Net_102\ : bit;
SIGNAL \Encoder_6:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Encoder_6:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Encoder_6:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Encoder_6:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Encoder_6:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Encoder_6:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Encoder_6:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \Encoder_6:CounterUDB:control_7\ : bit;
SIGNAL \Encoder_6:CounterUDB:control_6\ : bit;
SIGNAL \Encoder_6:CounterUDB:control_5\ : bit;
SIGNAL \Encoder_6:CounterUDB:control_4\ : bit;
SIGNAL \Encoder_6:CounterUDB:control_3\ : bit;
SIGNAL \Encoder_6:CounterUDB:control_2\ : bit;
SIGNAL \Encoder_6:CounterUDB:control_1\ : bit;
SIGNAL \Encoder_6:CounterUDB:control_0\ : bit;
SIGNAL \Encoder_6:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Encoder_6:CounterUDB:prevCapture\ : bit;
SIGNAL \Encoder_6:CounterUDB:capt_rising\ : bit;
SIGNAL \Encoder_6:CounterUDB:capt_falling\ : bit;
SIGNAL \Encoder_6:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Encoder_6:CounterUDB:hwCapture\ : bit;
SIGNAL \Encoder_6:CounterUDB:reload\ : bit;
SIGNAL \Encoder_6:CounterUDB:reload_tc\ : bit;
SIGNAL \Encoder_6:CounterUDB:final_enable\ : bit;
SIGNAL \Encoder_6:CounterUDB:counter_enable\ : bit;
SIGNAL \Encoder_6:CounterUDB:status_0\ : bit;
SIGNAL \Encoder_6:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Encoder_6:CounterUDB:status_1\ : bit;
SIGNAL \Encoder_6:CounterUDB:per_zero\ : bit;
SIGNAL \Encoder_6:CounterUDB:status_2\ : bit;
SIGNAL \Encoder_6:CounterUDB:overflow_status\ : bit;
SIGNAL \Encoder_6:CounterUDB:status_3\ : bit;
SIGNAL \Encoder_6:CounterUDB:underflow_status\ : bit;
SIGNAL \Encoder_6:CounterUDB:status_4\ : bit;
SIGNAL \Encoder_6:CounterUDB:status_5\ : bit;
SIGNAL \Encoder_6:CounterUDB:fifo_full\ : bit;
SIGNAL \Encoder_6:CounterUDB:status_6\ : bit;
SIGNAL \Encoder_6:CounterUDB:fifo_nempty\ : bit;
SIGNAL \Encoder_6:CounterUDB:reset\ : bit;
SIGNAL \Encoder_6:CounterUDB:overflow\ : bit;
SIGNAL \Encoder_6:CounterUDB:dp_dir\ : bit;
SIGNAL \Encoder_6:CounterUDB:per_equal\ : bit;
SIGNAL \Encoder_6:CounterUDB:underflow\ : bit;
SIGNAL \Encoder_6:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Encoder_6:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Encoder_6:CounterUDB:tc_i\ : bit;
SIGNAL \Encoder_6:CounterUDB:tc_reg_i\ : bit;
SIGNAL \Encoder_6:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Encoder_6:CounterUDB:cmp_less\ : bit;
SIGNAL \Encoder_6:CounterUDB:cmp_equal\ : bit;
SIGNAL \Encoder_6:CounterUDB:prevCompare\ : bit;
SIGNAL \Encoder_6:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_92 : bit;
SIGNAL \Encoder_6:CounterUDB:count_stored_i\ : bit;
SIGNAL Net_93 : bit;
SIGNAL \Encoder_6:CounterUDB:count_enable\ : bit;
SIGNAL \Encoder_6:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Encoder_6:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Encoder_6:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Encoder_6:CounterUDB:nc19\ : bit;
SIGNAL \Encoder_6:CounterUDB:nc21\ : bit;
SIGNAL \Encoder_6:CounterUDB:nc2\ : bit;
SIGNAL \Encoder_6:CounterUDB:nc12\ : bit;
SIGNAL \Encoder_6:CounterUDB:nc4\ : bit;
SIGNAL \Encoder_6:CounterUDB:nc6\ : bit;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:nc33\ : bit;
SIGNAL \Encoder_6:CounterUDB:nc35\ : bit;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:carry0\ : bit;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:sh_right0\ : bit;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:sh_left0\ : bit;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:msb0\ : bit;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:cmp_eq0_1\ : bit;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:cmp_eq0_0\ : bit;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:cmp_lt0_1\ : bit;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:cmp_lt0_0\ : bit;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:cmp_zero0_1\ : bit;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:cmp_zero0_0\ : bit;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:cmp_ff0_1\ : bit;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:cmp_ff0_0\ : bit;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:cap0_1\ : bit;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:cap0_0\ : bit;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:cfb0\ : bit;
SIGNAL \Encoder_6:CounterUDB:nc18\ : bit;
SIGNAL \Encoder_6:CounterUDB:nc20\ : bit;
SIGNAL \Encoder_6:CounterUDB:nc1\ : bit;
SIGNAL \Encoder_6:CounterUDB:nc11\ : bit;
SIGNAL \Encoder_6:CounterUDB:nc3\ : bit;
SIGNAL \Encoder_6:CounterUDB:nc5\ : bit;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:nc32\ : bit;
SIGNAL \Encoder_6:CounterUDB:nc34\ : bit;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:carry1\ : bit;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:sh_right1\ : bit;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:sh_left1\ : bit;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:msb1\ : bit;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:cmp_eq1_1\ : bit;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:cmp_eq1_0\ : bit;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:cmp_lt1_1\ : bit;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:cmp_lt1_0\ : bit;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:cmp_zero1_1\ : bit;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:cmp_zero1_0\ : bit;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:cmp_ff1_1\ : bit;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:cmp_ff1_0\ : bit;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:cap1_1\ : bit;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:cap1_0\ : bit;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:cfb1\ : bit;
SIGNAL \Encoder_6:CounterUDB:nc44\ : bit;
SIGNAL \Encoder_6:CounterUDB:per_FF\ : bit;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:z1_2\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:ff1_2\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:so_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:so_2\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_6:CounterUDB:sC24:counterdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_6:CounterUDB:sC24:counterdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL Net_107 : bit;
SIGNAL \Encoder_7:Net_43\ : bit;
SIGNAL Net_109 : bit;
SIGNAL \Encoder_7:Net_49\ : bit;
SIGNAL \Encoder_7:Net_82\ : bit;
SIGNAL \Encoder_7:Net_89\ : bit;
SIGNAL \Encoder_7:Net_95\ : bit;
SIGNAL \Encoder_7:Net_91\ : bit;
SIGNAL \Encoder_7:Net_102\ : bit;
SIGNAL \Encoder_7:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Encoder_7:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Encoder_7:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Encoder_7:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Encoder_7:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Encoder_7:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Encoder_7:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \Encoder_7:CounterUDB:control_7\ : bit;
SIGNAL \Encoder_7:CounterUDB:control_6\ : bit;
SIGNAL \Encoder_7:CounterUDB:control_5\ : bit;
SIGNAL \Encoder_7:CounterUDB:control_4\ : bit;
SIGNAL \Encoder_7:CounterUDB:control_3\ : bit;
SIGNAL \Encoder_7:CounterUDB:control_2\ : bit;
SIGNAL \Encoder_7:CounterUDB:control_1\ : bit;
SIGNAL \Encoder_7:CounterUDB:control_0\ : bit;
SIGNAL \Encoder_7:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Encoder_7:CounterUDB:prevCapture\ : bit;
SIGNAL \Encoder_7:CounterUDB:capt_rising\ : bit;
SIGNAL \Encoder_7:CounterUDB:capt_falling\ : bit;
SIGNAL \Encoder_7:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Encoder_7:CounterUDB:hwCapture\ : bit;
SIGNAL \Encoder_7:CounterUDB:reload\ : bit;
SIGNAL \Encoder_7:CounterUDB:reload_tc\ : bit;
SIGNAL \Encoder_7:CounterUDB:final_enable\ : bit;
SIGNAL \Encoder_7:CounterUDB:counter_enable\ : bit;
SIGNAL \Encoder_7:CounterUDB:status_0\ : bit;
SIGNAL \Encoder_7:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Encoder_7:CounterUDB:status_1\ : bit;
SIGNAL \Encoder_7:CounterUDB:per_zero\ : bit;
SIGNAL \Encoder_7:CounterUDB:status_2\ : bit;
SIGNAL \Encoder_7:CounterUDB:overflow_status\ : bit;
SIGNAL \Encoder_7:CounterUDB:status_3\ : bit;
SIGNAL \Encoder_7:CounterUDB:underflow_status\ : bit;
SIGNAL \Encoder_7:CounterUDB:status_4\ : bit;
SIGNAL \Encoder_7:CounterUDB:status_5\ : bit;
SIGNAL \Encoder_7:CounterUDB:fifo_full\ : bit;
SIGNAL \Encoder_7:CounterUDB:status_6\ : bit;
SIGNAL \Encoder_7:CounterUDB:fifo_nempty\ : bit;
SIGNAL \Encoder_7:CounterUDB:reset\ : bit;
SIGNAL \Encoder_7:CounterUDB:overflow\ : bit;
SIGNAL \Encoder_7:CounterUDB:dp_dir\ : bit;
SIGNAL \Encoder_7:CounterUDB:per_equal\ : bit;
SIGNAL \Encoder_7:CounterUDB:underflow\ : bit;
SIGNAL \Encoder_7:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Encoder_7:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Encoder_7:CounterUDB:tc_i\ : bit;
SIGNAL \Encoder_7:CounterUDB:tc_reg_i\ : bit;
SIGNAL \Encoder_7:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Encoder_7:CounterUDB:cmp_less\ : bit;
SIGNAL \Encoder_7:CounterUDB:cmp_equal\ : bit;
SIGNAL \Encoder_7:CounterUDB:prevCompare\ : bit;
SIGNAL \Encoder_7:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_103 : bit;
SIGNAL \Encoder_7:CounterUDB:count_stored_i\ : bit;
SIGNAL Net_104 : bit;
SIGNAL \Encoder_7:CounterUDB:count_enable\ : bit;
SIGNAL \Encoder_7:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Encoder_7:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Encoder_7:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Encoder_7:CounterUDB:nc19\ : bit;
SIGNAL \Encoder_7:CounterUDB:nc21\ : bit;
SIGNAL \Encoder_7:CounterUDB:nc2\ : bit;
SIGNAL \Encoder_7:CounterUDB:nc12\ : bit;
SIGNAL \Encoder_7:CounterUDB:nc4\ : bit;
SIGNAL \Encoder_7:CounterUDB:nc6\ : bit;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:nc33\ : bit;
SIGNAL \Encoder_7:CounterUDB:nc35\ : bit;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:carry0\ : bit;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:sh_right0\ : bit;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:sh_left0\ : bit;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:msb0\ : bit;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:cmp_eq0_1\ : bit;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:cmp_eq0_0\ : bit;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:cmp_lt0_1\ : bit;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:cmp_lt0_0\ : bit;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:cmp_zero0_1\ : bit;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:cmp_zero0_0\ : bit;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:cmp_ff0_1\ : bit;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:cmp_ff0_0\ : bit;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:cap0_1\ : bit;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:cap0_0\ : bit;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:cfb0\ : bit;
SIGNAL \Encoder_7:CounterUDB:nc18\ : bit;
SIGNAL \Encoder_7:CounterUDB:nc20\ : bit;
SIGNAL \Encoder_7:CounterUDB:nc1\ : bit;
SIGNAL \Encoder_7:CounterUDB:nc11\ : bit;
SIGNAL \Encoder_7:CounterUDB:nc3\ : bit;
SIGNAL \Encoder_7:CounterUDB:nc5\ : bit;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:nc32\ : bit;
SIGNAL \Encoder_7:CounterUDB:nc34\ : bit;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:carry1\ : bit;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:sh_right1\ : bit;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:sh_left1\ : bit;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:msb1\ : bit;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:cmp_eq1_1\ : bit;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:cmp_eq1_0\ : bit;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:cmp_lt1_1\ : bit;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:cmp_lt1_0\ : bit;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:cmp_zero1_1\ : bit;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:cmp_zero1_0\ : bit;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:cmp_ff1_1\ : bit;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:cmp_ff1_0\ : bit;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:cap1_1\ : bit;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:cap1_0\ : bit;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:cfb1\ : bit;
SIGNAL \Encoder_7:CounterUDB:nc44\ : bit;
SIGNAL \Encoder_7:CounterUDB:per_FF\ : bit;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:z1_2\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:ff1_2\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:so_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:so_2\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Encoder_7:CounterUDB:sC24:counterdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Encoder_7:CounterUDB:sC24:counterdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL tmpOE__Enc_1_net_0 : bit;
SIGNAL tmpIO_0__Enc_1_net_0 : bit;
TERMINAL tmpSIOVREF__Enc_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Enc_1_net_0 : bit;
SIGNAL tmpOE__Enc_2_net_0 : bit;
SIGNAL tmpIO_0__Enc_2_net_0 : bit;
TERMINAL tmpSIOVREF__Enc_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Enc_2_net_0 : bit;
SIGNAL tmpOE__Enc_3_net_0 : bit;
SIGNAL tmpIO_0__Enc_3_net_0 : bit;
TERMINAL tmpSIOVREF__Enc_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Enc_3_net_0 : bit;
SIGNAL tmpOE__Enc_4_net_0 : bit;
SIGNAL tmpIO_0__Enc_4_net_0 : bit;
TERMINAL tmpSIOVREF__Enc_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Enc_4_net_0 : bit;
SIGNAL tmpOE__Enc_5_net_0 : bit;
SIGNAL tmpIO_0__Enc_5_net_0 : bit;
TERMINAL tmpSIOVREF__Enc_5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Enc_5_net_0 : bit;
SIGNAL tmpOE__Enc_6_net_0 : bit;
SIGNAL tmpIO_0__Enc_6_net_0 : bit;
TERMINAL tmpSIOVREF__Enc_6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Enc_6_net_0 : bit;
SIGNAL tmpOE__Enc_7_net_0 : bit;
SIGNAL tmpIO_0__Enc_7_net_0 : bit;
TERMINAL tmpSIOVREF__Enc_7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Enc_7_net_0 : bit;
SIGNAL \UART_1:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_1:BUART:txn\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_12D : bit;
SIGNAL \UART_1:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_1:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_1:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_1:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_1:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_1:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_1:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_1:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_1:BUART:rx_last\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \Encoder_1:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Encoder_1:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Encoder_1:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Encoder_1:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Encoder_1:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Encoder_1:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Encoder_1:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \Encoder_2:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Encoder_2:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Encoder_2:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Encoder_2:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Encoder_2:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Encoder_2:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Encoder_2:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \Encoder_3:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Encoder_3:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Encoder_3:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Encoder_3:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Encoder_3:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Encoder_3:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Encoder_3:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \Encoder_4:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Encoder_4:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Encoder_4:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Encoder_4:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Encoder_4:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Encoder_4:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Encoder_4:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \Encoder_5:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Encoder_5:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Encoder_5:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Encoder_5:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Encoder_5:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Encoder_5:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Encoder_5:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \Encoder_6:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Encoder_6:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Encoder_6:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Encoder_6:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Encoder_6:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Encoder_6:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Encoder_6:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \Encoder_7:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Encoder_7:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Encoder_7:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Encoder_7:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Encoder_7:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Encoder_7:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Encoder_7:CounterUDB:count_stored_i\\D\ : bit;
BEGIN

one <=  ('1') ;

Net_9 <= (not \UART_1:BUART:txn\);

zero <=  ('0') ;

\UART_1:BUART:counter_load_not\ <= ((not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\)
	OR \UART_1:BUART:tx_state_0\
	OR \UART_1:BUART:tx_state_1\);

\UART_1:BUART:tx_status_0\ <= ((not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_status_2\ <= (not \UART_1:BUART:tx_fifo_notfull\);

Net_12D <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_1\));

\UART_1:BUART:tx_bitclk\\D\ <= ((not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_bitclk_enable_pre\)
	OR (\UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk_enable_pre\)
	OR (\UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_bitclk_enable_pre\));

\UART_1:BUART:tx_mark\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_mark\));

\UART_1:BUART:tx_state_2\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_state_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_state_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_fifo_empty\ and not \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:txn\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_shift_out\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_shift_out\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_parity_bit\\D\ <= ((not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_parity_bit\)
	OR (not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_parity_bit\)
	OR \UART_1:BUART:tx_parity_bit\);

\UART_1:BUART:rx_counter_load\ <= ((not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

\UART_1:BUART:rx_state_stop1_reg\\D\ <= (not \UART_1:BUART:rx_state_2\
	OR not \UART_1:BUART:rx_state_3\
	OR \UART_1:BUART:rx_state_0\
	OR \UART_1:BUART:rx_state_1\);

\UART_1:BUART:pollcount_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:pollcount_1\ and Net_5 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not Net_5 and \UART_1:BUART:pollcount_1\));

\UART_1:BUART:pollcount_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:pollcount_0\ and Net_5)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not Net_5 and \UART_1:BUART:pollcount_0\));

\UART_1:BUART:rx_postpoll\ <= ((Net_5 and \UART_1:BUART:pollcount_0\)
	OR \UART_1:BUART:pollcount_1\);

\UART_1:BUART:rx_status_4\ <= ((\UART_1:BUART:rx_load_fifo\ and \UART_1:BUART:rx_fifofull\));

\UART_1:BUART:rx_status_5\ <= ((\UART_1:BUART:rx_fifonotempty\ and \UART_1:BUART:rx_state_stop1_reg\));

\UART_1:BUART:rx_stop_bit_error\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:pollcount_1\ and not Net_5 and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_load_fifo\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_state_0\));

\UART_1:BUART:rx_state_3\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_3\));

\UART_1:BUART:rx_state_2\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not Net_5 and \UART_1:BUART:rx_last\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_state_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\));

\UART_1:BUART:rx_state_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:pollcount_1\ and not Net_5 and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_count_6\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_last\\D\ <= ((not \UART_1:BUART:reset_reg\ and Net_5));

\UART_1:BUART:rx_address_detected\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_address_detected\));

\Encoder_1:CounterUDB:status_0\ <= ((not \Encoder_1:CounterUDB:cmp_less\ and not \Encoder_1:CounterUDB:cmp_equal\ and not \Encoder_1:CounterUDB:prevCompare\));

\Encoder_1:CounterUDB:status_2\ <= ((not \Encoder_1:CounterUDB:overflow_reg_i\ and \Encoder_1:CounterUDB:reload\));

\Encoder_1:CounterUDB:cmp_out_i\ <= ((not \Encoder_1:CounterUDB:cmp_less\ and not \Encoder_1:CounterUDB:cmp_equal\));

\Encoder_1:CounterUDB:count_enable\ <= ((not \Encoder_1:CounterUDB:count_stored_i\ and \Encoder_1:CounterUDB:control_7\ and Net_45));

\Encoder_2:CounterUDB:status_0\ <= ((not \Encoder_2:CounterUDB:cmp_less\ and not \Encoder_2:CounterUDB:cmp_equal\ and not \Encoder_2:CounterUDB:prevCompare\));

\Encoder_2:CounterUDB:status_2\ <= ((not \Encoder_2:CounterUDB:overflow_reg_i\ and \Encoder_2:CounterUDB:reload\));

\Encoder_2:CounterUDB:cmp_out_i\ <= ((not \Encoder_2:CounterUDB:cmp_less\ and not \Encoder_2:CounterUDB:cmp_equal\));

\Encoder_2:CounterUDB:count_enable\ <= ((not \Encoder_2:CounterUDB:count_stored_i\ and \Encoder_2:CounterUDB:control_7\ and Net_49));

\Encoder_3:CounterUDB:status_0\ <= ((not \Encoder_3:CounterUDB:cmp_less\ and not \Encoder_3:CounterUDB:cmp_equal\ and not \Encoder_3:CounterUDB:prevCompare\));

\Encoder_3:CounterUDB:status_2\ <= ((not \Encoder_3:CounterUDB:overflow_reg_i\ and \Encoder_3:CounterUDB:reload\));

\Encoder_3:CounterUDB:cmp_out_i\ <= ((not \Encoder_3:CounterUDB:cmp_less\ and not \Encoder_3:CounterUDB:cmp_equal\));

\Encoder_3:CounterUDB:count_enable\ <= ((not \Encoder_3:CounterUDB:count_stored_i\ and \Encoder_3:CounterUDB:control_7\ and Net_60));

\Encoder_4:CounterUDB:status_0\ <= ((not \Encoder_4:CounterUDB:cmp_less\ and not \Encoder_4:CounterUDB:cmp_equal\ and not \Encoder_4:CounterUDB:prevCompare\));

\Encoder_4:CounterUDB:status_2\ <= ((not \Encoder_4:CounterUDB:overflow_reg_i\ and \Encoder_4:CounterUDB:reload\));

\Encoder_4:CounterUDB:cmp_out_i\ <= ((not \Encoder_4:CounterUDB:cmp_less\ and not \Encoder_4:CounterUDB:cmp_equal\));

\Encoder_4:CounterUDB:count_enable\ <= ((not \Encoder_4:CounterUDB:count_stored_i\ and \Encoder_4:CounterUDB:control_7\ and Net_71));

\Encoder_5:CounterUDB:status_0\ <= ((not \Encoder_5:CounterUDB:cmp_less\ and not \Encoder_5:CounterUDB:cmp_equal\ and not \Encoder_5:CounterUDB:prevCompare\));

\Encoder_5:CounterUDB:status_2\ <= ((not \Encoder_5:CounterUDB:overflow_reg_i\ and \Encoder_5:CounterUDB:reload\));

\Encoder_5:CounterUDB:cmp_out_i\ <= ((not \Encoder_5:CounterUDB:cmp_less\ and not \Encoder_5:CounterUDB:cmp_equal\));

\Encoder_5:CounterUDB:count_enable\ <= ((not \Encoder_5:CounterUDB:count_stored_i\ and \Encoder_5:CounterUDB:control_7\ and Net_82));

\Encoder_6:CounterUDB:status_0\ <= ((not \Encoder_6:CounterUDB:cmp_less\ and not \Encoder_6:CounterUDB:cmp_equal\ and not \Encoder_6:CounterUDB:prevCompare\));

\Encoder_6:CounterUDB:status_2\ <= ((not \Encoder_6:CounterUDB:overflow_reg_i\ and \Encoder_6:CounterUDB:reload\));

\Encoder_6:CounterUDB:cmp_out_i\ <= ((not \Encoder_6:CounterUDB:cmp_less\ and not \Encoder_6:CounterUDB:cmp_equal\));

\Encoder_6:CounterUDB:count_enable\ <= ((not \Encoder_6:CounterUDB:count_stored_i\ and \Encoder_6:CounterUDB:control_7\ and Net_93));

\Encoder_7:CounterUDB:status_0\ <= ((not \Encoder_7:CounterUDB:cmp_less\ and not \Encoder_7:CounterUDB:cmp_equal\ and not \Encoder_7:CounterUDB:prevCompare\));

\Encoder_7:CounterUDB:status_2\ <= ((not \Encoder_7:CounterUDB:overflow_reg_i\ and \Encoder_7:CounterUDB:reload\));

\Encoder_7:CounterUDB:cmp_out_i\ <= ((not \Encoder_7:CounterUDB:cmp_less\ and not \Encoder_7:CounterUDB:cmp_equal\));

\Encoder_7:CounterUDB:count_enable\ <= ((not \Encoder_7:CounterUDB:count_stored_i\ and \Encoder_7:CounterUDB:control_7\ and Net_104));

\UART_1:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART_1:Net_9\,
		dig_domain_out=>open);
\UART_1:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART_1:Net_9\,
		enable=>one,
		clock_out=>\UART_1:BUART:clock_op\);
\UART_1:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(\UART_1:BUART:tx_state_1\, \UART_1:BUART:tx_state_0\, \UART_1:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_1:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_1:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_1:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_1:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_1:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_1:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_1:BUART:sc_out_7\, \UART_1:BUART:sc_out_6\, \UART_1:BUART:sc_out_5\, \UART_1:BUART:sc_out_4\,
			\UART_1:BUART:sc_out_3\, \UART_1:BUART:sc_out_2\, \UART_1:BUART:sc_out_1\, \UART_1:BUART:sc_out_0\));
\UART_1:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clock=>\UART_1:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_1:BUART:tx_fifo_notfull\,
			\UART_1:BUART:tx_status_2\, \UART_1:BUART:tx_fifo_empty\, \UART_1:BUART:tx_status_0\),
		interrupt=>\UART_1:BUART:tx_interrupt_out\);
\UART_1:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(\UART_1:BUART:rx_state_1\, \UART_1:BUART:rx_state_0\, \UART_1:BUART:rx_bitclk_enable\),
		route_si=>\UART_1:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_1:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_1:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_1:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_1:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_1:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_1:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_1:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_1:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_1:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_1:BUART:clock_op\,
		reset=>\UART_1:BUART:reset_reg\,
		load=>\UART_1:BUART:rx_counter_load\,
		enable=>one,
		count=>(\UART_1:BUART:rx_count_6\, \UART_1:BUART:rx_count_5\, \UART_1:BUART:rx_count_4\, \UART_1:BUART:rx_count_3\,
			\UART_1:BUART:rx_count_2\, \UART_1:BUART:rx_count_1\, \UART_1:BUART:rx_count_0\),
		tc=>\UART_1:BUART:rx_count7_tc\);
\UART_1:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clock=>\UART_1:BUART:clock_op\,
		status=>(zero, \UART_1:BUART:rx_status_5\, \UART_1:BUART:rx_status_4\, \UART_1:BUART:rx_status_3\,
			\UART_1:BUART:rx_status_2\, zero, zero),
		interrupt=>\UART_1:BUART:rx_interrupt_out\);
Rx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_5,
		analog=>(open),
		io=>(tmpIO_0__Rx_1_net_0),
		siovref=>(tmpSIOVREF__Rx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_1_net_0);
Tx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_9,
		fb=>(tmpFB_0__Tx_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_1_net_0),
		siovref=>(tmpSIOVREF__Tx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_1_net_0);
SDA_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"22863ebe-a37b-476f-b252-6e49a8c00b12",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__SDA_1_net_0),
		analog=>(open),
		io=>Net_14,
		siovref=>(tmpSIOVREF__SDA_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SDA_1_net_0);
SCL_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"02f2cf2c-2c7a-49df-9246-7a3435c21be3",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__SCL_1_net_0),
		analog=>(open),
		io=>Net_30,
		siovref=>(tmpSIOVREF__SCL_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SCL_1_net_0);
\I2C_1:I2C_IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>\I2C_1:Net_697\);
\I2C_1:I2C_FF\:cy_psoc3_i2c_v1_0
	GENERIC MAP(cy_registers=>"",
		use_wakeup=>'0')
	PORT MAP(clock=>\I2C_1:bus_clk\,
		scl_in=>\I2C_1:Net_1109_0\,
		sda_in=>\I2C_1:Net_1109_1\,
		scl_out=>\I2C_1:Net_643_0\,
		sda_out=>\I2C_1:sda_x_wire\,
		interrupt=>\I2C_1:Net_697\);
\I2C_1:BusClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"6f2d57bd-b6d0-4115-93da-ded3485bf4ed/5ece924d-20ba-480e-9102-bc082dcdd926",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\I2C_1:bus_clk\,
		dig_domain_out=>open);
\I2C_1:Bufoe_scl\:cy_bufoe
	PORT MAP(x=>\I2C_1:Net_643_0\,
		oe=>one,
		y=>Net_30,
		yfb=>\I2C_1:Net_1109_0\);
\I2C_1:Bufoe_sda\:cy_bufoe
	PORT MAP(x=>\I2C_1:sda_x_wire\,
		oe=>one,
		y=>Net_14,
		yfb=>\I2C_1:Net_1109_1\);
\Encoder_1:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_38,
		enable=>one,
		clock_out=>\Encoder_1:CounterUDB:ClockOutFromEnBlock\);
\Encoder_1:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_38,
		enable=>one,
		clock_out=>\Encoder_1:CounterUDB:Clk_Ctl_i\);
\Encoder_1:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Encoder_1:CounterUDB:Clk_Ctl_i\,
		control=>(\Encoder_1:CounterUDB:control_7\, \Encoder_1:CounterUDB:control_6\, \Encoder_1:CounterUDB:control_5\, \Encoder_1:CounterUDB:control_4\,
			\Encoder_1:CounterUDB:control_3\, \Encoder_1:CounterUDB:control_2\, \Encoder_1:CounterUDB:control_1\, \Encoder_1:CounterUDB:control_0\));
\Encoder_1:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Encoder_1:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Encoder_1:CounterUDB:status_6\, \Encoder_1:CounterUDB:status_5\, zero, zero,
			\Encoder_1:CounterUDB:status_2\, \Encoder_1:CounterUDB:status_1\, \Encoder_1:CounterUDB:status_0\),
		interrupt=>\Encoder_1:Net_43\);
\Encoder_1:CounterUDB:sC24:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Encoder_1:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \Encoder_1:CounterUDB:count_enable\, \Encoder_1:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Encoder_1:CounterUDB:nc19\,
		cl0=>\Encoder_1:CounterUDB:nc21\,
		z0=>\Encoder_1:CounterUDB:nc2\,
		ff0=>\Encoder_1:CounterUDB:nc12\,
		ce1=>\Encoder_1:CounterUDB:nc4\,
		cl1=>\Encoder_1:CounterUDB:nc6\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Encoder_1:CounterUDB:nc33\,
		f0_blk_stat=>\Encoder_1:CounterUDB:nc35\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Encoder_1:CounterUDB:sC24:counterdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\Encoder_1:CounterUDB:sC24:counterdp:sh_right0\,
		sol=>\Encoder_1:CounterUDB:sC24:counterdp:sh_left0\,
		msbi=>\Encoder_1:CounterUDB:sC24:counterdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Encoder_1:CounterUDB:sC24:counterdp:cmp_eq0_1\, \Encoder_1:CounterUDB:sC24:counterdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\Encoder_1:CounterUDB:sC24:counterdp:cmp_lt0_1\, \Encoder_1:CounterUDB:sC24:counterdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\Encoder_1:CounterUDB:sC24:counterdp:cmp_zero0_1\, \Encoder_1:CounterUDB:sC24:counterdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\Encoder_1:CounterUDB:sC24:counterdp:cmp_ff0_1\, \Encoder_1:CounterUDB:sC24:counterdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\Encoder_1:CounterUDB:sC24:counterdp:cap0_1\, \Encoder_1:CounterUDB:sC24:counterdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\Encoder_1:CounterUDB:sC24:counterdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Encoder_1:CounterUDB:sC24:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Encoder_1:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \Encoder_1:CounterUDB:count_enable\, \Encoder_1:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Encoder_1:CounterUDB:nc18\,
		cl0=>\Encoder_1:CounterUDB:nc20\,
		z0=>\Encoder_1:CounterUDB:nc1\,
		ff0=>\Encoder_1:CounterUDB:nc11\,
		ce1=>\Encoder_1:CounterUDB:nc3\,
		cl1=>\Encoder_1:CounterUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Encoder_1:CounterUDB:nc32\,
		f0_blk_stat=>\Encoder_1:CounterUDB:nc34\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Encoder_1:CounterUDB:sC24:counterdp:carry0\,
		co=>\Encoder_1:CounterUDB:sC24:counterdp:carry1\,
		sir=>\Encoder_1:CounterUDB:sC24:counterdp:sh_left0\,
		sor=>\Encoder_1:CounterUDB:sC24:counterdp:sh_right0\,
		sil=>\Encoder_1:CounterUDB:sC24:counterdp:sh_right1\,
		sol=>\Encoder_1:CounterUDB:sC24:counterdp:sh_left1\,
		msbi=>\Encoder_1:CounterUDB:sC24:counterdp:msb1\,
		msbo=>\Encoder_1:CounterUDB:sC24:counterdp:msb0\,
		cei=>(\Encoder_1:CounterUDB:sC24:counterdp:cmp_eq0_1\, \Encoder_1:CounterUDB:sC24:counterdp:cmp_eq0_0\),
		ceo=>(\Encoder_1:CounterUDB:sC24:counterdp:cmp_eq1_1\, \Encoder_1:CounterUDB:sC24:counterdp:cmp_eq1_0\),
		cli=>(\Encoder_1:CounterUDB:sC24:counterdp:cmp_lt0_1\, \Encoder_1:CounterUDB:sC24:counterdp:cmp_lt0_0\),
		clo=>(\Encoder_1:CounterUDB:sC24:counterdp:cmp_lt1_1\, \Encoder_1:CounterUDB:sC24:counterdp:cmp_lt1_0\),
		zi=>(\Encoder_1:CounterUDB:sC24:counterdp:cmp_zero0_1\, \Encoder_1:CounterUDB:sC24:counterdp:cmp_zero0_0\),
		zo=>(\Encoder_1:CounterUDB:sC24:counterdp:cmp_zero1_1\, \Encoder_1:CounterUDB:sC24:counterdp:cmp_zero1_0\),
		fi=>(\Encoder_1:CounterUDB:sC24:counterdp:cmp_ff0_1\, \Encoder_1:CounterUDB:sC24:counterdp:cmp_ff0_0\),
		fo=>(\Encoder_1:CounterUDB:sC24:counterdp:cmp_ff1_1\, \Encoder_1:CounterUDB:sC24:counterdp:cmp_ff1_0\),
		capi=>(\Encoder_1:CounterUDB:sC24:counterdp:cap0_1\, \Encoder_1:CounterUDB:sC24:counterdp:cap0_0\),
		capo=>(\Encoder_1:CounterUDB:sC24:counterdp:cap1_1\, \Encoder_1:CounterUDB:sC24:counterdp:cap1_0\),
		cfbi=>\Encoder_1:CounterUDB:sC24:counterdp:cfb0\,
		cfbo=>\Encoder_1:CounterUDB:sC24:counterdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Encoder_1:CounterUDB:sC24:counterdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Encoder_1:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \Encoder_1:CounterUDB:count_enable\, \Encoder_1:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Encoder_1:CounterUDB:reload\,
		cl0=>\Encoder_1:CounterUDB:nc44\,
		z0=>\Encoder_1:CounterUDB:status_1\,
		ff0=>\Encoder_1:CounterUDB:per_FF\,
		ce1=>\Encoder_1:CounterUDB:cmp_equal\,
		cl1=>\Encoder_1:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Encoder_1:CounterUDB:status_6\,
		f0_blk_stat=>\Encoder_1:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Encoder_1:CounterUDB:sC24:counterdp:carry1\,
		co=>open,
		sir=>\Encoder_1:CounterUDB:sC24:counterdp:sh_left1\,
		sor=>\Encoder_1:CounterUDB:sC24:counterdp:sh_right1\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Encoder_1:CounterUDB:sC24:counterdp:msb1\,
		cei=>(\Encoder_1:CounterUDB:sC24:counterdp:cmp_eq1_1\, \Encoder_1:CounterUDB:sC24:counterdp:cmp_eq1_0\),
		ceo=>open,
		cli=>(\Encoder_1:CounterUDB:sC24:counterdp:cmp_lt1_1\, \Encoder_1:CounterUDB:sC24:counterdp:cmp_lt1_0\),
		clo=>open,
		zi=>(\Encoder_1:CounterUDB:sC24:counterdp:cmp_zero1_1\, \Encoder_1:CounterUDB:sC24:counterdp:cmp_zero1_0\),
		zo=>open,
		fi=>(\Encoder_1:CounterUDB:sC24:counterdp:cmp_ff1_1\, \Encoder_1:CounterUDB:sC24:counterdp:cmp_ff1_0\),
		fo=>open,
		capi=>(\Encoder_1:CounterUDB:sC24:counterdp:cap1_1\, \Encoder_1:CounterUDB:sC24:counterdp:cap1_0\),
		capo=>open,
		cfbi=>\Encoder_1:CounterUDB:sC24:counterdp:cfb1\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Encoder_2:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_38,
		enable=>one,
		clock_out=>\Encoder_2:CounterUDB:ClockOutFromEnBlock\);
\Encoder_2:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_38,
		enable=>one,
		clock_out=>\Encoder_2:CounterUDB:Clk_Ctl_i\);
\Encoder_2:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Encoder_2:CounterUDB:Clk_Ctl_i\,
		control=>(\Encoder_2:CounterUDB:control_7\, \Encoder_2:CounterUDB:control_6\, \Encoder_2:CounterUDB:control_5\, \Encoder_2:CounterUDB:control_4\,
			\Encoder_2:CounterUDB:control_3\, \Encoder_2:CounterUDB:control_2\, \Encoder_2:CounterUDB:control_1\, \Encoder_2:CounterUDB:control_0\));
\Encoder_2:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Encoder_2:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Encoder_2:CounterUDB:status_6\, \Encoder_2:CounterUDB:status_5\, zero, zero,
			\Encoder_2:CounterUDB:status_2\, \Encoder_2:CounterUDB:status_1\, \Encoder_2:CounterUDB:status_0\),
		interrupt=>\Encoder_2:Net_43\);
\Encoder_2:CounterUDB:sC24:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Encoder_2:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \Encoder_2:CounterUDB:count_enable\, \Encoder_2:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Encoder_2:CounterUDB:nc19\,
		cl0=>\Encoder_2:CounterUDB:nc21\,
		z0=>\Encoder_2:CounterUDB:nc2\,
		ff0=>\Encoder_2:CounterUDB:nc12\,
		ce1=>\Encoder_2:CounterUDB:nc4\,
		cl1=>\Encoder_2:CounterUDB:nc6\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Encoder_2:CounterUDB:nc33\,
		f0_blk_stat=>\Encoder_2:CounterUDB:nc35\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Encoder_2:CounterUDB:sC24:counterdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\Encoder_2:CounterUDB:sC24:counterdp:sh_right0\,
		sol=>\Encoder_2:CounterUDB:sC24:counterdp:sh_left0\,
		msbi=>\Encoder_2:CounterUDB:sC24:counterdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Encoder_2:CounterUDB:sC24:counterdp:cmp_eq0_1\, \Encoder_2:CounterUDB:sC24:counterdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\Encoder_2:CounterUDB:sC24:counterdp:cmp_lt0_1\, \Encoder_2:CounterUDB:sC24:counterdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\Encoder_2:CounterUDB:sC24:counterdp:cmp_zero0_1\, \Encoder_2:CounterUDB:sC24:counterdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\Encoder_2:CounterUDB:sC24:counterdp:cmp_ff0_1\, \Encoder_2:CounterUDB:sC24:counterdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\Encoder_2:CounterUDB:sC24:counterdp:cap0_1\, \Encoder_2:CounterUDB:sC24:counterdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\Encoder_2:CounterUDB:sC24:counterdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Encoder_2:CounterUDB:sC24:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Encoder_2:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \Encoder_2:CounterUDB:count_enable\, \Encoder_2:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Encoder_2:CounterUDB:nc18\,
		cl0=>\Encoder_2:CounterUDB:nc20\,
		z0=>\Encoder_2:CounterUDB:nc1\,
		ff0=>\Encoder_2:CounterUDB:nc11\,
		ce1=>\Encoder_2:CounterUDB:nc3\,
		cl1=>\Encoder_2:CounterUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Encoder_2:CounterUDB:nc32\,
		f0_blk_stat=>\Encoder_2:CounterUDB:nc34\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Encoder_2:CounterUDB:sC24:counterdp:carry0\,
		co=>\Encoder_2:CounterUDB:sC24:counterdp:carry1\,
		sir=>\Encoder_2:CounterUDB:sC24:counterdp:sh_left0\,
		sor=>\Encoder_2:CounterUDB:sC24:counterdp:sh_right0\,
		sil=>\Encoder_2:CounterUDB:sC24:counterdp:sh_right1\,
		sol=>\Encoder_2:CounterUDB:sC24:counterdp:sh_left1\,
		msbi=>\Encoder_2:CounterUDB:sC24:counterdp:msb1\,
		msbo=>\Encoder_2:CounterUDB:sC24:counterdp:msb0\,
		cei=>(\Encoder_2:CounterUDB:sC24:counterdp:cmp_eq0_1\, \Encoder_2:CounterUDB:sC24:counterdp:cmp_eq0_0\),
		ceo=>(\Encoder_2:CounterUDB:sC24:counterdp:cmp_eq1_1\, \Encoder_2:CounterUDB:sC24:counterdp:cmp_eq1_0\),
		cli=>(\Encoder_2:CounterUDB:sC24:counterdp:cmp_lt0_1\, \Encoder_2:CounterUDB:sC24:counterdp:cmp_lt0_0\),
		clo=>(\Encoder_2:CounterUDB:sC24:counterdp:cmp_lt1_1\, \Encoder_2:CounterUDB:sC24:counterdp:cmp_lt1_0\),
		zi=>(\Encoder_2:CounterUDB:sC24:counterdp:cmp_zero0_1\, \Encoder_2:CounterUDB:sC24:counterdp:cmp_zero0_0\),
		zo=>(\Encoder_2:CounterUDB:sC24:counterdp:cmp_zero1_1\, \Encoder_2:CounterUDB:sC24:counterdp:cmp_zero1_0\),
		fi=>(\Encoder_2:CounterUDB:sC24:counterdp:cmp_ff0_1\, \Encoder_2:CounterUDB:sC24:counterdp:cmp_ff0_0\),
		fo=>(\Encoder_2:CounterUDB:sC24:counterdp:cmp_ff1_1\, \Encoder_2:CounterUDB:sC24:counterdp:cmp_ff1_0\),
		capi=>(\Encoder_2:CounterUDB:sC24:counterdp:cap0_1\, \Encoder_2:CounterUDB:sC24:counterdp:cap0_0\),
		capo=>(\Encoder_2:CounterUDB:sC24:counterdp:cap1_1\, \Encoder_2:CounterUDB:sC24:counterdp:cap1_0\),
		cfbi=>\Encoder_2:CounterUDB:sC24:counterdp:cfb0\,
		cfbo=>\Encoder_2:CounterUDB:sC24:counterdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Encoder_2:CounterUDB:sC24:counterdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Encoder_2:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \Encoder_2:CounterUDB:count_enable\, \Encoder_2:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Encoder_2:CounterUDB:reload\,
		cl0=>\Encoder_2:CounterUDB:nc44\,
		z0=>\Encoder_2:CounterUDB:status_1\,
		ff0=>\Encoder_2:CounterUDB:per_FF\,
		ce1=>\Encoder_2:CounterUDB:cmp_equal\,
		cl1=>\Encoder_2:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Encoder_2:CounterUDB:status_6\,
		f0_blk_stat=>\Encoder_2:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Encoder_2:CounterUDB:sC24:counterdp:carry1\,
		co=>open,
		sir=>\Encoder_2:CounterUDB:sC24:counterdp:sh_left1\,
		sor=>\Encoder_2:CounterUDB:sC24:counterdp:sh_right1\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Encoder_2:CounterUDB:sC24:counterdp:msb1\,
		cei=>(\Encoder_2:CounterUDB:sC24:counterdp:cmp_eq1_1\, \Encoder_2:CounterUDB:sC24:counterdp:cmp_eq1_0\),
		ceo=>open,
		cli=>(\Encoder_2:CounterUDB:sC24:counterdp:cmp_lt1_1\, \Encoder_2:CounterUDB:sC24:counterdp:cmp_lt1_0\),
		clo=>open,
		zi=>(\Encoder_2:CounterUDB:sC24:counterdp:cmp_zero1_1\, \Encoder_2:CounterUDB:sC24:counterdp:cmp_zero1_0\),
		zo=>open,
		fi=>(\Encoder_2:CounterUDB:sC24:counterdp:cmp_ff1_1\, \Encoder_2:CounterUDB:sC24:counterdp:cmp_ff1_0\),
		fo=>open,
		capi=>(\Encoder_2:CounterUDB:sC24:counterdp:cap1_1\, \Encoder_2:CounterUDB:sC24:counterdp:cap1_0\),
		capo=>open,
		cfbi=>\Encoder_2:CounterUDB:sC24:counterdp:cfb1\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Encoder_3:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_38,
		enable=>one,
		clock_out=>\Encoder_3:CounterUDB:ClockOutFromEnBlock\);
\Encoder_3:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_38,
		enable=>one,
		clock_out=>\Encoder_3:CounterUDB:Clk_Ctl_i\);
\Encoder_3:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Encoder_3:CounterUDB:Clk_Ctl_i\,
		control=>(\Encoder_3:CounterUDB:control_7\, \Encoder_3:CounterUDB:control_6\, \Encoder_3:CounterUDB:control_5\, \Encoder_3:CounterUDB:control_4\,
			\Encoder_3:CounterUDB:control_3\, \Encoder_3:CounterUDB:control_2\, \Encoder_3:CounterUDB:control_1\, \Encoder_3:CounterUDB:control_0\));
\Encoder_3:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Encoder_3:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Encoder_3:CounterUDB:status_6\, \Encoder_3:CounterUDB:status_5\, zero, zero,
			\Encoder_3:CounterUDB:status_2\, \Encoder_3:CounterUDB:status_1\, \Encoder_3:CounterUDB:status_0\),
		interrupt=>\Encoder_3:Net_43\);
\Encoder_3:CounterUDB:sC24:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Encoder_3:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \Encoder_3:CounterUDB:count_enable\, \Encoder_3:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Encoder_3:CounterUDB:nc19\,
		cl0=>\Encoder_3:CounterUDB:nc21\,
		z0=>\Encoder_3:CounterUDB:nc2\,
		ff0=>\Encoder_3:CounterUDB:nc12\,
		ce1=>\Encoder_3:CounterUDB:nc4\,
		cl1=>\Encoder_3:CounterUDB:nc6\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Encoder_3:CounterUDB:nc33\,
		f0_blk_stat=>\Encoder_3:CounterUDB:nc35\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Encoder_3:CounterUDB:sC24:counterdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\Encoder_3:CounterUDB:sC24:counterdp:sh_right0\,
		sol=>\Encoder_3:CounterUDB:sC24:counterdp:sh_left0\,
		msbi=>\Encoder_3:CounterUDB:sC24:counterdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Encoder_3:CounterUDB:sC24:counterdp:cmp_eq0_1\, \Encoder_3:CounterUDB:sC24:counterdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\Encoder_3:CounterUDB:sC24:counterdp:cmp_lt0_1\, \Encoder_3:CounterUDB:sC24:counterdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\Encoder_3:CounterUDB:sC24:counterdp:cmp_zero0_1\, \Encoder_3:CounterUDB:sC24:counterdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\Encoder_3:CounterUDB:sC24:counterdp:cmp_ff0_1\, \Encoder_3:CounterUDB:sC24:counterdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\Encoder_3:CounterUDB:sC24:counterdp:cap0_1\, \Encoder_3:CounterUDB:sC24:counterdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\Encoder_3:CounterUDB:sC24:counterdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Encoder_3:CounterUDB:sC24:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Encoder_3:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \Encoder_3:CounterUDB:count_enable\, \Encoder_3:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Encoder_3:CounterUDB:nc18\,
		cl0=>\Encoder_3:CounterUDB:nc20\,
		z0=>\Encoder_3:CounterUDB:nc1\,
		ff0=>\Encoder_3:CounterUDB:nc11\,
		ce1=>\Encoder_3:CounterUDB:nc3\,
		cl1=>\Encoder_3:CounterUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Encoder_3:CounterUDB:nc32\,
		f0_blk_stat=>\Encoder_3:CounterUDB:nc34\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Encoder_3:CounterUDB:sC24:counterdp:carry0\,
		co=>\Encoder_3:CounterUDB:sC24:counterdp:carry1\,
		sir=>\Encoder_3:CounterUDB:sC24:counterdp:sh_left0\,
		sor=>\Encoder_3:CounterUDB:sC24:counterdp:sh_right0\,
		sil=>\Encoder_3:CounterUDB:sC24:counterdp:sh_right1\,
		sol=>\Encoder_3:CounterUDB:sC24:counterdp:sh_left1\,
		msbi=>\Encoder_3:CounterUDB:sC24:counterdp:msb1\,
		msbo=>\Encoder_3:CounterUDB:sC24:counterdp:msb0\,
		cei=>(\Encoder_3:CounterUDB:sC24:counterdp:cmp_eq0_1\, \Encoder_3:CounterUDB:sC24:counterdp:cmp_eq0_0\),
		ceo=>(\Encoder_3:CounterUDB:sC24:counterdp:cmp_eq1_1\, \Encoder_3:CounterUDB:sC24:counterdp:cmp_eq1_0\),
		cli=>(\Encoder_3:CounterUDB:sC24:counterdp:cmp_lt0_1\, \Encoder_3:CounterUDB:sC24:counterdp:cmp_lt0_0\),
		clo=>(\Encoder_3:CounterUDB:sC24:counterdp:cmp_lt1_1\, \Encoder_3:CounterUDB:sC24:counterdp:cmp_lt1_0\),
		zi=>(\Encoder_3:CounterUDB:sC24:counterdp:cmp_zero0_1\, \Encoder_3:CounterUDB:sC24:counterdp:cmp_zero0_0\),
		zo=>(\Encoder_3:CounterUDB:sC24:counterdp:cmp_zero1_1\, \Encoder_3:CounterUDB:sC24:counterdp:cmp_zero1_0\),
		fi=>(\Encoder_3:CounterUDB:sC24:counterdp:cmp_ff0_1\, \Encoder_3:CounterUDB:sC24:counterdp:cmp_ff0_0\),
		fo=>(\Encoder_3:CounterUDB:sC24:counterdp:cmp_ff1_1\, \Encoder_3:CounterUDB:sC24:counterdp:cmp_ff1_0\),
		capi=>(\Encoder_3:CounterUDB:sC24:counterdp:cap0_1\, \Encoder_3:CounterUDB:sC24:counterdp:cap0_0\),
		capo=>(\Encoder_3:CounterUDB:sC24:counterdp:cap1_1\, \Encoder_3:CounterUDB:sC24:counterdp:cap1_0\),
		cfbi=>\Encoder_3:CounterUDB:sC24:counterdp:cfb0\,
		cfbo=>\Encoder_3:CounterUDB:sC24:counterdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Encoder_3:CounterUDB:sC24:counterdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Encoder_3:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \Encoder_3:CounterUDB:count_enable\, \Encoder_3:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Encoder_3:CounterUDB:reload\,
		cl0=>\Encoder_3:CounterUDB:nc44\,
		z0=>\Encoder_3:CounterUDB:status_1\,
		ff0=>\Encoder_3:CounterUDB:per_FF\,
		ce1=>\Encoder_3:CounterUDB:cmp_equal\,
		cl1=>\Encoder_3:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Encoder_3:CounterUDB:status_6\,
		f0_blk_stat=>\Encoder_3:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Encoder_3:CounterUDB:sC24:counterdp:carry1\,
		co=>open,
		sir=>\Encoder_3:CounterUDB:sC24:counterdp:sh_left1\,
		sor=>\Encoder_3:CounterUDB:sC24:counterdp:sh_right1\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Encoder_3:CounterUDB:sC24:counterdp:msb1\,
		cei=>(\Encoder_3:CounterUDB:sC24:counterdp:cmp_eq1_1\, \Encoder_3:CounterUDB:sC24:counterdp:cmp_eq1_0\),
		ceo=>open,
		cli=>(\Encoder_3:CounterUDB:sC24:counterdp:cmp_lt1_1\, \Encoder_3:CounterUDB:sC24:counterdp:cmp_lt1_0\),
		clo=>open,
		zi=>(\Encoder_3:CounterUDB:sC24:counterdp:cmp_zero1_1\, \Encoder_3:CounterUDB:sC24:counterdp:cmp_zero1_0\),
		zo=>open,
		fi=>(\Encoder_3:CounterUDB:sC24:counterdp:cmp_ff1_1\, \Encoder_3:CounterUDB:sC24:counterdp:cmp_ff1_0\),
		fo=>open,
		capi=>(\Encoder_3:CounterUDB:sC24:counterdp:cap1_1\, \Encoder_3:CounterUDB:sC24:counterdp:cap1_0\),
		capo=>open,
		cfbi=>\Encoder_3:CounterUDB:sC24:counterdp:cfb1\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Encoder_4:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_38,
		enable=>one,
		clock_out=>\Encoder_4:CounterUDB:ClockOutFromEnBlock\);
\Encoder_4:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_38,
		enable=>one,
		clock_out=>\Encoder_4:CounterUDB:Clk_Ctl_i\);
\Encoder_4:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Encoder_4:CounterUDB:Clk_Ctl_i\,
		control=>(\Encoder_4:CounterUDB:control_7\, \Encoder_4:CounterUDB:control_6\, \Encoder_4:CounterUDB:control_5\, \Encoder_4:CounterUDB:control_4\,
			\Encoder_4:CounterUDB:control_3\, \Encoder_4:CounterUDB:control_2\, \Encoder_4:CounterUDB:control_1\, \Encoder_4:CounterUDB:control_0\));
\Encoder_4:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Encoder_4:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Encoder_4:CounterUDB:status_6\, \Encoder_4:CounterUDB:status_5\, zero, zero,
			\Encoder_4:CounterUDB:status_2\, \Encoder_4:CounterUDB:status_1\, \Encoder_4:CounterUDB:status_0\),
		interrupt=>\Encoder_4:Net_43\);
\Encoder_4:CounterUDB:sC24:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Encoder_4:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \Encoder_4:CounterUDB:count_enable\, \Encoder_4:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Encoder_4:CounterUDB:nc19\,
		cl0=>\Encoder_4:CounterUDB:nc21\,
		z0=>\Encoder_4:CounterUDB:nc2\,
		ff0=>\Encoder_4:CounterUDB:nc12\,
		ce1=>\Encoder_4:CounterUDB:nc4\,
		cl1=>\Encoder_4:CounterUDB:nc6\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Encoder_4:CounterUDB:nc33\,
		f0_blk_stat=>\Encoder_4:CounterUDB:nc35\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Encoder_4:CounterUDB:sC24:counterdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\Encoder_4:CounterUDB:sC24:counterdp:sh_right0\,
		sol=>\Encoder_4:CounterUDB:sC24:counterdp:sh_left0\,
		msbi=>\Encoder_4:CounterUDB:sC24:counterdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Encoder_4:CounterUDB:sC24:counterdp:cmp_eq0_1\, \Encoder_4:CounterUDB:sC24:counterdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\Encoder_4:CounterUDB:sC24:counterdp:cmp_lt0_1\, \Encoder_4:CounterUDB:sC24:counterdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\Encoder_4:CounterUDB:sC24:counterdp:cmp_zero0_1\, \Encoder_4:CounterUDB:sC24:counterdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\Encoder_4:CounterUDB:sC24:counterdp:cmp_ff0_1\, \Encoder_4:CounterUDB:sC24:counterdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\Encoder_4:CounterUDB:sC24:counterdp:cap0_1\, \Encoder_4:CounterUDB:sC24:counterdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\Encoder_4:CounterUDB:sC24:counterdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Encoder_4:CounterUDB:sC24:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Encoder_4:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \Encoder_4:CounterUDB:count_enable\, \Encoder_4:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Encoder_4:CounterUDB:nc18\,
		cl0=>\Encoder_4:CounterUDB:nc20\,
		z0=>\Encoder_4:CounterUDB:nc1\,
		ff0=>\Encoder_4:CounterUDB:nc11\,
		ce1=>\Encoder_4:CounterUDB:nc3\,
		cl1=>\Encoder_4:CounterUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Encoder_4:CounterUDB:nc32\,
		f0_blk_stat=>\Encoder_4:CounterUDB:nc34\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Encoder_4:CounterUDB:sC24:counterdp:carry0\,
		co=>\Encoder_4:CounterUDB:sC24:counterdp:carry1\,
		sir=>\Encoder_4:CounterUDB:sC24:counterdp:sh_left0\,
		sor=>\Encoder_4:CounterUDB:sC24:counterdp:sh_right0\,
		sil=>\Encoder_4:CounterUDB:sC24:counterdp:sh_right1\,
		sol=>\Encoder_4:CounterUDB:sC24:counterdp:sh_left1\,
		msbi=>\Encoder_4:CounterUDB:sC24:counterdp:msb1\,
		msbo=>\Encoder_4:CounterUDB:sC24:counterdp:msb0\,
		cei=>(\Encoder_4:CounterUDB:sC24:counterdp:cmp_eq0_1\, \Encoder_4:CounterUDB:sC24:counterdp:cmp_eq0_0\),
		ceo=>(\Encoder_4:CounterUDB:sC24:counterdp:cmp_eq1_1\, \Encoder_4:CounterUDB:sC24:counterdp:cmp_eq1_0\),
		cli=>(\Encoder_4:CounterUDB:sC24:counterdp:cmp_lt0_1\, \Encoder_4:CounterUDB:sC24:counterdp:cmp_lt0_0\),
		clo=>(\Encoder_4:CounterUDB:sC24:counterdp:cmp_lt1_1\, \Encoder_4:CounterUDB:sC24:counterdp:cmp_lt1_0\),
		zi=>(\Encoder_4:CounterUDB:sC24:counterdp:cmp_zero0_1\, \Encoder_4:CounterUDB:sC24:counterdp:cmp_zero0_0\),
		zo=>(\Encoder_4:CounterUDB:sC24:counterdp:cmp_zero1_1\, \Encoder_4:CounterUDB:sC24:counterdp:cmp_zero1_0\),
		fi=>(\Encoder_4:CounterUDB:sC24:counterdp:cmp_ff0_1\, \Encoder_4:CounterUDB:sC24:counterdp:cmp_ff0_0\),
		fo=>(\Encoder_4:CounterUDB:sC24:counterdp:cmp_ff1_1\, \Encoder_4:CounterUDB:sC24:counterdp:cmp_ff1_0\),
		capi=>(\Encoder_4:CounterUDB:sC24:counterdp:cap0_1\, \Encoder_4:CounterUDB:sC24:counterdp:cap0_0\),
		capo=>(\Encoder_4:CounterUDB:sC24:counterdp:cap1_1\, \Encoder_4:CounterUDB:sC24:counterdp:cap1_0\),
		cfbi=>\Encoder_4:CounterUDB:sC24:counterdp:cfb0\,
		cfbo=>\Encoder_4:CounterUDB:sC24:counterdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Encoder_4:CounterUDB:sC24:counterdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Encoder_4:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \Encoder_4:CounterUDB:count_enable\, \Encoder_4:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Encoder_4:CounterUDB:reload\,
		cl0=>\Encoder_4:CounterUDB:nc44\,
		z0=>\Encoder_4:CounterUDB:status_1\,
		ff0=>\Encoder_4:CounterUDB:per_FF\,
		ce1=>\Encoder_4:CounterUDB:cmp_equal\,
		cl1=>\Encoder_4:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Encoder_4:CounterUDB:status_6\,
		f0_blk_stat=>\Encoder_4:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Encoder_4:CounterUDB:sC24:counterdp:carry1\,
		co=>open,
		sir=>\Encoder_4:CounterUDB:sC24:counterdp:sh_left1\,
		sor=>\Encoder_4:CounterUDB:sC24:counterdp:sh_right1\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Encoder_4:CounterUDB:sC24:counterdp:msb1\,
		cei=>(\Encoder_4:CounterUDB:sC24:counterdp:cmp_eq1_1\, \Encoder_4:CounterUDB:sC24:counterdp:cmp_eq1_0\),
		ceo=>open,
		cli=>(\Encoder_4:CounterUDB:sC24:counterdp:cmp_lt1_1\, \Encoder_4:CounterUDB:sC24:counterdp:cmp_lt1_0\),
		clo=>open,
		zi=>(\Encoder_4:CounterUDB:sC24:counterdp:cmp_zero1_1\, \Encoder_4:CounterUDB:sC24:counterdp:cmp_zero1_0\),
		zo=>open,
		fi=>(\Encoder_4:CounterUDB:sC24:counterdp:cmp_ff1_1\, \Encoder_4:CounterUDB:sC24:counterdp:cmp_ff1_0\),
		fo=>open,
		capi=>(\Encoder_4:CounterUDB:sC24:counterdp:cap1_1\, \Encoder_4:CounterUDB:sC24:counterdp:cap1_0\),
		capo=>open,
		cfbi=>\Encoder_4:CounterUDB:sC24:counterdp:cfb1\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Encoder_5:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_38,
		enable=>one,
		clock_out=>\Encoder_5:CounterUDB:ClockOutFromEnBlock\);
\Encoder_5:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_38,
		enable=>one,
		clock_out=>\Encoder_5:CounterUDB:Clk_Ctl_i\);
\Encoder_5:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Encoder_5:CounterUDB:Clk_Ctl_i\,
		control=>(\Encoder_5:CounterUDB:control_7\, \Encoder_5:CounterUDB:control_6\, \Encoder_5:CounterUDB:control_5\, \Encoder_5:CounterUDB:control_4\,
			\Encoder_5:CounterUDB:control_3\, \Encoder_5:CounterUDB:control_2\, \Encoder_5:CounterUDB:control_1\, \Encoder_5:CounterUDB:control_0\));
\Encoder_5:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Encoder_5:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Encoder_5:CounterUDB:status_6\, \Encoder_5:CounterUDB:status_5\, zero, zero,
			\Encoder_5:CounterUDB:status_2\, \Encoder_5:CounterUDB:status_1\, \Encoder_5:CounterUDB:status_0\),
		interrupt=>\Encoder_5:Net_43\);
\Encoder_5:CounterUDB:sC24:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Encoder_5:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \Encoder_5:CounterUDB:count_enable\, \Encoder_5:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Encoder_5:CounterUDB:nc19\,
		cl0=>\Encoder_5:CounterUDB:nc21\,
		z0=>\Encoder_5:CounterUDB:nc2\,
		ff0=>\Encoder_5:CounterUDB:nc12\,
		ce1=>\Encoder_5:CounterUDB:nc4\,
		cl1=>\Encoder_5:CounterUDB:nc6\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Encoder_5:CounterUDB:nc33\,
		f0_blk_stat=>\Encoder_5:CounterUDB:nc35\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Encoder_5:CounterUDB:sC24:counterdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\Encoder_5:CounterUDB:sC24:counterdp:sh_right0\,
		sol=>\Encoder_5:CounterUDB:sC24:counterdp:sh_left0\,
		msbi=>\Encoder_5:CounterUDB:sC24:counterdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Encoder_5:CounterUDB:sC24:counterdp:cmp_eq0_1\, \Encoder_5:CounterUDB:sC24:counterdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\Encoder_5:CounterUDB:sC24:counterdp:cmp_lt0_1\, \Encoder_5:CounterUDB:sC24:counterdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\Encoder_5:CounterUDB:sC24:counterdp:cmp_zero0_1\, \Encoder_5:CounterUDB:sC24:counterdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\Encoder_5:CounterUDB:sC24:counterdp:cmp_ff0_1\, \Encoder_5:CounterUDB:sC24:counterdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\Encoder_5:CounterUDB:sC24:counterdp:cap0_1\, \Encoder_5:CounterUDB:sC24:counterdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\Encoder_5:CounterUDB:sC24:counterdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Encoder_5:CounterUDB:sC24:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Encoder_5:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \Encoder_5:CounterUDB:count_enable\, \Encoder_5:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Encoder_5:CounterUDB:nc18\,
		cl0=>\Encoder_5:CounterUDB:nc20\,
		z0=>\Encoder_5:CounterUDB:nc1\,
		ff0=>\Encoder_5:CounterUDB:nc11\,
		ce1=>\Encoder_5:CounterUDB:nc3\,
		cl1=>\Encoder_5:CounterUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Encoder_5:CounterUDB:nc32\,
		f0_blk_stat=>\Encoder_5:CounterUDB:nc34\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Encoder_5:CounterUDB:sC24:counterdp:carry0\,
		co=>\Encoder_5:CounterUDB:sC24:counterdp:carry1\,
		sir=>\Encoder_5:CounterUDB:sC24:counterdp:sh_left0\,
		sor=>\Encoder_5:CounterUDB:sC24:counterdp:sh_right0\,
		sil=>\Encoder_5:CounterUDB:sC24:counterdp:sh_right1\,
		sol=>\Encoder_5:CounterUDB:sC24:counterdp:sh_left1\,
		msbi=>\Encoder_5:CounterUDB:sC24:counterdp:msb1\,
		msbo=>\Encoder_5:CounterUDB:sC24:counterdp:msb0\,
		cei=>(\Encoder_5:CounterUDB:sC24:counterdp:cmp_eq0_1\, \Encoder_5:CounterUDB:sC24:counterdp:cmp_eq0_0\),
		ceo=>(\Encoder_5:CounterUDB:sC24:counterdp:cmp_eq1_1\, \Encoder_5:CounterUDB:sC24:counterdp:cmp_eq1_0\),
		cli=>(\Encoder_5:CounterUDB:sC24:counterdp:cmp_lt0_1\, \Encoder_5:CounterUDB:sC24:counterdp:cmp_lt0_0\),
		clo=>(\Encoder_5:CounterUDB:sC24:counterdp:cmp_lt1_1\, \Encoder_5:CounterUDB:sC24:counterdp:cmp_lt1_0\),
		zi=>(\Encoder_5:CounterUDB:sC24:counterdp:cmp_zero0_1\, \Encoder_5:CounterUDB:sC24:counterdp:cmp_zero0_0\),
		zo=>(\Encoder_5:CounterUDB:sC24:counterdp:cmp_zero1_1\, \Encoder_5:CounterUDB:sC24:counterdp:cmp_zero1_0\),
		fi=>(\Encoder_5:CounterUDB:sC24:counterdp:cmp_ff0_1\, \Encoder_5:CounterUDB:sC24:counterdp:cmp_ff0_0\),
		fo=>(\Encoder_5:CounterUDB:sC24:counterdp:cmp_ff1_1\, \Encoder_5:CounterUDB:sC24:counterdp:cmp_ff1_0\),
		capi=>(\Encoder_5:CounterUDB:sC24:counterdp:cap0_1\, \Encoder_5:CounterUDB:sC24:counterdp:cap0_0\),
		capo=>(\Encoder_5:CounterUDB:sC24:counterdp:cap1_1\, \Encoder_5:CounterUDB:sC24:counterdp:cap1_0\),
		cfbi=>\Encoder_5:CounterUDB:sC24:counterdp:cfb0\,
		cfbo=>\Encoder_5:CounterUDB:sC24:counterdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Encoder_5:CounterUDB:sC24:counterdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Encoder_5:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \Encoder_5:CounterUDB:count_enable\, \Encoder_5:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Encoder_5:CounterUDB:reload\,
		cl0=>\Encoder_5:CounterUDB:nc44\,
		z0=>\Encoder_5:CounterUDB:status_1\,
		ff0=>\Encoder_5:CounterUDB:per_FF\,
		ce1=>\Encoder_5:CounterUDB:cmp_equal\,
		cl1=>\Encoder_5:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Encoder_5:CounterUDB:status_6\,
		f0_blk_stat=>\Encoder_5:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Encoder_5:CounterUDB:sC24:counterdp:carry1\,
		co=>open,
		sir=>\Encoder_5:CounterUDB:sC24:counterdp:sh_left1\,
		sor=>\Encoder_5:CounterUDB:sC24:counterdp:sh_right1\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Encoder_5:CounterUDB:sC24:counterdp:msb1\,
		cei=>(\Encoder_5:CounterUDB:sC24:counterdp:cmp_eq1_1\, \Encoder_5:CounterUDB:sC24:counterdp:cmp_eq1_0\),
		ceo=>open,
		cli=>(\Encoder_5:CounterUDB:sC24:counterdp:cmp_lt1_1\, \Encoder_5:CounterUDB:sC24:counterdp:cmp_lt1_0\),
		clo=>open,
		zi=>(\Encoder_5:CounterUDB:sC24:counterdp:cmp_zero1_1\, \Encoder_5:CounterUDB:sC24:counterdp:cmp_zero1_0\),
		zo=>open,
		fi=>(\Encoder_5:CounterUDB:sC24:counterdp:cmp_ff1_1\, \Encoder_5:CounterUDB:sC24:counterdp:cmp_ff1_0\),
		fo=>open,
		capi=>(\Encoder_5:CounterUDB:sC24:counterdp:cap1_1\, \Encoder_5:CounterUDB:sC24:counterdp:cap1_0\),
		capo=>open,
		cfbi=>\Encoder_5:CounterUDB:sC24:counterdp:cfb1\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Encoder_6:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_38,
		enable=>one,
		clock_out=>\Encoder_6:CounterUDB:ClockOutFromEnBlock\);
\Encoder_6:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_38,
		enable=>one,
		clock_out=>\Encoder_6:CounterUDB:Clk_Ctl_i\);
\Encoder_6:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Encoder_6:CounterUDB:Clk_Ctl_i\,
		control=>(\Encoder_6:CounterUDB:control_7\, \Encoder_6:CounterUDB:control_6\, \Encoder_6:CounterUDB:control_5\, \Encoder_6:CounterUDB:control_4\,
			\Encoder_6:CounterUDB:control_3\, \Encoder_6:CounterUDB:control_2\, \Encoder_6:CounterUDB:control_1\, \Encoder_6:CounterUDB:control_0\));
\Encoder_6:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Encoder_6:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Encoder_6:CounterUDB:status_6\, \Encoder_6:CounterUDB:status_5\, zero, zero,
			\Encoder_6:CounterUDB:status_2\, \Encoder_6:CounterUDB:status_1\, \Encoder_6:CounterUDB:status_0\),
		interrupt=>\Encoder_6:Net_43\);
\Encoder_6:CounterUDB:sC24:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Encoder_6:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \Encoder_6:CounterUDB:count_enable\, \Encoder_6:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Encoder_6:CounterUDB:nc19\,
		cl0=>\Encoder_6:CounterUDB:nc21\,
		z0=>\Encoder_6:CounterUDB:nc2\,
		ff0=>\Encoder_6:CounterUDB:nc12\,
		ce1=>\Encoder_6:CounterUDB:nc4\,
		cl1=>\Encoder_6:CounterUDB:nc6\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Encoder_6:CounterUDB:nc33\,
		f0_blk_stat=>\Encoder_6:CounterUDB:nc35\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Encoder_6:CounterUDB:sC24:counterdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\Encoder_6:CounterUDB:sC24:counterdp:sh_right0\,
		sol=>\Encoder_6:CounterUDB:sC24:counterdp:sh_left0\,
		msbi=>\Encoder_6:CounterUDB:sC24:counterdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Encoder_6:CounterUDB:sC24:counterdp:cmp_eq0_1\, \Encoder_6:CounterUDB:sC24:counterdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\Encoder_6:CounterUDB:sC24:counterdp:cmp_lt0_1\, \Encoder_6:CounterUDB:sC24:counterdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\Encoder_6:CounterUDB:sC24:counterdp:cmp_zero0_1\, \Encoder_6:CounterUDB:sC24:counterdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\Encoder_6:CounterUDB:sC24:counterdp:cmp_ff0_1\, \Encoder_6:CounterUDB:sC24:counterdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\Encoder_6:CounterUDB:sC24:counterdp:cap0_1\, \Encoder_6:CounterUDB:sC24:counterdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\Encoder_6:CounterUDB:sC24:counterdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Encoder_6:CounterUDB:sC24:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Encoder_6:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \Encoder_6:CounterUDB:count_enable\, \Encoder_6:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Encoder_6:CounterUDB:nc18\,
		cl0=>\Encoder_6:CounterUDB:nc20\,
		z0=>\Encoder_6:CounterUDB:nc1\,
		ff0=>\Encoder_6:CounterUDB:nc11\,
		ce1=>\Encoder_6:CounterUDB:nc3\,
		cl1=>\Encoder_6:CounterUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Encoder_6:CounterUDB:nc32\,
		f0_blk_stat=>\Encoder_6:CounterUDB:nc34\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Encoder_6:CounterUDB:sC24:counterdp:carry0\,
		co=>\Encoder_6:CounterUDB:sC24:counterdp:carry1\,
		sir=>\Encoder_6:CounterUDB:sC24:counterdp:sh_left0\,
		sor=>\Encoder_6:CounterUDB:sC24:counterdp:sh_right0\,
		sil=>\Encoder_6:CounterUDB:sC24:counterdp:sh_right1\,
		sol=>\Encoder_6:CounterUDB:sC24:counterdp:sh_left1\,
		msbi=>\Encoder_6:CounterUDB:sC24:counterdp:msb1\,
		msbo=>\Encoder_6:CounterUDB:sC24:counterdp:msb0\,
		cei=>(\Encoder_6:CounterUDB:sC24:counterdp:cmp_eq0_1\, \Encoder_6:CounterUDB:sC24:counterdp:cmp_eq0_0\),
		ceo=>(\Encoder_6:CounterUDB:sC24:counterdp:cmp_eq1_1\, \Encoder_6:CounterUDB:sC24:counterdp:cmp_eq1_0\),
		cli=>(\Encoder_6:CounterUDB:sC24:counterdp:cmp_lt0_1\, \Encoder_6:CounterUDB:sC24:counterdp:cmp_lt0_0\),
		clo=>(\Encoder_6:CounterUDB:sC24:counterdp:cmp_lt1_1\, \Encoder_6:CounterUDB:sC24:counterdp:cmp_lt1_0\),
		zi=>(\Encoder_6:CounterUDB:sC24:counterdp:cmp_zero0_1\, \Encoder_6:CounterUDB:sC24:counterdp:cmp_zero0_0\),
		zo=>(\Encoder_6:CounterUDB:sC24:counterdp:cmp_zero1_1\, \Encoder_6:CounterUDB:sC24:counterdp:cmp_zero1_0\),
		fi=>(\Encoder_6:CounterUDB:sC24:counterdp:cmp_ff0_1\, \Encoder_6:CounterUDB:sC24:counterdp:cmp_ff0_0\),
		fo=>(\Encoder_6:CounterUDB:sC24:counterdp:cmp_ff1_1\, \Encoder_6:CounterUDB:sC24:counterdp:cmp_ff1_0\),
		capi=>(\Encoder_6:CounterUDB:sC24:counterdp:cap0_1\, \Encoder_6:CounterUDB:sC24:counterdp:cap0_0\),
		capo=>(\Encoder_6:CounterUDB:sC24:counterdp:cap1_1\, \Encoder_6:CounterUDB:sC24:counterdp:cap1_0\),
		cfbi=>\Encoder_6:CounterUDB:sC24:counterdp:cfb0\,
		cfbo=>\Encoder_6:CounterUDB:sC24:counterdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Encoder_6:CounterUDB:sC24:counterdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Encoder_6:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \Encoder_6:CounterUDB:count_enable\, \Encoder_6:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Encoder_6:CounterUDB:reload\,
		cl0=>\Encoder_6:CounterUDB:nc44\,
		z0=>\Encoder_6:CounterUDB:status_1\,
		ff0=>\Encoder_6:CounterUDB:per_FF\,
		ce1=>\Encoder_6:CounterUDB:cmp_equal\,
		cl1=>\Encoder_6:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Encoder_6:CounterUDB:status_6\,
		f0_blk_stat=>\Encoder_6:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Encoder_6:CounterUDB:sC24:counterdp:carry1\,
		co=>open,
		sir=>\Encoder_6:CounterUDB:sC24:counterdp:sh_left1\,
		sor=>\Encoder_6:CounterUDB:sC24:counterdp:sh_right1\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Encoder_6:CounterUDB:sC24:counterdp:msb1\,
		cei=>(\Encoder_6:CounterUDB:sC24:counterdp:cmp_eq1_1\, \Encoder_6:CounterUDB:sC24:counterdp:cmp_eq1_0\),
		ceo=>open,
		cli=>(\Encoder_6:CounterUDB:sC24:counterdp:cmp_lt1_1\, \Encoder_6:CounterUDB:sC24:counterdp:cmp_lt1_0\),
		clo=>open,
		zi=>(\Encoder_6:CounterUDB:sC24:counterdp:cmp_zero1_1\, \Encoder_6:CounterUDB:sC24:counterdp:cmp_zero1_0\),
		zo=>open,
		fi=>(\Encoder_6:CounterUDB:sC24:counterdp:cmp_ff1_1\, \Encoder_6:CounterUDB:sC24:counterdp:cmp_ff1_0\),
		fo=>open,
		capi=>(\Encoder_6:CounterUDB:sC24:counterdp:cap1_1\, \Encoder_6:CounterUDB:sC24:counterdp:cap1_0\),
		capo=>open,
		cfbi=>\Encoder_6:CounterUDB:sC24:counterdp:cfb1\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Encoder_7:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_38,
		enable=>one,
		clock_out=>\Encoder_7:CounterUDB:ClockOutFromEnBlock\);
\Encoder_7:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_38,
		enable=>one,
		clock_out=>\Encoder_7:CounterUDB:Clk_Ctl_i\);
\Encoder_7:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Encoder_7:CounterUDB:Clk_Ctl_i\,
		control=>(\Encoder_7:CounterUDB:control_7\, \Encoder_7:CounterUDB:control_6\, \Encoder_7:CounterUDB:control_5\, \Encoder_7:CounterUDB:control_4\,
			\Encoder_7:CounterUDB:control_3\, \Encoder_7:CounterUDB:control_2\, \Encoder_7:CounterUDB:control_1\, \Encoder_7:CounterUDB:control_0\));
\Encoder_7:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Encoder_7:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Encoder_7:CounterUDB:status_6\, \Encoder_7:CounterUDB:status_5\, zero, zero,
			\Encoder_7:CounterUDB:status_2\, \Encoder_7:CounterUDB:status_1\, \Encoder_7:CounterUDB:status_0\),
		interrupt=>\Encoder_7:Net_43\);
\Encoder_7:CounterUDB:sC24:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Encoder_7:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \Encoder_7:CounterUDB:count_enable\, \Encoder_7:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Encoder_7:CounterUDB:nc19\,
		cl0=>\Encoder_7:CounterUDB:nc21\,
		z0=>\Encoder_7:CounterUDB:nc2\,
		ff0=>\Encoder_7:CounterUDB:nc12\,
		ce1=>\Encoder_7:CounterUDB:nc4\,
		cl1=>\Encoder_7:CounterUDB:nc6\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Encoder_7:CounterUDB:nc33\,
		f0_blk_stat=>\Encoder_7:CounterUDB:nc35\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Encoder_7:CounterUDB:sC24:counterdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\Encoder_7:CounterUDB:sC24:counterdp:sh_right0\,
		sol=>\Encoder_7:CounterUDB:sC24:counterdp:sh_left0\,
		msbi=>\Encoder_7:CounterUDB:sC24:counterdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Encoder_7:CounterUDB:sC24:counterdp:cmp_eq0_1\, \Encoder_7:CounterUDB:sC24:counterdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\Encoder_7:CounterUDB:sC24:counterdp:cmp_lt0_1\, \Encoder_7:CounterUDB:sC24:counterdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\Encoder_7:CounterUDB:sC24:counterdp:cmp_zero0_1\, \Encoder_7:CounterUDB:sC24:counterdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\Encoder_7:CounterUDB:sC24:counterdp:cmp_ff0_1\, \Encoder_7:CounterUDB:sC24:counterdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\Encoder_7:CounterUDB:sC24:counterdp:cap0_1\, \Encoder_7:CounterUDB:sC24:counterdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\Encoder_7:CounterUDB:sC24:counterdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Encoder_7:CounterUDB:sC24:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Encoder_7:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \Encoder_7:CounterUDB:count_enable\, \Encoder_7:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Encoder_7:CounterUDB:nc18\,
		cl0=>\Encoder_7:CounterUDB:nc20\,
		z0=>\Encoder_7:CounterUDB:nc1\,
		ff0=>\Encoder_7:CounterUDB:nc11\,
		ce1=>\Encoder_7:CounterUDB:nc3\,
		cl1=>\Encoder_7:CounterUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Encoder_7:CounterUDB:nc32\,
		f0_blk_stat=>\Encoder_7:CounterUDB:nc34\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Encoder_7:CounterUDB:sC24:counterdp:carry0\,
		co=>\Encoder_7:CounterUDB:sC24:counterdp:carry1\,
		sir=>\Encoder_7:CounterUDB:sC24:counterdp:sh_left0\,
		sor=>\Encoder_7:CounterUDB:sC24:counterdp:sh_right0\,
		sil=>\Encoder_7:CounterUDB:sC24:counterdp:sh_right1\,
		sol=>\Encoder_7:CounterUDB:sC24:counterdp:sh_left1\,
		msbi=>\Encoder_7:CounterUDB:sC24:counterdp:msb1\,
		msbo=>\Encoder_7:CounterUDB:sC24:counterdp:msb0\,
		cei=>(\Encoder_7:CounterUDB:sC24:counterdp:cmp_eq0_1\, \Encoder_7:CounterUDB:sC24:counterdp:cmp_eq0_0\),
		ceo=>(\Encoder_7:CounterUDB:sC24:counterdp:cmp_eq1_1\, \Encoder_7:CounterUDB:sC24:counterdp:cmp_eq1_0\),
		cli=>(\Encoder_7:CounterUDB:sC24:counterdp:cmp_lt0_1\, \Encoder_7:CounterUDB:sC24:counterdp:cmp_lt0_0\),
		clo=>(\Encoder_7:CounterUDB:sC24:counterdp:cmp_lt1_1\, \Encoder_7:CounterUDB:sC24:counterdp:cmp_lt1_0\),
		zi=>(\Encoder_7:CounterUDB:sC24:counterdp:cmp_zero0_1\, \Encoder_7:CounterUDB:sC24:counterdp:cmp_zero0_0\),
		zo=>(\Encoder_7:CounterUDB:sC24:counterdp:cmp_zero1_1\, \Encoder_7:CounterUDB:sC24:counterdp:cmp_zero1_0\),
		fi=>(\Encoder_7:CounterUDB:sC24:counterdp:cmp_ff0_1\, \Encoder_7:CounterUDB:sC24:counterdp:cmp_ff0_0\),
		fo=>(\Encoder_7:CounterUDB:sC24:counterdp:cmp_ff1_1\, \Encoder_7:CounterUDB:sC24:counterdp:cmp_ff1_0\),
		capi=>(\Encoder_7:CounterUDB:sC24:counterdp:cap0_1\, \Encoder_7:CounterUDB:sC24:counterdp:cap0_0\),
		capo=>(\Encoder_7:CounterUDB:sC24:counterdp:cap1_1\, \Encoder_7:CounterUDB:sC24:counterdp:cap1_0\),
		cfbi=>\Encoder_7:CounterUDB:sC24:counterdp:cfb0\,
		cfbo=>\Encoder_7:CounterUDB:sC24:counterdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Encoder_7:CounterUDB:sC24:counterdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Encoder_7:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \Encoder_7:CounterUDB:count_enable\, \Encoder_7:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Encoder_7:CounterUDB:reload\,
		cl0=>\Encoder_7:CounterUDB:nc44\,
		z0=>\Encoder_7:CounterUDB:status_1\,
		ff0=>\Encoder_7:CounterUDB:per_FF\,
		ce1=>\Encoder_7:CounterUDB:cmp_equal\,
		cl1=>\Encoder_7:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Encoder_7:CounterUDB:status_6\,
		f0_blk_stat=>\Encoder_7:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Encoder_7:CounterUDB:sC24:counterdp:carry1\,
		co=>open,
		sir=>\Encoder_7:CounterUDB:sC24:counterdp:sh_left1\,
		sor=>\Encoder_7:CounterUDB:sC24:counterdp:sh_right1\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Encoder_7:CounterUDB:sC24:counterdp:msb1\,
		cei=>(\Encoder_7:CounterUDB:sC24:counterdp:cmp_eq1_1\, \Encoder_7:CounterUDB:sC24:counterdp:cmp_eq1_0\),
		ceo=>open,
		cli=>(\Encoder_7:CounterUDB:sC24:counterdp:cmp_lt1_1\, \Encoder_7:CounterUDB:sC24:counterdp:cmp_lt1_0\),
		clo=>open,
		zi=>(\Encoder_7:CounterUDB:sC24:counterdp:cmp_zero1_1\, \Encoder_7:CounterUDB:sC24:counterdp:cmp_zero1_0\),
		zo=>open,
		fi=>(\Encoder_7:CounterUDB:sC24:counterdp:cmp_ff1_1\, \Encoder_7:CounterUDB:sC24:counterdp:cmp_ff1_0\),
		fo=>open,
		capi=>(\Encoder_7:CounterUDB:sC24:counterdp:cap1_1\, \Encoder_7:CounterUDB:sC24:counterdp:cap1_0\),
		capo=>open,
		cfbi=>\Encoder_7:CounterUDB:sC24:counterdp:cfb1\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"0e28d04d-bfaa-49e4-8e32-505e3eff2ba6",
		source_clock_id=>"",
		divisor=>0,
		period=>"200000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_38,
		dig_domain_out=>open);
Enc_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_45,
		analog=>(open),
		io=>(tmpIO_0__Enc_1_net_0),
		siovref=>(tmpSIOVREF__Enc_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Enc_1_net_0);
Enc_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c99224c4-c0d0-4874-8d85-f9b6e0377178",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_49,
		analog=>(open),
		io=>(tmpIO_0__Enc_2_net_0),
		siovref=>(tmpSIOVREF__Enc_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Enc_2_net_0);
Enc_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f7f2a259-4ad4-4e04-9906-930e711d2acc",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_60,
		analog=>(open),
		io=>(tmpIO_0__Enc_3_net_0),
		siovref=>(tmpSIOVREF__Enc_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Enc_3_net_0);
Enc_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b35ba8e7-eb7c-4bb1-9eef-ed9015d50413",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_71,
		analog=>(open),
		io=>(tmpIO_0__Enc_4_net_0),
		siovref=>(tmpSIOVREF__Enc_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Enc_4_net_0);
Enc_5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3350d885-0263-473e-b458-b83c1d3e55cf",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_82,
		analog=>(open),
		io=>(tmpIO_0__Enc_5_net_0),
		siovref=>(tmpSIOVREF__Enc_5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Enc_5_net_0);
Enc_6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"af7777df-c7e9-4249-8009-6a969aa98762",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_93,
		analog=>(open),
		io=>(tmpIO_0__Enc_6_net_0),
		siovref=>(tmpSIOVREF__Enc_6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Enc_6_net_0);
Enc_7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d6770d9c-139f-47e5-8683-fed61b47c2fa",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_104,
		analog=>(open),
		io=>(tmpIO_0__Enc_7_net_0),
		siovref=>(tmpSIOVREF__Enc_7_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Enc_7_net_0);
\UART_1:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:reset_reg\);
\UART_1:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_1:BUART:txn\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:txn\);
\UART_1:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_1\);
\UART_1:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_0\);
\UART_1:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_2\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_2\);
Net_12:cy_dff
	PORT MAP(d=>Net_12D,
		clk=>\UART_1:BUART:clock_op\,
		q=>Net_12);
\UART_1:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_bitclk\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_bitclk\);
\UART_1:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_ctrl_mark_last\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_ctrl_mark_last\);
\UART_1:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_mark\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_mark\);
\UART_1:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_parity_bit\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_parity_bit\);
\UART_1:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_1\);
\UART_1:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_0\);
\UART_1:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_load_fifo\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_load_fifo\);
\UART_1:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_3\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_3\);
\UART_1:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_2\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_2\);
\UART_1:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_bitclk_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_bitclk_enable\);
\UART_1:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_stop1_reg\);
\UART_1:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:pollcount_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:pollcount_1\);
\UART_1:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:pollcount_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:pollcount_0\);
\UART_1:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_markspace_status\);
\UART_1:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_status_2\);
\UART_1:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_status_3\);
\UART_1:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_addr_match_status\);
\UART_1:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_markspace_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_markspace_pre\);
\UART_1:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_parity_error_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_parity_error_pre\);
\UART_1:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_break_status\);
\UART_1:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_address_detected\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_address_detected\);
\UART_1:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_last\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_last\);
\UART_1:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_parity_bit\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_parity_bit\);
\Encoder_1:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Encoder_1:CounterUDB:ClockOutFromEnBlock\,
		q=>\Encoder_1:CounterUDB:prevCapture\);
\Encoder_1:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\Encoder_1:CounterUDB:reload\,
		clk=>\Encoder_1:CounterUDB:ClockOutFromEnBlock\,
		q=>\Encoder_1:CounterUDB:overflow_reg_i\);
\Encoder_1:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Encoder_1:CounterUDB:ClockOutFromEnBlock\,
		q=>\Encoder_1:CounterUDB:underflow_reg_i\);
\Encoder_1:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Encoder_1:CounterUDB:reload\,
		clk=>\Encoder_1:CounterUDB:ClockOutFromEnBlock\,
		q=>\Encoder_1:CounterUDB:tc_reg_i\);
\Encoder_1:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Encoder_1:CounterUDB:cmp_out_i\,
		clk=>\Encoder_1:CounterUDB:ClockOutFromEnBlock\,
		q=>\Encoder_1:CounterUDB:prevCompare\);
\Encoder_1:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Encoder_1:CounterUDB:cmp_out_i\,
		clk=>\Encoder_1:CounterUDB:ClockOutFromEnBlock\,
		q=>\Encoder_1:CounterUDB:cmp_out_reg_i\);
\Encoder_1:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_45,
		clk=>\Encoder_1:CounterUDB:ClockOutFromEnBlock\,
		q=>\Encoder_1:CounterUDB:count_stored_i\);
\Encoder_2:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Encoder_2:CounterUDB:ClockOutFromEnBlock\,
		q=>\Encoder_2:CounterUDB:prevCapture\);
\Encoder_2:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\Encoder_2:CounterUDB:reload\,
		clk=>\Encoder_2:CounterUDB:ClockOutFromEnBlock\,
		q=>\Encoder_2:CounterUDB:overflow_reg_i\);
\Encoder_2:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Encoder_2:CounterUDB:ClockOutFromEnBlock\,
		q=>\Encoder_2:CounterUDB:underflow_reg_i\);
\Encoder_2:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Encoder_2:CounterUDB:reload\,
		clk=>\Encoder_2:CounterUDB:ClockOutFromEnBlock\,
		q=>\Encoder_2:CounterUDB:tc_reg_i\);
\Encoder_2:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Encoder_2:CounterUDB:cmp_out_i\,
		clk=>\Encoder_2:CounterUDB:ClockOutFromEnBlock\,
		q=>\Encoder_2:CounterUDB:prevCompare\);
\Encoder_2:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Encoder_2:CounterUDB:cmp_out_i\,
		clk=>\Encoder_2:CounterUDB:ClockOutFromEnBlock\,
		q=>\Encoder_2:CounterUDB:cmp_out_reg_i\);
\Encoder_2:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_49,
		clk=>\Encoder_2:CounterUDB:ClockOutFromEnBlock\,
		q=>\Encoder_2:CounterUDB:count_stored_i\);
\Encoder_3:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Encoder_3:CounterUDB:ClockOutFromEnBlock\,
		q=>\Encoder_3:CounterUDB:prevCapture\);
\Encoder_3:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\Encoder_3:CounterUDB:reload\,
		clk=>\Encoder_3:CounterUDB:ClockOutFromEnBlock\,
		q=>\Encoder_3:CounterUDB:overflow_reg_i\);
\Encoder_3:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Encoder_3:CounterUDB:ClockOutFromEnBlock\,
		q=>\Encoder_3:CounterUDB:underflow_reg_i\);
\Encoder_3:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Encoder_3:CounterUDB:reload\,
		clk=>\Encoder_3:CounterUDB:ClockOutFromEnBlock\,
		q=>\Encoder_3:CounterUDB:tc_reg_i\);
\Encoder_3:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Encoder_3:CounterUDB:cmp_out_i\,
		clk=>\Encoder_3:CounterUDB:ClockOutFromEnBlock\,
		q=>\Encoder_3:CounterUDB:prevCompare\);
\Encoder_3:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Encoder_3:CounterUDB:cmp_out_i\,
		clk=>\Encoder_3:CounterUDB:ClockOutFromEnBlock\,
		q=>\Encoder_3:CounterUDB:cmp_out_reg_i\);
\Encoder_3:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_60,
		clk=>\Encoder_3:CounterUDB:ClockOutFromEnBlock\,
		q=>\Encoder_3:CounterUDB:count_stored_i\);
\Encoder_4:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Encoder_4:CounterUDB:ClockOutFromEnBlock\,
		q=>\Encoder_4:CounterUDB:prevCapture\);
\Encoder_4:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\Encoder_4:CounterUDB:reload\,
		clk=>\Encoder_4:CounterUDB:ClockOutFromEnBlock\,
		q=>\Encoder_4:CounterUDB:overflow_reg_i\);
\Encoder_4:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Encoder_4:CounterUDB:ClockOutFromEnBlock\,
		q=>\Encoder_4:CounterUDB:underflow_reg_i\);
\Encoder_4:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Encoder_4:CounterUDB:reload\,
		clk=>\Encoder_4:CounterUDB:ClockOutFromEnBlock\,
		q=>\Encoder_4:CounterUDB:tc_reg_i\);
\Encoder_4:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Encoder_4:CounterUDB:cmp_out_i\,
		clk=>\Encoder_4:CounterUDB:ClockOutFromEnBlock\,
		q=>\Encoder_4:CounterUDB:prevCompare\);
\Encoder_4:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Encoder_4:CounterUDB:cmp_out_i\,
		clk=>\Encoder_4:CounterUDB:ClockOutFromEnBlock\,
		q=>\Encoder_4:CounterUDB:cmp_out_reg_i\);
\Encoder_4:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_71,
		clk=>\Encoder_4:CounterUDB:ClockOutFromEnBlock\,
		q=>\Encoder_4:CounterUDB:count_stored_i\);
\Encoder_5:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Encoder_5:CounterUDB:ClockOutFromEnBlock\,
		q=>\Encoder_5:CounterUDB:prevCapture\);
\Encoder_5:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\Encoder_5:CounterUDB:reload\,
		clk=>\Encoder_5:CounterUDB:ClockOutFromEnBlock\,
		q=>\Encoder_5:CounterUDB:overflow_reg_i\);
\Encoder_5:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Encoder_5:CounterUDB:ClockOutFromEnBlock\,
		q=>\Encoder_5:CounterUDB:underflow_reg_i\);
\Encoder_5:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Encoder_5:CounterUDB:reload\,
		clk=>\Encoder_5:CounterUDB:ClockOutFromEnBlock\,
		q=>\Encoder_5:CounterUDB:tc_reg_i\);
\Encoder_5:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Encoder_5:CounterUDB:cmp_out_i\,
		clk=>\Encoder_5:CounterUDB:ClockOutFromEnBlock\,
		q=>\Encoder_5:CounterUDB:prevCompare\);
\Encoder_5:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Encoder_5:CounterUDB:cmp_out_i\,
		clk=>\Encoder_5:CounterUDB:ClockOutFromEnBlock\,
		q=>\Encoder_5:CounterUDB:cmp_out_reg_i\);
\Encoder_5:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_82,
		clk=>\Encoder_5:CounterUDB:ClockOutFromEnBlock\,
		q=>\Encoder_5:CounterUDB:count_stored_i\);
\Encoder_6:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Encoder_6:CounterUDB:ClockOutFromEnBlock\,
		q=>\Encoder_6:CounterUDB:prevCapture\);
\Encoder_6:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\Encoder_6:CounterUDB:reload\,
		clk=>\Encoder_6:CounterUDB:ClockOutFromEnBlock\,
		q=>\Encoder_6:CounterUDB:overflow_reg_i\);
\Encoder_6:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Encoder_6:CounterUDB:ClockOutFromEnBlock\,
		q=>\Encoder_6:CounterUDB:underflow_reg_i\);
\Encoder_6:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Encoder_6:CounterUDB:reload\,
		clk=>\Encoder_6:CounterUDB:ClockOutFromEnBlock\,
		q=>\Encoder_6:CounterUDB:tc_reg_i\);
\Encoder_6:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Encoder_6:CounterUDB:cmp_out_i\,
		clk=>\Encoder_6:CounterUDB:ClockOutFromEnBlock\,
		q=>\Encoder_6:CounterUDB:prevCompare\);
\Encoder_6:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Encoder_6:CounterUDB:cmp_out_i\,
		clk=>\Encoder_6:CounterUDB:ClockOutFromEnBlock\,
		q=>\Encoder_6:CounterUDB:cmp_out_reg_i\);
\Encoder_6:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_93,
		clk=>\Encoder_6:CounterUDB:ClockOutFromEnBlock\,
		q=>\Encoder_6:CounterUDB:count_stored_i\);
\Encoder_7:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Encoder_7:CounterUDB:ClockOutFromEnBlock\,
		q=>\Encoder_7:CounterUDB:prevCapture\);
\Encoder_7:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\Encoder_7:CounterUDB:reload\,
		clk=>\Encoder_7:CounterUDB:ClockOutFromEnBlock\,
		q=>\Encoder_7:CounterUDB:overflow_reg_i\);
\Encoder_7:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Encoder_7:CounterUDB:ClockOutFromEnBlock\,
		q=>\Encoder_7:CounterUDB:underflow_reg_i\);
\Encoder_7:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Encoder_7:CounterUDB:reload\,
		clk=>\Encoder_7:CounterUDB:ClockOutFromEnBlock\,
		q=>\Encoder_7:CounterUDB:tc_reg_i\);
\Encoder_7:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Encoder_7:CounterUDB:cmp_out_i\,
		clk=>\Encoder_7:CounterUDB:ClockOutFromEnBlock\,
		q=>\Encoder_7:CounterUDB:prevCompare\);
\Encoder_7:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Encoder_7:CounterUDB:cmp_out_i\,
		clk=>\Encoder_7:CounterUDB:ClockOutFromEnBlock\,
		q=>\Encoder_7:CounterUDB:cmp_out_reg_i\);
\Encoder_7:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_104,
		clk=>\Encoder_7:CounterUDB:ClockOutFromEnBlock\,
		q=>\Encoder_7:CounterUDB:count_stored_i\);

END R_T_L;
