/*
 * Copyright (C) 2013 Boundary Devices
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */
/*
 * Kingston D2516EC4BXGGB
 * 15 row + 3 bank + 10 col + 0 rank + 2 width = 30 = 1 GB
 * tRCD 13125 ps
 * tRP 13125 ps
 * tCL 13125 ps
 * 396M DDR clock = .396G = 2525.2ps/clocks
 * 13125ps / 2525.2ps/clocks = 5.198 clocks
 */

DATA 4, MX6_MMDC_P0_MDPDC, 0x0002002D
DATA 4, MX6_MMDC_P0_MDSCR, 0x00008000
/*
 * tRFC:0x66		(260000/2525.2) = 102.96 = 103(0x67) clocks
 * tXS:0x6a		(270000/2525.2) = 106.92 = 107(0x6b) clocks
 * tXP:b'010'		(6000/2525.2) = 2.376 = 3 clocks
 * tXPDLL:b'1001'	(24000/2525.2) = 9.504 = 10(0x0a) clocks
 * tFAW:b'10011'	(50000/2525.2) = 19.800 = 20(0x14) clocks
 * tCL:b'0011'		(13125/2525.2) = 5.197 = 6 clocks
 */
DATA 4, MX6_MMDC_P0_MDCFG0, 0x666a5333
/*
 * tRCD:b'101'		(13125/2525.2) = 5.197 = 6 clocks
 * tRP:b'101'		(13125/2525.2) = 5.197 = 6 clocks
 * tRC:b'10100'		(50625/2525.2) = 20.047 = 21(0x15) clocks
 * tRAS:b'01110'	(37500/2525.2) = 14.850 = 15(0x0f) clocks
 * tRPA:b'1' 		(tRP[+1]) = 7 clocks
 * b'000'
 * tWR:b'101'		(15000/2525.2) = 5.940 = 6 clocks
 * tMRD:b'1011'		(max tMRD 4, tMOD 12) = 12(0xc) clocks
 * b'00'
 * tCWL:b'011'		(tCL-1) = 5 clocks
 */
DATA 4, MX6_MMDC_P0_MDCFG1, 0xb68e8b63
/*
 * b'0000000'
 * tDLLK:0x1ff(9 bits), 512(0x200) clocks (Jedec for DDR3)
 * b'0000000'
 * tRTP:b'010': 	(7500/2525.2) = 2.970 = 3 clocks
 * tWTR:same bank b'010' (7500/2525.2) = 2.970 = 3 clocks
 * tRRD:b'011': 	(10000/2525.2) = 3.960 = 4 clocks
 */
DATA 4, MX6_MMDC_P0_MDCFG2, 0x01FF0093
/*
 * RTW_SAME: 2 cycles,
 * WTR_DIFF: 3 cycles,
 * WTW_DIFF: 3 cycles,
 * RTW_DIFF: 2 cycles,
 * RTR_DIFF: 2 cycles
 */
DATA 4, MX6_MMDC_P0_MDRWD, 0x0f9f26d2
/*
 * tXPR:0x6a	 	(270000/2525.2) = 106.922 = 107(0x6b) cycles
 * SDE_to_RST:0x10: 14 cycles, (Jedec)
 * RST_to_CKE:0x23: 33 cycles	(Jedec)
 */
DATA 4, MX6_MMDC_P0_MDOR, 0x006a1023
DATA 4, MX6_MMDC_P0_MDOTC, 0x00333030
DATA 4, MX6_MMDC_P0_MDPDC, 0x0002556D
/* end of CS0 US 0x50000000-1  */
DATA 4, MX6_MMDC_P0_MDASP, 0x00000027
/* row:15 bits */
DATA 4, MX6_MMDC_P0_MDCTL, 0x84190000	/* row 15 bits, CS1 not enabled, 32 bit bus */
DATA 4, MX6_MMDC_P0_MDSCR, 0x04008032	/* MR2, tCWL=5, RZQ/2 */
DATA 4, MX6_MMDC_P0_MDSCR, 0x00008033	/* MR3 */
DATA 4, MX6_MMDC_P0_MDSCR, 0x00048031
DATA 4, MX6_MMDC_P0_MDSCR, 0x13208030
DATA 4, MX6_MMDC_P0_MDSCR, 0x04008040
/* force a calibration */
DATA 4, MX6_MMDC_P0_MPZQHWCTRL, 0xA1390003
DATA 4, MX6_MMDC_P1_MPZQHWCTRL, 0xA1390003
/* 8 refreshes at a time */
DATA 4, MX6_MMDC_P0_MDREF, 0x00007800
DATA 4, MX6_MMDC_P0_MPODTCTRL, 0x00022227
DATA 4, MX6_MMDC_P1_MPODTCTRL, 0x00022227

DATA 4, MX6_MMDC_P0_MPDGCTRL0, 0x423e023e
DATA 4, MX6_MMDC_P0_MPDGCTRL1, 0x022a0229
DATA 4, MX6_MMDC_P0_MPRDDLCTL, 0x45444a48
DATA 4, MX6_MMDC_P0_MPWRDLCTL, 0x39372f32
DATA 4, MX6_MMDC_P0_MPWLDECTRL0, 0x00400045
DATA 4, MX6_MMDC_P0_MPWLDECTRL1, 0x00390040

DATA 4, MX6_MMDC_P0_MPMUR0, 0x00000800
DATA 4, MX6_MMDC_P1_MPMUR0, 0x00000800
DATA 4, MX6_MMDC_P0_MDSCR, 0x00000000
DATA 4, MX6_MMDC_P0_MAPSR, 0x00011006
