

================================================================
== Vitis HLS Report for 'aes256_encrypt_ecb_Pipeline_cpkey'
================================================================
* Date:           Thu Apr  3 13:14:19 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.592 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       19|       19|  95.000 ns|  95.000 ns|   19|   19|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- cpkey   |       17|       17|         2|          1|          1|    16|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     9809|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|     1558|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1558|     9863|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|        2|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+------+------------+------------+
    |     Variable Name     | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+------+------------+------------+
    |add_ln74_fu_361_p2     |         +|   0|  0|    12|           4|           2|
    |and_ln74_1_fu_333_p2   |       and|   0|  0|   768|         768|         768|
    |and_ln74_2_fu_219_p2   |       and|   0|  0|   128|         128|         128|
    |and_ln74_3_fu_339_p2   |       and|   0|  0|   256|         256|         256|
    |and_ln74_fu_213_p2     |       and|   0|  0|   768|         768|         768|
    |icmp_ln74_fu_367_p2    |      icmp|   0|  0|     9|           4|           1|
    |lshr_ln74_1_fu_277_p2  |      lshr|   0|  0|  2171|         768|         768|
    |lshr_ln74_fu_161_p2    |      lshr|   0|  0|  2171|         768|         768|
    |or_ln74_2_fu_345_p2    |        or|   0|  0|   256|         256|         256|
    |or_ln74_fu_225_p2      |        or|   0|  0|   128|         128|         128|
    |shl_ln74_1_fu_189_p2   |       shl|   0|  0|   423|         128|         128|
    |shl_ln74_2_fu_291_p2   |       shl|   0|  0|   950|           8|         256|
    |shl_ln74_3_fu_305_p2   |       shl|   0|  0|   950|         256|         256|
    |shl_ln74_fu_175_p2     |       shl|   0|  0|   423|           8|         128|
    |ap_enable_pp0          |       xor|   0|  0|     2|           1|           2|
    |buf_r_d0               |       xor|   0|  0|     8|           8|           8|
    |xor_ln74_2_fu_311_p2   |       xor|   0|  0|   257|         257|           2|
    |xor_ln74_fu_195_p2     |       xor|   0|  0|   129|         129|           2|
    +-----------------------+----------+----+---+------+------------+------------+
    |Total                  |          |   0|  0|  9809|        4643|        4625|
    +-----------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg   |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_partset10_load  |   9|          2|  768|       1536|
    |i_2_fu_80                          |   9|          2|    4|          8|
    |p_partset10_fu_84                  |   9|          2|  768|       1536|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  54|         12| 1543|       3086|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |    1|   0|    1|          0|
    |buf_r_addr_reg_415                |    4|   0|    4|          0|
    |i_2_fu_80                         |    4|   0|    4|          0|
    |icmp_ln74_reg_431                 |    1|   0|    1|          0|
    |or_ln74_2_reg_421                 |  256|   0|  256|          0|
    |p_partset10_fu_84                 |  768|   0|  768|          0|
    |tmp_93_reg_426                    |  512|   0|  512|          0|
    |trunc_ln74_reg_410                |    8|   0|    8|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 1558|   0| 1558|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  aes256_encrypt_ecb_Pipeline_cpkey|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  aes256_encrypt_ecb_Pipeline_cpkey|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  aes256_encrypt_ecb_Pipeline_cpkey|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  aes256_encrypt_ecb_Pipeline_cpkey|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  aes256_encrypt_ecb_Pipeline_cpkey|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  aes256_encrypt_ecb_Pipeline_cpkey|  return value|
|ctx7_reload           |   in|  768|     ap_none|                        ctx7_reload|        scalar|
|buf_r_address0        |  out|    4|   ap_memory|                              buf_r|         array|
|buf_r_ce0             |  out|    1|   ap_memory|                              buf_r|         array|
|buf_r_we0             |  out|    1|   ap_memory|                              buf_r|         array|
|buf_r_d0              |  out|    8|   ap_memory|                              buf_r|         array|
|buf_r_address1        |  out|    4|   ap_memory|                              buf_r|         array|
|buf_r_ce1             |  out|    1|   ap_memory|                              buf_r|         array|
|buf_r_q1              |   in|    8|   ap_memory|                              buf_r|         array|
|or_ln74_1_out         |  out|  768|      ap_vld|                      or_ln74_1_out|       pointer|
|or_ln74_1_out_ap_vld  |  out|    1|      ap_vld|                      or_ln74_1_out|       pointer|
+----------------------+-----+-----+------------+-----------------------------------+--------------+

