{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1626211241957 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "PowerPlay Early Power Estimator File Generator Quartus Prime " "Running Quartus Prime PowerPlay Early Power Estimator File Generator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626211241997 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 13 18:20:40 2021 " "Processing started: Tue Jul 13 18:20:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1626211241997 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1626211241997 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=on --write_settings_files=off fpgaminer -c fpgaminer --estimate_power=off --output_epe=fpgaminer_early_pwr.csv " "Command: quartus_pow --read_settings_files=on --write_settings_files=off fpgaminer -c fpgaminer --estimate_power=off --output_epe=fpgaminer_early_pwr.csv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1626211241997 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1626211257556 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Design Software" 0 -1 1626211258223 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Design Software" 0 -1 1626211258223 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1626211273041 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1626211273041 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1626211273041 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1626211273041 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Design Software" 0 -1 1626211273041 ""}
{ "Info" "ISTA_SDC_FOUND" "fpgaminer.sdc " "Reading SDC File: 'fpgaminer.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Software" 0 -1 1626211273716 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_blk\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 32 -duty_cycle 50.00 -name \{pll_blk\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_blk\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll_blk\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 32 -duty_cycle 50.00 -name \{pll_blk\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_blk\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1626211273748 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_blk\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{pll_blk\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{pll_blk\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_blk\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{pll_blk\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{pll_blk\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1626211273748 ""}  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1626211273748 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Software" 0 -1 1626211273749 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_blk\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_blk\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1626211274549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_blk\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_blk\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1626211274549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_blk\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_blk\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1626211274549 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Design Software" 0 -1 1626211274549 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Software" 0 -1 1626211275637 ""}
{ "Warning" "WPUTIL_PUTIL_MULTIPLE_CLK_DOMAINS_FOUND_MAX_FREQ" "" "Relative toggle rates were calculated using fastest clock for nodes in multiple clock domains" { { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "virtual_wire:nonce_vw_blk\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|shift_reg~1 " "Using fastest of multiple clock domains found for node \"virtual_wire:nonce_vw_blk\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|shift_reg~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1626211277844 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "virtual_wire:nonce_vw_blk\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|shift_reg~2 " "Using fastest of multiple clock domains found for node \"virtual_wire:nonce_vw_blk\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|shift_reg~2\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1626211277844 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "virtual_wire:golden_nonce_vw_blk\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|shift_reg~1 " "Using fastest of multiple clock domains found for node \"virtual_wire:golden_nonce_vw_blk\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|shift_reg~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1626211277844 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "virtual_wire:golden_nonce_vw_blk\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|shift_reg~2 " "Using fastest of multiple clock domains found for node \"virtual_wire:golden_nonce_vw_blk\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|shift_reg~2\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1626211277844 ""}  } {  } 0 222014 "Relative toggle rates were calculated using fastest clock for nodes in multiple clock domains" 0 0 "Design Software" 0 -1 1626211277844 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Design Software" 0 -1 1626211277845 ""}
{ "Info" "IPUTIL_EXTERNAL_PUTIL_SAF_WRITTEN" "C:/Users/Felipe Valencia/Desktop/Estudos/Doutorado/Artigos/SBSeg2021/SF/FPGAMiner/Hashers22/teste.saf " "Created Signal Activity File C:/Users/Felipe Valencia/Desktop/Estudos/Doutorado/Artigos/SBSeg2021/SF/FPGAMiner/Hashers22/teste.saf" {  } {  } 0 221012 "Created Signal Activity File %1!s!" 0 0 "Design Software" 0 -1 1626211279958 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Design Software" 0 -1 1626211280504 ""}
{ "Info" "IEPEO_WROTE_EPE_FILE" "fpgaminer_early_pwr.csv " "Created PowerPlay Early Power Estimation file \"fpgaminer_early_pwr.csv\"" {  } {  } 0 214002 "Created PowerPlay Early Power Estimation file \"%1!s!\"" 0 0 "Design Software" 0 -1 1626211286742 ""}
{ "Info" "IPAN_PAN_NOT_ESTIMATING_POWER" "" "No power estimate will be produced." {  } {  } 0 215029 "No power estimate will be produced." 0 0 "Design Software" 0 -1 1626211287069 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "25.457 millions of transitions / sec " "Average toggle rate for this design is 25.457 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Design Software" 0 -1 1626211287362 ""}
{ "Info" "IQEXE_ERROR_COUNT" "PowerPlay Early Power Estimator File Generator 0 s 7 s Quartus Prime " "Quartus Prime PowerPlay Early Power Estimator File Generator was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5219 " "Peak virtual memory: 5219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1626211289301 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 13 18:21:29 2021 " "Processing ended: Tue Jul 13 18:21:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1626211289301 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1626211289301 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1626211289301 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1626211289301 ""}
