Reading timing models for corner nom_ss_125C_4v50…
Reading cell library for the 'nom_ss_125C_4v50' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__ss_125C_4v50.lib'…
Reading top-level netlist at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-25-06/51-openroad-fillinsertion/tiny_tonegen.nl.v'…
Linking design 'tiny_tonegen' from netlist…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/signoff.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.1
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
Reading top-level design parasitics for the 'nom_ss_125C_4v50' corner at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-25-06/53-openroad-rcx/nom/tiny_tonegen.nom.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025086    0.234040    0.102531    0.102531 ^ clk (in)
                                                         clk (net)
                      0.234040    0.000000    0.102531 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048578    0.202526    0.449715    0.552246 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202526    0.000377    0.552623 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027965    0.171267    0.418561    0.971184 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.171267    0.000450    0.971634 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.019604    0.408193    1.458688    2.430322 v _223_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.408193    0.000413    2.430735 v _144_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.008030    0.690792    0.507707    2.938442 ^ _144_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _078_ (net)
                      0.690792    0.000193    2.938634 ^ _145_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011143    0.415109    0.409815    3.348449 v _145_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.415109    0.000330    3.348779 v _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.348779   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025086    0.234040    0.102531    0.102531 ^ clk (in)
                                                         clk (net)
                      0.234040    0.000000    0.102531 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048578    0.202526    0.449715    0.552246 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202526    0.000377    0.552623 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027965    0.171267    0.418561    0.971184 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.171267    0.000450    0.971634 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.071634   clock uncertainty
                                  0.000000    1.071634   clock reconvergence pessimism
                                  0.169103    1.240738   library hold time
                                              1.240738   data required time
---------------------------------------------------------------------------------------------
                                              1.240738   data required time
                                             -3.348779   data arrival time
---------------------------------------------------------------------------------------------
                                              2.108041   slack (MET)


Startpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025086    0.234040    0.102531    0.102531 ^ clk (in)
                                                         clk (net)
                      0.234040    0.000000    0.102531 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048578    0.202526    0.449715    0.552246 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202526    0.000377    0.552623 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027965    0.171267    0.418561    0.971184 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.171267    0.000160    0.971344 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.024730    0.482200    1.511059    2.482403 v _222_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.482200    0.000441    2.482844 v _142_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.008679    0.602922    0.631155    3.113999 ^ _142_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _077_ (net)
                      0.602922    0.000204    3.114203 ^ _143_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003929    0.277039    0.273611    3.387814 v _143_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.277039    0.000074    3.387888 v _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.387888   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025086    0.234040    0.102531    0.102531 ^ clk (in)
                                                         clk (net)
                      0.234040    0.000000    0.102531 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048578    0.202526    0.449715    0.552246 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202526    0.000377    0.552623 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027965    0.171267    0.418561    0.971184 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.171267    0.000160    0.971344 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.071344   clock uncertainty
                                  0.000000    1.071344   clock reconvergence pessimism
                                  0.199869    1.271214   library hold time
                                              1.271214   data required time
---------------------------------------------------------------------------------------------
                                              1.271214   data required time
                                             -3.387888   data arrival time
---------------------------------------------------------------------------------------------
                                              2.116674   slack (MET)


Startpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025086    0.234040    0.102531    0.102531 ^ clk (in)
                                                         clk (net)
                      0.234040    0.000000    0.102531 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048578    0.202526    0.449715    0.552246 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202526    0.000377    0.552623 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027965    0.171267    0.418561    0.971184 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.171267    0.000258    0.971442 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.033392    0.608317    1.598762    2.570204 v _221_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.608318    0.000810    2.571015 v _139_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.007327    0.573084    0.496232    3.067246 ^ _139_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _075_ (net)
                      0.573084    0.000099    3.067345 ^ _140_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.005875    0.368513    0.388888    3.456234 v _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.368513    0.000080    3.456314 v _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.456314   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025086    0.234040    0.102531    0.102531 ^ clk (in)
                                                         clk (net)
                      0.234040    0.000000    0.102531 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048578    0.202526    0.449715    0.552246 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202526    0.000377    0.552623 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027965    0.171267    0.418561    0.971184 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.171267    0.000258    0.971442 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.071442   clock uncertainty
                                  0.000000    1.071442   clock reconvergence pessimism
                                  0.179486    1.250929   library hold time
                                              1.250929   data required time
---------------------------------------------------------------------------------------------
                                              1.250929   data required time
                                             -3.456314   data arrival time
---------------------------------------------------------------------------------------------
                                              2.205385   slack (MET)


Startpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025086    0.234040    0.102531    0.102531 ^ clk (in)
                                                         clk (net)
                      0.234040    0.000000    0.102531 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048578    0.202526    0.449715    0.552246 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202526    0.000377    0.552623 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027965    0.171267    0.418561    0.971184 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.171267    0.000394    0.971579 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.044110    0.769994    1.705107    2.676685 v _220_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.769994    0.000550    2.677235 v _136_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005650    0.512844    0.602129    3.279364 ^ _136_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _073_ (net)
                      0.512844    0.000062    3.279426 ^ _137_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005302    0.305864    0.286538    3.565964 v _137_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.305864    0.000112    3.566076 v _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.566076   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025086    0.234040    0.102531    0.102531 ^ clk (in)
                                                         clk (net)
                      0.234040    0.000000    0.102531 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048578    0.202526    0.449715    0.552246 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202526    0.000377    0.552623 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027965    0.171267    0.418561    0.971184 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.171267    0.000394    0.971579 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.071579   clock uncertainty
                                  0.000000    1.071579   clock reconvergence pessimism
                                  0.193447    1.265025   library hold time
                                              1.265025   data required time
---------------------------------------------------------------------------------------------
                                              1.265025   data required time
                                             -3.566076   data arrival time
---------------------------------------------------------------------------------------------
                                              2.301050   slack (MET)


Startpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025086    0.234040    0.102531    0.102531 ^ clk (in)
                                                         clk (net)
                      0.234040    0.000000    0.102531 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048578    0.202526    0.449715    0.552246 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202526    0.000377    0.552623 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027965    0.171267    0.418561    0.971184 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.171267    0.000428    0.971612 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.047444    1.402778    2.381834    3.353446 ^ _219_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      1.402778    0.000690    3.354137 ^ _135_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004629    0.339846    0.260642    3.614779 v _135_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.339846    0.000097    3.614876 v _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.614876   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025086    0.234040    0.102531    0.102531 ^ clk (in)
                                                         clk (net)
                      0.234040    0.000000    0.102531 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048578    0.202526    0.449715    0.552246 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202526    0.000377    0.552623 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027965    0.171267    0.418561    0.971184 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.171267    0.000428    0.971612 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.071612   clock uncertainty
                                  0.000000    1.071612   clock reconvergence pessimism
                                  0.185874    1.257486   library hold time
                                              1.257486   data required time
---------------------------------------------------------------------------------------------
                                              1.257486   data required time
                                             -3.614876   data arrival time
---------------------------------------------------------------------------------------------
                                              2.357390   slack (MET)


Startpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _265_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025086    0.234040    0.102531    0.102531 ^ clk (in)
                                                         clk (net)
                      0.234040    0.000000    0.102531 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048578    0.202526    0.449715    0.552246 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202526    0.000743    0.552989 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025493    0.166745    0.414843    0.967832 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.166745    0.000384    0.968216 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.010017    0.446218    1.773839    2.742056 ^ _225_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[6] (net)
                      0.446218    0.000218    2.742274 ^ _132_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
     2    0.030716    0.548294    0.460085    3.202359 v _132_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
                                                         _070_ (net)
                      0.548294    0.000564    3.202923 v _133_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.011922    0.629819    0.549672    3.752595 ^ _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _071_ (net)
                      0.629819    0.000288    3.752883 ^ _213_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004881    0.309406    0.243653    3.996536 v _213_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _110_ (net)
                      0.309406    0.000060    3.996596 v _214_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004211    0.199918    0.500434    4.497030 v _214_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _036_ (net)
                      0.199918    0.000048    4.497078 v _265_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.497078   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025086    0.234040    0.102531    0.102531 ^ clk (in)
                                                         clk (net)
                      0.234040    0.000000    0.102531 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048578    0.202526    0.449715    0.552246 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202526    0.000743    0.552989 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025493    0.166745    0.414843    0.967832 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.166745    0.000314    0.968146 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.068146   clock uncertainty
                                  0.000000    1.068146   clock reconvergence pessimism
                                  0.217762    1.285909   library hold time
                                              1.285909   data required time
---------------------------------------------------------------------------------------------
                                              1.285909   data required time
                                             -4.497078   data arrival time
---------------------------------------------------------------------------------------------
                                              3.211169   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006414    0.262519    0.102607    4.102607 ^ rst_n (in)
                                                         rst_n (net)
                      0.262519    0.000000    4.102607 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036657    1.088563    0.897556    5.000163 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.088563    0.000362    5.000525 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087975    0.678998    0.948348    5.948873 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.679000    0.001543    5.950416 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.950416   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025086    0.234040    0.102531    0.102531 ^ clk (in)
                                                         clk (net)
                      0.234040    0.000000    0.102531 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048578    0.202526    0.449715    0.552246 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202526    0.000377    0.552623 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027965    0.171267    0.418561    0.971184 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.171267    0.000450    0.971634 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.071634   clock uncertainty
                                  0.000000    1.071634   clock reconvergence pessimism
                                  0.689752    1.761386   library removal time
                                              1.761386   data required time
---------------------------------------------------------------------------------------------
                                              1.761386   data required time
                                             -5.950416   data arrival time
---------------------------------------------------------------------------------------------
                                              4.189030   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _265_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006414    0.262519    0.102607    4.102607 ^ rst_n (in)
                                                         rst_n (net)
                      0.262519    0.000000    4.102607 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036657    1.088563    0.897556    5.000163 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.088563    0.000362    5.000525 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087975    0.678998    0.948348    5.948873 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.678999    0.001268    5.950140 ^ _265_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.950140   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025086    0.234040    0.102531    0.102531 ^ clk (in)
                                                         clk (net)
                      0.234040    0.000000    0.102531 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048578    0.202526    0.449715    0.552246 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202526    0.000743    0.552989 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025493    0.166745    0.414843    0.967832 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.166745    0.000314    0.968146 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.068146   clock uncertainty
                                  0.000000    1.068146   clock reconvergence pessimism
                                  0.688877    1.757023   library removal time
                                              1.757023   data required time
---------------------------------------------------------------------------------------------
                                              1.757023   data required time
                                             -5.950140   data arrival time
---------------------------------------------------------------------------------------------
                                              4.193117   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006414    0.262519    0.102607    4.102607 ^ rst_n (in)
                                                         rst_n (net)
                      0.262519    0.000000    4.102607 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036657    1.088563    0.897556    5.000163 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.088563    0.000362    5.000525 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087975    0.678998    0.948348    5.948873 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.679000    0.001588    5.950461 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.950461   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025086    0.234040    0.102531    0.102531 ^ clk (in)
                                                         clk (net)
                      0.234040    0.000000    0.102531 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048578    0.202526    0.449715    0.552246 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202526    0.000743    0.552989 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025493    0.166745    0.414843    0.967832 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.166745    0.000384    0.968216 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.068216   clock uncertainty
                                  0.000000    1.068216   clock reconvergence pessimism
                                  0.688877    1.757093   library removal time
                                              1.757093   data required time
---------------------------------------------------------------------------------------------
                                              1.757093   data required time
                                             -5.950461   data arrival time
---------------------------------------------------------------------------------------------
                                              4.193367   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006414    0.262519    0.102607    4.102607 ^ rst_n (in)
                                                         rst_n (net)
                      0.262519    0.000000    4.102607 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036657    1.088563    0.897556    5.000163 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.088563    0.000362    5.000525 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087975    0.678998    0.948348    5.948873 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.679001    0.002062    5.950934 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.950934   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025086    0.234040    0.102531    0.102531 ^ clk (in)
                                                         clk (net)
                      0.234040    0.000000    0.102531 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048578    0.202526    0.449715    0.552246 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202526    0.000743    0.552989 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025493    0.166745    0.414843    0.967832 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.166745    0.000534    0.968366 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.068366   clock uncertainty
                                  0.000000    1.068366   clock reconvergence pessimism
                                  0.688877    1.757243   library removal time
                                              1.757243   data required time
---------------------------------------------------------------------------------------------
                                              1.757243   data required time
                                             -5.950934   data arrival time
---------------------------------------------------------------------------------------------
                                              4.193692   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006414    0.262519    0.102607    4.102607 ^ rst_n (in)
                                                         rst_n (net)
                      0.262519    0.000000    4.102607 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036657    1.088563    0.897556    5.000163 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.088563    0.000362    5.000525 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087975    0.678998    0.948348    5.948873 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.679001    0.002245    5.951118 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.951118   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025086    0.234040    0.102531    0.102531 ^ clk (in)
                                                         clk (net)
                      0.234040    0.000000    0.102531 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048578    0.202526    0.449715    0.552246 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202526    0.000743    0.552989 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025493    0.166745    0.414843    0.967832 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.166745    0.000530    0.968362 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.068362   clock uncertainty
                                  0.000000    1.068362   clock reconvergence pessimism
                                  0.688877    1.757239   library removal time
                                              1.757239   data required time
---------------------------------------------------------------------------------------------
                                              1.757239   data required time
                                             -5.951118   data arrival time
---------------------------------------------------------------------------------------------
                                              4.193878   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006414    0.262519    0.102607    4.102607 ^ rst_n (in)
                                                         rst_n (net)
                      0.262519    0.000000    4.102607 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036657    1.088563    0.897556    5.000163 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.088563    0.000362    5.000525 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087975    0.678998    0.948348    5.948873 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.678999    0.001180    5.950052 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087866    0.673086    0.870020    6.820072 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.673087    0.001241    6.821312 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.821312   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025086    0.234040    0.102531    0.102531 ^ clk (in)
                                                         clk (net)
                      0.234040    0.000000    0.102531 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048578    0.202526    0.449715    0.552246 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202526    0.000377    0.552623 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027965    0.171267    0.418561    0.971184 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.171267    0.000160    0.971344 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.071344   clock uncertainty
                                  0.000000    1.071344   clock reconvergence pessimism
                                  0.689142    1.760486   library removal time
                                              1.760486   data required time
---------------------------------------------------------------------------------------------
                                              1.760486   data required time
                                             -6.821312   data arrival time
---------------------------------------------------------------------------------------------
                                              5.060826   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006414    0.262519    0.102607    4.102607 ^ rst_n (in)
                                                         rst_n (net)
                      0.262519    0.000000    4.102607 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036657    1.088563    0.897556    5.000163 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.088563    0.000362    5.000525 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087975    0.678998    0.948348    5.948873 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.678999    0.001180    5.950052 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087866    0.673086    0.870020    6.820072 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.673088    0.001858    6.821930 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.821930   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025086    0.234040    0.102531    0.102531 ^ clk (in)
                                                         clk (net)
                      0.234040    0.000000    0.102531 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048578    0.202526    0.449715    0.552246 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202526    0.000377    0.552623 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027965    0.171267    0.418561    0.971184 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.171267    0.000428    0.971612 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.071612   clock uncertainty
                                  0.000000    1.071612   clock reconvergence pessimism
                                  0.689142    1.760754   library removal time
                                              1.760754   data required time
---------------------------------------------------------------------------------------------
                                              1.760754   data required time
                                             -6.821930   data arrival time
---------------------------------------------------------------------------------------------
                                              5.061176   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006414    0.262519    0.102607    4.102607 ^ rst_n (in)
                                                         rst_n (net)
                      0.262519    0.000000    4.102607 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036657    1.088563    0.897556    5.000163 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.088563    0.000362    5.000525 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087975    0.678998    0.948348    5.948873 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.678999    0.001180    5.950052 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087866    0.673086    0.870020    6.820072 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.673090    0.002559    6.822631 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.822631   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025086    0.234040    0.102531    0.102531 ^ clk (in)
                                                         clk (net)
                      0.234040    0.000000    0.102531 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048578    0.202526    0.449715    0.552246 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202526    0.000377    0.552623 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027965    0.171267    0.418561    0.971184 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.171267    0.000394    0.971579 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.071579   clock uncertainty
                                  0.000000    1.071579   clock reconvergence pessimism
                                  0.689142    1.760721   library removal time
                                              1.760721   data required time
---------------------------------------------------------------------------------------------
                                              1.760721   data required time
                                             -6.822631   data arrival time
---------------------------------------------------------------------------------------------
                                              5.061910   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006414    0.262519    0.102607    4.102607 ^ rst_n (in)
                                                         rst_n (net)
                      0.262519    0.000000    4.102607 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036657    1.088563    0.897556    5.000163 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.088563    0.000362    5.000525 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087975    0.678998    0.948348    5.948873 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.678999    0.001180    5.950052 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087866    0.673086    0.870020    6.820072 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.673089    0.002474    6.822546 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.822546   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025086    0.234040    0.102531    0.102531 ^ clk (in)
                                                         clk (net)
                      0.234040    0.000000    0.102531 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048578    0.202526    0.449715    0.552246 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202526    0.000377    0.552623 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027965    0.171267    0.418561    0.971184 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.171267    0.000258    0.971442 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.071442   clock uncertainty
                                  0.000000    1.071442   clock reconvergence pessimism
                                  0.689142    1.760584   library removal time
                                              1.760584   data required time
---------------------------------------------------------------------------------------------
                                              1.760584   data required time
                                             -6.822546   data arrival time
---------------------------------------------------------------------------------------------
                                              5.061962   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025086    0.234040    0.102531    0.102531 ^ clk (in)
                                                         clk (net)
                      0.234040    0.000000    0.102531 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048578    0.202526    0.449715    0.552246 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202526    0.000377    0.552623 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027965    0.171267    0.418561    0.971184 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.171267    0.000428    0.971612 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.047444    1.402778    2.381834    3.353446 ^ _219_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      1.402778    0.000576    3.354022 ^ _138_/A1 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     3    0.020135    0.723341    1.189874    4.543896 ^ _138_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _074_ (net)
                      0.723341    0.000317    4.544213 ^ _141_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.011647    0.504904    0.347952    4.892165 v _141_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _076_ (net)
                      0.504904    0.000283    4.892447 v _144_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.008030    0.441059    0.950786    5.843233 v _144_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _078_ (net)
                      0.441059    0.000193    5.843426 v _145_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011143    0.832212    0.595674    6.439100 ^ _145_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.832212    0.000330    6.439429 ^ _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.439429   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025086    0.234040    0.102531   20.102531 ^ clk (in)
                                                         clk (net)
                      0.234040    0.000000   20.102531 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048578    0.202526    0.449715   20.552246 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202526    0.000377   20.552624 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027965    0.171267    0.418561   20.971184 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.171267    0.000449   20.971634 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.871634   clock uncertainty
                                  0.000000   20.871634   clock reconvergence pessimism
                                 -0.710752   20.160881   library setup time
                                             20.160881   data required time
---------------------------------------------------------------------------------------------
                                             20.160881   data required time
                                             -6.439429   data arrival time
---------------------------------------------------------------------------------------------
                                             13.721453   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005139    0.228124    0.082435    4.082436 ^ ena (in)
                                                         ena (net)
                      0.228124    0.000000    4.082436 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026463    0.801232    0.722417    4.804852 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.801232    0.000712    4.805564 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.037356    0.811609    0.534343    5.339907 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.811609    0.000648    5.340555 v _140_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.005875    0.892449    0.676367    6.016922 ^ _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.892449    0.000080    6.017003 ^ _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.017003   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025086    0.234040    0.102531   20.102531 ^ clk (in)
                                                         clk (net)
                      0.234040    0.000000   20.102531 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048578    0.202526    0.449715   20.552246 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202526    0.000377   20.552624 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027965    0.171267    0.418561   20.971184 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.171267    0.000258   20.971441 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.871443   clock uncertainty
                                  0.000000   20.871443   clock reconvergence pessimism
                                 -0.719158   20.152285   library setup time
                                             20.152285   data required time
---------------------------------------------------------------------------------------------
                                             20.152285   data required time
                                             -6.017003   data arrival time
---------------------------------------------------------------------------------------------
                                             14.135282   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005139    0.228124    0.082435    4.082436 ^ ena (in)
                                                         ena (net)
                      0.228124    0.000000    4.082436 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026463    0.801232    0.722417    4.804852 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.801232    0.000712    4.805564 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.037356    0.811609    0.534343    5.339907 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.811609    0.000349    5.340256 v _137_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005302    0.559419    0.513448    5.853704 ^ _137_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.559419    0.000111    5.853816 ^ _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.853816   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025086    0.234040    0.102531   20.102531 ^ clk (in)
                                                         clk (net)
                      0.234040    0.000000   20.102531 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048578    0.202526    0.449715   20.552246 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202526    0.000377   20.552624 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027965    0.171267    0.418561   20.971184 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.171267    0.000394   20.971579 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.871578   clock uncertainty
                                  0.000000   20.871578   clock reconvergence pessimism
                                 -0.672628   20.198950   library setup time
                                             20.198950   data required time
---------------------------------------------------------------------------------------------
                                             20.198950   data required time
                                             -5.853816   data arrival time
---------------------------------------------------------------------------------------------
                                             14.345136   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005139    0.228124    0.082435    4.082436 ^ ena (in)
                                                         ena (net)
                      0.228124    0.000000    4.082436 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026463    0.801232    0.722417    4.804852 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.801232    0.000712    4.805564 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.037356    0.811609    0.534343    5.339907 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.811609    0.000550    5.340457 v _135_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004629    0.532587    0.463568    5.804026 ^ _135_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.532587    0.000097    5.804122 ^ _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.804122   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025086    0.234040    0.102531   20.102531 ^ clk (in)
                                                         clk (net)
                      0.234040    0.000000   20.102531 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048578    0.202526    0.449715   20.552246 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202526    0.000377   20.552624 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027965    0.171267    0.418561   20.971184 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.171267    0.000428   20.971613 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.871613   clock uncertainty
                                  0.000000   20.871613   clock reconvergence pessimism
                                 -0.667079   20.204535   library setup time
                                             20.204535   data required time
---------------------------------------------------------------------------------------------
                                             20.204535   data required time
                                             -5.804122   data arrival time
---------------------------------------------------------------------------------------------
                                             14.400411   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005139    0.228124    0.082435    4.082436 ^ ena (in)
                                                         ena (net)
                      0.228124    0.000000    4.082436 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026463    0.801232    0.722417    4.804852 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.801232    0.000712    4.805564 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.037356    0.811609    0.534343    5.339907 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.811609    0.000774    5.340682 v _143_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003929    0.500710    0.468563    5.809244 ^ _143_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.500710    0.000074    5.809318 ^ _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.809318   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025086    0.234040    0.102531   20.102531 ^ clk (in)
                                                         clk (net)
                      0.234040    0.000000   20.102531 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048578    0.202526    0.449715   20.552246 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202526    0.000377   20.552624 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027965    0.171267    0.418561   20.971184 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.171267    0.000160   20.971344 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.871344   clock uncertainty
                                  0.000000   20.871344   clock reconvergence pessimism
                                 -0.660486   20.210859   library setup time
                                             20.210859   data required time
---------------------------------------------------------------------------------------------
                                             20.210859   data required time
                                             -5.809318   data arrival time
---------------------------------------------------------------------------------------------
                                             14.401542   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006414    0.262519    0.102607    4.102607 ^ rst_n (in)
                                                         rst_n (net)
                      0.262519    0.000000    4.102607 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036657    1.088563    0.897556    5.000163 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.088563    0.000362    5.000525 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087975    0.678998    0.948348    5.948873 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.678999    0.001180    5.950052 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087866    0.673086    0.870020    6.820072 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.673089    0.002474    6.822546 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.822546   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025086    0.234040    0.102531   20.102531 ^ clk (in)
                                                         clk (net)
                      0.234040    0.000000   20.102531 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048578    0.202526    0.449715   20.552246 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202526    0.000377   20.552624 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027965    0.171267    0.418561   20.971184 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.171267    0.000258   20.971441 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.871443   clock uncertainty
                                  0.000000   20.871443   clock reconvergence pessimism
                                  0.396348   21.267790   library recovery time
                                             21.267790   data required time
---------------------------------------------------------------------------------------------
                                             21.267790   data required time
                                             -6.822546   data arrival time
---------------------------------------------------------------------------------------------
                                             14.445244   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006414    0.262519    0.102607    4.102607 ^ rst_n (in)
                                                         rst_n (net)
                      0.262519    0.000000    4.102607 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036657    1.088563    0.897556    5.000163 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.088563    0.000362    5.000525 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087975    0.678998    0.948348    5.948873 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.678999    0.001180    5.950052 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087866    0.673086    0.870020    6.820072 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.673090    0.002559    6.822631 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.822631   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025086    0.234040    0.102531   20.102531 ^ clk (in)
                                                         clk (net)
                      0.234040    0.000000   20.102531 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048578    0.202526    0.449715   20.552246 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202526    0.000377   20.552624 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027965    0.171267    0.418561   20.971184 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.171267    0.000394   20.971579 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.871578   clock uncertainty
                                  0.000000   20.871578   clock reconvergence pessimism
                                  0.396348   21.267927   library recovery time
                                             21.267927   data required time
---------------------------------------------------------------------------------------------
                                             21.267927   data required time
                                             -6.822631   data arrival time
---------------------------------------------------------------------------------------------
                                             14.445295   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006414    0.262519    0.102607    4.102607 ^ rst_n (in)
                                                         rst_n (net)
                      0.262519    0.000000    4.102607 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036657    1.088563    0.897556    5.000163 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.088563    0.000362    5.000525 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087975    0.678998    0.948348    5.948873 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.678999    0.001180    5.950052 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087866    0.673086    0.870020    6.820072 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.673088    0.001858    6.821930 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.821930   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025086    0.234040    0.102531   20.102531 ^ clk (in)
                                                         clk (net)
                      0.234040    0.000000   20.102531 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048578    0.202526    0.449715   20.552246 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202526    0.000377   20.552624 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027965    0.171267    0.418561   20.971184 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.171267    0.000428   20.971613 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.871613   clock uncertainty
                                  0.000000   20.871613   clock reconvergence pessimism
                                  0.396348   21.267960   library recovery time
                                             21.267960   data required time
---------------------------------------------------------------------------------------------
                                             21.267960   data required time
                                             -6.821930   data arrival time
---------------------------------------------------------------------------------------------
                                             14.446031   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006414    0.262519    0.102607    4.102607 ^ rst_n (in)
                                                         rst_n (net)
                      0.262519    0.000000    4.102607 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036657    1.088563    0.897556    5.000163 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.088563    0.000362    5.000525 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087975    0.678998    0.948348    5.948873 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.678999    0.001180    5.950052 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087866    0.673086    0.870020    6.820072 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.673087    0.001241    6.821312 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.821312   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025086    0.234040    0.102531   20.102531 ^ clk (in)
                                                         clk (net)
                      0.234040    0.000000   20.102531 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048578    0.202526    0.449715   20.552246 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202526    0.000377   20.552624 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027965    0.171267    0.418561   20.971184 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.171267    0.000160   20.971344 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.871344   clock uncertainty
                                  0.000000   20.871344   clock reconvergence pessimism
                                  0.396349   21.267693   library recovery time
                                             21.267693   data required time
---------------------------------------------------------------------------------------------
                                             21.267693   data required time
                                             -6.821312   data arrival time
---------------------------------------------------------------------------------------------
                                             14.446380   slack (MET)


Startpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _265_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025086    0.234040    0.102531    0.102531 ^ clk (in)
                                                         clk (net)
                      0.234040    0.000000    0.102531 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048578    0.202526    0.449715    0.552246 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202526    0.000377    0.552623 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027965    0.171267    0.418561    0.971184 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.171267    0.000160    0.971344 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.024730    0.816091    2.023025    2.994369 ^ _222_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.816091    0.000515    2.994884 ^ _131_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.033313    0.982776    0.756687    3.751570 v _131_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _069_ (net)
                      0.982776    0.000594    3.752164 v _133_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.011922    0.932011    0.759297    4.511461 ^ _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _071_ (net)
                      0.932011    0.000288    4.511748 ^ _213_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004881    0.654928    0.694921    5.206669 ^ _213_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _110_ (net)
                      0.654928    0.000060    5.206729 ^ _214_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004211    0.270492    0.559067    5.765796 ^ _214_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _036_ (net)
                      0.270492    0.000048    5.765844 ^ _265_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.765844   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025086    0.234040    0.102531   20.102531 ^ clk (in)
                                                         clk (net)
                      0.234040    0.000000   20.102531 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048578    0.202526    0.449715   20.552246 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202526    0.000743   20.552990 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025493    0.166745    0.414843   20.967833 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.166745    0.000314   20.968147 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.868147   clock uncertainty
                                  0.000000   20.868147   clock reconvergence pessimism
                                 -0.613975   20.254171   library setup time
                                             20.254171   data required time
---------------------------------------------------------------------------------------------
                                             20.254171   data required time
                                             -5.765844   data arrival time
---------------------------------------------------------------------------------------------
                                             14.488328   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006414    0.262519    0.102607    4.102607 ^ rst_n (in)
                                                         rst_n (net)
                      0.262519    0.000000    4.102607 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036657    1.088563    0.897556    5.000163 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.088563    0.000362    5.000525 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087975    0.678998    0.948348    5.948873 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.679001    0.002245    5.951118 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.951118   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025086    0.234040    0.102531   20.102531 ^ clk (in)
                                                         clk (net)
                      0.234040    0.000000   20.102531 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048578    0.202526    0.449715   20.552246 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202526    0.000743   20.552990 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025493    0.166745    0.414843   20.967833 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.166745    0.000529   20.968363 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.868362   clock uncertainty
                                  0.000000   20.868362   clock reconvergence pessimism
                                  0.394902   21.263264   library recovery time
                                             21.263264   data required time
---------------------------------------------------------------------------------------------
                                             21.263264   data required time
                                             -5.951118   data arrival time
---------------------------------------------------------------------------------------------
                                             15.312146   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006414    0.262519    0.102607    4.102607 ^ rst_n (in)
                                                         rst_n (net)
                      0.262519    0.000000    4.102607 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036657    1.088563    0.897556    5.000163 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.088563    0.000362    5.000525 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087975    0.678998    0.948348    5.948873 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.679001    0.002062    5.950934 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.950934   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025086    0.234040    0.102531   20.102531 ^ clk (in)
                                                         clk (net)
                      0.234040    0.000000   20.102531 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048578    0.202526    0.449715   20.552246 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202526    0.000743   20.552990 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025493    0.166745    0.414843   20.967833 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.166745    0.000535   20.968367 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.868366   clock uncertainty
                                  0.000000   20.868366   clock reconvergence pessimism
                                  0.394902   21.263269   library recovery time
                                             21.263269   data required time
---------------------------------------------------------------------------------------------
                                             21.263269   data required time
                                             -5.950934   data arrival time
---------------------------------------------------------------------------------------------
                                             15.312335   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006414    0.262519    0.102607    4.102607 ^ rst_n (in)
                                                         rst_n (net)
                      0.262519    0.000000    4.102607 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036657    1.088563    0.897556    5.000163 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.088563    0.000362    5.000525 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087975    0.678998    0.948348    5.948873 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.679000    0.001588    5.950461 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.950461   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025086    0.234040    0.102531   20.102531 ^ clk (in)
                                                         clk (net)
                      0.234040    0.000000   20.102531 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048578    0.202526    0.449715   20.552246 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202526    0.000743   20.552990 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025493    0.166745    0.414843   20.967833 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.166745    0.000384   20.968216 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.868216   clock uncertainty
                                  0.000000   20.868216   clock reconvergence pessimism
                                  0.394902   21.263119   library recovery time
                                             21.263119   data required time
---------------------------------------------------------------------------------------------
                                             21.263119   data required time
                                             -5.950461   data arrival time
---------------------------------------------------------------------------------------------
                                             15.312658   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _265_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006414    0.262519    0.102607    4.102607 ^ rst_n (in)
                                                         rst_n (net)
                      0.262519    0.000000    4.102607 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036657    1.088563    0.897556    5.000163 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.088563    0.000362    5.000525 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087975    0.678998    0.948348    5.948873 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.678999    0.001268    5.950140 ^ _265_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.950140   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025086    0.234040    0.102531   20.102531 ^ clk (in)
                                                         clk (net)
                      0.234040    0.000000   20.102531 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048578    0.202526    0.449715   20.552246 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202526    0.000743   20.552990 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.025493    0.166745    0.414843   20.967833 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.166745    0.000314   20.968147 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.868147   clock uncertainty
                                  0.000000   20.868147   clock reconvergence pessimism
                                  0.394902   21.263048   library recovery time
                                             21.263048   data required time
---------------------------------------------------------------------------------------------
                                             21.263048   data required time
                                             -5.950140   data arrival time
---------------------------------------------------------------------------------------------
                                             15.312909   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006414    0.262519    0.102607    4.102607 ^ rst_n (in)
                                                         rst_n (net)
                      0.262519    0.000000    4.102607 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036657    1.088563    0.897556    5.000163 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.088563    0.000362    5.000525 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087975    0.678998    0.948348    5.948873 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.679000    0.001543    5.950416 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.950416   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025086    0.234040    0.102531   20.102531 ^ clk (in)
                                                         clk (net)
                      0.234040    0.000000   20.102531 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048578    0.202526    0.449715   20.552246 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202526    0.000377   20.552624 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027965    0.171267    0.418561   20.971184 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.171267    0.000449   20.971634 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.871634   clock uncertainty
                                  0.000000   20.871634   clock reconvergence pessimism
                                  0.395723   21.267357   library recovery time
                                             21.267357   data required time
---------------------------------------------------------------------------------------------
                                             21.267357   data required time
                                             -5.950416   data arrival time
---------------------------------------------------------------------------------------------
                                             15.316941   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006414    0.262519    0.102607    4.102607 ^ rst_n (in)
                                                         rst_n (net)
                      0.262519    0.000000    4.102607 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.036657    1.088563    0.897556    5.000163 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.088563    0.000362    5.000525 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087975    0.678998    0.948348    5.948873 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.678999    0.001180    5.950052 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.087866    0.673086    0.870020    6.820072 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.673089    0.002474    6.822546 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.822546   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025086    0.234040    0.102531   20.102531 ^ clk (in)
                                                         clk (net)
                      0.234040    0.000000   20.102531 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048578    0.202526    0.449715   20.552246 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202526    0.000377   20.552624 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027965    0.171267    0.418561   20.971184 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.171267    0.000258   20.971441 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.871443   clock uncertainty
                                  0.000000   20.871443   clock reconvergence pessimism
                                  0.396348   21.267790   library recovery time
                                             21.267790   data required time
---------------------------------------------------------------------------------------------
                                             21.267790   data required time
                                             -6.822546   data arrival time
---------------------------------------------------------------------------------------------
                                             14.445244   slack (MET)


Startpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025086    0.234040    0.102531    0.102531 ^ clk (in)
                                                         clk (net)
                      0.234040    0.000000    0.102531 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048578    0.202526    0.449715    0.552246 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202526    0.000377    0.552623 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027965    0.171267    0.418561    0.971184 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.171267    0.000428    0.971612 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.047444    1.402778    2.381834    3.353446 ^ _219_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      1.402778    0.000576    3.354022 ^ _138_/A1 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     3    0.020135    0.723341    1.189874    4.543896 ^ _138_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _074_ (net)
                      0.723341    0.000317    4.544213 ^ _141_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.011647    0.504904    0.347952    4.892165 v _141_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _076_ (net)
                      0.504904    0.000283    4.892447 v _144_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.008030    0.441059    0.950786    5.843233 v _144_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _078_ (net)
                      0.441059    0.000193    5.843426 v _145_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011143    0.832212    0.595674    6.439100 ^ _145_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.832212    0.000330    6.439429 ^ _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.439429   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025086    0.234040    0.102531   20.102531 ^ clk (in)
                                                         clk (net)
                      0.234040    0.000000   20.102531 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048578    0.202526    0.449715   20.552246 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202526    0.000377   20.552624 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.027965    0.171267    0.418561   20.971184 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.171267    0.000449   20.971634 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.871634   clock uncertainty
                                  0.000000   20.871634   clock reconvergence pessimism
                                 -0.710752   20.160881   library setup time
                                             20.160881   data required time
---------------------------------------------------------------------------------------------
                                             20.160881   data required time
                                             -6.439429   data arrival time
---------------------------------------------------------------------------------------------
                                             13.721453   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 2 unannotated drivers.
 data_in[4]
 clkload0/Z
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:nom_ss_125C_4v50 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_ss_125C_4v50 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:nom_ss_125C_4v50 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 42 unclocked register/latch pins.
  _227_/CLK
  _228_/CLK
  _229_/CLK
  _230_/CLK
  _231_/CLK
  _232_/CLK
  _233_/CLK
  _234_/CLK
  _235_/CLK
  _236_/CLK
  _237_/CLK
  _238_/CLK
  _239_/CLK
  _240_/CLK
  _241_/CLK
  _242_/CLK
  _243_/CLK
  _244_/CLK
  _245_/CLK
  _246_/CLK
  _247_/CLK
  _248_/CLK
  _249_/CLK
  _250_/CLK
  _251_/CLK
  _252_/CLK
  _253_/CLK
  _254_/CLK
  _255_/CLK
  _256_/CLK
  _257_/CLK
  _258_/CLK
  _259_/CLK
  _260_/CLK
  _261_/CLK
  _262_/CLK
  _263_/CLK
  _264_/CLK
  _266_/CLK
  _267_/CLK
  _268_/CLK
  _269_/CLK
Warning: There are 46 unconstrained endpoints.
  signal_bit_out
  _224_/D
  _225_/D
  _226_/D
  _227_/D
  _228_/D
  _229_/D
  _230_/D
  _231_/D
  _232_/D
  _233_/D
  _234_/D
  _235_/D
  _236_/D
  _237_/D
  _238_/D
  _239_/D
  _240_/D
  _241_/D
  _242_/D
  _243_/D
  _244_/D
  _245_/D
  _246_/D
  _247_/D
  _248_/D
  _249_/D
  _250_/D
  _251_/D
  _252_/D
  _253_/D
  _254_/D
  _255_/D
  _256_/D
  _257_/D
  _258_/D
  _259_/D
  _260_/D
  _261_/D
  _262_/D
  _263_/D
  _264_/D
  _266_/D
  _267_/D
  _268_/D
  _269_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           6.293902e-04 1.509086e-04 6.077467e-08 7.803596e-04  53.9%
Combinational        8.993996e-05 6.289240e-05 8.469407e-08 1.529171e-04  10.6%
Clock                4.121951e-04 1.033109e-04 2.679224e-07 5.157740e-04  35.6%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.131525e-03 3.171118e-04 4.133911e-07 1.449051e-03 100.0%
                            78.1%        21.9%         0.0%
%OL_METRIC_F power__internal__total 0.0011315253796055913
%OL_METRIC_F power__switching__total 0.00031711181509308517
%OL_METRIC_F power__leakage__total 4.133911488679587e-7
%OL_METRIC_F power__total 0.0014490506146103144

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_ss_125C_4v50 -0.1034178189024135
======================= nom_ss_125C_4v50 Corner ===================================

Clock clk
0.968216 source latency _225_/CLK ^
-0.971634 target latency _223_/CLK ^
-0.100000 clock uncertainty
0.000000 CRPR
--------------
-0.103418 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_ss_125C_4v50 0.10348787397724864
======================= nom_ss_125C_4v50 Corner ===================================

Clock clk
0.971634 source latency _223_/CLK ^
-0.968146 target latency _265_/CLK ^
0.100000 clock uncertainty
0.000000 CRPR
--------------
0.103488 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_ss_125C_4v50 2.108041134652404
nom_ss_125C_4v50: 2.108041134652404
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_ss_125C_4v50 13.721452806804868
nom_ss_125C_4v50: 13.721452806804868
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_ss_125C_4v50 0.0
nom_ss_125C_4v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_ss_125C_4v50 0.0
nom_ss_125C_4v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_ss_125C_4v50 0
nom_ss_125C_4v50: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_ss_125C_4v50 0.0
nom_ss_125C_4v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_ss_125C_4v50 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_ss_125C_4v50 2.108041
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_ss_125C_4v50 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_ss_125C_4v50 13.721453
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.968146         network latency _265_/CLK
        4.825778 network latency _261_/CLK
---------------
0.968146 4.825778 latency
        3.857632 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
3.140134         network latency _233_/CLK
        4.222053 network latency _261_/CLK
---------------
3.140134 4.222053 latency
        1.081919 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.896094         network latency _265_/CLK
        0.899842 network latency _223_/CLK
---------------
0.896094 0.899842 latency
        0.003748 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 6.28 fmax = 159.27
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the nom_ss_125C_4v50 corner to /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-25-06/54-openroad-stapostpnr/nom_ss_125C_4v50/tiny_tonegen__nom_ss_125C_4v50.lib…
