--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/smartxplorer_results/run3/mcs_top.ncd
/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/smartxplorer_results/run3/mcs_top.pcf
-xml
/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/smartxplorer_results/run3/mcs_top.twx
-v 3 -s 2 -n 3 -fastpaths -ucf dp_dram.ucf -o
/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/smartxplorer_results/run3/mcs_top.twr

Design file:              mcs_top.ncd
Physical constraint file: mcs_top.pcf
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_hdmireset_path" TIG;

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/localRst (SLICE_X15Y89.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.700ns (data path - clock path skew + uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Data Path Delay:      12.516ns (Levels of Logic = 3)
  Clock Path Skew:      3.238ns (4.972 - 1.734)
  Source Clock:         sysClk rising at 30.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Maximum Data Path at Slow Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_hdmiOutIF/localRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y71.AQ      Tcko                  0.430   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X16Y89.B3      net (fanout=144)      5.461   clkRst/rstDelay<24>
    SLICE_X16Y89.B       Tilo                  0.235   ][159240_2744
                                                       lut13797_2743
    PLL_ADV_X0Y2.RST     net (fanout=3)        1.215   ][159240_2744
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.300   withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV
    SLICE_X7Y89.A2       net (fanout=2)        2.313   withHdmiTx.Inst_hdmiOutIF/pll_locked
    SLICE_X7Y89.AMUX     Tilo                  0.337   lut13534_2689
                                                       lut190753_34389
    SLICE_X15Y89.SR      net (fanout=1)        0.904   ][IN_virtPIBox_19446_34390
    SLICE_X15Y89.CLK     Trck                  0.321   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    -------------------------------------------------  ---------------------------
    Total                                     12.516ns (2.623ns logic, 9.893ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.995ns (data path - clock path skew + uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Data Path Delay:      8.811ns (Levels of Logic = 2)
  Clock Path Skew:      3.238ns (4.972 - 1.734)
  Source Clock:         sysClk rising at 30.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Maximum Data Path at Slow Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_hdmiOutIF/localRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y71.AQ      Tcko                  0.430   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X16Y89.B3      net (fanout=144)      5.461   clkRst/rstDelay<24>
    SLICE_X16Y89.B       Tilo                  0.235   ][159240_2744
                                                       lut13797_2743
    SLICE_X7Y89.A4       net (fanout=3)        1.123   ][159240_2744
    SLICE_X7Y89.AMUX     Tilo                  0.337   lut13534_2689
                                                       lut190753_34389
    SLICE_X15Y89.SR      net (fanout=1)        0.904   ][IN_virtPIBox_19446_34390
    SLICE_X15Y89.CLK     Trck                  0.321   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    -------------------------------------------------  ---------------------------
    Total                                      8.811ns (1.323ns logic, 7.488ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_hdmireset_path" TIG;
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/localRst (SLICE_X15Y89.SR), 2 paths
--------------------------------------------------------------------------------
Delay (hold path):      3.058ns (datapath - clock path skew - uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Data Path Delay:      4.983ns (Levels of Logic = 2)
  Clock Path Skew:      1.503ns (2.193 - 0.690)
  Source Clock:         sysClk rising at 40.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Minimum Data Path at Fast Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_hdmiOutIF/localRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y71.AQ      Tcko                  0.198   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X16Y89.B3      net (fanout=144)      3.205   clkRst/rstDelay<24>
    SLICE_X16Y89.B       Tilo                  0.142   ][159240_2744
                                                       lut13797_2743
    SLICE_X7Y89.A4       net (fanout=3)        0.588   ][159240_2744
    SLICE_X7Y89.AMUX     Tilo                  0.203   lut13534_2689
                                                       lut190753_34389
    SLICE_X15Y89.SR      net (fanout=1)        0.468   ][IN_virtPIBox_19446_34390
    SLICE_X15Y89.CLK     Tremck      (-Th)    -0.179   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    -------------------------------------------------  ---------------------------
    Total                                      4.983ns (0.722ns logic, 4.261ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Delay (hold path):      4.927ns (datapath - clock path skew - uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Data Path Delay:      6.852ns (Levels of Logic = 3)
  Clock Path Skew:      1.503ns (2.193 - 0.690)
  Source Clock:         sysClk rising at 40.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Minimum Data Path at Fast Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_hdmiOutIF/localRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y71.AQ      Tcko                  0.198   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X16Y89.B3      net (fanout=144)      3.205   clkRst/rstDelay<24>
    SLICE_X16Y89.B       Tilo                  0.142   ][159240_2744
                                                       lut13797_2743
    PLL_ADV_X0Y2.RST     net (fanout=3)        0.626   ][159240_2744
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         0.541   withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV
    SLICE_X7Y89.A2       net (fanout=2)        1.290   withHdmiTx.Inst_hdmiOutIF/pll_locked
    SLICE_X7Y89.AMUX     Tilo                  0.203   lut13534_2689
                                                       lut190753_34389
    SLICE_X15Y89.SR      net (fanout=1)        0.468   ][IN_virtPIBox_19446_34390
    SLICE_X15Y89.CLK     Tremck      (-Th)    -0.179   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    -------------------------------------------------  ---------------------------
    Total                                      6.852ns (1.263ns logic, 5.589ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_hdmireset2_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/rst_r0 (SLICE_X2Y65.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.727ns (data path - clock path skew + uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_dram_reader/rst_r0 (FF)
  Data Path Delay:      9.579ns (Levels of Logic = 1)
  Clock Path Skew:      3.274ns (5.008 - 1.734)
  Source Clock:         sysClk rising at 30.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Maximum Data Path at Slow Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_dram_reader/rst_r0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y71.AQ      Tcko                  0.430   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X16Y89.B3      net (fanout=144)      5.461   clkRst/rstDelay<24>
    SLICE_X16Y89.B       Tilo                  0.235   ][159240_2744
                                                       lut13797_2743
    SLICE_X2Y65.SR       net (fanout=3)        3.190   ][159240_2744
    SLICE_X2Y65.CLK      Trck                  0.263   withHdmiTx.Inst_dram_reader/rst_r1
                                                       withHdmiTx.Inst_dram_reader/rst_r0
    -------------------------------------------------  ---------------------------
    Total                                      9.579ns (0.928ns logic, 8.651ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_hdmireset2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/rst_r0 (SLICE_X2Y65.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      3.477ns (datapath - clock path skew - uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_dram_reader/rst_r0 (FF)
  Data Path Delay:      5.438ns (Levels of Logic = 1)
  Clock Path Skew:      1.539ns (2.229 - 0.690)
  Source Clock:         sysClk rising at 40.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Minimum Data Path at Fast Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_dram_reader/rst_r0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y71.AQ      Tcko                  0.198   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X16Y89.B3      net (fanout=144)      3.205   clkRst/rstDelay<24>
    SLICE_X16Y89.B       Tilo                  0.142   ][159240_2744
                                                       lut13797_2743
    SLICE_X2Y65.SR       net (fanout=3)        1.778   ][159240_2744
    SLICE_X2Y65.CLK      Tremck      (-Th)    -0.115   withHdmiTx.Inst_dram_reader/rst_r1
                                                       withHdmiTx.Inst_dram_reader/rst_r0
    -------------------------------------------------  ---------------------------
    Total                                      5.438ns (0.455ns logic, 4.983ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_hdmireset3_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/rst_r1 (SLICE_X2Y65.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.736ns (data path - clock path skew + uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_dram_reader/rst_r1 (FF)
  Data Path Delay:      9.588ns (Levels of Logic = 1)
  Clock Path Skew:      3.274ns (5.008 - 1.734)
  Source Clock:         sysClk rising at 30.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Maximum Data Path at Slow Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_dram_reader/rst_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y71.AQ      Tcko                  0.430   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X16Y89.B3      net (fanout=144)      5.461   clkRst/rstDelay<24>
    SLICE_X16Y89.B       Tilo                  0.235   ][159240_2744
                                                       lut13797_2743
    SLICE_X2Y65.SR       net (fanout=3)        3.190   ][159240_2744
    SLICE_X2Y65.CLK      Trck                  0.272   withHdmiTx.Inst_dram_reader/rst_r1
                                                       withHdmiTx.Inst_dram_reader/rst_r1
    -------------------------------------------------  ---------------------------
    Total                                      9.588ns (0.937ns logic, 8.651ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_hdmireset3_path" TIG;
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/rst_r1 (SLICE_X2Y65.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      3.476ns (datapath - clock path skew - uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_dram_reader/rst_r1 (FF)
  Data Path Delay:      5.437ns (Levels of Logic = 1)
  Clock Path Skew:      1.539ns (2.229 - 0.690)
  Source Clock:         sysClk rising at 40.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Minimum Data Path at Fast Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_dram_reader/rst_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y71.AQ      Tcko                  0.198   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X16Y89.B3      net (fanout=144)      3.205   clkRst/rstDelay<24>
    SLICE_X16Y89.B       Tilo                  0.142   ][159240_2744
                                                       lut13797_2743
    SLICE_X2Y65.SR       net (fanout=3)        1.778   ][159240_2744
    SLICE_X2Y65.CLK      Tremck      (-Th)    -0.114   withHdmiTx.Inst_dram_reader/rst_r1
                                                       withHdmiTx.Inst_dram_reader/rst_r1
    -------------------------------------------------  ---------------------------
    Total                                      5.437ns (0.454ns logic, 4.983ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Clk = PERIOD TIMEGRP "Clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 52 paths analyzed, 52 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.685ns.
--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P4CMDCA6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c3_p4_cmd_byte_addr_7 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          10.000ns
  Data Path Delay:      8.001ns (Levels of Logic = 0)
  Clock Path Skew:      1.615ns (8.571 - 6.956)
  Source Clock:         sysClk rising at 0.000ns
  Destination Clock:    Clk_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: c3_p4_cmd_byte_addr_7 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y66.BQ       Tcko                  0.525   c3_p4_cmd_byte_addr<5>
                                                       c3_p4_cmd_byte_addr_7
    MCB_X0Y1.P4CMDCA6    net (fanout=1)        7.060   c3_p4_cmd_byte_addr<7>
    MCB_X0Y1.P4CMDCLK    Tmcbdck_CMDCA         0.416   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      8.001ns (0.941ns logic, 7.060ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P4WRDATA10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c3_p4_wr_data_8 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          10.000ns
  Data Path Delay:      5.743ns (Levels of Logic = 0)
  Clock Path Skew:      -0.611ns (6.343 - 6.954)
  Source Clock:         sysClk rising at 0.000ns
  Destination Clock:    Clk_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: c3_p4_wr_data_8 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y51.BMUX     Tshcko                0.518   c3_p4_wr_data<16>
                                                       c3_p4_wr_data_8
    MCB_X0Y1.P4WRDATA10  net (fanout=6)        4.529   c3_p4_wr_data<8>
    MCB_X0Y1.P4CLK       Tmcbdck_WRDATA        0.696   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      5.743ns (1.214ns logic, 4.529ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P4WRDATA9), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c3_p4_wr_data_8 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          10.000ns
  Data Path Delay:      5.743ns (Levels of Logic = 0)
  Clock Path Skew:      -0.611ns (6.343 - 6.954)
  Source Clock:         sysClk rising at 0.000ns
  Destination Clock:    Clk_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: c3_p4_wr_data_8 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y51.BMUX     Tshcko                0.518   c3_p4_wr_data<16>
                                                       c3_p4_wr_data_8
    MCB_X0Y1.P4WRDATA9   net (fanout=6)        4.529   c3_p4_wr_data<8>
    MCB_X0Y1.P4CLK       Tmcbdck_WRDATA        0.696   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      5.743ns (1.214ns logic, 4.529ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Clk = PERIOD TIMEGRP "Clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P4CMDCA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.202ns (requirement - (clock path skew + uncertainty - data path))
  Source:               c3_p4_cmd_byte_addr_6 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      3.345ns (Levels of Logic = 0)
  Clock Path Skew:      2.844ns (5.225 - 2.381)
  Source Clock:         sysClk rising at 10.000ns
  Destination Clock:    Clk_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Fast Process Corner: c3_p4_cmd_byte_addr_6 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y66.CQ       Tcko                  0.234   c3_p4_cmd_byte_addr<5>
                                                       c3_p4_cmd_byte_addr_6
    MCB_X0Y1.P4CMDCA5    net (fanout=1)        3.082   c3_p4_cmd_byte_addr<6>
    MCB_X0Y1.P4CMDCLK    Tmcbckd_CMDCA(-Th)    -0.029   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      3.345ns (0.263ns logic, 3.082ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P4CMDRA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.292ns (requirement - (clock path skew + uncertainty - data path))
  Source:               c3_p4_cmd_byte_addr_16 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      3.438ns (Levels of Logic = 0)
  Clock Path Skew:      2.847ns (5.225 - 2.378)
  Source Clock:         sysClk rising at 10.000ns
  Destination Clock:    Clk_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Fast Process Corner: c3_p4_cmd_byte_addr_16 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y67.DQ       Tcko                  0.198   c3_p4_cmd_byte_addr<16>
                                                       c3_p4_cmd_byte_addr_16
    MCB_X0Y1.P4CMDRA2    net (fanout=1)        3.211   c3_p4_cmd_byte_addr<16>
    MCB_X0Y1.P4CMDCLK    Tmcbckd_CMDRA(-Th)    -0.029   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      3.438ns (0.227ns logic, 3.211ns route)
                                                       (6.6% logic, 93.4% route)

--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P4CMDRA8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.296ns (requirement - (clock path skew + uncertainty - data path))
  Source:               c3_p4_cmd_byte_addr_22 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      3.443ns (Levels of Logic = 0)
  Clock Path Skew:      2.848ns (5.225 - 2.377)
  Source Clock:         sysClk rising at 10.000ns
  Destination Clock:    Clk_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Fast Process Corner: c3_p4_cmd_byte_addr_22 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y68.BQ       Tcko                  0.198   c3_p4_cmd_byte_addr<26>
                                                       c3_p4_cmd_byte_addr_22
    MCB_X0Y1.P4CMDRA8    net (fanout=1)        3.216   c3_p4_cmd_byte_addr<22>
    MCB_X0Y1.P4CMDCLK    Tmcbckd_CMDRA(-Th)    -0.029   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      3.443ns (0.227ns logic, 3.216ns route)
                                                       (6.6% logic, 93.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk = PERIOD TIMEGRP "Clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.615ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: clkRst/CLK_500
--------------------------------------------------------------------------------
Slack: 0.615ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: clkRst/CLK_500_n
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkRst/clkGen/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: clkRst/clkGen/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: clkRst/CLK_IN
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkRst_CLK_100s = PERIOD TIMEGRP "clkRst_CLK_100s" TS_Clk 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 183816306 paths analyzed, 20050 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.996ns.
--------------------------------------------------------------------------------

Paths for end point MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000073 (SLICE_X52Y73.CIN), 1070955 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               regs_13_19 (FF)
  Destination:          MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000073 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.357ns (Levels of Logic = 7)
  Clock Path Skew:      -0.420ns (2.013 - 2.433)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.219ns

  Clock Uncertainty:          0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: regs_13_19 to MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000073
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y52.CQ      Tcko                  0.430   regs_13<20>
                                                       regs_13_19
    SLICE_X42Y70.B4      net (fanout=47)       2.967   regs_13<19>
    SLICE_X42Y70.CMUX    Topbc                 0.613   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000002ef
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000440
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000cd
    SLICE_X44Y77.C6      net (fanout=2)        1.275   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000029a
    SLICE_X44Y77.COUT    Topcyc                0.328   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000021a
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000004fa
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000176
    SLICE_X44Y78.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000021a
    SLICE_X44Y78.AMUX    Tcina                 0.220   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000217
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000170
    SLICE_X46Y72.C6      net (fanout=2)        1.125   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000026b
    SLICE_X46Y72.COUT    Topcyc                0.325   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000001f7
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000144
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000140
    SLICE_X46Y73.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000001f7
    SLICE_X46Y73.AMUX    Tcina                 0.210   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000001f1
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000136
    SLICE_X52Y72.D5      net (fanout=2)        1.230   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000001b5
    SLICE_X52Y72.COUT    Topcyd                0.312   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000012b
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000038
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000037
    SLICE_X52Y73.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000090
    SLICE_X52Y73.CLK     Tcinck                0.313   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000012f
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000073
    -------------------------------------------------  ---------------------------
    Total                                      9.357ns (2.751ns logic, 6.606ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               regs_13_19 (FF)
  Destination:          MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000073 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.313ns (Levels of Logic = 7)
  Clock Path Skew:      -0.420ns (2.013 - 2.433)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.219ns

  Clock Uncertainty:          0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: regs_13_19 to MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000073
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y52.CQ      Tcko                  0.430   regs_13<20>
                                                       regs_13_19
    SLICE_X42Y70.B4      net (fanout=47)       2.967   regs_13<19>
    SLICE_X42Y70.BMUX    Topbb                 0.428   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000002ef
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000440
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000cd
    SLICE_X44Y77.B6      net (fanout=2)        1.261   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000002a0
    SLICE_X44Y77.COUT    Topcyb                0.483   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000021a
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000004fb
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000176
    SLICE_X44Y78.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000021a
    SLICE_X44Y78.AMUX    Tcina                 0.220   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000217
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000170
    SLICE_X46Y72.C6      net (fanout=2)        1.125   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000026b
    SLICE_X46Y72.COUT    Topcyc                0.325   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000001f7
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000144
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000140
    SLICE_X46Y73.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000001f7
    SLICE_X46Y73.AMUX    Tcina                 0.210   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000001f1
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000136
    SLICE_X52Y72.D5      net (fanout=2)        1.230   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000001b5
    SLICE_X52Y72.COUT    Topcyd                0.312   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000012b
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000038
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000037
    SLICE_X52Y73.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000090
    SLICE_X52Y73.CLK     Tcinck                0.313   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000012f
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000073
    -------------------------------------------------  ---------------------------
    Total                                      9.313ns (2.721ns logic, 6.592ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               regs_13_11 (FF)
  Destination:          MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000073 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.315ns (Levels of Logic = 8)
  Clock Path Skew:      -0.415ns (2.013 - 2.428)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.219ns

  Clock Uncertainty:          0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: regs_13_11 to MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000073
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y54.CQ      Tcko                  0.430   regs_13<11>
                                                       regs_13_11
    SLICE_X44Y69.A4      net (fanout=47)       3.068   regs_13<11>
    SLICE_X44Y69.COUT    Topcya                0.474   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000305
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000419
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000e3
    SLICE_X44Y70.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000305
    SLICE_X44Y70.BMUX    Tcinb                 0.310   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000002f9
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000d7
    SLICE_X48Y75.B6      net (fanout=1)        0.987   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000002b4
    SLICE_X48Y75.COUT    Topcyb                0.483   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000005f
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000001b0
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000001a9
    SLICE_X48Y76.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000245
    SLICE_X48Y76.BMUX    Tcinb                 0.310   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000023d
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000019d
    SLICE_X46Y72.D3      net (fanout=1)        0.886   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000027b
    SLICE_X46Y72.COUT    Topcyd                0.290   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000001f7
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000141
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000140
    SLICE_X46Y73.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000001f7
    SLICE_X46Y73.AMUX    Tcina                 0.210   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000001f1
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000136
    SLICE_X52Y72.D5      net (fanout=2)        1.230   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000001b5
    SLICE_X52Y72.COUT    Topcyd                0.312   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000012b
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000038
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000037
    SLICE_X52Y73.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000090
    SLICE_X52Y73.CLK     Tcinck                0.313   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000012f
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000073
    -------------------------------------------------  ---------------------------
    Total                                      9.315ns (3.132ns logic, 6.183ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000072 (SLICE_X52Y74.CIN), 1977942 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               regs_13_19 (FF)
  Destination:          MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000072 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.353ns (Levels of Logic = 8)
  Clock Path Skew:      -0.417ns (2.016 - 2.433)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.219ns

  Clock Uncertainty:          0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: regs_13_19 to MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000072
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y52.CQ      Tcko                  0.430   regs_13<20>
                                                       regs_13_19
    SLICE_X42Y70.B4      net (fanout=47)       2.967   regs_13<19>
    SLICE_X42Y70.CMUX    Topbc                 0.613   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000002ef
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000440
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000cd
    SLICE_X44Y77.C6      net (fanout=2)        1.275   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000029a
    SLICE_X44Y77.COUT    Topcyc                0.328   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000021a
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000004fa
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000176
    SLICE_X44Y78.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000021a
    SLICE_X44Y78.AMUX    Tcina                 0.220   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000217
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000170
    SLICE_X46Y72.C6      net (fanout=2)        1.125   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000026b
    SLICE_X46Y72.COUT    Topcyc                0.325   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000001f7
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000144
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000140
    SLICE_X46Y73.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000001f7
    SLICE_X46Y73.AMUX    Tcina                 0.210   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000001f1
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000136
    SLICE_X52Y72.D5      net (fanout=2)        1.230   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000001b5
    SLICE_X52Y72.COUT    Topcyd                0.312   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000012b
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000038
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000037
    SLICE_X52Y73.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000090
    SLICE_X52Y73.COUT    Tbyp                  0.093   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000012f
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b
    SLICE_X52Y74.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000088
    SLICE_X52Y74.CLK     Tcinck                0.213   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000130
                                                       PhysOnlyBuf
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000072
    -------------------------------------------------  ---------------------------
    Total                                      9.353ns (2.744ns logic, 6.609ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               regs_13_19 (FF)
  Destination:          MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000072 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.309ns (Levels of Logic = 8)
  Clock Path Skew:      -0.417ns (2.016 - 2.433)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.219ns

  Clock Uncertainty:          0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: regs_13_19 to MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000072
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y52.CQ      Tcko                  0.430   regs_13<20>
                                                       regs_13_19
    SLICE_X42Y70.B4      net (fanout=47)       2.967   regs_13<19>
    SLICE_X42Y70.BMUX    Topbb                 0.428   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000002ef
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000440
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000cd
    SLICE_X44Y77.B6      net (fanout=2)        1.261   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000002a0
    SLICE_X44Y77.COUT    Topcyb                0.483   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000021a
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000004fb
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000176
    SLICE_X44Y78.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000021a
    SLICE_X44Y78.AMUX    Tcina                 0.220   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000217
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000170
    SLICE_X46Y72.C6      net (fanout=2)        1.125   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000026b
    SLICE_X46Y72.COUT    Topcyc                0.325   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000001f7
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000144
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000140
    SLICE_X46Y73.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000001f7
    SLICE_X46Y73.AMUX    Tcina                 0.210   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000001f1
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000136
    SLICE_X52Y72.D5      net (fanout=2)        1.230   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000001b5
    SLICE_X52Y72.COUT    Topcyd                0.312   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000012b
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000038
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000037
    SLICE_X52Y73.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000090
    SLICE_X52Y73.COUT    Tbyp                  0.093   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000012f
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b
    SLICE_X52Y74.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000088
    SLICE_X52Y74.CLK     Tcinck                0.213   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000130
                                                       PhysOnlyBuf
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000072
    -------------------------------------------------  ---------------------------
    Total                                      9.309ns (2.714ns logic, 6.595ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               regs_13_11 (FF)
  Destination:          MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000072 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.311ns (Levels of Logic = 9)
  Clock Path Skew:      -0.412ns (2.016 - 2.428)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.219ns

  Clock Uncertainty:          0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: regs_13_11 to MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000072
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y54.CQ      Tcko                  0.430   regs_13<11>
                                                       regs_13_11
    SLICE_X44Y69.A4      net (fanout=47)       3.068   regs_13<11>
    SLICE_X44Y69.COUT    Topcya                0.474   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000305
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000419
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000e3
    SLICE_X44Y70.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000305
    SLICE_X44Y70.BMUX    Tcinb                 0.310   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000002f9
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000d7
    SLICE_X48Y75.B6      net (fanout=1)        0.987   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000002b4
    SLICE_X48Y75.COUT    Topcyb                0.483   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000005f
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000001b0
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000001a9
    SLICE_X48Y76.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000245
    SLICE_X48Y76.BMUX    Tcinb                 0.310   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000023d
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000019d
    SLICE_X46Y72.D3      net (fanout=1)        0.886   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000027b
    SLICE_X46Y72.COUT    Topcyd                0.290   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000001f7
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000141
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000140
    SLICE_X46Y73.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000001f7
    SLICE_X46Y73.AMUX    Tcina                 0.210   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000001f1
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000136
    SLICE_X52Y72.D5      net (fanout=2)        1.230   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000001b5
    SLICE_X52Y72.COUT    Topcyd                0.312   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000012b
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000038
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000037
    SLICE_X52Y73.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000090
    SLICE_X52Y73.COUT    Tbyp                  0.093   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000012f
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b
    SLICE_X52Y74.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000088
    SLICE_X52Y74.CLK     Tcinck                0.213   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000130
                                                       PhysOnlyBuf
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000072
    -------------------------------------------------  ---------------------------
    Total                                      9.311ns (3.125ns logic, 6.186ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk00000072 (SLICE_X34Y67.CIN), 1838611 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               regs_13_9 (FF)
  Destination:          MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk00000072 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.362ns (Levels of Logic = 8)
  Clock Path Skew:      -0.407ns (2.024 - 2.431)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.219ns

  Clock Uncertainty:          0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: regs_13_9 to MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk00000072
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y53.DQ      Tcko                  0.525   regs_13<9>
                                                       regs_13_9
    SLICE_X50Y48.C2      net (fanout=48)       1.721   regs_13<9>
    SLICE_X50Y48.COUT    Topcyc                0.325   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/sig00000311
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk0000041b
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk000000ef
    SLICE_X50Y49.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/sig00000311
    SLICE_X50Y49.COUT    Tbyp                  0.091   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/sig00000305
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk000000e3
    SLICE_X50Y50.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/sig00000305
    SLICE_X50Y50.AMUX    Tcina                 0.210   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/sig000002f9
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk000000d7
    SLICE_X38Y50.A4      net (fanout=1)        1.264   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/sig000002ba
    SLICE_X38Y50.DMUX    Topad                 0.667   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/sig00000245
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk000001b3
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk000001a9
    SLICE_X36Y59.B5      net (fanout=1)        1.676   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/sig00000279
    SLICE_X36Y59.COUT    Topcyb                0.448   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/sig000001f7
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk00000147
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk00000140
    SLICE_X36Y60.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/sig000001f7
    SLICE_X36Y60.BMUX    Tcinb                 0.277   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/sig000001f1
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk00000136
    SLICE_X34Y66.A2      net (fanout=2)        1.459   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/sig000001b6
    SLICE_X34Y66.COUT    Topcya                0.474   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/sig0000012f
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk00000035
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk0000002b
    SLICE_X34Y67.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/sig00000088
    SLICE_X34Y67.CLK     Tcinck                0.213   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/sig00000130
                                                       PhysOnlyBuf
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk00000072
    -------------------------------------------------  ---------------------------
    Total                                      9.362ns (3.230ns logic, 6.132ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               regs_13_6 (FF)
  Destination:          MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk00000072 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.354ns (Levels of Logic = 7)
  Clock Path Skew:      -0.407ns (2.024 - 2.431)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.219ns

  Clock Uncertainty:          0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: regs_13_6 to MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk00000072
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y53.BQ      Tcko                  0.430   regs_13<8>
                                                       regs_13_6
    SLICE_X50Y49.D1      net (fanout=97)       1.892   regs_13<6>
    SLICE_X50Y49.COUT    Topcyd                0.335   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/sig00000305
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk0000011c
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk000000e3
    SLICE_X50Y50.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/sig00000305
    SLICE_X50Y50.AMUX    Tcina                 0.210   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/sig000002f9
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk000000d7
    SLICE_X38Y50.A4      net (fanout=1)        1.264   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/sig000002ba
    SLICE_X38Y50.DMUX    Topad                 0.667   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/sig00000245
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk000001b3
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk000001a9
    SLICE_X36Y59.B5      net (fanout=1)        1.676   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/sig00000279
    SLICE_X36Y59.COUT    Topcyb                0.448   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/sig000001f7
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk00000147
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk00000140
    SLICE_X36Y60.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/sig000001f7
    SLICE_X36Y60.BMUX    Tcinb                 0.277   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/sig000001f1
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk00000136
    SLICE_X34Y66.A2      net (fanout=2)        1.459   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/sig000001b6
    SLICE_X34Y66.COUT    Topcya                0.474   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/sig0000012f
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk00000035
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk0000002b
    SLICE_X34Y67.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/sig00000088
    SLICE_X34Y67.CLK     Tcinck                0.213   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/sig00000130
                                                       PhysOnlyBuf
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk00000072
    -------------------------------------------------  ---------------------------
    Total                                      9.354ns (3.054ns logic, 6.300ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               regs_13_9 (FF)
  Destination:          MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk00000072 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.336ns (Levels of Logic = 8)
  Clock Path Skew:      -0.407ns (2.024 - 2.431)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.219ns

  Clock Uncertainty:          0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: regs_13_9 to MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk00000072
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y53.DQ      Tcko                  0.525   regs_13<9>
                                                       regs_13_9
    SLICE_X50Y48.C2      net (fanout=48)       1.721   regs_13<9>
    SLICE_X50Y48.CMUX    Topcc                 0.469   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/sig00000311
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk0000041b
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk000000ef
    SLICE_X38Y48.C3      net (fanout=1)        1.321   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/sig000002de
    SLICE_X38Y48.COUT    Topcyc                0.328   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/sig00000255
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk000001c5
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk000001c1
    SLICE_X38Y49.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/sig00000255
    SLICE_X38Y49.COUT    Tbyp                  0.093   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/sig0000024d
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk000001b5
    SLICE_X38Y50.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/sig0000024d
    SLICE_X38Y50.DMUX    Tcind                 0.320   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/sig00000245
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk000001a9
    SLICE_X36Y59.B5      net (fanout=1)        1.676   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/sig00000279
    SLICE_X36Y59.COUT    Topcyb                0.448   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/sig000001f7
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk00000147
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk00000140
    SLICE_X36Y60.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/sig000001f7
    SLICE_X36Y60.BMUX    Tcinb                 0.277   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/sig000001f1
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk00000136
    SLICE_X34Y66.A2      net (fanout=2)        1.459   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/sig000001b6
    SLICE_X34Y66.COUT    Topcya                0.474   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/sig0000012f
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk00000035
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk0000002b
    SLICE_X34Y67.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/sig00000088
    SLICE_X34Y67.CLK     Tcinck                0.213   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/sig00000130
                                                       PhysOnlyBuf
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk00000072
    -------------------------------------------------  ---------------------------
    Total                                      9.336ns (3.147ns logic, 6.189ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkRst_CLK_100s = PERIOD TIMEGRP "clkRst_CLK_100s" TS_Clk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point c3_p4_cmd_byte_addr_13 (SLICE_X5Y67.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.305ns (requirement - (clock path skew + uncertainty - data path))
  Source:               regs_14_13 (FF)
  Destination:          c3_p4_cmd_byte_addr_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.949 - 0.911)
  Source Clock:         cpuClk rising at 10.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.219ns

  Clock Uncertainty:          0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: regs_14_13 to c3_p4_cmd_byte_addr_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y64.AQ       Tcko                  0.198   regs_14<16>
                                                       regs_14_13
    SLICE_X5Y67.AX       net (fanout=1)        0.305   regs_14<13>
    SLICE_X5Y67.CLK      Tckdi       (-Th)    -0.059   c3_p4_cmd_byte_addr<16>
                                                       c3_p4_cmd_byte_addr_13
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.257ns logic, 0.305ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point c3_p4_cmd_byte_addr_15 (SLICE_X5Y67.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.308ns (requirement - (clock path skew + uncertainty - data path))
  Source:               regs_14_15 (FF)
  Destination:          c3_p4_cmd_byte_addr_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.565ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.949 - 0.911)
  Source Clock:         cpuClk rising at 10.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.219ns

  Clock Uncertainty:          0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: regs_14_15 to c3_p4_cmd_byte_addr_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y64.CQ       Tcko                  0.198   regs_14<16>
                                                       regs_14_15
    SLICE_X5Y67.CX       net (fanout=1)        0.308   regs_14<15>
    SLICE_X5Y67.CLK      Tckdi       (-Th)    -0.059   c3_p4_cmd_byte_addr<16>
                                                       c3_p4_cmd_byte_addr_15
    -------------------------------------------------  ---------------------------
    Total                                      0.565ns (0.257ns logic, 0.308ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Paths for end point MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_2_I/blk00000029 (DSP48_X0Y11.A12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.333ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000003e2 (FF)
  Destination:          MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_2_I/blk00000029 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.336ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.076 - 0.073)
  Source Clock:         sysClk rising at 10.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000003e2 to MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_2_I/blk00000029
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y47.DQ       Tcko                  0.198   MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/mul_1_result<19>
                                                       MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000003e2
    DSP48_X0Y11.A12      net (fanout=2)        0.175   MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/mul_1_result<19>
    DSP48_X0Y11.CLK      Tdspckd_A_A1REG(-Th)     0.037   MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_2_I/blk00000029
                                                       MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_2_I/blk00000029
    -------------------------------------------------  ---------------------------
    Total                                      0.336ns (0.161ns logic, 0.175ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkRst_CLK_100s = PERIOD TIMEGRP "clkRst_CLK_100s" TS_Clk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.486ns (period - min period limit)
  Period: 1.538ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: withHdmiTx.Inst_hdmiOutIF/clk_650
--------------------------------------------------------------------------------
Slack: 5.148ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 4.852ns (206.101MHz) (Tdspper_AREG_PREG)
  Physical resource: MBPIPE_I/GEN_ELEMENTS[4].LAST.MBROT_PIPE_ELEMENT_I/FSQR_1_1_I/blk00000029/CLK
  Logical resource: MBPIPE_I/GEN_ELEMENTS[4].LAST.MBROT_PIPE_ELEMENT_I/FSQR_1_1_I/blk00000029/CLK
  Location pin: DSP48_X0Y26.CLK
  Clock network: sysClk
--------------------------------------------------------------------------------
Slack: 5.148ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 4.852ns (206.101MHz) (Tdspper_AREG_PREG)
  Physical resource: MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FSQR_1_1_I/blk00000029/CLK
  Logical resource: MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FSQR_1_1_I/blk00000029/CLK
  Location pin: DSP48_X0Y16.CLK
  Clock network: sysClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkRst_CLK_500_n = PERIOD TIMEGRP "clkRst_CLK_500_n" 
TS_Clk / 6 PHASE         0.833333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkRst_CLK_500_n = PERIOD TIMEGRP "clkRst_CLK_500_n" TS_Clk / 6 PHASE
        0.833333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.067ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: clkMem2x180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkRst_clkGen_clkout5 = PERIOD TIMEGRP 
"clkRst_clkGen_clkout5" TS_Clk / 0.5         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 17457 paths analyzed, 1657 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.202ns.
--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1 (ILOGIC_X0Y117.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkRst/localRst (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.638ns (Levels of Logic = 2)
  Clock Path Skew:      0.547ns (1.257 - 0.710)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkRst/localRst to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y40.DQ      Tcko                  0.430   clkRst/localRst
                                                       clkRst/localRst
    SLICE_X7Y89.B4       net (fanout=6)        7.230   clkRst/localRst
    SLICE_X7Y89.B        Tilo                  0.259   lut13534_2689
                                                       lut13534_2689
    SLICE_X1Y71.D4       net (fanout=6)        1.872   lut13534_2689
    SLICE_X1Y71.D        Tilo                  0.259   ][158986_2690
                                                       ][158986_2690_INV_0
    ILOGIC_X0Y117.SR     net (fanout=58)       6.846   ][158986_2690
    ILOGIC_X0Y117.CLK0   Tirsrck               0.742   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
    -------------------------------------------------  ---------------------------
    Total                                     17.638ns (1.690ns logic, 15.948ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.246ns (Levels of Logic = 3)
  Clock Path Skew:      0.530ns (1.165 - 0.635)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y89.BMUX     Tshcko                0.518   lut13534_2689
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window
    SLICE_X9Y83.A3       net (fanout=3)        1.104   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window
    SLICE_X9Y83.A        Tilo                  0.259   ][123872_14127
                                                       lut13533_2688
    SLICE_X7Y89.B3       net (fanout=2)        1.387   ][123872_14127
    SLICE_X7Y89.B        Tilo                  0.259   lut13534_2689
                                                       lut13534_2689
    SLICE_X1Y71.D4       net (fanout=6)        1.872   lut13534_2689
    SLICE_X1Y71.D        Tilo                  0.259   ][158986_2690
                                                       ][158986_2690_INV_0
    ILOGIC_X0Y117.SR     net (fanout=58)       6.846   ][158986_2690
    ILOGIC_X0Y117.CLK0   Tirsrck               0.742   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
    -------------------------------------------------  ---------------------------
    Total                                     13.246ns (2.037ns logic, 11.209ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.714ns (Levels of Logic = 3)
  Clock Path Skew:      0.528ns (1.165 - 0.637)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y85.AQ       Tcko                  0.430   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X9Y83.A6       net (fanout=2)        0.660   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X9Y83.A        Tilo                  0.259   ][123872_14127
                                                       lut13533_2688
    SLICE_X7Y89.B3       net (fanout=2)        1.387   ][123872_14127
    SLICE_X7Y89.B        Tilo                  0.259   lut13534_2689
                                                       lut13534_2689
    SLICE_X1Y71.D4       net (fanout=6)        1.872   lut13534_2689
    SLICE_X1Y71.D        Tilo                  0.259   ][158986_2690
                                                       ][158986_2690_INV_0
    ILOGIC_X0Y117.SR     net (fanout=58)       6.846   ][158986_2690
    ILOGIC_X0Y117.CLK0   Tirsrck               0.742   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
    -------------------------------------------------  ---------------------------
    Total                                     12.714ns (1.949ns logic, 10.765ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2 (SLICE_X0Y125.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkRst/localRst (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.838ns (Levels of Logic = 2)
  Clock Path Skew:      0.010ns (0.720 - 0.710)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkRst/localRst to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y40.DQ      Tcko                  0.430   clkRst/localRst
                                                       clkRst/localRst
    SLICE_X7Y89.B4       net (fanout=6)        7.230   clkRst/localRst
    SLICE_X7Y89.B        Tilo                  0.259   lut13534_2689
                                                       lut13534_2689
    SLICE_X1Y71.D4       net (fanout=6)        1.872   lut13534_2689
    SLICE_X1Y71.D        Tilo                  0.259   ][158986_2690
                                                       ][158986_2690_INV_0
    SLICE_X0Y125.SR      net (fanout=58)       6.603   ][158986_2690
    SLICE_X0Y125.CLK     Trck                  0.185   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2
    -------------------------------------------------  ---------------------------
    Total                                     16.838ns (1.133ns logic, 15.705ns route)
                                                       (6.7% logic, 93.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.446ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.628 - 0.635)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y89.BMUX     Tshcko                0.518   lut13534_2689
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window
    SLICE_X9Y83.A3       net (fanout=3)        1.104   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window
    SLICE_X9Y83.A        Tilo                  0.259   ][123872_14127
                                                       lut13533_2688
    SLICE_X7Y89.B3       net (fanout=2)        1.387   ][123872_14127
    SLICE_X7Y89.B        Tilo                  0.259   lut13534_2689
                                                       lut13534_2689
    SLICE_X1Y71.D4       net (fanout=6)        1.872   lut13534_2689
    SLICE_X1Y71.D        Tilo                  0.259   ][158986_2690
                                                       ][158986_2690_INV_0
    SLICE_X0Y125.SR      net (fanout=58)       6.603   ][158986_2690
    SLICE_X0Y125.CLK     Trck                  0.185   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2
    -------------------------------------------------  ---------------------------
    Total                                     12.446ns (1.480ns logic, 10.966ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.914ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.628 - 0.637)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y85.AQ       Tcko                  0.430   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X9Y83.A6       net (fanout=2)        0.660   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X9Y83.A        Tilo                  0.259   ][123872_14127
                                                       lut13533_2688
    SLICE_X7Y89.B3       net (fanout=2)        1.387   ][123872_14127
    SLICE_X7Y89.B        Tilo                  0.259   lut13534_2689
                                                       lut13534_2689
    SLICE_X1Y71.D4       net (fanout=6)        1.872   lut13534_2689
    SLICE_X1Y71.D        Tilo                  0.259   ][158986_2690
                                                       ][158986_2690_INV_0
    SLICE_X0Y125.SR      net (fanout=58)       6.603   ][158986_2690
    SLICE_X0Y125.CLK     Trck                  0.185   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2
    -------------------------------------------------  ---------------------------
    Total                                     11.914ns (1.392ns logic, 10.522ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1 (ILOGIC_X0Y37.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkRst/localRst (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.659ns (Levels of Logic = 2)
  Clock Path Skew:      0.532ns (1.145 - 0.613)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkRst/localRst to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y40.DQ      Tcko                  0.430   clkRst/localRst
                                                       clkRst/localRst
    SLICE_X7Y89.B4       net (fanout=6)        7.230   clkRst/localRst
    SLICE_X7Y89.B        Tilo                  0.259   lut13534_2689
                                                       lut13534_2689
    SLICE_X1Y71.D4       net (fanout=6)        1.872   lut13534_2689
    SLICE_X1Y71.D        Tilo                  0.259   ][158986_2690
                                                       ][158986_2690_INV_0
    ILOGIC_X0Y37.SR      net (fanout=58)       5.867   ][158986_2690
    ILOGIC_X0Y37.CLK0    Tirsrck               0.742   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1
    -------------------------------------------------  ---------------------------
    Total                                     16.659ns (1.690ns logic, 14.969ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.267ns (Levels of Logic = 3)
  Clock Path Skew:      0.505ns (1.237 - 0.732)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y89.BMUX     Tshcko                0.518   lut13534_2689
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window
    SLICE_X9Y83.A3       net (fanout=3)        1.104   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window
    SLICE_X9Y83.A        Tilo                  0.259   ][123872_14127
                                                       lut13533_2688
    SLICE_X7Y89.B3       net (fanout=2)        1.387   ][123872_14127
    SLICE_X7Y89.B        Tilo                  0.259   lut13534_2689
                                                       lut13534_2689
    SLICE_X1Y71.D4       net (fanout=6)        1.872   lut13534_2689
    SLICE_X1Y71.D        Tilo                  0.259   ][158986_2690
                                                       ][158986_2690_INV_0
    ILOGIC_X0Y37.SR      net (fanout=58)       5.867   ][158986_2690
    ILOGIC_X0Y37.CLK0    Tirsrck               0.742   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1
    -------------------------------------------------  ---------------------------
    Total                                     12.267ns (2.037ns logic, 10.230ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.735ns (Levels of Logic = 3)
  Clock Path Skew:      0.503ns (1.237 - 0.734)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y85.AQ       Tcko                  0.430   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X9Y83.A6       net (fanout=2)        0.660   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X9Y83.A        Tilo                  0.259   ][123872_14127
                                                       lut13533_2688
    SLICE_X7Y89.B3       net (fanout=2)        1.387   ][123872_14127
    SLICE_X7Y89.B        Tilo                  0.259   lut13534_2689
                                                       lut13534_2689
    SLICE_X1Y71.D4       net (fanout=6)        1.872   lut13534_2689
    SLICE_X1Y71.D        Tilo                  0.259   ][158986_2690
                                                       ][158986_2690_INV_0
    ILOGIC_X0Y37.SR      net (fanout=58)       5.867   ][158986_2690
    ILOGIC_X0Y37.CLK0    Tirsrck               0.742   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1
    -------------------------------------------------  ---------------------------
    Total                                     11.735ns (1.949ns logic, 9.786ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkRst_clkGen_clkout5 = PERIOD TIMEGRP "clkRst_clkGen_clkout5" TS_Clk / 0.5
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST_BRB0 (SLICE_X7Y95.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.400ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST_BRB0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.423ns (Levels of Logic = 0)
  Clock Path Skew:      0.023ns (0.216 - 0.193)
  Source Clock:         clkDrp rising at 20.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y98.AQ       Tcko                  0.198   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X7Y95.SR       net (fanout=76)       0.356   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X7Y95.CLK      Tcksr       (-Th)     0.131   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST_BRB1
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      0.423ns (0.067ns logic, 0.356ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST_BRB1 (SLICE_X7Y95.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.403ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST_BRB1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.426ns (Levels of Logic = 0)
  Clock Path Skew:      0.023ns (0.216 - 0.193)
  Source Clock:         clkDrp rising at 20.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y98.AQ       Tcko                  0.198   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X7Y95.SR       net (fanout=76)       0.356   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X7Y95.CLK      Tcksr       (-Th)     0.128   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST_BRB1
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      0.426ns (0.070ns logic, 0.356ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd4 (SLICE_X24Y119.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd4 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkDrp rising at 20.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd4 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y119.AQ     Tcko                  0.200   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg<7>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd4
    SLICE_X24Y119.A6     net (fanout=12)       0.030   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd4
    SLICE_X24Y119.CLK    Tah         (-Th)    -0.190   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg<7>
                                                       lut126337_15046
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.390ns logic, 0.030ns route)
                                                       (92.9% logic, 7.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkRst_clkGen_clkout5 = PERIOD TIMEGRP "clkRst_clkGen_clkout5" TS_Clk / 0.5
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clkRst/clkGen/clkout6_buf/I0
  Logical resource: clkRst/clkGen/clkout6_buf/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: clkRst/clkGen/clkout5
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/CLK0
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/CLK0
  Location pin: ILOGIC_X0Y117.CLK0
  Clock network: clkDrp
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/SR
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/SR
  Location pin: ILOGIC_X0Y117.SR
  Clock network: ][158986_2690
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkRst_CLK_500 = PERIOD TIMEGRP "clkRst_CLK_500" TS_Clk / 
6 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkRst_CLK_500 = PERIOD TIMEGRP "clkRst_CLK_500" TS_Clk / 6 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.067ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: clkMem2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkRst_CLK_100c = PERIOD TIMEGRP "clkRst_CLK_100c" TS_Clk 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 219487 paths analyzed, 7652 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.950ns.
--------------------------------------------------------------------------------

Paths for end point regs_9_3 (SLICE_X26Y15.CE), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          regs_9_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.358ns (Levels of Logic = 1)
  Clock Path Skew:      -0.373ns (2.052 - 2.425)
  Source Clock:         sysClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.219ns

  Clock Uncertainty:          0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: clkRst/rstDelay_24 to regs_9_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y71.AQ      Tcko                  0.430   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X41Y49.A5      net (fanout=144)      3.997   clkRst/rstDelay<24>
    SLICE_X41Y49.AMUX    Tilo                  0.337   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/sig000001da
                                                       lut122439_13774
    SLICE_X26Y15.CE      net (fanout=7)        4.281   lut122439_13774
    SLICE_X26Y15.CLK     Tceck                 0.313   regs_9<0>
                                                       regs_9_3
    -------------------------------------------------  ---------------------------
    Total                                      9.358ns (1.080ns logic, 8.278ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/iomodule_0/IO_Address_29 (FF)
  Destination:          regs_9_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.709ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.645 - 0.662)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/iomodule_0/IO_Address_29 to regs_9_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y55.CQ      Tcko                  0.476   IO_Byte_Address<29>
                                                       mcs_0/U0/iomodule_0/IO_Address_29
    SLICE_X35Y49.B3      net (fanout=38)       2.130   IO_Byte_Address<29>
    SLICE_X35Y49.BMUX    Tilo                  0.337   mcs_0/U0/iomodule_0/IOModule_Core_I1/PIT_I2/PIT_Data<27>
                                                       lut122271_13705
    SLICE_X41Y49.A4      net (fanout=4)        0.835   lut122271_13705
    SLICE_X41Y49.AMUX    Tilo                  0.337   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/sig000001da
                                                       lut122439_13774
    SLICE_X26Y15.CE      net (fanout=7)        4.281   lut122439_13774
    SLICE_X26Y15.CLK     Tceck                 0.313   regs_9<0>
                                                       regs_9_3
    -------------------------------------------------  ---------------------------
    Total                                      8.709ns (1.463ns logic, 7.246ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/iomodule_0/IO_Address_5 (FF)
  Destination:          regs_9_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.531ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.645 - 0.676)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/iomodule_0/IO_Address_5 to regs_9_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y49.CQ      Tcko                  0.476   IO_Byte_Address<6>
                                                       mcs_0/U0/iomodule_0/IO_Address_5
    SLICE_X35Y49.B1      net (fanout=18)       1.952   IO_Byte_Address<5>
    SLICE_X35Y49.BMUX    Tilo                  0.337   mcs_0/U0/iomodule_0/IOModule_Core_I1/PIT_I2/PIT_Data<27>
                                                       lut122271_13705
    SLICE_X41Y49.A4      net (fanout=4)        0.835   lut122271_13705
    SLICE_X41Y49.AMUX    Tilo                  0.337   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/sig000001da
                                                       lut122439_13774
    SLICE_X26Y15.CE      net (fanout=7)        4.281   lut122439_13774
    SLICE_X26Y15.CLK     Tceck                 0.313   regs_9<0>
                                                       regs_9_3
    -------------------------------------------------  ---------------------------
    Total                                      8.531ns (1.463ns logic, 7.068ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Paths for end point regs_9_1 (SLICE_X26Y15.CE), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          regs_9_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.314ns (Levels of Logic = 1)
  Clock Path Skew:      -0.373ns (2.052 - 2.425)
  Source Clock:         sysClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.219ns

  Clock Uncertainty:          0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: clkRst/rstDelay_24 to regs_9_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y71.AQ      Tcko                  0.430   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X41Y49.A5      net (fanout=144)      3.997   clkRst/rstDelay<24>
    SLICE_X41Y49.AMUX    Tilo                  0.337   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/sig000001da
                                                       lut122439_13774
    SLICE_X26Y15.CE      net (fanout=7)        4.281   lut122439_13774
    SLICE_X26Y15.CLK     Tceck                 0.269   regs_9<0>
                                                       regs_9_1
    -------------------------------------------------  ---------------------------
    Total                                      9.314ns (1.036ns logic, 8.278ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/iomodule_0/IO_Address_29 (FF)
  Destination:          regs_9_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.665ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.645 - 0.662)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/iomodule_0/IO_Address_29 to regs_9_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y55.CQ      Tcko                  0.476   IO_Byte_Address<29>
                                                       mcs_0/U0/iomodule_0/IO_Address_29
    SLICE_X35Y49.B3      net (fanout=38)       2.130   IO_Byte_Address<29>
    SLICE_X35Y49.BMUX    Tilo                  0.337   mcs_0/U0/iomodule_0/IOModule_Core_I1/PIT_I2/PIT_Data<27>
                                                       lut122271_13705
    SLICE_X41Y49.A4      net (fanout=4)        0.835   lut122271_13705
    SLICE_X41Y49.AMUX    Tilo                  0.337   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/sig000001da
                                                       lut122439_13774
    SLICE_X26Y15.CE      net (fanout=7)        4.281   lut122439_13774
    SLICE_X26Y15.CLK     Tceck                 0.269   regs_9<0>
                                                       regs_9_1
    -------------------------------------------------  ---------------------------
    Total                                      8.665ns (1.419ns logic, 7.246ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/iomodule_0/IO_Address_5 (FF)
  Destination:          regs_9_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.487ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.645 - 0.676)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/iomodule_0/IO_Address_5 to regs_9_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y49.CQ      Tcko                  0.476   IO_Byte_Address<6>
                                                       mcs_0/U0/iomodule_0/IO_Address_5
    SLICE_X35Y49.B1      net (fanout=18)       1.952   IO_Byte_Address<5>
    SLICE_X35Y49.BMUX    Tilo                  0.337   mcs_0/U0/iomodule_0/IOModule_Core_I1/PIT_I2/PIT_Data<27>
                                                       lut122271_13705
    SLICE_X41Y49.A4      net (fanout=4)        0.835   lut122271_13705
    SLICE_X41Y49.AMUX    Tilo                  0.337   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/sig000001da
                                                       lut122439_13774
    SLICE_X26Y15.CE      net (fanout=7)        4.281   lut122439_13774
    SLICE_X26Y15.CLK     Tceck                 0.269   regs_9<0>
                                                       regs_9_1
    -------------------------------------------------  ---------------------------
    Total                                      8.487ns (1.419ns logic, 7.068ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point regs_9_0 (SLICE_X26Y15.CE), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          regs_9_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.311ns (Levels of Logic = 1)
  Clock Path Skew:      -0.373ns (2.052 - 2.425)
  Source Clock:         sysClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.219ns

  Clock Uncertainty:          0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: clkRst/rstDelay_24 to regs_9_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y71.AQ      Tcko                  0.430   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X41Y49.A5      net (fanout=144)      3.997   clkRst/rstDelay<24>
    SLICE_X41Y49.AMUX    Tilo                  0.337   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/sig000001da
                                                       lut122439_13774
    SLICE_X26Y15.CE      net (fanout=7)        4.281   lut122439_13774
    SLICE_X26Y15.CLK     Tceck                 0.266   regs_9<0>
                                                       regs_9_0
    -------------------------------------------------  ---------------------------
    Total                                      9.311ns (1.033ns logic, 8.278ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/iomodule_0/IO_Address_29 (FF)
  Destination:          regs_9_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.662ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.645 - 0.662)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/iomodule_0/IO_Address_29 to regs_9_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y55.CQ      Tcko                  0.476   IO_Byte_Address<29>
                                                       mcs_0/U0/iomodule_0/IO_Address_29
    SLICE_X35Y49.B3      net (fanout=38)       2.130   IO_Byte_Address<29>
    SLICE_X35Y49.BMUX    Tilo                  0.337   mcs_0/U0/iomodule_0/IOModule_Core_I1/PIT_I2/PIT_Data<27>
                                                       lut122271_13705
    SLICE_X41Y49.A4      net (fanout=4)        0.835   lut122271_13705
    SLICE_X41Y49.AMUX    Tilo                  0.337   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/sig000001da
                                                       lut122439_13774
    SLICE_X26Y15.CE      net (fanout=7)        4.281   lut122439_13774
    SLICE_X26Y15.CLK     Tceck                 0.266   regs_9<0>
                                                       regs_9_0
    -------------------------------------------------  ---------------------------
    Total                                      8.662ns (1.416ns logic, 7.246ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/iomodule_0/IO_Address_5 (FF)
  Destination:          regs_9_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.484ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.645 - 0.676)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/iomodule_0/IO_Address_5 to regs_9_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y49.CQ      Tcko                  0.476   IO_Byte_Address<6>
                                                       mcs_0/U0/iomodule_0/IO_Address_5
    SLICE_X35Y49.B1      net (fanout=18)       1.952   IO_Byte_Address<5>
    SLICE_X35Y49.BMUX    Tilo                  0.337   mcs_0/U0/iomodule_0/IOModule_Core_I1/PIT_I2/PIT_Data<27>
                                                       lut122271_13705
    SLICE_X41Y49.A4      net (fanout=4)        0.835   lut122271_13705
    SLICE_X41Y49.AMUX    Tilo                  0.337   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/sig000001da
                                                       lut122439_13774
    SLICE_X26Y15.CE      net (fanout=7)        4.281   lut122439_13774
    SLICE_X26Y15.CLK     Tceck                 0.266   regs_9<0>
                                                       regs_9_0
    -------------------------------------------------  ---------------------------
    Total                                      8.484ns (1.416ns logic, 7.068ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkRst_CLK_100c = PERIOD TIMEGRP "clkRst_CLK_100c" TS_Clk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP (SLICE_X34Y41.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.239ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_4 (FF)
  Destination:          mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.241ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.033 - 0.031)
  Source Clock:         cpuClk rising at 10.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_4 to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y41.CQ      Tcko                  0.198   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I<4>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_4
    SLICE_X34Y41.D5      net (fanout=37)       0.100   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I<4>
    SLICE_X34Y41.CLK     Tah         (-Th)     0.057   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data<18>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.241ns (0.141ns logic, 0.100ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP (SLICE_X34Y41.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.239ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_4 (FF)
  Destination:          mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.241ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.033 - 0.031)
  Source Clock:         cpuClk rising at 10.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_4 to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y41.CQ      Tcko                  0.198   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I<4>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_4
    SLICE_X34Y41.D5      net (fanout=37)       0.100   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I<4>
    SLICE_X34Y41.CLK     Tah         (-Th)     0.057   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data<18>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.241ns (0.141ns logic, 0.100ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP (SLICE_X34Y41.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.239ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_4 (FF)
  Destination:          mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.241ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.033 - 0.031)
  Source Clock:         cpuClk rising at 10.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_4 to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y41.CQ      Tcko                  0.198   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I<4>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_4
    SLICE_X34Y41.D5      net (fanout=37)       0.100   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I<4>
    SLICE_X34Y41.CLK     Tah         (-Th)     0.057   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data<18>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.241ns (0.141ns logic, 0.100ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkRst_CLK_100c = PERIOD TIMEGRP "clkRst_CLK_100c" TS_Clk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[30].RAMB16_S1_1/CLKA
  Logical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[30].RAMB16_S1_1/CLKA
  Location pin: RAMB16_X2Y22.CLKA
  Clock network: cpuClk
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[30].RAMB16_S1_1/CLKB
  Logical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[30].RAMB16_S1_1/CLKB
  Location pin: RAMB16_X2Y22.CLKB
  Clock network: cpuClk
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[22].RAMB16_S1_1/CLKA
  Logical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[22].RAMB16_S1_1/CLKA
  Location pin: RAMB16_X3Y24.CLKA
  Clock network: cpuClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = 
PERIOD TIMEGRP         "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1"     
    TS_clkRst_CLK_100s / 1.3 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 106 paths analyzed, 106 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.318ns.
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_master (OLOGIC_X12Y119.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_master (FF)
  Requirement:          7.692ns
  Data Path Delay:      5.659ns (Levels of Logic = 0)
  Clock Path Skew:      -0.404ns (2.169 - 2.573)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 7.692ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/localRst to withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_master
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y89.AQ      Tcko                  0.430   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    OLOGIC_X12Y119.SR    net (fanout=24)       4.977   withHdmiTx.Inst_hdmiOutIF/localRst
    OLOGIC_X12Y119.CLKDIVTosco_RST             0.252   withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_master
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_master
    -------------------------------------------------  ---------------------------
    Total                                      5.659ns (0.682ns logic, 4.977ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_slave (OLOGIC_X12Y118.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_slave (FF)
  Requirement:          7.692ns
  Data Path Delay:      5.659ns (Levels of Logic = 0)
  Clock Path Skew:      -0.404ns (2.169 - 2.573)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 7.692ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/localRst to withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_slave
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y89.AQ      Tcko                  0.430   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    OLOGIC_X12Y118.SR    net (fanout=24)       4.977   withHdmiTx.Inst_hdmiOutIF/localRst
    OLOGIC_X12Y118.CLKDIVTosco_RST             0.252   withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_slave
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_slave
    -------------------------------------------------  ---------------------------
    Total                                      5.659ns (0.682ns logic, 4.977ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_2/oserdes2_slave (OLOGIC_X12Y116.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_2/oserdes2_slave (FF)
  Requirement:          7.692ns
  Data Path Delay:      5.462ns (Levels of Logic = 0)
  Clock Path Skew:      -0.405ns (2.168 - 2.573)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 7.692ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/localRst to withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_2/oserdes2_slave
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y89.AQ      Tcko                  0.430   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    OLOGIC_X12Y116.SR    net (fanout=24)       4.780   withHdmiTx.Inst_hdmiOutIF/localRst
    OLOGIC_X12Y116.CLKDIVTosco_RST             0.252   withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_2/oserdes2_slave
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_2/oserdes2_slave
    -------------------------------------------------  ---------------------------
    Total                                      5.462ns (0.682ns logic, 4.780ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = PERIOD TIMEGRP
        "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1"
        TS_clkRst_CLK_100s / 1.3 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_slave (OLOGIC_X12Y118.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_hdmiOutIF/hdmiTxBFastPipe_2 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_slave (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 0)
  Clock Path Skew:      0.070ns (0.662 - 0.592)
  Source Clock:         withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 7.692ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 7.692ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/hdmiTxBFastPipe_2 to withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_slave
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y108.BQ     Tcko                  0.405   withHdmiTx.Inst_hdmiOutIF/hdmiTxBFastPipe<4>
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiTxBFastPipe_2
    OLOGIC_X12Y118.D3    net (fanout=1)        1.839   withHdmiTx.Inst_hdmiOutIF/hdmiTxBFastPipe<2>
    OLOGIC_X12Y118.CLKDIVTosckd_D    (-Th)     1.735   withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_slave
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_slave
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (-1.330ns logic, 1.839ns route)
                                                       (-261.3% logic, 361.3% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxGFastPipe_3 (SLICE_X25Y97.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.445ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_3_BRB1 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiTxGFastPipe_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 7.692ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 7.692ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_3_BRB1 to withHdmiTx.Inst_hdmiOutIF/hdmiTxGFastPipe_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y97.BQ      Tcko                  0.200   withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_4_BRB1
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_3_BRB1
    SLICE_X25Y97.C4      net (fanout=1)        0.092   withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_3_BRB1
    SLICE_X25Y97.CLK     Tah         (-Th)    -0.155   withHdmiTx.Inst_hdmiOutIF/hdmiTxGFastPipe<4>
                                                       lut129249_16373
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiTxGFastPipe_3
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.355ns logic, 0.092ns route)
                                                       (79.4% logic, 20.6% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/dataToggle (SLICE_X31Y118.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.481ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_hdmiOutIF/dataToggle (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/dataToggle (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.481ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 7.692ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 7.692ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.Inst_hdmiOutIF/dataToggle to withHdmiTx.Inst_hdmiOutIF/dataToggle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y118.CQ     Tcko                  0.198   withHdmiTx.Inst_hdmiOutIF/dataToggle
                                                       withHdmiTx.Inst_hdmiOutIF/dataToggle
    SLICE_X31Y118.C5     net (fanout=7)        0.068   withHdmiTx.Inst_hdmiOutIF/dataToggle
    SLICE_X31Y118.CLK    Tah         (-Th)    -0.215   withHdmiTx.Inst_hdmiOutIF/dataToggle
                                                       ][127620_16409_INV_0
                                                       withHdmiTx.Inst_hdmiOutIF/dataToggle
    -------------------------------------------------  ---------------------------
    Total                                      0.481ns (0.413ns logic, 0.068ns route)
                                                       (85.9% logic, 14.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = PERIOD TIMEGRP
        "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1"
        TS_clkRst_CLK_100s / 1.3 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.026ns (period - min period limit)
  Period: 7.692ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout2_buf/I0
  Logical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout1
--------------------------------------------------------------------------------
Slack: 7.212ns (period - min period limit)
  Period: 7.692ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_2_BRB1/CLK
  Logical resource: withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_2_BRB2/CK
  Location pin: SLICE_X22Y95.CLK
  Clock network: withHdmiTx.Inst_hdmiOutIF/clk_130
--------------------------------------------------------------------------------
Slack: 7.212ns (period - min period limit)
  Period: 7.692ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_2_BRB1/CLK
  Logical resource: withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_2_BRB1/CK
  Location pin: SLICE_X22Y95.CLK
  Clock network: withHdmiTx.Inst_hdmiOutIF/clk_130
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiTx_Inst_hdmiOutIF_clk_650 = PERIOD TIMEGRP        
 "withHdmiTx_Inst_hdmiOutIF_clk_650" TS_clkRst_CLK_100s / 6.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = 
PERIOD TIMEGRP         "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2"     
    TS_clkRst_CLK_100s / 0.65 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6426 paths analyzed, 893 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P5CMDEN), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_dram_reader/hsync_out (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          15.384ns
  Data Path Delay:      7.852ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.721 - 0.734)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_dram_reader/hsync_out to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y42.AQ      Tcko                  0.525   withHdmiTx.Inst_dram_reader/hsync_out
                                                       withHdmiTx.Inst_dram_reader/hsync_out
    SLICE_X15Y36.B6      net (fanout=3)        1.378   withHdmiTx.Inst_dram_reader/hsync_out
    SLICE_X15Y36.B       Tilo                  0.259   lut13578_2732
                                                       lut13578_2732
    SLICE_X3Y40.A6       net (fanout=7)        1.792   lut13578_2732
    SLICE_X3Y40.A        Tilo                  0.259   withHdmiTx.Inst_dram_reader/Madd_cmdAddr[24]_GND_944_o_add_8_OUT_xor<24>_rt
                                                       lut13579_2733
    MCB_X0Y1.P5CMDEN     net (fanout=2)        3.100   lut13579_2733
    MCB_X0Y1.P5CMDCLK    Tmcbdck_CMDEN         0.539   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.852ns (1.582ns logic, 6.270ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          15.384ns
  Data Path Delay:      7.336ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.721 - 0.731)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P5EMPTY     Tmcbcko_EMPTY         2.270   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X3Y40.A1       net (fanout=4)        1.168   c3_p5_rd_empty
    SLICE_X3Y40.A        Tilo                  0.259   withHdmiTx.Inst_dram_reader/Madd_cmdAddr[24]_GND_944_o_add_8_OUT_xor<24>_rt
                                                       lut13579_2733
    MCB_X0Y1.P5CMDEN     net (fanout=2)        3.100   lut13579_2733
    MCB_X0Y1.P5CMDCLK    Tmcbdck_CMDEN         0.539   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.336ns (3.068ns logic, 4.268ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          15.384ns
  Data Path Delay:      7.166ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.721 - 0.741)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y33.DQ      Tcko                  0.430   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync
    SLICE_X15Y36.B3      net (fanout=4)        0.787   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync
    SLICE_X15Y36.B       Tilo                  0.259   lut13578_2732
                                                       lut13578_2732
    SLICE_X3Y40.A6       net (fanout=7)        1.792   lut13578_2732
    SLICE_X3Y40.A        Tilo                  0.259   withHdmiTx.Inst_dram_reader/Madd_cmdAddr[24]_GND_944_o_add_8_OUT_xor<24>_rt
                                                       lut13579_2733
    MCB_X0Y1.P5CMDEN     net (fanout=2)        3.100   lut13579_2733
    MCB_X0Y1.P5CMDCLK    Tmcbdck_CMDEN         0.539   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.166ns (1.487ns logic, 5.679ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_3 (SLICE_X18Y31.SR), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_3 (FF)
  Requirement:          15.384ns
  Data Path Delay:      7.712ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.708 - 0.732)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/localRst to withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y89.AQ      Tcko                  0.430   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    SLICE_X21Y34.A4      net (fanout=24)       5.407   withHdmiTx.Inst_hdmiOutIF/localRst
    SLICE_X21Y34.A       Tilo                  0.259   ][128084_16829
                                                       lut130376_16828
    SLICE_X18Y31.SR      net (fanout=6)        1.146   ][128084_16829
    SLICE_X18Y31.CLK     Tsrck                 0.470   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt<3>
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      7.712ns (1.159ns logic, 6.553ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_5 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_3 (FF)
  Requirement:          15.384ns
  Data Path Delay:      4.466ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.616 - 0.647)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_5 to withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y32.BQ      Tcko                  0.525   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt<7>
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_5
    SLICE_X19Y33.B2      net (fanout=3)        0.933   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt<5>
    SLICE_X19Y33.B       Tilo                  0.259   lut130370_16822
                                                       lut130370_16822
    SLICE_X19Y33.A5      net (fanout=1)        0.230   lut130370_16822
    SLICE_X19Y33.A       Tilo                  0.259   lut130370_16822
                                                       lut130371_16823
    SLICE_X21Y34.A6      net (fanout=2)        0.385   lut130371_16823
    SLICE_X21Y34.A       Tilo                  0.259   ][128084_16829
                                                       lut130376_16828
    SLICE_X18Y31.SR      net (fanout=6)        1.146   ][128084_16829
    SLICE_X18Y31.CLK     Tsrck                 0.470   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt<3>
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      4.466ns (1.772ns logic, 2.694ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_0 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_3 (FF)
  Requirement:          15.384ns
  Data Path Delay:      4.279ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_0 to withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y31.AQ      Tcko                  0.525   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt<3>
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_0
    SLICE_X19Y33.B1      net (fanout=2)        0.746   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt<0>
    SLICE_X19Y33.B       Tilo                  0.259   lut130370_16822
                                                       lut130370_16822
    SLICE_X19Y33.A5      net (fanout=1)        0.230   lut130370_16822
    SLICE_X19Y33.A       Tilo                  0.259   lut130370_16822
                                                       lut130371_16823
    SLICE_X21Y34.A6      net (fanout=2)        0.385   lut130371_16823
    SLICE_X21Y34.A       Tilo                  0.259   ][128084_16829
                                                       lut130376_16828
    SLICE_X18Y31.SR      net (fanout=6)        1.146   ][128084_16829
    SLICE_X18Y31.CLK     Tsrck                 0.470   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt<3>
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      4.279ns (1.772ns logic, 2.507ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_2 (SLICE_X18Y31.SR), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_2 (FF)
  Requirement:          15.384ns
  Data Path Delay:      7.703ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.708 - 0.732)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/localRst to withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y89.AQ      Tcko                  0.430   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    SLICE_X21Y34.A4      net (fanout=24)       5.407   withHdmiTx.Inst_hdmiOutIF/localRst
    SLICE_X21Y34.A       Tilo                  0.259   ][128084_16829
                                                       lut130376_16828
    SLICE_X18Y31.SR      net (fanout=6)        1.146   ][128084_16829
    SLICE_X18Y31.CLK     Tsrck                 0.461   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt<3>
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      7.703ns (1.150ns logic, 6.553ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_5 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_2 (FF)
  Requirement:          15.384ns
  Data Path Delay:      4.457ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.616 - 0.647)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_5 to withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y32.BQ      Tcko                  0.525   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt<7>
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_5
    SLICE_X19Y33.B2      net (fanout=3)        0.933   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt<5>
    SLICE_X19Y33.B       Tilo                  0.259   lut130370_16822
                                                       lut130370_16822
    SLICE_X19Y33.A5      net (fanout=1)        0.230   lut130370_16822
    SLICE_X19Y33.A       Tilo                  0.259   lut130370_16822
                                                       lut130371_16823
    SLICE_X21Y34.A6      net (fanout=2)        0.385   lut130371_16823
    SLICE_X21Y34.A       Tilo                  0.259   ][128084_16829
                                                       lut130376_16828
    SLICE_X18Y31.SR      net (fanout=6)        1.146   ][128084_16829
    SLICE_X18Y31.CLK     Tsrck                 0.461   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt<3>
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      4.457ns (1.763ns logic, 2.694ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_0 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_2 (FF)
  Requirement:          15.384ns
  Data Path Delay:      4.270ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_0 to withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y31.AQ      Tcko                  0.525   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt<3>
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_0
    SLICE_X19Y33.B1      net (fanout=2)        0.746   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt<0>
    SLICE_X19Y33.B       Tilo                  0.259   lut130370_16822
                                                       lut130370_16822
    SLICE_X19Y33.A5      net (fanout=1)        0.230   lut130370_16822
    SLICE_X19Y33.A       Tilo                  0.259   lut130370_16822
                                                       lut130371_16823
    SLICE_X21Y34.A6      net (fanout=2)        0.385   lut130371_16823
    SLICE_X21Y34.A       Tilo                  0.259   ][128084_16829
                                                       lut130376_16828
    SLICE_X18Y31.SR      net (fanout=6)        1.146   ][128084_16829
    SLICE_X18Y31.CLK     Tsrck                 0.461   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt<3>
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      4.270ns (1.763ns logic, 2.507ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = PERIOD TIMEGRP
        "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2"
        TS_clkRst_CLK_100s / 0.65 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active (SLICE_X19Y36.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.358ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_10 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.355ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.039 - 0.042)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_10 to withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y33.CQ      Tcko                  0.234   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/Mcount_hpos_cnt_xor<10>_rt
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_10
    SLICE_X19Y36.SR      net (fanout=4)        0.252   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/Mcount_hpos_cnt_xor<10>_rt
    SLICE_X19Y36.CLK     Tcksr       (-Th)     0.131   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active
    -------------------------------------------------  ---------------------------
    Total                                      0.355ns (0.103ns logic, 0.252ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3 (SLICE_X8Y34.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3 (FF)
  Destination:          withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3 to withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.CQ       Tcko                  0.200   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
                                                       withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
    SLICE_X8Y34.CX       net (fanout=6)        0.105   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
    SLICE_X8Y34.CLK      Tckdi       (-Th)    -0.106   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
                                                       withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3-In14
                                                       withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.306ns logic, 0.105ns route)
                                                       (74.5% logic, 25.5% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_1 (SLICE_X28Y74.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.432ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_1 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.432ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_1 to withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y74.AQ      Tcko                  0.200   withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt<3>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_1
    SLICE_X28Y74.A6      net (fanout=6)        0.042   withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt<1>
    SLICE_X28Y74.CLK     Tah         (-Th)    -0.190   withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt<3>
                                                       lut129709_16582
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      0.432ns (0.390ns logic, 0.042ns route)
                                                       (90.3% logic, 9.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = PERIOD TIMEGRP
        "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2"
        TS_clkRst_CLK_100s / 0.65 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.718ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout3_buf/I0
  Logical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout3_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout2
--------------------------------------------------------------------------------
Slack: 13.884ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P5CMDCLK)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P5CMDCLK
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P5CMDCLK
  Location pin: MCB_X0Y1.P5CMDCLK
  Clock network: clkHdmiTx
--------------------------------------------------------------------------------
Slack: 13.985ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: hdmiActiveTxIn_BRB2/CLK
  Logical resource: Mshreg_hdmiActiveTxIn_BRB0/CLK
  Location pin: SLICE_X30Y100.CLK
  Clock network: clkHdmiTx
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_Clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_Clk                         |     10.000ns|      6.685ns|      9.996ns|            0|            0|           52|    184059782|
| TS_clkRst_CLK_100s            |     10.000ns|      9.996ns|      8.213ns|            0|            0|    183816306|         6532|
|  TS_withHdmiTx_Inst_hdmiOutIF_|      7.692ns|      6.318ns|          N/A|            0|            0|          106|            0|
|  xgaTiming_clkGen_clkout1     |             |             |             |             |             |             |             |
|  TS_withHdmiTx_Inst_hdmiOutIF_|      1.538ns|          N/A|          N/A|            0|            0|            0|            0|
|  clk_650                      |             |             |             |             |             |             |             |
|  TS_withHdmiTx_Inst_hdmiOutIF_|     15.385ns|      8.000ns|          N/A|            0|            0|         6426|            0|
|  xgaTiming_clkGen_clkout2     |             |             |             |             |             |             |             |
| TS_clkRst_CLK_500_n           |      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clkRst_clkGen_clkout5      |     20.000ns|     17.202ns|          N/A|            0|            0|        17457|            0|
| TS_clkRst_CLK_500             |      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clkRst_CLK_100c            |     10.000ns|      9.950ns|          N/A|            0|            0|       219487|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   17.202|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 184059838 paths, 0 nets, and 70739 connections

Design statistics:
   Minimum period:  17.202ns{1}   (Maximum frequency:  58.133MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jan  9 13:27:22 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 748 MB



