0.6
2018.2
Jun 14 2018
20:41:02
G:/CAO/cla/cla.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
G:/CAO/cla/cla.srcs/sources_1/new/cla.v,1550655934,verilog,,G:/CAO/cla/cla.srcs/sources_1/new/full_adder.v,G:/CAO/cla/cla.srcs/sources_1/new/full_adder.v,carry_lookahead_adder_4_bit,,,,,,,,
G:/CAO/cla/cla.srcs/sources_1/new/cla_tb.v,1550656895,verilog,,,G:/CAO/cla/cla.srcs/sources_1/new/cla.v,carry_lookahead_adder_tb,,,,,,,,
G:/CAO/cla/cla.srcs/sources_1/new/full_adder.v,1550656243,verilog,,G:/CAO/cla/cla.srcs/sources_1/new/cla_tb.v,,full_adder,,,,,,,,
