;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-127, 103
	SUB 0, @2
	ADD 201, 106
	SUB @-127, 100
	SUB @-127, 100
	SUB #72, 600
	SLT 161, 0
	SUB #0, 0
	SLT 161, 0
	SLT 121, 0
	SLT 121, 0
	SUB 32, @10
	SUB 0, 10
	ADD 30, @25
	MOV -7, <-20
	SUB -1, 2
	SUB -1, 2
	SUB -1, 2
	SUB -1, 2
	SUB 1, <-1
	SUB 20, @10
	ADD #10, <0
	CMP #72, 600
	SUB 30, @25
	SLT 121, 0
	SUB #10, <0
	SLT 121, 0
	SLT 121, 0
	ADD -207, <-120
	SUB #10, <0
	SUB @121, 106
	SUB 20, @10
	CMP @-127, 103
	CMP @-127, 103
	JMP 20, #10
	JMP 20, #10
	ADD 3, 80
	SLT -7, <-60
	SUB -1, 2
	SUB 0, 1
	SUB #-128, @303
	SUB #-128, @303
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-127, 103
