

================================================================
== Vitis HLS Report for 'array_io'
================================================================
* Date:           Fri Mar 25 03:06:32 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        array_io_prj
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.942 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    9|    9|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1642|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      482|    -|
|Register             |        -|     -|      265|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      265|     2124|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln67_10_fu_655_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln67_12_fu_729_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln67_13_fu_735_p2   |         +|   0|  0|  24|          17|          17|
    |add_ln67_14_fu_745_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln67_16_fu_819_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln67_17_fu_825_p2   |         +|   0|  0|  24|          17|          17|
    |add_ln67_18_fu_835_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln67_1_fu_465_p2    |         +|   0|  0|  24|          17|          17|
    |add_ln67_20_fu_909_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln67_21_fu_915_p2   |         +|   0|  0|  24|          17|          17|
    |add_ln67_22_fu_925_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln67_24_fu_999_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln67_25_fu_1005_p2  |         +|   0|  0|  24|          17|          17|
    |add_ln67_26_fu_1015_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln67_28_fu_1089_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln67_29_fu_1095_p2  |         +|   0|  0|  24|          17|          17|
    |add_ln67_2_fu_475_p2    |         +|   0|  0|  25|          18|          18|
    |add_ln67_30_fu_1105_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln67_4_fu_549_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln67_5_fu_555_p2    |         +|   0|  0|  24|          17|          17|
    |add_ln67_6_fu_565_p2    |         +|   0|  0|  25|          18|          18|
    |add_ln67_8_fu_639_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln67_9_fu_645_p2    |         +|   0|  0|  24|          17|          17|
    |add_ln67_fu_459_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln69_10_fu_617_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln69_11_fu_707_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln69_12_fu_797_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln69_13_fu_887_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln69_14_fu_977_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln69_15_fu_1067_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln69_16_fu_448_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln69_17_fu_538_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln69_18_fu_628_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln69_19_fu_718_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln69_1_fu_516_p2    |         +|   0|  0|  23|          16|          16|
    |add_ln69_20_fu_808_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln69_21_fu_898_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln69_22_fu_988_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln69_23_fu_1078_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln69_24_fu_497_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln69_25_fu_587_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln69_26_fu_677_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln69_27_fu_767_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln69_28_fu_857_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln69_29_fu_947_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln69_2_fu_606_p2    |         +|   0|  0|  23|          16|          16|
    |add_ln69_30_fu_1037_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln69_31_fu_1127_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln69_3_fu_696_p2    |         +|   0|  0|  23|          16|          16|
    |add_ln69_4_fu_786_p2    |         +|   0|  0|  23|          16|          16|
    |add_ln69_5_fu_876_p2    |         +|   0|  0|  23|          16|          16|
    |add_ln69_6_fu_966_p2    |         +|   0|  0|  23|          16|          16|
    |add_ln69_7_fu_1056_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln69_8_fu_437_p2    |         +|   0|  0|  23|          16|          16|
    |add_ln69_9_fu_527_p2    |         +|   0|  0|  23|          16|          16|
    |add_ln69_fu_426_p2      |         +|   0|  0|  23|          16|          16|
    |temp_1_fu_575_p2        |         +|   0|  0|  32|          32|          32|
    |temp_2_fu_665_p2        |         +|   0|  0|  32|          32|          32|
    |temp_3_fu_755_p2        |         +|   0|  0|  32|          32|          32|
    |temp_4_fu_845_p2        |         +|   0|  0|  32|          32|          32|
    |temp_5_fu_935_p2        |         +|   0|  0|  32|          32|          32|
    |temp_6_fu_1025_p2       |         +|   0|  0|  32|          32|          32|
    |temp_7_fu_1115_p2       |         +|   0|  0|  32|          32|          32|
    |temp_fu_485_p2          |         +|   0|  0|  32|          32|          32|
    |ap_block_state2         |        or|   0|  0|   2|           1|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|1642|        1305|        1305|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  54|         10|    1|         10|
    |d_i_0_address0  |  49|          9|    4|         36|
    |d_i_0_address1  |  49|          9|    4|         36|
    |d_i_1_address0  |  49|          9|    4|         36|
    |d_i_1_address1  |  49|          9|    4|         36|
    |d_o_0_blk_n     |   9|          2|    1|          2|
    |d_o_0_din       |  49|          9|   16|        144|
    |d_o_1_blk_n     |   9|          2|    1|          2|
    |d_o_1_din       |  49|          9|   16|        144|
    |d_o_2_blk_n     |   9|          2|    1|          2|
    |d_o_2_din       |  49|          9|   16|        144|
    |d_o_3_blk_n     |   9|          2|    1|          2|
    |d_o_3_din       |  49|          9|   16|        144|
    +----------------+----+-----------+-----+-----------+
    |Total           | 482|         90|   85|        738|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------+----+----+-----+-----------+
    |    Name   | FF | LUT| Bits| Const Bits|
    +-----------+----+----+-----+-----------+
    |acc_0      |  32|   0|   32|          0|
    |acc_1      |  32|   0|   32|          0|
    |acc_2      |  32|   0|   32|          0|
    |acc_3      |  32|   0|   32|          0|
    |acc_4      |  32|   0|   32|          0|
    |acc_5      |  32|   0|   32|          0|
    |acc_6      |  32|   0|   32|          0|
    |acc_7      |  32|   0|   32|          0|
    |ap_CS_fsm  |   9|   0|    9|          0|
    +-----------+----+----+-----+-----------+
    |Total      | 265|   0|  265|          0|
    +-----------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|      array_io|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|      array_io|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|      array_io|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|      array_io|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|      array_io|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|      array_io|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|      array_io|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|      array_io|  return value|
|d_o_0_din          |  out|   16|     ap_fifo|         d_o_0|       pointer|
|d_o_0_full_n       |   in|    1|     ap_fifo|         d_o_0|       pointer|
|d_o_0_write        |  out|    1|     ap_fifo|         d_o_0|       pointer|
|d_o_1_din          |  out|   16|     ap_fifo|         d_o_1|       pointer|
|d_o_1_full_n       |   in|    1|     ap_fifo|         d_o_1|       pointer|
|d_o_1_write        |  out|    1|     ap_fifo|         d_o_1|       pointer|
|d_o_2_din          |  out|   16|     ap_fifo|         d_o_2|       pointer|
|d_o_2_full_n       |   in|    1|     ap_fifo|         d_o_2|       pointer|
|d_o_2_write        |  out|    1|     ap_fifo|         d_o_2|       pointer|
|d_o_3_din          |  out|   16|     ap_fifo|         d_o_3|       pointer|
|d_o_3_full_n       |   in|    1|     ap_fifo|         d_o_3|       pointer|
|d_o_3_write        |  out|    1|     ap_fifo|         d_o_3|       pointer|
|d_i_0_address0     |  out|    4|   ap_memory|         d_i_0|         array|
|d_i_0_ce0          |  out|    1|   ap_memory|         d_i_0|         array|
|d_i_0_q0           |   in|   16|   ap_memory|         d_i_0|         array|
|d_i_0_address1     |  out|    4|   ap_memory|         d_i_0|         array|
|d_i_0_ce1          |  out|    1|   ap_memory|         d_i_0|         array|
|d_i_0_q1           |   in|   16|   ap_memory|         d_i_0|         array|
|d_i_1_address0     |  out|    4|   ap_memory|         d_i_1|         array|
|d_i_1_ce0          |  out|    1|   ap_memory|         d_i_1|         array|
|d_i_1_q0           |   in|   16|   ap_memory|         d_i_1|         array|
|d_i_1_address1     |  out|    4|   ap_memory|         d_i_1|         array|
|d_i_1_ce1          |  out|    1|   ap_memory|         d_i_1|         array|
|d_i_1_q1           |   in|   16|   ap_memory|         d_i_1|         array|
+-------------------+-----+-----+------------+--------------+--------------+

