Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /acct/mjonker/csce-313-embedded-systems/project6/6_case_c/nios_system.qsys --block-symbol-file --output-directory=/acct/mjonker/csce-313-embedded-systems/project6/6_case_c/nios_system --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading 6_case_c/nios_system.qsys
Progress: Reading input file
Progress: Adding clock_source_0 [clock_source 18.1]
Progress: Parameterizing module clock_source_0
Progress: Adding clock_source_1 [clock_source 18.1]
Progress: Parameterizing module clock_source_1
Progress: Adding dma_buffer [altera_up_avalon_video_pixel_buffer_dma 18.0]
Progress: Parameterizing module dma_buffer
Progress: Adding dual_clock_fifo [altera_up_avalon_video_dual_clock_buffer 18.0]
Progress: Parameterizing module dual_clock_fifo
Progress: Adding jtag [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag
Progress: Adding jtag_uart__two_ [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart__two_
Progress: Adding mutex_0 [altera_avalon_mutex 18.1]
Progress: Parameterizing module mutex_0
Progress: Adding nios_custom_instr_floating_point_2_0 [altera_nios_custom_instr_floating_point_2 18.1]
Progress: Parameterizing module nios_custom_instr_floating_point_2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding performance_counter_0 [altera_avalon_performance_counter 18.1]
Progress: Parameterizing module performance_counter_0
Progress: Adding processor [altera_nios2_gen2 18.1]
Progress: Parameterizing module processor
Progress: Adding processor__two_ [altera_nios2_gen2 18.1]
Progress: Parameterizing module processor__two_
Progress: Adding rgb_resampler [altera_up_avalon_video_rgb_resampler 18.0]
Progress: Parameterizing module rgb_resampler
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram_controller
Progress: Adding sram_controller [altera_up_avalon_sram 18.0]
Progress: Parameterizing module sram_controller
Progress: Adding sys_sdram_pll [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module sys_sdram_pll
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding system_modes [altera_avalon_pio 18.1]
Progress: Parameterizing module system_modes
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Adding timer__two_ [altera_avalon_timer 18.1]
Progress: Parameterizing module timer__two_
Progress: Adding vga [altera_up_avalon_video_vga_controller 18.0]
Progress: Parameterizing module vga
Progress: Adding video_alpha_blender_0 [altera_up_avalon_video_alpha_blender 18.0]
Progress: Parameterizing module video_alpha_blender_0
Progress: Adding video_character_buffer_with_dma_0 [altera_up_avalon_video_character_buffer_with_dma 18.0]
Progress: Parameterizing module video_character_buffer_with_dma_0
Progress: Adding video_pll_0 [altera_up_avalon_video_pll 18.0]
Progress: Parameterizing module video_pll_0
Progress: Adding video_scaler [altera_up_avalon_video_scaler 18.0]
Progress: Parameterizing module video_scaler
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_system.jtag_uart__two_: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_system.mutex_0: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab.
Info: nios_system.rgb_resampler: RGB Resampling: 8 (bits) x 3 (planes) -> 10 (bits) x 3 (planes)
Info: nios_system.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nios_system.sys_sdram_pll: Refclk Freq: 50.0
Info: nios_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: nios_system.vga: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: nios_system.video_character_buffer_with_dma_0: Character Resolution: 80 x 60
Info: nios_system.video_scaler: Change in Resolution: 320 x 240 -> 640 x 480
Info: nios_system.video_scaler.avalon_scaler_source/video_alpha_blender_0.avalon_background_sink: The source has a channel signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /acct/mjonker/csce-313-embedded-systems/project6/6_case_c/nios_system.qsys --synthesis=VERILOG --output-directory=/acct/mjonker/csce-313-embedded-systems/project6/6_case_c/nios_system/synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading 6_case_c/nios_system.qsys
Progress: Reading input file
Progress: Adding clock_source_0 [clock_source 18.1]
Progress: Parameterizing module clock_source_0
Progress: Adding clock_source_1 [clock_source 18.1]
Progress: Parameterizing module clock_source_1
Progress: Adding dma_buffer [altera_up_avalon_video_pixel_buffer_dma 18.0]
Progress: Parameterizing module dma_buffer
Progress: Adding dual_clock_fifo [altera_up_avalon_video_dual_clock_buffer 18.0]
Progress: Parameterizing module dual_clock_fifo
Progress: Adding jtag [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag
Progress: Adding jtag_uart__two_ [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart__two_
Progress: Adding mutex_0 [altera_avalon_mutex 18.1]
Progress: Parameterizing module mutex_0
Progress: Adding nios_custom_instr_floating_point_2_0 [altera_nios_custom_instr_floating_point_2 18.1]
Progress: Parameterizing module nios_custom_instr_floating_point_2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding performance_counter_0 [altera_avalon_performance_counter 18.1]
Progress: Parameterizing module performance_counter_0
Progress: Adding processor [altera_nios2_gen2 18.1]
Progress: Parameterizing module processor
Progress: Adding processor__two_ [altera_nios2_gen2 18.1]
Progress: Parameterizing module processor__two_
Progress: Adding rgb_resampler [altera_up_avalon_video_rgb_resampler 18.0]
Progress: Parameterizing module rgb_resampler
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram_controller
Progress: Adding sram_controller [altera_up_avalon_sram 18.0]
Progress: Parameterizing module sram_controller
Progress: Adding sys_sdram_pll [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module sys_sdram_pll
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding system_modes [altera_avalon_pio 18.1]
Progress: Parameterizing module system_modes
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Adding timer__two_ [altera_avalon_timer 18.1]
Progress: Parameterizing module timer__two_
Progress: Adding vga [altera_up_avalon_video_vga_controller 18.0]
Progress: Parameterizing module vga
Progress: Adding video_alpha_blender_0 [altera_up_avalon_video_alpha_blender 18.0]
Progress: Parameterizing module video_alpha_blender_0
Progress: Adding video_character_buffer_with_dma_0 [altera_up_avalon_video_character_buffer_with_dma 18.0]
Progress: Parameterizing module video_character_buffer_with_dma_0
Progress: Adding video_pll_0 [altera_up_avalon_video_pll 18.0]
Progress: Parameterizing module video_pll_0
Progress: Adding video_scaler [altera_up_avalon_video_scaler 18.0]
Progress: Parameterizing module video_scaler
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_system.jtag_uart__two_: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_system.mutex_0: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab.
Info: nios_system.rgb_resampler: RGB Resampling: 8 (bits) x 3 (planes) -> 10 (bits) x 3 (planes)
Info: nios_system.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nios_system.sys_sdram_pll: Refclk Freq: 50.0
Info: nios_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: nios_system.vga: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: nios_system.video_character_buffer_with_dma_0: Character Resolution: 80 x 60
Info: nios_system.video_scaler: Change in Resolution: 320 x 240 -> 640 x 480
Info: nios_system.video_scaler.avalon_scaler_source/video_alpha_blender_0.avalon_background_sink: The source has a channel signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux_001.src8 and cmd_mux_008.sink0
Info: Inserting clock-crossing logic between cmd_demux_002.src0 and cmd_mux_008.sink1
Info: Inserting clock-crossing logic between cmd_demux_003.src0 and cmd_mux_008.sink2
Info: Inserting clock-crossing logic between cmd_demux_004.src1 and cmd_mux_008.sink3
Info: Inserting clock-crossing logic between rsp_demux_008.src0 and rsp_mux_001.sink8
Info: Inserting clock-crossing logic between rsp_demux_008.src1 and rsp_mux_002.sink0
Info: Inserting clock-crossing logic between rsp_demux_008.src2 and rsp_mux_003.sink0
Info: Inserting clock-crossing logic between rsp_demux_008.src3 and rsp_mux_004.sink1
Info: avalon_st_adapter: Inserting channel_adapter: channel_adapter_0
Warning: nios_system: "No matching role found for processor_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: nios_system: "No matching role found for processor_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Info: nios_system: Done "nios_system" with 1 modules, 0 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
