

================================================================
== Vivado HLS Report for 'FFT'
================================================================
* Date:           Sun Dec 27 16:41:06 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        FFT32float
* Solution:       z7float32
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1761|     1761| 17.610 us | 17.610 us |  1761|  1761|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1              |       64|       64|         2|          -|          -|    32|    no    |
        |- bitreversal_label1  |       96|       96|         3|          -|          -|    32|    no    |
        |- Loop 3              |       64|       64|         2|          -|          -|    32|    no    |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 7 
5 --> 6 
6 --> 4 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 16 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %data_IN_M_real), !map !39"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %data_IN_M_imag), !map !45"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %data_OUT_M_real), !map !49"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %data_OUT_M_imag), !map !53"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @FFT_str) nounwind"   --->   Operation 22 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([32 x float]* %data_IN_M_real, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)" [../vhls/fixed/fft.cpp:45]   --->   Operation 23 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecMemCore([32 x float]* %data_IN_M_imag, [1 x i8]* @p_str5, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str5, i32 -1, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5)" [../vhls/fixed/fft.cpp:45]   --->   Operation 24 'specmemcore' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([32 x float]* %data_IN_M_real, [32 x float]* %data_IN_M_imag, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [../vhls/fixed/fft.cpp:45]   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecMemCore([32 x float]* %data_OUT_M_real, [1 x i8]* @p_str6, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str6, i32 -1, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6)" [../vhls/fixed/fft.cpp:45]   --->   Operation 26 'specmemcore' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecMemCore([32 x float]* %data_OUT_M_imag, [1 x i8]* @p_str7, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str7, i32 -1, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7)" [../vhls/fixed/fft.cpp:45]   --->   Operation 27 'specmemcore' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([32 x float]* %data_OUT_M_real, [32 x float]* %data_OUT_M_imag, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [../vhls/fixed/fft.cpp:45]   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [../vhls/fixed/fft.cpp:45]   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.76ns)   --->   "br label %0" [../vhls/fixed/fft.cpp:62]   --->   Operation 30 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ 0, %codeRepl1 ], [ %i, %1 ]"   --->   Operation 31 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.42ns)   --->   "%icmp_ln62 = icmp eq i6 %i_0, -32" [../vhls/fixed/fft.cpp:62]   --->   Operation 32 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 33 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.82ns)   --->   "%i = add i6 %i_0, 1" [../vhls/fixed/fft.cpp:62]   --->   Operation 34 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln62, label %.preheader.preheader, label %1" [../vhls/fixed/fft.cpp:62]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i6 %i_0 to i64" [../vhls/fixed/fft.cpp:62]   --->   Operation 36 'zext' 'zext_ln62' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%data_IN_M_real_addr = getelementptr [32 x float]* %data_IN_M_real, i64 0, i64 %zext_ln62" [../vhls/fixed/fft.cpp:62]   --->   Operation 37 'getelementptr' 'data_IN_M_real_addr' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (2.32ns)   --->   "%data_IN_M_real_load = load float* %data_IN_M_real_addr, align 4" [../vhls/fixed/fft.cpp:62]   --->   Operation 38 'load' 'data_IN_M_real_load' <Predicate = (!icmp_ln62)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%data_IN_M_imag_addr = getelementptr [32 x float]* %data_IN_M_imag, i64 0, i64 %zext_ln62" [../vhls/fixed/fft.cpp:62]   --->   Operation 39 'getelementptr' 'data_IN_M_imag_addr' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (2.32ns)   --->   "%data_IN_M_imag_load = load float* %data_IN_M_imag_addr, align 4" [../vhls/fixed/fft.cpp:62]   --->   Operation 40 'load' 'data_IN_M_imag_load' <Predicate = (!icmp_ln62)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 41 [1/1] (1.76ns)   --->   "br label %.preheader" [../vhls/fixed/fft.cpp:17->../vhls/fixed/fft.cpp:64]   --->   Operation 41 'br' <Predicate = (icmp_ln62)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%xin_M_real_addr = getelementptr [32 x float]* @xin_M_real, i64 0, i64 %zext_ln62" [../vhls/fixed/fft.cpp:62]   --->   Operation 42 'getelementptr' 'xin_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/2] (2.32ns)   --->   "%data_IN_M_real_load = load float* %data_IN_M_real_addr, align 4" [../vhls/fixed/fft.cpp:62]   --->   Operation 43 'load' 'data_IN_M_real_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 44 [1/1] (3.25ns)   --->   "store float %data_IN_M_real_load, float* %xin_M_real_addr, align 8" [../vhls/fixed/fft.cpp:62]   --->   Operation 44 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%xin_M_imag_addr = getelementptr [32 x float]* @xin_M_imag, i64 0, i64 %zext_ln62" [../vhls/fixed/fft.cpp:62]   --->   Operation 45 'getelementptr' 'xin_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/2] (2.32ns)   --->   "%data_IN_M_imag_load = load float* %data_IN_M_imag_addr, align 4" [../vhls/fixed/fft.cpp:62]   --->   Operation 46 'load' 'data_IN_M_imag_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 47 [1/1] (3.25ns)   --->   "store float %data_IN_M_imag_load, float* %xin_M_imag_addr, align 4" [../vhls/fixed/fft.cpp:62]   --->   Operation 47 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br label %0" [../vhls/fixed/fft.cpp:62]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 3.68>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%i_0_i = phi i6 [ %i_1, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 49 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.42ns)   --->   "%icmp_ln17 = icmp eq i6 %i_0_i, -32" [../vhls/fixed/fft.cpp:17->../vhls/fixed/fft.cpp:64]   --->   Operation 50 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 51 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.82ns)   --->   "%i_1 = add i6 %i_0_i, 1" [../vhls/fixed/fft.cpp:17->../vhls/fixed/fft.cpp:64]   --->   Operation 52 'add' 'i_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %bitreverse.exit, label %2" [../vhls/fixed/fft.cpp:17->../vhls/fixed/fft.cpp:64]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i6 %i_0_i to i64" [../vhls/fixed/fft.cpp:18->../vhls/fixed/fft.cpp:64]   --->   Operation 54 'zext' 'zext_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%rev_32_addr = getelementptr [32 x i5]* @rev_32, i64 0, i64 %zext_ln18" [../vhls/fixed/fft.cpp:18->../vhls/fixed/fft.cpp:64]   --->   Operation 55 'getelementptr' 'rev_32_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 56 [2/2] (3.25ns)   --->   "%index = load i5* %rev_32_addr, align 1" [../vhls/fixed/fft.cpp:18->../vhls/fixed/fft.cpp:64]   --->   Operation 56 'load' 'index' <Predicate = (!icmp_ln17)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 32> <ROM>
ST_4 : Operation 57 [2/2] (3.68ns)   --->   "call fastcc void @FFT0(i6 1, i6 16, i4 4, i4 1, [32 x float]* @data_OUT0_M_real, [32 x float]* @data_OUT0_M_imag, [32 x float]* @data_OUT1_M_real, [32 x float]* @data_OUT1_M_imag)" [../vhls/fixed/fft.cpp:66]   --->   Operation 57 'call' <Predicate = (icmp_ln17)> <Delay = 3.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 6.50>
ST_5 : Operation 58 [1/2] (3.25ns)   --->   "%index = load i5* %rev_32_addr, align 1" [../vhls/fixed/fft.cpp:18->../vhls/fixed/fft.cpp:64]   --->   Operation 58 'load' 'index' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 32> <ROM>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i5 %index to i64" [../vhls/fixed/fft.cpp:19->../vhls/fixed/fft.cpp:64]   --->   Operation 59 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%xin_M_real_addr_1 = getelementptr [32 x float]* @xin_M_real, i64 0, i64 %zext_ln19" [../vhls/fixed/fft.cpp:19->../vhls/fixed/fft.cpp:64]   --->   Operation 60 'getelementptr' 'xin_M_real_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [2/2] (3.25ns)   --->   "%xin_M_real_load = load float* %xin_M_real_addr_1, align 4" [../vhls/fixed/fft.cpp:19->../vhls/fixed/fft.cpp:64]   --->   Operation 61 'load' 'xin_M_real_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%xin_M_imag_addr_1 = getelementptr [32 x float]* @xin_M_imag, i64 0, i64 %zext_ln19" [../vhls/fixed/fft.cpp:19->../vhls/fixed/fft.cpp:64]   --->   Operation 62 'getelementptr' 'xin_M_imag_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [2/2] (3.25ns)   --->   "%xin_M_imag_load = load float* %xin_M_imag_addr_1, align 4" [../vhls/fixed/fft.cpp:19->../vhls/fixed/fft.cpp:64]   --->   Operation 63 'load' 'xin_M_imag_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 6 <SV = 4> <Delay = 6.50>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str) nounwind" [../vhls/fixed/fft.cpp:17->../vhls/fixed/fft.cpp:64]   --->   Operation 64 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%data_OUT0_M_real_ad = getelementptr [32 x float]* @data_OUT0_M_real, i64 0, i64 %zext_ln18" [../vhls/fixed/fft.cpp:19->../vhls/fixed/fft.cpp:64]   --->   Operation 65 'getelementptr' 'data_OUT0_M_real_ad' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/2] (3.25ns)   --->   "%xin_M_real_load = load float* %xin_M_real_addr_1, align 4" [../vhls/fixed/fft.cpp:19->../vhls/fixed/fft.cpp:64]   --->   Operation 66 'load' 'xin_M_real_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 67 [1/1] (3.25ns)   --->   "store float %xin_M_real_load, float* %data_OUT0_M_real_ad, align 4" [../vhls/fixed/fft.cpp:19->../vhls/fixed/fft.cpp:64]   --->   Operation 67 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%data_OUT0_M_imag_ad = getelementptr [32 x float]* @data_OUT0_M_imag, i64 0, i64 %zext_ln18" [../vhls/fixed/fft.cpp:19->../vhls/fixed/fft.cpp:64]   --->   Operation 68 'getelementptr' 'data_OUT0_M_imag_ad' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/2] (3.25ns)   --->   "%xin_M_imag_load = load float* %xin_M_imag_addr_1, align 4" [../vhls/fixed/fft.cpp:19->../vhls/fixed/fft.cpp:64]   --->   Operation 69 'load' 'xin_M_imag_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 70 [1/1] (3.25ns)   --->   "store float %xin_M_imag_load, float* %data_OUT0_M_imag_ad, align 4" [../vhls/fixed/fft.cpp:19->../vhls/fixed/fft.cpp:64]   --->   Operation 70 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "br label %.preheader" [../vhls/fixed/fft.cpp:17->../vhls/fixed/fft.cpp:64]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 0.00>
ST_7 : Operation 72 [1/2] (0.00ns)   --->   "call fastcc void @FFT0(i6 1, i6 16, i4 4, i4 1, [32 x float]* @data_OUT0_M_real, [32 x float]* @data_OUT0_M_imag, [32 x float]* @data_OUT1_M_real, [32 x float]* @data_OUT1_M_imag)" [../vhls/fixed/fft.cpp:66]   --->   Operation 72 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 4> <Delay = 3.68>
ST_8 : Operation 73 [2/2] (3.68ns)   --->   "call fastcc void @FFT0(i6 2, i6 8, i4 3, i4 2, [32 x float]* @data_OUT1_M_real, [32 x float]* @data_OUT1_M_imag, [32 x float]* @data_OUT2_M_real, [32 x float]* @data_OUT2_M_imag)" [../vhls/fixed/fft.cpp:67]   --->   Operation 73 'call' <Predicate = true> <Delay = 3.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 5> <Delay = 0.00>
ST_9 : Operation 74 [1/2] (0.00ns)   --->   "call fastcc void @FFT0(i6 2, i6 8, i4 3, i4 2, [32 x float]* @data_OUT1_M_real, [32 x float]* @data_OUT1_M_imag, [32 x float]* @data_OUT2_M_real, [32 x float]* @data_OUT2_M_imag)" [../vhls/fixed/fft.cpp:67]   --->   Operation 74 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 6> <Delay = 3.68>
ST_10 : Operation 75 [2/2] (3.68ns)   --->   "call fastcc void @FFT0(i6 4, i6 4, i4 2, i4 3, [32 x float]* @data_OUT2_M_real, [32 x float]* @data_OUT2_M_imag, [32 x float]* @data_OUT3_M_real, [32 x float]* @data_OUT3_M_imag)" [../vhls/fixed/fft.cpp:68]   --->   Operation 75 'call' <Predicate = true> <Delay = 3.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 7> <Delay = 0.00>
ST_11 : Operation 76 [1/2] (0.00ns)   --->   "call fastcc void @FFT0(i6 4, i6 4, i4 2, i4 3, [32 x float]* @data_OUT2_M_real, [32 x float]* @data_OUT2_M_imag, [32 x float]* @data_OUT3_M_real, [32 x float]* @data_OUT3_M_imag)" [../vhls/fixed/fft.cpp:68]   --->   Operation 76 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 8> <Delay = 3.68>
ST_12 : Operation 77 [2/2] (3.68ns)   --->   "call fastcc void @FFT0(i6 8, i6 2, i4 1, i4 4, [32 x float]* @data_OUT3_M_real, [32 x float]* @data_OUT3_M_imag, [32 x float]* @data_OUT4_M_real, [32 x float]* @data_OUT4_M_imag)" [../vhls/fixed/fft.cpp:69]   --->   Operation 77 'call' <Predicate = true> <Delay = 3.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 9> <Delay = 0.00>
ST_13 : Operation 78 [1/2] (0.00ns)   --->   "call fastcc void @FFT0(i6 8, i6 2, i4 1, i4 4, [32 x float]* @data_OUT3_M_real, [32 x float]* @data_OUT3_M_imag, [32 x float]* @data_OUT4_M_real, [32 x float]* @data_OUT4_M_imag)" [../vhls/fixed/fft.cpp:69]   --->   Operation 78 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 10> <Delay = 3.68>
ST_14 : Operation 79 [2/2] (3.68ns)   --->   "call fastcc void @FFT0(i6 16, i6 1, i4 0, i4 5, [32 x float]* @data_OUT4_M_real, [32 x float]* @data_OUT4_M_imag, [32 x float]* @xout_M_real, [32 x float]* @xout_M_imag)" [../vhls/fixed/fft.cpp:70]   --->   Operation 79 'call' <Predicate = true> <Delay = 3.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 11> <Delay = 1.76>
ST_15 : Operation 80 [1/2] (0.00ns)   --->   "call fastcc void @FFT0(i6 16, i6 1, i4 0, i4 5, [32 x float]* @data_OUT4_M_real, [32 x float]* @data_OUT4_M_imag, [32 x float]* @xout_M_real, [32 x float]* @xout_M_imag)" [../vhls/fixed/fft.cpp:70]   --->   Operation 80 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 81 [1/1] (1.76ns)   --->   "br label %3" [../vhls/fixed/fft.cpp:72]   --->   Operation 81 'br' <Predicate = true> <Delay = 1.76>

State 16 <SV = 12> <Delay = 3.25>
ST_16 : Operation 82 [1/1] (0.00ns)   --->   "%i1_0 = phi i6 [ 0, %bitreverse.exit ], [ %i_2, %4 ]"   --->   Operation 82 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 83 [1/1] (1.42ns)   --->   "%icmp_ln72 = icmp eq i6 %i1_0, -32" [../vhls/fixed/fft.cpp:72]   --->   Operation 83 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 84 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 84 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 85 [1/1] (1.82ns)   --->   "%i_2 = add i6 %i1_0, 1" [../vhls/fixed/fft.cpp:72]   --->   Operation 85 'add' 'i_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %icmp_ln72, label %5, label %4" [../vhls/fixed/fft.cpp:72]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i6 %i1_0 to i64" [../vhls/fixed/fft.cpp:72]   --->   Operation 87 'zext' 'zext_ln72' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_16 : Operation 88 [1/1] (0.00ns)   --->   "%xout_M_real_addr = getelementptr [32 x float]* @xout_M_real, i64 0, i64 %zext_ln72" [../vhls/fixed/fft.cpp:72]   --->   Operation 88 'getelementptr' 'xout_M_real_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_16 : Operation 89 [2/2] (3.25ns)   --->   "%xout_M_real_load = load float* %xout_M_real_addr, align 8" [../vhls/fixed/fft.cpp:72]   --->   Operation 89 'load' 'xout_M_real_load' <Predicate = (!icmp_ln72)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 90 [1/1] (0.00ns)   --->   "%xout_M_imag_addr = getelementptr [32 x float]* @xout_M_imag, i64 0, i64 %zext_ln72" [../vhls/fixed/fft.cpp:72]   --->   Operation 90 'getelementptr' 'xout_M_imag_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_16 : Operation 91 [2/2] (3.25ns)   --->   "%xout_M_imag_load = load float* %xout_M_imag_addr, align 4" [../vhls/fixed/fft.cpp:72]   --->   Operation 91 'load' 'xout_M_imag_load' <Predicate = (!icmp_ln72)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 92 [1/1] (0.00ns)   --->   "ret void" [../vhls/fixed/fft.cpp:73]   --->   Operation 92 'ret' <Predicate = (icmp_ln72)> <Delay = 0.00>

State 17 <SV = 13> <Delay = 5.57>
ST_17 : Operation 93 [1/1] (0.00ns)   --->   "%data_OUT_M_real_add = getelementptr [32 x float]* %data_OUT_M_real, i64 0, i64 %zext_ln72" [../vhls/fixed/fft.cpp:72]   --->   Operation 93 'getelementptr' 'data_OUT_M_real_add' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 94 [1/2] (3.25ns)   --->   "%xout_M_real_load = load float* %xout_M_real_addr, align 8" [../vhls/fixed/fft.cpp:72]   --->   Operation 94 'load' 'xout_M_real_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 95 [1/1] (2.32ns)   --->   "store float %xout_M_real_load, float* %data_OUT_M_real_add, align 4" [../vhls/fixed/fft.cpp:72]   --->   Operation 95 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 96 [1/1] (0.00ns)   --->   "%data_OUT_M_imag_add = getelementptr [32 x float]* %data_OUT_M_imag, i64 0, i64 %zext_ln72" [../vhls/fixed/fft.cpp:72]   --->   Operation 96 'getelementptr' 'data_OUT_M_imag_add' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 97 [1/2] (3.25ns)   --->   "%xout_M_imag_load = load float* %xout_M_imag_addr, align 4" [../vhls/fixed/fft.cpp:72]   --->   Operation 97 'load' 'xout_M_imag_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 98 [1/1] (2.32ns)   --->   "store float %xout_M_imag_load, float* %data_OUT_M_imag_add, align 4" [../vhls/fixed/fft.cpp:72]   --->   Operation 98 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 99 [1/1] (0.00ns)   --->   "br label %3" [../vhls/fixed/fft.cpp:72]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../vhls/fixed/fft.cpp:62) [40]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../vhls/fixed/fft.cpp:62) [40]  (0 ns)
	'getelementptr' operation ('data_IN_M_real_addr', ../vhls/fixed/fft.cpp:62) [48]  (0 ns)
	'load' operation ('data_IN_M_real_load', ../vhls/fixed/fft.cpp:62) on array 'data_IN_M_real' [49]  (2.32 ns)

 <State 3>: 5.58ns
The critical path consists of the following:
	'load' operation ('data_IN_M_real_load', ../vhls/fixed/fft.cpp:62) on array 'data_IN_M_real' [49]  (2.32 ns)
	'store' operation ('store_ln62', ../vhls/fixed/fft.cpp:62) of variable 'data_IN_M_real_load', ../vhls/fixed/fft.cpp:62 on array 'xin_M_real' [50]  (3.25 ns)

 <State 4>: 3.69ns
The critical path consists of the following:
	'call' operation ('call_ln66', ../vhls/fixed/fft.cpp:66) to 'FFT0' [80]  (3.69 ns)

 <State 5>: 6.51ns
The critical path consists of the following:
	'load' operation ('index', ../vhls/fixed/fft.cpp:18->../vhls/fixed/fft.cpp:64) on array 'rev_32' [68]  (3.25 ns)
	'getelementptr' operation ('xin_M_real_addr_1', ../vhls/fixed/fft.cpp:19->../vhls/fixed/fft.cpp:64) [71]  (0 ns)
	'load' operation ('xin_M_real_load', ../vhls/fixed/fft.cpp:19->../vhls/fixed/fft.cpp:64) on array 'xin_M_real' [72]  (3.25 ns)

 <State 6>: 6.51ns
The critical path consists of the following:
	'load' operation ('xin_M_real_load', ../vhls/fixed/fft.cpp:19->../vhls/fixed/fft.cpp:64) on array 'xin_M_real' [72]  (3.25 ns)
	'store' operation ('store_ln19', ../vhls/fixed/fft.cpp:19->../vhls/fixed/fft.cpp:64) of variable 'xin_M_real_load', ../vhls/fixed/fft.cpp:19->../vhls/fixed/fft.cpp:64 on array 'data_OUT0_M_real' [73]  (3.25 ns)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 3.69ns
The critical path consists of the following:
	'call' operation ('call_ln67', ../vhls/fixed/fft.cpp:67) to 'FFT0' [81]  (3.69 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 3.69ns
The critical path consists of the following:
	'call' operation ('call_ln68', ../vhls/fixed/fft.cpp:68) to 'FFT0' [82]  (3.69 ns)

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 3.69ns
The critical path consists of the following:
	'call' operation ('call_ln69', ../vhls/fixed/fft.cpp:69) to 'FFT0' [83]  (3.69 ns)

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 3.69ns
The critical path consists of the following:
	'call' operation ('call_ln70', ../vhls/fixed/fft.cpp:70) to 'FFT0' [84]  (3.69 ns)

 <State 15>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../vhls/fixed/fft.cpp:72) [87]  (1.77 ns)

 <State 16>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../vhls/fixed/fft.cpp:72) [87]  (0 ns)
	'getelementptr' operation ('xout_M_real_addr', ../vhls/fixed/fft.cpp:72) [95]  (0 ns)
	'load' operation ('xout_M_real_load', ../vhls/fixed/fft.cpp:72) on array 'xout_M_real' [96]  (3.25 ns)

 <State 17>: 5.58ns
The critical path consists of the following:
	'load' operation ('xout_M_real_load', ../vhls/fixed/fft.cpp:72) on array 'xout_M_real' [96]  (3.25 ns)
	'store' operation ('store_ln72', ../vhls/fixed/fft.cpp:72) of variable 'xout_M_real_load', ../vhls/fixed/fft.cpp:72 on array 'data_OUT_M_real' [97]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
