drm/amd/display: Defer cursor update around VUPDATE for all ASIC

jira LE-1907
Rebuild_History Non-Buildable kernel-4.18.0-240.el8
commit-author Nicholas Kazlauskas <nicholas.kazlauskas@amd.com>
commit 1ab864a006690d7a387498589464f9ec8509ff9e
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-4.18.0-240.el8/1ab864a0.failed

[Why]
Fixes the following scenario:

- Flip has been prepared sometime during the frame, update pending
- Cursor update happens right when VUPDATE would happen
- OPTC lock acquired, VUPDATE is blocked until next frame
- Flip is delayed potentially infinitely

With the igt@kms_cursor_legacy cursor-vs-flip-legacy test we can
observe nearly *13* frames of delay for some flips on Navi.

[How]
Apply the Raven workaround generically. When close enough to VUPDATE
block cursor updates from occurring from the dc_stream_set_cursor_*
helpers.

This could perhaps be a little smarter by checking if there were
pending updates or flips earlier in the frame on the HUBP side before
applying the delay, but this should be fine for now.

This fixes the kms_cursor_legacy test.

	Signed-off-by: Nicholas Kazlauskas <nicholas.kazlauskas@amd.com>
	Reviewed-by: Aric Cyr <Aric.Cyr@amd.com>
	Acked-by: Aurabindo Pillai <aurabindo.pillai@amd.com>
	Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
(cherry picked from commit 1ab864a006690d7a387498589464f9ec8509ff9e)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	drivers/gpu/drm/amd/display/dc/core/dc_stream.c
diff --cc drivers/gpu/drm/amd/display/dc/core/dc_stream.c
index 6328ba4cefeb,8c20e9e907b2..000000000000
--- a/drivers/gpu/drm/amd/display/dc/core/dc_stream.c
+++ b/drivers/gpu/drm/amd/display/dc/core/dc_stream.c
@@@ -243,24 -239,24 +243,30 @@@ static void delay_cursor_until_vupdate(
  	struct dc_stream_state *stream = pipe_ctx->stream;
  	unsigned int us_per_line;
  
- 	if (stream->ctx->asic_id.chip_family == FAMILY_RV &&
- 			ASICREV_IS_RAVEN(stream->ctx->asic_id.hw_internal_rev)) {
+ 	if (!dc->hwss.get_vupdate_offset_from_vsync)
+ 		return;
  
++<<<<<<< HEAD
 +		vupdate_line = get_vupdate_offset_from_vsync(pipe_ctx);
 +		if (!dc_stream_get_crtc_position(dc, &stream, 1, &vpos, &nvpos))
 +			return;
- 
- 		if (vpos >= vupdate_line)
- 			return;
- 
- 		us_per_line = stream->timing.h_total * 10000 / stream->timing.pix_clk_100hz;
- 		lines_to_vupdate = vupdate_line - vpos;
- 		us_to_vupdate = lines_to_vupdate * us_per_line;
- 
- 		/* 70 us is a conservative estimate of cursor update time*/
- 		if (us_to_vupdate < 70)
- 			udelay(us_to_vupdate);
- 	}
++=======
+ 	vupdate_line = dc->hwss.get_vupdate_offset_from_vsync(pipe_ctx);
+ 	if (!dc_stream_get_crtc_position(dc, &stream, 1, &vpos, &nvpos))
+ 		return;
++>>>>>>> 1ab864a00669 (drm/amd/display: Defer cursor update around VUPDATE for all ASIC)
+ 
+ 	if (vpos >= vupdate_line)
+ 		return;
+ 
+ 	us_per_line =
+ 		stream->timing.h_total * 10000 / stream->timing.pix_clk_100hz;
+ 	lines_to_vupdate = vupdate_line - vpos;
+ 	us_to_vupdate = lines_to_vupdate * us_per_line;
+ 
+ 	/* 70 us is a conservative estimate of cursor update time*/
+ 	if (us_to_vupdate < 70)
+ 		udelay(us_to_vupdate);
  #endif
  }
  
* Unmerged path drivers/gpu/drm/amd/display/dc/core/dc_stream.c
