min z
s.t.
 + 30000 x1 + 40000 x2 + 36000 x3 + 42000 x4 + 25000 x5 + 27500 x6 + 41000 x7 + 28500 x8 + 21600 x9 + 27400 x10 - z <= 159500
 + 30000 x1 + 40000 x2 + 36000 x3 + 42000 x4 + 25000 x5 + 27500 x6 + 41000 x7 + 28500 x8 + 21600 x9 + 27400 x10 + z >= 159500
 + 40000 x1 + 20000 x2 + 46000 x3 + 24000 x4 + 20000 x5 + 44000 x6 + 42000 x7 + 47600 x8 + 28360 x9 + 27960 x10 - z <= 169960
 + 40000 x1 + 20000 x2 + 46000 x3 + 24000 x4 + 20000 x5 + 44000 x6 + 42000 x7 + 47600 x8 + 28360 x9 + 27960 x10 + z >= 169960
 + 36000 x1 + 40000 x2 + 35000 x3 + 33600 x4 + 21900 x5 + 28800 x6 + 42000 x7 + 43000 x8 + 50800 x9 + 40200 x10 - z <= 185650
 + 36000 x1 + 40000 x2 + 35000 x3 + 33600 x4 + 21900 x5 + 28800 x6 + 42000 x7 + 43000 x8 + 50800 x9 + 40200 x10 + z >= 185650
 + 116000 x1 + 114000 x2 + 111000 x3 + 96000 x4 + 124000 x5 + 120000 x6 + 119600 x7 + 111000 x8 + 106500 x9 + 115000 x10 - z <= 566550
 + 116000 x1 + 114000 x2 + 111000 x3 + 96000 x4 + 124000 x5 + 120000 x6 + 119600 x7 + 111000 x8 + 106500 x9 + 115000 x10 + z >= 566550
 + 4800 x1 + 3800 x2 + 19640 x3 + 12000 x4 + 15600 x5 + 5000 x6 + 3960 x7 + 6900 x8 + 13000 x9 + 8000 x10 - z <= 46350
 + 4800 x1 + 3800 x2 + 19640 x3 + 12000 x4 + 15600 x5 + 5000 x6 + 3960 x7 + 6900 x8 + 13000 x9 + 8000 x10 + z >= 46350
end
int x1
int x2
int x3
int x4
int x5
int x6
int x7
int x8
int x9
int x10
