#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Thu May 21 22:39:23 2020
# Process ID: 28864
# Current directory: /home/nicolas/yocto/soft_zybo/lerobot/vivado/project_1_vivado_2019_2/project_1_vivado_2019_1.runs/impl_2
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/nicolas/yocto/soft_zybo/lerobot/vivado/project_1_vivado_2019_2/project_1_vivado_2019_1.runs/impl_2/design_1_wrapper.vdi
# Journal file: /home/nicolas/yocto/soft_zybo/lerobot/vivado/project_1_vivado_2019_2/project_1_vivado_2019_1.runs/impl_2/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nicolas/yocto/soft_zybo/lerobot/vivado/ip_repo/mongyrocopse_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nicolas/vivado/vivado/FPGA_xilinx/vivado2019_2/ip_repo/capteurDistanceUltrason_1.0'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/gainNvoies_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeurNvoies_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/filtre/src/FIR_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/FIR_RAM_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/PmodMIC3_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/audio_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/codec_I2C_I2S_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/traitement_audio_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nicolas/vivado/vivado/FPGA_xilinx/vivado-library-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nicolas/vivado/vivado/FPGA_xilinx/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:melangeur:1.0'. The one found in IP location '/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur_1.0' will take precedence over the same IP in location /home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/melangeur/melangeur.srcs/sources_1/imports
Command: link_design -top design_1_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1760.621 ; gain = 0.000 ; free physical = 826 ; free virtual = 4240
INFO: [Netlist 29-17] Analyzing 238 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nicolas/yocto/soft_zybo/lerobot/vivado/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/nicolas/yocto/soft_zybo/lerobot/vivado/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/nicolas/yocto/soft_zybo/lerobot/vivado/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/nicolas/yocto/soft_zybo/lerobot/vivado/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/nicolas/yocto/soft_zybo/lerobot/vivado/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/nicolas/yocto/soft_zybo/lerobot/vivado/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/nicolas/yocto/soft_zybo/lerobot/vivado/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/constrs_1/new/contraintes.xdc]
WARNING: [Vivado 12-584] No ports matched 'sdi_gyro_0'. [/home/nicolas/yocto/soft_zybo/lerobot/vivado/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/constrs_1/new/contraintes.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/yocto/soft_zybo/lerobot/vivado/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/constrs_1/new/contraintes.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdi_gyro_0'. [/home/nicolas/yocto/soft_zybo/lerobot/vivado/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/constrs_1/new/contraintes.xdc:83]
CRITICAL WARNING: [Common 17-161] Invalid option value '#JF2' specified for 'objects'. [/home/nicolas/yocto/soft_zybo/lerobot/vivado/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/constrs_1/new/contraintes.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'clk_gyro_1'. [/home/nicolas/yocto/soft_zybo/lerobot/vivado/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/constrs_1/new/contraintes.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/yocto/soft_zybo/lerobot/vivado/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/constrs_1/new/contraintes.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_gyro_1'. [/home/nicolas/yocto/soft_zybo/lerobot/vivado/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/constrs_1/new/contraintes.xdc:86]
CRITICAL WARNING: [Common 17-161] Invalid option value '#JF4' specified for 'objects'. [/home/nicolas/yocto/soft_zybo/lerobot/vivado/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/constrs_1/new/contraintes.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'sdo_gyro_0'. [/home/nicolas/yocto/soft_zybo/lerobot/vivado/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/constrs_1/new/contraintes.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/yocto/soft_zybo/lerobot/vivado/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/constrs_1/new/contraintes.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdo_gyro_0'. [/home/nicolas/yocto/soft_zybo/lerobot/vivado/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/constrs_1/new/contraintes.xdc:89]
CRITICAL WARNING: [Common 17-161] Invalid option value '#JF3' specified for 'objects'. [/home/nicolas/yocto/soft_zybo/lerobot/vivado/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/constrs_1/new/contraintes.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'int1_gyro_0'. [/home/nicolas/yocto/soft_zybo/lerobot/vivado/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/constrs_1/new/contraintes.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/yocto/soft_zybo/lerobot/vivado/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/constrs_1/new/contraintes.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'int1_gyro_0'. [/home/nicolas/yocto/soft_zybo/lerobot/vivado/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/constrs_1/new/contraintes.xdc:92]
CRITICAL WARNING: [Common 17-161] Invalid option value '#JF7' specified for 'objects'. [/home/nicolas/yocto/soft_zybo/lerobot/vivado/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/constrs_1/new/contraintes.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'int2_gyro_0'. [/home/nicolas/yocto/soft_zybo/lerobot/vivado/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/constrs_1/new/contraintes.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/yocto/soft_zybo/lerobot/vivado/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/constrs_1/new/contraintes.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'int2_gyro_0'. [/home/nicolas/yocto/soft_zybo/lerobot/vivado/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/constrs_1/new/contraintes.xdc:95]
CRITICAL WARNING: [Common 17-161] Invalid option value '#JF8' specified for 'objects'. [/home/nicolas/yocto/soft_zybo/lerobot/vivado/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/constrs_1/new/contraintes.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'cs_gyro_1'. [/home/nicolas/yocto/soft_zybo/lerobot/vivado/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/constrs_1/new/contraintes.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/yocto/soft_zybo/lerobot/vivado/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/constrs_1/new/contraintes.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cs_gyro_0'. [/home/nicolas/yocto/soft_zybo/lerobot/vivado/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/constrs_1/new/contraintes.xdc:98]
CRITICAL WARNING: [Common 17-161] Invalid option value '#JF1' specified for 'objects'. [/home/nicolas/yocto/soft_zybo/lerobot/vivado/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/constrs_1/new/contraintes.xdc:98]
Finished Parsing XDC File [/home/nicolas/yocto/soft_zybo/lerobot/vivado/project_1_vivado_2019_2/project_1_vivado_2019_1.srcs/constrs_1/new/contraintes.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1908.969 ; gain = 0.000 ; free physical = 723 ; free virtual = 4137
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 23 Warnings, 12 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1908.969 ; gain = 377.812 ; free physical = 723 ; free virtual = 4137
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1960.645 ; gain = 51.676 ; free physical = 718 ; free virtual = 4133

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: bde94b55

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2382.504 ; gain = 421.859 ; free physical = 342 ; free virtual = 3757

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 8 inverter(s) to 8 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10bca3739

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2540.441 ; gain = 0.000 ; free physical = 194 ; free virtual = 3609
INFO: [Opt 31-389] Phase Retarget created 153 cells and removed 209 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
Phase 2 Constant propagation | Checksum: 13e0b9c96

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2540.441 ; gain = 0.000 ; free physical = 194 ; free virtual = 3609
INFO: [Opt 31-389] Phase Constant propagation created 49 cells and removed 173 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1db9e9018

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2540.441 ; gain = 0.000 ; free physical = 194 ; free virtual = 3609
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 255 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1db9e9018

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2540.441 ; gain = 0.000 ; free physical = 194 ; free virtual = 3609
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1db9e9018

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2540.441 ; gain = 0.000 ; free physical = 194 ; free virtual = 3609
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16ccf6ff9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2540.441 ; gain = 0.000 ; free physical = 194 ; free virtual = 3609
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 2 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             153  |             209  |                                              1  |
|  Constant propagation         |              49  |             173  |                                              0  |
|  Sweep                        |               0  |             255  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               2  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2540.441 ; gain = 0.000 ; free physical = 194 ; free virtual = 3609
Ending Logic Optimization Task | Checksum: 14107af83

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2540.441 ; gain = 0.000 ; free physical = 194 ; free virtual = 3609

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.173 | TNS=-1454.561 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 8 Total Ports: 16
Number of Flops added for Enable Generation: 12

Ending PowerOpt Patch Enables Task | Checksum: 1c3ce3012

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2778.125 ; gain = 0.000 ; free physical = 206 ; free virtual = 3590
Ending Power Optimization Task | Checksum: 1c3ce3012

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2778.125 ; gain = 237.684 ; free physical = 212 ; free virtual = 3596

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Ending Logic Optimization Task | Checksum: 1c1b2bc2c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2778.125 ; gain = 0.000 ; free physical = 215 ; free virtual = 3599
Ending Final Cleanup Task | Checksum: 1c1b2bc2c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2778.125 ; gain = 0.000 ; free physical = 215 ; free virtual = 3599

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.125 ; gain = 0.000 ; free physical = 215 ; free virtual = 3599
Ending Netlist Obfuscation Task | Checksum: 1c1b2bc2c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.125 ; gain = 0.000 ; free physical = 215 ; free virtual = 3599
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 23 Warnings, 12 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 2778.125 ; gain = 869.156 ; free physical = 215 ; free virtual = 3599
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.125 ; gain = 0.000 ; free physical = 215 ; free virtual = 3599
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2778.125 ; gain = 0.000 ; free physical = 207 ; free virtual = 3593
INFO: [Common 17-1381] The checkpoint '/home/nicolas/yocto/soft_zybo/lerobot/vivado/project_1_vivado_2019_2/project_1_vivado_2019_1.runs/impl_2/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nicolas/yocto/soft_zybo/lerobot/vivado/project_1_vivado_2019_2/project_1_vivado_2019_1.runs/impl_2/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg has an input control pin design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/ADDRBWRADDR[10] (net: design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg_0[5]) which is driven by a register (design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg has an input control pin design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/ADDRBWRADDR[5] (net: design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg_0[0]) which is driven by a register (design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg has an input control pin design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/ADDRBWRADDR[6] (net: design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg_0[1]) which is driven by a register (design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg has an input control pin design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/ADDRBWRADDR[7] (net: design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg_0[2]) which is driven by a register (design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg has an input control pin design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/ADDRBWRADDR[8] (net: design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg_0[3]) which is driven by a register (design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg has an input control pin design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/ADDRBWRADDR[9] (net: design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg_0[4]) which is driven by a register (design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg has an input control pin design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/ADDRBWRADDR[10] (net: design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg_0[5]) which is driven by a register (design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg has an input control pin design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/ADDRBWRADDR[5] (net: design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg_0[0]) which is driven by a register (design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg has an input control pin design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/ADDRBWRADDR[6] (net: design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg_0[1]) which is driven by a register (design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg has an input control pin design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/ADDRBWRADDR[7] (net: design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg_0[2]) which is driven by a register (design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg has an input control pin design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/ADDRBWRADDR[8] (net: design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg_0[3]) which is driven by a register (design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg has an input control pin design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/ADDRBWRADDR[9] (net: design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg_0[4]) which is driven by a register (design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg has an input control pin design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/ADDRBWRADDR[10] (net: design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg_0[5]) which is driven by a register (design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg has an input control pin design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/ADDRBWRADDR[5] (net: design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg_0[0]) which is driven by a register (design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg has an input control pin design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/ADDRBWRADDR[6] (net: design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg_0[1]) which is driven by a register (design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg has an input control pin design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/ADDRBWRADDR[7] (net: design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg_0[2]) which is driven by a register (design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg has an input control pin design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/ADDRBWRADDR[8] (net: design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg_0[3]) which is driven by a register (design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg has an input control pin design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/ADDRBWRADDR[9] (net: design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg_0[4]) which is driven by a register (design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg has an input control pin design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/ADDRBWRADDR[10] (net: design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg_0[5]) which is driven by a register (design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg has an input control pin design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/ADDRBWRADDR[9] (net: design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg_0[4]) which is driven by a register (design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2786.129 ; gain = 0.000 ; free physical = 196 ; free virtual = 3588
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: cccb5034

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2786.129 ; gain = 0.000 ; free physical = 196 ; free virtual = 3588
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2786.129 ; gain = 0.000 ; free physical = 196 ; free virtual = 3588

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a55c1a4d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2786.129 ; gain = 0.000 ; free physical = 190 ; free virtual = 3584

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2b48ff9a5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2786.129 ; gain = 0.000 ; free physical = 180 ; free virtual = 3576

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2b48ff9a5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2786.129 ; gain = 0.000 ; free physical = 180 ; free virtual = 3576
Phase 1 Placer Initialization | Checksum: 2b48ff9a5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2786.129 ; gain = 0.000 ; free physical = 180 ; free virtual = 3576

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2b10cfd56

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2786.129 ; gain = 0.000 ; free physical = 180 ; free virtual = 3576

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 503 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 210 nets or cells. Created 0 new cell, deleted 210 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 8 candidate cells for DSP register optimization.
INFO: [Physopt 32-457] Pass 1. Identified 8 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg. 15 registers were pushed out.
INFO: [Physopt 32-666] Processed cell design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_out_temp_reg. No change.
INFO: [Physopt 32-665] Processed cell design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/multOp. 1 register was pushed out.
INFO: [Physopt 32-666] Processed cell design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/multOp. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/multOp. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/multOp. No change.
INFO: [Physopt 32-457] Pass 2. Identified 6 candidate cells for DSP register optimization.
INFO: [Physopt 32-457] Pass 2. Identified 6 candidate cells for DSP register optimization.
INFO: [Physopt 32-666] Processed cell design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_out_temp_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/multOp. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/multOp. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/multOp. No change.
INFO: [Physopt 32-775] End 2 Pass. Optimized 2 nets or cells. Created 16 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2786.129 ; gain = 0.000 ; free physical = 170 ; free virtual = 3567
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2786.129 ; gain = 0.000 ; free physical = 170 ; free virtual = 3567

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            210  |                   210  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |           16  |              0  |                     2  |           0  |           1  |  00:00:03  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           16  |            210  |                   212  |           0  |           7  |  00:00:03  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 187677326

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2786.129 ; gain = 0.000 ; free physical = 170 ; free virtual = 3568
Phase 2.2 Global Placement Core | Checksum: cdf49be1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2786.129 ; gain = 0.000 ; free physical = 169 ; free virtual = 3568
Phase 2 Global Placement | Checksum: cdf49be1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2786.129 ; gain = 0.000 ; free physical = 170 ; free virtual = 3568

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11229de71

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2786.129 ; gain = 0.000 ; free physical = 170 ; free virtual = 3569

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 151b49081

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2786.129 ; gain = 0.000 ; free physical = 170 ; free virtual = 3568

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 113669d07

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2786.129 ; gain = 0.000 ; free physical = 170 ; free virtual = 3568

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19549cfd3

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2786.129 ; gain = 0.000 ; free physical = 170 ; free virtual = 3568

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 18a2d119c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2786.129 ; gain = 0.000 ; free physical = 170 ; free virtual = 3568

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 187a4f20b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2786.129 ; gain = 0.000 ; free physical = 167 ; free virtual = 3566

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1dceba014

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2786.129 ; gain = 0.000 ; free physical = 167 ; free virtual = 3566

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 14409fdc7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2786.129 ; gain = 0.000 ; free physical = 167 ; free virtual = 3566

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 172ff2d3b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 2786.129 ; gain = 0.000 ; free physical = 166 ; free virtual = 3566
Phase 3 Detail Placement | Checksum: 172ff2d3b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 2786.129 ; gain = 0.000 ; free physical = 166 ; free virtual = 3566

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1911afebc

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1911afebc

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 2786.129 ; gain = 0.000 ; free physical = 161 ; free virtual = 3560
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.109. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 23d6e2503

Time (s): cpu = 00:01:12 ; elapsed = 00:00:57 . Memory (MB): peak = 2786.129 ; gain = 0.000 ; free physical = 166 ; free virtual = 3560
Phase 4.1 Post Commit Optimization | Checksum: 23d6e2503

Time (s): cpu = 00:01:12 ; elapsed = 00:00:57 . Memory (MB): peak = 2786.129 ; gain = 0.000 ; free physical = 166 ; free virtual = 3560

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 23d6e2503

Time (s): cpu = 00:01:12 ; elapsed = 00:00:57 . Memory (MB): peak = 2786.129 ; gain = 0.000 ; free physical = 166 ; free virtual = 3560

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 23d6e2503

Time (s): cpu = 00:01:12 ; elapsed = 00:00:57 . Memory (MB): peak = 2786.129 ; gain = 0.000 ; free physical = 166 ; free virtual = 3560

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2786.129 ; gain = 0.000 ; free physical = 166 ; free virtual = 3560
Phase 4.4 Final Placement Cleanup | Checksum: 1a6f071fe

Time (s): cpu = 00:01:12 ; elapsed = 00:00:57 . Memory (MB): peak = 2786.129 ; gain = 0.000 ; free physical = 166 ; free virtual = 3560
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a6f071fe

Time (s): cpu = 00:01:12 ; elapsed = 00:00:57 . Memory (MB): peak = 2786.129 ; gain = 0.000 ; free physical = 166 ; free virtual = 3560
Ending Placer Task | Checksum: 103082ff5

Time (s): cpu = 00:01:12 ; elapsed = 00:00:57 . Memory (MB): peak = 2786.129 ; gain = 0.000 ; free physical = 166 ; free virtual = 3560
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 44 Warnings, 12 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:00 . Memory (MB): peak = 2786.129 ; gain = 0.000 ; free physical = 168 ; free virtual = 3561
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2786.129 ; gain = 0.000 ; free physical = 168 ; free virtual = 3561
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2786.129 ; gain = 0.000 ; free physical = 152 ; free virtual = 3555
INFO: [Common 17-1381] The checkpoint '/home/nicolas/yocto/soft_zybo/lerobot/vivado/project_1_vivado_2019_2/project_1_vivado_2019_1.runs/impl_2/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2786.129 ; gain = 0.000 ; free physical = 154 ; free virtual = 3550
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2786.129 ; gain = 0.000 ; free physical = 161 ; free virtual = 3557
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: e716044b ConstDB: 0 ShapeSum: 1bf22baa RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 147e3a3f2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2786.129 ; gain = 0.000 ; free physical = 132 ; free virtual = 3473
Post Restoration Checksum: NetGraph: 5e7bcc0a NumContArr: e967d7e8 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 147e3a3f2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2786.129 ; gain = 0.000 ; free physical = 118 ; free virtual = 3452

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 147e3a3f2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2786.129 ; gain = 0.000 ; free physical = 116 ; free virtual = 3430

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 147e3a3f2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2786.129 ; gain = 0.000 ; free physical = 117 ; free virtual = 3430
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18b2835ec

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2786.129 ; gain = 0.000 ; free physical = 171 ; free virtual = 3438
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.143 | TNS=-1069.819| WHS=-1.033 | THS=-646.481|

Phase 2 Router Initialization | Checksum: 18ff39268

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2786.129 ; gain = 0.000 ; free physical = 169 ; free virtual = 3436

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0121059 %
  Global Horizontal Routing Utilization  = 0.00689338 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5560
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5559
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f29b8257

Time (s): cpu = 00:01:06 ; elapsed = 00:00:38 . Memory (MB): peak = 2790.105 ; gain = 3.977 ; free physical = 190 ; free virtual = 3412
INFO: [Route 35-580] Design has 967 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |               clk_fpga_2 |                                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CEB2|
|               clk_fpga_0 |               clk_fpga_2 |                                    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1/CEB2|
|               clk_fpga_0 |               clk_fpga_2 |                                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__0/CEB2|
|               clk_fpga_0 |               clk_fpga_2 |                                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2/CEB2|
|               clk_fpga_0 |               clk_fpga_2 |                                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CEA2|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 353
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.631 | TNS=-2646.535| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 21b871b68

Time (s): cpu = 00:02:07 ; elapsed = 00:01:11 . Memory (MB): peak = 2790.105 ; gain = 3.977 ; free physical = 187 ; free virtual = 3410

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.591 | TNS=-2630.701| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1ac93bb26

Time (s): cpu = 00:03:21 ; elapsed = 00:02:15 . Memory (MB): peak = 2802.105 ; gain = 15.977 ; free physical = 194 ; free virtual = 3400

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.526 | TNS=-2625.006| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 24c0dcda0

Time (s): cpu = 00:03:31 ; elapsed = 00:02:25 . Memory (MB): peak = 2802.105 ; gain = 15.977 ; free physical = 202 ; free virtual = 3408
Phase 4 Rip-up And Reroute | Checksum: 24c0dcda0

Time (s): cpu = 00:03:31 ; elapsed = 00:02:25 . Memory (MB): peak = 2802.105 ; gain = 15.977 ; free physical = 202 ; free virtual = 3408

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2898af619

Time (s): cpu = 00:03:32 ; elapsed = 00:02:25 . Memory (MB): peak = 2802.105 ; gain = 15.977 ; free physical = 202 ; free virtual = 3408
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.526 | TNS=-2625.006| WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 2898af619

Time (s): cpu = 00:03:32 ; elapsed = 00:02:25 . Memory (MB): peak = 2802.105 ; gain = 15.977 ; free physical = 202 ; free virtual = 3408

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2898af619

Time (s): cpu = 00:03:32 ; elapsed = 00:02:25 . Memory (MB): peak = 2802.105 ; gain = 15.977 ; free physical = 202 ; free virtual = 3408
Phase 5 Delay and Skew Optimization | Checksum: 2898af619

Time (s): cpu = 00:03:32 ; elapsed = 00:02:25 . Memory (MB): peak = 2802.105 ; gain = 15.977 ; free physical = 202 ; free virtual = 3408

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19731e1ea

Time (s): cpu = 00:03:33 ; elapsed = 00:02:26 . Memory (MB): peak = 2802.105 ; gain = 15.977 ; free physical = 201 ; free virtual = 3408
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.526 | TNS=-2625.006| WHS=0.030  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 23dfabbf9

Time (s): cpu = 00:03:33 ; elapsed = 00:02:26 . Memory (MB): peak = 2802.105 ; gain = 15.977 ; free physical = 201 ; free virtual = 3408
Phase 6 Post Hold Fix | Checksum: 23dfabbf9

Time (s): cpu = 00:03:33 ; elapsed = 00:02:26 . Memory (MB): peak = 2802.105 ; gain = 15.977 ; free physical = 201 ; free virtual = 3408

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.26619 %
  Global Horizontal Routing Utilization  = 4.18497 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 54.955%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 50.4505%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 54.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 50%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1e246803a

Time (s): cpu = 00:03:33 ; elapsed = 00:02:26 . Memory (MB): peak = 2802.105 ; gain = 15.977 ; free physical = 201 ; free virtual = 3408

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e246803a

Time (s): cpu = 00:03:33 ; elapsed = 00:02:26 . Memory (MB): peak = 2802.105 ; gain = 15.977 ; free physical = 199 ; free virtual = 3406

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17e3421a5

Time (s): cpu = 00:03:34 ; elapsed = 00:02:26 . Memory (MB): peak = 2802.105 ; gain = 15.977 ; free physical = 200 ; free virtual = 3406

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.526 | TNS=-2625.006| WHS=0.030  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 17e3421a5

Time (s): cpu = 00:03:34 ; elapsed = 00:02:26 . Memory (MB): peak = 2802.105 ; gain = 15.977 ; free physical = 201 ; free virtual = 3408
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:34 ; elapsed = 00:02:26 . Memory (MB): peak = 2802.105 ; gain = 15.977 ; free physical = 229 ; free virtual = 3436

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
115 Infos, 45 Warnings, 12 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:38 ; elapsed = 00:02:29 . Memory (MB): peak = 2802.105 ; gain = 15.977 ; free physical = 229 ; free virtual = 3436
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2802.105 ; gain = 0.000 ; free physical = 229 ; free virtual = 3436
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2802.105 ; gain = 0.000 ; free physical = 211 ; free virtual = 3429
INFO: [Common 17-1381] The checkpoint '/home/nicolas/yocto/soft_zybo/lerobot/vivado/project_1_vivado_2019_2/project_1_vivado_2019_1.runs/impl_2/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nicolas/yocto/soft_zybo/lerobot/vivado/project_1_vivado_2019_2/project_1_vivado_2019_1.runs/impl_2/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/nicolas/yocto/soft_zybo/lerobot/vivado/project_1_vivado_2019_2/project_1_vivado_2019_1.runs/impl_2/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2843.930 ; gain = 0.000 ; free physical = 213 ; free virtual = 3425
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
128 Infos, 45 Warnings, 12 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu May 21 22:44:07 2020...
