

================================================================
== Vivado HLS Report for 'sin_lut_ap_fixed_9_6_5_3_0_s'
================================================================
* Date:           Thu Feb 23 14:23:48 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.339 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      1|        -|        -|    -|
|Expression           |        -|      -|       40|      902|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      0|      520|      336|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|        9|    -|
|Register             |        0|      -|      131|       32|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      1|      691|     1279|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+-------+-----+----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +-----------------------------------+--------------------------------+---------+-------+-----+----+-----+
    |myproject_dcmp_64ns_64ns_1_2_0_U1  |myproject_dcmp_64ns_64ns_1_2_0  |        0|      0|  130|  84|    0|
    |myproject_dcmp_64ns_64ns_1_2_0_U2  |myproject_dcmp_64ns_64ns_1_2_0  |        0|      0|  130|  84|    0|
    |myproject_dcmp_64ns_64ns_1_2_0_U3  |myproject_dcmp_64ns_64ns_1_2_0  |        0|      0|  130|  84|    0|
    |myproject_dcmp_64ns_64ns_1_2_0_U4  |myproject_dcmp_64ns_64ns_1_2_0  |        0|      0|  130|  84|    0|
    +-----------------------------------+--------------------------------+---------+-------+-----+----+-----+
    |Total                              |                                |        0|      0|  520| 336|    0|
    +-----------------------------------+--------------------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    +-------------------------------------+----------------------------------+-----------+
    |               Instance              |              Module              | Expression|
    +-------------------------------------+----------------------------------+-----------+
    |myproject_mul_mul_15ns_9s_24_1_0_U5  |myproject_mul_mul_15ns_9s_24_1_0  |  i0 * i1  |
    +-------------------------------------+----------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+----+-----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+----+-----+------------+------------+
    |add_ln142_fu_440_p2       |     +    |      0|   0|   11|           2|           3|
    |add_ln899_fu_252_p2       |     +    |      0|   0|   11|           2|           3|
    |add_ln908_fu_297_p2       |     +    |      0|   0|   39|           7|          32|
    |add_ln915_fu_370_p2       |     +    |      0|   0|   18|           1|          11|
    |lsb_index_fu_179_p2       |     +    |      0|   0|   39|           7|          32|
    |m_2_fu_337_p2             |     +    |      0|   0|   71|          64|          64|
    |sub_ln894_fu_169_p2       |     -    |      0|   0|   39|           2|          32|
    |sub_ln897_fu_205_p2       |     -    |      0|   0|    9|           1|           2|
    |sub_ln908_fu_312_p2       |     -    |      0|   0|   39|           6|          32|
    |sub_ln915_fu_365_p2       |     -    |      0|   0|   18|          10|          11|
    |a_fu_232_p2               |    and   |      0|   0|    2|           1|           1|
    |and_ln142_1_fu_509_p2     |    and   |      0|   0|    2|           1|           1|
    |and_ln142_fu_503_p2       |    and   |      0|   0|    2|           1|           1|
    |and_ln151_1_fu_527_p2     |    and   |      0|   0|    2|           1|           1|
    |and_ln151_fu_532_p2       |    and   |      0|   0|    2|           1|           1|
    |and_ln152_1_fu_544_p2     |    and   |      0|   0|    2|           1|           1|
    |and_ln152_fu_549_p2       |    and   |      0|   0|    2|           1|           1|
    |and_ln899_fu_265_p2       |    and   |      0|   0|    2|           1|           1|
    |p_Result_4_fu_221_p2      |    and   |      0|   0|    3|           3|           3|
    |l_fu_157_p3               |   cttz   |      0|  40|   36|          32|           0|
    |icmp_ln141_1_fu_482_p2    |   icmp   |      0|   0|    9|           3|           1|
    |icmp_ln141_2_fu_493_p2    |   icmp   |      0|   0|    9|           3|           2|
    |icmp_ln141_3_fu_498_p2    |   icmp   |      0|   0|    9|           3|           1|
    |icmp_ln141_fu_477_p2      |   icmp   |      0|   0|    9|           3|           2|
    |icmp_ln142_fu_455_p2      |   icmp   |      0|   0|    8|           2|           1|
    |icmp_ln879_1_fu_466_p2    |   icmp   |      0|   0|    9|           3|           4|
    |icmp_ln879_fu_461_p2      |   icmp   |      0|   0|    9|           3|           2|
    |icmp_ln897_1_fu_226_p2    |   icmp   |      0|   0|    9|           3|           1|
    |icmp_ln897_fu_195_p2      |   icmp   |      0|   0|   20|          31|           1|
    |icmp_ln908_fu_285_p2      |   icmp   |      0|   0|   20|          32|           1|
    |icmp_ln924_1_fu_428_p2    |   icmp   |      0|   0|   29|          52|           1|
    |icmp_ln924_fu_422_p2      |   icmp   |      0|   0|   13|          11|           2|
    |lshr_ln897_fu_215_p2      |   lshr   |      0|   0|    7|           2|           3|
    |lshr_ln908_fu_302_p2      |   lshr   |      0|   0|   92|          32|          32|
    |or_ln141_fu_487_p2        |    or    |      0|   0|    2|           1|           1|
    |or_ln143_fu_471_p2        |    or    |      0|   0|    2|           1|           1|
    |or_ln151_1_fu_521_p2      |    or    |      0|   0|    2|           1|           1|
    |or_ln151_2_fu_577_p2      |    or    |      0|   0|    2|           1|           1|
    |or_ln151_3_fu_599_p2      |    or    |      0|   0|    2|           1|           1|
    |or_ln151_fu_563_p2        |    or    |      0|   0|    2|           1|           1|
    |or_ln152_fu_538_p2        |    or    |      0|   0|    2|           1|           1|
    |or_ln899_fu_271_p2        |    or    |      0|   0|    2|           1|           1|
    |or_ln924_fu_434_p2        |    or    |      0|   0|    2|           1|           1|
    |m_1_fu_327_p3             |  select  |      0|   0|   63|           1|          64|
    |select_ln151_1_fu_569_p3  |  select  |      0|   0|    4|           1|           4|
    |select_ln151_2_fu_583_p3  |  select  |      0|   0|    5|           1|           1|
    |select_ln151_3_fu_591_p3  |  select  |      0|   0|    5|           1|           5|
    |select_ln151_4_fu_605_p3  |  select  |      0|   0|    5|           1|           5|
    |select_ln151_fu_555_p3    |  select  |      0|   0|    4|           1|           3|
    |select_ln915_fu_376_p3    |  select  |      0|   0|   11|           1|          11|
    |shl_ln908_fu_321_p2       |    shl   |      0|   0|  182|          64|          64|
    |xor_ln885_fu_515_p2       |    xor   |      0|   0|    2|           1|           2|
    |xor_ln899_fu_246_p2       |    xor   |      0|   0|    2|           1|           2|
    +--------------------------+----------+-------+----+-----+------------+------------+
    |Total                     |          |      0|  40|  902|         410|         457|
    +--------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |   9|          2|    5|         10|
    +-----------+----+-----------+-----+-----------+
    |Total      |   9|          2|    5|         10|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_ce_reg            |   1|   0|    1|          0|
    |ap_return_int_reg    |   5|   0|    5|          0|
    |icmp_ln908_reg_657   |   1|   0|    1|          0|
    |input_V_int_reg      |   9|   0|    9|          0|
    |or_ln924_reg_670     |   1|   0|    1|          0|
    |or_ln_reg_652        |   1|   0|   32|         31|
    |p_Result_s_reg_636   |   3|   0|    3|          0|
    |p_Val2_14_reg_621    |   3|   0|    3|          0|
    |sub_ln894_reg_646    |  32|   0|   32|          0|
    |trunc_ln893_reg_641  |  11|   0|   11|          0|
    |p_Val2_14_reg_621    |  64|  32|    3|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 131|  32|  101|         31|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-----------------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-----------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | sin_lut<ap_fixed<9, 6, 5, 3, 0> > | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | sin_lut<ap_fixed<9, 6, 5, 3, 0> > | return value |
|ap_return  | out |    5| ap_ctrl_hs | sin_lut<ap_fixed<9, 6, 5, 3, 0> > | return value |
|ap_ce      |  in |    1| ap_ctrl_hs | sin_lut<ap_fixed<9, 6, 5, 3, 0> > | return value |
|input_V    |  in |    9|   ap_none  |              input_V              |    scalar    |
+-----------+-----+-----+------------+-----------------------------------+--------------+

