{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700419230454 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700419230456 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 19 12:40:30 2023 " "Processing started: Sun Nov 19 12:40:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700419230456 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700419230456 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ps2 -c ps2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ps2 -c ps2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700419230456 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700419231048 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700419231048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2_led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_led-structural " "Found design unit 1: ps2_led-structural" {  } { { "ps2_led.vhd" "" { Text "C:/Users/Ebubechukwu/Documents/nu_academics/senior year/ce355/ce355-fpga-design/ps2/ps2_led.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700419246337 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_led " "Found entity 1: ps2_led" {  } { { "ps2_led.vhd" "" { Text "C:/Users/Ebubechukwu/Documents/nu_academics/senior year/ce355/ce355-fpga-design/ps2/ps2_led.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700419246337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700419246337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leddcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leddcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leddcd-data_flow " "Found design unit 1: leddcd-data_flow" {  } { { "leddcd.vhd" "" { Text "C:/Users/Ebubechukwu/Documents/nu_academics/senior year/ce355/ce355-fpga-design/ps2/leddcd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700419246340 ""} { "Info" "ISGN_ENTITY_NAME" "1 leddcd " "Found entity 1: leddcd" {  } { { "leddcd.vhd" "" { Text "C:/Users/Ebubechukwu/Documents/nu_academics/senior year/ce355/ce355-fpga-design/ps2/leddcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700419246340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700419246340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard-a " "Found design unit 1: keyboard-a" {  } { { "keyboard.vhd" "" { Text "C:/Users/Ebubechukwu/Documents/nu_academics/senior year/ce355/ce355-fpga-design/ps2/keyboard.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700419246344 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.vhd" "" { Text "C:/Users/Ebubechukwu/Documents/nu_academics/senior year/ce355/ce355-fpga-design/ps2/keyboard.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700419246344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700419246344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2-structural " "Found design unit 1: ps2-structural" {  } { { "ps2.vhd" "" { Text "C:/Users/Ebubechukwu/Documents/nu_academics/senior year/ce355/ce355-fpga-design/ps2/ps2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700419246347 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2 " "Found entity 1: ps2" {  } { { "ps2.vhd" "" { Text "C:/Users/Ebubechukwu/Documents/nu_academics/senior year/ce355/ce355-fpga-design/ps2/ps2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700419246347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700419246347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oneshot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file oneshot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneshot-dd " "Found design unit 1: oneshot-dd" {  } { { "oneshot.vhd" "" { Text "C:/Users/Ebubechukwu/Documents/nu_academics/senior year/ce355/ce355-fpga-design/ps2/oneshot.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700419246350 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneshot " "Found entity 1: oneshot" {  } { { "oneshot.vhd" "" { Text "C:/Users/Ebubechukwu/Documents/nu_academics/senior year/ce355/ce355-fpga-design/ps2/oneshot.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700419246350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700419246350 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "scan_code ps2_led.vhd(51) " "VHDL error at ps2_led.vhd(51): object \"scan_code\" is used but not declared" {  } { { "ps2_led.vhd" "" { Text "C:/Users/Ebubechukwu/Documents/nu_academics/senior year/ce355/ce355-fpga-design/ps2/ps2_led.vhd" 51 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1700419246352 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out scan_code ps2_led.vhd(51) " "VHDL error at ps2_led.vhd(51): cannot associate formal port \"scan_code\" of mode \"out\" with an expression" {  } { { "ps2_led.vhd" "" { Text "C:/Users/Ebubechukwu/Documents/nu_academics/senior year/ce355/ce355-fpga-design/ps2/ps2_led.vhd" 51 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1700419246352 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "scan_readyo ps2_led.vhd(52) " "VHDL error at ps2_led.vhd(52): object \"scan_readyo\" is used but not declared" {  } { { "ps2_led.vhd" "" { Text "C:/Users/Ebubechukwu/Documents/nu_academics/senior year/ce355/ce355-fpga-design/ps2/ps2_led.vhd" 52 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1700419246352 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out scan_readyo ps2_led.vhd(52) " "VHDL error at ps2_led.vhd(52): cannot associate formal port \"scan_readyo\" of mode \"out\" with an expression" {  } { { "ps2_led.vhd" "" { Text "C:/Users/Ebubechukwu/Documents/nu_academics/senior year/ce355/ce355-fpga-design/ps2/ps2_led.vhd" 52 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1700419246353 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700419246774 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 19 12:40:46 2023 " "Processing ended: Sun Nov 19 12:40:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700419246774 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700419246774 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700419246774 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700419246774 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700419247591 ""}
