hmLoadTopic({
hmKeywords:"",
hmTitle:"8.3 Privilege Levels",
hmDescription:"Alpha defines multiple execution modes, modeled explicitly via the Current Mode (CM) field of the Processor Status (PS) register:",
hmPrevLink:"chapter-8_2-what-pal-is-(and-i.html",
hmNextLink:"chapter-8_4-call_pal---enterin.html",
hmParentLink:"chapter-8---pal-and-privleged-.html",
hmBreadCrumbs:"<a href=\"index.html\">Introduction<\/a> &gt; <a href=\"architecture-overview.html\">Architecture Overview<\/a> &gt; <a href=\"chapter-8---pal-and-privleged-.html\">Chapter 8 - PAL and Privileged Boundary<\/a>",
hmTitlePath:"Introduction > Architecture Overview > Chapter 8 - PAL and Privileged Boundary > 8.3 Privilege Levels",
hmHeader:"<h1 class=\"p_Heading1\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1\">8.3 Privilege Levels<\/span><\/h1>\n\r",
hmBody:"<p class=\"p_Normal\">Alpha defines multiple execution modes, modeled explicitly via the Current Mode (CM) field of the Processor Status (PS) register:<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Kernel (CM = 0) — full system access, OS kernel code<\/p>\n\r<p class=\"p_Normal\">Executive (CM = 1) — intermediate privilege<\/p>\n\r<p class=\"p_Normal\">Supervisor (CM = 2) — intermediate privilege<\/p>\n\r<p class=\"p_Normal\">User (CM = 3) — unprivileged application code<\/p>\n\r<p class=\"p_Normal\">PAL — strictly above all others, indicated by PC bit 0 = 1<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Rules enforced by the emulator:<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>Only PAL may access IPRs (HW_MFPR\/HW_MTPR)<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>Only PAL may execute HW_LD\/HW_ST (physical memory access bypassing translation)<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>Only PAL may return from exceptions using HW_REI<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>Only PAL may manipulate TLB and cache control registers<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>CALL_PAL functions 0x00–0x3F are privileged (kernel mode only); 0x80–0xBF are unprivileged<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_SeeAlso\" style=\"page-break-after: avoid;\"><span class=\"f_SeeAlso\">See Also: palLib_EV6\/PAL_core.h (privilege mode constants).<\/span><\/p>\n\r"
})
