5 12 101 4 *
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd task4.vcd -o task4.cdd -v task4.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" task4.v 1 15 1
3 0 mod_a "main.a" task4.v 18 31 1
2 1 20 8000b 1 3b 5002 0 0 1 18 0 1 0 0 0 0 foo
4 1 1 0 0
3 3 mod_a.foo "main.a.foo" task4.v 22 29 1
2 2 24 20006 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 a 1 23 1070006 1 0 0 0 1 17 0 1 0 0 1 0
4 2 11 0 0
3 1 mod_a.foo.$u1 "main.a.foo.$u1" task4.v 0 28 1
2 3 25 7000a 1 0 21008 0 0 1 16 1 0
2 4 25 30003 0 1 1410 0 0 1 1 a
2 5 25 3000a 1 37 1a 3 4
2 6 26 40004 1 0 1008 0 0 32 48 5 0
2 7 26 30004 2 2c 900a 6 0 32 18 0 ffffffff 0 0 0 0
2 8 27 7000a 1 0 21004 0 0 1 16 0 0
2 9 27 30003 0 1 1410 0 0 1 1 a
2 10 27 3000a 1 37 16 8 9
4 10 0 0 0
4 7 0 10 0
4 5 11 7 7
3 0 mod_b "main.b" task4.v 34 47 1
2 11 36 8000b 1 3b 5002 0 0 1 18 0 1 0 0 0 0 foo
4 11 1 0 0
3 3 mod_b.foo "main.b.foo" task4.v 38 45 1
2 12 40 20006 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u2
1 b 2 39 1070006 1 0 0 0 1 17 0 1 0 1 0 0
4 12 11 0 0
3 1 mod_b.foo.$u2 "main.b.foo.$u2" task4.v 0 44 1
2 13 41 7000a 1 0 21004 0 0 1 16 0 0
2 14 41 30003 0 1 1410 0 0 1 1 b
2 15 41 3000a 1 37 16 13 14
2 16 42 40004 1 0 1008 0 0 32 48 5 0
2 17 42 30004 2 2c 900a 16 0 32 18 0 ffffffff 0 0 0 0
2 18 43 7000a 1 0 21008 0 0 1 16 1 0
2 19 43 30003 0 1 1410 0 0 1 1 b
2 20 43 3000a 1 37 1a 18 19
4 20 0 0 0
4 17 0 20 0
4 15 11 17 17
3 1 main.$u0 "main.$u0" task4.v 0 13 1
