-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
-- Date        : Thu Sep  9 14:02:16 2021
-- Host        : avel running 64-bit Ubuntu 20.04.3 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/franss/wupper/firmware/Projects/KCU105_WUPPER/KCU105_WUPPER.srcs/sources_1/ip/pcie3_ultrascale_7038/pcie3_ultrascale_7038_sim_netlist.vhdl
-- Design      : pcie3_ultrascale_7038
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcku040-ffva1156-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_gtwizard_ultrascale_v1_7_8_gthe3_channel is
  port (
    cpllfbclklost_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cpllrefclklost_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gtrefclkmonitor_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcierategen3_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcierateidle_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pciesynctxsyncdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieusergen3rdy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieuserphystatusrst_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieuserratestart_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    phystatus_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    resetexception_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxbyteisaligned_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxbyterealign_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrphdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchanbondseq_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchanisaligned_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchanrealign_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcominitdet_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcommadet_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcomsasdet_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcomwakedet_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdlysresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxelecidle_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintstarted_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintstrobedone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintstrobestarted_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoutclkfabric_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphaligndone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphalignerr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprbslocked_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprgdivresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxqpisenn_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxqpisenp_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxratedone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxrecclkout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsliderdy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslipdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslipoutclkrdy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslippmardy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsyncdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsyncout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxvalid_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txcomfinish_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlysresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txoutclkfabric_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txoutclkpcs_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txphaligndone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txphinitdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txqpisenn_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txqpisenp_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txratedone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcsrsvdout_out : out STD_LOGIC_VECTOR ( 47 downto 0 );
    rxdata_out : out STD_LOGIC_VECTOR ( 511 downto 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 67 downto 0 );
    pcierateqpllpd_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pcierateqpllreset_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxstartofseq_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    bufgtce_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bufgtcemask_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bufgtreset_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bufgtrstmask_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rxstatus_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rxchbondo_out : out STD_LOGIC_VECTOR ( 19 downto 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    rxmonitorout_out : out STD_LOGIC_VECTOR ( 27 downto 0 );
    pinrsrvdas_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rxdataextendrsvd_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bufgtdiv_out : out STD_LOGIC_VECTOR ( 35 downto 0 );
    cfgreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clkrsvd0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clkrsvd1_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cplllockdetclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cplllocken_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cpllpd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cpllreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dmonfiforeset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dmonitorclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    evoddphicaldone_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    evoddphicalstart_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    evoddphidrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    evoddphidwren_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    evoddphixrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    evoddphixwren_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    eyescanmode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtgrefclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtnorthrefclk0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtnorthrefclk1_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtrefclk1_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtresetsel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtrxreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtsouthrefclk0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtsouthrefclk1_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gttxreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    lpbkrxtxseren_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    lpbktxrxseren_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieeqrxeqadaptdone_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pcierstidle_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pciersttxsyncstart_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieuserratedone_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    qpll0outclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outrefclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outrefclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    resetovrd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rstclkentx_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rx8b10ben_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrfreqreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrresetrsv_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchbonden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchbondmaster_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchbondslave_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcommadeten_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfeagchold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfeagcovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfelfhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfelfovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap10hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap10ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap11hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap11ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap12hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap12ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap13hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap13ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap14hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap14ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap15hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap15ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap2hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap2ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap3hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap3ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap4hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap4ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap5hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap5ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap6hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap6ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap7hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap7ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap8hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap8ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap9hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap9ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfeuthold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfeutovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfevphold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfevpovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfevsen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfexyden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdlybypass_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdlyen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdlyovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdlysreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlatclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmgchold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmgcovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmhfhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmhfovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmlfhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmlfklovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmoshold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmosovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoobreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoscalreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoshold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosinten_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosinthold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintstrobe_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosinttestovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpcommaalignen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphalign_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphalignen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphdlypd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphdlyreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprogdivreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxqpien_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxratemode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslide_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslipoutclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslippma_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsyncallin_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsyncin_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsyncmode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxuserrdy_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sigvalidclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx8b10ben_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txcominit_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txcomsas_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txcomwake_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdeemph_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdetectrx_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdiffpd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlybypass_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlyen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlyhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlyovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlysreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlyupdown_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txlatclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpdelecidlemode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphalign_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphalignen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphdlypd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphdlyreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphdlytstclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphinit_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpippmen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpippmovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpippmpd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpippmsel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpisopd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpostcursorinv_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprecursorinv_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprogdivreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txqpibiasen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txqpistrongpdown_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txqpiweakpup_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txratemode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txswing_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncallin_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncin_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncmode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txuserrdy_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdata_in : in STD_LOGIC_VECTOR ( 511 downto 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gtrsvd_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    rxdfeagcctrl_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxelecidlemode_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxmonitorsel_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxpllclksel_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxsysclksel_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txpd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txpllclksel_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txsysclksel_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cpllrefclksel_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rxchbondlevel_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rxoutclksel_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rxrate_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    txbufdiffctrl_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    txmargin_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    txoutclksel_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    txrate_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rxosintcfg_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pcsrsvdin2_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    pmarsvdin_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    rxchbondi_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    txpippmstepsize_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    txmaincursor_in : in STD_LOGIC_VECTOR ( 27 downto 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 27 downto 0 );
    tx8b10bbypass_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    txdataextendrsvd_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 35 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_gtwizard_ultrascale_v1_7_8_gthe3_channel : entity is "gtwizard_ultrascale_v1_7_8_gthe3_channel";
end pcie3_ultrascale_7038_gtwizard_ultrascale_v1_7_8_gthe3_channel;

architecture STRUCTURE of pcie3_ultrascale_7038_gtwizard_ultrascale_v1_7_8_gthe3_channel is
  signal \^txoutclk_out\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \xlnx_opt_\ : STD_LOGIC;
  signal \xlnx_opt__1\ : STD_LOGIC;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of BUFG_GT_SYNC : label is "MLO";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST\ : label is "PRIMITIVE";
begin
  lopt_2 <= \xlnx_opt_\;
  lopt_3 <= \xlnx_opt__1\;
  txoutclk_out(3 downto 0) <= \^txoutclk_out\(3 downto 0);
BUFG_GT_SYNC: unisim.vcomponents.BUFG_GT_SYNC
     port map (
      CE => lopt,
      CESYNC => \xlnx_opt_\,
      CLK => \^txoutclk_out\(3),
      CLR => lopt_1,
      CLRSYNC => \xlnx_opt__1\
    );
\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST\: unisim.vcomponents.GTHE3_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => X"F800",
      ADAPT_CFG1 => X"0000",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      A_RXOSCALRESET => '0',
      A_RXPROGDIVRESET => '0',
      A_TXPROGDIVRESET => '0',
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CDR_SWAP_MODE_EN => '0',
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "TRUE",
      CLK_COR_KEEP_IDLE => "TRUE",
      CLK_COR_MAX_LAT => 13,
      CLK_COR_MIN_LAT => 11,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100011100",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0000000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG0 => X"60F8",
      CPLL_CFG1 => X"A4AC",
      CPLL_CFG2 => X"5007",
      CPLL_CFG3 => B"00" & X"0",
      CPLL_FBDIV => 5,
      CPLL_FBDIV_45 => 4,
      CPLL_INIT_CFG0 => X"02B2",
      CPLL_INIT_CFG1 => X"00",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DDI_CTRL => B"00",
      DDI_REALIGN_WAIT => 15,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DFE_D_X_REL_POS => '0',
      DFE_VCM_COMP_EN => '0',
      DMONITOR_CFG0 => B"00" & X"00",
      DMONITOR_CFG1 => X"00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "FALSE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER0 => X"0000",
      ES_QUALIFIER1 => X"0000",
      ES_QUALIFIER2 => X"0000",
      ES_QUALIFIER3 => X"0000",
      ES_QUALIFIER4 => X"0000",
      ES_QUAL_MASK0 => X"0000",
      ES_QUAL_MASK1 => X"0000",
      ES_QUAL_MASK2 => X"0000",
      ES_QUAL_MASK3 => X"0000",
      ES_QUAL_MASK4 => X"0000",
      ES_SDATA_MASK0 => X"0000",
      ES_SDATA_MASK1 => X"0000",
      ES_SDATA_MASK2 => X"0000",
      ES_SDATA_MASK3 => X"0000",
      ES_SDATA_MASK4 => X"0000",
      EVODD_PHI_CFG => B"00000000000",
      EYE_SCAN_SWAP_EN => '0',
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "TRUE",
      GEARBOX_MODE => B"00000",
      GM_BIAS_SELECT => '0',
      LOCAL_MASTER => '1',
      OOBDIVCTL => B"10",
      OOB_PWRUP => '1',
      PCI3_AUTO_REALIGN => "OVR_1K_BLK",
      PCI3_PIPE_RX_ELECIDLE => '0',
      PCI3_RX_ASYNC_EBUF_BYPASS => B"00",
      PCI3_RX_ELECIDLE_EI2_ENABLE => '0',
      PCI3_RX_ELECIDLE_H2L_COUNT => B"000000",
      PCI3_RX_ELECIDLE_H2L_DISABLE => B"000",
      PCI3_RX_ELECIDLE_HI_COUNT => B"000000",
      PCI3_RX_ELECIDLE_LP4_DISABLE => '0',
      PCI3_RX_FIFO_DISABLE => '0',
      PCIE_BUFG_DIV_CTRL => X"3508",
      PCIE_RXPCS_CFG_GEN3 => X"02A4",
      PCIE_RXPMA_CFG => X"0040",
      PCIE_TXPCS_CFG_GEN3 => X"24A4",
      PCIE_TXPMA_CFG => X"0040",
      PCS_PCIE_EN => "TRUE",
      PCS_RSVD0 => B"0000000000000000",
      PCS_RSVD1 => B"000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PLL_SEL_MODE_GEN12 => B"11",
      PLL_SEL_MODE_GEN3 => B"11",
      PMA_RSV1 => X"F000",
      PROCESS_PAR => B"010",
      RATE_SW_USE_DRP => '0',
      RESET_POWERSAVE_DISABLE => '0',
      RXBUFRESET_TIME => B"00011",
      RXBUF_ADDR_MODE => "FULL",
      RXBUF_EIDLE_HI_CNT => B"0100",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "TRUE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 0,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 0,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG0 => X"0000",
      RXCDR_CFG0_GEN3 => X"0000",
      RXCDR_CFG1 => X"0000",
      RXCDR_CFG1_GEN3 => X"0000",
      RXCDR_CFG2 => X"0756",
      RXCDR_CFG2_GEN3 => X"07E6",
      RXCDR_CFG3 => X"0000",
      RXCDR_CFG3_GEN3 => X"0000",
      RXCDR_CFG4 => X"0000",
      RXCDR_CFG4_GEN3 => X"0000",
      RXCDR_CFG5 => X"0000",
      RXCDR_CFG5_GEN3 => X"0000",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '1',
      RXCDR_LOCK_CFG0 => X"4480",
      RXCDR_LOCK_CFG1 => X"5FFF",
      RXCDR_LOCK_CFG2 => X"77C3",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXCFOK_CFG0 => X"4000",
      RXCFOK_CFG1 => X"0065",
      RXCFOK_CFG2 => X"002E",
      RXDFELPMRESET_TIME => B"0001111",
      RXDFELPM_KL_CFG0 => X"0000",
      RXDFELPM_KL_CFG1 => X"0002",
      RXDFELPM_KL_CFG2 => X"0000",
      RXDFE_CFG0 => X"0A00",
      RXDFE_CFG1 => X"0000",
      RXDFE_GC_CFG0 => X"0000",
      RXDFE_GC_CFG1 => X"7870",
      RXDFE_GC_CFG2 => X"0000",
      RXDFE_H2_CFG0 => X"0000",
      RXDFE_H2_CFG1 => X"0000",
      RXDFE_H3_CFG0 => X"4000",
      RXDFE_H3_CFG1 => X"0000",
      RXDFE_H4_CFG0 => X"2000",
      RXDFE_H4_CFG1 => X"0003",
      RXDFE_H5_CFG0 => X"2000",
      RXDFE_H5_CFG1 => X"0003",
      RXDFE_H6_CFG0 => X"2000",
      RXDFE_H6_CFG1 => X"0000",
      RXDFE_H7_CFG0 => X"2000",
      RXDFE_H7_CFG1 => X"0000",
      RXDFE_H8_CFG0 => X"2000",
      RXDFE_H8_CFG1 => X"0000",
      RXDFE_H9_CFG0 => X"2000",
      RXDFE_H9_CFG1 => X"0000",
      RXDFE_HA_CFG0 => X"2000",
      RXDFE_HA_CFG1 => X"0000",
      RXDFE_HB_CFG0 => X"2000",
      RXDFE_HB_CFG1 => X"0000",
      RXDFE_HC_CFG0 => X"0000",
      RXDFE_HC_CFG1 => X"0000",
      RXDFE_HD_CFG0 => X"0000",
      RXDFE_HD_CFG1 => X"0000",
      RXDFE_HE_CFG0 => X"0000",
      RXDFE_HE_CFG1 => X"0000",
      RXDFE_HF_CFG0 => X"0000",
      RXDFE_HF_CFG1 => X"0000",
      RXDFE_OS_CFG0 => X"8000",
      RXDFE_OS_CFG1 => X"0000",
      RXDFE_UT_CFG0 => X"8000",
      RXDFE_UT_CFG1 => X"0003",
      RXDFE_VP_CFG0 => X"AA00",
      RXDFE_VP_CFG1 => X"0033",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"0030",
      RXELECIDLE_CFG => "Sigcfg_1",
      RXGBOX_FIFO_INIT_RD_ADDR => 4,
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_CFG => X"0000",
      RXLPM_GC_CFG => X"1000",
      RXLPM_KH_CFG0 => X"0000",
      RXLPM_KH_CFG1 => X"0002",
      RXLPM_OS_CFG0 => X"8000",
      RXLPM_OS_CFG1 => X"0002",
      RXOOB_CFG => B"000000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOUT_DIV => 4,
      RXPCSRESET_TIME => B"00011",
      RXPHBEACON_CFG => X"0000",
      RXPHDLY_CFG => X"2020",
      RXPHSAMP_CFG => X"2100",
      RXPHSLIP_CFG => X"6622",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_CFG0 => B"00",
      RXPI_CFG1 => B"00",
      RXPI_CFG2 => B"00",
      RXPI_CFG3 => B"00",
      RXPI_CFG4 => '1',
      RXPI_CFG5 => '0',
      RXPI_CFG6 => B"000",
      RXPI_LPM => '0',
      RXPI_VREFSEL => '0',
      RXPMACLK_SEL => "DATA",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXPRBS_LINKACQ_CNT => 15,
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "PMA",
      RXSYNC_MULTILANE => '1',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '0',
      RX_AFE_CM_EN => '0',
      RX_BIAS_CFG0 => X"0AB4",
      RX_BUFFER_CFG => B"000000",
      RX_CAPFF_SARC_ENB => '0',
      RX_CLK25_DIV => 4,
      RX_CLKMUX_EN => '1',
      RX_CLK_SLIP_OVRD => B"00000",
      RX_CM_BUF_CFG => B"1010",
      RX_CM_BUF_PD => '0',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"1010",
      RX_CTLE3_LPF => B"00000001",
      RX_DATA_WIDTH => 20,
      RX_DDI_SEL => B"000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFELPM_CFG0 => B"0110",
      RX_DFELPM_CFG1 => '1',
      RX_DFELPM_KLKH_AGC_STUP_EN => '1',
      RX_DFE_AGC_CFG0 => B"10",
      RX_DFE_AGC_CFG1 => B"001",
      RX_DFE_KL_LPM_KH_CFG0 => B"01",
      RX_DFE_KL_LPM_KH_CFG1 => B"001",
      RX_DFE_KL_LPM_KL_CFG0 => B"01",
      RX_DFE_KL_LPM_KL_CFG1 => B"001",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_DIVRESET_TIME => B"00001",
      RX_EN_HI_LR => '0',
      RX_EYESCAN_VS_CODE => B"0000000",
      RX_EYESCAN_VS_NEG_DIR => '0',
      RX_EYESCAN_VS_RANGE => B"00",
      RX_EYESCAN_VS_UT_SIGN => '0',
      RX_FABINT_USRCLK_FLOP => '0',
      RX_INT_DATAWIDTH => 0,
      RX_PMA_POWER_SAVE => '0',
      RX_PROGDIV_CFG => 0.000000,
      RX_SAMPLE_PERIOD => B"111",
      RX_SIG_VALID_DLY => 4,
      RX_SUM_DFETAPREP_EN => '0',
      RX_SUM_IREF_TUNE => B"0000",
      RX_SUM_RES_CTRL => B"00",
      RX_SUM_VCMTUNE => B"0000",
      RX_SUM_VCM_OVWR => '0',
      RX_SUM_VREF_TUNE => B"000",
      RX_TUNE_AFE_OS => B"10",
      RX_WIDEMODE_CDR => '0',
      RX_XCLK_SEL => "RXDES",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"1110",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "FALSE",
      SIM_MODE => "FAST",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => '0',
      SIM_VERSION => 2,
      TAPDLY_SET_TX => B"00",
      TEMPERATUR_PAR => B"0010",
      TERM_RCAL_CFG => B"100001000010000",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV0 => X"00",
      TST_RSV1 => X"00",
      TXBUF_EN => "FALSE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"0009",
      TXDLY_LCFG => X"0050",
      TXDRVBIAS_N => B"1010",
      TXDRVBIAS_P => B"1111",
      TXFIFO_ADDR_CFG => "LOW",
      TXGBOX_FIFO_INIT_RD_ADDR => 4,
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 4,
      TXPCSRESET_TIME => B"00011",
      TXPHDLY_CFG0 => X"2020",
      TXPHDLY_CFG1 => X"0075",
      TXPH_CFG => X"0980",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '1',
      TXPI_CFG4 => '1',
      TXPI_CFG5 => B"000",
      TXPI_GRAY_SEL => '0',
      TXPI_INVSTROBE_SEL => '1',
      TXPI_LPM => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"001",
      TXPI_VREFSEL => '0',
      TXPMARESET_TIME => B"00011",
      TXSYNC_MULTILANE => '1',
      TXSYNC_OVRD => '0',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 4,
      TX_CLKMUX_EN => '1',
      TX_DATA_WIDTH => 20,
      TX_DCD_CFG => B"000010",
      TX_DCD_EN => '0',
      TX_DEEMPH0 => B"010100",
      TX_DEEMPH1 => B"001101",
      TX_DIVRESET_TIME => B"00001",
      TX_DRIVE_MODE => "PIPE",
      TX_EIDLE_ASSERT_DELAY => B"100",
      TX_EIDLE_DEASSERT_DELAY => B"011",
      TX_EML_PHI_TUNE => '0',
      TX_FABINT_USRCLK_FLOP => '0',
      TX_IDLE_DATA_ZERO => '0',
      TX_INT_DATAWIDTH => 0,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001111",
      TX_MARGIN_FULL_1 => B"1001110",
      TX_MARGIN_FULL_2 => B"1001100",
      TX_MARGIN_FULL_3 => B"1001010",
      TX_MARGIN_FULL_4 => B"1001000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000101",
      TX_MARGIN_LOW_2 => B"1000011",
      TX_MARGIN_LOW_3 => B"1000010",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_MODE_SEL => B"000",
      TX_PMADATA_OPT => '0',
      TX_PMA_POWER_SAVE => '0',
      TX_PROGCLK_SEL => "CPLL",
      TX_PROGDIV_CFG => 4.000000,
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => B"00" & X"032",
      TX_RXDETECT_REF => B"100",
      TX_SAMPLE_PERIOD => B"111",
      TX_SARC_LPBK_ENB => '0',
      TX_XCLK_SEL => "TXUSR",
      USE_PCS_CLK_PHASE_SEL => '0',
      WB_MODE => B"00"
    )
        port map (
      BUFGTCE(2 downto 0) => bufgtce_out(2 downto 0),
      BUFGTCEMASK(2 downto 0) => bufgtcemask_out(2 downto 0),
      BUFGTDIV(8 downto 0) => bufgtdiv_out(8 downto 0),
      BUFGTRESET(2 downto 0) => bufgtreset_out(2 downto 0),
      BUFGTRSTMASK(2 downto 0) => bufgtrstmask_out(2 downto 0),
      CFGRESET => cfgreset_in(0),
      CLKRSVD0 => clkrsvd0_in(0),
      CLKRSVD1 => clkrsvd1_in(0),
      CPLLFBCLKLOST => cpllfbclklost_out(0),
      CPLLLOCK => cplllock_out(0),
      CPLLLOCKDETCLK => cplllockdetclk_in(0),
      CPLLLOCKEN => cplllocken_in(0),
      CPLLPD => cpllpd_in(0),
      CPLLREFCLKLOST => cpllrefclklost_out(0),
      CPLLREFCLKSEL(2 downto 0) => cpllrefclksel_in(2 downto 0),
      CPLLRESET => cpllreset_in(0),
      DMONFIFORESET => dmonfiforeset_in(0),
      DMONITORCLK => dmonitorclk_in(0),
      DMONITOROUT(16 downto 0) => dmonitorout_out(16 downto 0),
      DRPADDR(8 downto 0) => drpaddr_in(8 downto 0),
      DRPCLK => drpclk_in(0),
      DRPDI(15 downto 0) => drpdi_in(15 downto 0),
      DRPDO(15 downto 0) => drpdo_out(15 downto 0),
      DRPEN => drpen_in(0),
      DRPRDY => drprdy_out(0),
      DRPWE => drpwe_in(0),
      EVODDPHICALDONE => evoddphicaldone_in(0),
      EVODDPHICALSTART => evoddphicalstart_in(0),
      EVODDPHIDRDEN => evoddphidrden_in(0),
      EVODDPHIDWREN => evoddphidwren_in(0),
      EVODDPHIXRDEN => evoddphixrden_in(0),
      EVODDPHIXWREN => evoddphixwren_in(0),
      EYESCANDATAERROR => eyescandataerror_out(0),
      EYESCANMODE => eyescanmode_in(0),
      EYESCANRESET => eyescanreset_in(0),
      EYESCANTRIGGER => eyescantrigger_in(0),
      GTGREFCLK => gtgrefclk_in(0),
      GTHRXN => gthrxn_in(0),
      GTHRXP => gthrxp_in(0),
      GTHTXN => gthtxn_out(0),
      GTHTXP => gthtxp_out(0),
      GTNORTHREFCLK0 => gtnorthrefclk0_in(0),
      GTNORTHREFCLK1 => gtnorthrefclk1_in(0),
      GTPOWERGOOD => gtpowergood_out(0),
      GTREFCLK0 => gtrefclk0_in(0),
      GTREFCLK1 => gtrefclk1_in(0),
      GTREFCLKMONITOR => gtrefclkmonitor_out(0),
      GTRESETSEL => gtresetsel_in(0),
      GTRSVD(15 downto 0) => gtrsvd_in(15 downto 0),
      GTRXRESET => gtrxreset_in(0),
      GTSOUTHREFCLK0 => gtsouthrefclk0_in(0),
      GTSOUTHREFCLK1 => gtsouthrefclk1_in(0),
      GTTXRESET => gttxreset_in(0),
      LOOPBACK(2 downto 0) => loopback_in(2 downto 0),
      LPBKRXTXSEREN => lpbkrxtxseren_in(0),
      LPBKTXRXSEREN => lpbktxrxseren_in(0),
      PCIEEQRXEQADAPTDONE => pcieeqrxeqadaptdone_in(0),
      PCIERATEGEN3 => pcierategen3_out(0),
      PCIERATEIDLE => pcierateidle_out(0),
      PCIERATEQPLLPD(1 downto 0) => pcierateqpllpd_out(1 downto 0),
      PCIERATEQPLLRESET(1 downto 0) => pcierateqpllreset_out(1 downto 0),
      PCIERSTIDLE => pcierstidle_in(0),
      PCIERSTTXSYNCSTART => pciersttxsyncstart_in(0),
      PCIESYNCTXSYNCDONE => pciesynctxsyncdone_out(0),
      PCIEUSERGEN3RDY => pcieusergen3rdy_out(0),
      PCIEUSERPHYSTATUSRST => pcieuserphystatusrst_out(0),
      PCIEUSERRATEDONE => pcieuserratedone_in(0),
      PCIEUSERRATESTART => pcieuserratestart_out(0),
      PCSRSVDIN(15 downto 0) => pcsrsvdin_in(15 downto 0),
      PCSRSVDIN2(4 downto 0) => pcsrsvdin2_in(4 downto 0),
      PCSRSVDOUT(11 downto 0) => pcsrsvdout_out(11 downto 0),
      PHYSTATUS => phystatus_out(0),
      PINRSRVDAS(7 downto 0) => pinrsrvdas_out(7 downto 0),
      PMARSVDIN(4 downto 0) => pmarsvdin_in(4 downto 0),
      QPLL0CLK => qpll0outclk_out(0),
      QPLL0REFCLK => qpll0outrefclk_out(0),
      QPLL1CLK => qpll1outclk_out(0),
      QPLL1REFCLK => qpll1outrefclk_out(0),
      RESETEXCEPTION => resetexception_out(0),
      RESETOVRD => resetovrd_in(0),
      RSTCLKENTX => rstclkentx_in(0),
      RX8B10BEN => rx8b10ben_in(0),
      RXBUFRESET => rxbufreset_in(0),
      RXBUFSTATUS(2 downto 0) => rxbufstatus_out(2 downto 0),
      RXBYTEISALIGNED => rxbyteisaligned_out(0),
      RXBYTEREALIGN => rxbyterealign_out(0),
      RXCDRFREQRESET => rxcdrfreqreset_in(0),
      RXCDRHOLD => rxcdrhold_in(0),
      RXCDRLOCK => rxcdrlock_out(0),
      RXCDROVRDEN => rxcdrovrden_in(0),
      RXCDRPHDONE => rxcdrphdone_out(0),
      RXCDRRESET => rxcdrreset_in(0),
      RXCDRRESETRSV => rxcdrresetrsv_in(0),
      RXCHANBONDSEQ => rxchanbondseq_out(0),
      RXCHANISALIGNED => rxchanisaligned_out(0),
      RXCHANREALIGN => rxchanrealign_out(0),
      RXCHBONDEN => rxchbonden_in(0),
      RXCHBONDI(4 downto 0) => rxchbondi_in(4 downto 0),
      RXCHBONDLEVEL(2 downto 0) => rxchbondlevel_in(2 downto 0),
      RXCHBONDMASTER => rxchbondmaster_in(0),
      RXCHBONDO(4 downto 0) => rxchbondo_out(4 downto 0),
      RXCHBONDSLAVE => rxchbondslave_in(0),
      RXCLKCORCNT(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      RXCOMINITDET => rxcominitdet_out(0),
      RXCOMMADET => rxcommadet_out(0),
      RXCOMMADETEN => rxcommadeten_in(0),
      RXCOMSASDET => rxcomsasdet_out(0),
      RXCOMWAKEDET => rxcomwakedet_out(0),
      RXCTRL0(15 downto 0) => rxctrl0_out(15 downto 0),
      RXCTRL1(15 downto 0) => rxctrl1_out(15 downto 0),
      RXCTRL2(7 downto 0) => rxctrl2_out(7 downto 0),
      RXCTRL3(7 downto 0) => rxctrl3_out(7 downto 0),
      RXDATA(127 downto 0) => rxdata_out(127 downto 0),
      RXDATAEXTENDRSVD(7 downto 0) => rxdataextendrsvd_out(7 downto 0),
      RXDATAVALID(1 downto 0) => rxdatavalid_out(1 downto 0),
      RXDFEAGCCTRL(1 downto 0) => rxdfeagcctrl_in(1 downto 0),
      RXDFEAGCHOLD => rxdfeagchold_in(0),
      RXDFEAGCOVRDEN => rxdfeagcovrden_in(0),
      RXDFELFHOLD => rxdfelfhold_in(0),
      RXDFELFOVRDEN => rxdfelfovrden_in(0),
      RXDFELPMRESET => rxdfelpmreset_in(0),
      RXDFETAP10HOLD => rxdfetap10hold_in(0),
      RXDFETAP10OVRDEN => rxdfetap10ovrden_in(0),
      RXDFETAP11HOLD => rxdfetap11hold_in(0),
      RXDFETAP11OVRDEN => rxdfetap11ovrden_in(0),
      RXDFETAP12HOLD => rxdfetap12hold_in(0),
      RXDFETAP12OVRDEN => rxdfetap12ovrden_in(0),
      RXDFETAP13HOLD => rxdfetap13hold_in(0),
      RXDFETAP13OVRDEN => rxdfetap13ovrden_in(0),
      RXDFETAP14HOLD => rxdfetap14hold_in(0),
      RXDFETAP14OVRDEN => rxdfetap14ovrden_in(0),
      RXDFETAP15HOLD => rxdfetap15hold_in(0),
      RXDFETAP15OVRDEN => rxdfetap15ovrden_in(0),
      RXDFETAP2HOLD => rxdfetap2hold_in(0),
      RXDFETAP2OVRDEN => rxdfetap2ovrden_in(0),
      RXDFETAP3HOLD => rxdfetap3hold_in(0),
      RXDFETAP3OVRDEN => rxdfetap3ovrden_in(0),
      RXDFETAP4HOLD => rxdfetap4hold_in(0),
      RXDFETAP4OVRDEN => rxdfetap4ovrden_in(0),
      RXDFETAP5HOLD => rxdfetap5hold_in(0),
      RXDFETAP5OVRDEN => rxdfetap5ovrden_in(0),
      RXDFETAP6HOLD => rxdfetap6hold_in(0),
      RXDFETAP6OVRDEN => rxdfetap6ovrden_in(0),
      RXDFETAP7HOLD => rxdfetap7hold_in(0),
      RXDFETAP7OVRDEN => rxdfetap7ovrden_in(0),
      RXDFETAP8HOLD => rxdfetap8hold_in(0),
      RXDFETAP8OVRDEN => rxdfetap8ovrden_in(0),
      RXDFETAP9HOLD => rxdfetap9hold_in(0),
      RXDFETAP9OVRDEN => rxdfetap9ovrden_in(0),
      RXDFEUTHOLD => rxdfeuthold_in(0),
      RXDFEUTOVRDEN => rxdfeutovrden_in(0),
      RXDFEVPHOLD => rxdfevphold_in(0),
      RXDFEVPOVRDEN => rxdfevpovrden_in(0),
      RXDFEVSEN => rxdfevsen_in(0),
      RXDFEXYDEN => rxdfexyden_in(0),
      RXDLYBYPASS => rxdlybypass_in(0),
      RXDLYEN => rxdlyen_in(0),
      RXDLYOVRDEN => rxdlyovrden_in(0),
      RXDLYSRESET => rxdlysreset_in(0),
      RXDLYSRESETDONE => rxdlysresetdone_out(0),
      RXELECIDLE => rxelecidle_out(0),
      RXELECIDLEMODE(1 downto 0) => rxelecidlemode_in(1 downto 0),
      RXGEARBOXSLIP => rxgearboxslip_in(0),
      RXHEADER(5 downto 0) => rxheader_out(5 downto 0),
      RXHEADERVALID(1 downto 0) => rxheadervalid_out(1 downto 0),
      RXLATCLK => rxlatclk_in(0),
      RXLPMEN => rxlpmen_in(0),
      RXLPMGCHOLD => rxlpmgchold_in(0),
      RXLPMGCOVRDEN => rxlpmgcovrden_in(0),
      RXLPMHFHOLD => rxlpmhfhold_in(0),
      RXLPMHFOVRDEN => rxlpmhfovrden_in(0),
      RXLPMLFHOLD => rxlpmlfhold_in(0),
      RXLPMLFKLOVRDEN => rxlpmlfklovrden_in(0),
      RXLPMOSHOLD => rxlpmoshold_in(0),
      RXLPMOSOVRDEN => rxlpmosovrden_in(0),
      RXMCOMMAALIGNEN => rxmcommaalignen_in(0),
      RXMONITOROUT(6 downto 0) => rxmonitorout_out(6 downto 0),
      RXMONITORSEL(1 downto 0) => rxmonitorsel_in(1 downto 0),
      RXOOBRESET => rxoobreset_in(0),
      RXOSCALRESET => rxoscalreset_in(0),
      RXOSHOLD => rxoshold_in(0),
      RXOSINTCFG(3 downto 0) => rxosintcfg_in(3 downto 0),
      RXOSINTDONE => rxosintdone_out(0),
      RXOSINTEN => rxosinten_in(0),
      RXOSINTHOLD => rxosinthold_in(0),
      RXOSINTOVRDEN => rxosintovrden_in(0),
      RXOSINTSTARTED => rxosintstarted_out(0),
      RXOSINTSTROBE => rxosintstrobe_in(0),
      RXOSINTSTROBEDONE => rxosintstrobedone_out(0),
      RXOSINTSTROBESTARTED => rxosintstrobestarted_out(0),
      RXOSINTTESTOVRDEN => rxosinttestovrden_in(0),
      RXOSOVRDEN => rxosovrden_in(0),
      RXOUTCLK => rxoutclk_out(0),
      RXOUTCLKFABRIC => rxoutclkfabric_out(0),
      RXOUTCLKPCS => rxoutclkpcs_out(0),
      RXOUTCLKSEL(2 downto 0) => rxoutclksel_in(2 downto 0),
      RXPCOMMAALIGNEN => rxpcommaalignen_in(0),
      RXPCSRESET => rxpcsreset_in(0),
      RXPD(1 downto 0) => rxpd_in(1 downto 0),
      RXPHALIGN => rxphalign_in(0),
      RXPHALIGNDONE => rxphaligndone_out(0),
      RXPHALIGNEN => rxphalignen_in(0),
      RXPHALIGNERR => rxphalignerr_out(0),
      RXPHDLYPD => rxphdlypd_in(0),
      RXPHDLYRESET => rxphdlyreset_in(0),
      RXPHOVRDEN => rxphovrden_in(0),
      RXPLLCLKSEL(1 downto 0) => rxpllclksel_in(1 downto 0),
      RXPMARESET => rxpmareset_in(0),
      RXPMARESETDONE => rxpmaresetdone_out(0),
      RXPOLARITY => rxpolarity_in(0),
      RXPRBSCNTRESET => rxprbscntreset_in(0),
      RXPRBSERR => rxprbserr_out(0),
      RXPRBSLOCKED => rxprbslocked_out(0),
      RXPRBSSEL(3 downto 0) => rxprbssel_in(3 downto 0),
      RXPRGDIVRESETDONE => rxprgdivresetdone_out(0),
      RXPROGDIVRESET => rxprogdivreset_in(0),
      RXQPIEN => rxqpien_in(0),
      RXQPISENN => rxqpisenn_out(0),
      RXQPISENP => rxqpisenp_out(0),
      RXRATE(2 downto 0) => rxrate_in(2 downto 0),
      RXRATEDONE => rxratedone_out(0),
      RXRATEMODE => rxratemode_in(0),
      RXRECCLKOUT => rxrecclkout_out(0),
      RXRESETDONE => rxresetdone_out(0),
      RXSLIDE => rxslide_in(0),
      RXSLIDERDY => rxsliderdy_out(0),
      RXSLIPDONE => rxslipdone_out(0),
      RXSLIPOUTCLK => rxslipoutclk_in(0),
      RXSLIPOUTCLKRDY => rxslipoutclkrdy_out(0),
      RXSLIPPMA => rxslippma_in(0),
      RXSLIPPMARDY => rxslippmardy_out(0),
      RXSTARTOFSEQ(1 downto 0) => rxstartofseq_out(1 downto 0),
      RXSTATUS(2 downto 0) => rxstatus_out(2 downto 0),
      RXSYNCALLIN => rxsyncallin_in(0),
      RXSYNCDONE => rxsyncdone_out(0),
      RXSYNCIN => rxsyncin_in(0),
      RXSYNCMODE => rxsyncmode_in(0),
      RXSYNCOUT => rxsyncout_out(0),
      RXSYSCLKSEL(1 downto 0) => rxsysclksel_in(1 downto 0),
      RXUSERRDY => rxuserrdy_in(0),
      RXUSRCLK => rxusrclk_in(0),
      RXUSRCLK2 => rxusrclk2_in(0),
      RXVALID => rxvalid_out(0),
      SIGVALIDCLK => sigvalidclk_in(0),
      TSTIN(19 downto 0) => B"00000000000000000000",
      TX8B10BBYPASS(7 downto 0) => tx8b10bbypass_in(7 downto 0),
      TX8B10BEN => tx8b10ben_in(0),
      TXBUFDIFFCTRL(2 downto 0) => txbufdiffctrl_in(2 downto 0),
      TXBUFSTATUS(1 downto 0) => txbufstatus_out(1 downto 0),
      TXCOMFINISH => txcomfinish_out(0),
      TXCOMINIT => txcominit_in(0),
      TXCOMSAS => txcomsas_in(0),
      TXCOMWAKE => txcomwake_in(0),
      TXCTRL0(15 downto 0) => txctrl0_in(15 downto 0),
      TXCTRL1(15 downto 0) => txctrl1_in(15 downto 0),
      TXCTRL2(7 downto 0) => txctrl2_in(7 downto 0),
      TXDATA(127 downto 0) => txdata_in(127 downto 0),
      TXDATAEXTENDRSVD(7 downto 0) => txdataextendrsvd_in(7 downto 0),
      TXDEEMPH => txdeemph_in(0),
      TXDETECTRX => txdetectrx_in(0),
      TXDIFFCTRL(3 downto 0) => txdiffctrl_in(3 downto 0),
      TXDIFFPD => txdiffpd_in(0),
      TXDLYBYPASS => txdlybypass_in(0),
      TXDLYEN => txdlyen_in(0),
      TXDLYHOLD => txdlyhold_in(0),
      TXDLYOVRDEN => txdlyovrden_in(0),
      TXDLYSRESET => txdlysreset_in(0),
      TXDLYSRESETDONE => txdlysresetdone_out(0),
      TXDLYUPDOWN => txdlyupdown_in(0),
      TXELECIDLE => txelecidle_in(0),
      TXHEADER(5 downto 0) => txheader_in(5 downto 0),
      TXINHIBIT => txinhibit_in(0),
      TXLATCLK => txlatclk_in(0),
      TXMAINCURSOR(6 downto 0) => txmaincursor_in(6 downto 0),
      TXMARGIN(2 downto 0) => txmargin_in(2 downto 0),
      TXOUTCLK => \^txoutclk_out\(0),
      TXOUTCLKFABRIC => txoutclkfabric_out(0),
      TXOUTCLKPCS => txoutclkpcs_out(0),
      TXOUTCLKSEL(2 downto 0) => txoutclksel_in(2 downto 0),
      TXPCSRESET => txpcsreset_in(0),
      TXPD(1 downto 0) => txpd_in(1 downto 0),
      TXPDELECIDLEMODE => txpdelecidlemode_in(0),
      TXPHALIGN => txphalign_in(0),
      TXPHALIGNDONE => txphaligndone_out(0),
      TXPHALIGNEN => txphalignen_in(0),
      TXPHDLYPD => txphdlypd_in(0),
      TXPHDLYRESET => txphdlyreset_in(0),
      TXPHDLYTSTCLK => txphdlytstclk_in(0),
      TXPHINIT => txphinit_in(0),
      TXPHINITDONE => txphinitdone_out(0),
      TXPHOVRDEN => txphovrden_in(0),
      TXPIPPMEN => txpippmen_in(0),
      TXPIPPMOVRDEN => txpippmovrden_in(0),
      TXPIPPMPD => txpippmpd_in(0),
      TXPIPPMSEL => txpippmsel_in(0),
      TXPIPPMSTEPSIZE(4 downto 0) => txpippmstepsize_in(4 downto 0),
      TXPISOPD => txpisopd_in(0),
      TXPLLCLKSEL(1 downto 0) => txpllclksel_in(1 downto 0),
      TXPMARESET => txpmareset_in(0),
      TXPMARESETDONE => txpmaresetdone_out(0),
      TXPOLARITY => txpolarity_in(0),
      TXPOSTCURSOR(4 downto 0) => txpostcursor_in(4 downto 0),
      TXPOSTCURSORINV => txpostcursorinv_in(0),
      TXPRBSFORCEERR => txprbsforceerr_in(0),
      TXPRBSSEL(3 downto 0) => txprbssel_in(3 downto 0),
      TXPRECURSOR(4 downto 0) => txprecursor_in(4 downto 0),
      TXPRECURSORINV => txprecursorinv_in(0),
      TXPRGDIVRESETDONE => txprgdivresetdone_out(0),
      TXPROGDIVRESET => txprogdivreset_in(0),
      TXQPIBIASEN => txqpibiasen_in(0),
      TXQPISENN => txqpisenn_out(0),
      TXQPISENP => txqpisenp_out(0),
      TXQPISTRONGPDOWN => txqpistrongpdown_in(0),
      TXQPIWEAKPUP => txqpiweakpup_in(0),
      TXRATE(2 downto 0) => txrate_in(2 downto 0),
      TXRATEDONE => txratedone_out(0),
      TXRATEMODE => txratemode_in(0),
      TXRESETDONE => txresetdone_out(0),
      TXSEQUENCE(6 downto 0) => txsequence_in(6 downto 0),
      TXSWING => txswing_in(0),
      TXSYNCALLIN => txsyncallin_in(0),
      TXSYNCDONE => txsyncdone_out(0),
      TXSYNCIN => txsyncin_in(0),
      TXSYNCMODE => txsyncmode_in(0),
      TXSYNCOUT => txsyncout_out(0),
      TXSYSCLKSEL(1 downto 0) => txsysclksel_in(1 downto 0),
      TXUSERRDY => txuserrdy_in(0),
      TXUSRCLK => txusrclk_in(0),
      TXUSRCLK2 => txusrclk2_in(0)
    );
\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST\: unisim.vcomponents.GTHE3_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => X"F800",
      ADAPT_CFG1 => X"0000",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      A_RXOSCALRESET => '0',
      A_RXPROGDIVRESET => '0',
      A_TXPROGDIVRESET => '0',
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CDR_SWAP_MODE_EN => '0',
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "TRUE",
      CLK_COR_KEEP_IDLE => "TRUE",
      CLK_COR_MAX_LAT => 13,
      CLK_COR_MIN_LAT => 11,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100011100",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0000000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG0 => X"60F8",
      CPLL_CFG1 => X"A4AC",
      CPLL_CFG2 => X"5007",
      CPLL_CFG3 => B"00" & X"0",
      CPLL_FBDIV => 5,
      CPLL_FBDIV_45 => 4,
      CPLL_INIT_CFG0 => X"02B2",
      CPLL_INIT_CFG1 => X"00",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DDI_CTRL => B"00",
      DDI_REALIGN_WAIT => 15,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DFE_D_X_REL_POS => '0',
      DFE_VCM_COMP_EN => '0',
      DMONITOR_CFG0 => B"00" & X"00",
      DMONITOR_CFG1 => X"00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "FALSE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER0 => X"0000",
      ES_QUALIFIER1 => X"0000",
      ES_QUALIFIER2 => X"0000",
      ES_QUALIFIER3 => X"0000",
      ES_QUALIFIER4 => X"0000",
      ES_QUAL_MASK0 => X"0000",
      ES_QUAL_MASK1 => X"0000",
      ES_QUAL_MASK2 => X"0000",
      ES_QUAL_MASK3 => X"0000",
      ES_QUAL_MASK4 => X"0000",
      ES_SDATA_MASK0 => X"0000",
      ES_SDATA_MASK1 => X"0000",
      ES_SDATA_MASK2 => X"0000",
      ES_SDATA_MASK3 => X"0000",
      ES_SDATA_MASK4 => X"0000",
      EVODD_PHI_CFG => B"00000000000",
      EYE_SCAN_SWAP_EN => '0',
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "TRUE",
      GEARBOX_MODE => B"00000",
      GM_BIAS_SELECT => '0',
      LOCAL_MASTER => '1',
      OOBDIVCTL => B"10",
      OOB_PWRUP => '1',
      PCI3_AUTO_REALIGN => "OVR_1K_BLK",
      PCI3_PIPE_RX_ELECIDLE => '0',
      PCI3_RX_ASYNC_EBUF_BYPASS => B"00",
      PCI3_RX_ELECIDLE_EI2_ENABLE => '0',
      PCI3_RX_ELECIDLE_H2L_COUNT => B"000000",
      PCI3_RX_ELECIDLE_H2L_DISABLE => B"000",
      PCI3_RX_ELECIDLE_HI_COUNT => B"000000",
      PCI3_RX_ELECIDLE_LP4_DISABLE => '0',
      PCI3_RX_FIFO_DISABLE => '0',
      PCIE_BUFG_DIV_CTRL => X"3508",
      PCIE_RXPCS_CFG_GEN3 => X"02A4",
      PCIE_RXPMA_CFG => X"0040",
      PCIE_TXPCS_CFG_GEN3 => X"24A4",
      PCIE_TXPMA_CFG => X"0040",
      PCS_PCIE_EN => "TRUE",
      PCS_RSVD0 => B"0000000000000000",
      PCS_RSVD1 => B"000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PLL_SEL_MODE_GEN12 => B"11",
      PLL_SEL_MODE_GEN3 => B"11",
      PMA_RSV1 => X"F000",
      PROCESS_PAR => B"010",
      RATE_SW_USE_DRP => '0',
      RESET_POWERSAVE_DISABLE => '0',
      RXBUFRESET_TIME => B"00011",
      RXBUF_ADDR_MODE => "FULL",
      RXBUF_EIDLE_HI_CNT => B"0100",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "TRUE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 0,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 0,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG0 => X"0000",
      RXCDR_CFG0_GEN3 => X"0000",
      RXCDR_CFG1 => X"0000",
      RXCDR_CFG1_GEN3 => X"0000",
      RXCDR_CFG2 => X"0756",
      RXCDR_CFG2_GEN3 => X"07E6",
      RXCDR_CFG3 => X"0000",
      RXCDR_CFG3_GEN3 => X"0000",
      RXCDR_CFG4 => X"0000",
      RXCDR_CFG4_GEN3 => X"0000",
      RXCDR_CFG5 => X"0000",
      RXCDR_CFG5_GEN3 => X"0000",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '1',
      RXCDR_LOCK_CFG0 => X"4480",
      RXCDR_LOCK_CFG1 => X"5FFF",
      RXCDR_LOCK_CFG2 => X"77C3",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXCFOK_CFG0 => X"4000",
      RXCFOK_CFG1 => X"0065",
      RXCFOK_CFG2 => X"002E",
      RXDFELPMRESET_TIME => B"0001111",
      RXDFELPM_KL_CFG0 => X"0000",
      RXDFELPM_KL_CFG1 => X"0002",
      RXDFELPM_KL_CFG2 => X"0000",
      RXDFE_CFG0 => X"0A00",
      RXDFE_CFG1 => X"0000",
      RXDFE_GC_CFG0 => X"0000",
      RXDFE_GC_CFG1 => X"7870",
      RXDFE_GC_CFG2 => X"0000",
      RXDFE_H2_CFG0 => X"0000",
      RXDFE_H2_CFG1 => X"0000",
      RXDFE_H3_CFG0 => X"4000",
      RXDFE_H3_CFG1 => X"0000",
      RXDFE_H4_CFG0 => X"2000",
      RXDFE_H4_CFG1 => X"0003",
      RXDFE_H5_CFG0 => X"2000",
      RXDFE_H5_CFG1 => X"0003",
      RXDFE_H6_CFG0 => X"2000",
      RXDFE_H6_CFG1 => X"0000",
      RXDFE_H7_CFG0 => X"2000",
      RXDFE_H7_CFG1 => X"0000",
      RXDFE_H8_CFG0 => X"2000",
      RXDFE_H8_CFG1 => X"0000",
      RXDFE_H9_CFG0 => X"2000",
      RXDFE_H9_CFG1 => X"0000",
      RXDFE_HA_CFG0 => X"2000",
      RXDFE_HA_CFG1 => X"0000",
      RXDFE_HB_CFG0 => X"2000",
      RXDFE_HB_CFG1 => X"0000",
      RXDFE_HC_CFG0 => X"0000",
      RXDFE_HC_CFG1 => X"0000",
      RXDFE_HD_CFG0 => X"0000",
      RXDFE_HD_CFG1 => X"0000",
      RXDFE_HE_CFG0 => X"0000",
      RXDFE_HE_CFG1 => X"0000",
      RXDFE_HF_CFG0 => X"0000",
      RXDFE_HF_CFG1 => X"0000",
      RXDFE_OS_CFG0 => X"8000",
      RXDFE_OS_CFG1 => X"0000",
      RXDFE_UT_CFG0 => X"8000",
      RXDFE_UT_CFG1 => X"0003",
      RXDFE_VP_CFG0 => X"AA00",
      RXDFE_VP_CFG1 => X"0033",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"0030",
      RXELECIDLE_CFG => "Sigcfg_1",
      RXGBOX_FIFO_INIT_RD_ADDR => 4,
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_CFG => X"0000",
      RXLPM_GC_CFG => X"1000",
      RXLPM_KH_CFG0 => X"0000",
      RXLPM_KH_CFG1 => X"0002",
      RXLPM_OS_CFG0 => X"8000",
      RXLPM_OS_CFG1 => X"0002",
      RXOOB_CFG => B"000000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOUT_DIV => 4,
      RXPCSRESET_TIME => B"00011",
      RXPHBEACON_CFG => X"0000",
      RXPHDLY_CFG => X"2020",
      RXPHSAMP_CFG => X"2100",
      RXPHSLIP_CFG => X"6622",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_CFG0 => B"00",
      RXPI_CFG1 => B"00",
      RXPI_CFG2 => B"00",
      RXPI_CFG3 => B"00",
      RXPI_CFG4 => '1',
      RXPI_CFG5 => '0',
      RXPI_CFG6 => B"000",
      RXPI_LPM => '0',
      RXPI_VREFSEL => '0',
      RXPMACLK_SEL => "DATA",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXPRBS_LINKACQ_CNT => 15,
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "PMA",
      RXSYNC_MULTILANE => '1',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '0',
      RX_AFE_CM_EN => '0',
      RX_BIAS_CFG0 => X"0AB4",
      RX_BUFFER_CFG => B"000000",
      RX_CAPFF_SARC_ENB => '0',
      RX_CLK25_DIV => 4,
      RX_CLKMUX_EN => '1',
      RX_CLK_SLIP_OVRD => B"00000",
      RX_CM_BUF_CFG => B"1010",
      RX_CM_BUF_PD => '0',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"1010",
      RX_CTLE3_LPF => B"00000001",
      RX_DATA_WIDTH => 20,
      RX_DDI_SEL => B"000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFELPM_CFG0 => B"0110",
      RX_DFELPM_CFG1 => '1',
      RX_DFELPM_KLKH_AGC_STUP_EN => '1',
      RX_DFE_AGC_CFG0 => B"10",
      RX_DFE_AGC_CFG1 => B"001",
      RX_DFE_KL_LPM_KH_CFG0 => B"01",
      RX_DFE_KL_LPM_KH_CFG1 => B"001",
      RX_DFE_KL_LPM_KL_CFG0 => B"01",
      RX_DFE_KL_LPM_KL_CFG1 => B"001",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_DIVRESET_TIME => B"00001",
      RX_EN_HI_LR => '0',
      RX_EYESCAN_VS_CODE => B"0000000",
      RX_EYESCAN_VS_NEG_DIR => '0',
      RX_EYESCAN_VS_RANGE => B"00",
      RX_EYESCAN_VS_UT_SIGN => '0',
      RX_FABINT_USRCLK_FLOP => '0',
      RX_INT_DATAWIDTH => 0,
      RX_PMA_POWER_SAVE => '0',
      RX_PROGDIV_CFG => 0.000000,
      RX_SAMPLE_PERIOD => B"111",
      RX_SIG_VALID_DLY => 4,
      RX_SUM_DFETAPREP_EN => '0',
      RX_SUM_IREF_TUNE => B"0000",
      RX_SUM_RES_CTRL => B"00",
      RX_SUM_VCMTUNE => B"0000",
      RX_SUM_VCM_OVWR => '0',
      RX_SUM_VREF_TUNE => B"000",
      RX_TUNE_AFE_OS => B"10",
      RX_WIDEMODE_CDR => '0',
      RX_XCLK_SEL => "RXDES",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"1110",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "FALSE",
      SIM_MODE => "FAST",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => '0',
      SIM_VERSION => 2,
      TAPDLY_SET_TX => B"00",
      TEMPERATUR_PAR => B"0010",
      TERM_RCAL_CFG => B"100001000010000",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV0 => X"00",
      TST_RSV1 => X"00",
      TXBUF_EN => "FALSE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"0009",
      TXDLY_LCFG => X"0050",
      TXDRVBIAS_N => B"1010",
      TXDRVBIAS_P => B"1111",
      TXFIFO_ADDR_CFG => "LOW",
      TXGBOX_FIFO_INIT_RD_ADDR => 4,
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 4,
      TXPCSRESET_TIME => B"00011",
      TXPHDLY_CFG0 => X"2020",
      TXPHDLY_CFG1 => X"0075",
      TXPH_CFG => X"0980",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '1',
      TXPI_CFG4 => '1',
      TXPI_CFG5 => B"000",
      TXPI_GRAY_SEL => '0',
      TXPI_INVSTROBE_SEL => '1',
      TXPI_LPM => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"001",
      TXPI_VREFSEL => '0',
      TXPMARESET_TIME => B"00011",
      TXSYNC_MULTILANE => '1',
      TXSYNC_OVRD => '0',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 4,
      TX_CLKMUX_EN => '1',
      TX_DATA_WIDTH => 20,
      TX_DCD_CFG => B"000010",
      TX_DCD_EN => '0',
      TX_DEEMPH0 => B"010100",
      TX_DEEMPH1 => B"001101",
      TX_DIVRESET_TIME => B"00001",
      TX_DRIVE_MODE => "PIPE",
      TX_EIDLE_ASSERT_DELAY => B"100",
      TX_EIDLE_DEASSERT_DELAY => B"011",
      TX_EML_PHI_TUNE => '0',
      TX_FABINT_USRCLK_FLOP => '0',
      TX_IDLE_DATA_ZERO => '0',
      TX_INT_DATAWIDTH => 0,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001111",
      TX_MARGIN_FULL_1 => B"1001110",
      TX_MARGIN_FULL_2 => B"1001100",
      TX_MARGIN_FULL_3 => B"1001010",
      TX_MARGIN_FULL_4 => B"1001000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000101",
      TX_MARGIN_LOW_2 => B"1000011",
      TX_MARGIN_LOW_3 => B"1000010",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_MODE_SEL => B"000",
      TX_PMADATA_OPT => '0',
      TX_PMA_POWER_SAVE => '0',
      TX_PROGCLK_SEL => "CPLL",
      TX_PROGDIV_CFG => 4.000000,
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => B"00" & X"032",
      TX_RXDETECT_REF => B"100",
      TX_SAMPLE_PERIOD => B"111",
      TX_SARC_LPBK_ENB => '0',
      TX_XCLK_SEL => "TXUSR",
      USE_PCS_CLK_PHASE_SEL => '0',
      WB_MODE => B"00"
    )
        port map (
      BUFGTCE(2 downto 0) => bufgtce_out(5 downto 3),
      BUFGTCEMASK(2 downto 0) => bufgtcemask_out(5 downto 3),
      BUFGTDIV(8 downto 0) => bufgtdiv_out(17 downto 9),
      BUFGTRESET(2 downto 0) => bufgtreset_out(5 downto 3),
      BUFGTRSTMASK(2 downto 0) => bufgtrstmask_out(5 downto 3),
      CFGRESET => cfgreset_in(1),
      CLKRSVD0 => clkrsvd0_in(1),
      CLKRSVD1 => clkrsvd1_in(1),
      CPLLFBCLKLOST => cpllfbclklost_out(1),
      CPLLLOCK => cplllock_out(1),
      CPLLLOCKDETCLK => cplllockdetclk_in(1),
      CPLLLOCKEN => cplllocken_in(1),
      CPLLPD => cpllpd_in(1),
      CPLLREFCLKLOST => cpllrefclklost_out(1),
      CPLLREFCLKSEL(2 downto 0) => cpllrefclksel_in(5 downto 3),
      CPLLRESET => cpllreset_in(1),
      DMONFIFORESET => dmonfiforeset_in(1),
      DMONITORCLK => dmonitorclk_in(1),
      DMONITOROUT(16 downto 0) => dmonitorout_out(33 downto 17),
      DRPADDR(8 downto 0) => drpaddr_in(17 downto 9),
      DRPCLK => drpclk_in(1),
      DRPDI(15 downto 0) => drpdi_in(31 downto 16),
      DRPDO(15 downto 0) => drpdo_out(31 downto 16),
      DRPEN => drpen_in(1),
      DRPRDY => drprdy_out(1),
      DRPWE => drpwe_in(1),
      EVODDPHICALDONE => evoddphicaldone_in(1),
      EVODDPHICALSTART => evoddphicalstart_in(1),
      EVODDPHIDRDEN => evoddphidrden_in(1),
      EVODDPHIDWREN => evoddphidwren_in(1),
      EVODDPHIXRDEN => evoddphixrden_in(1),
      EVODDPHIXWREN => evoddphixwren_in(1),
      EYESCANDATAERROR => eyescandataerror_out(1),
      EYESCANMODE => eyescanmode_in(1),
      EYESCANRESET => eyescanreset_in(1),
      EYESCANTRIGGER => eyescantrigger_in(1),
      GTGREFCLK => gtgrefclk_in(1),
      GTHRXN => gthrxn_in(1),
      GTHRXP => gthrxp_in(1),
      GTHTXN => gthtxn_out(1),
      GTHTXP => gthtxp_out(1),
      GTNORTHREFCLK0 => gtnorthrefclk0_in(1),
      GTNORTHREFCLK1 => gtnorthrefclk1_in(1),
      GTPOWERGOOD => gtpowergood_out(1),
      GTREFCLK0 => gtrefclk0_in(1),
      GTREFCLK1 => gtrefclk1_in(1),
      GTREFCLKMONITOR => gtrefclkmonitor_out(1),
      GTRESETSEL => gtresetsel_in(1),
      GTRSVD(15 downto 0) => gtrsvd_in(31 downto 16),
      GTRXRESET => gtrxreset_in(1),
      GTSOUTHREFCLK0 => gtsouthrefclk0_in(1),
      GTSOUTHREFCLK1 => gtsouthrefclk1_in(1),
      GTTXRESET => gttxreset_in(1),
      LOOPBACK(2 downto 0) => loopback_in(5 downto 3),
      LPBKRXTXSEREN => lpbkrxtxseren_in(1),
      LPBKTXRXSEREN => lpbktxrxseren_in(1),
      PCIEEQRXEQADAPTDONE => pcieeqrxeqadaptdone_in(1),
      PCIERATEGEN3 => pcierategen3_out(1),
      PCIERATEIDLE => pcierateidle_out(1),
      PCIERATEQPLLPD(1 downto 0) => pcierateqpllpd_out(3 downto 2),
      PCIERATEQPLLRESET(1 downto 0) => pcierateqpllreset_out(3 downto 2),
      PCIERSTIDLE => pcierstidle_in(1),
      PCIERSTTXSYNCSTART => pciersttxsyncstart_in(1),
      PCIESYNCTXSYNCDONE => pciesynctxsyncdone_out(1),
      PCIEUSERGEN3RDY => pcieusergen3rdy_out(1),
      PCIEUSERPHYSTATUSRST => pcieuserphystatusrst_out(1),
      PCIEUSERRATEDONE => pcieuserratedone_in(1),
      PCIEUSERRATESTART => pcieuserratestart_out(1),
      PCSRSVDIN(15 downto 0) => pcsrsvdin_in(31 downto 16),
      PCSRSVDIN2(4 downto 0) => pcsrsvdin2_in(9 downto 5),
      PCSRSVDOUT(11 downto 0) => pcsrsvdout_out(23 downto 12),
      PHYSTATUS => phystatus_out(1),
      PINRSRVDAS(7 downto 0) => pinrsrvdas_out(15 downto 8),
      PMARSVDIN(4 downto 0) => pmarsvdin_in(9 downto 5),
      QPLL0CLK => qpll0outclk_out(0),
      QPLL0REFCLK => qpll0outrefclk_out(0),
      QPLL1CLK => qpll1outclk_out(0),
      QPLL1REFCLK => qpll1outrefclk_out(0),
      RESETEXCEPTION => resetexception_out(1),
      RESETOVRD => resetovrd_in(1),
      RSTCLKENTX => rstclkentx_in(1),
      RX8B10BEN => rx8b10ben_in(1),
      RXBUFRESET => rxbufreset_in(1),
      RXBUFSTATUS(2 downto 0) => rxbufstatus_out(5 downto 3),
      RXBYTEISALIGNED => rxbyteisaligned_out(1),
      RXBYTEREALIGN => rxbyterealign_out(1),
      RXCDRFREQRESET => rxcdrfreqreset_in(1),
      RXCDRHOLD => rxcdrhold_in(1),
      RXCDRLOCK => rxcdrlock_out(1),
      RXCDROVRDEN => rxcdrovrden_in(1),
      RXCDRPHDONE => rxcdrphdone_out(1),
      RXCDRRESET => rxcdrreset_in(1),
      RXCDRRESETRSV => rxcdrresetrsv_in(1),
      RXCHANBONDSEQ => rxchanbondseq_out(1),
      RXCHANISALIGNED => rxchanisaligned_out(1),
      RXCHANREALIGN => rxchanrealign_out(1),
      RXCHBONDEN => rxchbonden_in(1),
      RXCHBONDI(4 downto 0) => rxchbondi_in(9 downto 5),
      RXCHBONDLEVEL(2 downto 0) => rxchbondlevel_in(5 downto 3),
      RXCHBONDMASTER => rxchbondmaster_in(1),
      RXCHBONDO(4 downto 0) => rxchbondo_out(9 downto 5),
      RXCHBONDSLAVE => rxchbondslave_in(1),
      RXCLKCORCNT(1 downto 0) => rxclkcorcnt_out(3 downto 2),
      RXCOMINITDET => rxcominitdet_out(1),
      RXCOMMADET => rxcommadet_out(1),
      RXCOMMADETEN => rxcommadeten_in(1),
      RXCOMSASDET => rxcomsasdet_out(1),
      RXCOMWAKEDET => rxcomwakedet_out(1),
      RXCTRL0(15 downto 0) => rxctrl0_out(31 downto 16),
      RXCTRL1(15 downto 0) => rxctrl1_out(31 downto 16),
      RXCTRL2(7 downto 0) => rxctrl2_out(15 downto 8),
      RXCTRL3(7 downto 0) => rxctrl3_out(15 downto 8),
      RXDATA(127 downto 0) => rxdata_out(255 downto 128),
      RXDATAEXTENDRSVD(7 downto 0) => rxdataextendrsvd_out(15 downto 8),
      RXDATAVALID(1 downto 0) => rxdatavalid_out(3 downto 2),
      RXDFEAGCCTRL(1 downto 0) => rxdfeagcctrl_in(3 downto 2),
      RXDFEAGCHOLD => rxdfeagchold_in(1),
      RXDFEAGCOVRDEN => rxdfeagcovrden_in(1),
      RXDFELFHOLD => rxdfelfhold_in(1),
      RXDFELFOVRDEN => rxdfelfovrden_in(1),
      RXDFELPMRESET => rxdfelpmreset_in(1),
      RXDFETAP10HOLD => rxdfetap10hold_in(1),
      RXDFETAP10OVRDEN => rxdfetap10ovrden_in(1),
      RXDFETAP11HOLD => rxdfetap11hold_in(1),
      RXDFETAP11OVRDEN => rxdfetap11ovrden_in(1),
      RXDFETAP12HOLD => rxdfetap12hold_in(1),
      RXDFETAP12OVRDEN => rxdfetap12ovrden_in(1),
      RXDFETAP13HOLD => rxdfetap13hold_in(1),
      RXDFETAP13OVRDEN => rxdfetap13ovrden_in(1),
      RXDFETAP14HOLD => rxdfetap14hold_in(1),
      RXDFETAP14OVRDEN => rxdfetap14ovrden_in(1),
      RXDFETAP15HOLD => rxdfetap15hold_in(1),
      RXDFETAP15OVRDEN => rxdfetap15ovrden_in(1),
      RXDFETAP2HOLD => rxdfetap2hold_in(1),
      RXDFETAP2OVRDEN => rxdfetap2ovrden_in(1),
      RXDFETAP3HOLD => rxdfetap3hold_in(1),
      RXDFETAP3OVRDEN => rxdfetap3ovrden_in(1),
      RXDFETAP4HOLD => rxdfetap4hold_in(1),
      RXDFETAP4OVRDEN => rxdfetap4ovrden_in(1),
      RXDFETAP5HOLD => rxdfetap5hold_in(1),
      RXDFETAP5OVRDEN => rxdfetap5ovrden_in(1),
      RXDFETAP6HOLD => rxdfetap6hold_in(1),
      RXDFETAP6OVRDEN => rxdfetap6ovrden_in(1),
      RXDFETAP7HOLD => rxdfetap7hold_in(1),
      RXDFETAP7OVRDEN => rxdfetap7ovrden_in(1),
      RXDFETAP8HOLD => rxdfetap8hold_in(1),
      RXDFETAP8OVRDEN => rxdfetap8ovrden_in(1),
      RXDFETAP9HOLD => rxdfetap9hold_in(1),
      RXDFETAP9OVRDEN => rxdfetap9ovrden_in(1),
      RXDFEUTHOLD => rxdfeuthold_in(1),
      RXDFEUTOVRDEN => rxdfeutovrden_in(1),
      RXDFEVPHOLD => rxdfevphold_in(1),
      RXDFEVPOVRDEN => rxdfevpovrden_in(1),
      RXDFEVSEN => rxdfevsen_in(1),
      RXDFEXYDEN => rxdfexyden_in(1),
      RXDLYBYPASS => rxdlybypass_in(1),
      RXDLYEN => rxdlyen_in(1),
      RXDLYOVRDEN => rxdlyovrden_in(1),
      RXDLYSRESET => rxdlysreset_in(1),
      RXDLYSRESETDONE => rxdlysresetdone_out(1),
      RXELECIDLE => rxelecidle_out(1),
      RXELECIDLEMODE(1 downto 0) => rxelecidlemode_in(3 downto 2),
      RXGEARBOXSLIP => rxgearboxslip_in(1),
      RXHEADER(5 downto 0) => rxheader_out(11 downto 6),
      RXHEADERVALID(1 downto 0) => rxheadervalid_out(3 downto 2),
      RXLATCLK => rxlatclk_in(1),
      RXLPMEN => rxlpmen_in(1),
      RXLPMGCHOLD => rxlpmgchold_in(1),
      RXLPMGCOVRDEN => rxlpmgcovrden_in(1),
      RXLPMHFHOLD => rxlpmhfhold_in(1),
      RXLPMHFOVRDEN => rxlpmhfovrden_in(1),
      RXLPMLFHOLD => rxlpmlfhold_in(1),
      RXLPMLFKLOVRDEN => rxlpmlfklovrden_in(1),
      RXLPMOSHOLD => rxlpmoshold_in(1),
      RXLPMOSOVRDEN => rxlpmosovrden_in(1),
      RXMCOMMAALIGNEN => rxmcommaalignen_in(1),
      RXMONITOROUT(6 downto 0) => rxmonitorout_out(13 downto 7),
      RXMONITORSEL(1 downto 0) => rxmonitorsel_in(3 downto 2),
      RXOOBRESET => rxoobreset_in(1),
      RXOSCALRESET => rxoscalreset_in(1),
      RXOSHOLD => rxoshold_in(1),
      RXOSINTCFG(3 downto 0) => rxosintcfg_in(7 downto 4),
      RXOSINTDONE => rxosintdone_out(1),
      RXOSINTEN => rxosinten_in(1),
      RXOSINTHOLD => rxosinthold_in(1),
      RXOSINTOVRDEN => rxosintovrden_in(1),
      RXOSINTSTARTED => rxosintstarted_out(1),
      RXOSINTSTROBE => rxosintstrobe_in(1),
      RXOSINTSTROBEDONE => rxosintstrobedone_out(1),
      RXOSINTSTROBESTARTED => rxosintstrobestarted_out(1),
      RXOSINTTESTOVRDEN => rxosinttestovrden_in(1),
      RXOSOVRDEN => rxosovrden_in(1),
      RXOUTCLK => rxoutclk_out(1),
      RXOUTCLKFABRIC => rxoutclkfabric_out(1),
      RXOUTCLKPCS => rxoutclkpcs_out(1),
      RXOUTCLKSEL(2 downto 0) => rxoutclksel_in(5 downto 3),
      RXPCOMMAALIGNEN => rxpcommaalignen_in(1),
      RXPCSRESET => rxpcsreset_in(1),
      RXPD(1 downto 0) => rxpd_in(3 downto 2),
      RXPHALIGN => rxphalign_in(1),
      RXPHALIGNDONE => rxphaligndone_out(1),
      RXPHALIGNEN => rxphalignen_in(1),
      RXPHALIGNERR => rxphalignerr_out(1),
      RXPHDLYPD => rxphdlypd_in(1),
      RXPHDLYRESET => rxphdlyreset_in(1),
      RXPHOVRDEN => rxphovrden_in(1),
      RXPLLCLKSEL(1 downto 0) => rxpllclksel_in(3 downto 2),
      RXPMARESET => rxpmareset_in(1),
      RXPMARESETDONE => rxpmaresetdone_out(1),
      RXPOLARITY => rxpolarity_in(1),
      RXPRBSCNTRESET => rxprbscntreset_in(1),
      RXPRBSERR => rxprbserr_out(1),
      RXPRBSLOCKED => rxprbslocked_out(1),
      RXPRBSSEL(3 downto 0) => rxprbssel_in(7 downto 4),
      RXPRGDIVRESETDONE => rxprgdivresetdone_out(1),
      RXPROGDIVRESET => rxprogdivreset_in(1),
      RXQPIEN => rxqpien_in(1),
      RXQPISENN => rxqpisenn_out(1),
      RXQPISENP => rxqpisenp_out(1),
      RXRATE(2 downto 0) => rxrate_in(5 downto 3),
      RXRATEDONE => rxratedone_out(1),
      RXRATEMODE => rxratemode_in(1),
      RXRECCLKOUT => rxrecclkout_out(1),
      RXRESETDONE => rxresetdone_out(1),
      RXSLIDE => rxslide_in(1),
      RXSLIDERDY => rxsliderdy_out(1),
      RXSLIPDONE => rxslipdone_out(1),
      RXSLIPOUTCLK => rxslipoutclk_in(1),
      RXSLIPOUTCLKRDY => rxslipoutclkrdy_out(1),
      RXSLIPPMA => rxslippma_in(1),
      RXSLIPPMARDY => rxslippmardy_out(1),
      RXSTARTOFSEQ(1 downto 0) => rxstartofseq_out(3 downto 2),
      RXSTATUS(2 downto 0) => rxstatus_out(5 downto 3),
      RXSYNCALLIN => rxsyncallin_in(1),
      RXSYNCDONE => rxsyncdone_out(1),
      RXSYNCIN => rxsyncin_in(1),
      RXSYNCMODE => rxsyncmode_in(1),
      RXSYNCOUT => rxsyncout_out(1),
      RXSYSCLKSEL(1 downto 0) => rxsysclksel_in(3 downto 2),
      RXUSERRDY => rxuserrdy_in(1),
      RXUSRCLK => rxusrclk_in(1),
      RXUSRCLK2 => rxusrclk2_in(1),
      RXVALID => rxvalid_out(1),
      SIGVALIDCLK => sigvalidclk_in(1),
      TSTIN(19 downto 0) => B"00000000000000000000",
      TX8B10BBYPASS(7 downto 0) => tx8b10bbypass_in(15 downto 8),
      TX8B10BEN => tx8b10ben_in(1),
      TXBUFDIFFCTRL(2 downto 0) => txbufdiffctrl_in(5 downto 3),
      TXBUFSTATUS(1 downto 0) => txbufstatus_out(3 downto 2),
      TXCOMFINISH => txcomfinish_out(1),
      TXCOMINIT => txcominit_in(1),
      TXCOMSAS => txcomsas_in(1),
      TXCOMWAKE => txcomwake_in(1),
      TXCTRL0(15 downto 0) => txctrl0_in(31 downto 16),
      TXCTRL1(15 downto 0) => txctrl1_in(31 downto 16),
      TXCTRL2(7 downto 0) => txctrl2_in(15 downto 8),
      TXDATA(127 downto 0) => txdata_in(255 downto 128),
      TXDATAEXTENDRSVD(7 downto 0) => txdataextendrsvd_in(15 downto 8),
      TXDEEMPH => txdeemph_in(1),
      TXDETECTRX => txdetectrx_in(1),
      TXDIFFCTRL(3 downto 0) => txdiffctrl_in(7 downto 4),
      TXDIFFPD => txdiffpd_in(1),
      TXDLYBYPASS => txdlybypass_in(1),
      TXDLYEN => txdlyen_in(1),
      TXDLYHOLD => txdlyhold_in(1),
      TXDLYOVRDEN => txdlyovrden_in(1),
      TXDLYSRESET => txdlysreset_in(1),
      TXDLYSRESETDONE => txdlysresetdone_out(1),
      TXDLYUPDOWN => txdlyupdown_in(1),
      TXELECIDLE => txelecidle_in(1),
      TXHEADER(5 downto 0) => txheader_in(11 downto 6),
      TXINHIBIT => txinhibit_in(1),
      TXLATCLK => txlatclk_in(1),
      TXMAINCURSOR(6 downto 0) => txmaincursor_in(13 downto 7),
      TXMARGIN(2 downto 0) => txmargin_in(5 downto 3),
      TXOUTCLK => \^txoutclk_out\(1),
      TXOUTCLKFABRIC => txoutclkfabric_out(1),
      TXOUTCLKPCS => txoutclkpcs_out(1),
      TXOUTCLKSEL(2 downto 0) => txoutclksel_in(5 downto 3),
      TXPCSRESET => txpcsreset_in(1),
      TXPD(1 downto 0) => txpd_in(3 downto 2),
      TXPDELECIDLEMODE => txpdelecidlemode_in(1),
      TXPHALIGN => txphalign_in(1),
      TXPHALIGNDONE => txphaligndone_out(1),
      TXPHALIGNEN => txphalignen_in(1),
      TXPHDLYPD => txphdlypd_in(1),
      TXPHDLYRESET => txphdlyreset_in(1),
      TXPHDLYTSTCLK => txphdlytstclk_in(1),
      TXPHINIT => txphinit_in(1),
      TXPHINITDONE => txphinitdone_out(1),
      TXPHOVRDEN => txphovrden_in(1),
      TXPIPPMEN => txpippmen_in(1),
      TXPIPPMOVRDEN => txpippmovrden_in(1),
      TXPIPPMPD => txpippmpd_in(1),
      TXPIPPMSEL => txpippmsel_in(1),
      TXPIPPMSTEPSIZE(4 downto 0) => txpippmstepsize_in(9 downto 5),
      TXPISOPD => txpisopd_in(1),
      TXPLLCLKSEL(1 downto 0) => txpllclksel_in(3 downto 2),
      TXPMARESET => txpmareset_in(1),
      TXPMARESETDONE => txpmaresetdone_out(1),
      TXPOLARITY => txpolarity_in(1),
      TXPOSTCURSOR(4 downto 0) => txpostcursor_in(9 downto 5),
      TXPOSTCURSORINV => txpostcursorinv_in(1),
      TXPRBSFORCEERR => txprbsforceerr_in(1),
      TXPRBSSEL(3 downto 0) => txprbssel_in(7 downto 4),
      TXPRECURSOR(4 downto 0) => txprecursor_in(9 downto 5),
      TXPRECURSORINV => txprecursorinv_in(1),
      TXPRGDIVRESETDONE => txprgdivresetdone_out(1),
      TXPROGDIVRESET => txprogdivreset_in(1),
      TXQPIBIASEN => txqpibiasen_in(1),
      TXQPISENN => txqpisenn_out(1),
      TXQPISENP => txqpisenp_out(1),
      TXQPISTRONGPDOWN => txqpistrongpdown_in(1),
      TXQPIWEAKPUP => txqpiweakpup_in(1),
      TXRATE(2 downto 0) => txrate_in(5 downto 3),
      TXRATEDONE => txratedone_out(1),
      TXRATEMODE => txratemode_in(1),
      TXRESETDONE => txresetdone_out(1),
      TXSEQUENCE(6 downto 0) => txsequence_in(13 downto 7),
      TXSWING => txswing_in(1),
      TXSYNCALLIN => txsyncallin_in(1),
      TXSYNCDONE => txsyncdone_out(1),
      TXSYNCIN => txsyncin_in(1),
      TXSYNCMODE => txsyncmode_in(1),
      TXSYNCOUT => txsyncout_out(1),
      TXSYSCLKSEL(1 downto 0) => txsysclksel_in(3 downto 2),
      TXUSERRDY => txuserrdy_in(1),
      TXUSRCLK => txusrclk_in(1),
      TXUSRCLK2 => txusrclk2_in(1)
    );
\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST\: unisim.vcomponents.GTHE3_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => X"F800",
      ADAPT_CFG1 => X"0000",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      A_RXOSCALRESET => '0',
      A_RXPROGDIVRESET => '0',
      A_TXPROGDIVRESET => '0',
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CDR_SWAP_MODE_EN => '0',
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "TRUE",
      CLK_COR_KEEP_IDLE => "TRUE",
      CLK_COR_MAX_LAT => 13,
      CLK_COR_MIN_LAT => 11,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100011100",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0000000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG0 => X"60F8",
      CPLL_CFG1 => X"A4AC",
      CPLL_CFG2 => X"5007",
      CPLL_CFG3 => B"00" & X"0",
      CPLL_FBDIV => 5,
      CPLL_FBDIV_45 => 4,
      CPLL_INIT_CFG0 => X"02B2",
      CPLL_INIT_CFG1 => X"00",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DDI_CTRL => B"00",
      DDI_REALIGN_WAIT => 15,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DFE_D_X_REL_POS => '0',
      DFE_VCM_COMP_EN => '0',
      DMONITOR_CFG0 => B"00" & X"00",
      DMONITOR_CFG1 => X"00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "FALSE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER0 => X"0000",
      ES_QUALIFIER1 => X"0000",
      ES_QUALIFIER2 => X"0000",
      ES_QUALIFIER3 => X"0000",
      ES_QUALIFIER4 => X"0000",
      ES_QUAL_MASK0 => X"0000",
      ES_QUAL_MASK1 => X"0000",
      ES_QUAL_MASK2 => X"0000",
      ES_QUAL_MASK3 => X"0000",
      ES_QUAL_MASK4 => X"0000",
      ES_SDATA_MASK0 => X"0000",
      ES_SDATA_MASK1 => X"0000",
      ES_SDATA_MASK2 => X"0000",
      ES_SDATA_MASK3 => X"0000",
      ES_SDATA_MASK4 => X"0000",
      EVODD_PHI_CFG => B"00000000000",
      EYE_SCAN_SWAP_EN => '0',
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "TRUE",
      GEARBOX_MODE => B"00000",
      GM_BIAS_SELECT => '0',
      LOCAL_MASTER => '1',
      OOBDIVCTL => B"10",
      OOB_PWRUP => '1',
      PCI3_AUTO_REALIGN => "OVR_1K_BLK",
      PCI3_PIPE_RX_ELECIDLE => '0',
      PCI3_RX_ASYNC_EBUF_BYPASS => B"00",
      PCI3_RX_ELECIDLE_EI2_ENABLE => '0',
      PCI3_RX_ELECIDLE_H2L_COUNT => B"000000",
      PCI3_RX_ELECIDLE_H2L_DISABLE => B"000",
      PCI3_RX_ELECIDLE_HI_COUNT => B"000000",
      PCI3_RX_ELECIDLE_LP4_DISABLE => '0',
      PCI3_RX_FIFO_DISABLE => '0',
      PCIE_BUFG_DIV_CTRL => X"3508",
      PCIE_RXPCS_CFG_GEN3 => X"02A4",
      PCIE_RXPMA_CFG => X"0040",
      PCIE_TXPCS_CFG_GEN3 => X"24A4",
      PCIE_TXPMA_CFG => X"0040",
      PCS_PCIE_EN => "TRUE",
      PCS_RSVD0 => B"0000000000000000",
      PCS_RSVD1 => B"000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PLL_SEL_MODE_GEN12 => B"11",
      PLL_SEL_MODE_GEN3 => B"11",
      PMA_RSV1 => X"F000",
      PROCESS_PAR => B"010",
      RATE_SW_USE_DRP => '0',
      RESET_POWERSAVE_DISABLE => '0',
      RXBUFRESET_TIME => B"00011",
      RXBUF_ADDR_MODE => "FULL",
      RXBUF_EIDLE_HI_CNT => B"0100",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "TRUE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 0,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 0,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG0 => X"0000",
      RXCDR_CFG0_GEN3 => X"0000",
      RXCDR_CFG1 => X"0000",
      RXCDR_CFG1_GEN3 => X"0000",
      RXCDR_CFG2 => X"0756",
      RXCDR_CFG2_GEN3 => X"07E6",
      RXCDR_CFG3 => X"0000",
      RXCDR_CFG3_GEN3 => X"0000",
      RXCDR_CFG4 => X"0000",
      RXCDR_CFG4_GEN3 => X"0000",
      RXCDR_CFG5 => X"0000",
      RXCDR_CFG5_GEN3 => X"0000",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '1',
      RXCDR_LOCK_CFG0 => X"4480",
      RXCDR_LOCK_CFG1 => X"5FFF",
      RXCDR_LOCK_CFG2 => X"77C3",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXCFOK_CFG0 => X"4000",
      RXCFOK_CFG1 => X"0065",
      RXCFOK_CFG2 => X"002E",
      RXDFELPMRESET_TIME => B"0001111",
      RXDFELPM_KL_CFG0 => X"0000",
      RXDFELPM_KL_CFG1 => X"0002",
      RXDFELPM_KL_CFG2 => X"0000",
      RXDFE_CFG0 => X"0A00",
      RXDFE_CFG1 => X"0000",
      RXDFE_GC_CFG0 => X"0000",
      RXDFE_GC_CFG1 => X"7870",
      RXDFE_GC_CFG2 => X"0000",
      RXDFE_H2_CFG0 => X"0000",
      RXDFE_H2_CFG1 => X"0000",
      RXDFE_H3_CFG0 => X"4000",
      RXDFE_H3_CFG1 => X"0000",
      RXDFE_H4_CFG0 => X"2000",
      RXDFE_H4_CFG1 => X"0003",
      RXDFE_H5_CFG0 => X"2000",
      RXDFE_H5_CFG1 => X"0003",
      RXDFE_H6_CFG0 => X"2000",
      RXDFE_H6_CFG1 => X"0000",
      RXDFE_H7_CFG0 => X"2000",
      RXDFE_H7_CFG1 => X"0000",
      RXDFE_H8_CFG0 => X"2000",
      RXDFE_H8_CFG1 => X"0000",
      RXDFE_H9_CFG0 => X"2000",
      RXDFE_H9_CFG1 => X"0000",
      RXDFE_HA_CFG0 => X"2000",
      RXDFE_HA_CFG1 => X"0000",
      RXDFE_HB_CFG0 => X"2000",
      RXDFE_HB_CFG1 => X"0000",
      RXDFE_HC_CFG0 => X"0000",
      RXDFE_HC_CFG1 => X"0000",
      RXDFE_HD_CFG0 => X"0000",
      RXDFE_HD_CFG1 => X"0000",
      RXDFE_HE_CFG0 => X"0000",
      RXDFE_HE_CFG1 => X"0000",
      RXDFE_HF_CFG0 => X"0000",
      RXDFE_HF_CFG1 => X"0000",
      RXDFE_OS_CFG0 => X"8000",
      RXDFE_OS_CFG1 => X"0000",
      RXDFE_UT_CFG0 => X"8000",
      RXDFE_UT_CFG1 => X"0003",
      RXDFE_VP_CFG0 => X"AA00",
      RXDFE_VP_CFG1 => X"0033",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"0030",
      RXELECIDLE_CFG => "Sigcfg_1",
      RXGBOX_FIFO_INIT_RD_ADDR => 4,
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_CFG => X"0000",
      RXLPM_GC_CFG => X"1000",
      RXLPM_KH_CFG0 => X"0000",
      RXLPM_KH_CFG1 => X"0002",
      RXLPM_OS_CFG0 => X"8000",
      RXLPM_OS_CFG1 => X"0002",
      RXOOB_CFG => B"000000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOUT_DIV => 4,
      RXPCSRESET_TIME => B"00011",
      RXPHBEACON_CFG => X"0000",
      RXPHDLY_CFG => X"2020",
      RXPHSAMP_CFG => X"2100",
      RXPHSLIP_CFG => X"6622",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_CFG0 => B"00",
      RXPI_CFG1 => B"00",
      RXPI_CFG2 => B"00",
      RXPI_CFG3 => B"00",
      RXPI_CFG4 => '1',
      RXPI_CFG5 => '0',
      RXPI_CFG6 => B"000",
      RXPI_LPM => '0',
      RXPI_VREFSEL => '0',
      RXPMACLK_SEL => "DATA",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXPRBS_LINKACQ_CNT => 15,
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "PMA",
      RXSYNC_MULTILANE => '1',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '0',
      RX_AFE_CM_EN => '0',
      RX_BIAS_CFG0 => X"0AB4",
      RX_BUFFER_CFG => B"000000",
      RX_CAPFF_SARC_ENB => '0',
      RX_CLK25_DIV => 4,
      RX_CLKMUX_EN => '1',
      RX_CLK_SLIP_OVRD => B"00000",
      RX_CM_BUF_CFG => B"1010",
      RX_CM_BUF_PD => '0',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"1010",
      RX_CTLE3_LPF => B"00000001",
      RX_DATA_WIDTH => 20,
      RX_DDI_SEL => B"000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFELPM_CFG0 => B"0110",
      RX_DFELPM_CFG1 => '1',
      RX_DFELPM_KLKH_AGC_STUP_EN => '1',
      RX_DFE_AGC_CFG0 => B"10",
      RX_DFE_AGC_CFG1 => B"001",
      RX_DFE_KL_LPM_KH_CFG0 => B"01",
      RX_DFE_KL_LPM_KH_CFG1 => B"001",
      RX_DFE_KL_LPM_KL_CFG0 => B"01",
      RX_DFE_KL_LPM_KL_CFG1 => B"001",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_DIVRESET_TIME => B"00001",
      RX_EN_HI_LR => '0',
      RX_EYESCAN_VS_CODE => B"0000000",
      RX_EYESCAN_VS_NEG_DIR => '0',
      RX_EYESCAN_VS_RANGE => B"00",
      RX_EYESCAN_VS_UT_SIGN => '0',
      RX_FABINT_USRCLK_FLOP => '0',
      RX_INT_DATAWIDTH => 0,
      RX_PMA_POWER_SAVE => '0',
      RX_PROGDIV_CFG => 0.000000,
      RX_SAMPLE_PERIOD => B"111",
      RX_SIG_VALID_DLY => 4,
      RX_SUM_DFETAPREP_EN => '0',
      RX_SUM_IREF_TUNE => B"0000",
      RX_SUM_RES_CTRL => B"00",
      RX_SUM_VCMTUNE => B"0000",
      RX_SUM_VCM_OVWR => '0',
      RX_SUM_VREF_TUNE => B"000",
      RX_TUNE_AFE_OS => B"10",
      RX_WIDEMODE_CDR => '0',
      RX_XCLK_SEL => "RXDES",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"1110",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "FALSE",
      SIM_MODE => "FAST",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => '0',
      SIM_VERSION => 2,
      TAPDLY_SET_TX => B"00",
      TEMPERATUR_PAR => B"0010",
      TERM_RCAL_CFG => B"100001000010000",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV0 => X"00",
      TST_RSV1 => X"00",
      TXBUF_EN => "FALSE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"0009",
      TXDLY_LCFG => X"0050",
      TXDRVBIAS_N => B"1010",
      TXDRVBIAS_P => B"1111",
      TXFIFO_ADDR_CFG => "LOW",
      TXGBOX_FIFO_INIT_RD_ADDR => 4,
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 4,
      TXPCSRESET_TIME => B"00011",
      TXPHDLY_CFG0 => X"2020",
      TXPHDLY_CFG1 => X"0075",
      TXPH_CFG => X"0980",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '1',
      TXPI_CFG4 => '1',
      TXPI_CFG5 => B"000",
      TXPI_GRAY_SEL => '0',
      TXPI_INVSTROBE_SEL => '1',
      TXPI_LPM => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"001",
      TXPI_VREFSEL => '0',
      TXPMARESET_TIME => B"00011",
      TXSYNC_MULTILANE => '1',
      TXSYNC_OVRD => '0',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 4,
      TX_CLKMUX_EN => '1',
      TX_DATA_WIDTH => 20,
      TX_DCD_CFG => B"000010",
      TX_DCD_EN => '0',
      TX_DEEMPH0 => B"010100",
      TX_DEEMPH1 => B"001101",
      TX_DIVRESET_TIME => B"00001",
      TX_DRIVE_MODE => "PIPE",
      TX_EIDLE_ASSERT_DELAY => B"100",
      TX_EIDLE_DEASSERT_DELAY => B"011",
      TX_EML_PHI_TUNE => '0',
      TX_FABINT_USRCLK_FLOP => '0',
      TX_IDLE_DATA_ZERO => '0',
      TX_INT_DATAWIDTH => 0,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001111",
      TX_MARGIN_FULL_1 => B"1001110",
      TX_MARGIN_FULL_2 => B"1001100",
      TX_MARGIN_FULL_3 => B"1001010",
      TX_MARGIN_FULL_4 => B"1001000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000101",
      TX_MARGIN_LOW_2 => B"1000011",
      TX_MARGIN_LOW_3 => B"1000010",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_MODE_SEL => B"000",
      TX_PMADATA_OPT => '0',
      TX_PMA_POWER_SAVE => '0',
      TX_PROGCLK_SEL => "CPLL",
      TX_PROGDIV_CFG => 4.000000,
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => B"00" & X"032",
      TX_RXDETECT_REF => B"100",
      TX_SAMPLE_PERIOD => B"111",
      TX_SARC_LPBK_ENB => '0',
      TX_XCLK_SEL => "TXUSR",
      USE_PCS_CLK_PHASE_SEL => '0',
      WB_MODE => B"00"
    )
        port map (
      BUFGTCE(2 downto 0) => bufgtce_out(8 downto 6),
      BUFGTCEMASK(2 downto 0) => bufgtcemask_out(8 downto 6),
      BUFGTDIV(8 downto 0) => bufgtdiv_out(26 downto 18),
      BUFGTRESET(2 downto 0) => bufgtreset_out(8 downto 6),
      BUFGTRSTMASK(2 downto 0) => bufgtrstmask_out(8 downto 6),
      CFGRESET => cfgreset_in(2),
      CLKRSVD0 => clkrsvd0_in(2),
      CLKRSVD1 => clkrsvd1_in(2),
      CPLLFBCLKLOST => cpllfbclklost_out(2),
      CPLLLOCK => cplllock_out(2),
      CPLLLOCKDETCLK => cplllockdetclk_in(2),
      CPLLLOCKEN => cplllocken_in(2),
      CPLLPD => cpllpd_in(2),
      CPLLREFCLKLOST => cpllrefclklost_out(2),
      CPLLREFCLKSEL(2 downto 0) => cpllrefclksel_in(8 downto 6),
      CPLLRESET => cpllreset_in(2),
      DMONFIFORESET => dmonfiforeset_in(2),
      DMONITORCLK => dmonitorclk_in(2),
      DMONITOROUT(16 downto 0) => dmonitorout_out(50 downto 34),
      DRPADDR(8 downto 0) => drpaddr_in(26 downto 18),
      DRPCLK => drpclk_in(2),
      DRPDI(15 downto 0) => drpdi_in(47 downto 32),
      DRPDO(15 downto 0) => drpdo_out(47 downto 32),
      DRPEN => drpen_in(2),
      DRPRDY => drprdy_out(2),
      DRPWE => drpwe_in(2),
      EVODDPHICALDONE => evoddphicaldone_in(2),
      EVODDPHICALSTART => evoddphicalstart_in(2),
      EVODDPHIDRDEN => evoddphidrden_in(2),
      EVODDPHIDWREN => evoddphidwren_in(2),
      EVODDPHIXRDEN => evoddphixrden_in(2),
      EVODDPHIXWREN => evoddphixwren_in(2),
      EYESCANDATAERROR => eyescandataerror_out(2),
      EYESCANMODE => eyescanmode_in(2),
      EYESCANRESET => eyescanreset_in(2),
      EYESCANTRIGGER => eyescantrigger_in(2),
      GTGREFCLK => gtgrefclk_in(2),
      GTHRXN => gthrxn_in(2),
      GTHRXP => gthrxp_in(2),
      GTHTXN => gthtxn_out(2),
      GTHTXP => gthtxp_out(2),
      GTNORTHREFCLK0 => gtnorthrefclk0_in(2),
      GTNORTHREFCLK1 => gtnorthrefclk1_in(2),
      GTPOWERGOOD => gtpowergood_out(2),
      GTREFCLK0 => gtrefclk0_in(2),
      GTREFCLK1 => gtrefclk1_in(2),
      GTREFCLKMONITOR => gtrefclkmonitor_out(2),
      GTRESETSEL => gtresetsel_in(2),
      GTRSVD(15 downto 0) => gtrsvd_in(47 downto 32),
      GTRXRESET => gtrxreset_in(2),
      GTSOUTHREFCLK0 => gtsouthrefclk0_in(2),
      GTSOUTHREFCLK1 => gtsouthrefclk1_in(2),
      GTTXRESET => gttxreset_in(2),
      LOOPBACK(2 downto 0) => loopback_in(8 downto 6),
      LPBKRXTXSEREN => lpbkrxtxseren_in(2),
      LPBKTXRXSEREN => lpbktxrxseren_in(2),
      PCIEEQRXEQADAPTDONE => pcieeqrxeqadaptdone_in(2),
      PCIERATEGEN3 => pcierategen3_out(2),
      PCIERATEIDLE => pcierateidle_out(2),
      PCIERATEQPLLPD(1 downto 0) => pcierateqpllpd_out(5 downto 4),
      PCIERATEQPLLRESET(1 downto 0) => pcierateqpllreset_out(5 downto 4),
      PCIERSTIDLE => pcierstidle_in(2),
      PCIERSTTXSYNCSTART => pciersttxsyncstart_in(2),
      PCIESYNCTXSYNCDONE => pciesynctxsyncdone_out(2),
      PCIEUSERGEN3RDY => pcieusergen3rdy_out(2),
      PCIEUSERPHYSTATUSRST => pcieuserphystatusrst_out(2),
      PCIEUSERRATEDONE => pcieuserratedone_in(2),
      PCIEUSERRATESTART => pcieuserratestart_out(2),
      PCSRSVDIN(15 downto 0) => pcsrsvdin_in(47 downto 32),
      PCSRSVDIN2(4 downto 0) => pcsrsvdin2_in(14 downto 10),
      PCSRSVDOUT(11 downto 0) => pcsrsvdout_out(35 downto 24),
      PHYSTATUS => phystatus_out(2),
      PINRSRVDAS(7 downto 0) => pinrsrvdas_out(23 downto 16),
      PMARSVDIN(4 downto 0) => pmarsvdin_in(14 downto 10),
      QPLL0CLK => qpll0outclk_out(0),
      QPLL0REFCLK => qpll0outrefclk_out(0),
      QPLL1CLK => qpll1outclk_out(0),
      QPLL1REFCLK => qpll1outrefclk_out(0),
      RESETEXCEPTION => resetexception_out(2),
      RESETOVRD => resetovrd_in(2),
      RSTCLKENTX => rstclkentx_in(2),
      RX8B10BEN => rx8b10ben_in(2),
      RXBUFRESET => rxbufreset_in(2),
      RXBUFSTATUS(2 downto 0) => rxbufstatus_out(8 downto 6),
      RXBYTEISALIGNED => rxbyteisaligned_out(2),
      RXBYTEREALIGN => rxbyterealign_out(2),
      RXCDRFREQRESET => rxcdrfreqreset_in(2),
      RXCDRHOLD => rxcdrhold_in(2),
      RXCDRLOCK => rxcdrlock_out(2),
      RXCDROVRDEN => rxcdrovrden_in(2),
      RXCDRPHDONE => rxcdrphdone_out(2),
      RXCDRRESET => rxcdrreset_in(2),
      RXCDRRESETRSV => rxcdrresetrsv_in(2),
      RXCHANBONDSEQ => rxchanbondseq_out(2),
      RXCHANISALIGNED => rxchanisaligned_out(2),
      RXCHANREALIGN => rxchanrealign_out(2),
      RXCHBONDEN => rxchbonden_in(2),
      RXCHBONDI(4 downto 0) => rxchbondi_in(14 downto 10),
      RXCHBONDLEVEL(2 downto 0) => rxchbondlevel_in(8 downto 6),
      RXCHBONDMASTER => rxchbondmaster_in(2),
      RXCHBONDO(4 downto 0) => rxchbondo_out(14 downto 10),
      RXCHBONDSLAVE => rxchbondslave_in(2),
      RXCLKCORCNT(1 downto 0) => rxclkcorcnt_out(5 downto 4),
      RXCOMINITDET => rxcominitdet_out(2),
      RXCOMMADET => rxcommadet_out(2),
      RXCOMMADETEN => rxcommadeten_in(2),
      RXCOMSASDET => rxcomsasdet_out(2),
      RXCOMWAKEDET => rxcomwakedet_out(2),
      RXCTRL0(15 downto 0) => rxctrl0_out(47 downto 32),
      RXCTRL1(15 downto 0) => rxctrl1_out(47 downto 32),
      RXCTRL2(7 downto 0) => rxctrl2_out(23 downto 16),
      RXCTRL3(7 downto 0) => rxctrl3_out(23 downto 16),
      RXDATA(127 downto 0) => rxdata_out(383 downto 256),
      RXDATAEXTENDRSVD(7 downto 0) => rxdataextendrsvd_out(23 downto 16),
      RXDATAVALID(1 downto 0) => rxdatavalid_out(5 downto 4),
      RXDFEAGCCTRL(1 downto 0) => rxdfeagcctrl_in(5 downto 4),
      RXDFEAGCHOLD => rxdfeagchold_in(2),
      RXDFEAGCOVRDEN => rxdfeagcovrden_in(2),
      RXDFELFHOLD => rxdfelfhold_in(2),
      RXDFELFOVRDEN => rxdfelfovrden_in(2),
      RXDFELPMRESET => rxdfelpmreset_in(2),
      RXDFETAP10HOLD => rxdfetap10hold_in(2),
      RXDFETAP10OVRDEN => rxdfetap10ovrden_in(2),
      RXDFETAP11HOLD => rxdfetap11hold_in(2),
      RXDFETAP11OVRDEN => rxdfetap11ovrden_in(2),
      RXDFETAP12HOLD => rxdfetap12hold_in(2),
      RXDFETAP12OVRDEN => rxdfetap12ovrden_in(2),
      RXDFETAP13HOLD => rxdfetap13hold_in(2),
      RXDFETAP13OVRDEN => rxdfetap13ovrden_in(2),
      RXDFETAP14HOLD => rxdfetap14hold_in(2),
      RXDFETAP14OVRDEN => rxdfetap14ovrden_in(2),
      RXDFETAP15HOLD => rxdfetap15hold_in(2),
      RXDFETAP15OVRDEN => rxdfetap15ovrden_in(2),
      RXDFETAP2HOLD => rxdfetap2hold_in(2),
      RXDFETAP2OVRDEN => rxdfetap2ovrden_in(2),
      RXDFETAP3HOLD => rxdfetap3hold_in(2),
      RXDFETAP3OVRDEN => rxdfetap3ovrden_in(2),
      RXDFETAP4HOLD => rxdfetap4hold_in(2),
      RXDFETAP4OVRDEN => rxdfetap4ovrden_in(2),
      RXDFETAP5HOLD => rxdfetap5hold_in(2),
      RXDFETAP5OVRDEN => rxdfetap5ovrden_in(2),
      RXDFETAP6HOLD => rxdfetap6hold_in(2),
      RXDFETAP6OVRDEN => rxdfetap6ovrden_in(2),
      RXDFETAP7HOLD => rxdfetap7hold_in(2),
      RXDFETAP7OVRDEN => rxdfetap7ovrden_in(2),
      RXDFETAP8HOLD => rxdfetap8hold_in(2),
      RXDFETAP8OVRDEN => rxdfetap8ovrden_in(2),
      RXDFETAP9HOLD => rxdfetap9hold_in(2),
      RXDFETAP9OVRDEN => rxdfetap9ovrden_in(2),
      RXDFEUTHOLD => rxdfeuthold_in(2),
      RXDFEUTOVRDEN => rxdfeutovrden_in(2),
      RXDFEVPHOLD => rxdfevphold_in(2),
      RXDFEVPOVRDEN => rxdfevpovrden_in(2),
      RXDFEVSEN => rxdfevsen_in(2),
      RXDFEXYDEN => rxdfexyden_in(2),
      RXDLYBYPASS => rxdlybypass_in(2),
      RXDLYEN => rxdlyen_in(2),
      RXDLYOVRDEN => rxdlyovrden_in(2),
      RXDLYSRESET => rxdlysreset_in(2),
      RXDLYSRESETDONE => rxdlysresetdone_out(2),
      RXELECIDLE => rxelecidle_out(2),
      RXELECIDLEMODE(1 downto 0) => rxelecidlemode_in(5 downto 4),
      RXGEARBOXSLIP => rxgearboxslip_in(2),
      RXHEADER(5 downto 0) => rxheader_out(17 downto 12),
      RXHEADERVALID(1 downto 0) => rxheadervalid_out(5 downto 4),
      RXLATCLK => rxlatclk_in(2),
      RXLPMEN => rxlpmen_in(2),
      RXLPMGCHOLD => rxlpmgchold_in(2),
      RXLPMGCOVRDEN => rxlpmgcovrden_in(2),
      RXLPMHFHOLD => rxlpmhfhold_in(2),
      RXLPMHFOVRDEN => rxlpmhfovrden_in(2),
      RXLPMLFHOLD => rxlpmlfhold_in(2),
      RXLPMLFKLOVRDEN => rxlpmlfklovrden_in(2),
      RXLPMOSHOLD => rxlpmoshold_in(2),
      RXLPMOSOVRDEN => rxlpmosovrden_in(2),
      RXMCOMMAALIGNEN => rxmcommaalignen_in(2),
      RXMONITOROUT(6 downto 0) => rxmonitorout_out(20 downto 14),
      RXMONITORSEL(1 downto 0) => rxmonitorsel_in(5 downto 4),
      RXOOBRESET => rxoobreset_in(2),
      RXOSCALRESET => rxoscalreset_in(2),
      RXOSHOLD => rxoshold_in(2),
      RXOSINTCFG(3 downto 0) => rxosintcfg_in(11 downto 8),
      RXOSINTDONE => rxosintdone_out(2),
      RXOSINTEN => rxosinten_in(2),
      RXOSINTHOLD => rxosinthold_in(2),
      RXOSINTOVRDEN => rxosintovrden_in(2),
      RXOSINTSTARTED => rxosintstarted_out(2),
      RXOSINTSTROBE => rxosintstrobe_in(2),
      RXOSINTSTROBEDONE => rxosintstrobedone_out(2),
      RXOSINTSTROBESTARTED => rxosintstrobestarted_out(2),
      RXOSINTTESTOVRDEN => rxosinttestovrden_in(2),
      RXOSOVRDEN => rxosovrden_in(2),
      RXOUTCLK => rxoutclk_out(2),
      RXOUTCLKFABRIC => rxoutclkfabric_out(2),
      RXOUTCLKPCS => rxoutclkpcs_out(2),
      RXOUTCLKSEL(2 downto 0) => rxoutclksel_in(8 downto 6),
      RXPCOMMAALIGNEN => rxpcommaalignen_in(2),
      RXPCSRESET => rxpcsreset_in(2),
      RXPD(1 downto 0) => rxpd_in(5 downto 4),
      RXPHALIGN => rxphalign_in(2),
      RXPHALIGNDONE => rxphaligndone_out(2),
      RXPHALIGNEN => rxphalignen_in(2),
      RXPHALIGNERR => rxphalignerr_out(2),
      RXPHDLYPD => rxphdlypd_in(2),
      RXPHDLYRESET => rxphdlyreset_in(2),
      RXPHOVRDEN => rxphovrden_in(2),
      RXPLLCLKSEL(1 downto 0) => rxpllclksel_in(5 downto 4),
      RXPMARESET => rxpmareset_in(2),
      RXPMARESETDONE => rxpmaresetdone_out(2),
      RXPOLARITY => rxpolarity_in(2),
      RXPRBSCNTRESET => rxprbscntreset_in(2),
      RXPRBSERR => rxprbserr_out(2),
      RXPRBSLOCKED => rxprbslocked_out(2),
      RXPRBSSEL(3 downto 0) => rxprbssel_in(11 downto 8),
      RXPRGDIVRESETDONE => rxprgdivresetdone_out(2),
      RXPROGDIVRESET => rxprogdivreset_in(2),
      RXQPIEN => rxqpien_in(2),
      RXQPISENN => rxqpisenn_out(2),
      RXQPISENP => rxqpisenp_out(2),
      RXRATE(2 downto 0) => rxrate_in(8 downto 6),
      RXRATEDONE => rxratedone_out(2),
      RXRATEMODE => rxratemode_in(2),
      RXRECCLKOUT => rxrecclkout_out(2),
      RXRESETDONE => rxresetdone_out(2),
      RXSLIDE => rxslide_in(2),
      RXSLIDERDY => rxsliderdy_out(2),
      RXSLIPDONE => rxslipdone_out(2),
      RXSLIPOUTCLK => rxslipoutclk_in(2),
      RXSLIPOUTCLKRDY => rxslipoutclkrdy_out(2),
      RXSLIPPMA => rxslippma_in(2),
      RXSLIPPMARDY => rxslippmardy_out(2),
      RXSTARTOFSEQ(1 downto 0) => rxstartofseq_out(5 downto 4),
      RXSTATUS(2 downto 0) => rxstatus_out(8 downto 6),
      RXSYNCALLIN => rxsyncallin_in(2),
      RXSYNCDONE => rxsyncdone_out(2),
      RXSYNCIN => rxsyncin_in(2),
      RXSYNCMODE => rxsyncmode_in(2),
      RXSYNCOUT => rxsyncout_out(2),
      RXSYSCLKSEL(1 downto 0) => rxsysclksel_in(5 downto 4),
      RXUSERRDY => rxuserrdy_in(2),
      RXUSRCLK => rxusrclk_in(2),
      RXUSRCLK2 => rxusrclk2_in(2),
      RXVALID => rxvalid_out(2),
      SIGVALIDCLK => sigvalidclk_in(2),
      TSTIN(19 downto 0) => B"00000000000000000000",
      TX8B10BBYPASS(7 downto 0) => tx8b10bbypass_in(23 downto 16),
      TX8B10BEN => tx8b10ben_in(2),
      TXBUFDIFFCTRL(2 downto 0) => txbufdiffctrl_in(8 downto 6),
      TXBUFSTATUS(1 downto 0) => txbufstatus_out(5 downto 4),
      TXCOMFINISH => txcomfinish_out(2),
      TXCOMINIT => txcominit_in(2),
      TXCOMSAS => txcomsas_in(2),
      TXCOMWAKE => txcomwake_in(2),
      TXCTRL0(15 downto 0) => txctrl0_in(47 downto 32),
      TXCTRL1(15 downto 0) => txctrl1_in(47 downto 32),
      TXCTRL2(7 downto 0) => txctrl2_in(23 downto 16),
      TXDATA(127 downto 0) => txdata_in(383 downto 256),
      TXDATAEXTENDRSVD(7 downto 0) => txdataextendrsvd_in(23 downto 16),
      TXDEEMPH => txdeemph_in(2),
      TXDETECTRX => txdetectrx_in(2),
      TXDIFFCTRL(3 downto 0) => txdiffctrl_in(11 downto 8),
      TXDIFFPD => txdiffpd_in(2),
      TXDLYBYPASS => txdlybypass_in(2),
      TXDLYEN => txdlyen_in(2),
      TXDLYHOLD => txdlyhold_in(2),
      TXDLYOVRDEN => txdlyovrden_in(2),
      TXDLYSRESET => txdlysreset_in(2),
      TXDLYSRESETDONE => txdlysresetdone_out(2),
      TXDLYUPDOWN => txdlyupdown_in(2),
      TXELECIDLE => txelecidle_in(2),
      TXHEADER(5 downto 0) => txheader_in(17 downto 12),
      TXINHIBIT => txinhibit_in(2),
      TXLATCLK => txlatclk_in(2),
      TXMAINCURSOR(6 downto 0) => txmaincursor_in(20 downto 14),
      TXMARGIN(2 downto 0) => txmargin_in(8 downto 6),
      TXOUTCLK => \^txoutclk_out\(2),
      TXOUTCLKFABRIC => txoutclkfabric_out(2),
      TXOUTCLKPCS => txoutclkpcs_out(2),
      TXOUTCLKSEL(2 downto 0) => txoutclksel_in(8 downto 6),
      TXPCSRESET => txpcsreset_in(2),
      TXPD(1 downto 0) => txpd_in(5 downto 4),
      TXPDELECIDLEMODE => txpdelecidlemode_in(2),
      TXPHALIGN => txphalign_in(2),
      TXPHALIGNDONE => txphaligndone_out(2),
      TXPHALIGNEN => txphalignen_in(2),
      TXPHDLYPD => txphdlypd_in(2),
      TXPHDLYRESET => txphdlyreset_in(2),
      TXPHDLYTSTCLK => txphdlytstclk_in(2),
      TXPHINIT => txphinit_in(2),
      TXPHINITDONE => txphinitdone_out(2),
      TXPHOVRDEN => txphovrden_in(2),
      TXPIPPMEN => txpippmen_in(2),
      TXPIPPMOVRDEN => txpippmovrden_in(2),
      TXPIPPMPD => txpippmpd_in(2),
      TXPIPPMSEL => txpippmsel_in(2),
      TXPIPPMSTEPSIZE(4 downto 0) => txpippmstepsize_in(14 downto 10),
      TXPISOPD => txpisopd_in(2),
      TXPLLCLKSEL(1 downto 0) => txpllclksel_in(5 downto 4),
      TXPMARESET => txpmareset_in(2),
      TXPMARESETDONE => txpmaresetdone_out(2),
      TXPOLARITY => txpolarity_in(2),
      TXPOSTCURSOR(4 downto 0) => txpostcursor_in(14 downto 10),
      TXPOSTCURSORINV => txpostcursorinv_in(2),
      TXPRBSFORCEERR => txprbsforceerr_in(2),
      TXPRBSSEL(3 downto 0) => txprbssel_in(11 downto 8),
      TXPRECURSOR(4 downto 0) => txprecursor_in(14 downto 10),
      TXPRECURSORINV => txprecursorinv_in(2),
      TXPRGDIVRESETDONE => txprgdivresetdone_out(2),
      TXPROGDIVRESET => txprogdivreset_in(2),
      TXQPIBIASEN => txqpibiasen_in(2),
      TXQPISENN => txqpisenn_out(2),
      TXQPISENP => txqpisenp_out(2),
      TXQPISTRONGPDOWN => txqpistrongpdown_in(2),
      TXQPIWEAKPUP => txqpiweakpup_in(2),
      TXRATE(2 downto 0) => txrate_in(8 downto 6),
      TXRATEDONE => txratedone_out(2),
      TXRATEMODE => txratemode_in(2),
      TXRESETDONE => txresetdone_out(2),
      TXSEQUENCE(6 downto 0) => txsequence_in(20 downto 14),
      TXSWING => txswing_in(2),
      TXSYNCALLIN => txsyncallin_in(2),
      TXSYNCDONE => txsyncdone_out(2),
      TXSYNCIN => txsyncin_in(2),
      TXSYNCMODE => txsyncmode_in(2),
      TXSYNCOUT => txsyncout_out(2),
      TXSYSCLKSEL(1 downto 0) => txsysclksel_in(5 downto 4),
      TXUSERRDY => txuserrdy_in(2),
      TXUSRCLK => txusrclk_in(2),
      TXUSRCLK2 => txusrclk2_in(2)
    );
\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST\: unisim.vcomponents.GTHE3_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => X"F800",
      ADAPT_CFG1 => X"0000",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      A_RXOSCALRESET => '0',
      A_RXPROGDIVRESET => '0',
      A_TXPROGDIVRESET => '0',
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CDR_SWAP_MODE_EN => '0',
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "TRUE",
      CLK_COR_KEEP_IDLE => "TRUE",
      CLK_COR_MAX_LAT => 13,
      CLK_COR_MIN_LAT => 11,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100011100",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0000000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG0 => X"60F8",
      CPLL_CFG1 => X"A4AC",
      CPLL_CFG2 => X"5007",
      CPLL_CFG3 => B"00" & X"0",
      CPLL_FBDIV => 5,
      CPLL_FBDIV_45 => 4,
      CPLL_INIT_CFG0 => X"02B2",
      CPLL_INIT_CFG1 => X"00",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DDI_CTRL => B"00",
      DDI_REALIGN_WAIT => 15,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DFE_D_X_REL_POS => '0',
      DFE_VCM_COMP_EN => '0',
      DMONITOR_CFG0 => B"00" & X"00",
      DMONITOR_CFG1 => X"00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "FALSE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER0 => X"0000",
      ES_QUALIFIER1 => X"0000",
      ES_QUALIFIER2 => X"0000",
      ES_QUALIFIER3 => X"0000",
      ES_QUALIFIER4 => X"0000",
      ES_QUAL_MASK0 => X"0000",
      ES_QUAL_MASK1 => X"0000",
      ES_QUAL_MASK2 => X"0000",
      ES_QUAL_MASK3 => X"0000",
      ES_QUAL_MASK4 => X"0000",
      ES_SDATA_MASK0 => X"0000",
      ES_SDATA_MASK1 => X"0000",
      ES_SDATA_MASK2 => X"0000",
      ES_SDATA_MASK3 => X"0000",
      ES_SDATA_MASK4 => X"0000",
      EVODD_PHI_CFG => B"00000000000",
      EYE_SCAN_SWAP_EN => '0',
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "TRUE",
      GEARBOX_MODE => B"00000",
      GM_BIAS_SELECT => '0',
      LOCAL_MASTER => '1',
      OOBDIVCTL => B"10",
      OOB_PWRUP => '1',
      PCI3_AUTO_REALIGN => "OVR_1K_BLK",
      PCI3_PIPE_RX_ELECIDLE => '0',
      PCI3_RX_ASYNC_EBUF_BYPASS => B"00",
      PCI3_RX_ELECIDLE_EI2_ENABLE => '0',
      PCI3_RX_ELECIDLE_H2L_COUNT => B"000000",
      PCI3_RX_ELECIDLE_H2L_DISABLE => B"000",
      PCI3_RX_ELECIDLE_HI_COUNT => B"000000",
      PCI3_RX_ELECIDLE_LP4_DISABLE => '0',
      PCI3_RX_FIFO_DISABLE => '0',
      PCIE_BUFG_DIV_CTRL => X"3508",
      PCIE_RXPCS_CFG_GEN3 => X"02A4",
      PCIE_RXPMA_CFG => X"0040",
      PCIE_TXPCS_CFG_GEN3 => X"24A4",
      PCIE_TXPMA_CFG => X"0040",
      PCS_PCIE_EN => "TRUE",
      PCS_RSVD0 => B"0000000000000000",
      PCS_RSVD1 => B"000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PLL_SEL_MODE_GEN12 => B"11",
      PLL_SEL_MODE_GEN3 => B"11",
      PMA_RSV1 => X"F000",
      PROCESS_PAR => B"010",
      RATE_SW_USE_DRP => '0',
      RESET_POWERSAVE_DISABLE => '0',
      RXBUFRESET_TIME => B"00011",
      RXBUF_ADDR_MODE => "FULL",
      RXBUF_EIDLE_HI_CNT => B"0100",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "TRUE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 0,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 0,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG0 => X"0000",
      RXCDR_CFG0_GEN3 => X"0000",
      RXCDR_CFG1 => X"0000",
      RXCDR_CFG1_GEN3 => X"0000",
      RXCDR_CFG2 => X"0756",
      RXCDR_CFG2_GEN3 => X"07E6",
      RXCDR_CFG3 => X"0000",
      RXCDR_CFG3_GEN3 => X"0000",
      RXCDR_CFG4 => X"0000",
      RXCDR_CFG4_GEN3 => X"0000",
      RXCDR_CFG5 => X"0000",
      RXCDR_CFG5_GEN3 => X"0000",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '1',
      RXCDR_LOCK_CFG0 => X"4480",
      RXCDR_LOCK_CFG1 => X"5FFF",
      RXCDR_LOCK_CFG2 => X"77C3",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXCFOK_CFG0 => X"4000",
      RXCFOK_CFG1 => X"0065",
      RXCFOK_CFG2 => X"002E",
      RXDFELPMRESET_TIME => B"0001111",
      RXDFELPM_KL_CFG0 => X"0000",
      RXDFELPM_KL_CFG1 => X"0002",
      RXDFELPM_KL_CFG2 => X"0000",
      RXDFE_CFG0 => X"0A00",
      RXDFE_CFG1 => X"0000",
      RXDFE_GC_CFG0 => X"0000",
      RXDFE_GC_CFG1 => X"7870",
      RXDFE_GC_CFG2 => X"0000",
      RXDFE_H2_CFG0 => X"0000",
      RXDFE_H2_CFG1 => X"0000",
      RXDFE_H3_CFG0 => X"4000",
      RXDFE_H3_CFG1 => X"0000",
      RXDFE_H4_CFG0 => X"2000",
      RXDFE_H4_CFG1 => X"0003",
      RXDFE_H5_CFG0 => X"2000",
      RXDFE_H5_CFG1 => X"0003",
      RXDFE_H6_CFG0 => X"2000",
      RXDFE_H6_CFG1 => X"0000",
      RXDFE_H7_CFG0 => X"2000",
      RXDFE_H7_CFG1 => X"0000",
      RXDFE_H8_CFG0 => X"2000",
      RXDFE_H8_CFG1 => X"0000",
      RXDFE_H9_CFG0 => X"2000",
      RXDFE_H9_CFG1 => X"0000",
      RXDFE_HA_CFG0 => X"2000",
      RXDFE_HA_CFG1 => X"0000",
      RXDFE_HB_CFG0 => X"2000",
      RXDFE_HB_CFG1 => X"0000",
      RXDFE_HC_CFG0 => X"0000",
      RXDFE_HC_CFG1 => X"0000",
      RXDFE_HD_CFG0 => X"0000",
      RXDFE_HD_CFG1 => X"0000",
      RXDFE_HE_CFG0 => X"0000",
      RXDFE_HE_CFG1 => X"0000",
      RXDFE_HF_CFG0 => X"0000",
      RXDFE_HF_CFG1 => X"0000",
      RXDFE_OS_CFG0 => X"8000",
      RXDFE_OS_CFG1 => X"0000",
      RXDFE_UT_CFG0 => X"8000",
      RXDFE_UT_CFG1 => X"0003",
      RXDFE_VP_CFG0 => X"AA00",
      RXDFE_VP_CFG1 => X"0033",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"0030",
      RXELECIDLE_CFG => "Sigcfg_1",
      RXGBOX_FIFO_INIT_RD_ADDR => 4,
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_CFG => X"0000",
      RXLPM_GC_CFG => X"1000",
      RXLPM_KH_CFG0 => X"0000",
      RXLPM_KH_CFG1 => X"0002",
      RXLPM_OS_CFG0 => X"8000",
      RXLPM_OS_CFG1 => X"0002",
      RXOOB_CFG => B"000000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOUT_DIV => 4,
      RXPCSRESET_TIME => B"00011",
      RXPHBEACON_CFG => X"0000",
      RXPHDLY_CFG => X"2020",
      RXPHSAMP_CFG => X"2100",
      RXPHSLIP_CFG => X"6622",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_CFG0 => B"00",
      RXPI_CFG1 => B"00",
      RXPI_CFG2 => B"00",
      RXPI_CFG3 => B"00",
      RXPI_CFG4 => '1',
      RXPI_CFG5 => '0',
      RXPI_CFG6 => B"000",
      RXPI_LPM => '0',
      RXPI_VREFSEL => '0',
      RXPMACLK_SEL => "DATA",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXPRBS_LINKACQ_CNT => 15,
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "PMA",
      RXSYNC_MULTILANE => '1',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '0',
      RX_AFE_CM_EN => '0',
      RX_BIAS_CFG0 => X"0AB4",
      RX_BUFFER_CFG => B"000000",
      RX_CAPFF_SARC_ENB => '0',
      RX_CLK25_DIV => 4,
      RX_CLKMUX_EN => '1',
      RX_CLK_SLIP_OVRD => B"00000",
      RX_CM_BUF_CFG => B"1010",
      RX_CM_BUF_PD => '0',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"1010",
      RX_CTLE3_LPF => B"00000001",
      RX_DATA_WIDTH => 20,
      RX_DDI_SEL => B"000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFELPM_CFG0 => B"0110",
      RX_DFELPM_CFG1 => '1',
      RX_DFELPM_KLKH_AGC_STUP_EN => '1',
      RX_DFE_AGC_CFG0 => B"10",
      RX_DFE_AGC_CFG1 => B"001",
      RX_DFE_KL_LPM_KH_CFG0 => B"01",
      RX_DFE_KL_LPM_KH_CFG1 => B"001",
      RX_DFE_KL_LPM_KL_CFG0 => B"01",
      RX_DFE_KL_LPM_KL_CFG1 => B"001",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_DIVRESET_TIME => B"00001",
      RX_EN_HI_LR => '0',
      RX_EYESCAN_VS_CODE => B"0000000",
      RX_EYESCAN_VS_NEG_DIR => '0',
      RX_EYESCAN_VS_RANGE => B"00",
      RX_EYESCAN_VS_UT_SIGN => '0',
      RX_FABINT_USRCLK_FLOP => '0',
      RX_INT_DATAWIDTH => 0,
      RX_PMA_POWER_SAVE => '0',
      RX_PROGDIV_CFG => 0.000000,
      RX_SAMPLE_PERIOD => B"111",
      RX_SIG_VALID_DLY => 4,
      RX_SUM_DFETAPREP_EN => '0',
      RX_SUM_IREF_TUNE => B"0000",
      RX_SUM_RES_CTRL => B"00",
      RX_SUM_VCMTUNE => B"0000",
      RX_SUM_VCM_OVWR => '0',
      RX_SUM_VREF_TUNE => B"000",
      RX_TUNE_AFE_OS => B"10",
      RX_WIDEMODE_CDR => '0',
      RX_XCLK_SEL => "RXDES",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"1110",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "FALSE",
      SIM_MODE => "FAST",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => '0',
      SIM_VERSION => 2,
      TAPDLY_SET_TX => B"00",
      TEMPERATUR_PAR => B"0010",
      TERM_RCAL_CFG => B"100001000010000",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV0 => X"00",
      TST_RSV1 => X"00",
      TXBUF_EN => "FALSE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"0009",
      TXDLY_LCFG => X"0050",
      TXDRVBIAS_N => B"1010",
      TXDRVBIAS_P => B"1111",
      TXFIFO_ADDR_CFG => "LOW",
      TXGBOX_FIFO_INIT_RD_ADDR => 4,
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 4,
      TXPCSRESET_TIME => B"00011",
      TXPHDLY_CFG0 => X"2020",
      TXPHDLY_CFG1 => X"0075",
      TXPH_CFG => X"0980",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '1',
      TXPI_CFG4 => '1',
      TXPI_CFG5 => B"000",
      TXPI_GRAY_SEL => '0',
      TXPI_INVSTROBE_SEL => '1',
      TXPI_LPM => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"001",
      TXPI_VREFSEL => '0',
      TXPMARESET_TIME => B"00011",
      TXSYNC_MULTILANE => '1',
      TXSYNC_OVRD => '0',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 4,
      TX_CLKMUX_EN => '1',
      TX_DATA_WIDTH => 20,
      TX_DCD_CFG => B"000010",
      TX_DCD_EN => '0',
      TX_DEEMPH0 => B"010100",
      TX_DEEMPH1 => B"001101",
      TX_DIVRESET_TIME => B"00001",
      TX_DRIVE_MODE => "PIPE",
      TX_EIDLE_ASSERT_DELAY => B"100",
      TX_EIDLE_DEASSERT_DELAY => B"011",
      TX_EML_PHI_TUNE => '0',
      TX_FABINT_USRCLK_FLOP => '0',
      TX_IDLE_DATA_ZERO => '0',
      TX_INT_DATAWIDTH => 0,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001111",
      TX_MARGIN_FULL_1 => B"1001110",
      TX_MARGIN_FULL_2 => B"1001100",
      TX_MARGIN_FULL_3 => B"1001010",
      TX_MARGIN_FULL_4 => B"1001000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000101",
      TX_MARGIN_LOW_2 => B"1000011",
      TX_MARGIN_LOW_3 => B"1000010",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_MODE_SEL => B"000",
      TX_PMADATA_OPT => '0',
      TX_PMA_POWER_SAVE => '0',
      TX_PROGCLK_SEL => "CPLL",
      TX_PROGDIV_CFG => 4.000000,
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => B"00" & X"032",
      TX_RXDETECT_REF => B"100",
      TX_SAMPLE_PERIOD => B"111",
      TX_SARC_LPBK_ENB => '0',
      TX_XCLK_SEL => "TXUSR",
      USE_PCS_CLK_PHASE_SEL => '0',
      WB_MODE => B"00"
    )
        port map (
      BUFGTCE(2 downto 0) => bufgtce_out(11 downto 9),
      BUFGTCEMASK(2 downto 0) => bufgtcemask_out(11 downto 9),
      BUFGTDIV(8 downto 0) => bufgtdiv_out(35 downto 27),
      BUFGTRESET(2 downto 0) => bufgtreset_out(11 downto 9),
      BUFGTRSTMASK(2 downto 0) => bufgtrstmask_out(11 downto 9),
      CFGRESET => cfgreset_in(3),
      CLKRSVD0 => clkrsvd0_in(3),
      CLKRSVD1 => clkrsvd1_in(3),
      CPLLFBCLKLOST => cpllfbclklost_out(3),
      CPLLLOCK => cplllock_out(3),
      CPLLLOCKDETCLK => cplllockdetclk_in(3),
      CPLLLOCKEN => cplllocken_in(3),
      CPLLPD => cpllpd_in(3),
      CPLLREFCLKLOST => cpllrefclklost_out(3),
      CPLLREFCLKSEL(2 downto 0) => cpllrefclksel_in(11 downto 9),
      CPLLRESET => cpllreset_in(3),
      DMONFIFORESET => dmonfiforeset_in(3),
      DMONITORCLK => dmonitorclk_in(3),
      DMONITOROUT(16 downto 0) => dmonitorout_out(67 downto 51),
      DRPADDR(8 downto 0) => drpaddr_in(35 downto 27),
      DRPCLK => drpclk_in(3),
      DRPDI(15 downto 0) => drpdi_in(63 downto 48),
      DRPDO(15 downto 0) => drpdo_out(63 downto 48),
      DRPEN => drpen_in(3),
      DRPRDY => drprdy_out(3),
      DRPWE => drpwe_in(3),
      EVODDPHICALDONE => evoddphicaldone_in(3),
      EVODDPHICALSTART => evoddphicalstart_in(3),
      EVODDPHIDRDEN => evoddphidrden_in(3),
      EVODDPHIDWREN => evoddphidwren_in(3),
      EVODDPHIXRDEN => evoddphixrden_in(3),
      EVODDPHIXWREN => evoddphixwren_in(3),
      EYESCANDATAERROR => eyescandataerror_out(3),
      EYESCANMODE => eyescanmode_in(3),
      EYESCANRESET => eyescanreset_in(3),
      EYESCANTRIGGER => eyescantrigger_in(3),
      GTGREFCLK => gtgrefclk_in(3),
      GTHRXN => gthrxn_in(3),
      GTHRXP => gthrxp_in(3),
      GTHTXN => gthtxn_out(3),
      GTHTXP => gthtxp_out(3),
      GTNORTHREFCLK0 => gtnorthrefclk0_in(3),
      GTNORTHREFCLK1 => gtnorthrefclk1_in(3),
      GTPOWERGOOD => gtpowergood_out(3),
      GTREFCLK0 => gtrefclk0_in(3),
      GTREFCLK1 => gtrefclk1_in(3),
      GTREFCLKMONITOR => gtrefclkmonitor_out(3),
      GTRESETSEL => gtresetsel_in(3),
      GTRSVD(15 downto 0) => gtrsvd_in(63 downto 48),
      GTRXRESET => gtrxreset_in(3),
      GTSOUTHREFCLK0 => gtsouthrefclk0_in(3),
      GTSOUTHREFCLK1 => gtsouthrefclk1_in(3),
      GTTXRESET => gttxreset_in(3),
      LOOPBACK(2 downto 0) => loopback_in(11 downto 9),
      LPBKRXTXSEREN => lpbkrxtxseren_in(3),
      LPBKTXRXSEREN => lpbktxrxseren_in(3),
      PCIEEQRXEQADAPTDONE => pcieeqrxeqadaptdone_in(3),
      PCIERATEGEN3 => pcierategen3_out(3),
      PCIERATEIDLE => pcierateidle_out(3),
      PCIERATEQPLLPD(1 downto 0) => pcierateqpllpd_out(7 downto 6),
      PCIERATEQPLLRESET(1 downto 0) => pcierateqpllreset_out(7 downto 6),
      PCIERSTIDLE => pcierstidle_in(3),
      PCIERSTTXSYNCSTART => pciersttxsyncstart_in(3),
      PCIESYNCTXSYNCDONE => pciesynctxsyncdone_out(3),
      PCIEUSERGEN3RDY => pcieusergen3rdy_out(3),
      PCIEUSERPHYSTATUSRST => pcieuserphystatusrst_out(3),
      PCIEUSERRATEDONE => pcieuserratedone_in(3),
      PCIEUSERRATESTART => pcieuserratestart_out(3),
      PCSRSVDIN(15 downto 0) => pcsrsvdin_in(63 downto 48),
      PCSRSVDIN2(4 downto 0) => pcsrsvdin2_in(19 downto 15),
      PCSRSVDOUT(11 downto 0) => pcsrsvdout_out(47 downto 36),
      PHYSTATUS => phystatus_out(3),
      PINRSRVDAS(7 downto 0) => pinrsrvdas_out(31 downto 24),
      PMARSVDIN(4 downto 0) => pmarsvdin_in(19 downto 15),
      QPLL0CLK => qpll0outclk_out(0),
      QPLL0REFCLK => qpll0outrefclk_out(0),
      QPLL1CLK => qpll1outclk_out(0),
      QPLL1REFCLK => qpll1outrefclk_out(0),
      RESETEXCEPTION => resetexception_out(3),
      RESETOVRD => resetovrd_in(3),
      RSTCLKENTX => rstclkentx_in(3),
      RX8B10BEN => rx8b10ben_in(3),
      RXBUFRESET => rxbufreset_in(3),
      RXBUFSTATUS(2 downto 0) => rxbufstatus_out(11 downto 9),
      RXBYTEISALIGNED => rxbyteisaligned_out(3),
      RXBYTEREALIGN => rxbyterealign_out(3),
      RXCDRFREQRESET => rxcdrfreqreset_in(3),
      RXCDRHOLD => rxcdrhold_in(3),
      RXCDRLOCK => rxcdrlock_out(3),
      RXCDROVRDEN => rxcdrovrden_in(3),
      RXCDRPHDONE => rxcdrphdone_out(3),
      RXCDRRESET => rxcdrreset_in(3),
      RXCDRRESETRSV => rxcdrresetrsv_in(3),
      RXCHANBONDSEQ => rxchanbondseq_out(3),
      RXCHANISALIGNED => rxchanisaligned_out(3),
      RXCHANREALIGN => rxchanrealign_out(3),
      RXCHBONDEN => rxchbonden_in(3),
      RXCHBONDI(4 downto 0) => rxchbondi_in(19 downto 15),
      RXCHBONDLEVEL(2 downto 0) => rxchbondlevel_in(11 downto 9),
      RXCHBONDMASTER => rxchbondmaster_in(3),
      RXCHBONDO(4 downto 0) => rxchbondo_out(19 downto 15),
      RXCHBONDSLAVE => rxchbondslave_in(3),
      RXCLKCORCNT(1 downto 0) => rxclkcorcnt_out(7 downto 6),
      RXCOMINITDET => rxcominitdet_out(3),
      RXCOMMADET => rxcommadet_out(3),
      RXCOMMADETEN => rxcommadeten_in(3),
      RXCOMSASDET => rxcomsasdet_out(3),
      RXCOMWAKEDET => rxcomwakedet_out(3),
      RXCTRL0(15 downto 0) => rxctrl0_out(63 downto 48),
      RXCTRL1(15 downto 0) => rxctrl1_out(63 downto 48),
      RXCTRL2(7 downto 0) => rxctrl2_out(31 downto 24),
      RXCTRL3(7 downto 0) => rxctrl3_out(31 downto 24),
      RXDATA(127 downto 0) => rxdata_out(511 downto 384),
      RXDATAEXTENDRSVD(7 downto 0) => rxdataextendrsvd_out(31 downto 24),
      RXDATAVALID(1 downto 0) => rxdatavalid_out(7 downto 6),
      RXDFEAGCCTRL(1 downto 0) => rxdfeagcctrl_in(7 downto 6),
      RXDFEAGCHOLD => rxdfeagchold_in(3),
      RXDFEAGCOVRDEN => rxdfeagcovrden_in(3),
      RXDFELFHOLD => rxdfelfhold_in(3),
      RXDFELFOVRDEN => rxdfelfovrden_in(3),
      RXDFELPMRESET => rxdfelpmreset_in(3),
      RXDFETAP10HOLD => rxdfetap10hold_in(3),
      RXDFETAP10OVRDEN => rxdfetap10ovrden_in(3),
      RXDFETAP11HOLD => rxdfetap11hold_in(3),
      RXDFETAP11OVRDEN => rxdfetap11ovrden_in(3),
      RXDFETAP12HOLD => rxdfetap12hold_in(3),
      RXDFETAP12OVRDEN => rxdfetap12ovrden_in(3),
      RXDFETAP13HOLD => rxdfetap13hold_in(3),
      RXDFETAP13OVRDEN => rxdfetap13ovrden_in(3),
      RXDFETAP14HOLD => rxdfetap14hold_in(3),
      RXDFETAP14OVRDEN => rxdfetap14ovrden_in(3),
      RXDFETAP15HOLD => rxdfetap15hold_in(3),
      RXDFETAP15OVRDEN => rxdfetap15ovrden_in(3),
      RXDFETAP2HOLD => rxdfetap2hold_in(3),
      RXDFETAP2OVRDEN => rxdfetap2ovrden_in(3),
      RXDFETAP3HOLD => rxdfetap3hold_in(3),
      RXDFETAP3OVRDEN => rxdfetap3ovrden_in(3),
      RXDFETAP4HOLD => rxdfetap4hold_in(3),
      RXDFETAP4OVRDEN => rxdfetap4ovrden_in(3),
      RXDFETAP5HOLD => rxdfetap5hold_in(3),
      RXDFETAP5OVRDEN => rxdfetap5ovrden_in(3),
      RXDFETAP6HOLD => rxdfetap6hold_in(3),
      RXDFETAP6OVRDEN => rxdfetap6ovrden_in(3),
      RXDFETAP7HOLD => rxdfetap7hold_in(3),
      RXDFETAP7OVRDEN => rxdfetap7ovrden_in(3),
      RXDFETAP8HOLD => rxdfetap8hold_in(3),
      RXDFETAP8OVRDEN => rxdfetap8ovrden_in(3),
      RXDFETAP9HOLD => rxdfetap9hold_in(3),
      RXDFETAP9OVRDEN => rxdfetap9ovrden_in(3),
      RXDFEUTHOLD => rxdfeuthold_in(3),
      RXDFEUTOVRDEN => rxdfeutovrden_in(3),
      RXDFEVPHOLD => rxdfevphold_in(3),
      RXDFEVPOVRDEN => rxdfevpovrden_in(3),
      RXDFEVSEN => rxdfevsen_in(3),
      RXDFEXYDEN => rxdfexyden_in(3),
      RXDLYBYPASS => rxdlybypass_in(3),
      RXDLYEN => rxdlyen_in(3),
      RXDLYOVRDEN => rxdlyovrden_in(3),
      RXDLYSRESET => rxdlysreset_in(3),
      RXDLYSRESETDONE => rxdlysresetdone_out(3),
      RXELECIDLE => rxelecidle_out(3),
      RXELECIDLEMODE(1 downto 0) => rxelecidlemode_in(7 downto 6),
      RXGEARBOXSLIP => rxgearboxslip_in(3),
      RXHEADER(5 downto 0) => rxheader_out(23 downto 18),
      RXHEADERVALID(1 downto 0) => rxheadervalid_out(7 downto 6),
      RXLATCLK => rxlatclk_in(3),
      RXLPMEN => rxlpmen_in(3),
      RXLPMGCHOLD => rxlpmgchold_in(3),
      RXLPMGCOVRDEN => rxlpmgcovrden_in(3),
      RXLPMHFHOLD => rxlpmhfhold_in(3),
      RXLPMHFOVRDEN => rxlpmhfovrden_in(3),
      RXLPMLFHOLD => rxlpmlfhold_in(3),
      RXLPMLFKLOVRDEN => rxlpmlfklovrden_in(3),
      RXLPMOSHOLD => rxlpmoshold_in(3),
      RXLPMOSOVRDEN => rxlpmosovrden_in(3),
      RXMCOMMAALIGNEN => rxmcommaalignen_in(3),
      RXMONITOROUT(6 downto 0) => rxmonitorout_out(27 downto 21),
      RXMONITORSEL(1 downto 0) => rxmonitorsel_in(7 downto 6),
      RXOOBRESET => rxoobreset_in(3),
      RXOSCALRESET => rxoscalreset_in(3),
      RXOSHOLD => rxoshold_in(3),
      RXOSINTCFG(3 downto 0) => rxosintcfg_in(15 downto 12),
      RXOSINTDONE => rxosintdone_out(3),
      RXOSINTEN => rxosinten_in(3),
      RXOSINTHOLD => rxosinthold_in(3),
      RXOSINTOVRDEN => rxosintovrden_in(3),
      RXOSINTSTARTED => rxosintstarted_out(3),
      RXOSINTSTROBE => rxosintstrobe_in(3),
      RXOSINTSTROBEDONE => rxosintstrobedone_out(3),
      RXOSINTSTROBESTARTED => rxosintstrobestarted_out(3),
      RXOSINTTESTOVRDEN => rxosinttestovrden_in(3),
      RXOSOVRDEN => rxosovrden_in(3),
      RXOUTCLK => rxoutclk_out(3),
      RXOUTCLKFABRIC => rxoutclkfabric_out(3),
      RXOUTCLKPCS => rxoutclkpcs_out(3),
      RXOUTCLKSEL(2 downto 0) => rxoutclksel_in(11 downto 9),
      RXPCOMMAALIGNEN => rxpcommaalignen_in(3),
      RXPCSRESET => rxpcsreset_in(3),
      RXPD(1 downto 0) => rxpd_in(7 downto 6),
      RXPHALIGN => rxphalign_in(3),
      RXPHALIGNDONE => rxphaligndone_out(3),
      RXPHALIGNEN => rxphalignen_in(3),
      RXPHALIGNERR => rxphalignerr_out(3),
      RXPHDLYPD => rxphdlypd_in(3),
      RXPHDLYRESET => rxphdlyreset_in(3),
      RXPHOVRDEN => rxphovrden_in(3),
      RXPLLCLKSEL(1 downto 0) => rxpllclksel_in(7 downto 6),
      RXPMARESET => rxpmareset_in(3),
      RXPMARESETDONE => rxpmaresetdone_out(3),
      RXPOLARITY => rxpolarity_in(3),
      RXPRBSCNTRESET => rxprbscntreset_in(3),
      RXPRBSERR => rxprbserr_out(3),
      RXPRBSLOCKED => rxprbslocked_out(3),
      RXPRBSSEL(3 downto 0) => rxprbssel_in(15 downto 12),
      RXPRGDIVRESETDONE => rxprgdivresetdone_out(3),
      RXPROGDIVRESET => rxprogdivreset_in(3),
      RXQPIEN => rxqpien_in(3),
      RXQPISENN => rxqpisenn_out(3),
      RXQPISENP => rxqpisenp_out(3),
      RXRATE(2 downto 0) => rxrate_in(11 downto 9),
      RXRATEDONE => rxratedone_out(3),
      RXRATEMODE => rxratemode_in(3),
      RXRECCLKOUT => rxrecclkout_out(3),
      RXRESETDONE => rxresetdone_out(3),
      RXSLIDE => rxslide_in(3),
      RXSLIDERDY => rxsliderdy_out(3),
      RXSLIPDONE => rxslipdone_out(3),
      RXSLIPOUTCLK => rxslipoutclk_in(3),
      RXSLIPOUTCLKRDY => rxslipoutclkrdy_out(3),
      RXSLIPPMA => rxslippma_in(3),
      RXSLIPPMARDY => rxslippmardy_out(3),
      RXSTARTOFSEQ(1 downto 0) => rxstartofseq_out(7 downto 6),
      RXSTATUS(2 downto 0) => rxstatus_out(11 downto 9),
      RXSYNCALLIN => rxsyncallin_in(3),
      RXSYNCDONE => rxsyncdone_out(3),
      RXSYNCIN => rxsyncin_in(3),
      RXSYNCMODE => rxsyncmode_in(3),
      RXSYNCOUT => rxsyncout_out(3),
      RXSYSCLKSEL(1 downto 0) => rxsysclksel_in(7 downto 6),
      RXUSERRDY => rxuserrdy_in(3),
      RXUSRCLK => rxusrclk_in(3),
      RXUSRCLK2 => rxusrclk2_in(3),
      RXVALID => rxvalid_out(3),
      SIGVALIDCLK => sigvalidclk_in(3),
      TSTIN(19 downto 0) => B"00000000000000000000",
      TX8B10BBYPASS(7 downto 0) => tx8b10bbypass_in(31 downto 24),
      TX8B10BEN => tx8b10ben_in(3),
      TXBUFDIFFCTRL(2 downto 0) => txbufdiffctrl_in(11 downto 9),
      TXBUFSTATUS(1 downto 0) => txbufstatus_out(7 downto 6),
      TXCOMFINISH => txcomfinish_out(3),
      TXCOMINIT => txcominit_in(3),
      TXCOMSAS => txcomsas_in(3),
      TXCOMWAKE => txcomwake_in(3),
      TXCTRL0(15 downto 0) => txctrl0_in(63 downto 48),
      TXCTRL1(15 downto 0) => txctrl1_in(63 downto 48),
      TXCTRL2(7 downto 0) => txctrl2_in(31 downto 24),
      TXDATA(127 downto 0) => txdata_in(511 downto 384),
      TXDATAEXTENDRSVD(7 downto 0) => txdataextendrsvd_in(31 downto 24),
      TXDEEMPH => txdeemph_in(3),
      TXDETECTRX => txdetectrx_in(3),
      TXDIFFCTRL(3 downto 0) => txdiffctrl_in(15 downto 12),
      TXDIFFPD => txdiffpd_in(3),
      TXDLYBYPASS => txdlybypass_in(3),
      TXDLYEN => txdlyen_in(3),
      TXDLYHOLD => txdlyhold_in(3),
      TXDLYOVRDEN => txdlyovrden_in(3),
      TXDLYSRESET => txdlysreset_in(3),
      TXDLYSRESETDONE => txdlysresetdone_out(3),
      TXDLYUPDOWN => txdlyupdown_in(3),
      TXELECIDLE => txelecidle_in(3),
      TXHEADER(5 downto 0) => txheader_in(23 downto 18),
      TXINHIBIT => txinhibit_in(3),
      TXLATCLK => txlatclk_in(3),
      TXMAINCURSOR(6 downto 0) => txmaincursor_in(27 downto 21),
      TXMARGIN(2 downto 0) => txmargin_in(11 downto 9),
      TXOUTCLK => \^txoutclk_out\(3),
      TXOUTCLKFABRIC => txoutclkfabric_out(3),
      TXOUTCLKPCS => txoutclkpcs_out(3),
      TXOUTCLKSEL(2 downto 0) => txoutclksel_in(11 downto 9),
      TXPCSRESET => txpcsreset_in(3),
      TXPD(1 downto 0) => txpd_in(7 downto 6),
      TXPDELECIDLEMODE => txpdelecidlemode_in(3),
      TXPHALIGN => txphalign_in(3),
      TXPHALIGNDONE => txphaligndone_out(3),
      TXPHALIGNEN => txphalignen_in(3),
      TXPHDLYPD => txphdlypd_in(3),
      TXPHDLYRESET => txphdlyreset_in(3),
      TXPHDLYTSTCLK => txphdlytstclk_in(3),
      TXPHINIT => txphinit_in(3),
      TXPHINITDONE => txphinitdone_out(3),
      TXPHOVRDEN => txphovrden_in(3),
      TXPIPPMEN => txpippmen_in(3),
      TXPIPPMOVRDEN => txpippmovrden_in(3),
      TXPIPPMPD => txpippmpd_in(3),
      TXPIPPMSEL => txpippmsel_in(3),
      TXPIPPMSTEPSIZE(4 downto 0) => txpippmstepsize_in(19 downto 15),
      TXPISOPD => txpisopd_in(3),
      TXPLLCLKSEL(1 downto 0) => txpllclksel_in(7 downto 6),
      TXPMARESET => txpmareset_in(3),
      TXPMARESETDONE => txpmaresetdone_out(3),
      TXPOLARITY => txpolarity_in(3),
      TXPOSTCURSOR(4 downto 0) => txpostcursor_in(19 downto 15),
      TXPOSTCURSORINV => txpostcursorinv_in(3),
      TXPRBSFORCEERR => txprbsforceerr_in(3),
      TXPRBSSEL(3 downto 0) => txprbssel_in(15 downto 12),
      TXPRECURSOR(4 downto 0) => txprecursor_in(19 downto 15),
      TXPRECURSORINV => txprecursorinv_in(3),
      TXPRGDIVRESETDONE => txprgdivresetdone_out(3),
      TXPROGDIVRESET => txprogdivreset_in(3),
      TXQPIBIASEN => txqpibiasen_in(3),
      TXQPISENN => txqpisenn_out(3),
      TXQPISENP => txqpisenp_out(3),
      TXQPISTRONGPDOWN => txqpistrongpdown_in(3),
      TXQPIWEAKPUP => txqpiweakpup_in(3),
      TXRATE(2 downto 0) => txrate_in(11 downto 9),
      TXRATEDONE => txratedone_out(3),
      TXRATEMODE => txratemode_in(3),
      TXRESETDONE => txresetdone_out(3),
      TXSEQUENCE(6 downto 0) => txsequence_in(27 downto 21),
      TXSWING => txswing_in(3),
      TXSYNCALLIN => txsyncallin_in(3),
      TXSYNCDONE => txsyncdone_out(3),
      TXSYNCIN => txsyncin_in(3),
      TXSYNCMODE => txsyncmode_in(3),
      TXSYNCOUT => txsyncout_out(3),
      TXSYSCLKSEL(1 downto 0) => txsysclksel_in(7 downto 6),
      TXUSERRDY => txuserrdy_in(3),
      TXUSRCLK => txusrclk_in(3),
      TXUSRCLK2 => txusrclk2_in(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_gtwizard_ultrascale_v1_7_8_gthe3_channel_416 is
  port (
    cpllfbclklost_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cpllrefclklost_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gtrefclkmonitor_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcierategen3_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcierateidle_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pciesynctxsyncdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieusergen3rdy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieuserphystatusrst_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieuserratestart_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    phystatus_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    resetexception_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxbyteisaligned_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxbyterealign_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrphdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchanbondseq_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchanisaligned_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchanrealign_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcominitdet_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcommadet_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcomsasdet_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcomwakedet_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdlysresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxelecidle_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintstarted_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintstrobedone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintstrobestarted_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoutclkfabric_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphaligndone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphalignerr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprbslocked_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprgdivresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxqpisenn_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxqpisenp_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxratedone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxrecclkout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsliderdy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslipdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslipoutclkrdy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslippmardy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsyncdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsyncout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxvalid_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txcomfinish_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlysresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txoutclkfabric_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txoutclkpcs_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txphaligndone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txphinitdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txqpisenn_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txqpisenp_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txratedone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcsrsvdout_out : out STD_LOGIC_VECTOR ( 47 downto 0 );
    rxdata_out : out STD_LOGIC_VECTOR ( 511 downto 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 67 downto 0 );
    pcierateqpllpd_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pcierateqpllreset_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxstartofseq_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    bufgtce_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bufgtcemask_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bufgtreset_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bufgtrstmask_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rxstatus_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rxchbondo_out : out STD_LOGIC_VECTOR ( 19 downto 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    rxmonitorout_out : out STD_LOGIC_VECTOR ( 27 downto 0 );
    pinrsrvdas_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rxdataextendrsvd_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bufgtdiv_out : out STD_LOGIC_VECTOR ( 35 downto 0 );
    cfgreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clkrsvd0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clkrsvd1_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cplllockdetclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cplllocken_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cpllpd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cpllreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dmonfiforeset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dmonitorclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    evoddphicaldone_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    evoddphicalstart_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    evoddphidrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    evoddphidwren_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    evoddphixrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    evoddphixwren_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    eyescanmode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtgrefclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtnorthrefclk0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtnorthrefclk1_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtrefclk1_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtresetsel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtrxreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtsouthrefclk0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtsouthrefclk1_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gttxreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    lpbkrxtxseren_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    lpbktxrxseren_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieeqrxeqadaptdone_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pcierstidle_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pciersttxsyncstart_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieuserratedone_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    qpll0outclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outrefclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outrefclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    resetovrd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rstclkentx_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rx8b10ben_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrfreqreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrresetrsv_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchbonden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchbondmaster_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchbondslave_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcommadeten_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfeagchold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfeagcovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfelfhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfelfovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap10hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap10ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap11hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap11ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap12hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap12ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap13hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap13ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap14hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap14ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap15hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap15ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap2hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap2ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap3hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap3ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap4hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap4ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap5hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap5ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap6hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap6ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap7hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap7ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap8hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap8ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap9hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap9ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfeuthold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfeutovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfevphold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfevpovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfevsen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfexyden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdlybypass_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdlyen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdlyovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdlysreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlatclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmgchold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmgcovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmhfhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmhfovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmlfhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmlfklovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmoshold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmosovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoobreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoscalreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoshold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosinten_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosinthold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintstrobe_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosinttestovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpcommaalignen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphalign_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphalignen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphdlypd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphdlyreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprogdivreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxqpien_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxratemode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslide_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslipoutclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslippma_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsyncallin_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsyncin_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsyncmode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxuserrdy_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sigvalidclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx8b10ben_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txcominit_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txcomsas_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txcomwake_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdeemph_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdetectrx_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdiffpd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlybypass_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlyen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlyhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlyovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlysreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlyupdown_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txlatclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpdelecidlemode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphalign_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphalignen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphdlypd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphdlyreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphdlytstclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphinit_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpippmen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpippmovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpippmpd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpippmsel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpisopd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpostcursorinv_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprecursorinv_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprogdivreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txqpibiasen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txqpistrongpdown_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txqpiweakpup_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txratemode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txswing_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncallin_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncin_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncmode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txuserrdy_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdata_in : in STD_LOGIC_VECTOR ( 511 downto 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gtrsvd_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    rxdfeagcctrl_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxelecidlemode_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxmonitorsel_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxpllclksel_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxsysclksel_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txpd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txpllclksel_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txsysclksel_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cpllrefclksel_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rxchbondlevel_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rxoutclksel_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rxrate_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    txbufdiffctrl_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    txmargin_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    txoutclksel_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    txrate_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rxosintcfg_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pcsrsvdin2_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    pmarsvdin_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    rxchbondi_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    txpippmstepsize_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    txmaincursor_in : in STD_LOGIC_VECTOR ( 27 downto 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 27 downto 0 );
    tx8b10bbypass_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    txdataextendrsvd_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_gtwizard_ultrascale_v1_7_8_gthe3_channel_416 : entity is "gtwizard_ultrascale_v1_7_8_gthe3_channel";
end pcie3_ultrascale_7038_gtwizard_ultrascale_v1_7_8_gthe3_channel_416;

architecture STRUCTURE of pcie3_ultrascale_7038_gtwizard_ultrascale_v1_7_8_gthe3_channel_416 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST\ : label is "PRIMITIVE";
begin
\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST\: unisim.vcomponents.GTHE3_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => X"F800",
      ADAPT_CFG1 => X"0000",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      A_RXOSCALRESET => '0',
      A_RXPROGDIVRESET => '0',
      A_TXPROGDIVRESET => '0',
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CDR_SWAP_MODE_EN => '0',
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "TRUE",
      CLK_COR_KEEP_IDLE => "TRUE",
      CLK_COR_MAX_LAT => 13,
      CLK_COR_MIN_LAT => 11,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100011100",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0000000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG0 => X"60F8",
      CPLL_CFG1 => X"A4AC",
      CPLL_CFG2 => X"5007",
      CPLL_CFG3 => B"00" & X"0",
      CPLL_FBDIV => 5,
      CPLL_FBDIV_45 => 4,
      CPLL_INIT_CFG0 => X"02B2",
      CPLL_INIT_CFG1 => X"00",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DDI_CTRL => B"00",
      DDI_REALIGN_WAIT => 15,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DFE_D_X_REL_POS => '0',
      DFE_VCM_COMP_EN => '0',
      DMONITOR_CFG0 => B"00" & X"00",
      DMONITOR_CFG1 => X"00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "FALSE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER0 => X"0000",
      ES_QUALIFIER1 => X"0000",
      ES_QUALIFIER2 => X"0000",
      ES_QUALIFIER3 => X"0000",
      ES_QUALIFIER4 => X"0000",
      ES_QUAL_MASK0 => X"0000",
      ES_QUAL_MASK1 => X"0000",
      ES_QUAL_MASK2 => X"0000",
      ES_QUAL_MASK3 => X"0000",
      ES_QUAL_MASK4 => X"0000",
      ES_SDATA_MASK0 => X"0000",
      ES_SDATA_MASK1 => X"0000",
      ES_SDATA_MASK2 => X"0000",
      ES_SDATA_MASK3 => X"0000",
      ES_SDATA_MASK4 => X"0000",
      EVODD_PHI_CFG => B"00000000000",
      EYE_SCAN_SWAP_EN => '0',
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "TRUE",
      GEARBOX_MODE => B"00000",
      GM_BIAS_SELECT => '0',
      LOCAL_MASTER => '1',
      OOBDIVCTL => B"10",
      OOB_PWRUP => '1',
      PCI3_AUTO_REALIGN => "OVR_1K_BLK",
      PCI3_PIPE_RX_ELECIDLE => '0',
      PCI3_RX_ASYNC_EBUF_BYPASS => B"00",
      PCI3_RX_ELECIDLE_EI2_ENABLE => '0',
      PCI3_RX_ELECIDLE_H2L_COUNT => B"000000",
      PCI3_RX_ELECIDLE_H2L_DISABLE => B"000",
      PCI3_RX_ELECIDLE_HI_COUNT => B"000000",
      PCI3_RX_ELECIDLE_LP4_DISABLE => '0',
      PCI3_RX_FIFO_DISABLE => '0',
      PCIE_BUFG_DIV_CTRL => X"3508",
      PCIE_RXPCS_CFG_GEN3 => X"02A4",
      PCIE_RXPMA_CFG => X"0040",
      PCIE_TXPCS_CFG_GEN3 => X"24A4",
      PCIE_TXPMA_CFG => X"0040",
      PCS_PCIE_EN => "TRUE",
      PCS_RSVD0 => B"0000000000000000",
      PCS_RSVD1 => B"000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PLL_SEL_MODE_GEN12 => B"11",
      PLL_SEL_MODE_GEN3 => B"11",
      PMA_RSV1 => X"F000",
      PROCESS_PAR => B"010",
      RATE_SW_USE_DRP => '0',
      RESET_POWERSAVE_DISABLE => '0',
      RXBUFRESET_TIME => B"00011",
      RXBUF_ADDR_MODE => "FULL",
      RXBUF_EIDLE_HI_CNT => B"0100",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "TRUE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 0,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 0,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG0 => X"0000",
      RXCDR_CFG0_GEN3 => X"0000",
      RXCDR_CFG1 => X"0000",
      RXCDR_CFG1_GEN3 => X"0000",
      RXCDR_CFG2 => X"0756",
      RXCDR_CFG2_GEN3 => X"07E6",
      RXCDR_CFG3 => X"0000",
      RXCDR_CFG3_GEN3 => X"0000",
      RXCDR_CFG4 => X"0000",
      RXCDR_CFG4_GEN3 => X"0000",
      RXCDR_CFG5 => X"0000",
      RXCDR_CFG5_GEN3 => X"0000",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '1',
      RXCDR_LOCK_CFG0 => X"4480",
      RXCDR_LOCK_CFG1 => X"5FFF",
      RXCDR_LOCK_CFG2 => X"77C3",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXCFOK_CFG0 => X"4000",
      RXCFOK_CFG1 => X"0065",
      RXCFOK_CFG2 => X"002E",
      RXDFELPMRESET_TIME => B"0001111",
      RXDFELPM_KL_CFG0 => X"0000",
      RXDFELPM_KL_CFG1 => X"0002",
      RXDFELPM_KL_CFG2 => X"0000",
      RXDFE_CFG0 => X"0A00",
      RXDFE_CFG1 => X"0000",
      RXDFE_GC_CFG0 => X"0000",
      RXDFE_GC_CFG1 => X"7870",
      RXDFE_GC_CFG2 => X"0000",
      RXDFE_H2_CFG0 => X"0000",
      RXDFE_H2_CFG1 => X"0000",
      RXDFE_H3_CFG0 => X"4000",
      RXDFE_H3_CFG1 => X"0000",
      RXDFE_H4_CFG0 => X"2000",
      RXDFE_H4_CFG1 => X"0003",
      RXDFE_H5_CFG0 => X"2000",
      RXDFE_H5_CFG1 => X"0003",
      RXDFE_H6_CFG0 => X"2000",
      RXDFE_H6_CFG1 => X"0000",
      RXDFE_H7_CFG0 => X"2000",
      RXDFE_H7_CFG1 => X"0000",
      RXDFE_H8_CFG0 => X"2000",
      RXDFE_H8_CFG1 => X"0000",
      RXDFE_H9_CFG0 => X"2000",
      RXDFE_H9_CFG1 => X"0000",
      RXDFE_HA_CFG0 => X"2000",
      RXDFE_HA_CFG1 => X"0000",
      RXDFE_HB_CFG0 => X"2000",
      RXDFE_HB_CFG1 => X"0000",
      RXDFE_HC_CFG0 => X"0000",
      RXDFE_HC_CFG1 => X"0000",
      RXDFE_HD_CFG0 => X"0000",
      RXDFE_HD_CFG1 => X"0000",
      RXDFE_HE_CFG0 => X"0000",
      RXDFE_HE_CFG1 => X"0000",
      RXDFE_HF_CFG0 => X"0000",
      RXDFE_HF_CFG1 => X"0000",
      RXDFE_OS_CFG0 => X"8000",
      RXDFE_OS_CFG1 => X"0000",
      RXDFE_UT_CFG0 => X"8000",
      RXDFE_UT_CFG1 => X"0003",
      RXDFE_VP_CFG0 => X"AA00",
      RXDFE_VP_CFG1 => X"0033",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"0030",
      RXELECIDLE_CFG => "Sigcfg_1",
      RXGBOX_FIFO_INIT_RD_ADDR => 4,
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_CFG => X"0000",
      RXLPM_GC_CFG => X"1000",
      RXLPM_KH_CFG0 => X"0000",
      RXLPM_KH_CFG1 => X"0002",
      RXLPM_OS_CFG0 => X"8000",
      RXLPM_OS_CFG1 => X"0002",
      RXOOB_CFG => B"000000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOUT_DIV => 4,
      RXPCSRESET_TIME => B"00011",
      RXPHBEACON_CFG => X"0000",
      RXPHDLY_CFG => X"2020",
      RXPHSAMP_CFG => X"2100",
      RXPHSLIP_CFG => X"6622",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_CFG0 => B"00",
      RXPI_CFG1 => B"00",
      RXPI_CFG2 => B"00",
      RXPI_CFG3 => B"00",
      RXPI_CFG4 => '1',
      RXPI_CFG5 => '0',
      RXPI_CFG6 => B"000",
      RXPI_LPM => '0',
      RXPI_VREFSEL => '0',
      RXPMACLK_SEL => "DATA",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXPRBS_LINKACQ_CNT => 15,
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "PMA",
      RXSYNC_MULTILANE => '1',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '0',
      RX_AFE_CM_EN => '0',
      RX_BIAS_CFG0 => X"0AB4",
      RX_BUFFER_CFG => B"000000",
      RX_CAPFF_SARC_ENB => '0',
      RX_CLK25_DIV => 4,
      RX_CLKMUX_EN => '1',
      RX_CLK_SLIP_OVRD => B"00000",
      RX_CM_BUF_CFG => B"1010",
      RX_CM_BUF_PD => '0',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"1010",
      RX_CTLE3_LPF => B"00000001",
      RX_DATA_WIDTH => 20,
      RX_DDI_SEL => B"000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFELPM_CFG0 => B"0110",
      RX_DFELPM_CFG1 => '1',
      RX_DFELPM_KLKH_AGC_STUP_EN => '1',
      RX_DFE_AGC_CFG0 => B"10",
      RX_DFE_AGC_CFG1 => B"001",
      RX_DFE_KL_LPM_KH_CFG0 => B"01",
      RX_DFE_KL_LPM_KH_CFG1 => B"001",
      RX_DFE_KL_LPM_KL_CFG0 => B"01",
      RX_DFE_KL_LPM_KL_CFG1 => B"001",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_DIVRESET_TIME => B"00001",
      RX_EN_HI_LR => '0',
      RX_EYESCAN_VS_CODE => B"0000000",
      RX_EYESCAN_VS_NEG_DIR => '0',
      RX_EYESCAN_VS_RANGE => B"00",
      RX_EYESCAN_VS_UT_SIGN => '0',
      RX_FABINT_USRCLK_FLOP => '0',
      RX_INT_DATAWIDTH => 0,
      RX_PMA_POWER_SAVE => '0',
      RX_PROGDIV_CFG => 0.000000,
      RX_SAMPLE_PERIOD => B"111",
      RX_SIG_VALID_DLY => 4,
      RX_SUM_DFETAPREP_EN => '0',
      RX_SUM_IREF_TUNE => B"0000",
      RX_SUM_RES_CTRL => B"00",
      RX_SUM_VCMTUNE => B"0000",
      RX_SUM_VCM_OVWR => '0',
      RX_SUM_VREF_TUNE => B"000",
      RX_TUNE_AFE_OS => B"10",
      RX_WIDEMODE_CDR => '0',
      RX_XCLK_SEL => "RXDES",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"1110",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "FALSE",
      SIM_MODE => "FAST",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => '0',
      SIM_VERSION => 2,
      TAPDLY_SET_TX => B"00",
      TEMPERATUR_PAR => B"0010",
      TERM_RCAL_CFG => B"100001000010000",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV0 => X"00",
      TST_RSV1 => X"00",
      TXBUF_EN => "FALSE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"0009",
      TXDLY_LCFG => X"0050",
      TXDRVBIAS_N => B"1010",
      TXDRVBIAS_P => B"1111",
      TXFIFO_ADDR_CFG => "LOW",
      TXGBOX_FIFO_INIT_RD_ADDR => 4,
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 4,
      TXPCSRESET_TIME => B"00011",
      TXPHDLY_CFG0 => X"2020",
      TXPHDLY_CFG1 => X"0075",
      TXPH_CFG => X"0980",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '1',
      TXPI_CFG4 => '1',
      TXPI_CFG5 => B"000",
      TXPI_GRAY_SEL => '0',
      TXPI_INVSTROBE_SEL => '1',
      TXPI_LPM => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"001",
      TXPI_VREFSEL => '0',
      TXPMARESET_TIME => B"00011",
      TXSYNC_MULTILANE => '1',
      TXSYNC_OVRD => '0',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 4,
      TX_CLKMUX_EN => '1',
      TX_DATA_WIDTH => 20,
      TX_DCD_CFG => B"000010",
      TX_DCD_EN => '0',
      TX_DEEMPH0 => B"010100",
      TX_DEEMPH1 => B"001101",
      TX_DIVRESET_TIME => B"00001",
      TX_DRIVE_MODE => "PIPE",
      TX_EIDLE_ASSERT_DELAY => B"100",
      TX_EIDLE_DEASSERT_DELAY => B"011",
      TX_EML_PHI_TUNE => '0',
      TX_FABINT_USRCLK_FLOP => '0',
      TX_IDLE_DATA_ZERO => '0',
      TX_INT_DATAWIDTH => 0,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001111",
      TX_MARGIN_FULL_1 => B"1001110",
      TX_MARGIN_FULL_2 => B"1001100",
      TX_MARGIN_FULL_3 => B"1001010",
      TX_MARGIN_FULL_4 => B"1001000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000101",
      TX_MARGIN_LOW_2 => B"1000011",
      TX_MARGIN_LOW_3 => B"1000010",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_MODE_SEL => B"000",
      TX_PMADATA_OPT => '0',
      TX_PMA_POWER_SAVE => '0',
      TX_PROGCLK_SEL => "CPLL",
      TX_PROGDIV_CFG => 4.000000,
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => B"00" & X"032",
      TX_RXDETECT_REF => B"100",
      TX_SAMPLE_PERIOD => B"111",
      TX_SARC_LPBK_ENB => '0',
      TX_XCLK_SEL => "TXUSR",
      USE_PCS_CLK_PHASE_SEL => '0',
      WB_MODE => B"00"
    )
        port map (
      BUFGTCE(2 downto 0) => bufgtce_out(2 downto 0),
      BUFGTCEMASK(2 downto 0) => bufgtcemask_out(2 downto 0),
      BUFGTDIV(8 downto 0) => bufgtdiv_out(8 downto 0),
      BUFGTRESET(2 downto 0) => bufgtreset_out(2 downto 0),
      BUFGTRSTMASK(2 downto 0) => bufgtrstmask_out(2 downto 0),
      CFGRESET => cfgreset_in(0),
      CLKRSVD0 => clkrsvd0_in(0),
      CLKRSVD1 => clkrsvd1_in(0),
      CPLLFBCLKLOST => cpllfbclklost_out(0),
      CPLLLOCK => cplllock_out(0),
      CPLLLOCKDETCLK => cplllockdetclk_in(0),
      CPLLLOCKEN => cplllocken_in(0),
      CPLLPD => cpllpd_in(0),
      CPLLREFCLKLOST => cpllrefclklost_out(0),
      CPLLREFCLKSEL(2 downto 0) => cpllrefclksel_in(2 downto 0),
      CPLLRESET => cpllreset_in(0),
      DMONFIFORESET => dmonfiforeset_in(0),
      DMONITORCLK => dmonitorclk_in(0),
      DMONITOROUT(16 downto 0) => dmonitorout_out(16 downto 0),
      DRPADDR(8 downto 0) => drpaddr_in(8 downto 0),
      DRPCLK => drpclk_in(0),
      DRPDI(15 downto 0) => drpdi_in(15 downto 0),
      DRPDO(15 downto 0) => drpdo_out(15 downto 0),
      DRPEN => drpen_in(0),
      DRPRDY => drprdy_out(0),
      DRPWE => drpwe_in(0),
      EVODDPHICALDONE => evoddphicaldone_in(0),
      EVODDPHICALSTART => evoddphicalstart_in(0),
      EVODDPHIDRDEN => evoddphidrden_in(0),
      EVODDPHIDWREN => evoddphidwren_in(0),
      EVODDPHIXRDEN => evoddphixrden_in(0),
      EVODDPHIXWREN => evoddphixwren_in(0),
      EYESCANDATAERROR => eyescandataerror_out(0),
      EYESCANMODE => eyescanmode_in(0),
      EYESCANRESET => eyescanreset_in(0),
      EYESCANTRIGGER => eyescantrigger_in(0),
      GTGREFCLK => gtgrefclk_in(0),
      GTHRXN => gthrxn_in(0),
      GTHRXP => gthrxp_in(0),
      GTHTXN => gthtxn_out(0),
      GTHTXP => gthtxp_out(0),
      GTNORTHREFCLK0 => gtnorthrefclk0_in(0),
      GTNORTHREFCLK1 => gtnorthrefclk1_in(0),
      GTPOWERGOOD => gtpowergood_out(0),
      GTREFCLK0 => gtrefclk0_in(0),
      GTREFCLK1 => gtrefclk1_in(0),
      GTREFCLKMONITOR => gtrefclkmonitor_out(0),
      GTRESETSEL => gtresetsel_in(0),
      GTRSVD(15 downto 0) => gtrsvd_in(15 downto 0),
      GTRXRESET => gtrxreset_in(0),
      GTSOUTHREFCLK0 => gtsouthrefclk0_in(0),
      GTSOUTHREFCLK1 => gtsouthrefclk1_in(0),
      GTTXRESET => gttxreset_in(0),
      LOOPBACK(2 downto 0) => loopback_in(2 downto 0),
      LPBKRXTXSEREN => lpbkrxtxseren_in(0),
      LPBKTXRXSEREN => lpbktxrxseren_in(0),
      PCIEEQRXEQADAPTDONE => pcieeqrxeqadaptdone_in(0),
      PCIERATEGEN3 => pcierategen3_out(0),
      PCIERATEIDLE => pcierateidle_out(0),
      PCIERATEQPLLPD(1 downto 0) => pcierateqpllpd_out(1 downto 0),
      PCIERATEQPLLRESET(1 downto 0) => pcierateqpllreset_out(1 downto 0),
      PCIERSTIDLE => pcierstidle_in(0),
      PCIERSTTXSYNCSTART => pciersttxsyncstart_in(0),
      PCIESYNCTXSYNCDONE => pciesynctxsyncdone_out(0),
      PCIEUSERGEN3RDY => pcieusergen3rdy_out(0),
      PCIEUSERPHYSTATUSRST => pcieuserphystatusrst_out(0),
      PCIEUSERRATEDONE => pcieuserratedone_in(0),
      PCIEUSERRATESTART => pcieuserratestart_out(0),
      PCSRSVDIN(15 downto 0) => pcsrsvdin_in(15 downto 0),
      PCSRSVDIN2(4 downto 0) => pcsrsvdin2_in(4 downto 0),
      PCSRSVDOUT(11 downto 0) => pcsrsvdout_out(11 downto 0),
      PHYSTATUS => phystatus_out(0),
      PINRSRVDAS(7 downto 0) => pinrsrvdas_out(7 downto 0),
      PMARSVDIN(4 downto 0) => pmarsvdin_in(4 downto 0),
      QPLL0CLK => qpll0outclk_out(0),
      QPLL0REFCLK => qpll0outrefclk_out(0),
      QPLL1CLK => qpll1outclk_out(0),
      QPLL1REFCLK => qpll1outrefclk_out(0),
      RESETEXCEPTION => resetexception_out(0),
      RESETOVRD => resetovrd_in(0),
      RSTCLKENTX => rstclkentx_in(0),
      RX8B10BEN => rx8b10ben_in(0),
      RXBUFRESET => rxbufreset_in(0),
      RXBUFSTATUS(2 downto 0) => rxbufstatus_out(2 downto 0),
      RXBYTEISALIGNED => rxbyteisaligned_out(0),
      RXBYTEREALIGN => rxbyterealign_out(0),
      RXCDRFREQRESET => rxcdrfreqreset_in(0),
      RXCDRHOLD => rxcdrhold_in(0),
      RXCDRLOCK => rxcdrlock_out(0),
      RXCDROVRDEN => rxcdrovrden_in(0),
      RXCDRPHDONE => rxcdrphdone_out(0),
      RXCDRRESET => rxcdrreset_in(0),
      RXCDRRESETRSV => rxcdrresetrsv_in(0),
      RXCHANBONDSEQ => rxchanbondseq_out(0),
      RXCHANISALIGNED => rxchanisaligned_out(0),
      RXCHANREALIGN => rxchanrealign_out(0),
      RXCHBONDEN => rxchbonden_in(0),
      RXCHBONDI(4 downto 0) => rxchbondi_in(4 downto 0),
      RXCHBONDLEVEL(2 downto 0) => rxchbondlevel_in(2 downto 0),
      RXCHBONDMASTER => rxchbondmaster_in(0),
      RXCHBONDO(4 downto 0) => rxchbondo_out(4 downto 0),
      RXCHBONDSLAVE => rxchbondslave_in(0),
      RXCLKCORCNT(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      RXCOMINITDET => rxcominitdet_out(0),
      RXCOMMADET => rxcommadet_out(0),
      RXCOMMADETEN => rxcommadeten_in(0),
      RXCOMSASDET => rxcomsasdet_out(0),
      RXCOMWAKEDET => rxcomwakedet_out(0),
      RXCTRL0(15 downto 0) => rxctrl0_out(15 downto 0),
      RXCTRL1(15 downto 0) => rxctrl1_out(15 downto 0),
      RXCTRL2(7 downto 0) => rxctrl2_out(7 downto 0),
      RXCTRL3(7 downto 0) => rxctrl3_out(7 downto 0),
      RXDATA(127 downto 0) => rxdata_out(127 downto 0),
      RXDATAEXTENDRSVD(7 downto 0) => rxdataextendrsvd_out(7 downto 0),
      RXDATAVALID(1 downto 0) => rxdatavalid_out(1 downto 0),
      RXDFEAGCCTRL(1 downto 0) => rxdfeagcctrl_in(1 downto 0),
      RXDFEAGCHOLD => rxdfeagchold_in(0),
      RXDFEAGCOVRDEN => rxdfeagcovrden_in(0),
      RXDFELFHOLD => rxdfelfhold_in(0),
      RXDFELFOVRDEN => rxdfelfovrden_in(0),
      RXDFELPMRESET => rxdfelpmreset_in(0),
      RXDFETAP10HOLD => rxdfetap10hold_in(0),
      RXDFETAP10OVRDEN => rxdfetap10ovrden_in(0),
      RXDFETAP11HOLD => rxdfetap11hold_in(0),
      RXDFETAP11OVRDEN => rxdfetap11ovrden_in(0),
      RXDFETAP12HOLD => rxdfetap12hold_in(0),
      RXDFETAP12OVRDEN => rxdfetap12ovrden_in(0),
      RXDFETAP13HOLD => rxdfetap13hold_in(0),
      RXDFETAP13OVRDEN => rxdfetap13ovrden_in(0),
      RXDFETAP14HOLD => rxdfetap14hold_in(0),
      RXDFETAP14OVRDEN => rxdfetap14ovrden_in(0),
      RXDFETAP15HOLD => rxdfetap15hold_in(0),
      RXDFETAP15OVRDEN => rxdfetap15ovrden_in(0),
      RXDFETAP2HOLD => rxdfetap2hold_in(0),
      RXDFETAP2OVRDEN => rxdfetap2ovrden_in(0),
      RXDFETAP3HOLD => rxdfetap3hold_in(0),
      RXDFETAP3OVRDEN => rxdfetap3ovrden_in(0),
      RXDFETAP4HOLD => rxdfetap4hold_in(0),
      RXDFETAP4OVRDEN => rxdfetap4ovrden_in(0),
      RXDFETAP5HOLD => rxdfetap5hold_in(0),
      RXDFETAP5OVRDEN => rxdfetap5ovrden_in(0),
      RXDFETAP6HOLD => rxdfetap6hold_in(0),
      RXDFETAP6OVRDEN => rxdfetap6ovrden_in(0),
      RXDFETAP7HOLD => rxdfetap7hold_in(0),
      RXDFETAP7OVRDEN => rxdfetap7ovrden_in(0),
      RXDFETAP8HOLD => rxdfetap8hold_in(0),
      RXDFETAP8OVRDEN => rxdfetap8ovrden_in(0),
      RXDFETAP9HOLD => rxdfetap9hold_in(0),
      RXDFETAP9OVRDEN => rxdfetap9ovrden_in(0),
      RXDFEUTHOLD => rxdfeuthold_in(0),
      RXDFEUTOVRDEN => rxdfeutovrden_in(0),
      RXDFEVPHOLD => rxdfevphold_in(0),
      RXDFEVPOVRDEN => rxdfevpovrden_in(0),
      RXDFEVSEN => rxdfevsen_in(0),
      RXDFEXYDEN => rxdfexyden_in(0),
      RXDLYBYPASS => rxdlybypass_in(0),
      RXDLYEN => rxdlyen_in(0),
      RXDLYOVRDEN => rxdlyovrden_in(0),
      RXDLYSRESET => rxdlysreset_in(0),
      RXDLYSRESETDONE => rxdlysresetdone_out(0),
      RXELECIDLE => rxelecidle_out(0),
      RXELECIDLEMODE(1 downto 0) => rxelecidlemode_in(1 downto 0),
      RXGEARBOXSLIP => rxgearboxslip_in(0),
      RXHEADER(5 downto 0) => rxheader_out(5 downto 0),
      RXHEADERVALID(1 downto 0) => rxheadervalid_out(1 downto 0),
      RXLATCLK => rxlatclk_in(0),
      RXLPMEN => rxlpmen_in(0),
      RXLPMGCHOLD => rxlpmgchold_in(0),
      RXLPMGCOVRDEN => rxlpmgcovrden_in(0),
      RXLPMHFHOLD => rxlpmhfhold_in(0),
      RXLPMHFOVRDEN => rxlpmhfovrden_in(0),
      RXLPMLFHOLD => rxlpmlfhold_in(0),
      RXLPMLFKLOVRDEN => rxlpmlfklovrden_in(0),
      RXLPMOSHOLD => rxlpmoshold_in(0),
      RXLPMOSOVRDEN => rxlpmosovrden_in(0),
      RXMCOMMAALIGNEN => rxmcommaalignen_in(0),
      RXMONITOROUT(6 downto 0) => rxmonitorout_out(6 downto 0),
      RXMONITORSEL(1 downto 0) => rxmonitorsel_in(1 downto 0),
      RXOOBRESET => rxoobreset_in(0),
      RXOSCALRESET => rxoscalreset_in(0),
      RXOSHOLD => rxoshold_in(0),
      RXOSINTCFG(3 downto 0) => rxosintcfg_in(3 downto 0),
      RXOSINTDONE => rxosintdone_out(0),
      RXOSINTEN => rxosinten_in(0),
      RXOSINTHOLD => rxosinthold_in(0),
      RXOSINTOVRDEN => rxosintovrden_in(0),
      RXOSINTSTARTED => rxosintstarted_out(0),
      RXOSINTSTROBE => rxosintstrobe_in(0),
      RXOSINTSTROBEDONE => rxosintstrobedone_out(0),
      RXOSINTSTROBESTARTED => rxosintstrobestarted_out(0),
      RXOSINTTESTOVRDEN => rxosinttestovrden_in(0),
      RXOSOVRDEN => rxosovrden_in(0),
      RXOUTCLK => rxoutclk_out(0),
      RXOUTCLKFABRIC => rxoutclkfabric_out(0),
      RXOUTCLKPCS => rxoutclkpcs_out(0),
      RXOUTCLKSEL(2 downto 0) => rxoutclksel_in(2 downto 0),
      RXPCOMMAALIGNEN => rxpcommaalignen_in(0),
      RXPCSRESET => rxpcsreset_in(0),
      RXPD(1 downto 0) => rxpd_in(1 downto 0),
      RXPHALIGN => rxphalign_in(0),
      RXPHALIGNDONE => rxphaligndone_out(0),
      RXPHALIGNEN => rxphalignen_in(0),
      RXPHALIGNERR => rxphalignerr_out(0),
      RXPHDLYPD => rxphdlypd_in(0),
      RXPHDLYRESET => rxphdlyreset_in(0),
      RXPHOVRDEN => rxphovrden_in(0),
      RXPLLCLKSEL(1 downto 0) => rxpllclksel_in(1 downto 0),
      RXPMARESET => rxpmareset_in(0),
      RXPMARESETDONE => rxpmaresetdone_out(0),
      RXPOLARITY => rxpolarity_in(0),
      RXPRBSCNTRESET => rxprbscntreset_in(0),
      RXPRBSERR => rxprbserr_out(0),
      RXPRBSLOCKED => rxprbslocked_out(0),
      RXPRBSSEL(3 downto 0) => rxprbssel_in(3 downto 0),
      RXPRGDIVRESETDONE => rxprgdivresetdone_out(0),
      RXPROGDIVRESET => rxprogdivreset_in(0),
      RXQPIEN => rxqpien_in(0),
      RXQPISENN => rxqpisenn_out(0),
      RXQPISENP => rxqpisenp_out(0),
      RXRATE(2 downto 0) => rxrate_in(2 downto 0),
      RXRATEDONE => rxratedone_out(0),
      RXRATEMODE => rxratemode_in(0),
      RXRECCLKOUT => rxrecclkout_out(0),
      RXRESETDONE => rxresetdone_out(0),
      RXSLIDE => rxslide_in(0),
      RXSLIDERDY => rxsliderdy_out(0),
      RXSLIPDONE => rxslipdone_out(0),
      RXSLIPOUTCLK => rxslipoutclk_in(0),
      RXSLIPOUTCLKRDY => rxslipoutclkrdy_out(0),
      RXSLIPPMA => rxslippma_in(0),
      RXSLIPPMARDY => rxslippmardy_out(0),
      RXSTARTOFSEQ(1 downto 0) => rxstartofseq_out(1 downto 0),
      RXSTATUS(2 downto 0) => rxstatus_out(2 downto 0),
      RXSYNCALLIN => rxsyncallin_in(0),
      RXSYNCDONE => rxsyncdone_out(0),
      RXSYNCIN => rxsyncin_in(0),
      RXSYNCMODE => rxsyncmode_in(0),
      RXSYNCOUT => rxsyncout_out(0),
      RXSYSCLKSEL(1 downto 0) => rxsysclksel_in(1 downto 0),
      RXUSERRDY => rxuserrdy_in(0),
      RXUSRCLK => rxusrclk_in(0),
      RXUSRCLK2 => rxusrclk2_in(0),
      RXVALID => rxvalid_out(0),
      SIGVALIDCLK => sigvalidclk_in(0),
      TSTIN(19 downto 0) => B"00000000000000000000",
      TX8B10BBYPASS(7 downto 0) => tx8b10bbypass_in(7 downto 0),
      TX8B10BEN => tx8b10ben_in(0),
      TXBUFDIFFCTRL(2 downto 0) => txbufdiffctrl_in(2 downto 0),
      TXBUFSTATUS(1 downto 0) => txbufstatus_out(1 downto 0),
      TXCOMFINISH => txcomfinish_out(0),
      TXCOMINIT => txcominit_in(0),
      TXCOMSAS => txcomsas_in(0),
      TXCOMWAKE => txcomwake_in(0),
      TXCTRL0(15 downto 0) => txctrl0_in(15 downto 0),
      TXCTRL1(15 downto 0) => txctrl1_in(15 downto 0),
      TXCTRL2(7 downto 0) => txctrl2_in(7 downto 0),
      TXDATA(127 downto 0) => txdata_in(127 downto 0),
      TXDATAEXTENDRSVD(7 downto 0) => txdataextendrsvd_in(7 downto 0),
      TXDEEMPH => txdeemph_in(0),
      TXDETECTRX => txdetectrx_in(0),
      TXDIFFCTRL(3 downto 0) => txdiffctrl_in(3 downto 0),
      TXDIFFPD => txdiffpd_in(0),
      TXDLYBYPASS => txdlybypass_in(0),
      TXDLYEN => txdlyen_in(0),
      TXDLYHOLD => txdlyhold_in(0),
      TXDLYOVRDEN => txdlyovrden_in(0),
      TXDLYSRESET => txdlysreset_in(0),
      TXDLYSRESETDONE => txdlysresetdone_out(0),
      TXDLYUPDOWN => txdlyupdown_in(0),
      TXELECIDLE => txelecidle_in(0),
      TXHEADER(5 downto 0) => txheader_in(5 downto 0),
      TXINHIBIT => txinhibit_in(0),
      TXLATCLK => txlatclk_in(0),
      TXMAINCURSOR(6 downto 0) => txmaincursor_in(6 downto 0),
      TXMARGIN(2 downto 0) => txmargin_in(2 downto 0),
      TXOUTCLK => txoutclk_out(0),
      TXOUTCLKFABRIC => txoutclkfabric_out(0),
      TXOUTCLKPCS => txoutclkpcs_out(0),
      TXOUTCLKSEL(2 downto 0) => txoutclksel_in(2 downto 0),
      TXPCSRESET => txpcsreset_in(0),
      TXPD(1 downto 0) => txpd_in(1 downto 0),
      TXPDELECIDLEMODE => txpdelecidlemode_in(0),
      TXPHALIGN => txphalign_in(0),
      TXPHALIGNDONE => txphaligndone_out(0),
      TXPHALIGNEN => txphalignen_in(0),
      TXPHDLYPD => txphdlypd_in(0),
      TXPHDLYRESET => txphdlyreset_in(0),
      TXPHDLYTSTCLK => txphdlytstclk_in(0),
      TXPHINIT => txphinit_in(0),
      TXPHINITDONE => txphinitdone_out(0),
      TXPHOVRDEN => txphovrden_in(0),
      TXPIPPMEN => txpippmen_in(0),
      TXPIPPMOVRDEN => txpippmovrden_in(0),
      TXPIPPMPD => txpippmpd_in(0),
      TXPIPPMSEL => txpippmsel_in(0),
      TXPIPPMSTEPSIZE(4 downto 0) => txpippmstepsize_in(4 downto 0),
      TXPISOPD => txpisopd_in(0),
      TXPLLCLKSEL(1 downto 0) => txpllclksel_in(1 downto 0),
      TXPMARESET => txpmareset_in(0),
      TXPMARESETDONE => txpmaresetdone_out(0),
      TXPOLARITY => txpolarity_in(0),
      TXPOSTCURSOR(4 downto 0) => txpostcursor_in(4 downto 0),
      TXPOSTCURSORINV => txpostcursorinv_in(0),
      TXPRBSFORCEERR => txprbsforceerr_in(0),
      TXPRBSSEL(3 downto 0) => txprbssel_in(3 downto 0),
      TXPRECURSOR(4 downto 0) => txprecursor_in(4 downto 0),
      TXPRECURSORINV => txprecursorinv_in(0),
      TXPRGDIVRESETDONE => txprgdivresetdone_out(0),
      TXPROGDIVRESET => txprogdivreset_in(0),
      TXQPIBIASEN => txqpibiasen_in(0),
      TXQPISENN => txqpisenn_out(0),
      TXQPISENP => txqpisenp_out(0),
      TXQPISTRONGPDOWN => txqpistrongpdown_in(0),
      TXQPIWEAKPUP => txqpiweakpup_in(0),
      TXRATE(2 downto 0) => txrate_in(2 downto 0),
      TXRATEDONE => txratedone_out(0),
      TXRATEMODE => txratemode_in(0),
      TXRESETDONE => txresetdone_out(0),
      TXSEQUENCE(6 downto 0) => txsequence_in(6 downto 0),
      TXSWING => txswing_in(0),
      TXSYNCALLIN => txsyncallin_in(0),
      TXSYNCDONE => txsyncdone_out(0),
      TXSYNCIN => txsyncin_in(0),
      TXSYNCMODE => txsyncmode_in(0),
      TXSYNCOUT => txsyncout_out(0),
      TXSYSCLKSEL(1 downto 0) => txsysclksel_in(1 downto 0),
      TXUSERRDY => txuserrdy_in(0),
      TXUSRCLK => txusrclk_in(0),
      TXUSRCLK2 => txusrclk2_in(0)
    );
\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST\: unisim.vcomponents.GTHE3_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => X"F800",
      ADAPT_CFG1 => X"0000",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      A_RXOSCALRESET => '0',
      A_RXPROGDIVRESET => '0',
      A_TXPROGDIVRESET => '0',
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CDR_SWAP_MODE_EN => '0',
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "TRUE",
      CLK_COR_KEEP_IDLE => "TRUE",
      CLK_COR_MAX_LAT => 13,
      CLK_COR_MIN_LAT => 11,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100011100",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0000000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG0 => X"60F8",
      CPLL_CFG1 => X"A4AC",
      CPLL_CFG2 => X"5007",
      CPLL_CFG3 => B"00" & X"0",
      CPLL_FBDIV => 5,
      CPLL_FBDIV_45 => 4,
      CPLL_INIT_CFG0 => X"02B2",
      CPLL_INIT_CFG1 => X"00",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DDI_CTRL => B"00",
      DDI_REALIGN_WAIT => 15,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DFE_D_X_REL_POS => '0',
      DFE_VCM_COMP_EN => '0',
      DMONITOR_CFG0 => B"00" & X"00",
      DMONITOR_CFG1 => X"00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "FALSE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER0 => X"0000",
      ES_QUALIFIER1 => X"0000",
      ES_QUALIFIER2 => X"0000",
      ES_QUALIFIER3 => X"0000",
      ES_QUALIFIER4 => X"0000",
      ES_QUAL_MASK0 => X"0000",
      ES_QUAL_MASK1 => X"0000",
      ES_QUAL_MASK2 => X"0000",
      ES_QUAL_MASK3 => X"0000",
      ES_QUAL_MASK4 => X"0000",
      ES_SDATA_MASK0 => X"0000",
      ES_SDATA_MASK1 => X"0000",
      ES_SDATA_MASK2 => X"0000",
      ES_SDATA_MASK3 => X"0000",
      ES_SDATA_MASK4 => X"0000",
      EVODD_PHI_CFG => B"00000000000",
      EYE_SCAN_SWAP_EN => '0',
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "TRUE",
      GEARBOX_MODE => B"00000",
      GM_BIAS_SELECT => '0',
      LOCAL_MASTER => '1',
      OOBDIVCTL => B"10",
      OOB_PWRUP => '1',
      PCI3_AUTO_REALIGN => "OVR_1K_BLK",
      PCI3_PIPE_RX_ELECIDLE => '0',
      PCI3_RX_ASYNC_EBUF_BYPASS => B"00",
      PCI3_RX_ELECIDLE_EI2_ENABLE => '0',
      PCI3_RX_ELECIDLE_H2L_COUNT => B"000000",
      PCI3_RX_ELECIDLE_H2L_DISABLE => B"000",
      PCI3_RX_ELECIDLE_HI_COUNT => B"000000",
      PCI3_RX_ELECIDLE_LP4_DISABLE => '0',
      PCI3_RX_FIFO_DISABLE => '0',
      PCIE_BUFG_DIV_CTRL => X"3508",
      PCIE_RXPCS_CFG_GEN3 => X"02A4",
      PCIE_RXPMA_CFG => X"0040",
      PCIE_TXPCS_CFG_GEN3 => X"24A4",
      PCIE_TXPMA_CFG => X"0040",
      PCS_PCIE_EN => "TRUE",
      PCS_RSVD0 => B"0000000000000000",
      PCS_RSVD1 => B"000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PLL_SEL_MODE_GEN12 => B"11",
      PLL_SEL_MODE_GEN3 => B"11",
      PMA_RSV1 => X"F000",
      PROCESS_PAR => B"010",
      RATE_SW_USE_DRP => '0',
      RESET_POWERSAVE_DISABLE => '0',
      RXBUFRESET_TIME => B"00011",
      RXBUF_ADDR_MODE => "FULL",
      RXBUF_EIDLE_HI_CNT => B"0100",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "TRUE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 0,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 0,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG0 => X"0000",
      RXCDR_CFG0_GEN3 => X"0000",
      RXCDR_CFG1 => X"0000",
      RXCDR_CFG1_GEN3 => X"0000",
      RXCDR_CFG2 => X"0756",
      RXCDR_CFG2_GEN3 => X"07E6",
      RXCDR_CFG3 => X"0000",
      RXCDR_CFG3_GEN3 => X"0000",
      RXCDR_CFG4 => X"0000",
      RXCDR_CFG4_GEN3 => X"0000",
      RXCDR_CFG5 => X"0000",
      RXCDR_CFG5_GEN3 => X"0000",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '1',
      RXCDR_LOCK_CFG0 => X"4480",
      RXCDR_LOCK_CFG1 => X"5FFF",
      RXCDR_LOCK_CFG2 => X"77C3",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXCFOK_CFG0 => X"4000",
      RXCFOK_CFG1 => X"0065",
      RXCFOK_CFG2 => X"002E",
      RXDFELPMRESET_TIME => B"0001111",
      RXDFELPM_KL_CFG0 => X"0000",
      RXDFELPM_KL_CFG1 => X"0002",
      RXDFELPM_KL_CFG2 => X"0000",
      RXDFE_CFG0 => X"0A00",
      RXDFE_CFG1 => X"0000",
      RXDFE_GC_CFG0 => X"0000",
      RXDFE_GC_CFG1 => X"7870",
      RXDFE_GC_CFG2 => X"0000",
      RXDFE_H2_CFG0 => X"0000",
      RXDFE_H2_CFG1 => X"0000",
      RXDFE_H3_CFG0 => X"4000",
      RXDFE_H3_CFG1 => X"0000",
      RXDFE_H4_CFG0 => X"2000",
      RXDFE_H4_CFG1 => X"0003",
      RXDFE_H5_CFG0 => X"2000",
      RXDFE_H5_CFG1 => X"0003",
      RXDFE_H6_CFG0 => X"2000",
      RXDFE_H6_CFG1 => X"0000",
      RXDFE_H7_CFG0 => X"2000",
      RXDFE_H7_CFG1 => X"0000",
      RXDFE_H8_CFG0 => X"2000",
      RXDFE_H8_CFG1 => X"0000",
      RXDFE_H9_CFG0 => X"2000",
      RXDFE_H9_CFG1 => X"0000",
      RXDFE_HA_CFG0 => X"2000",
      RXDFE_HA_CFG1 => X"0000",
      RXDFE_HB_CFG0 => X"2000",
      RXDFE_HB_CFG1 => X"0000",
      RXDFE_HC_CFG0 => X"0000",
      RXDFE_HC_CFG1 => X"0000",
      RXDFE_HD_CFG0 => X"0000",
      RXDFE_HD_CFG1 => X"0000",
      RXDFE_HE_CFG0 => X"0000",
      RXDFE_HE_CFG1 => X"0000",
      RXDFE_HF_CFG0 => X"0000",
      RXDFE_HF_CFG1 => X"0000",
      RXDFE_OS_CFG0 => X"8000",
      RXDFE_OS_CFG1 => X"0000",
      RXDFE_UT_CFG0 => X"8000",
      RXDFE_UT_CFG1 => X"0003",
      RXDFE_VP_CFG0 => X"AA00",
      RXDFE_VP_CFG1 => X"0033",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"0030",
      RXELECIDLE_CFG => "Sigcfg_1",
      RXGBOX_FIFO_INIT_RD_ADDR => 4,
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_CFG => X"0000",
      RXLPM_GC_CFG => X"1000",
      RXLPM_KH_CFG0 => X"0000",
      RXLPM_KH_CFG1 => X"0002",
      RXLPM_OS_CFG0 => X"8000",
      RXLPM_OS_CFG1 => X"0002",
      RXOOB_CFG => B"000000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOUT_DIV => 4,
      RXPCSRESET_TIME => B"00011",
      RXPHBEACON_CFG => X"0000",
      RXPHDLY_CFG => X"2020",
      RXPHSAMP_CFG => X"2100",
      RXPHSLIP_CFG => X"6622",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_CFG0 => B"00",
      RXPI_CFG1 => B"00",
      RXPI_CFG2 => B"00",
      RXPI_CFG3 => B"00",
      RXPI_CFG4 => '1',
      RXPI_CFG5 => '0',
      RXPI_CFG6 => B"000",
      RXPI_LPM => '0',
      RXPI_VREFSEL => '0',
      RXPMACLK_SEL => "DATA",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXPRBS_LINKACQ_CNT => 15,
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "PMA",
      RXSYNC_MULTILANE => '1',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '0',
      RX_AFE_CM_EN => '0',
      RX_BIAS_CFG0 => X"0AB4",
      RX_BUFFER_CFG => B"000000",
      RX_CAPFF_SARC_ENB => '0',
      RX_CLK25_DIV => 4,
      RX_CLKMUX_EN => '1',
      RX_CLK_SLIP_OVRD => B"00000",
      RX_CM_BUF_CFG => B"1010",
      RX_CM_BUF_PD => '0',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"1010",
      RX_CTLE3_LPF => B"00000001",
      RX_DATA_WIDTH => 20,
      RX_DDI_SEL => B"000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFELPM_CFG0 => B"0110",
      RX_DFELPM_CFG1 => '1',
      RX_DFELPM_KLKH_AGC_STUP_EN => '1',
      RX_DFE_AGC_CFG0 => B"10",
      RX_DFE_AGC_CFG1 => B"001",
      RX_DFE_KL_LPM_KH_CFG0 => B"01",
      RX_DFE_KL_LPM_KH_CFG1 => B"001",
      RX_DFE_KL_LPM_KL_CFG0 => B"01",
      RX_DFE_KL_LPM_KL_CFG1 => B"001",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_DIVRESET_TIME => B"00001",
      RX_EN_HI_LR => '0',
      RX_EYESCAN_VS_CODE => B"0000000",
      RX_EYESCAN_VS_NEG_DIR => '0',
      RX_EYESCAN_VS_RANGE => B"00",
      RX_EYESCAN_VS_UT_SIGN => '0',
      RX_FABINT_USRCLK_FLOP => '0',
      RX_INT_DATAWIDTH => 0,
      RX_PMA_POWER_SAVE => '0',
      RX_PROGDIV_CFG => 0.000000,
      RX_SAMPLE_PERIOD => B"111",
      RX_SIG_VALID_DLY => 4,
      RX_SUM_DFETAPREP_EN => '0',
      RX_SUM_IREF_TUNE => B"0000",
      RX_SUM_RES_CTRL => B"00",
      RX_SUM_VCMTUNE => B"0000",
      RX_SUM_VCM_OVWR => '0',
      RX_SUM_VREF_TUNE => B"000",
      RX_TUNE_AFE_OS => B"10",
      RX_WIDEMODE_CDR => '0',
      RX_XCLK_SEL => "RXDES",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"1110",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "FALSE",
      SIM_MODE => "FAST",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => '0',
      SIM_VERSION => 2,
      TAPDLY_SET_TX => B"00",
      TEMPERATUR_PAR => B"0010",
      TERM_RCAL_CFG => B"100001000010000",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV0 => X"00",
      TST_RSV1 => X"00",
      TXBUF_EN => "FALSE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"0009",
      TXDLY_LCFG => X"0050",
      TXDRVBIAS_N => B"1010",
      TXDRVBIAS_P => B"1111",
      TXFIFO_ADDR_CFG => "LOW",
      TXGBOX_FIFO_INIT_RD_ADDR => 4,
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 4,
      TXPCSRESET_TIME => B"00011",
      TXPHDLY_CFG0 => X"2020",
      TXPHDLY_CFG1 => X"0075",
      TXPH_CFG => X"0980",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '1',
      TXPI_CFG4 => '1',
      TXPI_CFG5 => B"000",
      TXPI_GRAY_SEL => '0',
      TXPI_INVSTROBE_SEL => '1',
      TXPI_LPM => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"001",
      TXPI_VREFSEL => '0',
      TXPMARESET_TIME => B"00011",
      TXSYNC_MULTILANE => '1',
      TXSYNC_OVRD => '0',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 4,
      TX_CLKMUX_EN => '1',
      TX_DATA_WIDTH => 20,
      TX_DCD_CFG => B"000010",
      TX_DCD_EN => '0',
      TX_DEEMPH0 => B"010100",
      TX_DEEMPH1 => B"001101",
      TX_DIVRESET_TIME => B"00001",
      TX_DRIVE_MODE => "PIPE",
      TX_EIDLE_ASSERT_DELAY => B"100",
      TX_EIDLE_DEASSERT_DELAY => B"011",
      TX_EML_PHI_TUNE => '0',
      TX_FABINT_USRCLK_FLOP => '0',
      TX_IDLE_DATA_ZERO => '0',
      TX_INT_DATAWIDTH => 0,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001111",
      TX_MARGIN_FULL_1 => B"1001110",
      TX_MARGIN_FULL_2 => B"1001100",
      TX_MARGIN_FULL_3 => B"1001010",
      TX_MARGIN_FULL_4 => B"1001000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000101",
      TX_MARGIN_LOW_2 => B"1000011",
      TX_MARGIN_LOW_3 => B"1000010",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_MODE_SEL => B"000",
      TX_PMADATA_OPT => '0',
      TX_PMA_POWER_SAVE => '0',
      TX_PROGCLK_SEL => "CPLL",
      TX_PROGDIV_CFG => 4.000000,
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => B"00" & X"032",
      TX_RXDETECT_REF => B"100",
      TX_SAMPLE_PERIOD => B"111",
      TX_SARC_LPBK_ENB => '0',
      TX_XCLK_SEL => "TXUSR",
      USE_PCS_CLK_PHASE_SEL => '0',
      WB_MODE => B"00"
    )
        port map (
      BUFGTCE(2 downto 0) => bufgtce_out(5 downto 3),
      BUFGTCEMASK(2 downto 0) => bufgtcemask_out(5 downto 3),
      BUFGTDIV(8 downto 0) => bufgtdiv_out(17 downto 9),
      BUFGTRESET(2 downto 0) => bufgtreset_out(5 downto 3),
      BUFGTRSTMASK(2 downto 0) => bufgtrstmask_out(5 downto 3),
      CFGRESET => cfgreset_in(1),
      CLKRSVD0 => clkrsvd0_in(1),
      CLKRSVD1 => clkrsvd1_in(1),
      CPLLFBCLKLOST => cpllfbclklost_out(1),
      CPLLLOCK => cplllock_out(1),
      CPLLLOCKDETCLK => cplllockdetclk_in(1),
      CPLLLOCKEN => cplllocken_in(1),
      CPLLPD => cpllpd_in(1),
      CPLLREFCLKLOST => cpllrefclklost_out(1),
      CPLLREFCLKSEL(2 downto 0) => cpllrefclksel_in(5 downto 3),
      CPLLRESET => cpllreset_in(1),
      DMONFIFORESET => dmonfiforeset_in(1),
      DMONITORCLK => dmonitorclk_in(1),
      DMONITOROUT(16 downto 0) => dmonitorout_out(33 downto 17),
      DRPADDR(8 downto 0) => drpaddr_in(17 downto 9),
      DRPCLK => drpclk_in(1),
      DRPDI(15 downto 0) => drpdi_in(31 downto 16),
      DRPDO(15 downto 0) => drpdo_out(31 downto 16),
      DRPEN => drpen_in(1),
      DRPRDY => drprdy_out(1),
      DRPWE => drpwe_in(1),
      EVODDPHICALDONE => evoddphicaldone_in(1),
      EVODDPHICALSTART => evoddphicalstart_in(1),
      EVODDPHIDRDEN => evoddphidrden_in(1),
      EVODDPHIDWREN => evoddphidwren_in(1),
      EVODDPHIXRDEN => evoddphixrden_in(1),
      EVODDPHIXWREN => evoddphixwren_in(1),
      EYESCANDATAERROR => eyescandataerror_out(1),
      EYESCANMODE => eyescanmode_in(1),
      EYESCANRESET => eyescanreset_in(1),
      EYESCANTRIGGER => eyescantrigger_in(1),
      GTGREFCLK => gtgrefclk_in(1),
      GTHRXN => gthrxn_in(1),
      GTHRXP => gthrxp_in(1),
      GTHTXN => gthtxn_out(1),
      GTHTXP => gthtxp_out(1),
      GTNORTHREFCLK0 => gtnorthrefclk0_in(1),
      GTNORTHREFCLK1 => gtnorthrefclk1_in(1),
      GTPOWERGOOD => gtpowergood_out(1),
      GTREFCLK0 => gtrefclk0_in(1),
      GTREFCLK1 => gtrefclk1_in(1),
      GTREFCLKMONITOR => gtrefclkmonitor_out(1),
      GTRESETSEL => gtresetsel_in(1),
      GTRSVD(15 downto 0) => gtrsvd_in(31 downto 16),
      GTRXRESET => gtrxreset_in(1),
      GTSOUTHREFCLK0 => gtsouthrefclk0_in(1),
      GTSOUTHREFCLK1 => gtsouthrefclk1_in(1),
      GTTXRESET => gttxreset_in(1),
      LOOPBACK(2 downto 0) => loopback_in(5 downto 3),
      LPBKRXTXSEREN => lpbkrxtxseren_in(1),
      LPBKTXRXSEREN => lpbktxrxseren_in(1),
      PCIEEQRXEQADAPTDONE => pcieeqrxeqadaptdone_in(1),
      PCIERATEGEN3 => pcierategen3_out(1),
      PCIERATEIDLE => pcierateidle_out(1),
      PCIERATEQPLLPD(1 downto 0) => pcierateqpllpd_out(3 downto 2),
      PCIERATEQPLLRESET(1 downto 0) => pcierateqpllreset_out(3 downto 2),
      PCIERSTIDLE => pcierstidle_in(1),
      PCIERSTTXSYNCSTART => pciersttxsyncstart_in(1),
      PCIESYNCTXSYNCDONE => pciesynctxsyncdone_out(1),
      PCIEUSERGEN3RDY => pcieusergen3rdy_out(1),
      PCIEUSERPHYSTATUSRST => pcieuserphystatusrst_out(1),
      PCIEUSERRATEDONE => pcieuserratedone_in(1),
      PCIEUSERRATESTART => pcieuserratestart_out(1),
      PCSRSVDIN(15 downto 0) => pcsrsvdin_in(31 downto 16),
      PCSRSVDIN2(4 downto 0) => pcsrsvdin2_in(9 downto 5),
      PCSRSVDOUT(11 downto 0) => pcsrsvdout_out(23 downto 12),
      PHYSTATUS => phystatus_out(1),
      PINRSRVDAS(7 downto 0) => pinrsrvdas_out(15 downto 8),
      PMARSVDIN(4 downto 0) => pmarsvdin_in(9 downto 5),
      QPLL0CLK => qpll0outclk_out(0),
      QPLL0REFCLK => qpll0outrefclk_out(0),
      QPLL1CLK => qpll1outclk_out(0),
      QPLL1REFCLK => qpll1outrefclk_out(0),
      RESETEXCEPTION => resetexception_out(1),
      RESETOVRD => resetovrd_in(1),
      RSTCLKENTX => rstclkentx_in(1),
      RX8B10BEN => rx8b10ben_in(1),
      RXBUFRESET => rxbufreset_in(1),
      RXBUFSTATUS(2 downto 0) => rxbufstatus_out(5 downto 3),
      RXBYTEISALIGNED => rxbyteisaligned_out(1),
      RXBYTEREALIGN => rxbyterealign_out(1),
      RXCDRFREQRESET => rxcdrfreqreset_in(1),
      RXCDRHOLD => rxcdrhold_in(1),
      RXCDRLOCK => rxcdrlock_out(1),
      RXCDROVRDEN => rxcdrovrden_in(1),
      RXCDRPHDONE => rxcdrphdone_out(1),
      RXCDRRESET => rxcdrreset_in(1),
      RXCDRRESETRSV => rxcdrresetrsv_in(1),
      RXCHANBONDSEQ => rxchanbondseq_out(1),
      RXCHANISALIGNED => rxchanisaligned_out(1),
      RXCHANREALIGN => rxchanrealign_out(1),
      RXCHBONDEN => rxchbonden_in(1),
      RXCHBONDI(4 downto 0) => rxchbondi_in(9 downto 5),
      RXCHBONDLEVEL(2 downto 0) => rxchbondlevel_in(5 downto 3),
      RXCHBONDMASTER => rxchbondmaster_in(1),
      RXCHBONDO(4 downto 0) => rxchbondo_out(9 downto 5),
      RXCHBONDSLAVE => rxchbondslave_in(1),
      RXCLKCORCNT(1 downto 0) => rxclkcorcnt_out(3 downto 2),
      RXCOMINITDET => rxcominitdet_out(1),
      RXCOMMADET => rxcommadet_out(1),
      RXCOMMADETEN => rxcommadeten_in(1),
      RXCOMSASDET => rxcomsasdet_out(1),
      RXCOMWAKEDET => rxcomwakedet_out(1),
      RXCTRL0(15 downto 0) => rxctrl0_out(31 downto 16),
      RXCTRL1(15 downto 0) => rxctrl1_out(31 downto 16),
      RXCTRL2(7 downto 0) => rxctrl2_out(15 downto 8),
      RXCTRL3(7 downto 0) => rxctrl3_out(15 downto 8),
      RXDATA(127 downto 0) => rxdata_out(255 downto 128),
      RXDATAEXTENDRSVD(7 downto 0) => rxdataextendrsvd_out(15 downto 8),
      RXDATAVALID(1 downto 0) => rxdatavalid_out(3 downto 2),
      RXDFEAGCCTRL(1 downto 0) => rxdfeagcctrl_in(3 downto 2),
      RXDFEAGCHOLD => rxdfeagchold_in(1),
      RXDFEAGCOVRDEN => rxdfeagcovrden_in(1),
      RXDFELFHOLD => rxdfelfhold_in(1),
      RXDFELFOVRDEN => rxdfelfovrden_in(1),
      RXDFELPMRESET => rxdfelpmreset_in(1),
      RXDFETAP10HOLD => rxdfetap10hold_in(1),
      RXDFETAP10OVRDEN => rxdfetap10ovrden_in(1),
      RXDFETAP11HOLD => rxdfetap11hold_in(1),
      RXDFETAP11OVRDEN => rxdfetap11ovrden_in(1),
      RXDFETAP12HOLD => rxdfetap12hold_in(1),
      RXDFETAP12OVRDEN => rxdfetap12ovrden_in(1),
      RXDFETAP13HOLD => rxdfetap13hold_in(1),
      RXDFETAP13OVRDEN => rxdfetap13ovrden_in(1),
      RXDFETAP14HOLD => rxdfetap14hold_in(1),
      RXDFETAP14OVRDEN => rxdfetap14ovrden_in(1),
      RXDFETAP15HOLD => rxdfetap15hold_in(1),
      RXDFETAP15OVRDEN => rxdfetap15ovrden_in(1),
      RXDFETAP2HOLD => rxdfetap2hold_in(1),
      RXDFETAP2OVRDEN => rxdfetap2ovrden_in(1),
      RXDFETAP3HOLD => rxdfetap3hold_in(1),
      RXDFETAP3OVRDEN => rxdfetap3ovrden_in(1),
      RXDFETAP4HOLD => rxdfetap4hold_in(1),
      RXDFETAP4OVRDEN => rxdfetap4ovrden_in(1),
      RXDFETAP5HOLD => rxdfetap5hold_in(1),
      RXDFETAP5OVRDEN => rxdfetap5ovrden_in(1),
      RXDFETAP6HOLD => rxdfetap6hold_in(1),
      RXDFETAP6OVRDEN => rxdfetap6ovrden_in(1),
      RXDFETAP7HOLD => rxdfetap7hold_in(1),
      RXDFETAP7OVRDEN => rxdfetap7ovrden_in(1),
      RXDFETAP8HOLD => rxdfetap8hold_in(1),
      RXDFETAP8OVRDEN => rxdfetap8ovrden_in(1),
      RXDFETAP9HOLD => rxdfetap9hold_in(1),
      RXDFETAP9OVRDEN => rxdfetap9ovrden_in(1),
      RXDFEUTHOLD => rxdfeuthold_in(1),
      RXDFEUTOVRDEN => rxdfeutovrden_in(1),
      RXDFEVPHOLD => rxdfevphold_in(1),
      RXDFEVPOVRDEN => rxdfevpovrden_in(1),
      RXDFEVSEN => rxdfevsen_in(1),
      RXDFEXYDEN => rxdfexyden_in(1),
      RXDLYBYPASS => rxdlybypass_in(1),
      RXDLYEN => rxdlyen_in(1),
      RXDLYOVRDEN => rxdlyovrden_in(1),
      RXDLYSRESET => rxdlysreset_in(1),
      RXDLYSRESETDONE => rxdlysresetdone_out(1),
      RXELECIDLE => rxelecidle_out(1),
      RXELECIDLEMODE(1 downto 0) => rxelecidlemode_in(3 downto 2),
      RXGEARBOXSLIP => rxgearboxslip_in(1),
      RXHEADER(5 downto 0) => rxheader_out(11 downto 6),
      RXHEADERVALID(1 downto 0) => rxheadervalid_out(3 downto 2),
      RXLATCLK => rxlatclk_in(1),
      RXLPMEN => rxlpmen_in(1),
      RXLPMGCHOLD => rxlpmgchold_in(1),
      RXLPMGCOVRDEN => rxlpmgcovrden_in(1),
      RXLPMHFHOLD => rxlpmhfhold_in(1),
      RXLPMHFOVRDEN => rxlpmhfovrden_in(1),
      RXLPMLFHOLD => rxlpmlfhold_in(1),
      RXLPMLFKLOVRDEN => rxlpmlfklovrden_in(1),
      RXLPMOSHOLD => rxlpmoshold_in(1),
      RXLPMOSOVRDEN => rxlpmosovrden_in(1),
      RXMCOMMAALIGNEN => rxmcommaalignen_in(1),
      RXMONITOROUT(6 downto 0) => rxmonitorout_out(13 downto 7),
      RXMONITORSEL(1 downto 0) => rxmonitorsel_in(3 downto 2),
      RXOOBRESET => rxoobreset_in(1),
      RXOSCALRESET => rxoscalreset_in(1),
      RXOSHOLD => rxoshold_in(1),
      RXOSINTCFG(3 downto 0) => rxosintcfg_in(7 downto 4),
      RXOSINTDONE => rxosintdone_out(1),
      RXOSINTEN => rxosinten_in(1),
      RXOSINTHOLD => rxosinthold_in(1),
      RXOSINTOVRDEN => rxosintovrden_in(1),
      RXOSINTSTARTED => rxosintstarted_out(1),
      RXOSINTSTROBE => rxosintstrobe_in(1),
      RXOSINTSTROBEDONE => rxosintstrobedone_out(1),
      RXOSINTSTROBESTARTED => rxosintstrobestarted_out(1),
      RXOSINTTESTOVRDEN => rxosinttestovrden_in(1),
      RXOSOVRDEN => rxosovrden_in(1),
      RXOUTCLK => rxoutclk_out(1),
      RXOUTCLKFABRIC => rxoutclkfabric_out(1),
      RXOUTCLKPCS => rxoutclkpcs_out(1),
      RXOUTCLKSEL(2 downto 0) => rxoutclksel_in(5 downto 3),
      RXPCOMMAALIGNEN => rxpcommaalignen_in(1),
      RXPCSRESET => rxpcsreset_in(1),
      RXPD(1 downto 0) => rxpd_in(3 downto 2),
      RXPHALIGN => rxphalign_in(1),
      RXPHALIGNDONE => rxphaligndone_out(1),
      RXPHALIGNEN => rxphalignen_in(1),
      RXPHALIGNERR => rxphalignerr_out(1),
      RXPHDLYPD => rxphdlypd_in(1),
      RXPHDLYRESET => rxphdlyreset_in(1),
      RXPHOVRDEN => rxphovrden_in(1),
      RXPLLCLKSEL(1 downto 0) => rxpllclksel_in(3 downto 2),
      RXPMARESET => rxpmareset_in(1),
      RXPMARESETDONE => rxpmaresetdone_out(1),
      RXPOLARITY => rxpolarity_in(1),
      RXPRBSCNTRESET => rxprbscntreset_in(1),
      RXPRBSERR => rxprbserr_out(1),
      RXPRBSLOCKED => rxprbslocked_out(1),
      RXPRBSSEL(3 downto 0) => rxprbssel_in(7 downto 4),
      RXPRGDIVRESETDONE => rxprgdivresetdone_out(1),
      RXPROGDIVRESET => rxprogdivreset_in(1),
      RXQPIEN => rxqpien_in(1),
      RXQPISENN => rxqpisenn_out(1),
      RXQPISENP => rxqpisenp_out(1),
      RXRATE(2 downto 0) => rxrate_in(5 downto 3),
      RXRATEDONE => rxratedone_out(1),
      RXRATEMODE => rxratemode_in(1),
      RXRECCLKOUT => rxrecclkout_out(1),
      RXRESETDONE => rxresetdone_out(1),
      RXSLIDE => rxslide_in(1),
      RXSLIDERDY => rxsliderdy_out(1),
      RXSLIPDONE => rxslipdone_out(1),
      RXSLIPOUTCLK => rxslipoutclk_in(1),
      RXSLIPOUTCLKRDY => rxslipoutclkrdy_out(1),
      RXSLIPPMA => rxslippma_in(1),
      RXSLIPPMARDY => rxslippmardy_out(1),
      RXSTARTOFSEQ(1 downto 0) => rxstartofseq_out(3 downto 2),
      RXSTATUS(2 downto 0) => rxstatus_out(5 downto 3),
      RXSYNCALLIN => rxsyncallin_in(1),
      RXSYNCDONE => rxsyncdone_out(1),
      RXSYNCIN => rxsyncin_in(1),
      RXSYNCMODE => rxsyncmode_in(1),
      RXSYNCOUT => rxsyncout_out(1),
      RXSYSCLKSEL(1 downto 0) => rxsysclksel_in(3 downto 2),
      RXUSERRDY => rxuserrdy_in(1),
      RXUSRCLK => rxusrclk_in(1),
      RXUSRCLK2 => rxusrclk2_in(1),
      RXVALID => rxvalid_out(1),
      SIGVALIDCLK => sigvalidclk_in(1),
      TSTIN(19 downto 0) => B"00000000000000000000",
      TX8B10BBYPASS(7 downto 0) => tx8b10bbypass_in(15 downto 8),
      TX8B10BEN => tx8b10ben_in(1),
      TXBUFDIFFCTRL(2 downto 0) => txbufdiffctrl_in(5 downto 3),
      TXBUFSTATUS(1 downto 0) => txbufstatus_out(3 downto 2),
      TXCOMFINISH => txcomfinish_out(1),
      TXCOMINIT => txcominit_in(1),
      TXCOMSAS => txcomsas_in(1),
      TXCOMWAKE => txcomwake_in(1),
      TXCTRL0(15 downto 0) => txctrl0_in(31 downto 16),
      TXCTRL1(15 downto 0) => txctrl1_in(31 downto 16),
      TXCTRL2(7 downto 0) => txctrl2_in(15 downto 8),
      TXDATA(127 downto 0) => txdata_in(255 downto 128),
      TXDATAEXTENDRSVD(7 downto 0) => txdataextendrsvd_in(15 downto 8),
      TXDEEMPH => txdeemph_in(1),
      TXDETECTRX => txdetectrx_in(1),
      TXDIFFCTRL(3 downto 0) => txdiffctrl_in(7 downto 4),
      TXDIFFPD => txdiffpd_in(1),
      TXDLYBYPASS => txdlybypass_in(1),
      TXDLYEN => txdlyen_in(1),
      TXDLYHOLD => txdlyhold_in(1),
      TXDLYOVRDEN => txdlyovrden_in(1),
      TXDLYSRESET => txdlysreset_in(1),
      TXDLYSRESETDONE => txdlysresetdone_out(1),
      TXDLYUPDOWN => txdlyupdown_in(1),
      TXELECIDLE => txelecidle_in(1),
      TXHEADER(5 downto 0) => txheader_in(11 downto 6),
      TXINHIBIT => txinhibit_in(1),
      TXLATCLK => txlatclk_in(1),
      TXMAINCURSOR(6 downto 0) => txmaincursor_in(13 downto 7),
      TXMARGIN(2 downto 0) => txmargin_in(5 downto 3),
      TXOUTCLK => txoutclk_out(1),
      TXOUTCLKFABRIC => txoutclkfabric_out(1),
      TXOUTCLKPCS => txoutclkpcs_out(1),
      TXOUTCLKSEL(2 downto 0) => txoutclksel_in(5 downto 3),
      TXPCSRESET => txpcsreset_in(1),
      TXPD(1 downto 0) => txpd_in(3 downto 2),
      TXPDELECIDLEMODE => txpdelecidlemode_in(1),
      TXPHALIGN => txphalign_in(1),
      TXPHALIGNDONE => txphaligndone_out(1),
      TXPHALIGNEN => txphalignen_in(1),
      TXPHDLYPD => txphdlypd_in(1),
      TXPHDLYRESET => txphdlyreset_in(1),
      TXPHDLYTSTCLK => txphdlytstclk_in(1),
      TXPHINIT => txphinit_in(1),
      TXPHINITDONE => txphinitdone_out(1),
      TXPHOVRDEN => txphovrden_in(1),
      TXPIPPMEN => txpippmen_in(1),
      TXPIPPMOVRDEN => txpippmovrden_in(1),
      TXPIPPMPD => txpippmpd_in(1),
      TXPIPPMSEL => txpippmsel_in(1),
      TXPIPPMSTEPSIZE(4 downto 0) => txpippmstepsize_in(9 downto 5),
      TXPISOPD => txpisopd_in(1),
      TXPLLCLKSEL(1 downto 0) => txpllclksel_in(3 downto 2),
      TXPMARESET => txpmareset_in(1),
      TXPMARESETDONE => txpmaresetdone_out(1),
      TXPOLARITY => txpolarity_in(1),
      TXPOSTCURSOR(4 downto 0) => txpostcursor_in(9 downto 5),
      TXPOSTCURSORINV => txpostcursorinv_in(1),
      TXPRBSFORCEERR => txprbsforceerr_in(1),
      TXPRBSSEL(3 downto 0) => txprbssel_in(7 downto 4),
      TXPRECURSOR(4 downto 0) => txprecursor_in(9 downto 5),
      TXPRECURSORINV => txprecursorinv_in(1),
      TXPRGDIVRESETDONE => txprgdivresetdone_out(1),
      TXPROGDIVRESET => txprogdivreset_in(1),
      TXQPIBIASEN => txqpibiasen_in(1),
      TXQPISENN => txqpisenn_out(1),
      TXQPISENP => txqpisenp_out(1),
      TXQPISTRONGPDOWN => txqpistrongpdown_in(1),
      TXQPIWEAKPUP => txqpiweakpup_in(1),
      TXRATE(2 downto 0) => txrate_in(5 downto 3),
      TXRATEDONE => txratedone_out(1),
      TXRATEMODE => txratemode_in(1),
      TXRESETDONE => txresetdone_out(1),
      TXSEQUENCE(6 downto 0) => txsequence_in(13 downto 7),
      TXSWING => txswing_in(1),
      TXSYNCALLIN => txsyncallin_in(1),
      TXSYNCDONE => txsyncdone_out(1),
      TXSYNCIN => txsyncin_in(1),
      TXSYNCMODE => txsyncmode_in(1),
      TXSYNCOUT => txsyncout_out(1),
      TXSYSCLKSEL(1 downto 0) => txsysclksel_in(3 downto 2),
      TXUSERRDY => txuserrdy_in(1),
      TXUSRCLK => txusrclk_in(1),
      TXUSRCLK2 => txusrclk2_in(1)
    );
\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST\: unisim.vcomponents.GTHE3_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => X"F800",
      ADAPT_CFG1 => X"0000",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      A_RXOSCALRESET => '0',
      A_RXPROGDIVRESET => '0',
      A_TXPROGDIVRESET => '0',
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CDR_SWAP_MODE_EN => '0',
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "TRUE",
      CLK_COR_KEEP_IDLE => "TRUE",
      CLK_COR_MAX_LAT => 13,
      CLK_COR_MIN_LAT => 11,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100011100",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0000000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG0 => X"60F8",
      CPLL_CFG1 => X"A4AC",
      CPLL_CFG2 => X"5007",
      CPLL_CFG3 => B"00" & X"0",
      CPLL_FBDIV => 5,
      CPLL_FBDIV_45 => 4,
      CPLL_INIT_CFG0 => X"02B2",
      CPLL_INIT_CFG1 => X"00",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DDI_CTRL => B"00",
      DDI_REALIGN_WAIT => 15,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DFE_D_X_REL_POS => '0',
      DFE_VCM_COMP_EN => '0',
      DMONITOR_CFG0 => B"00" & X"00",
      DMONITOR_CFG1 => X"00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "FALSE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER0 => X"0000",
      ES_QUALIFIER1 => X"0000",
      ES_QUALIFIER2 => X"0000",
      ES_QUALIFIER3 => X"0000",
      ES_QUALIFIER4 => X"0000",
      ES_QUAL_MASK0 => X"0000",
      ES_QUAL_MASK1 => X"0000",
      ES_QUAL_MASK2 => X"0000",
      ES_QUAL_MASK3 => X"0000",
      ES_QUAL_MASK4 => X"0000",
      ES_SDATA_MASK0 => X"0000",
      ES_SDATA_MASK1 => X"0000",
      ES_SDATA_MASK2 => X"0000",
      ES_SDATA_MASK3 => X"0000",
      ES_SDATA_MASK4 => X"0000",
      EVODD_PHI_CFG => B"00000000000",
      EYE_SCAN_SWAP_EN => '0',
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "TRUE",
      GEARBOX_MODE => B"00000",
      GM_BIAS_SELECT => '0',
      LOCAL_MASTER => '1',
      OOBDIVCTL => B"10",
      OOB_PWRUP => '1',
      PCI3_AUTO_REALIGN => "OVR_1K_BLK",
      PCI3_PIPE_RX_ELECIDLE => '0',
      PCI3_RX_ASYNC_EBUF_BYPASS => B"00",
      PCI3_RX_ELECIDLE_EI2_ENABLE => '0',
      PCI3_RX_ELECIDLE_H2L_COUNT => B"000000",
      PCI3_RX_ELECIDLE_H2L_DISABLE => B"000",
      PCI3_RX_ELECIDLE_HI_COUNT => B"000000",
      PCI3_RX_ELECIDLE_LP4_DISABLE => '0',
      PCI3_RX_FIFO_DISABLE => '0',
      PCIE_BUFG_DIV_CTRL => X"3508",
      PCIE_RXPCS_CFG_GEN3 => X"02A4",
      PCIE_RXPMA_CFG => X"0040",
      PCIE_TXPCS_CFG_GEN3 => X"24A4",
      PCIE_TXPMA_CFG => X"0040",
      PCS_PCIE_EN => "TRUE",
      PCS_RSVD0 => B"0000000000000000",
      PCS_RSVD1 => B"000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PLL_SEL_MODE_GEN12 => B"11",
      PLL_SEL_MODE_GEN3 => B"11",
      PMA_RSV1 => X"F000",
      PROCESS_PAR => B"010",
      RATE_SW_USE_DRP => '0',
      RESET_POWERSAVE_DISABLE => '0',
      RXBUFRESET_TIME => B"00011",
      RXBUF_ADDR_MODE => "FULL",
      RXBUF_EIDLE_HI_CNT => B"0100",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "TRUE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 0,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 0,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG0 => X"0000",
      RXCDR_CFG0_GEN3 => X"0000",
      RXCDR_CFG1 => X"0000",
      RXCDR_CFG1_GEN3 => X"0000",
      RXCDR_CFG2 => X"0756",
      RXCDR_CFG2_GEN3 => X"07E6",
      RXCDR_CFG3 => X"0000",
      RXCDR_CFG3_GEN3 => X"0000",
      RXCDR_CFG4 => X"0000",
      RXCDR_CFG4_GEN3 => X"0000",
      RXCDR_CFG5 => X"0000",
      RXCDR_CFG5_GEN3 => X"0000",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '1',
      RXCDR_LOCK_CFG0 => X"4480",
      RXCDR_LOCK_CFG1 => X"5FFF",
      RXCDR_LOCK_CFG2 => X"77C3",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXCFOK_CFG0 => X"4000",
      RXCFOK_CFG1 => X"0065",
      RXCFOK_CFG2 => X"002E",
      RXDFELPMRESET_TIME => B"0001111",
      RXDFELPM_KL_CFG0 => X"0000",
      RXDFELPM_KL_CFG1 => X"0002",
      RXDFELPM_KL_CFG2 => X"0000",
      RXDFE_CFG0 => X"0A00",
      RXDFE_CFG1 => X"0000",
      RXDFE_GC_CFG0 => X"0000",
      RXDFE_GC_CFG1 => X"7870",
      RXDFE_GC_CFG2 => X"0000",
      RXDFE_H2_CFG0 => X"0000",
      RXDFE_H2_CFG1 => X"0000",
      RXDFE_H3_CFG0 => X"4000",
      RXDFE_H3_CFG1 => X"0000",
      RXDFE_H4_CFG0 => X"2000",
      RXDFE_H4_CFG1 => X"0003",
      RXDFE_H5_CFG0 => X"2000",
      RXDFE_H5_CFG1 => X"0003",
      RXDFE_H6_CFG0 => X"2000",
      RXDFE_H6_CFG1 => X"0000",
      RXDFE_H7_CFG0 => X"2000",
      RXDFE_H7_CFG1 => X"0000",
      RXDFE_H8_CFG0 => X"2000",
      RXDFE_H8_CFG1 => X"0000",
      RXDFE_H9_CFG0 => X"2000",
      RXDFE_H9_CFG1 => X"0000",
      RXDFE_HA_CFG0 => X"2000",
      RXDFE_HA_CFG1 => X"0000",
      RXDFE_HB_CFG0 => X"2000",
      RXDFE_HB_CFG1 => X"0000",
      RXDFE_HC_CFG0 => X"0000",
      RXDFE_HC_CFG1 => X"0000",
      RXDFE_HD_CFG0 => X"0000",
      RXDFE_HD_CFG1 => X"0000",
      RXDFE_HE_CFG0 => X"0000",
      RXDFE_HE_CFG1 => X"0000",
      RXDFE_HF_CFG0 => X"0000",
      RXDFE_HF_CFG1 => X"0000",
      RXDFE_OS_CFG0 => X"8000",
      RXDFE_OS_CFG1 => X"0000",
      RXDFE_UT_CFG0 => X"8000",
      RXDFE_UT_CFG1 => X"0003",
      RXDFE_VP_CFG0 => X"AA00",
      RXDFE_VP_CFG1 => X"0033",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"0030",
      RXELECIDLE_CFG => "Sigcfg_1",
      RXGBOX_FIFO_INIT_RD_ADDR => 4,
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_CFG => X"0000",
      RXLPM_GC_CFG => X"1000",
      RXLPM_KH_CFG0 => X"0000",
      RXLPM_KH_CFG1 => X"0002",
      RXLPM_OS_CFG0 => X"8000",
      RXLPM_OS_CFG1 => X"0002",
      RXOOB_CFG => B"000000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOUT_DIV => 4,
      RXPCSRESET_TIME => B"00011",
      RXPHBEACON_CFG => X"0000",
      RXPHDLY_CFG => X"2020",
      RXPHSAMP_CFG => X"2100",
      RXPHSLIP_CFG => X"6622",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_CFG0 => B"00",
      RXPI_CFG1 => B"00",
      RXPI_CFG2 => B"00",
      RXPI_CFG3 => B"00",
      RXPI_CFG4 => '1',
      RXPI_CFG5 => '0',
      RXPI_CFG6 => B"000",
      RXPI_LPM => '0',
      RXPI_VREFSEL => '0',
      RXPMACLK_SEL => "DATA",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXPRBS_LINKACQ_CNT => 15,
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "PMA",
      RXSYNC_MULTILANE => '1',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '0',
      RX_AFE_CM_EN => '0',
      RX_BIAS_CFG0 => X"0AB4",
      RX_BUFFER_CFG => B"000000",
      RX_CAPFF_SARC_ENB => '0',
      RX_CLK25_DIV => 4,
      RX_CLKMUX_EN => '1',
      RX_CLK_SLIP_OVRD => B"00000",
      RX_CM_BUF_CFG => B"1010",
      RX_CM_BUF_PD => '0',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"1010",
      RX_CTLE3_LPF => B"00000001",
      RX_DATA_WIDTH => 20,
      RX_DDI_SEL => B"000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFELPM_CFG0 => B"0110",
      RX_DFELPM_CFG1 => '1',
      RX_DFELPM_KLKH_AGC_STUP_EN => '1',
      RX_DFE_AGC_CFG0 => B"10",
      RX_DFE_AGC_CFG1 => B"001",
      RX_DFE_KL_LPM_KH_CFG0 => B"01",
      RX_DFE_KL_LPM_KH_CFG1 => B"001",
      RX_DFE_KL_LPM_KL_CFG0 => B"01",
      RX_DFE_KL_LPM_KL_CFG1 => B"001",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_DIVRESET_TIME => B"00001",
      RX_EN_HI_LR => '0',
      RX_EYESCAN_VS_CODE => B"0000000",
      RX_EYESCAN_VS_NEG_DIR => '0',
      RX_EYESCAN_VS_RANGE => B"00",
      RX_EYESCAN_VS_UT_SIGN => '0',
      RX_FABINT_USRCLK_FLOP => '0',
      RX_INT_DATAWIDTH => 0,
      RX_PMA_POWER_SAVE => '0',
      RX_PROGDIV_CFG => 0.000000,
      RX_SAMPLE_PERIOD => B"111",
      RX_SIG_VALID_DLY => 4,
      RX_SUM_DFETAPREP_EN => '0',
      RX_SUM_IREF_TUNE => B"0000",
      RX_SUM_RES_CTRL => B"00",
      RX_SUM_VCMTUNE => B"0000",
      RX_SUM_VCM_OVWR => '0',
      RX_SUM_VREF_TUNE => B"000",
      RX_TUNE_AFE_OS => B"10",
      RX_WIDEMODE_CDR => '0',
      RX_XCLK_SEL => "RXDES",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"1110",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "FALSE",
      SIM_MODE => "FAST",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => '0',
      SIM_VERSION => 2,
      TAPDLY_SET_TX => B"00",
      TEMPERATUR_PAR => B"0010",
      TERM_RCAL_CFG => B"100001000010000",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV0 => X"00",
      TST_RSV1 => X"00",
      TXBUF_EN => "FALSE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"0009",
      TXDLY_LCFG => X"0050",
      TXDRVBIAS_N => B"1010",
      TXDRVBIAS_P => B"1111",
      TXFIFO_ADDR_CFG => "LOW",
      TXGBOX_FIFO_INIT_RD_ADDR => 4,
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 4,
      TXPCSRESET_TIME => B"00011",
      TXPHDLY_CFG0 => X"2020",
      TXPHDLY_CFG1 => X"0075",
      TXPH_CFG => X"0980",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '1',
      TXPI_CFG4 => '1',
      TXPI_CFG5 => B"000",
      TXPI_GRAY_SEL => '0',
      TXPI_INVSTROBE_SEL => '1',
      TXPI_LPM => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"001",
      TXPI_VREFSEL => '0',
      TXPMARESET_TIME => B"00011",
      TXSYNC_MULTILANE => '1',
      TXSYNC_OVRD => '0',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 4,
      TX_CLKMUX_EN => '1',
      TX_DATA_WIDTH => 20,
      TX_DCD_CFG => B"000010",
      TX_DCD_EN => '0',
      TX_DEEMPH0 => B"010100",
      TX_DEEMPH1 => B"001101",
      TX_DIVRESET_TIME => B"00001",
      TX_DRIVE_MODE => "PIPE",
      TX_EIDLE_ASSERT_DELAY => B"100",
      TX_EIDLE_DEASSERT_DELAY => B"011",
      TX_EML_PHI_TUNE => '0',
      TX_FABINT_USRCLK_FLOP => '0',
      TX_IDLE_DATA_ZERO => '0',
      TX_INT_DATAWIDTH => 0,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001111",
      TX_MARGIN_FULL_1 => B"1001110",
      TX_MARGIN_FULL_2 => B"1001100",
      TX_MARGIN_FULL_3 => B"1001010",
      TX_MARGIN_FULL_4 => B"1001000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000101",
      TX_MARGIN_LOW_2 => B"1000011",
      TX_MARGIN_LOW_3 => B"1000010",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_MODE_SEL => B"000",
      TX_PMADATA_OPT => '0',
      TX_PMA_POWER_SAVE => '0',
      TX_PROGCLK_SEL => "CPLL",
      TX_PROGDIV_CFG => 4.000000,
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => B"00" & X"032",
      TX_RXDETECT_REF => B"100",
      TX_SAMPLE_PERIOD => B"111",
      TX_SARC_LPBK_ENB => '0',
      TX_XCLK_SEL => "TXUSR",
      USE_PCS_CLK_PHASE_SEL => '0',
      WB_MODE => B"00"
    )
        port map (
      BUFGTCE(2 downto 0) => bufgtce_out(8 downto 6),
      BUFGTCEMASK(2 downto 0) => bufgtcemask_out(8 downto 6),
      BUFGTDIV(8 downto 0) => bufgtdiv_out(26 downto 18),
      BUFGTRESET(2 downto 0) => bufgtreset_out(8 downto 6),
      BUFGTRSTMASK(2 downto 0) => bufgtrstmask_out(8 downto 6),
      CFGRESET => cfgreset_in(2),
      CLKRSVD0 => clkrsvd0_in(2),
      CLKRSVD1 => clkrsvd1_in(2),
      CPLLFBCLKLOST => cpllfbclklost_out(2),
      CPLLLOCK => cplllock_out(2),
      CPLLLOCKDETCLK => cplllockdetclk_in(2),
      CPLLLOCKEN => cplllocken_in(2),
      CPLLPD => cpllpd_in(2),
      CPLLREFCLKLOST => cpllrefclklost_out(2),
      CPLLREFCLKSEL(2 downto 0) => cpllrefclksel_in(8 downto 6),
      CPLLRESET => cpllreset_in(2),
      DMONFIFORESET => dmonfiforeset_in(2),
      DMONITORCLK => dmonitorclk_in(2),
      DMONITOROUT(16 downto 0) => dmonitorout_out(50 downto 34),
      DRPADDR(8 downto 0) => drpaddr_in(26 downto 18),
      DRPCLK => drpclk_in(2),
      DRPDI(15 downto 0) => drpdi_in(47 downto 32),
      DRPDO(15 downto 0) => drpdo_out(47 downto 32),
      DRPEN => drpen_in(2),
      DRPRDY => drprdy_out(2),
      DRPWE => drpwe_in(2),
      EVODDPHICALDONE => evoddphicaldone_in(2),
      EVODDPHICALSTART => evoddphicalstart_in(2),
      EVODDPHIDRDEN => evoddphidrden_in(2),
      EVODDPHIDWREN => evoddphidwren_in(2),
      EVODDPHIXRDEN => evoddphixrden_in(2),
      EVODDPHIXWREN => evoddphixwren_in(2),
      EYESCANDATAERROR => eyescandataerror_out(2),
      EYESCANMODE => eyescanmode_in(2),
      EYESCANRESET => eyescanreset_in(2),
      EYESCANTRIGGER => eyescantrigger_in(2),
      GTGREFCLK => gtgrefclk_in(2),
      GTHRXN => gthrxn_in(2),
      GTHRXP => gthrxp_in(2),
      GTHTXN => gthtxn_out(2),
      GTHTXP => gthtxp_out(2),
      GTNORTHREFCLK0 => gtnorthrefclk0_in(2),
      GTNORTHREFCLK1 => gtnorthrefclk1_in(2),
      GTPOWERGOOD => gtpowergood_out(2),
      GTREFCLK0 => gtrefclk0_in(2),
      GTREFCLK1 => gtrefclk1_in(2),
      GTREFCLKMONITOR => gtrefclkmonitor_out(2),
      GTRESETSEL => gtresetsel_in(2),
      GTRSVD(15 downto 0) => gtrsvd_in(47 downto 32),
      GTRXRESET => gtrxreset_in(2),
      GTSOUTHREFCLK0 => gtsouthrefclk0_in(2),
      GTSOUTHREFCLK1 => gtsouthrefclk1_in(2),
      GTTXRESET => gttxreset_in(2),
      LOOPBACK(2 downto 0) => loopback_in(8 downto 6),
      LPBKRXTXSEREN => lpbkrxtxseren_in(2),
      LPBKTXRXSEREN => lpbktxrxseren_in(2),
      PCIEEQRXEQADAPTDONE => pcieeqrxeqadaptdone_in(2),
      PCIERATEGEN3 => pcierategen3_out(2),
      PCIERATEIDLE => pcierateidle_out(2),
      PCIERATEQPLLPD(1 downto 0) => pcierateqpllpd_out(5 downto 4),
      PCIERATEQPLLRESET(1 downto 0) => pcierateqpllreset_out(5 downto 4),
      PCIERSTIDLE => pcierstidle_in(2),
      PCIERSTTXSYNCSTART => pciersttxsyncstart_in(2),
      PCIESYNCTXSYNCDONE => pciesynctxsyncdone_out(2),
      PCIEUSERGEN3RDY => pcieusergen3rdy_out(2),
      PCIEUSERPHYSTATUSRST => pcieuserphystatusrst_out(2),
      PCIEUSERRATEDONE => pcieuserratedone_in(2),
      PCIEUSERRATESTART => pcieuserratestart_out(2),
      PCSRSVDIN(15 downto 0) => pcsrsvdin_in(47 downto 32),
      PCSRSVDIN2(4 downto 0) => pcsrsvdin2_in(14 downto 10),
      PCSRSVDOUT(11 downto 0) => pcsrsvdout_out(35 downto 24),
      PHYSTATUS => phystatus_out(2),
      PINRSRVDAS(7 downto 0) => pinrsrvdas_out(23 downto 16),
      PMARSVDIN(4 downto 0) => pmarsvdin_in(14 downto 10),
      QPLL0CLK => qpll0outclk_out(0),
      QPLL0REFCLK => qpll0outrefclk_out(0),
      QPLL1CLK => qpll1outclk_out(0),
      QPLL1REFCLK => qpll1outrefclk_out(0),
      RESETEXCEPTION => resetexception_out(2),
      RESETOVRD => resetovrd_in(2),
      RSTCLKENTX => rstclkentx_in(2),
      RX8B10BEN => rx8b10ben_in(2),
      RXBUFRESET => rxbufreset_in(2),
      RXBUFSTATUS(2 downto 0) => rxbufstatus_out(8 downto 6),
      RXBYTEISALIGNED => rxbyteisaligned_out(2),
      RXBYTEREALIGN => rxbyterealign_out(2),
      RXCDRFREQRESET => rxcdrfreqreset_in(2),
      RXCDRHOLD => rxcdrhold_in(2),
      RXCDRLOCK => rxcdrlock_out(2),
      RXCDROVRDEN => rxcdrovrden_in(2),
      RXCDRPHDONE => rxcdrphdone_out(2),
      RXCDRRESET => rxcdrreset_in(2),
      RXCDRRESETRSV => rxcdrresetrsv_in(2),
      RXCHANBONDSEQ => rxchanbondseq_out(2),
      RXCHANISALIGNED => rxchanisaligned_out(2),
      RXCHANREALIGN => rxchanrealign_out(2),
      RXCHBONDEN => rxchbonden_in(2),
      RXCHBONDI(4 downto 0) => rxchbondi_in(14 downto 10),
      RXCHBONDLEVEL(2 downto 0) => rxchbondlevel_in(8 downto 6),
      RXCHBONDMASTER => rxchbondmaster_in(2),
      RXCHBONDO(4 downto 0) => rxchbondo_out(14 downto 10),
      RXCHBONDSLAVE => rxchbondslave_in(2),
      RXCLKCORCNT(1 downto 0) => rxclkcorcnt_out(5 downto 4),
      RXCOMINITDET => rxcominitdet_out(2),
      RXCOMMADET => rxcommadet_out(2),
      RXCOMMADETEN => rxcommadeten_in(2),
      RXCOMSASDET => rxcomsasdet_out(2),
      RXCOMWAKEDET => rxcomwakedet_out(2),
      RXCTRL0(15 downto 0) => rxctrl0_out(47 downto 32),
      RXCTRL1(15 downto 0) => rxctrl1_out(47 downto 32),
      RXCTRL2(7 downto 0) => rxctrl2_out(23 downto 16),
      RXCTRL3(7 downto 0) => rxctrl3_out(23 downto 16),
      RXDATA(127 downto 0) => rxdata_out(383 downto 256),
      RXDATAEXTENDRSVD(7 downto 0) => rxdataextendrsvd_out(23 downto 16),
      RXDATAVALID(1 downto 0) => rxdatavalid_out(5 downto 4),
      RXDFEAGCCTRL(1 downto 0) => rxdfeagcctrl_in(5 downto 4),
      RXDFEAGCHOLD => rxdfeagchold_in(2),
      RXDFEAGCOVRDEN => rxdfeagcovrden_in(2),
      RXDFELFHOLD => rxdfelfhold_in(2),
      RXDFELFOVRDEN => rxdfelfovrden_in(2),
      RXDFELPMRESET => rxdfelpmreset_in(2),
      RXDFETAP10HOLD => rxdfetap10hold_in(2),
      RXDFETAP10OVRDEN => rxdfetap10ovrden_in(2),
      RXDFETAP11HOLD => rxdfetap11hold_in(2),
      RXDFETAP11OVRDEN => rxdfetap11ovrden_in(2),
      RXDFETAP12HOLD => rxdfetap12hold_in(2),
      RXDFETAP12OVRDEN => rxdfetap12ovrden_in(2),
      RXDFETAP13HOLD => rxdfetap13hold_in(2),
      RXDFETAP13OVRDEN => rxdfetap13ovrden_in(2),
      RXDFETAP14HOLD => rxdfetap14hold_in(2),
      RXDFETAP14OVRDEN => rxdfetap14ovrden_in(2),
      RXDFETAP15HOLD => rxdfetap15hold_in(2),
      RXDFETAP15OVRDEN => rxdfetap15ovrden_in(2),
      RXDFETAP2HOLD => rxdfetap2hold_in(2),
      RXDFETAP2OVRDEN => rxdfetap2ovrden_in(2),
      RXDFETAP3HOLD => rxdfetap3hold_in(2),
      RXDFETAP3OVRDEN => rxdfetap3ovrden_in(2),
      RXDFETAP4HOLD => rxdfetap4hold_in(2),
      RXDFETAP4OVRDEN => rxdfetap4ovrden_in(2),
      RXDFETAP5HOLD => rxdfetap5hold_in(2),
      RXDFETAP5OVRDEN => rxdfetap5ovrden_in(2),
      RXDFETAP6HOLD => rxdfetap6hold_in(2),
      RXDFETAP6OVRDEN => rxdfetap6ovrden_in(2),
      RXDFETAP7HOLD => rxdfetap7hold_in(2),
      RXDFETAP7OVRDEN => rxdfetap7ovrden_in(2),
      RXDFETAP8HOLD => rxdfetap8hold_in(2),
      RXDFETAP8OVRDEN => rxdfetap8ovrden_in(2),
      RXDFETAP9HOLD => rxdfetap9hold_in(2),
      RXDFETAP9OVRDEN => rxdfetap9ovrden_in(2),
      RXDFEUTHOLD => rxdfeuthold_in(2),
      RXDFEUTOVRDEN => rxdfeutovrden_in(2),
      RXDFEVPHOLD => rxdfevphold_in(2),
      RXDFEVPOVRDEN => rxdfevpovrden_in(2),
      RXDFEVSEN => rxdfevsen_in(2),
      RXDFEXYDEN => rxdfexyden_in(2),
      RXDLYBYPASS => rxdlybypass_in(2),
      RXDLYEN => rxdlyen_in(2),
      RXDLYOVRDEN => rxdlyovrden_in(2),
      RXDLYSRESET => rxdlysreset_in(2),
      RXDLYSRESETDONE => rxdlysresetdone_out(2),
      RXELECIDLE => rxelecidle_out(2),
      RXELECIDLEMODE(1 downto 0) => rxelecidlemode_in(5 downto 4),
      RXGEARBOXSLIP => rxgearboxslip_in(2),
      RXHEADER(5 downto 0) => rxheader_out(17 downto 12),
      RXHEADERVALID(1 downto 0) => rxheadervalid_out(5 downto 4),
      RXLATCLK => rxlatclk_in(2),
      RXLPMEN => rxlpmen_in(2),
      RXLPMGCHOLD => rxlpmgchold_in(2),
      RXLPMGCOVRDEN => rxlpmgcovrden_in(2),
      RXLPMHFHOLD => rxlpmhfhold_in(2),
      RXLPMHFOVRDEN => rxlpmhfovrden_in(2),
      RXLPMLFHOLD => rxlpmlfhold_in(2),
      RXLPMLFKLOVRDEN => rxlpmlfklovrden_in(2),
      RXLPMOSHOLD => rxlpmoshold_in(2),
      RXLPMOSOVRDEN => rxlpmosovrden_in(2),
      RXMCOMMAALIGNEN => rxmcommaalignen_in(2),
      RXMONITOROUT(6 downto 0) => rxmonitorout_out(20 downto 14),
      RXMONITORSEL(1 downto 0) => rxmonitorsel_in(5 downto 4),
      RXOOBRESET => rxoobreset_in(2),
      RXOSCALRESET => rxoscalreset_in(2),
      RXOSHOLD => rxoshold_in(2),
      RXOSINTCFG(3 downto 0) => rxosintcfg_in(11 downto 8),
      RXOSINTDONE => rxosintdone_out(2),
      RXOSINTEN => rxosinten_in(2),
      RXOSINTHOLD => rxosinthold_in(2),
      RXOSINTOVRDEN => rxosintovrden_in(2),
      RXOSINTSTARTED => rxosintstarted_out(2),
      RXOSINTSTROBE => rxosintstrobe_in(2),
      RXOSINTSTROBEDONE => rxosintstrobedone_out(2),
      RXOSINTSTROBESTARTED => rxosintstrobestarted_out(2),
      RXOSINTTESTOVRDEN => rxosinttestovrden_in(2),
      RXOSOVRDEN => rxosovrden_in(2),
      RXOUTCLK => rxoutclk_out(2),
      RXOUTCLKFABRIC => rxoutclkfabric_out(2),
      RXOUTCLKPCS => rxoutclkpcs_out(2),
      RXOUTCLKSEL(2 downto 0) => rxoutclksel_in(8 downto 6),
      RXPCOMMAALIGNEN => rxpcommaalignen_in(2),
      RXPCSRESET => rxpcsreset_in(2),
      RXPD(1 downto 0) => rxpd_in(5 downto 4),
      RXPHALIGN => rxphalign_in(2),
      RXPHALIGNDONE => rxphaligndone_out(2),
      RXPHALIGNEN => rxphalignen_in(2),
      RXPHALIGNERR => rxphalignerr_out(2),
      RXPHDLYPD => rxphdlypd_in(2),
      RXPHDLYRESET => rxphdlyreset_in(2),
      RXPHOVRDEN => rxphovrden_in(2),
      RXPLLCLKSEL(1 downto 0) => rxpllclksel_in(5 downto 4),
      RXPMARESET => rxpmareset_in(2),
      RXPMARESETDONE => rxpmaresetdone_out(2),
      RXPOLARITY => rxpolarity_in(2),
      RXPRBSCNTRESET => rxprbscntreset_in(2),
      RXPRBSERR => rxprbserr_out(2),
      RXPRBSLOCKED => rxprbslocked_out(2),
      RXPRBSSEL(3 downto 0) => rxprbssel_in(11 downto 8),
      RXPRGDIVRESETDONE => rxprgdivresetdone_out(2),
      RXPROGDIVRESET => rxprogdivreset_in(2),
      RXQPIEN => rxqpien_in(2),
      RXQPISENN => rxqpisenn_out(2),
      RXQPISENP => rxqpisenp_out(2),
      RXRATE(2 downto 0) => rxrate_in(8 downto 6),
      RXRATEDONE => rxratedone_out(2),
      RXRATEMODE => rxratemode_in(2),
      RXRECCLKOUT => rxrecclkout_out(2),
      RXRESETDONE => rxresetdone_out(2),
      RXSLIDE => rxslide_in(2),
      RXSLIDERDY => rxsliderdy_out(2),
      RXSLIPDONE => rxslipdone_out(2),
      RXSLIPOUTCLK => rxslipoutclk_in(2),
      RXSLIPOUTCLKRDY => rxslipoutclkrdy_out(2),
      RXSLIPPMA => rxslippma_in(2),
      RXSLIPPMARDY => rxslippmardy_out(2),
      RXSTARTOFSEQ(1 downto 0) => rxstartofseq_out(5 downto 4),
      RXSTATUS(2 downto 0) => rxstatus_out(8 downto 6),
      RXSYNCALLIN => rxsyncallin_in(2),
      RXSYNCDONE => rxsyncdone_out(2),
      RXSYNCIN => rxsyncin_in(2),
      RXSYNCMODE => rxsyncmode_in(2),
      RXSYNCOUT => rxsyncout_out(2),
      RXSYSCLKSEL(1 downto 0) => rxsysclksel_in(5 downto 4),
      RXUSERRDY => rxuserrdy_in(2),
      RXUSRCLK => rxusrclk_in(2),
      RXUSRCLK2 => rxusrclk2_in(2),
      RXVALID => rxvalid_out(2),
      SIGVALIDCLK => sigvalidclk_in(2),
      TSTIN(19 downto 0) => B"00000000000000000000",
      TX8B10BBYPASS(7 downto 0) => tx8b10bbypass_in(23 downto 16),
      TX8B10BEN => tx8b10ben_in(2),
      TXBUFDIFFCTRL(2 downto 0) => txbufdiffctrl_in(8 downto 6),
      TXBUFSTATUS(1 downto 0) => txbufstatus_out(5 downto 4),
      TXCOMFINISH => txcomfinish_out(2),
      TXCOMINIT => txcominit_in(2),
      TXCOMSAS => txcomsas_in(2),
      TXCOMWAKE => txcomwake_in(2),
      TXCTRL0(15 downto 0) => txctrl0_in(47 downto 32),
      TXCTRL1(15 downto 0) => txctrl1_in(47 downto 32),
      TXCTRL2(7 downto 0) => txctrl2_in(23 downto 16),
      TXDATA(127 downto 0) => txdata_in(383 downto 256),
      TXDATAEXTENDRSVD(7 downto 0) => txdataextendrsvd_in(23 downto 16),
      TXDEEMPH => txdeemph_in(2),
      TXDETECTRX => txdetectrx_in(2),
      TXDIFFCTRL(3 downto 0) => txdiffctrl_in(11 downto 8),
      TXDIFFPD => txdiffpd_in(2),
      TXDLYBYPASS => txdlybypass_in(2),
      TXDLYEN => txdlyen_in(2),
      TXDLYHOLD => txdlyhold_in(2),
      TXDLYOVRDEN => txdlyovrden_in(2),
      TXDLYSRESET => txdlysreset_in(2),
      TXDLYSRESETDONE => txdlysresetdone_out(2),
      TXDLYUPDOWN => txdlyupdown_in(2),
      TXELECIDLE => txelecidle_in(2),
      TXHEADER(5 downto 0) => txheader_in(17 downto 12),
      TXINHIBIT => txinhibit_in(2),
      TXLATCLK => txlatclk_in(2),
      TXMAINCURSOR(6 downto 0) => txmaincursor_in(20 downto 14),
      TXMARGIN(2 downto 0) => txmargin_in(8 downto 6),
      TXOUTCLK => txoutclk_out(2),
      TXOUTCLKFABRIC => txoutclkfabric_out(2),
      TXOUTCLKPCS => txoutclkpcs_out(2),
      TXOUTCLKSEL(2 downto 0) => txoutclksel_in(8 downto 6),
      TXPCSRESET => txpcsreset_in(2),
      TXPD(1 downto 0) => txpd_in(5 downto 4),
      TXPDELECIDLEMODE => txpdelecidlemode_in(2),
      TXPHALIGN => txphalign_in(2),
      TXPHALIGNDONE => txphaligndone_out(2),
      TXPHALIGNEN => txphalignen_in(2),
      TXPHDLYPD => txphdlypd_in(2),
      TXPHDLYRESET => txphdlyreset_in(2),
      TXPHDLYTSTCLK => txphdlytstclk_in(2),
      TXPHINIT => txphinit_in(2),
      TXPHINITDONE => txphinitdone_out(2),
      TXPHOVRDEN => txphovrden_in(2),
      TXPIPPMEN => txpippmen_in(2),
      TXPIPPMOVRDEN => txpippmovrden_in(2),
      TXPIPPMPD => txpippmpd_in(2),
      TXPIPPMSEL => txpippmsel_in(2),
      TXPIPPMSTEPSIZE(4 downto 0) => txpippmstepsize_in(14 downto 10),
      TXPISOPD => txpisopd_in(2),
      TXPLLCLKSEL(1 downto 0) => txpllclksel_in(5 downto 4),
      TXPMARESET => txpmareset_in(2),
      TXPMARESETDONE => txpmaresetdone_out(2),
      TXPOLARITY => txpolarity_in(2),
      TXPOSTCURSOR(4 downto 0) => txpostcursor_in(14 downto 10),
      TXPOSTCURSORINV => txpostcursorinv_in(2),
      TXPRBSFORCEERR => txprbsforceerr_in(2),
      TXPRBSSEL(3 downto 0) => txprbssel_in(11 downto 8),
      TXPRECURSOR(4 downto 0) => txprecursor_in(14 downto 10),
      TXPRECURSORINV => txprecursorinv_in(2),
      TXPRGDIVRESETDONE => txprgdivresetdone_out(2),
      TXPROGDIVRESET => txprogdivreset_in(2),
      TXQPIBIASEN => txqpibiasen_in(2),
      TXQPISENN => txqpisenn_out(2),
      TXQPISENP => txqpisenp_out(2),
      TXQPISTRONGPDOWN => txqpistrongpdown_in(2),
      TXQPIWEAKPUP => txqpiweakpup_in(2),
      TXRATE(2 downto 0) => txrate_in(8 downto 6),
      TXRATEDONE => txratedone_out(2),
      TXRATEMODE => txratemode_in(2),
      TXRESETDONE => txresetdone_out(2),
      TXSEQUENCE(6 downto 0) => txsequence_in(20 downto 14),
      TXSWING => txswing_in(2),
      TXSYNCALLIN => txsyncallin_in(2),
      TXSYNCDONE => txsyncdone_out(2),
      TXSYNCIN => txsyncin_in(2),
      TXSYNCMODE => txsyncmode_in(2),
      TXSYNCOUT => txsyncout_out(2),
      TXSYSCLKSEL(1 downto 0) => txsysclksel_in(5 downto 4),
      TXUSERRDY => txuserrdy_in(2),
      TXUSRCLK => txusrclk_in(2),
      TXUSRCLK2 => txusrclk2_in(2)
    );
\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST\: unisim.vcomponents.GTHE3_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => X"F800",
      ADAPT_CFG1 => X"0000",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      A_RXOSCALRESET => '0',
      A_RXPROGDIVRESET => '0',
      A_TXPROGDIVRESET => '0',
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CDR_SWAP_MODE_EN => '0',
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "TRUE",
      CLK_COR_KEEP_IDLE => "TRUE",
      CLK_COR_MAX_LAT => 13,
      CLK_COR_MIN_LAT => 11,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100011100",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0000000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG0 => X"60F8",
      CPLL_CFG1 => X"A4AC",
      CPLL_CFG2 => X"5007",
      CPLL_CFG3 => B"00" & X"0",
      CPLL_FBDIV => 5,
      CPLL_FBDIV_45 => 4,
      CPLL_INIT_CFG0 => X"02B2",
      CPLL_INIT_CFG1 => X"00",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DDI_CTRL => B"00",
      DDI_REALIGN_WAIT => 15,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DFE_D_X_REL_POS => '0',
      DFE_VCM_COMP_EN => '0',
      DMONITOR_CFG0 => B"00" & X"00",
      DMONITOR_CFG1 => X"00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "FALSE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER0 => X"0000",
      ES_QUALIFIER1 => X"0000",
      ES_QUALIFIER2 => X"0000",
      ES_QUALIFIER3 => X"0000",
      ES_QUALIFIER4 => X"0000",
      ES_QUAL_MASK0 => X"0000",
      ES_QUAL_MASK1 => X"0000",
      ES_QUAL_MASK2 => X"0000",
      ES_QUAL_MASK3 => X"0000",
      ES_QUAL_MASK4 => X"0000",
      ES_SDATA_MASK0 => X"0000",
      ES_SDATA_MASK1 => X"0000",
      ES_SDATA_MASK2 => X"0000",
      ES_SDATA_MASK3 => X"0000",
      ES_SDATA_MASK4 => X"0000",
      EVODD_PHI_CFG => B"00000000000",
      EYE_SCAN_SWAP_EN => '0',
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "TRUE",
      GEARBOX_MODE => B"00000",
      GM_BIAS_SELECT => '0',
      LOCAL_MASTER => '1',
      OOBDIVCTL => B"10",
      OOB_PWRUP => '1',
      PCI3_AUTO_REALIGN => "OVR_1K_BLK",
      PCI3_PIPE_RX_ELECIDLE => '0',
      PCI3_RX_ASYNC_EBUF_BYPASS => B"00",
      PCI3_RX_ELECIDLE_EI2_ENABLE => '0',
      PCI3_RX_ELECIDLE_H2L_COUNT => B"000000",
      PCI3_RX_ELECIDLE_H2L_DISABLE => B"000",
      PCI3_RX_ELECIDLE_HI_COUNT => B"000000",
      PCI3_RX_ELECIDLE_LP4_DISABLE => '0',
      PCI3_RX_FIFO_DISABLE => '0',
      PCIE_BUFG_DIV_CTRL => X"3508",
      PCIE_RXPCS_CFG_GEN3 => X"02A4",
      PCIE_RXPMA_CFG => X"0040",
      PCIE_TXPCS_CFG_GEN3 => X"24A4",
      PCIE_TXPMA_CFG => X"0040",
      PCS_PCIE_EN => "TRUE",
      PCS_RSVD0 => B"0000000000000000",
      PCS_RSVD1 => B"000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PLL_SEL_MODE_GEN12 => B"11",
      PLL_SEL_MODE_GEN3 => B"11",
      PMA_RSV1 => X"F000",
      PROCESS_PAR => B"010",
      RATE_SW_USE_DRP => '0',
      RESET_POWERSAVE_DISABLE => '0',
      RXBUFRESET_TIME => B"00011",
      RXBUF_ADDR_MODE => "FULL",
      RXBUF_EIDLE_HI_CNT => B"0100",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "TRUE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 0,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 0,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG0 => X"0000",
      RXCDR_CFG0_GEN3 => X"0000",
      RXCDR_CFG1 => X"0000",
      RXCDR_CFG1_GEN3 => X"0000",
      RXCDR_CFG2 => X"0756",
      RXCDR_CFG2_GEN3 => X"07E6",
      RXCDR_CFG3 => X"0000",
      RXCDR_CFG3_GEN3 => X"0000",
      RXCDR_CFG4 => X"0000",
      RXCDR_CFG4_GEN3 => X"0000",
      RXCDR_CFG5 => X"0000",
      RXCDR_CFG5_GEN3 => X"0000",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '1',
      RXCDR_LOCK_CFG0 => X"4480",
      RXCDR_LOCK_CFG1 => X"5FFF",
      RXCDR_LOCK_CFG2 => X"77C3",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXCFOK_CFG0 => X"4000",
      RXCFOK_CFG1 => X"0065",
      RXCFOK_CFG2 => X"002E",
      RXDFELPMRESET_TIME => B"0001111",
      RXDFELPM_KL_CFG0 => X"0000",
      RXDFELPM_KL_CFG1 => X"0002",
      RXDFELPM_KL_CFG2 => X"0000",
      RXDFE_CFG0 => X"0A00",
      RXDFE_CFG1 => X"0000",
      RXDFE_GC_CFG0 => X"0000",
      RXDFE_GC_CFG1 => X"7870",
      RXDFE_GC_CFG2 => X"0000",
      RXDFE_H2_CFG0 => X"0000",
      RXDFE_H2_CFG1 => X"0000",
      RXDFE_H3_CFG0 => X"4000",
      RXDFE_H3_CFG1 => X"0000",
      RXDFE_H4_CFG0 => X"2000",
      RXDFE_H4_CFG1 => X"0003",
      RXDFE_H5_CFG0 => X"2000",
      RXDFE_H5_CFG1 => X"0003",
      RXDFE_H6_CFG0 => X"2000",
      RXDFE_H6_CFG1 => X"0000",
      RXDFE_H7_CFG0 => X"2000",
      RXDFE_H7_CFG1 => X"0000",
      RXDFE_H8_CFG0 => X"2000",
      RXDFE_H8_CFG1 => X"0000",
      RXDFE_H9_CFG0 => X"2000",
      RXDFE_H9_CFG1 => X"0000",
      RXDFE_HA_CFG0 => X"2000",
      RXDFE_HA_CFG1 => X"0000",
      RXDFE_HB_CFG0 => X"2000",
      RXDFE_HB_CFG1 => X"0000",
      RXDFE_HC_CFG0 => X"0000",
      RXDFE_HC_CFG1 => X"0000",
      RXDFE_HD_CFG0 => X"0000",
      RXDFE_HD_CFG1 => X"0000",
      RXDFE_HE_CFG0 => X"0000",
      RXDFE_HE_CFG1 => X"0000",
      RXDFE_HF_CFG0 => X"0000",
      RXDFE_HF_CFG1 => X"0000",
      RXDFE_OS_CFG0 => X"8000",
      RXDFE_OS_CFG1 => X"0000",
      RXDFE_UT_CFG0 => X"8000",
      RXDFE_UT_CFG1 => X"0003",
      RXDFE_VP_CFG0 => X"AA00",
      RXDFE_VP_CFG1 => X"0033",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"0030",
      RXELECIDLE_CFG => "Sigcfg_1",
      RXGBOX_FIFO_INIT_RD_ADDR => 4,
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_CFG => X"0000",
      RXLPM_GC_CFG => X"1000",
      RXLPM_KH_CFG0 => X"0000",
      RXLPM_KH_CFG1 => X"0002",
      RXLPM_OS_CFG0 => X"8000",
      RXLPM_OS_CFG1 => X"0002",
      RXOOB_CFG => B"000000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOUT_DIV => 4,
      RXPCSRESET_TIME => B"00011",
      RXPHBEACON_CFG => X"0000",
      RXPHDLY_CFG => X"2020",
      RXPHSAMP_CFG => X"2100",
      RXPHSLIP_CFG => X"6622",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_CFG0 => B"00",
      RXPI_CFG1 => B"00",
      RXPI_CFG2 => B"00",
      RXPI_CFG3 => B"00",
      RXPI_CFG4 => '1',
      RXPI_CFG5 => '0',
      RXPI_CFG6 => B"000",
      RXPI_LPM => '0',
      RXPI_VREFSEL => '0',
      RXPMACLK_SEL => "DATA",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXPRBS_LINKACQ_CNT => 15,
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "PMA",
      RXSYNC_MULTILANE => '1',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '0',
      RX_AFE_CM_EN => '0',
      RX_BIAS_CFG0 => X"0AB4",
      RX_BUFFER_CFG => B"000000",
      RX_CAPFF_SARC_ENB => '0',
      RX_CLK25_DIV => 4,
      RX_CLKMUX_EN => '1',
      RX_CLK_SLIP_OVRD => B"00000",
      RX_CM_BUF_CFG => B"1010",
      RX_CM_BUF_PD => '0',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"1010",
      RX_CTLE3_LPF => B"00000001",
      RX_DATA_WIDTH => 20,
      RX_DDI_SEL => B"000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFELPM_CFG0 => B"0110",
      RX_DFELPM_CFG1 => '1',
      RX_DFELPM_KLKH_AGC_STUP_EN => '1',
      RX_DFE_AGC_CFG0 => B"10",
      RX_DFE_AGC_CFG1 => B"001",
      RX_DFE_KL_LPM_KH_CFG0 => B"01",
      RX_DFE_KL_LPM_KH_CFG1 => B"001",
      RX_DFE_KL_LPM_KL_CFG0 => B"01",
      RX_DFE_KL_LPM_KL_CFG1 => B"001",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_DIVRESET_TIME => B"00001",
      RX_EN_HI_LR => '0',
      RX_EYESCAN_VS_CODE => B"0000000",
      RX_EYESCAN_VS_NEG_DIR => '0',
      RX_EYESCAN_VS_RANGE => B"00",
      RX_EYESCAN_VS_UT_SIGN => '0',
      RX_FABINT_USRCLK_FLOP => '0',
      RX_INT_DATAWIDTH => 0,
      RX_PMA_POWER_SAVE => '0',
      RX_PROGDIV_CFG => 0.000000,
      RX_SAMPLE_PERIOD => B"111",
      RX_SIG_VALID_DLY => 4,
      RX_SUM_DFETAPREP_EN => '0',
      RX_SUM_IREF_TUNE => B"0000",
      RX_SUM_RES_CTRL => B"00",
      RX_SUM_VCMTUNE => B"0000",
      RX_SUM_VCM_OVWR => '0',
      RX_SUM_VREF_TUNE => B"000",
      RX_TUNE_AFE_OS => B"10",
      RX_WIDEMODE_CDR => '0',
      RX_XCLK_SEL => "RXDES",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"1110",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "FALSE",
      SIM_MODE => "FAST",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => '0',
      SIM_VERSION => 2,
      TAPDLY_SET_TX => B"00",
      TEMPERATUR_PAR => B"0010",
      TERM_RCAL_CFG => B"100001000010000",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV0 => X"00",
      TST_RSV1 => X"00",
      TXBUF_EN => "FALSE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"0009",
      TXDLY_LCFG => X"0050",
      TXDRVBIAS_N => B"1010",
      TXDRVBIAS_P => B"1111",
      TXFIFO_ADDR_CFG => "LOW",
      TXGBOX_FIFO_INIT_RD_ADDR => 4,
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 4,
      TXPCSRESET_TIME => B"00011",
      TXPHDLY_CFG0 => X"2020",
      TXPHDLY_CFG1 => X"0075",
      TXPH_CFG => X"0980",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '1',
      TXPI_CFG4 => '1',
      TXPI_CFG5 => B"000",
      TXPI_GRAY_SEL => '0',
      TXPI_INVSTROBE_SEL => '1',
      TXPI_LPM => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"001",
      TXPI_VREFSEL => '0',
      TXPMARESET_TIME => B"00011",
      TXSYNC_MULTILANE => '1',
      TXSYNC_OVRD => '0',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 4,
      TX_CLKMUX_EN => '1',
      TX_DATA_WIDTH => 20,
      TX_DCD_CFG => B"000010",
      TX_DCD_EN => '0',
      TX_DEEMPH0 => B"010100",
      TX_DEEMPH1 => B"001101",
      TX_DIVRESET_TIME => B"00001",
      TX_DRIVE_MODE => "PIPE",
      TX_EIDLE_ASSERT_DELAY => B"100",
      TX_EIDLE_DEASSERT_DELAY => B"011",
      TX_EML_PHI_TUNE => '0',
      TX_FABINT_USRCLK_FLOP => '0',
      TX_IDLE_DATA_ZERO => '0',
      TX_INT_DATAWIDTH => 0,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001111",
      TX_MARGIN_FULL_1 => B"1001110",
      TX_MARGIN_FULL_2 => B"1001100",
      TX_MARGIN_FULL_3 => B"1001010",
      TX_MARGIN_FULL_4 => B"1001000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000101",
      TX_MARGIN_LOW_2 => B"1000011",
      TX_MARGIN_LOW_3 => B"1000010",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_MODE_SEL => B"000",
      TX_PMADATA_OPT => '0',
      TX_PMA_POWER_SAVE => '0',
      TX_PROGCLK_SEL => "CPLL",
      TX_PROGDIV_CFG => 4.000000,
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => B"00" & X"032",
      TX_RXDETECT_REF => B"100",
      TX_SAMPLE_PERIOD => B"111",
      TX_SARC_LPBK_ENB => '0',
      TX_XCLK_SEL => "TXUSR",
      USE_PCS_CLK_PHASE_SEL => '0',
      WB_MODE => B"00"
    )
        port map (
      BUFGTCE(2 downto 0) => bufgtce_out(11 downto 9),
      BUFGTCEMASK(2 downto 0) => bufgtcemask_out(11 downto 9),
      BUFGTDIV(8 downto 0) => bufgtdiv_out(35 downto 27),
      BUFGTRESET(2 downto 0) => bufgtreset_out(11 downto 9),
      BUFGTRSTMASK(2 downto 0) => bufgtrstmask_out(11 downto 9),
      CFGRESET => cfgreset_in(3),
      CLKRSVD0 => clkrsvd0_in(3),
      CLKRSVD1 => clkrsvd1_in(3),
      CPLLFBCLKLOST => cpllfbclklost_out(3),
      CPLLLOCK => cplllock_out(3),
      CPLLLOCKDETCLK => cplllockdetclk_in(3),
      CPLLLOCKEN => cplllocken_in(3),
      CPLLPD => cpllpd_in(3),
      CPLLREFCLKLOST => cpllrefclklost_out(3),
      CPLLREFCLKSEL(2 downto 0) => cpllrefclksel_in(11 downto 9),
      CPLLRESET => cpllreset_in(3),
      DMONFIFORESET => dmonfiforeset_in(3),
      DMONITORCLK => dmonitorclk_in(3),
      DMONITOROUT(16 downto 0) => dmonitorout_out(67 downto 51),
      DRPADDR(8 downto 0) => drpaddr_in(35 downto 27),
      DRPCLK => drpclk_in(3),
      DRPDI(15 downto 0) => drpdi_in(63 downto 48),
      DRPDO(15 downto 0) => drpdo_out(63 downto 48),
      DRPEN => drpen_in(3),
      DRPRDY => drprdy_out(3),
      DRPWE => drpwe_in(3),
      EVODDPHICALDONE => evoddphicaldone_in(3),
      EVODDPHICALSTART => evoddphicalstart_in(3),
      EVODDPHIDRDEN => evoddphidrden_in(3),
      EVODDPHIDWREN => evoddphidwren_in(3),
      EVODDPHIXRDEN => evoddphixrden_in(3),
      EVODDPHIXWREN => evoddphixwren_in(3),
      EYESCANDATAERROR => eyescandataerror_out(3),
      EYESCANMODE => eyescanmode_in(3),
      EYESCANRESET => eyescanreset_in(3),
      EYESCANTRIGGER => eyescantrigger_in(3),
      GTGREFCLK => gtgrefclk_in(3),
      GTHRXN => gthrxn_in(3),
      GTHRXP => gthrxp_in(3),
      GTHTXN => gthtxn_out(3),
      GTHTXP => gthtxp_out(3),
      GTNORTHREFCLK0 => gtnorthrefclk0_in(3),
      GTNORTHREFCLK1 => gtnorthrefclk1_in(3),
      GTPOWERGOOD => gtpowergood_out(3),
      GTREFCLK0 => gtrefclk0_in(3),
      GTREFCLK1 => gtrefclk1_in(3),
      GTREFCLKMONITOR => gtrefclkmonitor_out(3),
      GTRESETSEL => gtresetsel_in(3),
      GTRSVD(15 downto 0) => gtrsvd_in(63 downto 48),
      GTRXRESET => gtrxreset_in(3),
      GTSOUTHREFCLK0 => gtsouthrefclk0_in(3),
      GTSOUTHREFCLK1 => gtsouthrefclk1_in(3),
      GTTXRESET => gttxreset_in(3),
      LOOPBACK(2 downto 0) => loopback_in(11 downto 9),
      LPBKRXTXSEREN => lpbkrxtxseren_in(3),
      LPBKTXRXSEREN => lpbktxrxseren_in(3),
      PCIEEQRXEQADAPTDONE => pcieeqrxeqadaptdone_in(3),
      PCIERATEGEN3 => pcierategen3_out(3),
      PCIERATEIDLE => pcierateidle_out(3),
      PCIERATEQPLLPD(1 downto 0) => pcierateqpllpd_out(7 downto 6),
      PCIERATEQPLLRESET(1 downto 0) => pcierateqpllreset_out(7 downto 6),
      PCIERSTIDLE => pcierstidle_in(3),
      PCIERSTTXSYNCSTART => pciersttxsyncstart_in(3),
      PCIESYNCTXSYNCDONE => pciesynctxsyncdone_out(3),
      PCIEUSERGEN3RDY => pcieusergen3rdy_out(3),
      PCIEUSERPHYSTATUSRST => pcieuserphystatusrst_out(3),
      PCIEUSERRATEDONE => pcieuserratedone_in(3),
      PCIEUSERRATESTART => pcieuserratestart_out(3),
      PCSRSVDIN(15 downto 0) => pcsrsvdin_in(63 downto 48),
      PCSRSVDIN2(4 downto 0) => pcsrsvdin2_in(19 downto 15),
      PCSRSVDOUT(11 downto 0) => pcsrsvdout_out(47 downto 36),
      PHYSTATUS => phystatus_out(3),
      PINRSRVDAS(7 downto 0) => pinrsrvdas_out(31 downto 24),
      PMARSVDIN(4 downto 0) => pmarsvdin_in(19 downto 15),
      QPLL0CLK => qpll0outclk_out(0),
      QPLL0REFCLK => qpll0outrefclk_out(0),
      QPLL1CLK => qpll1outclk_out(0),
      QPLL1REFCLK => qpll1outrefclk_out(0),
      RESETEXCEPTION => resetexception_out(3),
      RESETOVRD => resetovrd_in(3),
      RSTCLKENTX => rstclkentx_in(3),
      RX8B10BEN => rx8b10ben_in(3),
      RXBUFRESET => rxbufreset_in(3),
      RXBUFSTATUS(2 downto 0) => rxbufstatus_out(11 downto 9),
      RXBYTEISALIGNED => rxbyteisaligned_out(3),
      RXBYTEREALIGN => rxbyterealign_out(3),
      RXCDRFREQRESET => rxcdrfreqreset_in(3),
      RXCDRHOLD => rxcdrhold_in(3),
      RXCDRLOCK => rxcdrlock_out(3),
      RXCDROVRDEN => rxcdrovrden_in(3),
      RXCDRPHDONE => rxcdrphdone_out(3),
      RXCDRRESET => rxcdrreset_in(3),
      RXCDRRESETRSV => rxcdrresetrsv_in(3),
      RXCHANBONDSEQ => rxchanbondseq_out(3),
      RXCHANISALIGNED => rxchanisaligned_out(3),
      RXCHANREALIGN => rxchanrealign_out(3),
      RXCHBONDEN => rxchbonden_in(3),
      RXCHBONDI(4 downto 0) => rxchbondi_in(19 downto 15),
      RXCHBONDLEVEL(2 downto 0) => rxchbondlevel_in(11 downto 9),
      RXCHBONDMASTER => rxchbondmaster_in(3),
      RXCHBONDO(4 downto 0) => rxchbondo_out(19 downto 15),
      RXCHBONDSLAVE => rxchbondslave_in(3),
      RXCLKCORCNT(1 downto 0) => rxclkcorcnt_out(7 downto 6),
      RXCOMINITDET => rxcominitdet_out(3),
      RXCOMMADET => rxcommadet_out(3),
      RXCOMMADETEN => rxcommadeten_in(3),
      RXCOMSASDET => rxcomsasdet_out(3),
      RXCOMWAKEDET => rxcomwakedet_out(3),
      RXCTRL0(15 downto 0) => rxctrl0_out(63 downto 48),
      RXCTRL1(15 downto 0) => rxctrl1_out(63 downto 48),
      RXCTRL2(7 downto 0) => rxctrl2_out(31 downto 24),
      RXCTRL3(7 downto 0) => rxctrl3_out(31 downto 24),
      RXDATA(127 downto 0) => rxdata_out(511 downto 384),
      RXDATAEXTENDRSVD(7 downto 0) => rxdataextendrsvd_out(31 downto 24),
      RXDATAVALID(1 downto 0) => rxdatavalid_out(7 downto 6),
      RXDFEAGCCTRL(1 downto 0) => rxdfeagcctrl_in(7 downto 6),
      RXDFEAGCHOLD => rxdfeagchold_in(3),
      RXDFEAGCOVRDEN => rxdfeagcovrden_in(3),
      RXDFELFHOLD => rxdfelfhold_in(3),
      RXDFELFOVRDEN => rxdfelfovrden_in(3),
      RXDFELPMRESET => rxdfelpmreset_in(3),
      RXDFETAP10HOLD => rxdfetap10hold_in(3),
      RXDFETAP10OVRDEN => rxdfetap10ovrden_in(3),
      RXDFETAP11HOLD => rxdfetap11hold_in(3),
      RXDFETAP11OVRDEN => rxdfetap11ovrden_in(3),
      RXDFETAP12HOLD => rxdfetap12hold_in(3),
      RXDFETAP12OVRDEN => rxdfetap12ovrden_in(3),
      RXDFETAP13HOLD => rxdfetap13hold_in(3),
      RXDFETAP13OVRDEN => rxdfetap13ovrden_in(3),
      RXDFETAP14HOLD => rxdfetap14hold_in(3),
      RXDFETAP14OVRDEN => rxdfetap14ovrden_in(3),
      RXDFETAP15HOLD => rxdfetap15hold_in(3),
      RXDFETAP15OVRDEN => rxdfetap15ovrden_in(3),
      RXDFETAP2HOLD => rxdfetap2hold_in(3),
      RXDFETAP2OVRDEN => rxdfetap2ovrden_in(3),
      RXDFETAP3HOLD => rxdfetap3hold_in(3),
      RXDFETAP3OVRDEN => rxdfetap3ovrden_in(3),
      RXDFETAP4HOLD => rxdfetap4hold_in(3),
      RXDFETAP4OVRDEN => rxdfetap4ovrden_in(3),
      RXDFETAP5HOLD => rxdfetap5hold_in(3),
      RXDFETAP5OVRDEN => rxdfetap5ovrden_in(3),
      RXDFETAP6HOLD => rxdfetap6hold_in(3),
      RXDFETAP6OVRDEN => rxdfetap6ovrden_in(3),
      RXDFETAP7HOLD => rxdfetap7hold_in(3),
      RXDFETAP7OVRDEN => rxdfetap7ovrden_in(3),
      RXDFETAP8HOLD => rxdfetap8hold_in(3),
      RXDFETAP8OVRDEN => rxdfetap8ovrden_in(3),
      RXDFETAP9HOLD => rxdfetap9hold_in(3),
      RXDFETAP9OVRDEN => rxdfetap9ovrden_in(3),
      RXDFEUTHOLD => rxdfeuthold_in(3),
      RXDFEUTOVRDEN => rxdfeutovrden_in(3),
      RXDFEVPHOLD => rxdfevphold_in(3),
      RXDFEVPOVRDEN => rxdfevpovrden_in(3),
      RXDFEVSEN => rxdfevsen_in(3),
      RXDFEXYDEN => rxdfexyden_in(3),
      RXDLYBYPASS => rxdlybypass_in(3),
      RXDLYEN => rxdlyen_in(3),
      RXDLYOVRDEN => rxdlyovrden_in(3),
      RXDLYSRESET => rxdlysreset_in(3),
      RXDLYSRESETDONE => rxdlysresetdone_out(3),
      RXELECIDLE => rxelecidle_out(3),
      RXELECIDLEMODE(1 downto 0) => rxelecidlemode_in(7 downto 6),
      RXGEARBOXSLIP => rxgearboxslip_in(3),
      RXHEADER(5 downto 0) => rxheader_out(23 downto 18),
      RXHEADERVALID(1 downto 0) => rxheadervalid_out(7 downto 6),
      RXLATCLK => rxlatclk_in(3),
      RXLPMEN => rxlpmen_in(3),
      RXLPMGCHOLD => rxlpmgchold_in(3),
      RXLPMGCOVRDEN => rxlpmgcovrden_in(3),
      RXLPMHFHOLD => rxlpmhfhold_in(3),
      RXLPMHFOVRDEN => rxlpmhfovrden_in(3),
      RXLPMLFHOLD => rxlpmlfhold_in(3),
      RXLPMLFKLOVRDEN => rxlpmlfklovrden_in(3),
      RXLPMOSHOLD => rxlpmoshold_in(3),
      RXLPMOSOVRDEN => rxlpmosovrden_in(3),
      RXMCOMMAALIGNEN => rxmcommaalignen_in(3),
      RXMONITOROUT(6 downto 0) => rxmonitorout_out(27 downto 21),
      RXMONITORSEL(1 downto 0) => rxmonitorsel_in(7 downto 6),
      RXOOBRESET => rxoobreset_in(3),
      RXOSCALRESET => rxoscalreset_in(3),
      RXOSHOLD => rxoshold_in(3),
      RXOSINTCFG(3 downto 0) => rxosintcfg_in(15 downto 12),
      RXOSINTDONE => rxosintdone_out(3),
      RXOSINTEN => rxosinten_in(3),
      RXOSINTHOLD => rxosinthold_in(3),
      RXOSINTOVRDEN => rxosintovrden_in(3),
      RXOSINTSTARTED => rxosintstarted_out(3),
      RXOSINTSTROBE => rxosintstrobe_in(3),
      RXOSINTSTROBEDONE => rxosintstrobedone_out(3),
      RXOSINTSTROBESTARTED => rxosintstrobestarted_out(3),
      RXOSINTTESTOVRDEN => rxosinttestovrden_in(3),
      RXOSOVRDEN => rxosovrden_in(3),
      RXOUTCLK => rxoutclk_out(3),
      RXOUTCLKFABRIC => rxoutclkfabric_out(3),
      RXOUTCLKPCS => rxoutclkpcs_out(3),
      RXOUTCLKSEL(2 downto 0) => rxoutclksel_in(11 downto 9),
      RXPCOMMAALIGNEN => rxpcommaalignen_in(3),
      RXPCSRESET => rxpcsreset_in(3),
      RXPD(1 downto 0) => rxpd_in(7 downto 6),
      RXPHALIGN => rxphalign_in(3),
      RXPHALIGNDONE => rxphaligndone_out(3),
      RXPHALIGNEN => rxphalignen_in(3),
      RXPHALIGNERR => rxphalignerr_out(3),
      RXPHDLYPD => rxphdlypd_in(3),
      RXPHDLYRESET => rxphdlyreset_in(3),
      RXPHOVRDEN => rxphovrden_in(3),
      RXPLLCLKSEL(1 downto 0) => rxpllclksel_in(7 downto 6),
      RXPMARESET => rxpmareset_in(3),
      RXPMARESETDONE => rxpmaresetdone_out(3),
      RXPOLARITY => rxpolarity_in(3),
      RXPRBSCNTRESET => rxprbscntreset_in(3),
      RXPRBSERR => rxprbserr_out(3),
      RXPRBSLOCKED => rxprbslocked_out(3),
      RXPRBSSEL(3 downto 0) => rxprbssel_in(15 downto 12),
      RXPRGDIVRESETDONE => rxprgdivresetdone_out(3),
      RXPROGDIVRESET => rxprogdivreset_in(3),
      RXQPIEN => rxqpien_in(3),
      RXQPISENN => rxqpisenn_out(3),
      RXQPISENP => rxqpisenp_out(3),
      RXRATE(2 downto 0) => rxrate_in(11 downto 9),
      RXRATEDONE => rxratedone_out(3),
      RXRATEMODE => rxratemode_in(3),
      RXRECCLKOUT => rxrecclkout_out(3),
      RXRESETDONE => rxresetdone_out(3),
      RXSLIDE => rxslide_in(3),
      RXSLIDERDY => rxsliderdy_out(3),
      RXSLIPDONE => rxslipdone_out(3),
      RXSLIPOUTCLK => rxslipoutclk_in(3),
      RXSLIPOUTCLKRDY => rxslipoutclkrdy_out(3),
      RXSLIPPMA => rxslippma_in(3),
      RXSLIPPMARDY => rxslippmardy_out(3),
      RXSTARTOFSEQ(1 downto 0) => rxstartofseq_out(7 downto 6),
      RXSTATUS(2 downto 0) => rxstatus_out(11 downto 9),
      RXSYNCALLIN => rxsyncallin_in(3),
      RXSYNCDONE => rxsyncdone_out(3),
      RXSYNCIN => rxsyncin_in(3),
      RXSYNCMODE => rxsyncmode_in(3),
      RXSYNCOUT => rxsyncout_out(3),
      RXSYSCLKSEL(1 downto 0) => rxsysclksel_in(7 downto 6),
      RXUSERRDY => rxuserrdy_in(3),
      RXUSRCLK => rxusrclk_in(3),
      RXUSRCLK2 => rxusrclk2_in(3),
      RXVALID => rxvalid_out(3),
      SIGVALIDCLK => sigvalidclk_in(3),
      TSTIN(19 downto 0) => B"00000000000000000000",
      TX8B10BBYPASS(7 downto 0) => tx8b10bbypass_in(31 downto 24),
      TX8B10BEN => tx8b10ben_in(3),
      TXBUFDIFFCTRL(2 downto 0) => txbufdiffctrl_in(11 downto 9),
      TXBUFSTATUS(1 downto 0) => txbufstatus_out(7 downto 6),
      TXCOMFINISH => txcomfinish_out(3),
      TXCOMINIT => txcominit_in(3),
      TXCOMSAS => txcomsas_in(3),
      TXCOMWAKE => txcomwake_in(3),
      TXCTRL0(15 downto 0) => txctrl0_in(63 downto 48),
      TXCTRL1(15 downto 0) => txctrl1_in(63 downto 48),
      TXCTRL2(7 downto 0) => txctrl2_in(31 downto 24),
      TXDATA(127 downto 0) => txdata_in(511 downto 384),
      TXDATAEXTENDRSVD(7 downto 0) => txdataextendrsvd_in(31 downto 24),
      TXDEEMPH => txdeemph_in(3),
      TXDETECTRX => txdetectrx_in(3),
      TXDIFFCTRL(3 downto 0) => txdiffctrl_in(15 downto 12),
      TXDIFFPD => txdiffpd_in(3),
      TXDLYBYPASS => txdlybypass_in(3),
      TXDLYEN => txdlyen_in(3),
      TXDLYHOLD => txdlyhold_in(3),
      TXDLYOVRDEN => txdlyovrden_in(3),
      TXDLYSRESET => txdlysreset_in(3),
      TXDLYSRESETDONE => txdlysresetdone_out(3),
      TXDLYUPDOWN => txdlyupdown_in(3),
      TXELECIDLE => txelecidle_in(3),
      TXHEADER(5 downto 0) => txheader_in(23 downto 18),
      TXINHIBIT => txinhibit_in(3),
      TXLATCLK => txlatclk_in(3),
      TXMAINCURSOR(6 downto 0) => txmaincursor_in(27 downto 21),
      TXMARGIN(2 downto 0) => txmargin_in(11 downto 9),
      TXOUTCLK => txoutclk_out(3),
      TXOUTCLKFABRIC => txoutclkfabric_out(3),
      TXOUTCLKPCS => txoutclkpcs_out(3),
      TXOUTCLKSEL(2 downto 0) => txoutclksel_in(11 downto 9),
      TXPCSRESET => txpcsreset_in(3),
      TXPD(1 downto 0) => txpd_in(7 downto 6),
      TXPDELECIDLEMODE => txpdelecidlemode_in(3),
      TXPHALIGN => txphalign_in(3),
      TXPHALIGNDONE => txphaligndone_out(3),
      TXPHALIGNEN => txphalignen_in(3),
      TXPHDLYPD => txphdlypd_in(3),
      TXPHDLYRESET => txphdlyreset_in(3),
      TXPHDLYTSTCLK => txphdlytstclk_in(3),
      TXPHINIT => txphinit_in(3),
      TXPHINITDONE => txphinitdone_out(3),
      TXPHOVRDEN => txphovrden_in(3),
      TXPIPPMEN => txpippmen_in(3),
      TXPIPPMOVRDEN => txpippmovrden_in(3),
      TXPIPPMPD => txpippmpd_in(3),
      TXPIPPMSEL => txpippmsel_in(3),
      TXPIPPMSTEPSIZE(4 downto 0) => txpippmstepsize_in(19 downto 15),
      TXPISOPD => txpisopd_in(3),
      TXPLLCLKSEL(1 downto 0) => txpllclksel_in(7 downto 6),
      TXPMARESET => txpmareset_in(3),
      TXPMARESETDONE => txpmaresetdone_out(3),
      TXPOLARITY => txpolarity_in(3),
      TXPOSTCURSOR(4 downto 0) => txpostcursor_in(19 downto 15),
      TXPOSTCURSORINV => txpostcursorinv_in(3),
      TXPRBSFORCEERR => txprbsforceerr_in(3),
      TXPRBSSEL(3 downto 0) => txprbssel_in(15 downto 12),
      TXPRECURSOR(4 downto 0) => txprecursor_in(19 downto 15),
      TXPRECURSORINV => txprecursorinv_in(3),
      TXPRGDIVRESETDONE => txprgdivresetdone_out(3),
      TXPROGDIVRESET => txprogdivreset_in(3),
      TXQPIBIASEN => txqpibiasen_in(3),
      TXQPISENN => txqpisenn_out(3),
      TXQPISENP => txqpisenp_out(3),
      TXQPISTRONGPDOWN => txqpistrongpdown_in(3),
      TXQPIWEAKPUP => txqpiweakpup_in(3),
      TXRATE(2 downto 0) => txrate_in(11 downto 9),
      TXRATEDONE => txratedone_out(3),
      TXRATEMODE => txratemode_in(3),
      TXRESETDONE => txresetdone_out(3),
      TXSEQUENCE(6 downto 0) => txsequence_in(27 downto 21),
      TXSWING => txswing_in(3),
      TXSYNCALLIN => txsyncallin_in(3),
      TXSYNCDONE => txsyncdone_out(3),
      TXSYNCIN => txsyncin_in(3),
      TXSYNCMODE => txsyncmode_in(3),
      TXSYNCOUT => txsyncout_out(3),
      TXSYSCLKSEL(1 downto 0) => txsysclksel_in(7 downto 6),
      TXUSERRDY => txuserrdy_in(3),
      TXUSRCLK => txusrclk_in(3),
      TXUSRCLK2 => txusrclk2_in(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_gtwizard_ultrascale_v1_7_8_gthe3_common is
  port (
    drprdy_common_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    refclkoutmonitor0_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    refclkoutmonitor1_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpdo_common_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxrecclk0_sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxrecclk1_sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pmarsvdout0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pmarsvdout1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qplldmonitor0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qplldmonitor1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    drpclk_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpen_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_common_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    qpll0refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll1refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpllrsvd2_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd3_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpllrsvd4_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    drpaddr_common_in : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_gtwizard_ultrascale_v1_7_8_gthe3_common : entity is "gtwizard_ultrascale_v1_7_8_gthe3_common";
end pcie3_ultrascale_7038_gtwizard_ultrascale_v1_7_8_gthe3_common;

architecture STRUCTURE of pcie3_ultrascale_7038_gtwizard_ultrascale_v1_7_8_gthe3_common is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gthe3_common_gen.GTHE3_COMMON_PRIM_INST\ : label is "PRIMITIVE";
begin
\gthe3_common_gen.GTHE3_COMMON_PRIM_INST\: unisim.vcomponents.GTHE3_COMMON
    generic map(
      BIAS_CFG0 => X"0000",
      BIAS_CFG1 => X"0000",
      BIAS_CFG2 => X"3000",
      BIAS_CFG3 => X"0040",
      BIAS_CFG4 => X"0000",
      BIAS_CFG_RSVD => B"0000000000",
      COMMON_CFG0 => X"0000",
      COMMON_CFG1 => X"0000",
      POR_CFG => X"0004",
      QPLL0_CFG0 => X"321C",
      QPLL0_CFG1 => X"1018",
      QPLL0_CFG1_G3 => X"1018",
      QPLL0_CFG2 => X"0048",
      QPLL0_CFG2_G3 => X"0048",
      QPLL0_CFG3 => X"0120",
      QPLL0_CFG4 => X"0009",
      QPLL0_CP => B"1111111111",
      QPLL0_CP_G3 => B"1111111111",
      QPLL0_FBDIV => 100,
      QPLL0_FBDIV_G3 => 80,
      QPLL0_INIT_CFG0 => X"02B2",
      QPLL0_INIT_CFG1 => X"00",
      QPLL0_LOCK_CFG => X"21E8",
      QPLL0_LOCK_CFG_G3 => X"21E8",
      QPLL0_LPF => B"0000010101",
      QPLL0_LPF_G3 => B"0000010101",
      QPLL0_REFCLK_DIV => 1,
      QPLL0_SDM_CFG0 => B"0000000000000000",
      QPLL0_SDM_CFG1 => B"0000000000000000",
      QPLL0_SDM_CFG2 => B"0000000000000000",
      QPLL1_CFG0 => X"321C",
      QPLL1_CFG1 => X"1018",
      QPLL1_CFG1_G3 => X"1018",
      QPLL1_CFG2 => X"0000",
      QPLL1_CFG2_G3 => X"0040",
      QPLL1_CFG3 => X"0120",
      QPLL1_CFG4 => X"0000",
      QPLL1_CP => B"1111111111",
      QPLL1_CP_G3 => B"1111111111",
      QPLL1_FBDIV => 100,
      QPLL1_FBDIV_G3 => 80,
      QPLL1_INIT_CFG0 => X"02B2",
      QPLL1_INIT_CFG1 => X"00",
      QPLL1_LOCK_CFG => X"25E8",
      QPLL1_LOCK_CFG_G3 => X"25E8",
      QPLL1_LPF => B"0000010101",
      QPLL1_LPF_G3 => B"0000010101",
      QPLL1_REFCLK_DIV => 1,
      QPLL1_SDM_CFG0 => B"0000000000000000",
      QPLL1_SDM_CFG1 => B"0000000000000000",
      QPLL1_SDM_CFG2 => B"0000000000000000",
      RSVD_ATTR0 => X"0001",
      RSVD_ATTR1 => X"0000",
      RSVD_ATTR2 => X"0001",
      RSVD_ATTR3 => X"0000",
      RXRECCLKOUT0_SEL => B"00",
      RXRECCLKOUT1_SEL => B"00",
      SARC_EN => '1',
      SARC_SEL => '0',
      SDM0DATA1_0 => B"0000000000000000",
      SDM0DATA1_1 => B"000000000",
      SDM0INITSEED0_0 => B"0000000000000000",
      SDM0INITSEED0_1 => B"000000000",
      SDM0_DATA_PIN_SEL => '0',
      SDM0_WIDTH_PIN_SEL => '0',
      SDM1DATA1_0 => B"0000000000000000",
      SDM1DATA1_1 => B"000000000",
      SDM1INITSEED0_0 => B"0000000000000000",
      SDM1INITSEED0_1 => B"000000000",
      SDM1_DATA_PIN_SEL => '0',
      SDM1_WIDTH_PIN_SEL => '0',
      SIM_MODE => "FAST",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_VERSION => 2
    )
        port map (
      BGBYPASSB => '1',
      BGMONITORENB => '1',
      BGPDB => '1',
      BGRCALOVRD(4 downto 0) => B"11111",
      BGRCALOVRDENB => '1',
      DRPADDR(8 downto 0) => drpaddr_common_in(8 downto 0),
      DRPCLK => drpclk_common_in(0),
      DRPDI(15 downto 0) => drpdi_common_in(15 downto 0),
      DRPDO(15 downto 0) => drpdo_common_out(15 downto 0),
      DRPEN => drpen_common_in(0),
      DRPRDY => drprdy_common_out(0),
      DRPWE => drpwe_common_in(0),
      GTGREFCLK0 => gtgrefclk0_in(0),
      GTGREFCLK1 => gtgrefclk1_in(0),
      GTNORTHREFCLK00 => gtnorthrefclk00_in(0),
      GTNORTHREFCLK01 => gtnorthrefclk01_in(0),
      GTNORTHREFCLK10 => gtnorthrefclk10_in(0),
      GTNORTHREFCLK11 => gtnorthrefclk11_in(0),
      GTREFCLK00 => gtrefclk00_in(0),
      GTREFCLK01 => gtrefclk01_in(0),
      GTREFCLK10 => gtrefclk10_in(0),
      GTREFCLK11 => gtrefclk11_in(0),
      GTSOUTHREFCLK00 => gtsouthrefclk00_in(0),
      GTSOUTHREFCLK01 => gtsouthrefclk01_in(0),
      GTSOUTHREFCLK10 => gtsouthrefclk10_in(0),
      GTSOUTHREFCLK11 => gtsouthrefclk11_in(0),
      PMARSVD0(7 downto 0) => B"00000000",
      PMARSVD1(7 downto 0) => B"00000000",
      PMARSVDOUT0(7 downto 0) => pmarsvdout0_out(7 downto 0),
      PMARSVDOUT1(7 downto 0) => pmarsvdout1_out(7 downto 0),
      QPLL0CLKRSVD0 => qpll0clkrsvd0_in(0),
      QPLL0CLKRSVD1 => qpll0clkrsvd1_in(0),
      QPLL0FBCLKLOST => qpll0fbclklost_out(0),
      QPLL0LOCK => qpll0lock_out(0),
      QPLL0LOCKDETCLK => qpll0lockdetclk_in(0),
      QPLL0LOCKEN => qpll0locken_in(0),
      QPLL0OUTCLK => qpll0outclk_out(0),
      QPLL0OUTREFCLK => qpll0outrefclk_out(0),
      QPLL0PD => qpll0pd_in(0),
      QPLL0REFCLKLOST => qpll0refclklost_out(0),
      QPLL0REFCLKSEL(2 downto 0) => qpll0refclksel_in(2 downto 0),
      QPLL0RESET => qpll0reset_in(0),
      QPLL1CLKRSVD0 => qpll1clkrsvd0_in(0),
      QPLL1CLKRSVD1 => qpll1clkrsvd1_in(0),
      QPLL1FBCLKLOST => qpll1fbclklost_out(0),
      QPLL1LOCK => qpll1lock_out(0),
      QPLL1LOCKDETCLK => qpll1lockdetclk_in(0),
      QPLL1LOCKEN => qpll1locken_in(0),
      QPLL1OUTCLK => qpll1outclk_out(0),
      QPLL1OUTREFCLK => qpll1outrefclk_out(0),
      QPLL1PD => qpll1pd_in(0),
      QPLL1REFCLKLOST => qpll1refclklost_out(0),
      QPLL1REFCLKSEL(2 downto 0) => qpll1refclksel_in(2 downto 0),
      QPLL1RESET => qpll1reset_in(0),
      QPLLDMONITOR0(7 downto 0) => qplldmonitor0_out(7 downto 0),
      QPLLDMONITOR1(7 downto 0) => qplldmonitor1_out(7 downto 0),
      QPLLRSVD1(7 downto 0) => qpllrsvd1_in(7 downto 0),
      QPLLRSVD2(4 downto 0) => qpllrsvd2_in(4 downto 0),
      QPLLRSVD3(4 downto 0) => qpllrsvd3_in(4 downto 0),
      QPLLRSVD4(7 downto 0) => qpllrsvd4_in(7 downto 0),
      RCALENB => '1',
      REFCLKOUTMONITOR0 => refclkoutmonitor0_out(0),
      REFCLKOUTMONITOR1 => refclkoutmonitor1_out(0),
      RXRECCLK0_SEL(1 downto 0) => rxrecclk0_sel_out(1 downto 0),
      RXRECCLK1_SEL(1 downto 0) => rxrecclk1_sel_out(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_gtwizard_ultrascale_v1_7_8_gthe3_common_415 is
  port (
    drprdy_common_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    refclkoutmonitor0_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    refclkoutmonitor1_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpdo_common_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxrecclk0_sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxrecclk1_sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pmarsvdout0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pmarsvdout1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qplldmonitor0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qplldmonitor1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    drpclk_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpen_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_common_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    qpll0refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll1refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpllrsvd2_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd3_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpllrsvd4_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    drpaddr_common_in : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_gtwizard_ultrascale_v1_7_8_gthe3_common_415 : entity is "gtwizard_ultrascale_v1_7_8_gthe3_common";
end pcie3_ultrascale_7038_gtwizard_ultrascale_v1_7_8_gthe3_common_415;

architecture STRUCTURE of pcie3_ultrascale_7038_gtwizard_ultrascale_v1_7_8_gthe3_common_415 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gthe3_common_gen.GTHE3_COMMON_PRIM_INST\ : label is "PRIMITIVE";
begin
\gthe3_common_gen.GTHE3_COMMON_PRIM_INST\: unisim.vcomponents.GTHE3_COMMON
    generic map(
      BIAS_CFG0 => X"0000",
      BIAS_CFG1 => X"0000",
      BIAS_CFG2 => X"3000",
      BIAS_CFG3 => X"0040",
      BIAS_CFG4 => X"0000",
      BIAS_CFG_RSVD => B"0000000000",
      COMMON_CFG0 => X"0000",
      COMMON_CFG1 => X"0000",
      POR_CFG => X"0004",
      QPLL0_CFG0 => X"321C",
      QPLL0_CFG1 => X"1018",
      QPLL0_CFG1_G3 => X"1018",
      QPLL0_CFG2 => X"0048",
      QPLL0_CFG2_G3 => X"0048",
      QPLL0_CFG3 => X"0120",
      QPLL0_CFG4 => X"0009",
      QPLL0_CP => B"1111111111",
      QPLL0_CP_G3 => B"1111111111",
      QPLL0_FBDIV => 100,
      QPLL0_FBDIV_G3 => 80,
      QPLL0_INIT_CFG0 => X"02B2",
      QPLL0_INIT_CFG1 => X"00",
      QPLL0_LOCK_CFG => X"21E8",
      QPLL0_LOCK_CFG_G3 => X"21E8",
      QPLL0_LPF => B"0000010101",
      QPLL0_LPF_G3 => B"0000010101",
      QPLL0_REFCLK_DIV => 1,
      QPLL0_SDM_CFG0 => B"0000000000000000",
      QPLL0_SDM_CFG1 => B"0000000000000000",
      QPLL0_SDM_CFG2 => B"0000000000000000",
      QPLL1_CFG0 => X"321C",
      QPLL1_CFG1 => X"1018",
      QPLL1_CFG1_G3 => X"1018",
      QPLL1_CFG2 => X"0000",
      QPLL1_CFG2_G3 => X"0040",
      QPLL1_CFG3 => X"0120",
      QPLL1_CFG4 => X"0000",
      QPLL1_CP => B"1111111111",
      QPLL1_CP_G3 => B"1111111111",
      QPLL1_FBDIV => 100,
      QPLL1_FBDIV_G3 => 80,
      QPLL1_INIT_CFG0 => X"02B2",
      QPLL1_INIT_CFG1 => X"00",
      QPLL1_LOCK_CFG => X"25E8",
      QPLL1_LOCK_CFG_G3 => X"25E8",
      QPLL1_LPF => B"0000010101",
      QPLL1_LPF_G3 => B"0000010101",
      QPLL1_REFCLK_DIV => 1,
      QPLL1_SDM_CFG0 => B"0000000000000000",
      QPLL1_SDM_CFG1 => B"0000000000000000",
      QPLL1_SDM_CFG2 => B"0000000000000000",
      RSVD_ATTR0 => X"0001",
      RSVD_ATTR1 => X"0000",
      RSVD_ATTR2 => X"0001",
      RSVD_ATTR3 => X"0000",
      RXRECCLKOUT0_SEL => B"00",
      RXRECCLKOUT1_SEL => B"00",
      SARC_EN => '1',
      SARC_SEL => '0',
      SDM0DATA1_0 => B"0000000000000000",
      SDM0DATA1_1 => B"000000000",
      SDM0INITSEED0_0 => B"0000000000000000",
      SDM0INITSEED0_1 => B"000000000",
      SDM0_DATA_PIN_SEL => '0',
      SDM0_WIDTH_PIN_SEL => '0',
      SDM1DATA1_0 => B"0000000000000000",
      SDM1DATA1_1 => B"000000000",
      SDM1INITSEED0_0 => B"0000000000000000",
      SDM1INITSEED0_1 => B"000000000",
      SDM1_DATA_PIN_SEL => '0',
      SDM1_WIDTH_PIN_SEL => '0',
      SIM_MODE => "FAST",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_VERSION => 2
    )
        port map (
      BGBYPASSB => '1',
      BGMONITORENB => '1',
      BGPDB => '1',
      BGRCALOVRD(4 downto 0) => B"11111",
      BGRCALOVRDENB => '1',
      DRPADDR(8 downto 0) => drpaddr_common_in(8 downto 0),
      DRPCLK => drpclk_common_in(0),
      DRPDI(15 downto 0) => drpdi_common_in(15 downto 0),
      DRPDO(15 downto 0) => drpdo_common_out(15 downto 0),
      DRPEN => drpen_common_in(0),
      DRPRDY => drprdy_common_out(0),
      DRPWE => drpwe_common_in(0),
      GTGREFCLK0 => gtgrefclk0_in(0),
      GTGREFCLK1 => gtgrefclk1_in(0),
      GTNORTHREFCLK00 => gtnorthrefclk00_in(0),
      GTNORTHREFCLK01 => gtnorthrefclk01_in(0),
      GTNORTHREFCLK10 => gtnorthrefclk10_in(0),
      GTNORTHREFCLK11 => gtnorthrefclk11_in(0),
      GTREFCLK00 => gtrefclk00_in(0),
      GTREFCLK01 => gtrefclk01_in(0),
      GTREFCLK10 => gtrefclk10_in(0),
      GTREFCLK11 => gtrefclk11_in(0),
      GTSOUTHREFCLK00 => gtsouthrefclk00_in(0),
      GTSOUTHREFCLK01 => gtsouthrefclk01_in(0),
      GTSOUTHREFCLK10 => gtsouthrefclk10_in(0),
      GTSOUTHREFCLK11 => gtsouthrefclk11_in(0),
      PMARSVD0(7 downto 0) => B"00000000",
      PMARSVD1(7 downto 0) => B"00000000",
      PMARSVDOUT0(7 downto 0) => pmarsvdout0_out(7 downto 0),
      PMARSVDOUT1(7 downto 0) => pmarsvdout1_out(7 downto 0),
      QPLL0CLKRSVD0 => qpll0clkrsvd0_in(0),
      QPLL0CLKRSVD1 => qpll0clkrsvd1_in(0),
      QPLL0FBCLKLOST => qpll0fbclklost_out(0),
      QPLL0LOCK => qpll0lock_out(0),
      QPLL0LOCKDETCLK => qpll0lockdetclk_in(0),
      QPLL0LOCKEN => qpll0locken_in(0),
      QPLL0OUTCLK => qpll0outclk_out(0),
      QPLL0OUTREFCLK => qpll0outrefclk_out(0),
      QPLL0PD => qpll0pd_in(0),
      QPLL0REFCLKLOST => qpll0refclklost_out(0),
      QPLL0REFCLKSEL(2 downto 0) => qpll0refclksel_in(2 downto 0),
      QPLL0RESET => qpll0reset_in(0),
      QPLL1CLKRSVD0 => qpll1clkrsvd0_in(0),
      QPLL1CLKRSVD1 => qpll1clkrsvd1_in(0),
      QPLL1FBCLKLOST => qpll1fbclklost_out(0),
      QPLL1LOCK => qpll1lock_out(0),
      QPLL1LOCKDETCLK => qpll1lockdetclk_in(0),
      QPLL1LOCKEN => qpll1locken_in(0),
      QPLL1OUTCLK => qpll1outclk_out(0),
      QPLL1OUTREFCLK => qpll1outrefclk_out(0),
      QPLL1PD => qpll1pd_in(0),
      QPLL1REFCLKLOST => qpll1refclklost_out(0),
      QPLL1REFCLKSEL(2 downto 0) => qpll1refclksel_in(2 downto 0),
      QPLL1RESET => qpll1reset_in(0),
      QPLLDMONITOR0(7 downto 0) => qplldmonitor0_out(7 downto 0),
      QPLLDMONITOR1(7 downto 0) => qplldmonitor1_out(7 downto 0),
      QPLLRSVD1(7 downto 0) => qpllrsvd1_in(7 downto 0),
      QPLLRSVD2(4 downto 0) => qpllrsvd2_in(4 downto 0),
      QPLLRSVD3(4 downto 0) => qpllrsvd3_in(4 downto 0),
      QPLLRSVD4(7 downto 0) => qpllrsvd4_in(7 downto 0),
      RCALENB => '1',
      REFCLKOUTMONITOR0 => refclkoutmonitor0_out(0),
      REFCLKOUTMONITOR1 => refclkoutmonitor1_out(0),
      RXRECCLK0_SEL(1 downto 0) => rxrecclk0_sel_out(1 downto 0),
      RXRECCLK1_SEL(1 downto 0) => rxrecclk1_sel_out(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_bram_16k is
  port (
    MICOMPLETIONRAMREADDATA : out STD_LOGIC_VECTOR ( 143 downto 0 );
    CORECLKMIREQUESTRAM : in STD_LOGIC;
    wen_i : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ren_i : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mi_cpl_waddr0_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_raddr0_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_wdata_i : in STD_LOGIC_VECTOR ( 127 downto 0 );
    mi_cpl_wdip_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mi_cpl_waddr1_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_raddr1_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_waddr2_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_raddr2_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_waddr3_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_raddr3_i : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_bram_16k : entity is "pcie3_ultrascale_7038_bram_16k";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_bram_16k;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_bram_16k is
  signal \NLW_RAMB18E2[0].ramb18e2_inst_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[0].ramb18e2_inst_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[0].ramb18e2_inst_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[0].ramb18e2_inst_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[0].ramb18e2_inst_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[0].ramb18e2_inst_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[1].ramb18e2_inst_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[1].ramb18e2_inst_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[1].ramb18e2_inst_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[1].ramb18e2_inst_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[1].ramb18e2_inst_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[1].ramb18e2_inst_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[2].ramb18e2_inst_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[2].ramb18e2_inst_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[2].ramb18e2_inst_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[2].ramb18e2_inst_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[2].ramb18e2_inst_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[2].ramb18e2_inst_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[3].ramb18e2_inst_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[3].ramb18e2_inst_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[3].ramb18e2_inst_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[3].ramb18e2_inst_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[3].ramb18e2_inst_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[3].ramb18e2_inst_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[4].ramb18e2_inst_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[4].ramb18e2_inst_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[4].ramb18e2_inst_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[4].ramb18e2_inst_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[4].ramb18e2_inst_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[4].ramb18e2_inst_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[5].ramb18e2_inst_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[5].ramb18e2_inst_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[5].ramb18e2_inst_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[5].ramb18e2_inst_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[5].ramb18e2_inst_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[5].ramb18e2_inst_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[6].ramb18e2_inst_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[6].ramb18e2_inst_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[6].ramb18e2_inst_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[6].ramb18e2_inst_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[6].ramb18e2_inst_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[6].ramb18e2_inst_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[7].ramb18e2_inst_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[7].ramb18e2_inst_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[7].ramb18e2_inst_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[7].ramb18e2_inst_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[7].ramb18e2_inst_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[7].ramb18e2_inst_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \RAMB18E2[0].ramb18e2_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \RAMB18E2[0].ramb18e2_inst\ : label is "MLO";
  attribute BOX_TYPE of \RAMB18E2[1].ramb18e2_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \RAMB18E2[1].ramb18e2_inst\ : label is "MLO";
  attribute BOX_TYPE of \RAMB18E2[2].ramb18e2_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \RAMB18E2[2].ramb18e2_inst\ : label is "MLO";
  attribute BOX_TYPE of \RAMB18E2[3].ramb18e2_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \RAMB18E2[3].ramb18e2_inst\ : label is "MLO";
  attribute BOX_TYPE of \RAMB18E2[4].ramb18e2_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \RAMB18E2[4].ramb18e2_inst\ : label is "MLO";
  attribute BOX_TYPE of \RAMB18E2[5].ramb18e2_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \RAMB18E2[5].ramb18e2_inst\ : label is "MLO";
  attribute BOX_TYPE of \RAMB18E2[6].ramb18e2_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \RAMB18E2[6].ramb18e2_inst\ : label is "MLO";
  attribute BOX_TYPE of \RAMB18E2[7].ramb18e2_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \RAMB18E2[7].ramb18e2_inst\ : label is "MLO";
begin
\RAMB18E2[0].ramb18e2_inst\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => mi_cpl_waddr0_i(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 4) => mi_cpl_raddr0_i(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(15 downto 0) => \NLW_RAMB18E2[0].ramb18e2_inst_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_RAMB18E2[0].ramb18e2_inst_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_RAMB18E2[0].ramb18e2_inst_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_RAMB18E2[0].ramb18e2_inst_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CLKARDCLK => CORECLKMIREQUESTRAM,
      CLKBWRCLK => CORECLKMIREQUESTRAM,
      DINADIN(15 downto 0) => mi_cpl_wdata_i(15 downto 0),
      DINBDIN(15 downto 0) => B"0000000000000000",
      DINPADINP(1 downto 0) => mi_cpl_wdip_i(1 downto 0),
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => \NLW_RAMB18E2[0].ramb18e2_inst_DOUTADOUT_UNCONNECTED\(15 downto 0),
      DOUTBDOUT(15 downto 8) => MICOMPLETIONRAMREADDATA(16 downto 9),
      DOUTBDOUT(7 downto 0) => MICOMPLETIONRAMREADDATA(7 downto 0),
      DOUTPADOUTP(1 downto 0) => \NLW_RAMB18E2[0].ramb18e2_inst_DOUTPADOUTP_UNCONNECTED\(1 downto 0),
      DOUTPBDOUTP(1) => MICOMPLETIONRAMREADDATA(17),
      DOUTPBDOUTP(0) => MICOMPLETIONRAMREADDATA(8),
      ENARDEN => wen_i(0),
      ENBWREN => ren_i(0),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
\RAMB18E2[1].ramb18e2_inst\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => mi_cpl_waddr0_i(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 4) => mi_cpl_raddr0_i(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(15 downto 0) => \NLW_RAMB18E2[1].ramb18e2_inst_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_RAMB18E2[1].ramb18e2_inst_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_RAMB18E2[1].ramb18e2_inst_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_RAMB18E2[1].ramb18e2_inst_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CLKARDCLK => CORECLKMIREQUESTRAM,
      CLKBWRCLK => CORECLKMIREQUESTRAM,
      DINADIN(15 downto 0) => mi_cpl_wdata_i(31 downto 16),
      DINBDIN(15 downto 0) => B"0000000000000000",
      DINPADINP(1 downto 0) => mi_cpl_wdip_i(3 downto 2),
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => \NLW_RAMB18E2[1].ramb18e2_inst_DOUTADOUT_UNCONNECTED\(15 downto 0),
      DOUTBDOUT(15 downto 8) => MICOMPLETIONRAMREADDATA(34 downto 27),
      DOUTBDOUT(7 downto 0) => MICOMPLETIONRAMREADDATA(25 downto 18),
      DOUTPADOUTP(1 downto 0) => \NLW_RAMB18E2[1].ramb18e2_inst_DOUTPADOUTP_UNCONNECTED\(1 downto 0),
      DOUTPBDOUTP(1) => MICOMPLETIONRAMREADDATA(35),
      DOUTPBDOUTP(0) => MICOMPLETIONRAMREADDATA(26),
      ENARDEN => wen_i(1),
      ENBWREN => ren_i(1),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
\RAMB18E2[2].ramb18e2_inst\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => mi_cpl_waddr1_i(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 4) => mi_cpl_raddr1_i(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(15 downto 0) => \NLW_RAMB18E2[2].ramb18e2_inst_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_RAMB18E2[2].ramb18e2_inst_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_RAMB18E2[2].ramb18e2_inst_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_RAMB18E2[2].ramb18e2_inst_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CLKARDCLK => CORECLKMIREQUESTRAM,
      CLKBWRCLK => CORECLKMIREQUESTRAM,
      DINADIN(15 downto 0) => mi_cpl_wdata_i(47 downto 32),
      DINBDIN(15 downto 0) => B"0000000000000000",
      DINPADINP(1 downto 0) => mi_cpl_wdip_i(5 downto 4),
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => \NLW_RAMB18E2[2].ramb18e2_inst_DOUTADOUT_UNCONNECTED\(15 downto 0),
      DOUTBDOUT(15 downto 8) => MICOMPLETIONRAMREADDATA(52 downto 45),
      DOUTBDOUT(7 downto 0) => MICOMPLETIONRAMREADDATA(43 downto 36),
      DOUTPADOUTP(1 downto 0) => \NLW_RAMB18E2[2].ramb18e2_inst_DOUTPADOUTP_UNCONNECTED\(1 downto 0),
      DOUTPBDOUTP(1) => MICOMPLETIONRAMREADDATA(53),
      DOUTPBDOUTP(0) => MICOMPLETIONRAMREADDATA(44),
      ENARDEN => wen_i(2),
      ENBWREN => ren_i(2),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
\RAMB18E2[3].ramb18e2_inst\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => mi_cpl_waddr1_i(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 4) => mi_cpl_raddr1_i(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(15 downto 0) => \NLW_RAMB18E2[3].ramb18e2_inst_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_RAMB18E2[3].ramb18e2_inst_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_RAMB18E2[3].ramb18e2_inst_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_RAMB18E2[3].ramb18e2_inst_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CLKARDCLK => CORECLKMIREQUESTRAM,
      CLKBWRCLK => CORECLKMIREQUESTRAM,
      DINADIN(15 downto 0) => mi_cpl_wdata_i(63 downto 48),
      DINBDIN(15 downto 0) => B"0000000000000000",
      DINPADINP(1 downto 0) => mi_cpl_wdip_i(7 downto 6),
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => \NLW_RAMB18E2[3].ramb18e2_inst_DOUTADOUT_UNCONNECTED\(15 downto 0),
      DOUTBDOUT(15 downto 8) => MICOMPLETIONRAMREADDATA(70 downto 63),
      DOUTBDOUT(7 downto 0) => MICOMPLETIONRAMREADDATA(61 downto 54),
      DOUTPADOUTP(1 downto 0) => \NLW_RAMB18E2[3].ramb18e2_inst_DOUTPADOUTP_UNCONNECTED\(1 downto 0),
      DOUTPBDOUTP(1) => MICOMPLETIONRAMREADDATA(71),
      DOUTPBDOUTP(0) => MICOMPLETIONRAMREADDATA(62),
      ENARDEN => wen_i(3),
      ENBWREN => ren_i(3),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
\RAMB18E2[4].ramb18e2_inst\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => mi_cpl_waddr2_i(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 4) => mi_cpl_raddr2_i(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(15 downto 0) => \NLW_RAMB18E2[4].ramb18e2_inst_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_RAMB18E2[4].ramb18e2_inst_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_RAMB18E2[4].ramb18e2_inst_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_RAMB18E2[4].ramb18e2_inst_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CLKARDCLK => CORECLKMIREQUESTRAM,
      CLKBWRCLK => CORECLKMIREQUESTRAM,
      DINADIN(15 downto 0) => mi_cpl_wdata_i(79 downto 64),
      DINBDIN(15 downto 0) => B"0000000000000000",
      DINPADINP(1 downto 0) => mi_cpl_wdip_i(9 downto 8),
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => \NLW_RAMB18E2[4].ramb18e2_inst_DOUTADOUT_UNCONNECTED\(15 downto 0),
      DOUTBDOUT(15 downto 8) => MICOMPLETIONRAMREADDATA(88 downto 81),
      DOUTBDOUT(7 downto 0) => MICOMPLETIONRAMREADDATA(79 downto 72),
      DOUTPADOUTP(1 downto 0) => \NLW_RAMB18E2[4].ramb18e2_inst_DOUTPADOUTP_UNCONNECTED\(1 downto 0),
      DOUTPBDOUTP(1) => MICOMPLETIONRAMREADDATA(89),
      DOUTPBDOUTP(0) => MICOMPLETIONRAMREADDATA(80),
      ENARDEN => wen_i(4),
      ENBWREN => ren_i(4),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
\RAMB18E2[5].ramb18e2_inst\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => mi_cpl_waddr2_i(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 4) => mi_cpl_raddr2_i(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(15 downto 0) => \NLW_RAMB18E2[5].ramb18e2_inst_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_RAMB18E2[5].ramb18e2_inst_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_RAMB18E2[5].ramb18e2_inst_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_RAMB18E2[5].ramb18e2_inst_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CLKARDCLK => CORECLKMIREQUESTRAM,
      CLKBWRCLK => CORECLKMIREQUESTRAM,
      DINADIN(15 downto 0) => mi_cpl_wdata_i(95 downto 80),
      DINBDIN(15 downto 0) => B"0000000000000000",
      DINPADINP(1 downto 0) => mi_cpl_wdip_i(11 downto 10),
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => \NLW_RAMB18E2[5].ramb18e2_inst_DOUTADOUT_UNCONNECTED\(15 downto 0),
      DOUTBDOUT(15 downto 8) => MICOMPLETIONRAMREADDATA(106 downto 99),
      DOUTBDOUT(7 downto 0) => MICOMPLETIONRAMREADDATA(97 downto 90),
      DOUTPADOUTP(1 downto 0) => \NLW_RAMB18E2[5].ramb18e2_inst_DOUTPADOUTP_UNCONNECTED\(1 downto 0),
      DOUTPBDOUTP(1) => MICOMPLETIONRAMREADDATA(107),
      DOUTPBDOUTP(0) => MICOMPLETIONRAMREADDATA(98),
      ENARDEN => wen_i(5),
      ENBWREN => ren_i(5),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
\RAMB18E2[6].ramb18e2_inst\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => mi_cpl_waddr3_i(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 4) => mi_cpl_raddr3_i(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(15 downto 0) => \NLW_RAMB18E2[6].ramb18e2_inst_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_RAMB18E2[6].ramb18e2_inst_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_RAMB18E2[6].ramb18e2_inst_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_RAMB18E2[6].ramb18e2_inst_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CLKARDCLK => CORECLKMIREQUESTRAM,
      CLKBWRCLK => CORECLKMIREQUESTRAM,
      DINADIN(15 downto 0) => mi_cpl_wdata_i(111 downto 96),
      DINBDIN(15 downto 0) => B"0000000000000000",
      DINPADINP(1 downto 0) => mi_cpl_wdip_i(13 downto 12),
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => \NLW_RAMB18E2[6].ramb18e2_inst_DOUTADOUT_UNCONNECTED\(15 downto 0),
      DOUTBDOUT(15 downto 8) => MICOMPLETIONRAMREADDATA(124 downto 117),
      DOUTBDOUT(7 downto 0) => MICOMPLETIONRAMREADDATA(115 downto 108),
      DOUTPADOUTP(1 downto 0) => \NLW_RAMB18E2[6].ramb18e2_inst_DOUTPADOUTP_UNCONNECTED\(1 downto 0),
      DOUTPBDOUTP(1) => MICOMPLETIONRAMREADDATA(125),
      DOUTPBDOUTP(0) => MICOMPLETIONRAMREADDATA(116),
      ENARDEN => wen_i(6),
      ENBWREN => ren_i(6),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
\RAMB18E2[7].ramb18e2_inst\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => mi_cpl_waddr3_i(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 4) => mi_cpl_raddr3_i(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(15 downto 0) => \NLW_RAMB18E2[7].ramb18e2_inst_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_RAMB18E2[7].ramb18e2_inst_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_RAMB18E2[7].ramb18e2_inst_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_RAMB18E2[7].ramb18e2_inst_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CLKARDCLK => CORECLKMIREQUESTRAM,
      CLKBWRCLK => CORECLKMIREQUESTRAM,
      DINADIN(15 downto 0) => mi_cpl_wdata_i(127 downto 112),
      DINBDIN(15 downto 0) => B"0000000000000000",
      DINPADINP(1 downto 0) => mi_cpl_wdip_i(15 downto 14),
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => \NLW_RAMB18E2[7].ramb18e2_inst_DOUTADOUT_UNCONNECTED\(15 downto 0),
      DOUTBDOUT(15 downto 8) => MICOMPLETIONRAMREADDATA(142 downto 135),
      DOUTBDOUT(7 downto 0) => MICOMPLETIONRAMREADDATA(133 downto 126),
      DOUTPADOUTP(1 downto 0) => \NLW_RAMB18E2[7].ramb18e2_inst_DOUTPADOUTP_UNCONNECTED\(1 downto 0),
      DOUTPBDOUTP(1) => MICOMPLETIONRAMREADDATA(143),
      DOUTPBDOUTP(0) => MICOMPLETIONRAMREADDATA(134),
      ENARDEN => wen_i(7),
      ENBWREN => ren_i(7),
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_bram_rep_8k is
  port (
    MIREPLAYRAMREADDATA : out STD_LOGIC_VECTOR ( 143 downto 0 );
    CORECLKMIREQUESTRAM : in STD_LOGIC;
    MIREPLAYRAMADDRESS : in STD_LOGIC_VECTOR ( 8 downto 0 );
    MIREPLAYRAMWRITEDATA : in STD_LOGIC_VECTOR ( 143 downto 0 );
    MIREPLAYRAMWRITEENABLE : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_bram_rep_8k : entity is "pcie3_ultrascale_7038_bram_rep_8k";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_bram_rep_8k;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_bram_rep_8k is
  signal \NLW_RAMB36E2[0].ramb36e2_inst_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RAMB36E2[0].ramb36e2_inst_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RAMB36E2[0].ramb36e2_inst_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RAMB36E2[0].ramb36e2_inst_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RAMB36E2[0].ramb36e2_inst_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_RAMB36E2[0].ramb36e2_inst_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_RAMB36E2[0].ramb36e2_inst_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RAMB36E2[0].ramb36e2_inst_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RAMB36E2[0].ramb36e2_inst_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_RAMB36E2[0].ramb36e2_inst_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_RAMB36E2[1].ramb36e2_inst_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RAMB36E2[1].ramb36e2_inst_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RAMB36E2[1].ramb36e2_inst_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RAMB36E2[1].ramb36e2_inst_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RAMB36E2[1].ramb36e2_inst_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_RAMB36E2[1].ramb36e2_inst_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_RAMB36E2[1].ramb36e2_inst_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RAMB36E2[1].ramb36e2_inst_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RAMB36E2[1].ramb36e2_inst_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_RAMB36E2[1].ramb36e2_inst_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \RAMB36E2[0].ramb36e2_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \RAMB36E2[0].ramb36e2_inst\ : label is "MLO";
  attribute BOX_TYPE of \RAMB36E2[1].ramb36e2_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \RAMB36E2[1].ramb36e2_inst\ : label is "MLO";
begin
\RAMB36E2[0].ramb36e2_inst\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 6) => MIREPLAYRAMADDRESS(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"000000",
      ADDRBWRADDR(14 downto 6) => MIREPLAYRAMADDRESS(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"100000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_RAMB36E2[0].ramb36e2_inst_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_RAMB36E2[0].ramb36e2_inst_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_RAMB36E2[0].ramb36e2_inst_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_RAMB36E2[0].ramb36e2_inst_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_RAMB36E2[0].ramb36e2_inst_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_RAMB36E2[0].ramb36e2_inst_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => CORECLKMIREQUESTRAM,
      CLKBWRCLK => CORECLKMIREQUESTRAM,
      DBITERR => \NLW_RAMB36E2[0].ramb36e2_inst_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 24) => MIREPLAYRAMWRITEDATA(34 downto 27),
      DINADIN(23 downto 16) => MIREPLAYRAMWRITEDATA(25 downto 18),
      DINADIN(15 downto 8) => MIREPLAYRAMWRITEDATA(16 downto 9),
      DINADIN(7 downto 0) => MIREPLAYRAMWRITEDATA(7 downto 0),
      DINBDIN(31 downto 24) => MIREPLAYRAMWRITEDATA(70 downto 63),
      DINBDIN(23 downto 16) => MIREPLAYRAMWRITEDATA(61 downto 54),
      DINBDIN(15 downto 8) => MIREPLAYRAMWRITEDATA(52 downto 45),
      DINBDIN(7 downto 0) => MIREPLAYRAMWRITEDATA(43 downto 36),
      DINPADINP(3) => MIREPLAYRAMWRITEDATA(35),
      DINPADINP(2) => MIREPLAYRAMWRITEDATA(26),
      DINPADINP(1) => MIREPLAYRAMWRITEDATA(17),
      DINPADINP(0) => MIREPLAYRAMWRITEDATA(8),
      DINPBDINP(3) => MIREPLAYRAMWRITEDATA(71),
      DINPBDINP(2) => MIREPLAYRAMWRITEDATA(62),
      DINPBDINP(1) => MIREPLAYRAMWRITEDATA(53),
      DINPBDINP(0) => MIREPLAYRAMWRITEDATA(44),
      DOUTADOUT(31 downto 24) => MIREPLAYRAMREADDATA(34 downto 27),
      DOUTADOUT(23 downto 16) => MIREPLAYRAMREADDATA(25 downto 18),
      DOUTADOUT(15 downto 8) => MIREPLAYRAMREADDATA(16 downto 9),
      DOUTADOUT(7 downto 0) => MIREPLAYRAMREADDATA(7 downto 0),
      DOUTBDOUT(31 downto 24) => MIREPLAYRAMREADDATA(70 downto 63),
      DOUTBDOUT(23 downto 16) => MIREPLAYRAMREADDATA(61 downto 54),
      DOUTBDOUT(15 downto 8) => MIREPLAYRAMREADDATA(52 downto 45),
      DOUTBDOUT(7 downto 0) => MIREPLAYRAMREADDATA(43 downto 36),
      DOUTPADOUTP(3) => MIREPLAYRAMREADDATA(35),
      DOUTPADOUTP(2) => MIREPLAYRAMREADDATA(26),
      DOUTPADOUTP(1) => MIREPLAYRAMREADDATA(17),
      DOUTPADOUTP(0) => MIREPLAYRAMREADDATA(8),
      DOUTPBDOUTP(3) => MIREPLAYRAMREADDATA(71),
      DOUTPBDOUTP(2) => MIREPLAYRAMREADDATA(62),
      DOUTPBDOUTP(1) => MIREPLAYRAMREADDATA(53),
      DOUTPBDOUTP(0) => MIREPLAYRAMREADDATA(44),
      ECCPARITY(7 downto 0) => \NLW_RAMB36E2[0].ramb36e2_inst_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_RAMB36E2[0].ramb36e2_inst_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_RAMB36E2[0].ramb36e2_inst_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => MIREPLAYRAMWRITEENABLE(0),
      WEA(2) => MIREPLAYRAMWRITEENABLE(0),
      WEA(1) => MIREPLAYRAMWRITEENABLE(0),
      WEA(0) => MIREPLAYRAMWRITEENABLE(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => MIREPLAYRAMWRITEENABLE(0),
      WEBWE(2) => MIREPLAYRAMWRITEENABLE(0),
      WEBWE(1) => MIREPLAYRAMWRITEENABLE(0),
      WEBWE(0) => MIREPLAYRAMWRITEENABLE(0)
    );
\RAMB36E2[1].ramb36e2_inst\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 6) => MIREPLAYRAMADDRESS(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"000000",
      ADDRBWRADDR(14 downto 6) => MIREPLAYRAMADDRESS(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"100000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_RAMB36E2[1].ramb36e2_inst_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_RAMB36E2[1].ramb36e2_inst_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_RAMB36E2[1].ramb36e2_inst_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_RAMB36E2[1].ramb36e2_inst_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_RAMB36E2[1].ramb36e2_inst_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_RAMB36E2[1].ramb36e2_inst_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => CORECLKMIREQUESTRAM,
      CLKBWRCLK => CORECLKMIREQUESTRAM,
      DBITERR => \NLW_RAMB36E2[1].ramb36e2_inst_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 24) => MIREPLAYRAMWRITEDATA(106 downto 99),
      DINADIN(23 downto 16) => MIREPLAYRAMWRITEDATA(97 downto 90),
      DINADIN(15 downto 8) => MIREPLAYRAMWRITEDATA(88 downto 81),
      DINADIN(7 downto 0) => MIREPLAYRAMWRITEDATA(79 downto 72),
      DINBDIN(31 downto 24) => MIREPLAYRAMWRITEDATA(142 downto 135),
      DINBDIN(23 downto 16) => MIREPLAYRAMWRITEDATA(133 downto 126),
      DINBDIN(15 downto 8) => MIREPLAYRAMWRITEDATA(124 downto 117),
      DINBDIN(7 downto 0) => MIREPLAYRAMWRITEDATA(115 downto 108),
      DINPADINP(3) => MIREPLAYRAMWRITEDATA(107),
      DINPADINP(2) => MIREPLAYRAMWRITEDATA(98),
      DINPADINP(1) => MIREPLAYRAMWRITEDATA(89),
      DINPADINP(0) => MIREPLAYRAMWRITEDATA(80),
      DINPBDINP(3) => MIREPLAYRAMWRITEDATA(143),
      DINPBDINP(2) => MIREPLAYRAMWRITEDATA(134),
      DINPBDINP(1) => MIREPLAYRAMWRITEDATA(125),
      DINPBDINP(0) => MIREPLAYRAMWRITEDATA(116),
      DOUTADOUT(31 downto 24) => MIREPLAYRAMREADDATA(106 downto 99),
      DOUTADOUT(23 downto 16) => MIREPLAYRAMREADDATA(97 downto 90),
      DOUTADOUT(15 downto 8) => MIREPLAYRAMREADDATA(88 downto 81),
      DOUTADOUT(7 downto 0) => MIREPLAYRAMREADDATA(79 downto 72),
      DOUTBDOUT(31 downto 24) => MIREPLAYRAMREADDATA(142 downto 135),
      DOUTBDOUT(23 downto 16) => MIREPLAYRAMREADDATA(133 downto 126),
      DOUTBDOUT(15 downto 8) => MIREPLAYRAMREADDATA(124 downto 117),
      DOUTBDOUT(7 downto 0) => MIREPLAYRAMREADDATA(115 downto 108),
      DOUTPADOUTP(3) => MIREPLAYRAMREADDATA(107),
      DOUTPADOUTP(2) => MIREPLAYRAMREADDATA(98),
      DOUTPADOUTP(1) => MIREPLAYRAMREADDATA(89),
      DOUTPADOUTP(0) => MIREPLAYRAMREADDATA(80),
      DOUTPBDOUTP(3) => MIREPLAYRAMREADDATA(143),
      DOUTPBDOUTP(2) => MIREPLAYRAMREADDATA(134),
      DOUTPBDOUTP(1) => MIREPLAYRAMREADDATA(125),
      DOUTPBDOUTP(0) => MIREPLAYRAMREADDATA(116),
      ECCPARITY(7 downto 0) => \NLW_RAMB36E2[1].ramb36e2_inst_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_RAMB36E2[1].ramb36e2_inst_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_RAMB36E2[1].ramb36e2_inst_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => MIREPLAYRAMWRITEENABLE(1),
      WEA(2) => MIREPLAYRAMWRITEENABLE(1),
      WEA(1) => MIREPLAYRAMWRITEENABLE(1),
      WEA(0) => MIREPLAYRAMWRITEENABLE(1),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => MIREPLAYRAMWRITEENABLE(1),
      WEBWE(2) => MIREPLAYRAMWRITEENABLE(1),
      WEBWE(1) => MIREPLAYRAMWRITEENABLE(1),
      WEBWE(0) => MIREPLAYRAMWRITEENABLE(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_bram_req_8k is
  port (
    MIREQUESTRAMREADDATA : out STD_LOGIC_VECTOR ( 143 downto 0 );
    CORECLKMIREQUESTRAM : in STD_LOGIC;
    MIREQUESTRAMREADENABLE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    MIREQUESTRAMWRITEENABLE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mi_req_raddr0_i : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mi_req_waddr0_i : in STD_LOGIC_VECTOR ( 8 downto 0 );
    MIREQUESTRAMWRITEDATA : in STD_LOGIC_VECTOR ( 143 downto 0 );
    mi_req_raddr1_i : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mi_req_waddr1_i : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_bram_req_8k : entity is "pcie3_ultrascale_7038_bram_req_8k";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_bram_req_8k;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_bram_req_8k is
  signal \NLW_RAMB18E2[0].ramb18e2_inst_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[0].ramb18e2_inst_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[0].ramb18e2_inst_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[0].ramb18e2_inst_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[1].ramb18e2_inst_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[1].ramb18e2_inst_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[1].ramb18e2_inst_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[1].ramb18e2_inst_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[2].ramb18e2_inst_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[2].ramb18e2_inst_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[2].ramb18e2_inst_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[2].ramb18e2_inst_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[3].ramb18e2_inst_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[3].ramb18e2_inst_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_RAMB18E2[3].ramb18e2_inst_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_RAMB18E2[3].ramb18e2_inst_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \RAMB18E2[0].ramb18e2_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \RAMB18E2[0].ramb18e2_inst\ : label is "MLO";
  attribute BOX_TYPE of \RAMB18E2[1].ramb18e2_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \RAMB18E2[1].ramb18e2_inst\ : label is "MLO";
  attribute BOX_TYPE of \RAMB18E2[2].ramb18e2_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \RAMB18E2[2].ramb18e2_inst\ : label is "MLO";
  attribute BOX_TYPE of \RAMB18E2[3].ramb18e2_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \RAMB18E2[3].ramb18e2_inst\ : label is "MLO";
begin
\RAMB18E2[0].ramb18e2_inst\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => mi_req_raddr0_i(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 5) => mi_req_waddr0_i(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(15 downto 0) => \NLW_RAMB18E2[0].ramb18e2_inst_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_RAMB18E2[0].ramb18e2_inst_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_RAMB18E2[0].ramb18e2_inst_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_RAMB18E2[0].ramb18e2_inst_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CLKARDCLK => CORECLKMIREQUESTRAM,
      CLKBWRCLK => CORECLKMIREQUESTRAM,
      DINADIN(15 downto 8) => MIREQUESTRAMWRITEDATA(16 downto 9),
      DINADIN(7 downto 0) => MIREQUESTRAMWRITEDATA(7 downto 0),
      DINBDIN(15 downto 8) => MIREQUESTRAMWRITEDATA(34 downto 27),
      DINBDIN(7 downto 0) => MIREQUESTRAMWRITEDATA(25 downto 18),
      DINPADINP(1) => MIREQUESTRAMWRITEDATA(17),
      DINPADINP(0) => MIREQUESTRAMWRITEDATA(8),
      DINPBDINP(1) => MIREQUESTRAMWRITEDATA(35),
      DINPBDINP(0) => MIREQUESTRAMWRITEDATA(26),
      DOUTADOUT(15 downto 8) => MIREQUESTRAMREADDATA(16 downto 9),
      DOUTADOUT(7 downto 0) => MIREQUESTRAMREADDATA(7 downto 0),
      DOUTBDOUT(15 downto 8) => MIREQUESTRAMREADDATA(34 downto 27),
      DOUTBDOUT(7 downto 0) => MIREQUESTRAMREADDATA(25 downto 18),
      DOUTPADOUTP(1) => MIREQUESTRAMREADDATA(17),
      DOUTPADOUTP(0) => MIREQUESTRAMREADDATA(8),
      DOUTPBDOUTP(1) => MIREQUESTRAMREADDATA(35),
      DOUTPBDOUTP(0) => MIREQUESTRAMREADDATA(26),
      ENARDEN => MIREQUESTRAMREADENABLE(0),
      ENBWREN => MIREQUESTRAMWRITEENABLE(0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"1111"
    );
\RAMB18E2[1].ramb18e2_inst\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => mi_req_raddr0_i(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 5) => mi_req_waddr0_i(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(15 downto 0) => \NLW_RAMB18E2[1].ramb18e2_inst_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_RAMB18E2[1].ramb18e2_inst_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_RAMB18E2[1].ramb18e2_inst_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_RAMB18E2[1].ramb18e2_inst_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CLKARDCLK => CORECLKMIREQUESTRAM,
      CLKBWRCLK => CORECLKMIREQUESTRAM,
      DINADIN(15 downto 8) => MIREQUESTRAMWRITEDATA(52 downto 45),
      DINADIN(7 downto 0) => MIREQUESTRAMWRITEDATA(43 downto 36),
      DINBDIN(15 downto 8) => MIREQUESTRAMWRITEDATA(70 downto 63),
      DINBDIN(7 downto 0) => MIREQUESTRAMWRITEDATA(61 downto 54),
      DINPADINP(1) => MIREQUESTRAMWRITEDATA(53),
      DINPADINP(0) => MIREQUESTRAMWRITEDATA(44),
      DINPBDINP(1) => MIREQUESTRAMWRITEDATA(71),
      DINPBDINP(0) => MIREQUESTRAMWRITEDATA(62),
      DOUTADOUT(15 downto 8) => MIREQUESTRAMREADDATA(52 downto 45),
      DOUTADOUT(7 downto 0) => MIREQUESTRAMREADDATA(43 downto 36),
      DOUTBDOUT(15 downto 8) => MIREQUESTRAMREADDATA(70 downto 63),
      DOUTBDOUT(7 downto 0) => MIREQUESTRAMREADDATA(61 downto 54),
      DOUTPADOUTP(1) => MIREQUESTRAMREADDATA(53),
      DOUTPADOUTP(0) => MIREQUESTRAMREADDATA(44),
      DOUTPBDOUTP(1) => MIREQUESTRAMREADDATA(71),
      DOUTPBDOUTP(0) => MIREQUESTRAMREADDATA(62),
      ENARDEN => MIREQUESTRAMREADENABLE(1),
      ENBWREN => MIREQUESTRAMWRITEENABLE(1),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"1111"
    );
\RAMB18E2[2].ramb18e2_inst\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => mi_req_raddr1_i(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 5) => mi_req_waddr1_i(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(15 downto 0) => \NLW_RAMB18E2[2].ramb18e2_inst_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_RAMB18E2[2].ramb18e2_inst_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_RAMB18E2[2].ramb18e2_inst_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_RAMB18E2[2].ramb18e2_inst_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CLKARDCLK => CORECLKMIREQUESTRAM,
      CLKBWRCLK => CORECLKMIREQUESTRAM,
      DINADIN(15 downto 8) => MIREQUESTRAMWRITEDATA(88 downto 81),
      DINADIN(7 downto 0) => MIREQUESTRAMWRITEDATA(79 downto 72),
      DINBDIN(15 downto 8) => MIREQUESTRAMWRITEDATA(106 downto 99),
      DINBDIN(7 downto 0) => MIREQUESTRAMWRITEDATA(97 downto 90),
      DINPADINP(1) => MIREQUESTRAMWRITEDATA(89),
      DINPADINP(0) => MIREQUESTRAMWRITEDATA(80),
      DINPBDINP(1) => MIREQUESTRAMWRITEDATA(107),
      DINPBDINP(0) => MIREQUESTRAMWRITEDATA(98),
      DOUTADOUT(15 downto 8) => MIREQUESTRAMREADDATA(88 downto 81),
      DOUTADOUT(7 downto 0) => MIREQUESTRAMREADDATA(79 downto 72),
      DOUTBDOUT(15 downto 8) => MIREQUESTRAMREADDATA(106 downto 99),
      DOUTBDOUT(7 downto 0) => MIREQUESTRAMREADDATA(97 downto 90),
      DOUTPADOUTP(1) => MIREQUESTRAMREADDATA(89),
      DOUTPADOUTP(0) => MIREQUESTRAMREADDATA(80),
      DOUTPBDOUTP(1) => MIREQUESTRAMREADDATA(107),
      DOUTPBDOUTP(0) => MIREQUESTRAMREADDATA(98),
      ENARDEN => MIREQUESTRAMREADENABLE(2),
      ENBWREN => MIREQUESTRAMWRITEENABLE(2),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"1111"
    );
\RAMB18E2[3].ramb18e2_inst\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => mi_req_raddr1_i(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 5) => mi_req_waddr1_i(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(15 downto 0) => \NLW_RAMB18E2[3].ramb18e2_inst_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_RAMB18E2[3].ramb18e2_inst_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_RAMB18E2[3].ramb18e2_inst_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_RAMB18E2[3].ramb18e2_inst_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CLKARDCLK => CORECLKMIREQUESTRAM,
      CLKBWRCLK => CORECLKMIREQUESTRAM,
      DINADIN(15 downto 8) => MIREQUESTRAMWRITEDATA(124 downto 117),
      DINADIN(7 downto 0) => MIREQUESTRAMWRITEDATA(115 downto 108),
      DINBDIN(15 downto 8) => MIREQUESTRAMWRITEDATA(142 downto 135),
      DINBDIN(7 downto 0) => MIREQUESTRAMWRITEDATA(133 downto 126),
      DINPADINP(1) => MIREQUESTRAMWRITEDATA(125),
      DINPADINP(0) => MIREQUESTRAMWRITEDATA(116),
      DINPBDINP(1) => MIREQUESTRAMWRITEDATA(143),
      DINPBDINP(0) => MIREQUESTRAMWRITEDATA(134),
      DOUTADOUT(15 downto 8) => MIREQUESTRAMREADDATA(124 downto 117),
      DOUTADOUT(7 downto 0) => MIREQUESTRAMREADDATA(115 downto 108),
      DOUTBDOUT(15 downto 8) => MIREQUESTRAMREADDATA(142 downto 135),
      DOUTBDOUT(7 downto 0) => MIREQUESTRAMREADDATA(133 downto 126),
      DOUTPADOUTP(1) => MIREQUESTRAMREADDATA(125),
      DOUTPADOUTP(0) => MIREQUESTRAMREADDATA(116),
      DOUTPBDOUTP(1) => MIREQUESTRAMREADDATA(143),
      DOUTPBDOUTP(0) => MIREQUESTRAMREADDATA(134),
      ENARDEN => MIREQUESTRAMREADENABLE(3),
      ENBWREN => MIREQUESTRAMWRITEENABLE(3),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"1111"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_init_ctrl is
  port (
    MGMTSTICKYRESETN : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    RESETN : out STD_LOGIC;
    CLK : in STD_LOGIC;
    phy_rdy_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_init_ctrl : entity is "pcie3_ultrascale_7038_init_ctrl";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_init_ctrl;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_init_ctrl is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal reg_cold_reset0 : STD_LOGIC;
  signal \reg_cold_reset_reg_n_0_[0]\ : STD_LOGIC;
  signal reg_phy_rdy : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of reg_phy_rdy : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of reg_phy_rdy : signal is "true";
  signal reg_reset_timer : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal reg_reset_timer0 : STD_LOGIC;
  signal \reg_reset_timer[1]_i_1_n_0\ : STD_LOGIC;
  signal \reg_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \reg_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \reg_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg_state_reg_n_0_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of PCIE_3_1_inst_i_3 : label is "soft_lutpair121";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \reg_phy_rdy_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \reg_phy_rdy_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \reg_phy_rdy_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \reg_phy_rdy_reg[1]\ : label is std.standard.true;
  attribute KEEP of \reg_phy_rdy_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \reg_phy_rdy_reg[1]\ : label is "NO";
  attribute SOFT_HLUTNM of \reg_reset_timer[0]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \reg_reset_timer[1]_i_3\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of reg_user_tph_stt_read_data_valid_o_i_2 : label is "soft_lutpair121";
begin
  SR(0) <= \^sr\(0);
PCIE_3_1_inst_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \reg_state_reg_n_0_[2]\,
      I1 => \reg_state_reg_n_0_[0]\,
      O => MGMTSTICKYRESETN
    );
PCIE_3_1_inst_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \reg_state_reg_n_0_[2]\,
      I1 => \reg_state_reg_n_0_[0]\,
      O => RESETN
    );
\reg_cold_reset[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in,
      I1 => reg_phy_rdy(1),
      O => reg_cold_reset0
    );
\reg_cold_reset_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => '0',
      Q => \reg_cold_reset_reg_n_0_[0]\,
      S => reg_cold_reset0
    );
\reg_cold_reset_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \reg_cold_reset_reg_n_0_[0]\,
      Q => p_0_in,
      S => reg_cold_reset0
    );
\reg_phy_rdy_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => phy_rdy_out,
      Q => reg_phy_rdy(0),
      R => '0'
    );
\reg_phy_rdy_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reg_phy_rdy(0),
      Q => reg_phy_rdy(1),
      R => '0'
    );
\reg_reset_timer[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_reset_timer(0),
      O => p_1_in(0)
    );
\reg_reset_timer[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_phy_rdy(1),
      O => \reg_reset_timer[1]_i_1_n_0\
    );
\reg_reset_timer[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => \reg_state_reg_n_0_[2]\,
      I1 => \reg_state_reg_n_0_[0]\,
      I2 => reg_reset_timer(1),
      I3 => reg_reset_timer(0),
      O => reg_reset_timer0
    );
\reg_reset_timer[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_reset_timer(0),
      I1 => reg_reset_timer(1),
      O => p_1_in(1)
    );
\reg_reset_timer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => reg_reset_timer0,
      D => p_1_in(0),
      Q => reg_reset_timer(0),
      R => \reg_reset_timer[1]_i_1_n_0\
    );
\reg_reset_timer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => reg_reset_timer0,
      D => p_1_in(1),
      Q => reg_reset_timer(1),
      R => \reg_reset_timer[1]_i_1_n_0\
    );
\reg_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => reg_phy_rdy(1),
      I1 => \reg_state_reg_n_0_[2]\,
      I2 => \reg_state_reg_n_0_[0]\,
      O => \reg_state[0]_i_1_n_0\
    );
\reg_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800080"
    )
        port map (
      I0 => reg_reset_timer(0),
      I1 => reg_reset_timer(1),
      I2 => \reg_state_reg_n_0_[0]\,
      I3 => \reg_state_reg_n_0_[2]\,
      I4 => \^sr\(0),
      I5 => reg_phy_rdy(1),
      O => \reg_state[2]_i_1_n_0\
    );
\reg_state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => p_0_in,
      D => \reg_state[0]_i_1_n_0\,
      Q => \reg_state_reg_n_0_[0]\
    );
\reg_state_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => p_0_in,
      D => \reg_state[2]_i_1_n_0\,
      Q => \reg_state_reg_n_0_[2]\
    );
reg_user_tph_stt_read_data_valid_o_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \reg_state_reg_n_0_[0]\,
      I1 => \reg_state_reg_n_0_[2]\,
      O => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_clk is
  port (
    CLK_PCLK : out STD_LOGIC;
    PHY_USERCLK : out STD_LOGIC;
    PHY_CORECLK : out STD_LOGIC;
    CLK_PCLK_CE : in STD_LOGIC;
    CLK_PCLK_CEMASK : in STD_LOGIC;
    CLK_USERCLK_CLR : in STD_LOGIC;
    CLK_PCLK_MASK : in STD_LOGIC;
    CLK_USERCLK_IN : in STD_LOGIC;
    gt_bufgtdiv : in STD_LOGIC_VECTOR ( 8 downto 0 );
    CLK_USERCLK_CEMASK : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_clk : entity is "pcie3_ultrascale_7038_phy_clk";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_clk;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_clk is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of bufg_gt_coreclk : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of bufg_gt_coreclk : label is "MLO";
  attribute BOX_TYPE of bufg_gt_pclk : label is "PRIMITIVE";
  attribute OPT_MODIFIED of bufg_gt_pclk : label is "MLO";
  attribute BOX_TYPE of bufg_gt_userclk : label is "PRIMITIVE";
  attribute OPT_MODIFIED of bufg_gt_userclk : label is "MLO";
begin
bufg_gt_coreclk: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => lopt,
      CEMASK => CLK_USERCLK_CEMASK,
      CLR => lopt_1,
      CLRMASK => CLK_USERCLK_CEMASK,
      DIV(2 downto 0) => gt_bufgtdiv(5 downto 3),
      I => CLK_USERCLK_IN,
      O => PHY_CORECLK
    );
bufg_gt_pclk: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => lopt,
      CEMASK => CLK_PCLK_CEMASK,
      CLR => lopt_1,
      CLRMASK => CLK_PCLK_MASK,
      DIV(2 downto 0) => gt_bufgtdiv(2 downto 0),
      I => CLK_USERCLK_IN,
      O => CLK_PCLK
    );
bufg_gt_userclk: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => lopt,
      CEMASK => CLK_USERCLK_CEMASK,
      CLR => lopt_1,
      CLRMASK => CLK_USERCLK_CEMASK,
      DIV(2 downto 0) => gt_bufgtdiv(8 downto 6),
      I => CLK_USERCLK_IN,
      O => PHY_USERCLK
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  preset_r(0) <= sync(2);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_preset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_100 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[18]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \coeff_reg[18]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[18]_1\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_100 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_100;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_100 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[18]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => Q(0),
      I1 => \coeff_reg[18]\(0),
      I2 => \coeff_reg[18]\(1),
      I3 => \coeff_reg[18]_0\(0),
      I4 => sync(2),
      I5 => \coeff_reg[18]_1\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_105 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_txpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_105 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_105;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_105 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_txpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_106 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_txpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_106 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_106;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_106 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_txpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_107 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_txpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_107 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_107;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_107 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_txpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_108 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_txpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_108 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_108;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_108 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_txpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_109 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_109 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_109;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_109 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_110 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_110 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_110;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_110 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_111 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_111 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_111;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_111 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_112 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_112 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_112;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_112 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_113 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_113 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_113;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_113 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_114 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_114 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_114;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_114 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_115 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_115 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_115;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_115 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eqpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_116 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_116 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_116;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_116 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eqpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_117 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_117 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_117;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_117 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eqpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_118 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_118 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_118;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_118 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_lffs(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_119 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_119 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_119;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_119 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_lffs(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_120 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_120 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_120;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_120 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_lffs(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_121 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_121 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_121;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_121 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_lffs(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_122 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_122 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_122;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_122 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_lffs(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_123 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_123 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_123;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_123 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_lffs(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_124 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[2]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    adapt_2nd_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    adapt_2nd_reg_0 : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqcontrol : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_124 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_124;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_124 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\adapt_2nd_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFC0"
    )
        port map (
      I0 => sync(2),
      I1 => Q(0),
      I2 => adapt_2nd_reg(0),
      I3 => adapt_2nd_reg_0,
      O => \sync_reg[2]_0\
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eqcontrol(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_125 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    adapt_done : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    done : out STD_LOGIC;
    lffs_sel : out STD_LOGIC;
    \txcoeff_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    adapt_done_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_onehot_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fsm2__21\ : in STD_LOGIC;
    \FSM_onehot_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqcontrol : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_125 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_125;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_125 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\FSM_onehot_fsm[0]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => sync(2),
      I3 => \FSM_onehot_fsm_reg[0]\(0),
      O => D(0)
    );
\FSM_onehot_fsm[1]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sync(2),
      I1 => \FSM_onehot_fsm_reg[0]\(0),
      I2 => Q(0),
      O => D(1)
    );
\FSM_onehot_fsm[2]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8A8A8A"
    )
        port map (
      I0 => Q(2),
      I1 => \FSM_onehot_fsm_reg[2]\(0),
      I2 => \FSM_onehot_fsm_reg[2]\(1),
      I3 => sync(2),
      I4 => Q(0),
      O => D(2)
    );
\FSM_onehot_fsm[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAAFEAAFEAA"
    )
        port map (
      I0 => Q(1),
      I1 => sync(2),
      I2 => \FSM_onehot_fsm_reg[0]\(0),
      I3 => Q(4),
      I4 => Q(3),
      I5 => \fsm2__21\,
      O => D(3)
    );
\adapt_done_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adapt_done_reg,
      I1 => sync(2),
      I2 => Q(4),
      O => adapt_done
    );
\done_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => sync(2),
      I1 => \FSM_onehot_fsm_reg[0]\(0),
      I2 => Q(4),
      O => done
    );
\lffs_sel_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => sync(2),
      O => lffs_sel
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eqcontrol(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\txcoeff_cnt[0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg[2]\(0),
      I1 => Q(2),
      I2 => sync(2),
      I3 => Q(0),
      O => \txcoeff_cnt_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_129 is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_129 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_129;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_129 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  preset_r(0) <= sync(2);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_preset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_130 is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_130 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_130;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_130 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  preset_r(0) <= sync(2);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_preset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_131 is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_131 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_131;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_131 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  preset_r(0) <= sync(2);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_preset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_132 is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_132 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_132;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_132 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  preset_r(0) <= sync(2);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_preset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_133 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_ctrl : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_133 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_133;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_133 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\FSM_sequential_fsm[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002322"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => sync(2),
      I3 => \FSM_sequential_fsm_reg[1]\(0),
      I4 => Q(0),
      O => D(0)
    );
\coeff[18]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FD55FF55FD55FD"
    )
        port map (
      I0 => \coeff_reg[0]\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => sync(2),
      I5 => \FSM_sequential_fsm_reg[1]\(0),
      O => E(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_ctrl(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_134 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \coeff_cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_cnt_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_fsm_reg[0]\ : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_ctrl : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_134 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_134;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_134 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\FSM_sequential_fsm[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEBEFEFFFEBE"
    )
        port map (
      I0 => \FSM_sequential_fsm_reg[0]\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => sync(2),
      I4 => \coeff_cnt_reg[0]_1\(0),
      I5 => Q(1),
      O => D(0)
    );
\FSM_sequential_fsm[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF3DCCCFFF39888"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => sync(2),
      I3 => \coeff_cnt_reg[0]_1\(0),
      I4 => Q(2),
      I5 => data1(0),
      O => D(1)
    );
\coeff_cnt[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000055000C"
    )
        port map (
      I0 => \coeff_cnt_reg[0]_0\(0),
      I1 => sync(2),
      I2 => \coeff_cnt_reg[0]_1\(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => \coeff_cnt_reg[0]\(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_ctrl(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_135 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[13]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \coeff_reg[13]_0\ : in STD_LOGIC;
    \coeff_reg[12]\ : in STD_LOGIC;
    \coeff_reg[13]_1\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_135 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_135;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_135 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\coeff[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[13]\,
      I1 => Q(1),
      I2 => \coeff_reg[13]_0\,
      I3 => sync(2),
      I4 => \coeff_reg[12]\,
      O => D(0)
    );
\coeff[13]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \coeff_reg[13]\,
      I1 => sync(2),
      I2 => \coeff_reg[13]_0\,
      I3 => \out\(0),
      I4 => Q(0),
      I5 => \coeff_reg[13]_1\,
      O => D(1)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_136 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[14]\ : in STD_LOGIC;
    \coeff_reg[14]_0\ : in STD_LOGIC;
    \coeff_reg[14]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[14]_2\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_136 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_136;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_136 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[14]\,
      I1 => sync(2),
      I2 => \coeff_reg[14]_0\,
      I3 => \coeff_reg[14]_1\(0),
      I4 => \coeff_reg[14]_2\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_137 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[15]\ : in STD_LOGIC;
    \coeff_reg[15]_0\ : in STD_LOGIC;
    \coeff_reg[15]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[15]_2\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_137 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_137;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_137 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[15]\,
      I1 => sync(2),
      I2 => \coeff_reg[15]_0\,
      I3 => \coeff_reg[15]_1\(0),
      I4 => \coeff_reg[15]_2\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_138 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[16]\ : in STD_LOGIC;
    \coeff_reg[16]_0\ : in STD_LOGIC;
    \coeff_reg[16]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[16]_2\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_138 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_138;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_138 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[16]\,
      I1 => sync(2),
      I2 => \coeff_reg[16]_0\,
      I3 => \coeff_reg[16]_1\(0),
      I4 => \coeff_reg[16]_2\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_139 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[17]\ : in STD_LOGIC;
    \coeff_reg[17]_0\ : in STD_LOGIC;
    \coeff_reg[17]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[17]_2\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_139 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_139;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_139 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[17]\,
      I1 => sync(2),
      I2 => \coeff_reg[17]_0\,
      I3 => \coeff_reg[17]_1\(0),
      I4 => \coeff_reg[17]_2\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_140 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[18]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \coeff_reg[18]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[18]_1\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_140 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_140;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_140 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[18]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => Q(0),
      I1 => \coeff_reg[18]\(0),
      I2 => \coeff_reg[18]\(1),
      I3 => \coeff_reg[18]_0\(0),
      I4 => sync(2),
      I5 => \coeff_reg[18]_1\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_146 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_txpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_146 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_146;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_146 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_txpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_147 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_txpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_147 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_147;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_147 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_txpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_148 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_txpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_148 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_148;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_148 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_txpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_149 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_txpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_149 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_149;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_149 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_txpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_150 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_150 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_150;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_150 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_151 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_151 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_151;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_151 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_152 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_152 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_152;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_152 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_153 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_153 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_153;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_153 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_154 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_154 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_154;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_154 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_155 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_155 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_155;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_155 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_156 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_156 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_156;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_156 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eqpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_157 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_157 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_157;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_157 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eqpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_158 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_158 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_158;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_158 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eqpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_159 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_159 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_159;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_159 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_lffs(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_160 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_160 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_160;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_160 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_lffs(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_161 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_161 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_161;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_161 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_lffs(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_162 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_162 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_162;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_162 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_lffs(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_163 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_163 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_163;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_163 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_lffs(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_164 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_164 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_164;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_164 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_lffs(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_165 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[2]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    adapt_2nd_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    adapt_2nd_reg_0 : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqcontrol : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_165 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_165;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_165 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\adapt_2nd_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFC0"
    )
        port map (
      I0 => sync(2),
      I1 => Q(0),
      I2 => adapt_2nd_reg(0),
      I3 => adapt_2nd_reg_0,
      O => \sync_reg[2]_0\
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eqcontrol(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_166 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    adapt_done : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    done : out STD_LOGIC;
    lffs_sel : out STD_LOGIC;
    \txcoeff_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    adapt_done_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_onehot_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fsm2__21\ : in STD_LOGIC;
    \FSM_onehot_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqcontrol : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_166 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_166;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_166 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\FSM_onehot_fsm[0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => sync(2),
      I3 => \FSM_onehot_fsm_reg[0]\(0),
      O => D(0)
    );
\FSM_onehot_fsm[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sync(2),
      I1 => \FSM_onehot_fsm_reg[0]\(0),
      I2 => Q(0),
      O => D(1)
    );
\FSM_onehot_fsm[2]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8A8A8A"
    )
        port map (
      I0 => Q(2),
      I1 => \FSM_onehot_fsm_reg[2]\(0),
      I2 => \FSM_onehot_fsm_reg[2]\(1),
      I3 => sync(2),
      I4 => Q(0),
      O => D(2)
    );
\FSM_onehot_fsm[4]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAAFEAAFEAA"
    )
        port map (
      I0 => Q(1),
      I1 => sync(2),
      I2 => \FSM_onehot_fsm_reg[0]\(0),
      I3 => Q(4),
      I4 => Q(3),
      I5 => \fsm2__21\,
      O => D(3)
    );
\adapt_done_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adapt_done_reg,
      I1 => sync(2),
      I2 => Q(4),
      O => adapt_done
    );
\done_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => sync(2),
      I1 => \FSM_onehot_fsm_reg[0]\(0),
      I2 => Q(4),
      O => done
    );
\lffs_sel_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => sync(2),
      O => lffs_sel
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eqcontrol(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\txcoeff_cnt[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg[2]\(0),
      I1 => Q(2),
      I2 => sync(2),
      I3 => Q(0),
      O => \txcoeff_cnt_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_170 is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_170 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_170;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_170 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  preset_r(0) <= sync(2);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_preset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_171 is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_171 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_171;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_171 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  preset_r(0) <= sync(2);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_preset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_172 is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_172 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_172;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_172 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  preset_r(0) <= sync(2);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_preset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_173 is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_173 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_173;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_173 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  preset_r(0) <= sync(2);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_preset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_174 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_ctrl : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_174 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_174;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_174 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\FSM_sequential_fsm[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002322"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => sync(2),
      I3 => \FSM_sequential_fsm_reg[1]\(0),
      I4 => Q(0),
      O => D(0)
    );
\coeff[18]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FD55FF55FD55FD"
    )
        port map (
      I0 => \coeff_reg[0]\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => sync(2),
      I5 => \FSM_sequential_fsm_reg[1]\(0),
      O => E(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_ctrl(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_175 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \coeff_cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_cnt_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_fsm_reg[0]\ : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_ctrl : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_175 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_175;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_175 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\FSM_sequential_fsm[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEBEFEFFFEBE"
    )
        port map (
      I0 => \FSM_sequential_fsm_reg[0]\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => sync(2),
      I4 => \coeff_cnt_reg[0]_1\(0),
      I5 => Q(1),
      O => D(0)
    );
\FSM_sequential_fsm[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF3DCCCFFF39888"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => sync(2),
      I3 => \coeff_cnt_reg[0]_1\(0),
      I4 => Q(2),
      I5 => data1(0),
      O => D(1)
    );
\coeff_cnt[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000055000C"
    )
        port map (
      I0 => \coeff_cnt_reg[0]_0\(0),
      I1 => sync(2),
      I2 => \coeff_cnt_reg[0]_1\(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => \coeff_cnt_reg[0]\(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_ctrl(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_176 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[13]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \coeff_reg[13]_0\ : in STD_LOGIC;
    \coeff_reg[12]\ : in STD_LOGIC;
    \coeff_reg[13]_1\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_176 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_176;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_176 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\coeff[12]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[13]\,
      I1 => Q(1),
      I2 => \coeff_reg[13]_0\,
      I3 => sync(2),
      I4 => \coeff_reg[12]\,
      O => D(0)
    );
\coeff[13]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \coeff_reg[13]\,
      I1 => sync(2),
      I2 => \coeff_reg[13]_0\,
      I3 => \out\(0),
      I4 => Q(0),
      I5 => \coeff_reg[13]_1\,
      O => D(1)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_177 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[14]\ : in STD_LOGIC;
    \coeff_reg[14]_0\ : in STD_LOGIC;
    \coeff_reg[14]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[14]_2\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_177 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_177;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_177 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[14]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[14]\,
      I1 => sync(2),
      I2 => \coeff_reg[14]_0\,
      I3 => \coeff_reg[14]_1\(0),
      I4 => \coeff_reg[14]_2\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_178 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[15]\ : in STD_LOGIC;
    \coeff_reg[15]_0\ : in STD_LOGIC;
    \coeff_reg[15]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[15]_2\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_178 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_178;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_178 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[15]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[15]\,
      I1 => sync(2),
      I2 => \coeff_reg[15]_0\,
      I3 => \coeff_reg[15]_1\(0),
      I4 => \coeff_reg[15]_2\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_179 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[16]\ : in STD_LOGIC;
    \coeff_reg[16]_0\ : in STD_LOGIC;
    \coeff_reg[16]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[16]_2\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_179 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_179;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_179 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[16]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[16]\,
      I1 => sync(2),
      I2 => \coeff_reg[16]_0\,
      I3 => \coeff_reg[16]_1\(0),
      I4 => \coeff_reg[16]_2\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_180 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[17]\ : in STD_LOGIC;
    \coeff_reg[17]_0\ : in STD_LOGIC;
    \coeff_reg[17]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[17]_2\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_180 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_180;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_180 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[17]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[17]\,
      I1 => sync(2),
      I2 => \coeff_reg[17]_0\,
      I3 => \coeff_reg[17]_1\(0),
      I4 => \coeff_reg[17]_2\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_181 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[18]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \coeff_reg[18]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[18]_1\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_181 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_181;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_181 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[18]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => Q(0),
      I1 => \coeff_reg[18]\(0),
      I2 => \coeff_reg[18]\(1),
      I3 => \coeff_reg[18]_0\(0),
      I4 => sync(2),
      I5 => \coeff_reg[18]_1\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_187 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_txpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_187 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_187;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_187 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_txpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_188 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_txpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_188 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_188;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_188 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_txpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_189 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_txpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_189 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_189;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_189 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_txpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_190 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_txpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_190 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_190;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_190 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_txpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_191 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_191 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_191;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_191 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_192 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_192 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_192;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_192 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_193 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_193 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_193;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_193 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_194 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_194 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_194;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_194 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_195 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_195 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_195;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_195 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_196 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_196 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_196;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_196 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_197 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_197 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_197;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_197 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eqpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_198 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_198 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_198;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_198 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eqpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_199 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_199 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_199;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_199 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eqpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_200 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_200 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_200;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_200 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_lffs(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_201 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_201 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_201;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_201 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_lffs(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_202 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_202 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_202;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_202 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_lffs(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_203 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_203 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_203;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_203 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_lffs(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_204 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_204 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_204;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_204 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_lffs(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_205 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_205 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_205;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_205 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_lffs(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_206 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[2]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    adapt_2nd_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    adapt_2nd_reg_0 : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqcontrol : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_206 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_206;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_206 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\adapt_2nd_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFC0"
    )
        port map (
      I0 => sync(2),
      I1 => Q(0),
      I2 => adapt_2nd_reg(0),
      I3 => adapt_2nd_reg_0,
      O => \sync_reg[2]_0\
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eqcontrol(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_207 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    adapt_done : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    done : out STD_LOGIC;
    lffs_sel : out STD_LOGIC;
    \txcoeff_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    adapt_done_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_onehot_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fsm2__21\ : in STD_LOGIC;
    \FSM_onehot_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqcontrol : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_207 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_207;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_207 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\FSM_onehot_fsm[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => sync(2),
      I3 => \FSM_onehot_fsm_reg[0]\(0),
      O => D(0)
    );
\FSM_onehot_fsm[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sync(2),
      I1 => \FSM_onehot_fsm_reg[0]\(0),
      I2 => Q(0),
      O => D(1)
    );
\FSM_onehot_fsm[2]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8A8A8A"
    )
        port map (
      I0 => Q(2),
      I1 => \FSM_onehot_fsm_reg[2]\(0),
      I2 => \FSM_onehot_fsm_reg[2]\(1),
      I3 => sync(2),
      I4 => Q(0),
      O => D(2)
    );
\FSM_onehot_fsm[4]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAAFEAAFEAA"
    )
        port map (
      I0 => Q(1),
      I1 => sync(2),
      I2 => \FSM_onehot_fsm_reg[0]\(0),
      I3 => Q(4),
      I4 => Q(3),
      I5 => \fsm2__21\,
      O => D(3)
    );
\adapt_done_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adapt_done_reg,
      I1 => sync(2),
      I2 => Q(4),
      O => adapt_done
    );
\done_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => sync(2),
      I1 => \FSM_onehot_fsm_reg[0]\(0),
      I2 => Q(4),
      O => done
    );
\lffs_sel_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => sync(2),
      O => lffs_sel
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eqcontrol(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\txcoeff_cnt[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg[2]\(0),
      I1 => Q(2),
      I2 => sync(2),
      I3 => Q(0),
      O => \txcoeff_cnt_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_211 is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_211 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_211;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_211 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  preset_r(0) <= sync(2);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_preset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_212 is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_212 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_212;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_212 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  preset_r(0) <= sync(2);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_preset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_213 is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_213 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_213;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_213 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  preset_r(0) <= sync(2);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_preset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_214 is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_214 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_214;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_214 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  preset_r(0) <= sync(2);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_preset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_215 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_ctrl : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_215 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_215;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_215 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\FSM_sequential_fsm[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002322"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => sync(2),
      I3 => \FSM_sequential_fsm_reg[1]\(0),
      I4 => Q(0),
      O => D(0)
    );
\coeff[18]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FD55FF55FD55FD"
    )
        port map (
      I0 => \coeff_reg[0]\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => sync(2),
      I5 => \FSM_sequential_fsm_reg[1]\(0),
      O => E(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_ctrl(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_216 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \coeff_cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_cnt_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_fsm_reg[0]\ : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_ctrl : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_216 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_216;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_216 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\FSM_sequential_fsm[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEBEFEFFFEBE"
    )
        port map (
      I0 => \FSM_sequential_fsm_reg[0]\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => sync(2),
      I4 => \coeff_cnt_reg[0]_1\(0),
      I5 => Q(1),
      O => D(0)
    );
\FSM_sequential_fsm[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF3DCCCFFF39888"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => sync(2),
      I3 => \coeff_cnt_reg[0]_1\(0),
      I4 => Q(2),
      I5 => data1(0),
      O => D(1)
    );
\coeff_cnt[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000055000C"
    )
        port map (
      I0 => \coeff_cnt_reg[0]_0\(0),
      I1 => sync(2),
      I2 => \coeff_cnt_reg[0]_1\(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => \coeff_cnt_reg[0]\(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_ctrl(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_217 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[13]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \coeff_reg[13]_0\ : in STD_LOGIC;
    \coeff_reg[12]\ : in STD_LOGIC;
    \coeff_reg[13]_1\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_217 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_217;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_217 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\coeff[12]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[13]\,
      I1 => Q(1),
      I2 => \coeff_reg[13]_0\,
      I3 => sync(2),
      I4 => \coeff_reg[12]\,
      O => D(0)
    );
\coeff[13]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \coeff_reg[13]\,
      I1 => sync(2),
      I2 => \coeff_reg[13]_0\,
      I3 => \out\(0),
      I4 => Q(0),
      I5 => \coeff_reg[13]_1\,
      O => D(1)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_218 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[14]\ : in STD_LOGIC;
    \coeff_reg[14]_0\ : in STD_LOGIC;
    \coeff_reg[14]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[14]_2\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_218 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_218;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_218 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[14]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[14]\,
      I1 => sync(2),
      I2 => \coeff_reg[14]_0\,
      I3 => \coeff_reg[14]_1\(0),
      I4 => \coeff_reg[14]_2\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_219 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[15]\ : in STD_LOGIC;
    \coeff_reg[15]_0\ : in STD_LOGIC;
    \coeff_reg[15]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[15]_2\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_219 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_219;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_219 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[15]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[15]\,
      I1 => sync(2),
      I2 => \coeff_reg[15]_0\,
      I3 => \coeff_reg[15]_1\(0),
      I4 => \coeff_reg[15]_2\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_220 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[16]\ : in STD_LOGIC;
    \coeff_reg[16]_0\ : in STD_LOGIC;
    \coeff_reg[16]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[16]_2\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_220 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_220;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_220 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[16]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[16]\,
      I1 => sync(2),
      I2 => \coeff_reg[16]_0\,
      I3 => \coeff_reg[16]_1\(0),
      I4 => \coeff_reg[16]_2\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_221 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[17]\ : in STD_LOGIC;
    \coeff_reg[17]_0\ : in STD_LOGIC;
    \coeff_reg[17]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[17]_2\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_221 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_221;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_221 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[17]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[17]\,
      I1 => sync(2),
      I2 => \coeff_reg[17]_0\,
      I3 => \coeff_reg[17]_1\(0),
      I4 => \coeff_reg[17]_2\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_222 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[18]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \coeff_reg[18]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[18]_1\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_222 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_222;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_222 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[18]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => Q(0),
      I1 => \coeff_reg[18]\(0),
      I2 => \coeff_reg[18]\(1),
      I3 => \coeff_reg[18]_0\(0),
      I4 => sync(2),
      I5 => \coeff_reg[18]_1\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_228 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_txpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_228 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_228;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_228 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_txpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_229 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_txpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_229 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_229;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_229 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_txpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_230 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_txpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_230 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_230;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_230 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_txpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_231 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_txpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_231 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_231;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_231 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_txpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_232 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_232 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_232;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_232 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_233 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_233 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_233;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_233 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_234 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_234 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_234;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_234 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_235 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_235 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_235;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_235 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_236 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_236 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_236;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_236 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_237 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_237 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_237;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_237 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_238 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_238 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_238;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_238 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eqpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_239 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_239 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_239;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_239 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eqpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_240 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_240 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_240;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_240 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eqpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_241 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_241 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_241;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_241 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_lffs(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_242 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_242 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_242;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_242 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_lffs(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_243 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_243 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_243;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_243 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_lffs(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_244 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_244 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_244;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_244 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_lffs(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_245 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_245 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_245;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_245 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_lffs(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_246 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_246 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_246;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_246 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_lffs(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_247 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[2]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    adapt_2nd_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    adapt_2nd_reg_0 : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqcontrol : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_247 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_247;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_247 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\adapt_2nd_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFC0"
    )
        port map (
      I0 => sync(2),
      I1 => Q(0),
      I2 => adapt_2nd_reg(0),
      I3 => adapt_2nd_reg_0,
      O => \sync_reg[2]_0\
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eqcontrol(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_248 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    adapt_done : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    done : out STD_LOGIC;
    lffs_sel : out STD_LOGIC;
    \txcoeff_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    adapt_done_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_onehot_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fsm2__21\ : in STD_LOGIC;
    \FSM_onehot_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqcontrol : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_248 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_248;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_248 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\FSM_onehot_fsm[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => sync(2),
      I3 => \FSM_onehot_fsm_reg[0]\(0),
      O => D(0)
    );
\FSM_onehot_fsm[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sync(2),
      I1 => \FSM_onehot_fsm_reg[0]\(0),
      I2 => Q(0),
      O => D(1)
    );
\FSM_onehot_fsm[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8A8A8A"
    )
        port map (
      I0 => Q(2),
      I1 => \FSM_onehot_fsm_reg[2]\(0),
      I2 => \FSM_onehot_fsm_reg[2]\(1),
      I3 => sync(2),
      I4 => Q(0),
      O => D(2)
    );
\FSM_onehot_fsm[4]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAAFEAAFEAA"
    )
        port map (
      I0 => Q(1),
      I1 => sync(2),
      I2 => \FSM_onehot_fsm_reg[0]\(0),
      I3 => Q(4),
      I4 => Q(3),
      I5 => \fsm2__21\,
      O => D(3)
    );
\adapt_done_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adapt_done_reg,
      I1 => sync(2),
      I2 => Q(4),
      O => adapt_done
    );
\done_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => sync(2),
      I1 => \FSM_onehot_fsm_reg[0]\(0),
      I2 => Q(4),
      O => done
    );
\lffs_sel_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => sync(2),
      O => lffs_sel
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eqcontrol(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\txcoeff_cnt[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg[2]\(0),
      I1 => Q(2),
      I2 => sync(2),
      I3 => Q(0),
      O => \txcoeff_cnt_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_252 is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_252 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_252;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_252 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  preset_r(0) <= sync(2);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_preset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_253 is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_253 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_253;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_253 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  preset_r(0) <= sync(2);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_preset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_254 is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_254 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_254;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_254 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  preset_r(0) <= sync(2);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_preset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_255 is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_255 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_255;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_255 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  preset_r(0) <= sync(2);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_preset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_256 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_ctrl : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_256 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_256;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_256 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\FSM_sequential_fsm[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002322"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => sync(2),
      I3 => \FSM_sequential_fsm_reg[1]\(0),
      I4 => Q(0),
      O => D(0)
    );
\coeff[18]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FD55FF55FD55FD"
    )
        port map (
      I0 => \coeff_reg[0]\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => sync(2),
      I5 => \FSM_sequential_fsm_reg[1]\(0),
      O => E(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_ctrl(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_257 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \coeff_cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_cnt_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_fsm_reg[0]\ : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_ctrl : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_257 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_257;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_257 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\FSM_sequential_fsm[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEBEFEFFFEBE"
    )
        port map (
      I0 => \FSM_sequential_fsm_reg[0]\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => sync(2),
      I4 => \coeff_cnt_reg[0]_1\(0),
      I5 => Q(1),
      O => D(0)
    );
\FSM_sequential_fsm[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF3DCCCFFF39888"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => sync(2),
      I3 => \coeff_cnt_reg[0]_1\(0),
      I4 => Q(2),
      I5 => data1(0),
      O => D(1)
    );
\coeff_cnt[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000055000C"
    )
        port map (
      I0 => \coeff_cnt_reg[0]_0\(0),
      I1 => sync(2),
      I2 => \coeff_cnt_reg[0]_1\(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => \coeff_cnt_reg[0]\(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_ctrl(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_258 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[13]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \coeff_reg[13]_0\ : in STD_LOGIC;
    \coeff_reg[12]\ : in STD_LOGIC;
    \coeff_reg[13]_1\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_258 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_258;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_258 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\coeff[12]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[13]\,
      I1 => Q(1),
      I2 => \coeff_reg[13]_0\,
      I3 => sync(2),
      I4 => \coeff_reg[12]\,
      O => D(0)
    );
\coeff[13]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \coeff_reg[13]\,
      I1 => sync(2),
      I2 => \coeff_reg[13]_0\,
      I3 => \out\(0),
      I4 => Q(0),
      I5 => \coeff_reg[13]_1\,
      O => D(1)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_259 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[14]\ : in STD_LOGIC;
    \coeff_reg[14]_0\ : in STD_LOGIC;
    \coeff_reg[14]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[14]_2\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_259 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_259;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_259 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[14]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[14]\,
      I1 => sync(2),
      I2 => \coeff_reg[14]_0\,
      I3 => \coeff_reg[14]_1\(0),
      I4 => \coeff_reg[14]_2\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_260 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[15]\ : in STD_LOGIC;
    \coeff_reg[15]_0\ : in STD_LOGIC;
    \coeff_reg[15]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[15]_2\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_260 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_260;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_260 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[15]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[15]\,
      I1 => sync(2),
      I2 => \coeff_reg[15]_0\,
      I3 => \coeff_reg[15]_1\(0),
      I4 => \coeff_reg[15]_2\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_261 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[16]\ : in STD_LOGIC;
    \coeff_reg[16]_0\ : in STD_LOGIC;
    \coeff_reg[16]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[16]_2\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_261 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_261;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_261 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[16]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[16]\,
      I1 => sync(2),
      I2 => \coeff_reg[16]_0\,
      I3 => \coeff_reg[16]_1\(0),
      I4 => \coeff_reg[16]_2\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_262 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[17]\ : in STD_LOGIC;
    \coeff_reg[17]_0\ : in STD_LOGIC;
    \coeff_reg[17]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[17]_2\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_262 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_262;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_262 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[17]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[17]\,
      I1 => sync(2),
      I2 => \coeff_reg[17]_0\,
      I3 => \coeff_reg[17]_1\(0),
      I4 => \coeff_reg[17]_2\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_263 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[18]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \coeff_reg[18]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[18]_1\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_263 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_263;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_263 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[18]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => Q(0),
      I1 => \coeff_reg[18]\(0),
      I2 => \coeff_reg[18]\(1),
      I3 => \coeff_reg[18]_0\(0),
      I4 => sync(2),
      I5 => \coeff_reg[18]_1\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_269 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_txpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_269 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_269;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_269 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_txpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_270 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_txpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_270 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_270;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_270 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_txpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_271 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_txpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_271 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_271;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_271 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_txpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_272 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_txpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_272 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_272;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_272 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_txpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_273 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_273 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_273;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_273 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_274 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_274 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_274;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_274 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_275 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_275 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_275;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_275 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_276 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_276 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_276;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_276 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_277 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_277 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_277;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_277 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_278 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_278 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_278;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_278 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_279 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_279 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_279;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_279 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eqpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_280 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_280 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_280;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_280 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eqpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_281 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_281 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_281;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_281 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eqpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_282 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_282 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_282;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_282 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_lffs(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_283 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_283 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_283;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_283 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_lffs(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_284 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_284 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_284;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_284 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_lffs(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_285 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_285 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_285;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_285 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_lffs(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_286 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_286 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_286;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_286 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_lffs(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_287 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_287 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_287;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_287 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_lffs(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_288 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[2]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    adapt_2nd_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    adapt_2nd_reg_0 : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqcontrol : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_288 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_288;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_288 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\adapt_2nd_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFC0"
    )
        port map (
      I0 => sync(2),
      I1 => Q(0),
      I2 => adapt_2nd_reg(0),
      I3 => adapt_2nd_reg_0,
      O => \sync_reg[2]_0\
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eqcontrol(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_289 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    adapt_done : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    done : out STD_LOGIC;
    lffs_sel : out STD_LOGIC;
    \txcoeff_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    adapt_done_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_onehot_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fsm2__21\ : in STD_LOGIC;
    \FSM_onehot_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqcontrol : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_289 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_289;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_289 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\FSM_onehot_fsm[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => sync(2),
      I3 => \FSM_onehot_fsm_reg[0]\(0),
      O => D(0)
    );
\FSM_onehot_fsm[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sync(2),
      I1 => \FSM_onehot_fsm_reg[0]\(0),
      I2 => Q(0),
      O => D(1)
    );
\FSM_onehot_fsm[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8A8A8A"
    )
        port map (
      I0 => Q(2),
      I1 => \FSM_onehot_fsm_reg[2]\(0),
      I2 => \FSM_onehot_fsm_reg[2]\(1),
      I3 => sync(2),
      I4 => Q(0),
      O => D(2)
    );
\FSM_onehot_fsm[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAAFEAAFEAA"
    )
        port map (
      I0 => Q(1),
      I1 => sync(2),
      I2 => \FSM_onehot_fsm_reg[0]\(0),
      I3 => Q(4),
      I4 => Q(3),
      I5 => \fsm2__21\,
      O => D(3)
    );
\adapt_done_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adapt_done_reg,
      I1 => sync(2),
      I2 => Q(4),
      O => adapt_done
    );
\done_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => sync(2),
      I1 => \FSM_onehot_fsm_reg[0]\(0),
      I2 => Q(4),
      O => done
    );
\lffs_sel_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => sync(2),
      O => lffs_sel
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eqcontrol(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\txcoeff_cnt[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg[2]\(0),
      I1 => Q(2),
      I2 => sync(2),
      I3 => Q(0),
      O => \txcoeff_cnt_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_293 is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_293 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_293;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_293 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  preset_r(0) <= sync(2);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_preset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_294 is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_294 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_294;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_294 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  preset_r(0) <= sync(2);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_preset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_295 is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_295 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_295;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_295 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  preset_r(0) <= sync(2);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_preset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_296 is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_296 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_296;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_296 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  preset_r(0) <= sync(2);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_preset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_297 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_ctrl : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_297 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_297;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_297 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\FSM_sequential_fsm[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002322"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => sync(2),
      I3 => \FSM_sequential_fsm_reg[1]\(0),
      I4 => Q(0),
      O => D(0)
    );
\coeff[18]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FD55FF55FD55FD"
    )
        port map (
      I0 => \coeff_reg[0]\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => sync(2),
      I5 => \FSM_sequential_fsm_reg[1]\(0),
      O => E(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_ctrl(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_298 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \coeff_cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_cnt_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_fsm_reg[0]\ : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_ctrl : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_298 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_298;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_298 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\FSM_sequential_fsm[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEBEFEFFFEBE"
    )
        port map (
      I0 => \FSM_sequential_fsm_reg[0]\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => sync(2),
      I4 => \coeff_cnt_reg[0]_1\(0),
      I5 => Q(1),
      O => D(0)
    );
\FSM_sequential_fsm[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF3DCCCFFF39888"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => sync(2),
      I3 => \coeff_cnt_reg[0]_1\(0),
      I4 => Q(2),
      I5 => data1(0),
      O => D(1)
    );
\coeff_cnt[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000055000C"
    )
        port map (
      I0 => \coeff_cnt_reg[0]_0\(0),
      I1 => sync(2),
      I2 => \coeff_cnt_reg[0]_1\(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => \coeff_cnt_reg[0]\(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_ctrl(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_299 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[13]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \coeff_reg[13]_0\ : in STD_LOGIC;
    \coeff_reg[12]\ : in STD_LOGIC;
    \coeff_reg[13]_1\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_299 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_299;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_299 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\coeff[12]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[13]\,
      I1 => Q(1),
      I2 => \coeff_reg[13]_0\,
      I3 => sync(2),
      I4 => \coeff_reg[12]\,
      O => D(0)
    );
\coeff[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \coeff_reg[13]\,
      I1 => sync(2),
      I2 => \coeff_reg[13]_0\,
      I3 => \out\(0),
      I4 => Q(0),
      I5 => \coeff_reg[13]_1\,
      O => D(1)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_300 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[14]\ : in STD_LOGIC;
    \coeff_reg[14]_0\ : in STD_LOGIC;
    \coeff_reg[14]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[14]_2\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_300 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_300;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_300 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[14]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[14]\,
      I1 => sync(2),
      I2 => \coeff_reg[14]_0\,
      I3 => \coeff_reg[14]_1\(0),
      I4 => \coeff_reg[14]_2\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_301 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[15]\ : in STD_LOGIC;
    \coeff_reg[15]_0\ : in STD_LOGIC;
    \coeff_reg[15]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[15]_2\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_301 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_301;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_301 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[15]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[15]\,
      I1 => sync(2),
      I2 => \coeff_reg[15]_0\,
      I3 => \coeff_reg[15]_1\(0),
      I4 => \coeff_reg[15]_2\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_302 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[16]\ : in STD_LOGIC;
    \coeff_reg[16]_0\ : in STD_LOGIC;
    \coeff_reg[16]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[16]_2\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_302 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_302;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_302 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[16]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[16]\,
      I1 => sync(2),
      I2 => \coeff_reg[16]_0\,
      I3 => \coeff_reg[16]_1\(0),
      I4 => \coeff_reg[16]_2\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_303 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[17]\ : in STD_LOGIC;
    \coeff_reg[17]_0\ : in STD_LOGIC;
    \coeff_reg[17]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[17]_2\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_303 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_303;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_303 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[17]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[17]\,
      I1 => sync(2),
      I2 => \coeff_reg[17]_0\,
      I3 => \coeff_reg[17]_1\(0),
      I4 => \coeff_reg[17]_2\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_304 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[18]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \coeff_reg[18]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[18]_1\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_304 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_304;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_304 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[18]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => Q(0),
      I1 => \coeff_reg[18]\(0),
      I2 => \coeff_reg[18]\(1),
      I3 => \coeff_reg[18]_0\(0),
      I4 => sync(2),
      I5 => \coeff_reg[18]_1\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_310 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_txpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_310 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_310;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_310 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_txpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_311 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_txpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_311 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_311;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_311 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_txpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_312 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_txpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_312 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_312;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_312 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_txpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_313 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_txpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_313 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_313;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_313 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_txpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_314 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_314 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_314;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_314 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_315 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_315 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_315;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_315 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_316 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_316 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_316;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_316 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_317 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_317 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_317;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_317 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_318 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_318 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_318;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_318 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_319 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_319 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_319;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_319 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_320 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_320 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_320;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_320 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eqpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_321 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_321 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_321;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_321 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eqpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_322 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_322 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_322;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_322 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eqpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_323 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_323 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_323;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_323 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_lffs(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_324 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_324 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_324;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_324 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_lffs(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_325 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_325 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_325;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_325 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_lffs(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_326 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_326 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_326;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_326 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_lffs(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_327 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_327 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_327;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_327 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_lffs(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_328 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_328 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_328;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_328 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_lffs(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_329 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[2]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    adapt_2nd_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    adapt_2nd_reg_0 : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqcontrol : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_329 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_329;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_329 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\adapt_2nd_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFC0"
    )
        port map (
      I0 => sync(2),
      I1 => Q(0),
      I2 => adapt_2nd_reg(0),
      I3 => adapt_2nd_reg_0,
      O => \sync_reg[2]_0\
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eqcontrol(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_330 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    adapt_done : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    done : out STD_LOGIC;
    lffs_sel : out STD_LOGIC;
    \txcoeff_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    adapt_done_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_onehot_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fsm2__21\ : in STD_LOGIC;
    \FSM_onehot_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqcontrol : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_330 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_330;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_330 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\FSM_onehot_fsm[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => sync(2),
      I3 => \FSM_onehot_fsm_reg[0]\(0),
      O => D(0)
    );
\FSM_onehot_fsm[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sync(2),
      I1 => \FSM_onehot_fsm_reg[0]\(0),
      I2 => Q(0),
      O => D(1)
    );
\FSM_onehot_fsm[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8A8A8A"
    )
        port map (
      I0 => Q(2),
      I1 => \FSM_onehot_fsm_reg[2]\(0),
      I2 => \FSM_onehot_fsm_reg[2]\(1),
      I3 => sync(2),
      I4 => Q(0),
      O => D(2)
    );
\FSM_onehot_fsm[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAAFEAAFEAA"
    )
        port map (
      I0 => Q(1),
      I1 => sync(2),
      I2 => \FSM_onehot_fsm_reg[0]\(0),
      I3 => Q(4),
      I4 => Q(3),
      I5 => \fsm2__21\,
      O => D(3)
    );
\adapt_done_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adapt_done_reg,
      I1 => sync(2),
      I2 => Q(4),
      O => adapt_done
    );
\done_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => sync(2),
      I1 => \FSM_onehot_fsm_reg[0]\(0),
      I2 => Q(4),
      O => done
    );
\lffs_sel_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => sync(2),
      O => lffs_sel
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eqcontrol(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\txcoeff_cnt[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg[2]\(0),
      I1 => Q(2),
      I2 => sync(2),
      I3 => Q(0),
      O => \txcoeff_cnt_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_334 is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_334 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_334;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_334 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  preset_r(0) <= sync(2);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_preset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_335 is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_335 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_335;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_335 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  preset_r(0) <= sync(2);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_preset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_336 is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_336 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_336;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_336 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  preset_r(0) <= sync(2);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_preset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_337 is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_337 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_337;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_337 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  preset_r(0) <= sync(2);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_preset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_338 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_ctrl : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_338 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_338;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_338 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\FSM_sequential_fsm[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002322"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => sync(2),
      I3 => \FSM_sequential_fsm_reg[1]\(0),
      I4 => Q(0),
      O => D(0)
    );
\coeff[18]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FD55FF55FD55FD"
    )
        port map (
      I0 => \coeff_reg[0]\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => sync(2),
      I5 => \FSM_sequential_fsm_reg[1]\(0),
      O => E(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_ctrl(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_339 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \coeff_cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_cnt_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_fsm_reg[0]\ : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_ctrl : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_339 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_339;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_339 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\FSM_sequential_fsm[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEBEFEFFFEBE"
    )
        port map (
      I0 => \FSM_sequential_fsm_reg[0]\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => sync(2),
      I4 => \coeff_cnt_reg[0]_1\(0),
      I5 => Q(1),
      O => D(0)
    );
\FSM_sequential_fsm[2]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF3DCCCFFF39888"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => sync(2),
      I3 => \coeff_cnt_reg[0]_1\(0),
      I4 => Q(2),
      I5 => data1(0),
      O => D(1)
    );
\coeff_cnt[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000055000C"
    )
        port map (
      I0 => \coeff_cnt_reg[0]_0\(0),
      I1 => sync(2),
      I2 => \coeff_cnt_reg[0]_1\(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => \coeff_cnt_reg[0]\(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_ctrl(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_340 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[13]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \coeff_reg[13]_0\ : in STD_LOGIC;
    \coeff_reg[12]\ : in STD_LOGIC;
    \coeff_reg[13]_1\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_340 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_340;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_340 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\coeff[12]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[13]\,
      I1 => Q(1),
      I2 => \coeff_reg[13]_0\,
      I3 => sync(2),
      I4 => \coeff_reg[12]\,
      O => D(0)
    );
\coeff[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \coeff_reg[13]\,
      I1 => sync(2),
      I2 => \coeff_reg[13]_0\,
      I3 => \out\(0),
      I4 => Q(0),
      I5 => \coeff_reg[13]_1\,
      O => D(1)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_341 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[14]\ : in STD_LOGIC;
    \coeff_reg[14]_0\ : in STD_LOGIC;
    \coeff_reg[14]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[14]_2\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_341 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_341;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_341 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[14]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[14]\,
      I1 => sync(2),
      I2 => \coeff_reg[14]_0\,
      I3 => \coeff_reg[14]_1\(0),
      I4 => \coeff_reg[14]_2\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_342 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[15]\ : in STD_LOGIC;
    \coeff_reg[15]_0\ : in STD_LOGIC;
    \coeff_reg[15]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[15]_2\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_342 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_342;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_342 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[15]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[15]\,
      I1 => sync(2),
      I2 => \coeff_reg[15]_0\,
      I3 => \coeff_reg[15]_1\(0),
      I4 => \coeff_reg[15]_2\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_343 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[16]\ : in STD_LOGIC;
    \coeff_reg[16]_0\ : in STD_LOGIC;
    \coeff_reg[16]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[16]_2\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_343 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_343;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_343 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[16]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[16]\,
      I1 => sync(2),
      I2 => \coeff_reg[16]_0\,
      I3 => \coeff_reg[16]_1\(0),
      I4 => \coeff_reg[16]_2\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_344 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[17]\ : in STD_LOGIC;
    \coeff_reg[17]_0\ : in STD_LOGIC;
    \coeff_reg[17]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[17]_2\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_344 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_344;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_344 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[17]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[17]\,
      I1 => sync(2),
      I2 => \coeff_reg[17]_0\,
      I3 => \coeff_reg[17]_1\(0),
      I4 => \coeff_reg[17]_2\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_345 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[18]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \coeff_reg[18]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[18]_1\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_345 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_345;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_345 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[18]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => Q(0),
      I1 => \coeff_reg[18]\(0),
      I2 => \coeff_reg[18]\(1),
      I3 => \coeff_reg[18]_0\(0),
      I4 => sync(2),
      I5 => \coeff_reg[18]_1\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_351 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_txpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_351 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_351;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_351 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_txpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_352 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_txpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_352 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_352;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_352 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_txpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_353 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_txpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_353 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_353;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_353 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_txpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_354 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_txpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_354 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_354;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_354 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_txpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_355 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_355 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_355;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_355 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_356 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_356 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_356;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_356 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_357 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_357 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_357;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_357 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_358 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_358 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_358;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_358 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_359 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_359 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_359;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_359 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_360 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_360 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_360;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_360 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_361 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_361 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_361;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_361 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eqpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_362 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_362 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_362;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_362 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eqpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_363 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_363 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_363;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_363 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eqpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_364 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_364 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_364;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_364 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_lffs(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_365 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_365 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_365;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_365 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_lffs(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_366 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_366 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_366;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_366 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_lffs(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_367 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_367 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_367;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_367 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_lffs(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_368 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_368 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_368;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_368 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_lffs(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_369 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_369 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_369;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_369 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_lffs(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_370 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[2]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    adapt_2nd_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    adapt_2nd_reg_0 : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqcontrol : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_370 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_370;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_370 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\adapt_2nd_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFC0"
    )
        port map (
      I0 => sync(2),
      I1 => Q(0),
      I2 => adapt_2nd_reg(0),
      I3 => adapt_2nd_reg_0,
      O => \sync_reg[2]_0\
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eqcontrol(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_371 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    adapt_done : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    done : out STD_LOGIC;
    lffs_sel : out STD_LOGIC;
    \txcoeff_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    adapt_done_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_onehot_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fsm2__21\ : in STD_LOGIC;
    \FSM_onehot_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqcontrol : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_371 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_371;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_371 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\FSM_onehot_fsm[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => sync(2),
      I3 => \FSM_onehot_fsm_reg[0]\(0),
      O => D(0)
    );
\FSM_onehot_fsm[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sync(2),
      I1 => \FSM_onehot_fsm_reg[0]\(0),
      I2 => Q(0),
      O => D(1)
    );
\FSM_onehot_fsm[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8A8A8A"
    )
        port map (
      I0 => Q(2),
      I1 => \FSM_onehot_fsm_reg[2]\(0),
      I2 => \FSM_onehot_fsm_reg[2]\(1),
      I3 => sync(2),
      I4 => Q(0),
      O => D(2)
    );
\FSM_onehot_fsm[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAAFEAAFEAA"
    )
        port map (
      I0 => Q(1),
      I1 => sync(2),
      I2 => \FSM_onehot_fsm_reg[0]\(0),
      I3 => Q(4),
      I4 => Q(3),
      I5 => \fsm2__21\,
      O => D(3)
    );
\adapt_done_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adapt_done_reg,
      I1 => sync(2),
      I2 => Q(4),
      O => adapt_done
    );
\done_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => sync(2),
      I1 => \FSM_onehot_fsm_reg[0]\(0),
      I2 => Q(4),
      O => done
    );
\lffs_sel_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => sync(2),
      O => lffs_sel
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eqcontrol(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\txcoeff_cnt[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg[2]\(0),
      I1 => Q(2),
      I2 => sync(2),
      I3 => Q(0),
      O => \txcoeff_cnt_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_375 is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_375 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_375;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_375 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  preset_r(0) <= sync(2);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_preset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_376 is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_376 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_376;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_376 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  preset_r(0) <= sync(2);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_preset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_377 is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_377 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_377;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_377 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  preset_r(0) <= sync(2);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_preset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_378 is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_378 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_378;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_378 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  preset_r(0) <= sync(2);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_preset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_379 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_ctrl : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_379 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_379;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_379 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\FSM_sequential_fsm[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002322"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => sync(2),
      I3 => \FSM_sequential_fsm_reg[1]\(0),
      I4 => Q(0),
      O => D(0)
    );
\coeff[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FD55FF55FD55FD"
    )
        port map (
      I0 => \coeff_reg[0]\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => sync(2),
      I5 => \FSM_sequential_fsm_reg[1]\(0),
      O => E(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_ctrl(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_380 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \coeff_cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_cnt_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_fsm_reg[0]\ : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_ctrl : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_380 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_380;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_380 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\FSM_sequential_fsm[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEBEFEFFFEBE"
    )
        port map (
      I0 => \FSM_sequential_fsm_reg[0]\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => sync(2),
      I4 => \coeff_cnt_reg[0]_1\(0),
      I5 => Q(1),
      O => D(0)
    );
\FSM_sequential_fsm[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF3DCCCFFF39888"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => sync(2),
      I3 => \coeff_cnt_reg[0]_1\(0),
      I4 => Q(2),
      I5 => data1(0),
      O => D(1)
    );
\coeff_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000055000C"
    )
        port map (
      I0 => \coeff_cnt_reg[0]_0\(0),
      I1 => sync(2),
      I2 => \coeff_cnt_reg[0]_1\(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => \coeff_cnt_reg[0]\(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_ctrl(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_381 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[13]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \coeff_reg[13]_0\ : in STD_LOGIC;
    \coeff_reg[12]\ : in STD_LOGIC;
    \coeff_reg[13]_1\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_381 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_381;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_381 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\coeff[12]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[13]\,
      I1 => Q(1),
      I2 => \coeff_reg[13]_0\,
      I3 => sync(2),
      I4 => \coeff_reg[12]\,
      O => D(0)
    );
\coeff[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \coeff_reg[13]\,
      I1 => sync(2),
      I2 => \coeff_reg[13]_0\,
      I3 => \out\(0),
      I4 => Q(0),
      I5 => \coeff_reg[13]_1\,
      O => D(1)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_382 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[14]\ : in STD_LOGIC;
    \coeff_reg[14]_0\ : in STD_LOGIC;
    \coeff_reg[14]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[14]_2\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_382 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_382;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_382 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[14]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[14]\,
      I1 => sync(2),
      I2 => \coeff_reg[14]_0\,
      I3 => \coeff_reg[14]_1\(0),
      I4 => \coeff_reg[14]_2\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_383 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[15]\ : in STD_LOGIC;
    \coeff_reg[15]_0\ : in STD_LOGIC;
    \coeff_reg[15]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[15]_2\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_383 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_383;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_383 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[15]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[15]\,
      I1 => sync(2),
      I2 => \coeff_reg[15]_0\,
      I3 => \coeff_reg[15]_1\(0),
      I4 => \coeff_reg[15]_2\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_384 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[16]\ : in STD_LOGIC;
    \coeff_reg[16]_0\ : in STD_LOGIC;
    \coeff_reg[16]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[16]_2\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_384 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_384;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_384 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[16]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[16]\,
      I1 => sync(2),
      I2 => \coeff_reg[16]_0\,
      I3 => \coeff_reg[16]_1\(0),
      I4 => \coeff_reg[16]_2\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_385 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[17]\ : in STD_LOGIC;
    \coeff_reg[17]_0\ : in STD_LOGIC;
    \coeff_reg[17]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[17]_2\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_385 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_385;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_385 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[17]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[17]\,
      I1 => sync(2),
      I2 => \coeff_reg[17]_0\,
      I3 => \coeff_reg[17]_1\(0),
      I4 => \coeff_reg[17]_2\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_386 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[18]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \coeff_reg[18]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[18]_1\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_386 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_386;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_386 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => Q(0),
      I1 => \coeff_reg[18]\(0),
      I2 => \coeff_reg[18]\(1),
      I3 => \coeff_reg[18]_0\(0),
      I4 => sync(2),
      I5 => \coeff_reg[18]_1\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_392 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_txpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_392 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_392;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_392 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_txpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_393 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_txpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_393 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_393;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_393 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_txpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_394 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_txpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_394 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_394;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_394 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_txpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_395 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_txpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_395 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_395;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_395 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_txpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_396 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_396 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_396;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_396 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_397 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_397 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_397;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_397 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_398 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_398 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_398;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_398 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_399 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_399 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_399;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_399 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_400 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_400 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_400;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_400 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_401 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_401 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_401;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_401 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_402 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_402 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_402;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_402 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eqpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_403 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_403 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_403;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_403 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eqpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_404 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqpreset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_404 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_404;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_404 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eqpreset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_405 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_405 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_405;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_405 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_lffs(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_406 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_406 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_406;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_406 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_lffs(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_407 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_407 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_407;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_407 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_lffs(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_408 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_408 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_408;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_408 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_lffs(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_409 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_409 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_409;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_409 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_lffs(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_410 is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_410 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_410;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_410 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eq_lffs(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_411 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[2]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    adapt_2nd_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    adapt_2nd_reg_0 : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqcontrol : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_411 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_411;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_411 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
adapt_2nd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFC0"
    )
        port map (
      I0 => sync(2),
      I1 => Q(0),
      I2 => adapt_2nd_reg(0),
      I3 => adapt_2nd_reg_0,
      O => \sync_reg[2]_0\
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eqcontrol(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_412 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    adapt_done : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    done : out STD_LOGIC;
    lffs_sel : out STD_LOGIC;
    \txcoeff_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    adapt_done_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_onehot_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fsm2__21\ : in STD_LOGIC;
    \FSM_onehot_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqcontrol : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_412 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_412;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_412 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\FSM_onehot_fsm[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => sync(2),
      I3 => \FSM_onehot_fsm_reg[0]\(0),
      O => D(0)
    );
\FSM_onehot_fsm[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sync(2),
      I1 => \FSM_onehot_fsm_reg[0]\(0),
      I2 => Q(0),
      O => D(1)
    );
\FSM_onehot_fsm[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8A8A8A"
    )
        port map (
      I0 => Q(2),
      I1 => \FSM_onehot_fsm_reg[2]\(0),
      I2 => \FSM_onehot_fsm_reg[2]\(1),
      I3 => sync(2),
      I4 => Q(0),
      O => D(2)
    );
\FSM_onehot_fsm[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAAFEAAFEAA"
    )
        port map (
      I0 => Q(1),
      I1 => sync(2),
      I2 => \FSM_onehot_fsm_reg[0]\(0),
      I3 => Q(4),
      I4 => Q(3),
      I5 => \fsm2__21\,
      O => D(3)
    );
adapt_done_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adapt_done_reg,
      I1 => sync(2),
      I2 => Q(4),
      O => adapt_done
    );
done_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => sync(2),
      I1 => \FSM_onehot_fsm_reg[0]\(0),
      I2 => Q(4),
      O => done
    );
lffs_sel_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => sync(2),
      O => lffs_sel
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_rx_eqcontrol(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\txcoeff_cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg[2]\(0),
      I1 => Q(2),
      I2 => sync(2),
      I3 => Q(0),
      O => \txcoeff_cnt_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_90 is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_90 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_90;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_90 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  preset_r(0) <= sync(2);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_preset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_91 is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_91 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_91;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_91 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  preset_r(0) <= sync(2);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_preset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_92 is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_92 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_92;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_92 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  preset_r(0) <= sync(2);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_preset(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_93 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_ctrl : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_93 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_93;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_93 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\FSM_sequential_fsm[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002322"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => sync(2),
      I3 => \FSM_sequential_fsm_reg[1]\(0),
      I4 => Q(0),
      O => D(0)
    );
\coeff[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FD55FF55FD55FD"
    )
        port map (
      I0 => \coeff_reg[0]\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => sync(2),
      I5 => \FSM_sequential_fsm_reg[1]\(0),
      O => E(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_ctrl(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_94 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \coeff_cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_cnt_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_fsm_reg[0]\ : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_ctrl : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_94 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_94;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_94 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\FSM_sequential_fsm[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEBEFEFFFEBE"
    )
        port map (
      I0 => \FSM_sequential_fsm_reg[0]\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => sync(2),
      I4 => \coeff_cnt_reg[0]_1\(0),
      I5 => Q(1),
      O => D(0)
    );
\FSM_sequential_fsm[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF3DCCCFFF39888"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => sync(2),
      I3 => \coeff_cnt_reg[0]_1\(0),
      I4 => Q(2),
      I5 => data1(0),
      O => D(1)
    );
\coeff_cnt[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000055000C"
    )
        port map (
      I0 => \coeff_cnt_reg[0]_0\(0),
      I1 => sync(2),
      I2 => \coeff_cnt_reg[0]_1\(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => \coeff_cnt_reg[0]\(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => phy_txeq_ctrl(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_95 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[13]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \coeff_reg[13]_0\ : in STD_LOGIC;
    \coeff_reg[12]\ : in STD_LOGIC;
    \coeff_reg[13]_1\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_95 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_95;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_95 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
\coeff[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[13]\,
      I1 => Q(1),
      I2 => \coeff_reg[13]_0\,
      I3 => sync(2),
      I4 => \coeff_reg[12]\,
      O => D(0)
    );
\coeff[13]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \coeff_reg[13]\,
      I1 => sync(2),
      I2 => \coeff_reg[13]_0\,
      I3 => \out\(0),
      I4 => Q(0),
      I5 => \coeff_reg[13]_1\,
      O => D(1)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_96 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[14]\ : in STD_LOGIC;
    \coeff_reg[14]_0\ : in STD_LOGIC;
    \coeff_reg[14]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[14]_2\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_96 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_96;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_96 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[14]\,
      I1 => sync(2),
      I2 => \coeff_reg[14]_0\,
      I3 => \coeff_reg[14]_1\(0),
      I4 => \coeff_reg[14]_2\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_97 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[15]\ : in STD_LOGIC;
    \coeff_reg[15]_0\ : in STD_LOGIC;
    \coeff_reg[15]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[15]_2\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_97 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_97;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_97 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[15]\,
      I1 => sync(2),
      I2 => \coeff_reg[15]_0\,
      I3 => \coeff_reg[15]_1\(0),
      I4 => \coeff_reg[15]_2\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_98 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[16]\ : in STD_LOGIC;
    \coeff_reg[16]_0\ : in STD_LOGIC;
    \coeff_reg[16]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[16]_2\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_98 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_98;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_98 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[16]\,
      I1 => sync(2),
      I2 => \coeff_reg[16]_0\,
      I3 => \coeff_reg[16]_1\(0),
      I4 => \coeff_reg[16]_2\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_99 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[17]\ : in STD_LOGIC;
    \coeff_reg[17]_0\ : in STD_LOGIC;
    \coeff_reg[17]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_reg[17]_2\ : in STD_LOGIC;
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_99 : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_99;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_99 is
  signal sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
begin
  \out\(0) <= sync(2);
\coeff[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff_reg[17]\,
      I1 => sync(2),
      I2 => \coeff_reg[17]_0\,
      I3 => \coeff_reg[17]_1\(0),
      I4 => \coeff_reg[17]_2\,
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => pipe_tx_eqdeemph(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0\ is
  port (
    pipe_rx0_elec_idle_reg1_reg : out STD_LOGIC;
    pipe_rx0_elec_idle_reg1 : in STD_LOGIC;
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXELECIDLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_PCLK : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
phy_rxcdrhold_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4C4"
    )
        port map (
      I0 => pipe_rx0_elec_idle_reg1,
      I1 => rxcdrhold_in(0),
      I2 => PHY_RXELECIDLE(0),
      I3 => sync(3),
      O => pipe_rx0_elec_idle_reg1_reg
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => PHY_PCLK,
      CE => '1',
      D => D(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => PHY_PCLK,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => PHY_PCLK,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => PHY_PCLK,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_29\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[3]_0\ : in STD_LOGIC;
    RST_TXSYNC_DONE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_29\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_29\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_29\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => RST_TXSYNC_DONE(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_30\ is
  port (
    \sync_reg[3]_0\ : out STD_LOGIC;
    \FSM_onehot_fsm[6]_i_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sync_reg[0]_0\ : in STD_LOGIC;
    RST_TXSYNC_DONE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_30\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_30\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_30\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
\FSM_onehot_fsm[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sync(3),
      I1 => \FSM_onehot_fsm[6]_i_2\(0),
      I2 => \FSM_onehot_fsm[6]_i_2\(2),
      I3 => \FSM_onehot_fsm[6]_i_2\(1),
      O => \sync_reg[3]_0\
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => RST_TXSYNC_DONE(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_31\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[3]_0\ : in STD_LOGIC;
    RST_TXSYNC_DONE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_31\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_31\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_31\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => RST_TXSYNC_DONE(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_32\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[0]_0\ : in STD_LOGIC;
    RST_TXSYNC_DONE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_32\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_32\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_32\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => RST_TXSYNC_DONE(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_33\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sync_reg[3]_0\ : out STD_LOGIC;
    \FSM_onehot_fsm_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_fsm_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    phy_rst_fsm : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \fsm_reg[1]\ : in STD_LOGIC;
    \resetdone_a__0\ : in STD_LOGIC;
    \fsm_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_fsm_reg[4]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    fsm25_out : in STD_LOGIC;
    \FSM_onehot_fsm_reg[4]_1\ : in STD_LOGIC;
    \sync_reg[3]_1\ : in STD_LOGIC;
    RST_TXSYNC_DONE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_33\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_33\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_33\ is
  signal \fsm[0]_i_2_n_0\ : STD_LOGIC;
  signal \fsm[1]_i_2_n_0\ : STD_LOGIC;
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  signal \^sync_reg[3]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fsm[0]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \fsm[1]_i_1\ : label is "soft_lutpair111";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \sync_reg[3]_0\ <= \^sync_reg[3]_0\;
\FSM_onehot_fsm[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF700F700F700"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg[4]_0\(1),
      I1 => \FSM_onehot_fsm_reg[4]_0\(0),
      I2 => \^sync_reg[3]_0\,
      I3 => Q(1),
      I4 => \resetdone_a__0\,
      I5 => Q(0),
      O => \FSM_onehot_fsm_reg[5]\(0)
    );
\FSM_onehot_fsm[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00EA00AA"
    )
        port map (
      I0 => Q(2),
      I1 => \FSM_onehot_fsm_reg[4]_0\(1),
      I2 => \FSM_onehot_fsm_reg[4]_0\(0),
      I3 => \^sync_reg[3]_0\,
      I4 => Q(1),
      O => \FSM_onehot_fsm_reg[5]\(1)
    );
\FSM_onehot_fsm[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => sync(3),
      I1 => \FSM_onehot_fsm_reg[4]\(0),
      I2 => \FSM_onehot_fsm_reg[4]\(1),
      I3 => \FSM_onehot_fsm_reg[4]\(2),
      I4 => \FSM_onehot_fsm_reg[4]_1\,
      O => \^sync_reg[3]_0\
    );
\fsm[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8C04"
    )
        port map (
      I0 => phy_rst_fsm(1),
      I1 => phy_rst_fsm(0),
      I2 => \fsm[1]_i_2_n_0\,
      I3 => \fsm_reg[1]\,
      I4 => \fsm[0]_i_2_n_0\,
      O => D(0)
    );
\fsm[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA0FCC00"
    )
        port map (
      I0 => \^sync_reg[3]_0\,
      I1 => \resetdone_a__0\,
      I2 => \fsm_reg[0]\,
      I3 => phy_rst_fsm(2),
      I4 => phy_rst_fsm(1),
      I5 => phy_rst_fsm(0),
      O => \fsm[0]_i_2_n_0\
    );
\fsm[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F858"
    )
        port map (
      I0 => phy_rst_fsm(0),
      I1 => \fsm[1]_i_2_n_0\,
      I2 => phy_rst_fsm(1),
      I3 => \fsm_reg[1]\,
      O => D(1)
    );
\fsm[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0800"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg[4]_0\(1),
      I1 => \FSM_onehot_fsm_reg[4]_0\(0),
      I2 => \^sync_reg[3]_0\,
      I3 => phy_rst_fsm(2),
      I4 => fsm25_out,
      O => \fsm[1]_i_2_n_0\
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_1\,
      CE => '1',
      D => RST_TXSYNC_DONE(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_1\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_1\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_1\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_34\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[0]_0\ : in STD_LOGIC;
    RST_TXSYNC_DONE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_34\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_34\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_34\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => RST_TXSYNC_DONE(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_35\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[3]_0\ : in STD_LOGIC;
    RST_TXSYNC_DONE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_35\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_35\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_35\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => RST_TXSYNC_DONE(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_36\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[0]_0\ : in STD_LOGIC;
    RST_TXSYNC_DONE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_36\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_36\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_36\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => RST_TXSYNC_DONE(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_37\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[3]_0\ : in STD_LOGIC;
    gt_txresetdone : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_37\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_37\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_37\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => gt_txresetdone(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_38\ is
  port (
    \sync_reg[3]_0\ : out STD_LOGIC;
    \FSM_onehot_fsm[4]_i_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sync_reg[0]_0\ : in STD_LOGIC;
    gt_txresetdone : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_38\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_38\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_38\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
\FSM_onehot_fsm[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sync(3),
      I1 => \FSM_onehot_fsm[4]_i_2\(0),
      I2 => \FSM_onehot_fsm[4]_i_2\(2),
      I3 => \FSM_onehot_fsm[4]_i_2\(1),
      O => \sync_reg[3]_0\
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => gt_txresetdone(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_39\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[3]_0\ : in STD_LOGIC;
    gt_txresetdone : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_39\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_39\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_39\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => gt_txresetdone(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_40\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[0]_0\ : in STD_LOGIC;
    gt_txresetdone : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_40\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_40\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_40\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => gt_txresetdone(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_41\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[3]_0\ : in STD_LOGIC;
    gt_txresetdone : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_41\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_41\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_41\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => gt_txresetdone(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_42\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[0]_0\ : in STD_LOGIC;
    gt_txresetdone : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_42\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_42\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_42\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => gt_txresetdone(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_43\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[3]_0\ : in STD_LOGIC;
    gt_txresetdone : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_43\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_43\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_43\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => gt_txresetdone(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_44\ is
  port (
    \resetdone_a__0\ : out STD_LOGIC;
    \FSM_onehot_fsm[4]_i_2_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_fsm_reg[4]\ : in STD_LOGIC;
    \FSM_onehot_fsm_reg[4]_0\ : in STD_LOGIC;
    \FSM_onehot_fsm_reg[4]_1\ : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC;
    gt_txresetdone : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_44\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_44\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_44\ is
  signal \FSM_onehot_fsm[4]_i_3_n_0\ : STD_LOGIC;
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
\FSM_onehot_fsm[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \FSM_onehot_fsm[4]_i_3_n_0\,
      I1 => \FSM_onehot_fsm_reg[4]\,
      I2 => \FSM_onehot_fsm_reg[4]_0\,
      I3 => \FSM_onehot_fsm_reg[4]_1\,
      O => \resetdone_a__0\
    );
\FSM_onehot_fsm[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sync(3),
      I1 => \FSM_onehot_fsm[4]_i_2_0\(2),
      I2 => \FSM_onehot_fsm[4]_i_2_0\(1),
      I3 => \FSM_onehot_fsm[4]_i_2_0\(0),
      O => \FSM_onehot_fsm[4]_i_3_n_0\
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => gt_txresetdone(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_45\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[3]_1\ : out STD_LOGIC;
    \FSM_onehot_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    phy_rst_fsm : in STD_LOGIC_VECTOR ( 2 downto 0 );
    in8 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \resetdone_a__0\ : in STD_LOGIC;
    \sync_reg[3]_2\ : in STD_LOGIC;
    RST_TXPROGDIVRESETDONE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_45\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_45\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_45\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\FSM_onehot_fsm[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sync(3),
      I1 => \FSM_onehot_fsm_reg[3]\(0),
      O => \sync_reg[3]_1\
    );
\FSM_onehot_fsm[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => sync(3),
      I1 => \FSM_onehot_fsm_reg[3]\(0),
      I2 => Q(0),
      I3 => \resetdone_a__0\,
      I4 => Q(1),
      O => \sync_reg[3]_0\(0)
    );
\fsm[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0FFF80008000"
    )
        port map (
      I0 => sync(3),
      I1 => \FSM_onehot_fsm_reg[3]\(0),
      I2 => phy_rst_fsm(0),
      I3 => phy_rst_fsm(1),
      I4 => in8,
      I5 => phy_rst_fsm(2),
      O => D(0)
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_2\,
      CE => '1',
      D => RST_TXPROGDIVRESETDONE(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_2\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_2\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_2\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_46\ is
  port (
    \sync_reg[0]_0\ : in STD_LOGIC;
    RST_TXPROGDIVRESETDONE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_46\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_46\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_46\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => RST_TXPROGDIVRESETDONE(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_47\ is
  port (
    \sync_reg[3]_0\ : in STD_LOGIC;
    RST_TXPROGDIVRESETDONE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_47\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_47\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_47\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => RST_TXPROGDIVRESETDONE(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_48\ is
  port (
    \sync_reg[0]_0\ : in STD_LOGIC;
    RST_TXPROGDIVRESETDONE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_48\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_48\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_48\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => RST_TXPROGDIVRESETDONE(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_49\ is
  port (
    \sync_reg[3]_0\ : in STD_LOGIC;
    RST_TXPROGDIVRESETDONE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_49\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_49\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_49\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => RST_TXPROGDIVRESETDONE(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_50\ is
  port (
    \sync_reg[0]_0\ : in STD_LOGIC;
    RST_TXPROGDIVRESETDONE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_50\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_50\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_50\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => RST_TXPROGDIVRESETDONE(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_51\ is
  port (
    \sync_reg[3]_0\ : in STD_LOGIC;
    RST_TXPROGDIVRESETDONE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_51\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_51\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_51\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => RST_TXPROGDIVRESETDONE(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_52\ is
  port (
    \sync_reg[0]_0\ : in STD_LOGIC;
    RST_TXPROGDIVRESETDONE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_52\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_52\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_52\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => RST_TXPROGDIVRESETDONE(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_53\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[3]_0\ : in STD_LOGIC;
    gt_rxresetdone : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_53\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_53\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_53\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => gt_rxresetdone(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_54\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[0]_0\ : in STD_LOGIC;
    gt_rxresetdone : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_54\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_54\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_54\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => gt_rxresetdone(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_55\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[3]_0\ : in STD_LOGIC;
    gt_rxresetdone : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_55\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_55\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_55\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => gt_rxresetdone(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_56\ is
  port (
    \sync_reg[3]_0\ : out STD_LOGIC;
    \FSM_onehot_fsm[4]_i_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sync_reg[0]_0\ : in STD_LOGIC;
    gt_rxresetdone : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_56\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_56\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_56\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
\FSM_onehot_fsm[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sync(3),
      I1 => \FSM_onehot_fsm[4]_i_2\(2),
      I2 => \FSM_onehot_fsm[4]_i_2\(1),
      I3 => \FSM_onehot_fsm[4]_i_2\(0),
      O => \sync_reg[3]_0\
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => gt_rxresetdone(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_57\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[3]_0\ : in STD_LOGIC;
    gt_rxresetdone : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_57\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_57\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_57\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => gt_rxresetdone(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_58\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[0]_0\ : in STD_LOGIC;
    gt_rxresetdone : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_58\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_58\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_58\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => gt_rxresetdone(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_59\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[3]_0\ : in STD_LOGIC;
    gt_rxresetdone : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_59\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_59\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_59\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => gt_rxresetdone(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_60\ is
  port (
    \sync_reg[3]_0\ : out STD_LOGIC;
    \FSM_onehot_fsm[4]_i_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sync_reg[0]_0\ : in STD_LOGIC;
    gt_rxresetdone : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_60\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_60\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_60\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
\FSM_onehot_fsm[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sync(3),
      I1 => \FSM_onehot_fsm[4]_i_2\(2),
      I2 => \FSM_onehot_fsm[4]_i_2\(1),
      I3 => \FSM_onehot_fsm[4]_i_2\(0),
      O => \sync_reg[3]_0\
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => gt_rxresetdone(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_61\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[3]_0\ : in STD_LOGIC;
    gt_qpll1lock : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_61\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_61\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_61\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => gt_qpll1lock(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_62\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sync_reg[3]_0\ : out STD_LOGIC;
    \FSM_onehot_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_fsm_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_fsm_reg[2]\ : in STD_LOGIC;
    fsm25_out : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC;
    gt_qpll1lock : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_62\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_62\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_62\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\FSM_onehot_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2AAA2AAA2AAA"
    )
        port map (
      I0 => Q(1),
      I1 => sync(3),
      I2 => \FSM_onehot_fsm_reg[1]\(0),
      I3 => \FSM_onehot_fsm_reg[1]_0\(0),
      I4 => Q(0),
      I5 => fsm25_out,
      O => D(0)
    );
\FSM_onehot_fsm[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => sync(3),
      I1 => \FSM_onehot_fsm_reg[1]\(0),
      I2 => \FSM_onehot_fsm_reg[1]_0\(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \FSM_onehot_fsm_reg[2]\,
      O => D(1)
    );
\fsm[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sync(3),
      I1 => \FSM_onehot_fsm_reg[1]\(0),
      I2 => \FSM_onehot_fsm_reg[1]_0\(0),
      O => \sync_reg[3]_0\
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => gt_qpll1lock(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_63\ is
  port (
    \sync_reg[3]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_63\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_63\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_63\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => '0',
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_64\ is
  port (
    \sync_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_64\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_64\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_64\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => '0',
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_65\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[3]_0\ : in STD_LOGIC;
    in0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_65\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_65\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_65\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => in0,
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_66\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[3]_0\ : in STD_LOGIC;
    gt_phystatus : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_66\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_66\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_66\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => gt_phystatus(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_67\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[0]_0\ : in STD_LOGIC;
    gt_phystatus : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_67\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_67\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_67\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => gt_phystatus(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_68\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[3]_0\ : in STD_LOGIC;
    gt_phystatus : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_68\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_68\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_68\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => gt_phystatus(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_69\ is
  port (
    \sync_reg[3]_0\ : out STD_LOGIC;
    \fsm[2]_i_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sync_reg[0]_0\ : in STD_LOGIC;
    gt_phystatus : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_69\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_69\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_69\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
\fsm[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sync(3),
      I1 => \fsm[2]_i_3\(2),
      I2 => \fsm[2]_i_3\(1),
      I3 => \fsm[2]_i_3\(0),
      O => \sync_reg[3]_0\
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => gt_phystatus(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_70\ is
  port (
    \fsm_reg[2]\ : out STD_LOGIC;
    \sync_reg[3]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    phy_rst_fsm : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \txsync_done_a__6\ : in STD_LOGIC;
    \FSM_onehot_fsm_reg[7]_0\ : in STD_LOGIC;
    \sync_reg[3]_1\ : in STD_LOGIC;
    gt_phystatus : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_70\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_70\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_70\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  signal \^sync_reg[3]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_fsm[6]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \FSM_onehot_fsm[7]_i_1\ : label is "soft_lutpair110";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \sync_reg[3]_0\ <= \^sync_reg[3]_0\;
\FSM_onehot_fsm[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^sync_reg[3]_0\,
      I1 => Q(1),
      I2 => \txsync_done_a__6\,
      I3 => Q(0),
      O => D(0)
    );
\FSM_onehot_fsm[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^sync_reg[3]_0\,
      I1 => Q(1),
      I2 => Q(2),
      O => D(1)
    );
\fsm[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BBB"
    )
        port map (
      I0 => \^sync_reg[3]_0\,
      I1 => phy_rst_fsm(0),
      I2 => \out\(0),
      I3 => \fsm_reg[1]\(0),
      O => \fsm_reg[2]\
    );
\fsm[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sync(3),
      I1 => \FSM_onehot_fsm_reg[7]\(0),
      I2 => \FSM_onehot_fsm_reg[7]\(1),
      I3 => \FSM_onehot_fsm_reg[7]\(2),
      I4 => \FSM_onehot_fsm_reg[7]_0\,
      O => \^sync_reg[3]_0\
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_1\,
      CE => '1',
      D => gt_phystatus(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_1\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_1\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_1\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_71\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[0]_0\ : in STD_LOGIC;
    gt_phystatus : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_71\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_71\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_71\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => gt_phystatus(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_72\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[3]_0\ : in STD_LOGIC;
    gt_phystatus : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_72\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_72\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_72\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => gt_phystatus(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_73\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[0]_0\ : in STD_LOGIC;
    gt_phystatus : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_73\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_73\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_73\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => gt_phystatus(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_74\ is
  port (
    \sync_reg[3]_0\ : out STD_LOGIC;
    \FSM_onehot_fsm[1]_i_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll1lock_r : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sync_reg[3]_1\ : in STD_LOGIC;
    gt_gtpowergood : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_74\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_74\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_74\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
\FSM_onehot_fsm[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => qpll1lock_r(0),
      I1 => qpll1lock_r(1),
      I2 => sync(3),
      I3 => \FSM_onehot_fsm[1]_i_2\(0),
      I4 => \FSM_onehot_fsm[1]_i_2\(2),
      I5 => \FSM_onehot_fsm[1]_i_2\(1),
      O => \sync_reg[3]_0\
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_1\,
      CE => '1',
      D => gt_gtpowergood(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_1\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_1\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_1\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_75\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[0]_0\ : in STD_LOGIC;
    gt_gtpowergood : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_75\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_75\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_75\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => gt_gtpowergood(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_76\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[3]_0\ : in STD_LOGIC;
    gt_gtpowergood : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_76\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_76\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_76\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => gt_gtpowergood(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_77\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[0]_0\ : in STD_LOGIC;
    gt_gtpowergood : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_77\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_77\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_77\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => gt_gtpowergood(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_78\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[3]_0\ : in STD_LOGIC;
    gt_gtpowergood : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_78\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_78\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_78\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => gt_gtpowergood(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_79\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    fsm25_out : out STD_LOGIC;
    \FSM_onehot_fsm[1]_i_2_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_fsm_reg[0]\ : in STD_LOGIC;
    \FSM_onehot_fsm_reg[0]_0\ : in STD_LOGIC;
    \FSM_onehot_fsm_reg[0]_1\ : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC;
    gt_gtpowergood : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_79\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_79\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_79\ is
  signal \FSM_onehot_fsm[1]_i_5_n_0\ : STD_LOGIC;
  signal \^fsm25_out\ : STD_LOGIC;
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  fsm25_out <= \^fsm25_out\;
\FSM_onehot_fsm[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \^fsm25_out\,
      O => D(0)
    );
\FSM_onehot_fsm[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg[0]\,
      I1 => \FSM_onehot_fsm_reg[0]_0\,
      I2 => \FSM_onehot_fsm[1]_i_5_n_0\,
      I3 => \FSM_onehot_fsm_reg[0]_1\,
      O => \^fsm25_out\
    );
\FSM_onehot_fsm[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sync(3),
      I1 => \FSM_onehot_fsm[1]_i_2_0\(2),
      I2 => \FSM_onehot_fsm[1]_i_2_0\(1),
      I3 => \FSM_onehot_fsm[1]_i_2_0\(0),
      O => \FSM_onehot_fsm[1]_i_5_n_0\
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => gt_gtpowergood(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_80\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[3]_0\ : in STD_LOGIC;
    gt_gtpowergood : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_80\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_80\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_80\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => gt_gtpowergood(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_81\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[0]_0\ : in STD_LOGIC;
    gt_gtpowergood : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_81\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_81\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_81\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => gt_gtpowergood(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_82\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cpllreset_cnt_reg[2]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sync_reg[3]_0\ : in STD_LOGIC;
    GT_CPLLLOCK : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_82\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_82\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_82\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
  \out\(0) <= sync(3);
\FSM_onehot_fsm[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E00"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => sync(3),
      I3 => Q(2),
      O => \cpllreset_cnt_reg[2]\
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => GT_CPLLLOCK(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_83\ is
  port (
    \sync_reg[0]_0\ : in STD_LOGIC;
    GT_CPLLLOCK : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_83\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_83\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_83\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => GT_CPLLLOCK(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_84\ is
  port (
    \sync_reg[3]_0\ : in STD_LOGIC;
    GT_CPLLLOCK : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_84\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_84\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_84\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => GT_CPLLLOCK(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_85\ is
  port (
    \sync_reg[0]_0\ : in STD_LOGIC;
    GT_CPLLLOCK : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_85\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_85\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_85\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => GT_CPLLLOCK(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_86\ is
  port (
    \sync_reg[3]_0\ : in STD_LOGIC;
    GT_CPLLLOCK : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_86\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_86\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_86\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => GT_CPLLLOCK(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_87\ is
  port (
    \sync_reg[0]_0\ : in STD_LOGIC;
    GT_CPLLLOCK : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_87\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_87\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_87\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => GT_CPLLLOCK(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_88\ is
  port (
    \sync_reg[3]_0\ : in STD_LOGIC;
    GT_CPLLLOCK : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_88\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_88\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_88\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => GT_CPLLLOCK(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[3]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_89\ is
  port (
    \sync_reg[0]_0\ : in STD_LOGIC;
    GT_CPLLLOCK : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_89\ : entity is "pcie3_ultrascale_7038_phy_sync_cell";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_89\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_89\ is
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sync : signal is "true";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of sync : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of sync : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \sync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \sync_reg[3]\ : label is "NO";
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => GT_CPLLLOCK(0),
      Q => sync(0),
      R => '0'
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(0),
      Q => sync(1),
      R => '0'
    );
\sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(1),
      Q => sync(2),
      R => '0'
    );
\sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \sync_reg[0]_0\,
      CE => '1',
      D => sync(2),
      Q => sync(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_pipe_lane is
  port (
    PIPERX1VALID : out STD_LOGIC;
    PIPERX1DATAVALID : out STD_LOGIC;
    PIPERX1PHYSTATUS : out STD_LOGIC;
    PIPERX1ELECIDLE : out STD_LOGIC;
    PIPERX1EQDONE : out STD_LOGIC;
    PIPERX1EQLPADAPTDONE : out STD_LOGIC;
    PIPERX1EQLPLFFSSEL : out STD_LOGIC;
    PIPERX1EQLPNEWTXCOEFFORPRESET : out STD_LOGIC_VECTOR ( 0 to 0 );
    PIPERX1STARTBLOCK : out STD_LOGIC;
    PIPETX1EQDONE : out STD_LOGIC;
    PHY_RXPOLARITY : out STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_TXCOMPLIANCE : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txelecidle : out STD_LOGIC_VECTOR ( 0 to 0 );
    txctrl0_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_data_q_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \pipe_stages_1.pipe_rx_status_q_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pipe_rx_eqcontrol : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_rx_eq_lffs : out STD_LOGIC_VECTOR ( 5 downto 0 );
    pipe_rx_eq_txpreset : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_rx_eqpreset : out STD_LOGIC_VECTOR ( 2 downto 0 );
    PHY_TXDATAK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PHY_TXDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    phy_txeq_ctrl : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_tx_eqdeemph : out STD_LOGIC_VECTOR ( 5 downto 0 );
    phy_txeq_preset : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\ : in STD_LOGIC;
    rxctrl0_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    gt_phystatus : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXELECIDLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXEQ_DONE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXEQ_ADAPT_DONE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXEQ_LFFS_SEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_TXEQ_DONE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PIPERX1POLARITY : in STD_LOGIC;
    PIPETX1COMPLIANCE : in STD_LOGIC;
    PIPETX1ELECIDLE : in STD_LOGIC;
    PIPETX1DATAVALID : in STD_LOGIC;
    PIPETX1STARTBLOCK : in STD_LOGIC;
    PHY_RXDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt_rxstatus : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_data_q_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pipe_lane : entity is "pcie3_ultrascale_7038_pipe_lane";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_pipe_lane;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pipe_lane is
begin
\pipe_stages_1.pipe_rx_char_is_k_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => rxctrl0_out(0),
      Q => Q(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_char_is_k_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => rxctrl0_out(1),
      Q => Q(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => PHY_RXDATA(0),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => PHY_RXDATA(10),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(10),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => PHY_RXDATA(11),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(11),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => PHY_RXDATA(12),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(12),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => PHY_RXDATA(13),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(13),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => PHY_RXDATA(14),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(14),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => PHY_RXDATA(15),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(15),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => PHY_RXDATA(16),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(16),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => PHY_RXDATA(17),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(17),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => PHY_RXDATA(18),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(18),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => PHY_RXDATA(19),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(19),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => PHY_RXDATA(1),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => PHY_RXDATA(20),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(20),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => PHY_RXDATA(21),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(21),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => PHY_RXDATA(22),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(22),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => PHY_RXDATA(23),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(23),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => PHY_RXDATA(24),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(24),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => PHY_RXDATA(25),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(25),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => PHY_RXDATA(26),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(26),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => PHY_RXDATA(27),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(27),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => PHY_RXDATA(28),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(28),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => PHY_RXDATA(29),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(29),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => PHY_RXDATA(2),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => PHY_RXDATA(30),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(30),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => PHY_RXDATA(31),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(31),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => PHY_RXDATA(3),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => PHY_RXDATA(4),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => PHY_RXDATA(5),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => PHY_RXDATA(6),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(6),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => PHY_RXDATA(7),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(7),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => PHY_RXDATA(8),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(8),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => PHY_RXDATA(9),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(9),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_valid_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => rxctrl0_out(2),
      Q => PIPERX1DATAVALID,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_elec_idle_q_reg\: unisim.vcomponents.FDSE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => PHY_RXELECIDLE(0),
      Q => PIPERX1ELECIDLE,
      S => SR(0)
    );
\pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\(0),
      Q => pipe_rx_eqcontrol(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\(1),
      Q => pipe_rx_eqcontrol(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqdone_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => PHY_RXEQ_DONE(0),
      Q => PIPERX1EQDONE,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => PHY_RXEQ_ADAPT_DONE(0),
      Q => PIPERX1EQLPADAPTDONE,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(0),
      Q => pipe_rx_eq_lffs(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(1),
      Q => pipe_rx_eq_lffs(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(2),
      Q => pipe_rx_eq_lffs(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(3),
      Q => pipe_rx_eq_lffs(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(4),
      Q => pipe_rx_eq_lffs(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(5),
      Q => pipe_rx_eq_lffs(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffssel_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => PHY_RXEQ_LFFS_SEL(0),
      Q => PIPERX1EQLPLFFSSEL,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => '1',
      Q => PIPERX1EQLPNEWTXCOEFFORPRESET(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(0),
      Q => pipe_rx_eq_txpreset(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(1),
      Q => pipe_rx_eq_txpreset(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(2),
      Q => pipe_rx_eq_txpreset(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(3),
      Q => pipe_rx_eq_txpreset(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqpreset_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(0),
      Q => pipe_rx_eqpreset(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqpreset_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(1),
      Q => pipe_rx_eqpreset(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqpreset_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(2),
      Q => pipe_rx_eqpreset(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_phy_status_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => gt_phystatus(0),
      Q => PIPERX1PHYSTATUS,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_polarity_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => PIPERX1POLARITY,
      Q => PHY_RXPOLARITY(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_startblock_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => rxctrl0_out(3),
      Q => PIPERX1STARTBLOCK,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_status_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => gt_rxstatus(0),
      Q => \pipe_stages_1.pipe_rx_status_q_reg[2]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_status_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => gt_rxstatus(1),
      Q => \pipe_stages_1.pipe_rx_status_q_reg[2]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_status_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => gt_rxstatus(2),
      Q => \pipe_stages_1.pipe_rx_status_q_reg[2]_0\(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_syncheader_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => rxctrl0_out(4),
      Q => \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_syncheader_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => rxctrl0_out(5),
      Q => \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_valid_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => gt_rxvalid(0),
      Q => PIPERX1VALID,
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_char_is_k_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\(0),
      Q => PHY_TXDATAK(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_char_is_k_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\(1),
      Q => PHY_TXDATAK(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_compliance_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => PIPETX1COMPLIANCE,
      Q => PHY_TXCOMPLIANCE(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(0),
      Q => PHY_TXDATA(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(10),
      Q => PHY_TXDATA(10),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(11),
      Q => PHY_TXDATA(11),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(12),
      Q => PHY_TXDATA(12),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(13),
      Q => PHY_TXDATA(13),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(14),
      Q => PHY_TXDATA(14),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(15),
      Q => PHY_TXDATA(15),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(16),
      Q => PHY_TXDATA(16),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(17),
      Q => PHY_TXDATA(17),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(18),
      Q => PHY_TXDATA(18),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(19),
      Q => PHY_TXDATA(19),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(1),
      Q => PHY_TXDATA(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(20),
      Q => PHY_TXDATA(20),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(21),
      Q => PHY_TXDATA(21),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(22),
      Q => PHY_TXDATA(22),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(23),
      Q => PHY_TXDATA(23),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(24),
      Q => PHY_TXDATA(24),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(25),
      Q => PHY_TXDATA(25),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(26),
      Q => PHY_TXDATA(26),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(27),
      Q => PHY_TXDATA(27),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(28),
      Q => PHY_TXDATA(28),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(29),
      Q => PHY_TXDATA(29),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(2),
      Q => PHY_TXDATA(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(30),
      Q => PHY_TXDATA(30),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(31),
      Q => PHY_TXDATA(31),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(3),
      Q => PHY_TXDATA(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(4),
      Q => PHY_TXDATA(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(5),
      Q => PHY_TXDATA(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(6),
      Q => PHY_TXDATA(6),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(7),
      Q => PHY_TXDATA(7),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(8),
      Q => PHY_TXDATA(8),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(9),
      Q => PHY_TXDATA(9),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_datavalid_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => PIPETX1DATAVALID,
      Q => txctrl0_in(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_elec_idle_q_reg\: unisim.vcomponents.FDSE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => PIPETX1ELECIDLE,
      Q => gt_txelecidle(0),
      S => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => D(0),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => D(9),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(9),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => D(10),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(10),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => D(11),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(11),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => D(12),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(12),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => D(13),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(13),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => D(14),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(14),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => D(15),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(15),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => D(1),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => D(2),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => D(3),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => D(4),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => D(5),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => D(6),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(6),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => D(7),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(7),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => D(8),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(8),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_0\(0),
      Q => phy_txeq_ctrl(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_0\(1),
      Q => phy_txeq_ctrl(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(0),
      Q => pipe_tx_eqdeemph(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(1),
      Q => pipe_tx_eqdeemph(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(2),
      Q => pipe_tx_eqdeemph(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(3),
      Q => pipe_tx_eqdeemph(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(4),
      Q => pipe_tx_eqdeemph(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(5),
      Q => pipe_tx_eqdeemph(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdone_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => PHY_TXEQ_DONE(0),
      Q => PIPETX1EQDONE,
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqpreset_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(0),
      Q => phy_txeq_preset(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqpreset_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(1),
      Q => phy_txeq_preset(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqpreset_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(2),
      Q => phy_txeq_preset(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqpreset_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(3),
      Q => phy_txeq_preset(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_startblock_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => PIPETX1STARTBLOCK,
      Q => txctrl0_in(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_syncheader_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\(0),
      Q => txctrl0_in(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_syncheader_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\(1),
      Q => txctrl0_in(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_pipe_lane_0 is
  port (
    PHY_RXPOLARITY : out STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_TXCOMPLIANCE : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txelecidle : out STD_LOGIC_VECTOR ( 0 to 0 );
    txctrl0_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPERX2VALID : out STD_LOGIC;
    PIPERX2DATAVALID : out STD_LOGIC;
    PIPERX2PHYSTATUS : out STD_LOGIC;
    PIPERX2ELECIDLE : out STD_LOGIC;
    PIPERX2EQDONE : out STD_LOGIC;
    PIPERX2EQLPADAPTDONE : out STD_LOGIC;
    PIPERX2EQLPLFFSSEL : out STD_LOGIC;
    PIPERX2EQLPNEWTXCOEFFORPRESET : out STD_LOGIC_VECTOR ( 0 to 0 );
    PIPERX2STARTBLOCK : out STD_LOGIC;
    PIPETX2EQDONE : out STD_LOGIC;
    pipe_rx_eqcontrol : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_rx_eq_lffs : out STD_LOGIC_VECTOR ( 5 downto 0 );
    pipe_rx_eq_txpreset : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_rx_eqpreset : out STD_LOGIC_VECTOR ( 2 downto 0 );
    PHY_TXDATAK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PHY_TXDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    phy_txeq_ctrl : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_tx_eqdeemph : out STD_LOGIC_VECTOR ( 5 downto 0 );
    phy_txeq_preset : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_data_q_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \pipe_stages_1.pipe_rx_status_q_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    PIPERX2POLARITY : in STD_LOGIC;
    \pipe_stages_1.pipe_rx_polarity_q_reg_0\ : in STD_LOGIC;
    PIPETX2COMPLIANCE : in STD_LOGIC;
    PIPETX2ELECIDLE : in STD_LOGIC;
    PIPETX2DATAVALID : in STD_LOGIC;
    PIPETX2STARTBLOCK : in STD_LOGIC;
    gt_rxvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl0_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    gt_phystatus : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXELECIDLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXEQ_DONE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXEQ_ADAPT_DONE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXEQ_LFFS_SEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_TXEQ_DONE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_data_q_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    PHY_RXDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt_rxstatus : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pipe_lane_0 : entity is "pcie3_ultrascale_7038_pipe_lane";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_pipe_lane_0;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pipe_lane_0 is
begin
\pipe_stages_1.pipe_rx_char_is_k_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => rxctrl0_out(0),
      Q => \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_char_is_k_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => rxctrl0_out(1),
      Q => \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(0),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(10),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(10),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(11),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(11),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(12),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(12),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(13),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(13),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(14),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(14),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(15),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(15),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(16),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(16),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(17),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(17),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(18),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(18),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(19),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(19),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(1),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(20),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(20),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(21),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(21),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(22),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(22),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(23),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(23),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(24),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(24),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(25),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(25),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(26),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(26),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(27),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(27),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(28),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(28),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(29),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(29),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(2),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(30),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(30),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(31),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(31),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(3),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(4),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(5),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(6),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(6),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(7),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(7),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(8),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(8),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(9),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(9),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_valid_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => rxctrl0_out(2),
      Q => PIPERX2DATAVALID,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_elec_idle_q_reg\: unisim.vcomponents.FDSE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXELECIDLE(0),
      Q => PIPERX2ELECIDLE,
      S => SR(0)
    );
\pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\(0),
      Q => pipe_rx_eqcontrol(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\(1),
      Q => pipe_rx_eqcontrol(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqdone_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXEQ_DONE(0),
      Q => PIPERX2EQDONE,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXEQ_ADAPT_DONE(0),
      Q => PIPERX2EQLPADAPTDONE,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(0),
      Q => pipe_rx_eq_lffs(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(1),
      Q => pipe_rx_eq_lffs(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(2),
      Q => pipe_rx_eq_lffs(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(3),
      Q => pipe_rx_eq_lffs(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(4),
      Q => pipe_rx_eq_lffs(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(5),
      Q => pipe_rx_eq_lffs(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffssel_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXEQ_LFFS_SEL(0),
      Q => PIPERX2EQLPLFFSSEL,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => '1',
      Q => PIPERX2EQLPNEWTXCOEFFORPRESET(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(0),
      Q => pipe_rx_eq_txpreset(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(1),
      Q => pipe_rx_eq_txpreset(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(2),
      Q => pipe_rx_eq_txpreset(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(3),
      Q => pipe_rx_eq_txpreset(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqpreset_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(0),
      Q => pipe_rx_eqpreset(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqpreset_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(1),
      Q => pipe_rx_eqpreset(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqpreset_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(2),
      Q => pipe_rx_eqpreset(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_phy_status_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => gt_phystatus(0),
      Q => PIPERX2PHYSTATUS,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_polarity_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PIPERX2POLARITY,
      Q => PHY_RXPOLARITY(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_startblock_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => rxctrl0_out(3),
      Q => PIPERX2STARTBLOCK,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_status_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => gt_rxstatus(0),
      Q => \pipe_stages_1.pipe_rx_status_q_reg[2]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_status_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => gt_rxstatus(1),
      Q => \pipe_stages_1.pipe_rx_status_q_reg[2]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_status_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => gt_rxstatus(2),
      Q => \pipe_stages_1.pipe_rx_status_q_reg[2]_0\(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_syncheader_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => rxctrl0_out(4),
      Q => \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_syncheader_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => rxctrl0_out(5),
      Q => \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_valid_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => gt_rxvalid(0),
      Q => PIPERX2VALID,
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_char_is_k_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\(0),
      Q => PHY_TXDATAK(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_char_is_k_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\(1),
      Q => PHY_TXDATAK(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_compliance_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PIPETX2COMPLIANCE,
      Q => PHY_TXCOMPLIANCE(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(0),
      Q => PHY_TXDATA(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(10),
      Q => PHY_TXDATA(10),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(11),
      Q => PHY_TXDATA(11),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(12),
      Q => PHY_TXDATA(12),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(13),
      Q => PHY_TXDATA(13),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(14),
      Q => PHY_TXDATA(14),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(15),
      Q => PHY_TXDATA(15),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(16),
      Q => PHY_TXDATA(16),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(17),
      Q => PHY_TXDATA(17),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(18),
      Q => PHY_TXDATA(18),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(19),
      Q => PHY_TXDATA(19),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(1),
      Q => PHY_TXDATA(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(20),
      Q => PHY_TXDATA(20),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(21),
      Q => PHY_TXDATA(21),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(22),
      Q => PHY_TXDATA(22),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(23),
      Q => PHY_TXDATA(23),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(24),
      Q => PHY_TXDATA(24),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(25),
      Q => PHY_TXDATA(25),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(26),
      Q => PHY_TXDATA(26),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(27),
      Q => PHY_TXDATA(27),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(28),
      Q => PHY_TXDATA(28),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(29),
      Q => PHY_TXDATA(29),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(2),
      Q => PHY_TXDATA(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(30),
      Q => PHY_TXDATA(30),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(31),
      Q => PHY_TXDATA(31),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(3),
      Q => PHY_TXDATA(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(4),
      Q => PHY_TXDATA(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(5),
      Q => PHY_TXDATA(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(6),
      Q => PHY_TXDATA(6),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(7),
      Q => PHY_TXDATA(7),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(8),
      Q => PHY_TXDATA(8),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(9),
      Q => PHY_TXDATA(9),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_datavalid_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PIPETX2DATAVALID,
      Q => txctrl0_in(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_elec_idle_q_reg\: unisim.vcomponents.FDSE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PIPETX2ELECIDLE,
      Q => gt_txelecidle(0),
      S => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(0),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(9),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(9),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(10),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(10),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(11),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(11),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(12),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(12),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(13),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(13),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(14),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(14),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(15),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(15),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(1),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(2),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(3),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(4),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(5),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(6),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(6),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(7),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(7),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(8),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(8),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_0\(0),
      Q => phy_txeq_ctrl(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_0\(1),
      Q => phy_txeq_ctrl(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(0),
      Q => pipe_tx_eqdeemph(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(1),
      Q => pipe_tx_eqdeemph(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(2),
      Q => pipe_tx_eqdeemph(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(3),
      Q => pipe_tx_eqdeemph(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(4),
      Q => pipe_tx_eqdeemph(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(5),
      Q => pipe_tx_eqdeemph(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdone_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_TXEQ_DONE(0),
      Q => PIPETX2EQDONE,
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqpreset_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(0),
      Q => phy_txeq_preset(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqpreset_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(1),
      Q => phy_txeq_preset(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqpreset_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(2),
      Q => phy_txeq_preset(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqpreset_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(3),
      Q => phy_txeq_preset(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_startblock_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PIPETX2STARTBLOCK,
      Q => txctrl0_in(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_syncheader_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\(0),
      Q => txctrl0_in(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_syncheader_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\(1),
      Q => txctrl0_in(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_pipe_lane_1 is
  port (
    PHY_RXPOLARITY : out STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_TXCOMPLIANCE : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txelecidle : out STD_LOGIC_VECTOR ( 0 to 0 );
    txctrl0_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPERX3VALID : out STD_LOGIC;
    PIPERX3DATAVALID : out STD_LOGIC;
    PIPERX3PHYSTATUS : out STD_LOGIC;
    PIPERX3ELECIDLE : out STD_LOGIC;
    PIPERX3EQDONE : out STD_LOGIC;
    PIPERX3EQLPADAPTDONE : out STD_LOGIC;
    PIPERX3EQLPLFFSSEL : out STD_LOGIC;
    PIPERX3EQLPNEWTXCOEFFORPRESET : out STD_LOGIC_VECTOR ( 0 to 0 );
    PIPERX3STARTBLOCK : out STD_LOGIC;
    PIPETX3EQDONE : out STD_LOGIC;
    pipe_rx_eqcontrol : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_rx_eq_lffs : out STD_LOGIC_VECTOR ( 5 downto 0 );
    pipe_rx_eq_txpreset : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_rx_eqpreset : out STD_LOGIC_VECTOR ( 2 downto 0 );
    PHY_TXDATAK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PHY_TXDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    phy_txeq_ctrl : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_tx_eqdeemph : out STD_LOGIC_VECTOR ( 5 downto 0 );
    phy_txeq_preset : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_data_q_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \pipe_stages_1.pipe_rx_status_q_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    PIPERX3POLARITY : in STD_LOGIC;
    \pipe_stages_1.pipe_rx_polarity_q_reg_0\ : in STD_LOGIC;
    PIPETX3COMPLIANCE : in STD_LOGIC;
    PIPETX3ELECIDLE : in STD_LOGIC;
    PIPETX3DATAVALID : in STD_LOGIC;
    PIPETX3STARTBLOCK : in STD_LOGIC;
    gt_rxvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl0_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    gt_phystatus : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXELECIDLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXEQ_DONE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXEQ_ADAPT_DONE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXEQ_LFFS_SEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_TXEQ_DONE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_data_q_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    PHY_RXDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt_rxstatus : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pipe_lane_1 : entity is "pcie3_ultrascale_7038_pipe_lane";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_pipe_lane_1;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pipe_lane_1 is
begin
\pipe_stages_1.pipe_rx_char_is_k_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => rxctrl0_out(0),
      Q => \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_char_is_k_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => rxctrl0_out(1),
      Q => \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(0),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(10),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(10),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(11),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(11),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(12),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(12),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(13),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(13),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(14),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(14),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(15),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(15),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(16),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(16),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(17),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(17),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(18),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(18),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(19),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(19),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(1),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(20),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(20),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(21),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(21),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(22),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(22),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(23),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(23),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(24),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(24),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(25),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(25),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(26),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(26),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(27),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(27),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(28),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(28),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(29),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(29),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(2),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(30),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(30),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(31),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(31),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(3),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(4),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(5),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(6),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(6),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(7),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(7),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(8),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(8),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(9),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(9),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_valid_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => rxctrl0_out(2),
      Q => PIPERX3DATAVALID,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_elec_idle_q_reg\: unisim.vcomponents.FDSE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXELECIDLE(0),
      Q => PIPERX3ELECIDLE,
      S => SR(0)
    );
\pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\(0),
      Q => pipe_rx_eqcontrol(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\(1),
      Q => pipe_rx_eqcontrol(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqdone_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXEQ_DONE(0),
      Q => PIPERX3EQDONE,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXEQ_ADAPT_DONE(0),
      Q => PIPERX3EQLPADAPTDONE,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(0),
      Q => pipe_rx_eq_lffs(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(1),
      Q => pipe_rx_eq_lffs(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(2),
      Q => pipe_rx_eq_lffs(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(3),
      Q => pipe_rx_eq_lffs(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(4),
      Q => pipe_rx_eq_lffs(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(5),
      Q => pipe_rx_eq_lffs(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffssel_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXEQ_LFFS_SEL(0),
      Q => PIPERX3EQLPLFFSSEL,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => '1',
      Q => PIPERX3EQLPNEWTXCOEFFORPRESET(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(0),
      Q => pipe_rx_eq_txpreset(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(1),
      Q => pipe_rx_eq_txpreset(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(2),
      Q => pipe_rx_eq_txpreset(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(3),
      Q => pipe_rx_eq_txpreset(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqpreset_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(0),
      Q => pipe_rx_eqpreset(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqpreset_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(1),
      Q => pipe_rx_eqpreset(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqpreset_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(2),
      Q => pipe_rx_eqpreset(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_phy_status_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => gt_phystatus(0),
      Q => PIPERX3PHYSTATUS,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_polarity_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PIPERX3POLARITY,
      Q => PHY_RXPOLARITY(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_startblock_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => rxctrl0_out(3),
      Q => PIPERX3STARTBLOCK,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_status_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => gt_rxstatus(0),
      Q => \pipe_stages_1.pipe_rx_status_q_reg[2]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_status_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => gt_rxstatus(1),
      Q => \pipe_stages_1.pipe_rx_status_q_reg[2]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_status_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => gt_rxstatus(2),
      Q => \pipe_stages_1.pipe_rx_status_q_reg[2]_0\(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_syncheader_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => rxctrl0_out(4),
      Q => \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_syncheader_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => rxctrl0_out(5),
      Q => \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_valid_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => gt_rxvalid(0),
      Q => PIPERX3VALID,
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_char_is_k_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\(0),
      Q => PHY_TXDATAK(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_char_is_k_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\(1),
      Q => PHY_TXDATAK(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_compliance_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PIPETX3COMPLIANCE,
      Q => PHY_TXCOMPLIANCE(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(0),
      Q => PHY_TXDATA(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(10),
      Q => PHY_TXDATA(10),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(11),
      Q => PHY_TXDATA(11),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(12),
      Q => PHY_TXDATA(12),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(13),
      Q => PHY_TXDATA(13),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(14),
      Q => PHY_TXDATA(14),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(15),
      Q => PHY_TXDATA(15),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(16),
      Q => PHY_TXDATA(16),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(17),
      Q => PHY_TXDATA(17),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(18),
      Q => PHY_TXDATA(18),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(19),
      Q => PHY_TXDATA(19),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(1),
      Q => PHY_TXDATA(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(20),
      Q => PHY_TXDATA(20),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(21),
      Q => PHY_TXDATA(21),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(22),
      Q => PHY_TXDATA(22),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(23),
      Q => PHY_TXDATA(23),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(24),
      Q => PHY_TXDATA(24),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(25),
      Q => PHY_TXDATA(25),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(26),
      Q => PHY_TXDATA(26),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(27),
      Q => PHY_TXDATA(27),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(28),
      Q => PHY_TXDATA(28),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(29),
      Q => PHY_TXDATA(29),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(2),
      Q => PHY_TXDATA(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(30),
      Q => PHY_TXDATA(30),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(31),
      Q => PHY_TXDATA(31),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(3),
      Q => PHY_TXDATA(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(4),
      Q => PHY_TXDATA(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(5),
      Q => PHY_TXDATA(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(6),
      Q => PHY_TXDATA(6),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(7),
      Q => PHY_TXDATA(7),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(8),
      Q => PHY_TXDATA(8),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(9),
      Q => PHY_TXDATA(9),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_datavalid_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PIPETX3DATAVALID,
      Q => txctrl0_in(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_elec_idle_q_reg\: unisim.vcomponents.FDSE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PIPETX3ELECIDLE,
      Q => gt_txelecidle(0),
      S => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(0),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(9),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(9),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(10),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(10),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(11),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(11),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(12),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(12),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(13),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(13),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(14),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(14),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(15),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(15),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(1),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(2),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(3),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(4),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(5),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(6),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(6),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(7),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(7),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(8),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(8),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_0\(0),
      Q => phy_txeq_ctrl(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_0\(1),
      Q => phy_txeq_ctrl(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(0),
      Q => pipe_tx_eqdeemph(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(1),
      Q => pipe_tx_eqdeemph(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(2),
      Q => pipe_tx_eqdeemph(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(3),
      Q => pipe_tx_eqdeemph(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(4),
      Q => pipe_tx_eqdeemph(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(5),
      Q => pipe_tx_eqdeemph(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdone_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_TXEQ_DONE(0),
      Q => PIPETX3EQDONE,
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqpreset_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(0),
      Q => phy_txeq_preset(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqpreset_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(1),
      Q => phy_txeq_preset(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqpreset_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(2),
      Q => phy_txeq_preset(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqpreset_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(3),
      Q => phy_txeq_preset(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_startblock_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PIPETX3STARTBLOCK,
      Q => txctrl0_in(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_syncheader_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\(0),
      Q => txctrl0_in(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_syncheader_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\(1),
      Q => txctrl0_in(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_pipe_lane_2 is
  port (
    PHY_RXPOLARITY : out STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_TXCOMPLIANCE : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txelecidle : out STD_LOGIC_VECTOR ( 0 to 0 );
    txctrl0_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPERX4VALID : out STD_LOGIC;
    PIPERX4DATAVALID : out STD_LOGIC;
    PIPERX4PHYSTATUS : out STD_LOGIC;
    PIPERX4ELECIDLE : out STD_LOGIC;
    PIPERX4EQDONE : out STD_LOGIC;
    PIPERX4EQLPADAPTDONE : out STD_LOGIC;
    PIPERX4EQLPLFFSSEL : out STD_LOGIC;
    PIPERX4EQLPNEWTXCOEFFORPRESET : out STD_LOGIC_VECTOR ( 0 to 0 );
    PIPERX4STARTBLOCK : out STD_LOGIC;
    PIPETX4EQDONE : out STD_LOGIC;
    pipe_rx_eqcontrol : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_rx_eq_lffs : out STD_LOGIC_VECTOR ( 5 downto 0 );
    pipe_rx_eq_txpreset : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_rx_eqpreset : out STD_LOGIC_VECTOR ( 2 downto 0 );
    PHY_TXDATAK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PHY_TXDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    phy_txeq_ctrl : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_tx_eqdeemph : out STD_LOGIC_VECTOR ( 5 downto 0 );
    phy_txeq_preset : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_data_q_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \pipe_stages_1.pipe_rx_status_q_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    PIPERX4POLARITY : in STD_LOGIC;
    \pipe_stages_1.pipe_rx_polarity_q_reg_0\ : in STD_LOGIC;
    PIPETX4COMPLIANCE : in STD_LOGIC;
    PIPETX4ELECIDLE : in STD_LOGIC;
    PIPETX4DATAVALID : in STD_LOGIC;
    PIPETX4STARTBLOCK : in STD_LOGIC;
    gt_rxvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl0_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    gt_phystatus : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXELECIDLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXEQ_DONE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXEQ_ADAPT_DONE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXEQ_LFFS_SEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_TXEQ_DONE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_data_q_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    PHY_RXDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt_rxstatus : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pipe_lane_2 : entity is "pcie3_ultrascale_7038_pipe_lane";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_pipe_lane_2;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pipe_lane_2 is
begin
\pipe_stages_1.pipe_rx_char_is_k_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => rxctrl0_out(0),
      Q => \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_char_is_k_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => rxctrl0_out(1),
      Q => \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(0),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(10),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(10),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(11),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(11),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(12),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(12),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(13),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(13),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(14),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(14),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(15),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(15),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(16),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(16),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(17),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(17),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(18),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(18),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(19),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(19),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(1),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(20),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(20),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(21),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(21),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(22),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(22),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(23),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(23),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(24),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(24),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(25),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(25),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(26),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(26),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(27),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(27),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(28),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(28),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(29),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(29),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(2),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(30),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(30),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(31),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(31),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(3),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(4),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(5),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(6),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(6),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(7),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(7),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(8),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(8),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(9),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(9),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_valid_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => rxctrl0_out(2),
      Q => PIPERX4DATAVALID,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_elec_idle_q_reg\: unisim.vcomponents.FDSE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXELECIDLE(0),
      Q => PIPERX4ELECIDLE,
      S => SR(0)
    );
\pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\(0),
      Q => pipe_rx_eqcontrol(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\(1),
      Q => pipe_rx_eqcontrol(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqdone_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXEQ_DONE(0),
      Q => PIPERX4EQDONE,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXEQ_ADAPT_DONE(0),
      Q => PIPERX4EQLPADAPTDONE,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(0),
      Q => pipe_rx_eq_lffs(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(1),
      Q => pipe_rx_eq_lffs(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(2),
      Q => pipe_rx_eq_lffs(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(3),
      Q => pipe_rx_eq_lffs(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(4),
      Q => pipe_rx_eq_lffs(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(5),
      Q => pipe_rx_eq_lffs(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffssel_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXEQ_LFFS_SEL(0),
      Q => PIPERX4EQLPLFFSSEL,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => '1',
      Q => PIPERX4EQLPNEWTXCOEFFORPRESET(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(0),
      Q => pipe_rx_eq_txpreset(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(1),
      Q => pipe_rx_eq_txpreset(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(2),
      Q => pipe_rx_eq_txpreset(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(3),
      Q => pipe_rx_eq_txpreset(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqpreset_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(0),
      Q => pipe_rx_eqpreset(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqpreset_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(1),
      Q => pipe_rx_eqpreset(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqpreset_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(2),
      Q => pipe_rx_eqpreset(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_phy_status_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => gt_phystatus(0),
      Q => PIPERX4PHYSTATUS,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_polarity_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PIPERX4POLARITY,
      Q => PHY_RXPOLARITY(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_startblock_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => rxctrl0_out(3),
      Q => PIPERX4STARTBLOCK,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_status_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => gt_rxstatus(0),
      Q => \pipe_stages_1.pipe_rx_status_q_reg[2]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_status_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => gt_rxstatus(1),
      Q => \pipe_stages_1.pipe_rx_status_q_reg[2]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_status_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => gt_rxstatus(2),
      Q => \pipe_stages_1.pipe_rx_status_q_reg[2]_0\(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_syncheader_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => rxctrl0_out(4),
      Q => \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_syncheader_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => rxctrl0_out(5),
      Q => \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_valid_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => gt_rxvalid(0),
      Q => PIPERX4VALID,
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_char_is_k_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\(0),
      Q => PHY_TXDATAK(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_char_is_k_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\(1),
      Q => PHY_TXDATAK(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_compliance_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PIPETX4COMPLIANCE,
      Q => PHY_TXCOMPLIANCE(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(0),
      Q => PHY_TXDATA(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(10),
      Q => PHY_TXDATA(10),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(11),
      Q => PHY_TXDATA(11),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(12),
      Q => PHY_TXDATA(12),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(13),
      Q => PHY_TXDATA(13),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(14),
      Q => PHY_TXDATA(14),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(15),
      Q => PHY_TXDATA(15),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(16),
      Q => PHY_TXDATA(16),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(17),
      Q => PHY_TXDATA(17),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(18),
      Q => PHY_TXDATA(18),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(19),
      Q => PHY_TXDATA(19),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(1),
      Q => PHY_TXDATA(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(20),
      Q => PHY_TXDATA(20),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(21),
      Q => PHY_TXDATA(21),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(22),
      Q => PHY_TXDATA(22),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(23),
      Q => PHY_TXDATA(23),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(24),
      Q => PHY_TXDATA(24),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(25),
      Q => PHY_TXDATA(25),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(26),
      Q => PHY_TXDATA(26),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(27),
      Q => PHY_TXDATA(27),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(28),
      Q => PHY_TXDATA(28),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(29),
      Q => PHY_TXDATA(29),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(2),
      Q => PHY_TXDATA(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(30),
      Q => PHY_TXDATA(30),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(31),
      Q => PHY_TXDATA(31),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(3),
      Q => PHY_TXDATA(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(4),
      Q => PHY_TXDATA(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(5),
      Q => PHY_TXDATA(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(6),
      Q => PHY_TXDATA(6),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(7),
      Q => PHY_TXDATA(7),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(8),
      Q => PHY_TXDATA(8),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(9),
      Q => PHY_TXDATA(9),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_datavalid_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PIPETX4DATAVALID,
      Q => txctrl0_in(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_elec_idle_q_reg\: unisim.vcomponents.FDSE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PIPETX4ELECIDLE,
      Q => gt_txelecidle(0),
      S => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(0),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(9),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(9),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(10),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(10),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(11),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(11),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(12),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(12),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(13),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(13),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(14),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(14),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(15),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(15),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(1),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(2),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(3),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(4),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(5),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(6),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(6),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(7),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(7),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(8),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(8),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_0\(0),
      Q => phy_txeq_ctrl(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_0\(1),
      Q => phy_txeq_ctrl(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(0),
      Q => pipe_tx_eqdeemph(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(1),
      Q => pipe_tx_eqdeemph(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(2),
      Q => pipe_tx_eqdeemph(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(3),
      Q => pipe_tx_eqdeemph(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(4),
      Q => pipe_tx_eqdeemph(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(5),
      Q => pipe_tx_eqdeemph(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdone_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_TXEQ_DONE(0),
      Q => PIPETX4EQDONE,
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqpreset_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(0),
      Q => phy_txeq_preset(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqpreset_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(1),
      Q => phy_txeq_preset(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqpreset_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(2),
      Q => phy_txeq_preset(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqpreset_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(3),
      Q => phy_txeq_preset(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_startblock_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PIPETX4STARTBLOCK,
      Q => txctrl0_in(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_syncheader_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\(0),
      Q => txctrl0_in(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_syncheader_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\(1),
      Q => txctrl0_in(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_pipe_lane_3 is
  port (
    PHY_RXPOLARITY : out STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_TXCOMPLIANCE : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txelecidle : out STD_LOGIC_VECTOR ( 0 to 0 );
    txctrl0_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPERX5VALID : out STD_LOGIC;
    PIPERX5DATAVALID : out STD_LOGIC;
    PIPERX5PHYSTATUS : out STD_LOGIC;
    PIPERX5ELECIDLE : out STD_LOGIC;
    PIPERX5EQDONE : out STD_LOGIC;
    PIPERX5EQLPADAPTDONE : out STD_LOGIC;
    PIPERX5EQLPLFFSSEL : out STD_LOGIC;
    PIPERX5EQLPNEWTXCOEFFORPRESET : out STD_LOGIC_VECTOR ( 0 to 0 );
    PIPERX5STARTBLOCK : out STD_LOGIC;
    PIPETX5EQDONE : out STD_LOGIC;
    pipe_rx_eqcontrol : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_rx_eq_lffs : out STD_LOGIC_VECTOR ( 5 downto 0 );
    pipe_rx_eq_txpreset : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_rx_eqpreset : out STD_LOGIC_VECTOR ( 2 downto 0 );
    PHY_TXDATAK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PHY_TXDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    phy_txeq_ctrl : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_tx_eqdeemph : out STD_LOGIC_VECTOR ( 5 downto 0 );
    phy_txeq_preset : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_data_q_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \pipe_stages_1.pipe_rx_status_q_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    PIPERX5POLARITY : in STD_LOGIC;
    \pipe_stages_1.pipe_rx_polarity_q_reg_0\ : in STD_LOGIC;
    PIPETX5COMPLIANCE : in STD_LOGIC;
    PIPETX5ELECIDLE : in STD_LOGIC;
    PIPETX5DATAVALID : in STD_LOGIC;
    PIPETX5STARTBLOCK : in STD_LOGIC;
    gt_rxvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl0_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    gt_phystatus : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXELECIDLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXEQ_DONE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXEQ_ADAPT_DONE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXEQ_LFFS_SEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_TXEQ_DONE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_data_q_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    PHY_RXDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt_rxstatus : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pipe_lane_3 : entity is "pcie3_ultrascale_7038_pipe_lane";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_pipe_lane_3;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pipe_lane_3 is
begin
\pipe_stages_1.pipe_rx_char_is_k_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => rxctrl0_out(0),
      Q => \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_char_is_k_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => rxctrl0_out(1),
      Q => \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(0),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(10),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(10),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(11),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(11),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(12),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(12),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(13),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(13),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(14),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(14),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(15),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(15),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(16),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(16),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(17),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(17),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(18),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(18),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(19),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(19),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(1),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(20),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(20),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(21),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(21),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(22),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(22),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(23),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(23),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(24),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(24),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(25),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(25),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(26),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(26),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(27),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(27),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(28),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(28),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(29),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(29),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(2),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(30),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(30),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(31),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(31),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(3),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(4),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(5),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(6),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(6),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(7),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(7),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(8),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(8),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(9),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(9),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_valid_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => rxctrl0_out(2),
      Q => PIPERX5DATAVALID,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_elec_idle_q_reg\: unisim.vcomponents.FDSE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXELECIDLE(0),
      Q => PIPERX5ELECIDLE,
      S => SR(0)
    );
\pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\(0),
      Q => pipe_rx_eqcontrol(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\(1),
      Q => pipe_rx_eqcontrol(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqdone_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXEQ_DONE(0),
      Q => PIPERX5EQDONE,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXEQ_ADAPT_DONE(0),
      Q => PIPERX5EQLPADAPTDONE,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(0),
      Q => pipe_rx_eq_lffs(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(1),
      Q => pipe_rx_eq_lffs(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(2),
      Q => pipe_rx_eq_lffs(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(3),
      Q => pipe_rx_eq_lffs(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(4),
      Q => pipe_rx_eq_lffs(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(5),
      Q => pipe_rx_eq_lffs(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffssel_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXEQ_LFFS_SEL(0),
      Q => PIPERX5EQLPLFFSSEL,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => '1',
      Q => PIPERX5EQLPNEWTXCOEFFORPRESET(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(0),
      Q => pipe_rx_eq_txpreset(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(1),
      Q => pipe_rx_eq_txpreset(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(2),
      Q => pipe_rx_eq_txpreset(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(3),
      Q => pipe_rx_eq_txpreset(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqpreset_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(0),
      Q => pipe_rx_eqpreset(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqpreset_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(1),
      Q => pipe_rx_eqpreset(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqpreset_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(2),
      Q => pipe_rx_eqpreset(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_phy_status_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => gt_phystatus(0),
      Q => PIPERX5PHYSTATUS,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_polarity_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PIPERX5POLARITY,
      Q => PHY_RXPOLARITY(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_startblock_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => rxctrl0_out(3),
      Q => PIPERX5STARTBLOCK,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_status_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => gt_rxstatus(0),
      Q => \pipe_stages_1.pipe_rx_status_q_reg[2]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_status_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => gt_rxstatus(1),
      Q => \pipe_stages_1.pipe_rx_status_q_reg[2]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_status_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => gt_rxstatus(2),
      Q => \pipe_stages_1.pipe_rx_status_q_reg[2]_0\(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_syncheader_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => rxctrl0_out(4),
      Q => \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_syncheader_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => rxctrl0_out(5),
      Q => \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_valid_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => gt_rxvalid(0),
      Q => PIPERX5VALID,
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_char_is_k_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\(0),
      Q => PHY_TXDATAK(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_char_is_k_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\(1),
      Q => PHY_TXDATAK(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_compliance_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PIPETX5COMPLIANCE,
      Q => PHY_TXCOMPLIANCE(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(0),
      Q => PHY_TXDATA(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(10),
      Q => PHY_TXDATA(10),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(11),
      Q => PHY_TXDATA(11),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(12),
      Q => PHY_TXDATA(12),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(13),
      Q => PHY_TXDATA(13),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(14),
      Q => PHY_TXDATA(14),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(15),
      Q => PHY_TXDATA(15),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(16),
      Q => PHY_TXDATA(16),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(17),
      Q => PHY_TXDATA(17),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(18),
      Q => PHY_TXDATA(18),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(19),
      Q => PHY_TXDATA(19),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(1),
      Q => PHY_TXDATA(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(20),
      Q => PHY_TXDATA(20),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(21),
      Q => PHY_TXDATA(21),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(22),
      Q => PHY_TXDATA(22),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(23),
      Q => PHY_TXDATA(23),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(24),
      Q => PHY_TXDATA(24),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(25),
      Q => PHY_TXDATA(25),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(26),
      Q => PHY_TXDATA(26),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(27),
      Q => PHY_TXDATA(27),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(28),
      Q => PHY_TXDATA(28),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(29),
      Q => PHY_TXDATA(29),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(2),
      Q => PHY_TXDATA(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(30),
      Q => PHY_TXDATA(30),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(31),
      Q => PHY_TXDATA(31),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(3),
      Q => PHY_TXDATA(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(4),
      Q => PHY_TXDATA(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(5),
      Q => PHY_TXDATA(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(6),
      Q => PHY_TXDATA(6),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(7),
      Q => PHY_TXDATA(7),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(8),
      Q => PHY_TXDATA(8),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(9),
      Q => PHY_TXDATA(9),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_datavalid_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PIPETX5DATAVALID,
      Q => txctrl0_in(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_elec_idle_q_reg\: unisim.vcomponents.FDSE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PIPETX5ELECIDLE,
      Q => gt_txelecidle(0),
      S => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(0),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(9),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(9),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(10),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(10),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(11),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(11),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(12),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(12),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(13),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(13),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(14),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(14),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(15),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(15),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(1),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(2),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(3),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(4),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(5),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(6),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(6),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(7),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(7),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(8),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(8),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_0\(0),
      Q => phy_txeq_ctrl(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_0\(1),
      Q => phy_txeq_ctrl(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(0),
      Q => pipe_tx_eqdeemph(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(1),
      Q => pipe_tx_eqdeemph(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(2),
      Q => pipe_tx_eqdeemph(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(3),
      Q => pipe_tx_eqdeemph(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(4),
      Q => pipe_tx_eqdeemph(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(5),
      Q => pipe_tx_eqdeemph(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdone_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_TXEQ_DONE(0),
      Q => PIPETX5EQDONE,
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqpreset_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(0),
      Q => phy_txeq_preset(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqpreset_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(1),
      Q => phy_txeq_preset(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqpreset_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(2),
      Q => phy_txeq_preset(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqpreset_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(3),
      Q => phy_txeq_preset(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_startblock_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PIPETX5STARTBLOCK,
      Q => txctrl0_in(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_syncheader_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\(0),
      Q => txctrl0_in(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_syncheader_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\(1),
      Q => txctrl0_in(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_pipe_lane_4 is
  port (
    PHY_RXPOLARITY : out STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_TXCOMPLIANCE : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txelecidle : out STD_LOGIC_VECTOR ( 0 to 0 );
    txctrl0_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPERX6VALID : out STD_LOGIC;
    PIPERX6DATAVALID : out STD_LOGIC;
    PIPERX6PHYSTATUS : out STD_LOGIC;
    PIPERX6ELECIDLE : out STD_LOGIC;
    PIPERX6EQDONE : out STD_LOGIC;
    PIPERX6EQLPADAPTDONE : out STD_LOGIC;
    PIPERX6EQLPLFFSSEL : out STD_LOGIC;
    PIPERX6EQLPNEWTXCOEFFORPRESET : out STD_LOGIC_VECTOR ( 0 to 0 );
    PIPERX6STARTBLOCK : out STD_LOGIC;
    PIPETX6EQDONE : out STD_LOGIC;
    pipe_rx_eqcontrol : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_rx_eq_lffs : out STD_LOGIC_VECTOR ( 5 downto 0 );
    pipe_rx_eq_txpreset : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_rx_eqpreset : out STD_LOGIC_VECTOR ( 2 downto 0 );
    PHY_TXDATAK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PHY_TXDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    phy_txeq_ctrl : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_tx_eqdeemph : out STD_LOGIC_VECTOR ( 5 downto 0 );
    phy_txeq_preset : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_data_q_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \pipe_stages_1.pipe_rx_status_q_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    PIPERX6POLARITY : in STD_LOGIC;
    \pipe_stages_1.pipe_rx_polarity_q_reg_0\ : in STD_LOGIC;
    PIPETX6COMPLIANCE : in STD_LOGIC;
    PIPETX6ELECIDLE : in STD_LOGIC;
    PIPETX6DATAVALID : in STD_LOGIC;
    PIPETX6STARTBLOCK : in STD_LOGIC;
    gt_rxvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl0_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    gt_phystatus : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXELECIDLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXEQ_DONE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXEQ_ADAPT_DONE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXEQ_LFFS_SEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_TXEQ_DONE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_data_q_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    PHY_RXDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt_rxstatus : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pipe_lane_4 : entity is "pcie3_ultrascale_7038_pipe_lane";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_pipe_lane_4;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pipe_lane_4 is
begin
\pipe_stages_1.pipe_rx_char_is_k_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => rxctrl0_out(0),
      Q => \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_char_is_k_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => rxctrl0_out(1),
      Q => \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(0),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(10),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(10),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(11),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(11),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(12),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(12),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(13),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(13),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(14),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(14),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(15),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(15),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(16),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(16),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(17),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(17),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(18),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(18),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(19),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(19),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(1),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(20),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(20),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(21),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(21),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(22),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(22),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(23),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(23),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(24),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(24),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(25),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(25),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(26),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(26),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(27),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(27),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(28),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(28),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(29),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(29),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(2),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(30),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(30),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(31),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(31),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(3),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(4),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(5),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(6),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(6),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(7),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(7),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(8),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(8),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(9),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(9),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_valid_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => rxctrl0_out(2),
      Q => PIPERX6DATAVALID,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_elec_idle_q_reg\: unisim.vcomponents.FDSE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXELECIDLE(0),
      Q => PIPERX6ELECIDLE,
      S => SR(0)
    );
\pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\(0),
      Q => pipe_rx_eqcontrol(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\(1),
      Q => pipe_rx_eqcontrol(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqdone_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXEQ_DONE(0),
      Q => PIPERX6EQDONE,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXEQ_ADAPT_DONE(0),
      Q => PIPERX6EQLPADAPTDONE,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(0),
      Q => pipe_rx_eq_lffs(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(1),
      Q => pipe_rx_eq_lffs(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(2),
      Q => pipe_rx_eq_lffs(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(3),
      Q => pipe_rx_eq_lffs(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(4),
      Q => pipe_rx_eq_lffs(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(5),
      Q => pipe_rx_eq_lffs(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffssel_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXEQ_LFFS_SEL(0),
      Q => PIPERX6EQLPLFFSSEL,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => '1',
      Q => PIPERX6EQLPNEWTXCOEFFORPRESET(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(0),
      Q => pipe_rx_eq_txpreset(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(1),
      Q => pipe_rx_eq_txpreset(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(2),
      Q => pipe_rx_eq_txpreset(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(3),
      Q => pipe_rx_eq_txpreset(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqpreset_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(0),
      Q => pipe_rx_eqpreset(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqpreset_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(1),
      Q => pipe_rx_eqpreset(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqpreset_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(2),
      Q => pipe_rx_eqpreset(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_phy_status_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => gt_phystatus(0),
      Q => PIPERX6PHYSTATUS,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_polarity_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PIPERX6POLARITY,
      Q => PHY_RXPOLARITY(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_startblock_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => rxctrl0_out(3),
      Q => PIPERX6STARTBLOCK,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_status_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => gt_rxstatus(0),
      Q => \pipe_stages_1.pipe_rx_status_q_reg[2]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_status_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => gt_rxstatus(1),
      Q => \pipe_stages_1.pipe_rx_status_q_reg[2]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_status_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => gt_rxstatus(2),
      Q => \pipe_stages_1.pipe_rx_status_q_reg[2]_0\(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_syncheader_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => rxctrl0_out(4),
      Q => \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_syncheader_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => rxctrl0_out(5),
      Q => \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_valid_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => gt_rxvalid(0),
      Q => PIPERX6VALID,
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_char_is_k_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\(0),
      Q => PHY_TXDATAK(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_char_is_k_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\(1),
      Q => PHY_TXDATAK(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_compliance_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PIPETX6COMPLIANCE,
      Q => PHY_TXCOMPLIANCE(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(0),
      Q => PHY_TXDATA(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(10),
      Q => PHY_TXDATA(10),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(11),
      Q => PHY_TXDATA(11),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(12),
      Q => PHY_TXDATA(12),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(13),
      Q => PHY_TXDATA(13),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(14),
      Q => PHY_TXDATA(14),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(15),
      Q => PHY_TXDATA(15),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(16),
      Q => PHY_TXDATA(16),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(17),
      Q => PHY_TXDATA(17),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(18),
      Q => PHY_TXDATA(18),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(19),
      Q => PHY_TXDATA(19),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(1),
      Q => PHY_TXDATA(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(20),
      Q => PHY_TXDATA(20),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(21),
      Q => PHY_TXDATA(21),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(22),
      Q => PHY_TXDATA(22),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(23),
      Q => PHY_TXDATA(23),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(24),
      Q => PHY_TXDATA(24),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(25),
      Q => PHY_TXDATA(25),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(26),
      Q => PHY_TXDATA(26),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(27),
      Q => PHY_TXDATA(27),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(28),
      Q => PHY_TXDATA(28),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(29),
      Q => PHY_TXDATA(29),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(2),
      Q => PHY_TXDATA(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(30),
      Q => PHY_TXDATA(30),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(31),
      Q => PHY_TXDATA(31),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(3),
      Q => PHY_TXDATA(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(4),
      Q => PHY_TXDATA(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(5),
      Q => PHY_TXDATA(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(6),
      Q => PHY_TXDATA(6),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(7),
      Q => PHY_TXDATA(7),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(8),
      Q => PHY_TXDATA(8),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(9),
      Q => PHY_TXDATA(9),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_datavalid_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PIPETX6DATAVALID,
      Q => txctrl0_in(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_elec_idle_q_reg\: unisim.vcomponents.FDSE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PIPETX6ELECIDLE,
      Q => gt_txelecidle(0),
      S => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(0),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(9),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(9),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(10),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(10),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(11),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(11),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(12),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(12),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(13),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(13),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(14),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(14),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(15),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(15),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(1),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(2),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(3),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(4),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(5),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(6),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(6),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(7),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(7),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(8),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(8),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_0\(0),
      Q => phy_txeq_ctrl(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_0\(1),
      Q => phy_txeq_ctrl(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(0),
      Q => pipe_tx_eqdeemph(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(1),
      Q => pipe_tx_eqdeemph(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(2),
      Q => pipe_tx_eqdeemph(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(3),
      Q => pipe_tx_eqdeemph(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(4),
      Q => pipe_tx_eqdeemph(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(5),
      Q => pipe_tx_eqdeemph(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdone_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_TXEQ_DONE(0),
      Q => PIPETX6EQDONE,
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqpreset_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(0),
      Q => phy_txeq_preset(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqpreset_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(1),
      Q => phy_txeq_preset(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqpreset_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(2),
      Q => phy_txeq_preset(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqpreset_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(3),
      Q => phy_txeq_preset(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_startblock_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PIPETX6STARTBLOCK,
      Q => txctrl0_in(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_syncheader_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\(0),
      Q => txctrl0_in(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_syncheader_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\(1),
      Q => txctrl0_in(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_pipe_lane_5 is
  port (
    PHY_RXPOLARITY : out STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_TXCOMPLIANCE : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txelecidle : out STD_LOGIC_VECTOR ( 0 to 0 );
    txctrl0_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPERX7VALID : out STD_LOGIC;
    PIPERX7DATAVALID : out STD_LOGIC;
    PIPERX7PHYSTATUS : out STD_LOGIC;
    PIPERX7ELECIDLE : out STD_LOGIC;
    PIPERX7EQDONE : out STD_LOGIC;
    PIPERX7EQLPADAPTDONE : out STD_LOGIC;
    PIPERX7EQLPLFFSSEL : out STD_LOGIC;
    PIPERX7EQLPNEWTXCOEFFORPRESET : out STD_LOGIC_VECTOR ( 0 to 0 );
    PIPERX7STARTBLOCK : out STD_LOGIC;
    PIPETX7EQDONE : out STD_LOGIC;
    pipe_rx_eqcontrol : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_rx_eq_lffs : out STD_LOGIC_VECTOR ( 5 downto 0 );
    pipe_rx_eq_txpreset : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_rx_eqpreset : out STD_LOGIC_VECTOR ( 2 downto 0 );
    PHY_TXDATAK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PHY_TXDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    phy_txeq_ctrl : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_tx_eqdeemph : out STD_LOGIC_VECTOR ( 5 downto 0 );
    phy_txeq_preset : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_data_q_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \pipe_stages_1.pipe_rx_status_q_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    PIPERX7POLARITY : in STD_LOGIC;
    \pipe_stages_1.pipe_rx_polarity_q_reg_0\ : in STD_LOGIC;
    PIPETX7COMPLIANCE : in STD_LOGIC;
    PIPETX7ELECIDLE : in STD_LOGIC;
    PIPETX7DATAVALID : in STD_LOGIC;
    PIPETX7STARTBLOCK : in STD_LOGIC;
    gt_rxvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl0_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    gt_phystatus : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXELECIDLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXEQ_DONE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXEQ_ADAPT_DONE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXEQ_LFFS_SEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_TXEQ_DONE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_data_q_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    PHY_RXDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt_rxstatus : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pipe_lane_5 : entity is "pcie3_ultrascale_7038_pipe_lane";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_pipe_lane_5;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pipe_lane_5 is
begin
\pipe_stages_1.pipe_rx_char_is_k_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => rxctrl0_out(0),
      Q => \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_char_is_k_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => rxctrl0_out(1),
      Q => \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(0),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(10),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(10),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(11),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(11),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(12),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(12),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(13),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(13),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(14),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(14),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(15),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(15),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(16),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(16),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(17),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(17),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(18),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(18),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(19),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(19),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(1),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(20),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(20),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(21),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(21),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(22),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(22),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(23),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(23),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(24),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(24),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(25),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(25),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(26),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(26),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(27),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(27),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(28),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(28),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(29),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(29),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(2),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(30),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(30),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(31),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(31),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(3),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(4),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(5),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(6),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(6),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(7),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(7),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(8),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(8),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(9),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(9),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_valid_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => rxctrl0_out(2),
      Q => PIPERX7DATAVALID,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_elec_idle_q_reg\: unisim.vcomponents.FDSE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXELECIDLE(0),
      Q => PIPERX7ELECIDLE,
      S => SR(0)
    );
\pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\(0),
      Q => pipe_rx_eqcontrol(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\(1),
      Q => pipe_rx_eqcontrol(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqdone_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXEQ_DONE(0),
      Q => PIPERX7EQDONE,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXEQ_ADAPT_DONE(0),
      Q => PIPERX7EQLPADAPTDONE,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(0),
      Q => pipe_rx_eq_lffs(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(1),
      Q => pipe_rx_eq_lffs(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(2),
      Q => pipe_rx_eq_lffs(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(3),
      Q => pipe_rx_eq_lffs(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(4),
      Q => pipe_rx_eq_lffs(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(5),
      Q => pipe_rx_eq_lffs(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffssel_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXEQ_LFFS_SEL(0),
      Q => PIPERX7EQLPLFFSSEL,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => '1',
      Q => PIPERX7EQLPNEWTXCOEFFORPRESET(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(0),
      Q => pipe_rx_eq_txpreset(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(1),
      Q => pipe_rx_eq_txpreset(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(2),
      Q => pipe_rx_eq_txpreset(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(3),
      Q => pipe_rx_eq_txpreset(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqpreset_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(0),
      Q => pipe_rx_eqpreset(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqpreset_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(1),
      Q => pipe_rx_eqpreset(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqpreset_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(2),
      Q => pipe_rx_eqpreset(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_phy_status_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => gt_phystatus(0),
      Q => PIPERX7PHYSTATUS,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_polarity_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PIPERX7POLARITY,
      Q => PHY_RXPOLARITY(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_startblock_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => rxctrl0_out(3),
      Q => PIPERX7STARTBLOCK,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_status_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => gt_rxstatus(0),
      Q => \pipe_stages_1.pipe_rx_status_q_reg[2]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_status_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => gt_rxstatus(1),
      Q => \pipe_stages_1.pipe_rx_status_q_reg[2]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_status_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => gt_rxstatus(2),
      Q => \pipe_stages_1.pipe_rx_status_q_reg[2]_0\(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_syncheader_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => rxctrl0_out(4),
      Q => \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_syncheader_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => rxctrl0_out(5),
      Q => \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_valid_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => gt_rxvalid(0),
      Q => PIPERX7VALID,
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_char_is_k_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\(0),
      Q => PHY_TXDATAK(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_char_is_k_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\(1),
      Q => PHY_TXDATAK(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_compliance_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PIPETX7COMPLIANCE,
      Q => PHY_TXCOMPLIANCE(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(0),
      Q => PHY_TXDATA(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(10),
      Q => PHY_TXDATA(10),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(11),
      Q => PHY_TXDATA(11),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(12),
      Q => PHY_TXDATA(12),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(13),
      Q => PHY_TXDATA(13),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(14),
      Q => PHY_TXDATA(14),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(15),
      Q => PHY_TXDATA(15),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(16),
      Q => PHY_TXDATA(16),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(17),
      Q => PHY_TXDATA(17),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(18),
      Q => PHY_TXDATA(18),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(19),
      Q => PHY_TXDATA(19),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(1),
      Q => PHY_TXDATA(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(20),
      Q => PHY_TXDATA(20),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(21),
      Q => PHY_TXDATA(21),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(22),
      Q => PHY_TXDATA(22),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(23),
      Q => PHY_TXDATA(23),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(24),
      Q => PHY_TXDATA(24),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(25),
      Q => PHY_TXDATA(25),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(26),
      Q => PHY_TXDATA(26),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(27),
      Q => PHY_TXDATA(27),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(28),
      Q => PHY_TXDATA(28),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(29),
      Q => PHY_TXDATA(29),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(2),
      Q => PHY_TXDATA(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(30),
      Q => PHY_TXDATA(30),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(31),
      Q => PHY_TXDATA(31),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(3),
      Q => PHY_TXDATA(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(4),
      Q => PHY_TXDATA(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(5),
      Q => PHY_TXDATA(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(6),
      Q => PHY_TXDATA(6),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(7),
      Q => PHY_TXDATA(7),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(8),
      Q => PHY_TXDATA(8),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(9),
      Q => PHY_TXDATA(9),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_datavalid_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PIPETX7DATAVALID,
      Q => txctrl0_in(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_elec_idle_q_reg\: unisim.vcomponents.FDSE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PIPETX7ELECIDLE,
      Q => gt_txelecidle(0),
      S => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(0),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(9),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(9),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(10),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(10),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(11),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(11),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(12),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(12),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(13),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(13),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(14),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(14),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(15),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(15),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(1),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(2),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(3),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(4),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(5),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(6),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(6),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(7),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(7),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(8),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(8),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_0\(0),
      Q => phy_txeq_ctrl(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_0\(1),
      Q => phy_txeq_ctrl(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(0),
      Q => pipe_tx_eqdeemph(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(1),
      Q => pipe_tx_eqdeemph(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(2),
      Q => pipe_tx_eqdeemph(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(3),
      Q => pipe_tx_eqdeemph(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(4),
      Q => pipe_tx_eqdeemph(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(5),
      Q => pipe_tx_eqdeemph(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdone_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_TXEQ_DONE(0),
      Q => PIPETX7EQDONE,
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqpreset_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(0),
      Q => phy_txeq_preset(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqpreset_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(1),
      Q => phy_txeq_preset(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqpreset_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(2),
      Q => phy_txeq_preset(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqpreset_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(3),
      Q => phy_txeq_preset(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_startblock_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PIPETX7STARTBLOCK,
      Q => txctrl0_in(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_syncheader_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\(0),
      Q => txctrl0_in(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_syncheader_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\(1),
      Q => txctrl0_in(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_pipe_lane_6 is
  port (
    PHY_RXPOLARITY : out STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_TXCOMPLIANCE : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txelecidle : out STD_LOGIC_VECTOR ( 0 to 0 );
    txctrl0_in : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPERX0VALID : out STD_LOGIC;
    PIPERX0DATAVALID : out STD_LOGIC;
    PIPERX0PHYSTATUS : out STD_LOGIC;
    PIPERX0ELECIDLE : out STD_LOGIC;
    PIPERX0EQDONE : out STD_LOGIC;
    PIPERX0EQLPADAPTDONE : out STD_LOGIC;
    PIPERX0EQLPLFFSSEL : out STD_LOGIC;
    PIPERX0EQLPNEWTXCOEFFORPRESET : out STD_LOGIC_VECTOR ( 0 to 0 );
    PIPERX0STARTBLOCK : out STD_LOGIC;
    PIPETX0EQDONE : out STD_LOGIC;
    pipe_rx_eqcontrol : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_rx_eq_lffs : out STD_LOGIC_VECTOR ( 5 downto 0 );
    pipe_rx_eq_txpreset : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_rx_eqpreset : out STD_LOGIC_VECTOR ( 2 downto 0 );
    PHY_TXDATAK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PHY_TXDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    phy_txeq_ctrl : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_tx_eqdeemph : out STD_LOGIC_VECTOR ( 5 downto 0 );
    phy_txeq_preset : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_data_q_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \pipe_stages_1.pipe_rx_status_q_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \pipe_stages_1.pipe_tx_powerdown_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    PIPERX0POLARITY : in STD_LOGIC;
    \pipe_stages_1.pipe_rx_polarity_q_reg_0\ : in STD_LOGIC;
    PIPETX0COMPLIANCE : in STD_LOGIC;
    PIPETX0ELECIDLE : in STD_LOGIC;
    PIPETX0DATAVALID : in STD_LOGIC;
    PIPETX0STARTBLOCK : in STD_LOGIC;
    gt_rxvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl0_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    gt_phystatus : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXELECIDLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXEQ_DONE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXEQ_ADAPT_DONE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXEQ_LFFS_SEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_TXEQ_DONE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_data_q_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    PHY_RXDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt_rxstatus : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \pipe_stages_1.pipe_tx_powerdown_q_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pipe_lane_6 : entity is "pcie3_ultrascale_7038_pipe_lane";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_pipe_lane_6;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pipe_lane_6 is
begin
\pipe_stages_1.pipe_rx_char_is_k_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => rxctrl0_out(0),
      Q => \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_char_is_k_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => rxctrl0_out(1),
      Q => \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(0),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(10),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(10),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(11),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(11),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(12),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(12),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(13),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(13),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(14),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(14),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(15),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(15),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(16),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(16),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(17),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(17),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(18),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(18),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(19),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(19),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(1),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(20),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(20),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(21),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(21),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(22),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(22),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(23),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(23),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(24),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(24),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(25),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(25),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(26),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(26),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(27),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(27),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(28),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(28),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(29),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(29),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(2),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(30),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(30),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(31),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(31),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(3),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(4),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(5),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(6),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(6),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(7),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(7),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(8),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(8),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXDATA(9),
      Q => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(9),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_data_valid_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => rxctrl0_out(2),
      Q => PIPERX0DATAVALID,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_elec_idle_q_reg\: unisim.vcomponents.FDSE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXELECIDLE(0),
      Q => PIPERX0ELECIDLE,
      S => SR(0)
    );
\pipe_stages_1.pipe_rx_eqcontrol_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\(0),
      Q => pipe_rx_eqcontrol(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\(1),
      Q => pipe_rx_eqcontrol(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqdone_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXEQ_DONE(0),
      Q => PIPERX0EQDONE,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlpadaptdone_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXEQ_ADAPT_DONE(0),
      Q => PIPERX0EQLPADAPTDONE,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(0),
      Q => pipe_rx_eq_lffs(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(1),
      Q => pipe_rx_eq_lffs(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(2),
      Q => pipe_rx_eq_lffs(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(3),
      Q => pipe_rx_eq_lffs(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(4),
      Q => pipe_rx_eq_lffs(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(5),
      Q => pipe_rx_eq_lffs(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlplffssel_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_RXEQ_LFFS_SEL(0),
      Q => PIPERX0EQLPLFFSSEL,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlpnewtxcoefforpreset_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => '1',
      Q => PIPERX0EQLPNEWTXCOEFFORPRESET(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(0),
      Q => pipe_rx_eq_txpreset(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(1),
      Q => pipe_rx_eq_txpreset(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(2),
      Q => pipe_rx_eq_txpreset(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(3),
      Q => pipe_rx_eq_txpreset(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqpreset_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(0),
      Q => pipe_rx_eqpreset(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqpreset_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(1),
      Q => pipe_rx_eqpreset(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_eqpreset_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(2),
      Q => pipe_rx_eqpreset(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_phy_status_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => gt_phystatus(0),
      Q => PIPERX0PHYSTATUS,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_polarity_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PIPERX0POLARITY,
      Q => PHY_RXPOLARITY(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_startblock_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => rxctrl0_out(3),
      Q => PIPERX0STARTBLOCK,
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_status_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => gt_rxstatus(0),
      Q => \pipe_stages_1.pipe_rx_status_q_reg[2]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_status_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => gt_rxstatus(1),
      Q => \pipe_stages_1.pipe_rx_status_q_reg[2]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_status_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => gt_rxstatus(2),
      Q => \pipe_stages_1.pipe_rx_status_q_reg[2]_0\(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_syncheader_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => rxctrl0_out(4),
      Q => \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_syncheader_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => rxctrl0_out(5),
      Q => \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_rx_valid_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => gt_rxvalid(0),
      Q => PIPERX0VALID,
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_char_is_k_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\(0),
      Q => PHY_TXDATAK(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_char_is_k_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\(1),
      Q => PHY_TXDATAK(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_compliance_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PIPETX0COMPLIANCE,
      Q => PHY_TXCOMPLIANCE(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(0),
      Q => PHY_TXDATA(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(10),
      Q => PHY_TXDATA(10),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(11),
      Q => PHY_TXDATA(11),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(12),
      Q => PHY_TXDATA(12),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(13),
      Q => PHY_TXDATA(13),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(14),
      Q => PHY_TXDATA(14),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(15),
      Q => PHY_TXDATA(15),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(16),
      Q => PHY_TXDATA(16),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(17),
      Q => PHY_TXDATA(17),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(18),
      Q => PHY_TXDATA(18),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(19),
      Q => PHY_TXDATA(19),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(1),
      Q => PHY_TXDATA(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(20),
      Q => PHY_TXDATA(20),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(21),
      Q => PHY_TXDATA(21),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(22),
      Q => PHY_TXDATA(22),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(23),
      Q => PHY_TXDATA(23),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(24),
      Q => PHY_TXDATA(24),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(25),
      Q => PHY_TXDATA(25),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(26),
      Q => PHY_TXDATA(26),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(27),
      Q => PHY_TXDATA(27),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(28),
      Q => PHY_TXDATA(28),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(29),
      Q => PHY_TXDATA(29),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(2),
      Q => PHY_TXDATA(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(30),
      Q => PHY_TXDATA(30),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(31),
      Q => PHY_TXDATA(31),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(3),
      Q => PHY_TXDATA(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(4),
      Q => PHY_TXDATA(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(5),
      Q => PHY_TXDATA(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(6),
      Q => PHY_TXDATA(6),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(7),
      Q => PHY_TXDATA(7),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(8),
      Q => PHY_TXDATA(8),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_data_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(9),
      Q => PHY_TXDATA(9),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_datavalid_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PIPETX0DATAVALID,
      Q => txctrl0_in(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_elec_idle_q_reg\: unisim.vcomponents.FDSE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PIPETX0ELECIDLE,
      Q => gt_txelecidle(0),
      S => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(0),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(9),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(9),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(10),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(10),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(11),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(11),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(12),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(12),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(13),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(13),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(14),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(14),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(15),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(15),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(1),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(2),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(3),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(4),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(5),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(6),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(6),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(7),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(7),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcoeff_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(8),
      Q => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(8),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcontrol_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_0\(0),
      Q => phy_txeq_ctrl(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_0\(1),
      Q => phy_txeq_ctrl(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(0),
      Q => pipe_tx_eqdeemph(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(1),
      Q => pipe_tx_eqdeemph(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(2),
      Q => pipe_tx_eqdeemph(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(3),
      Q => pipe_tx_eqdeemph(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(4),
      Q => pipe_tx_eqdeemph(4),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(5),
      Q => pipe_tx_eqdeemph(5),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqdone_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PHY_TXEQ_DONE(0),
      Q => PIPETX0EQDONE,
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqpreset_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(0),
      Q => phy_txeq_preset(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqpreset_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(1),
      Q => phy_txeq_preset(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqpreset_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(2),
      Q => phy_txeq_preset(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqpreset_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(3),
      Q => phy_txeq_preset(3),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_powerdown_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_powerdown_q_reg[1]_1\(0),
      Q => \pipe_stages_1.pipe_tx_powerdown_q_reg[1]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_powerdown_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_powerdown_q_reg[1]_1\(1),
      Q => \pipe_stages_1.pipe_tx_powerdown_q_reg[1]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_startblock_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => PIPETX0STARTBLOCK,
      Q => txctrl0_in(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_syncheader_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\(0),
      Q => txctrl0_in(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_syncheader_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_rx_polarity_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\(1),
      Q => txctrl0_in(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_pipe_misc is
  port (
    txdetectrx_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdeemph_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    txswing_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pipe_stages_1.pipe_tx_rate_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_margin_q_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_tx_eqfs_q_reg[5]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqlf_q_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    PIPETX0RCVRDET : in STD_LOGIC;
    \pipe_stages_1.pipe_tx_rcvr_det_q_reg_0\ : in STD_LOGIC;
    PIPETX0DEEMPH : in STD_LOGIC;
    PIPETX0SWING : in STD_LOGIC;
    \pipe_stages_1.pipe_tx_rate_q_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_margin_q_reg[2]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pipe_misc : entity is "pcie3_ultrascale_7038_pipe_misc";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_pipe_misc;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pipe_misc is
begin
\pipe_stages_1.pipe_tx_deemph_q_reg\: unisim.vcomponents.FDSE
     port map (
      C => \pipe_stages_1.pipe_tx_rcvr_det_q_reg_0\,
      CE => '1',
      D => PIPETX0DEEMPH,
      Q => txdeemph_in(0),
      S => SR(0)
    );
\pipe_stages_1.pipe_tx_eqfs_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_tx_rcvr_det_q_reg_0\,
      CE => '1',
      D => '1',
      Q => \pipe_stages_1.pipe_tx_eqfs_q_reg[5]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqfs_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_tx_rcvr_det_q_reg_0\,
      CE => '1',
      D => '1',
      Q => \pipe_stages_1.pipe_tx_eqfs_q_reg[5]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqlf_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_tx_rcvr_det_q_reg_0\,
      CE => '1',
      D => '1',
      Q => \pipe_stages_1.pipe_tx_eqlf_q_reg[3]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_eqlf_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_tx_rcvr_det_q_reg_0\,
      CE => '1',
      D => '1',
      Q => \pipe_stages_1.pipe_tx_eqlf_q_reg[3]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_margin_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_tx_rcvr_det_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_margin_q_reg[2]_1\(0),
      Q => \pipe_stages_1.pipe_tx_margin_q_reg[2]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_margin_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_tx_rcvr_det_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_margin_q_reg[2]_1\(1),
      Q => \pipe_stages_1.pipe_tx_margin_q_reg[2]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_margin_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_tx_rcvr_det_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_margin_q_reg[2]_1\(2),
      Q => \pipe_stages_1.pipe_tx_margin_q_reg[2]_0\(2),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_rate_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_tx_rcvr_det_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_rate_q_reg[1]_1\(0),
      Q => \pipe_stages_1.pipe_tx_rate_q_reg[1]_0\(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_rate_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_tx_rcvr_det_q_reg_0\,
      CE => '1',
      D => \pipe_stages_1.pipe_tx_rate_q_reg[1]_1\(1),
      Q => \pipe_stages_1.pipe_tx_rate_q_reg[1]_0\(1),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_rcvr_det_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_tx_rcvr_det_q_reg_0\,
      CE => '1',
      D => PIPETX0RCVRDET,
      Q => txdetectrx_in(0),
      R => SR(0)
    );
\pipe_stages_1.pipe_tx_swing_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => \pipe_stages_1.pipe_tx_rcvr_det_q_reg_0\,
      CE => '1',
      D => PIPETX0SWING,
      Q => txswing_in(0),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_tph_tbl is
  port (
    CFGTPHSTTREADDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    user_tph_stt_read_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CFGTPHSTTREADDATAVALID : out STD_LOGIC;
    user_tph_stt_read_data_valid : out STD_LOGIC;
    CLK : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    CFGTPHSTTWRITEDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    CFGTPHSTTREADENABLE : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    user_tph_stt_read_enable : in STD_LOGIC;
    user_tph_function_num : in STD_LOGIC_VECTOR ( 3 downto 0 );
    user_tph_stt_address : in STD_LOGIC_VECTOR ( 4 downto 0 );
    CFGTPHSTTWRITEENABLE : in STD_LOGIC;
    CFGTPHSTTWRITEBYTEVALID : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_tph_tbl : entity is "pcie3_ultrascale_7038_tph_tbl";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_tph_tbl;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_tph_tbl is
  signal \^cfgtphsttreaddatavalid\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 13 downto 5 );
  signal ramb36e2_inst_i_15_n_0 : STD_LOGIC;
  signal reg_cfg_tph_stt_read_data_valid_o0 : STD_LOGIC;
  signal reg_cfg_tph_stt_read_data_valid_o1 : STD_LOGIC;
  signal reg_cfg_tph_stt_read_enable_i : STD_LOGIC;
  signal reg_count_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \reg_next_state__0\ : STD_LOGIC;
  signal reg_state : STD_LOGIC;
  signal reg_user_tph_stt_read_data_valid_o0 : STD_LOGIC;
  signal reg_user_tph_stt_read_enable_i : STD_LOGIC;
  signal \^user_tph_stt_read_data_valid\ : STD_LOGIC;
  signal wea : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ramb36e2_inst_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ramb36e2_inst_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ramb36e2_inst_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ramb36e2_inst_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ramb36e2_inst_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ramb36e2_inst_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ramb36e2_inst_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ramb36e2_inst_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ramb36e2_inst_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ramb36e2_inst_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ramb36e2_inst_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ramb36e2_inst_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of ramb36e2_inst : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of ramb36e2_inst : label is "MLO";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ramb36e2_inst_i_1 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of ramb36e2_inst_i_2 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of ramb36e2_inst_i_3 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of ramb36e2_inst_i_4 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of ramb36e2_inst_i_5 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of ramb36e2_inst_i_6 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of ramb36e2_inst_i_7 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of ramb36e2_inst_i_8 : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of ramb36e2_inst_i_9 : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \reg_count[1]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \reg_count[2]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \reg_count[3]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \reg_count[4]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \reg_count[6]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \reg_count[7]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \reg_count[8]_i_2\ : label is "soft_lutpair126";
begin
  CFGTPHSTTREADDATAVALID <= \^cfgtphsttreaddatavalid\;
  user_tph_stt_read_data_valid <= \^user_tph_stt_read_data_valid\;
ramb36e2_inst: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14) => '0',
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13 downto 5) => p_1_out(13 downto 5),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => NLW_ramb36e2_inst_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ramb36e2_inst_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ramb36e2_inst_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ramb36e2_inst_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => NLW_ramb36e2_inst_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ramb36e2_inst_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DBITERR => NLW_ramb36e2_inst_DBITERR_UNCONNECTED,
      DINADIN(31 downto 0) => CFGTPHSTTWRITEDATA(31 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => CFGTPHSTTREADDATA(31 downto 0),
      DOUTBDOUT(31 downto 0) => user_tph_stt_read_data(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ramb36e2_inst_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ramb36e2_inst_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ramb36e2_inst_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ramb36e2_inst_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ramb36e2_inst_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3 downto 0) => wea(3 downto 0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => \reg_next_state__0\,
      WEBWE(2) => \reg_next_state__0\,
      WEBWE(1) => \reg_next_state__0\,
      WEBWE(0) => \reg_next_state__0\
    );
ramb36e2_inst_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_count_reg(8),
      I1 => reg_state,
      I2 => user_tph_function_num(3),
      O => p_1_out(13)
    );
ramb36e2_inst_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => CFGTPHSTTWRITEENABLE,
      I1 => CFGTPHSTTWRITEBYTEVALID(3),
      O => wea(3)
    );
ramb36e2_inst_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => CFGTPHSTTWRITEENABLE,
      I1 => CFGTPHSTTWRITEBYTEVALID(2),
      O => wea(2)
    );
ramb36e2_inst_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => CFGTPHSTTWRITEENABLE,
      I1 => CFGTPHSTTWRITEBYTEVALID(1),
      O => wea(1)
    );
ramb36e2_inst_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => CFGTPHSTTWRITEENABLE,
      I1 => CFGTPHSTTWRITEBYTEVALID(0),
      O => wea(0)
    );
ramb36e2_inst_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFA3AFAFAFAFAFA"
    )
        port map (
      I0 => SR(0),
      I1 => reg_count_reg(8),
      I2 => reg_state,
      I3 => reg_count_reg(6),
      I4 => ramb36e2_inst_i_15_n_0,
      I5 => reg_count_reg(7),
      O => \reg_next_state__0\
    );
ramb36e2_inst_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => reg_count_reg(4),
      I1 => reg_count_reg(2),
      I2 => reg_count_reg(0),
      I3 => reg_count_reg(1),
      I4 => reg_count_reg(3),
      I5 => reg_count_reg(5),
      O => ramb36e2_inst_i_15_n_0
    );
ramb36e2_inst_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_count_reg(7),
      I1 => reg_state,
      I2 => user_tph_function_num(2),
      O => p_1_out(12)
    );
ramb36e2_inst_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_count_reg(6),
      I1 => reg_state,
      I2 => user_tph_function_num(1),
      O => p_1_out(11)
    );
ramb36e2_inst_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_count_reg(5),
      I1 => reg_state,
      I2 => user_tph_function_num(0),
      O => p_1_out(10)
    );
ramb36e2_inst_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_count_reg(4),
      I1 => reg_state,
      I2 => user_tph_stt_address(4),
      O => p_1_out(9)
    );
ramb36e2_inst_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_count_reg(3),
      I1 => reg_state,
      I2 => user_tph_stt_address(3),
      O => p_1_out(8)
    );
ramb36e2_inst_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_count_reg(2),
      I1 => reg_state,
      I2 => user_tph_stt_address(2),
      O => p_1_out(7)
    );
ramb36e2_inst_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_count_reg(1),
      I1 => reg_state,
      I2 => user_tph_stt_address(1),
      O => p_1_out(6)
    );
ramb36e2_inst_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reg_count_reg(0),
      I1 => reg_state,
      I2 => user_tph_stt_address(0),
      O => p_1_out(5)
    );
reg_cfg_tph_stt_read_data_valid_o_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^cfgtphsttreaddatavalid\,
      I1 => reg_cfg_tph_stt_read_enable_i,
      I2 => reg_state,
      I3 => CFGTPHSTTREADENABLE,
      O => reg_cfg_tph_stt_read_data_valid_o0
    );
reg_cfg_tph_stt_read_data_valid_o_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => SR(0),
      D => reg_cfg_tph_stt_read_data_valid_o0,
      Q => \^cfgtphsttreaddatavalid\
    );
reg_cfg_tph_stt_read_enable_i_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => SR(0),
      D => CFGTPHSTTREADENABLE,
      Q => reg_cfg_tph_stt_read_enable_i
    );
\reg_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_count_reg(0),
      O => p_0_in(0)
    );
\reg_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_count_reg(0),
      I1 => reg_count_reg(1),
      O => p_0_in(1)
    );
\reg_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => reg_count_reg(1),
      I1 => reg_count_reg(0),
      I2 => reg_count_reg(2),
      O => p_0_in(2)
    );
\reg_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => reg_count_reg(2),
      I1 => reg_count_reg(0),
      I2 => reg_count_reg(1),
      I3 => reg_count_reg(3),
      O => p_0_in(3)
    );
\reg_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => reg_count_reg(3),
      I1 => reg_count_reg(1),
      I2 => reg_count_reg(0),
      I3 => reg_count_reg(2),
      I4 => reg_count_reg(4),
      O => p_0_in(4)
    );
\reg_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => reg_count_reg(4),
      I1 => reg_count_reg(2),
      I2 => reg_count_reg(0),
      I3 => reg_count_reg(1),
      I4 => reg_count_reg(3),
      I5 => reg_count_reg(5),
      O => p_0_in(5)
    );
\reg_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ramb36e2_inst_i_15_n_0,
      I1 => reg_count_reg(6),
      O => p_0_in(6)
    );
\reg_count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => reg_count_reg(6),
      I1 => ramb36e2_inst_i_15_n_0,
      I2 => reg_count_reg(7),
      O => p_0_in(7)
    );
\reg_count[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_state,
      O => reg_cfg_tph_stt_read_data_valid_o1
    );
\reg_count[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => reg_count_reg(7),
      I1 => ramb36e2_inst_i_15_n_0,
      I2 => reg_count_reg(6),
      I3 => reg_count_reg(8),
      O => p_0_in(8)
    );
\reg_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_in(0),
      Q => reg_count_reg(0),
      R => reg_cfg_tph_stt_read_data_valid_o1
    );
\reg_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_in(1),
      Q => reg_count_reg(1),
      R => reg_cfg_tph_stt_read_data_valid_o1
    );
\reg_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_in(2),
      Q => reg_count_reg(2),
      R => reg_cfg_tph_stt_read_data_valid_o1
    );
\reg_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_in(3),
      Q => reg_count_reg(3),
      R => reg_cfg_tph_stt_read_data_valid_o1
    );
\reg_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_in(4),
      Q => reg_count_reg(4),
      R => reg_cfg_tph_stt_read_data_valid_o1
    );
\reg_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_in(5),
      Q => reg_count_reg(5),
      R => reg_cfg_tph_stt_read_data_valid_o1
    );
\reg_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_in(6),
      Q => reg_count_reg(6),
      R => reg_cfg_tph_stt_read_data_valid_o1
    );
\reg_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_in(7),
      Q => reg_count_reg(7),
      R => reg_cfg_tph_stt_read_data_valid_o1
    );
\reg_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_0_in(8),
      Q => reg_count_reg(8),
      R => reg_cfg_tph_stt_read_data_valid_o1
    );
reg_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \reg_next_state__0\,
      Q => reg_state,
      R => '0'
    );
reg_user_tph_stt_read_data_valid_o_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^user_tph_stt_read_data_valid\,
      I1 => reg_user_tph_stt_read_enable_i,
      I2 => reg_state,
      I3 => user_tph_stt_read_enable,
      O => reg_user_tph_stt_read_data_valid_o0
    );
reg_user_tph_stt_read_data_valid_o_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => SR(0),
      D => reg_user_tph_stt_read_data_valid_o0,
      Q => \^user_tph_stt_read_data_valid\
    );
reg_user_tph_stt_read_enable_i_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => SR(0),
      D => user_tph_stt_read_enable,
      Q => reg_user_tph_stt_read_enable_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_xpm_cdc_async_rst is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of pcie3_ultrascale_7038_xpm_cdc_async_rst : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of pcie3_ultrascale_7038_xpm_cdc_async_rst : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of pcie3_ultrascale_7038_xpm_cdc_async_rst : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of pcie3_ultrascale_7038_xpm_cdc_async_rst : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_xpm_cdc_async_rst : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of pcie3_ultrascale_7038_xpm_cdc_async_rst : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of pcie3_ultrascale_7038_xpm_cdc_async_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of pcie3_ultrascale_7038_xpm_cdc_async_rst : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of pcie3_ultrascale_7038_xpm_cdc_async_rst : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of pcie3_ultrascale_7038_xpm_cdc_async_rst : entity is "ASYNC_RST";
end pcie3_ultrascale_7038_xpm_cdc_async_rst;

architecture STRUCTURE of pcie3_ultrascale_7038_xpm_cdc_async_rst is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  signal reset_pol : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_arst,
      O => reset_pol
    );
\arststages_ff_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => '1',
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => arststages_ff(0),
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_xpm_cdc_async_rst__parameterized0\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \pcie3_ultrascale_7038_xpm_cdc_async_rst__parameterized0\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \pcie3_ultrascale_7038_xpm_cdc_async_rst__parameterized0\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \pcie3_ultrascale_7038_xpm_cdc_async_rst__parameterized0\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \pcie3_ultrascale_7038_xpm_cdc_async_rst__parameterized0\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_xpm_cdc_async_rst__parameterized0\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \pcie3_ultrascale_7038_xpm_cdc_async_rst__parameterized0\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \pcie3_ultrascale_7038_xpm_cdc_async_rst__parameterized0\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \pcie3_ultrascale_7038_xpm_cdc_async_rst__parameterized0\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \pcie3_ultrascale_7038_xpm_cdc_async_rst__parameterized0\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \pcie3_ultrascale_7038_xpm_cdc_async_rst__parameterized0\ : entity is "ASYNC_RST";
end \pcie3_ultrascale_7038_xpm_cdc_async_rst__parameterized0\;

architecture STRUCTURE of \pcie3_ultrascale_7038_xpm_cdc_async_rst__parameterized0\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_bram_cpl is
  port (
    MICOMPLETIONRAMREADDATA : out STD_LOGIC_VECTOR ( 143 downto 0 );
    CORECLKMIREQUESTRAM : in STD_LOGIC;
    wen_i : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ren_i : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mi_cpl_waddr0_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_raddr0_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_wdata_i : in STD_LOGIC_VECTOR ( 127 downto 0 );
    mi_cpl_wdip_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mi_cpl_waddr1_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_raddr1_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_waddr2_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_raddr2_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_waddr3_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_raddr3_i : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_bram_cpl : entity is "pcie3_ultrascale_7038_bram_cpl";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_bram_cpl;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_bram_cpl is
begin
\CPL_FIFO_16KB.bram_16k_inst\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_bram_16k
     port map (
      CORECLKMIREQUESTRAM => CORECLKMIREQUESTRAM,
      MICOMPLETIONRAMREADDATA(143 downto 0) => MICOMPLETIONRAMREADDATA(143 downto 0),
      mi_cpl_raddr0_i(9 downto 0) => mi_cpl_raddr0_i(9 downto 0),
      mi_cpl_raddr1_i(9 downto 0) => mi_cpl_raddr1_i(9 downto 0),
      mi_cpl_raddr2_i(9 downto 0) => mi_cpl_raddr2_i(9 downto 0),
      mi_cpl_raddr3_i(9 downto 0) => mi_cpl_raddr3_i(9 downto 0),
      mi_cpl_waddr0_i(9 downto 0) => mi_cpl_waddr0_i(9 downto 0),
      mi_cpl_waddr1_i(9 downto 0) => mi_cpl_waddr1_i(9 downto 0),
      mi_cpl_waddr2_i(9 downto 0) => mi_cpl_waddr2_i(9 downto 0),
      mi_cpl_waddr3_i(9 downto 0) => mi_cpl_waddr3_i(9 downto 0),
      mi_cpl_wdata_i(127 downto 0) => mi_cpl_wdata_i(127 downto 0),
      mi_cpl_wdip_i(15 downto 0) => mi_cpl_wdip_i(15 downto 0),
      ren_i(7 downto 0) => ren_i(7 downto 0),
      wen_i(7 downto 0) => wen_i(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_bram_rep is
  port (
    MIREPLAYRAMREADDATA : out STD_LOGIC_VECTOR ( 143 downto 0 );
    CORECLKMIREQUESTRAM : in STD_LOGIC;
    MIREPLAYRAMADDRESS : in STD_LOGIC_VECTOR ( 8 downto 0 );
    MIREPLAYRAMWRITEDATA : in STD_LOGIC_VECTOR ( 143 downto 0 );
    MIREPLAYRAMWRITEENABLE : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_bram_rep : entity is "pcie3_ultrascale_7038_bram_rep";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_bram_rep;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_bram_rep is
begin
bram_rep_8k_inst: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_bram_rep_8k
     port map (
      CORECLKMIREQUESTRAM => CORECLKMIREQUESTRAM,
      MIREPLAYRAMADDRESS(8 downto 0) => MIREPLAYRAMADDRESS(8 downto 0),
      MIREPLAYRAMREADDATA(143 downto 0) => MIREPLAYRAMREADDATA(143 downto 0),
      MIREPLAYRAMWRITEDATA(143 downto 0) => MIREPLAYRAMWRITEDATA(143 downto 0),
      MIREPLAYRAMWRITEENABLE(1 downto 0) => MIREPLAYRAMWRITEENABLE(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_bram_req is
  port (
    MIREQUESTRAMREADDATA : out STD_LOGIC_VECTOR ( 143 downto 0 );
    CORECLKMIREQUESTRAM : in STD_LOGIC;
    MIREQUESTRAMREADENABLE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    MIREQUESTRAMWRITEENABLE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mi_req_raddr0_i : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mi_req_waddr0_i : in STD_LOGIC_VECTOR ( 8 downto 0 );
    MIREQUESTRAMWRITEDATA : in STD_LOGIC_VECTOR ( 143 downto 0 );
    mi_req_raddr1_i : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mi_req_waddr1_i : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_bram_req : entity is "pcie3_ultrascale_7038_bram_req";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_bram_req;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_bram_req is
begin
bram_req_8k_inst: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_bram_req_8k
     port map (
      CORECLKMIREQUESTRAM => CORECLKMIREQUESTRAM,
      MIREQUESTRAMREADDATA(143 downto 0) => MIREQUESTRAMREADDATA(143 downto 0),
      MIREQUESTRAMREADENABLE(3 downto 0) => MIREQUESTRAMREADENABLE(3 downto 0),
      MIREQUESTRAMWRITEDATA(143 downto 0) => MIREQUESTRAMWRITEDATA(143 downto 0),
      MIREQUESTRAMWRITEENABLE(3 downto 0) => MIREQUESTRAMWRITEENABLE(3 downto 0),
      mi_req_raddr0_i(8 downto 0) => mi_req_raddr0_i(8 downto 0),
      mi_req_raddr1_i(8 downto 0) => mi_req_raddr1_i(8 downto 0),
      mi_req_waddr0_i(8 downto 0) => mi_req_waddr0_i(8 downto 0),
      mi_req_waddr1_i(8 downto 0) => mi_req_waddr1_i(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gthe3_channel_wrapper is
  port (
    cpllfbclklost_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cpllrefclklost_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gtrefclkmonitor_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcierategen3_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcierateidle_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pciesynctxsyncdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieusergen3rdy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieuserphystatusrst_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieuserratestart_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    phystatus_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    resetexception_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxbyteisaligned_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxbyterealign_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrphdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchanbondseq_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchanisaligned_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchanrealign_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcominitdet_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcommadet_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcomsasdet_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcomwakedet_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdlysresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxelecidle_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintstarted_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintstrobedone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintstrobestarted_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoutclkfabric_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphaligndone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphalignerr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprbslocked_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprgdivresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxqpisenn_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxqpisenp_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxratedone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxrecclkout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsliderdy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslipdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslipoutclkrdy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslippmardy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsyncdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsyncout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxvalid_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txcomfinish_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlysresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txoutclkfabric_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txoutclkpcs_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txphaligndone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txphinitdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txqpisenn_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txqpisenp_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txratedone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcsrsvdout_out : out STD_LOGIC_VECTOR ( 47 downto 0 );
    rxdata_out : out STD_LOGIC_VECTOR ( 511 downto 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 67 downto 0 );
    pcierateqpllpd_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pcierateqpllreset_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxstartofseq_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    bufgtce_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bufgtcemask_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bufgtreset_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bufgtrstmask_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rxstatus_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rxchbondo_out : out STD_LOGIC_VECTOR ( 19 downto 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    rxmonitorout_out : out STD_LOGIC_VECTOR ( 27 downto 0 );
    pinrsrvdas_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rxdataextendrsvd_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bufgtdiv_out : out STD_LOGIC_VECTOR ( 35 downto 0 );
    cfgreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clkrsvd0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clkrsvd1_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cplllockdetclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cplllocken_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cpllpd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cpllreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dmonfiforeset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dmonitorclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    evoddphicaldone_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    evoddphicalstart_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    evoddphidrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    evoddphidwren_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    evoddphixrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    evoddphixwren_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    eyescanmode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtgrefclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtnorthrefclk0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtnorthrefclk1_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtrefclk1_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtresetsel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtrxreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtsouthrefclk0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtsouthrefclk1_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gttxreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    lpbkrxtxseren_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    lpbktxrxseren_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieeqrxeqadaptdone_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pcierstidle_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pciersttxsyncstart_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieuserratedone_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    qpll0outclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outrefclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outrefclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    resetovrd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rstclkentx_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rx8b10ben_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrfreqreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrresetrsv_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchbonden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchbondmaster_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchbondslave_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcommadeten_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfeagchold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfeagcovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfelfhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfelfovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap10hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap10ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap11hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap11ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap12hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap12ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap13hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap13ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap14hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap14ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap15hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap15ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap2hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap2ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap3hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap3ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap4hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap4ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap5hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap5ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap6hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap6ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap7hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap7ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap8hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap8ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap9hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap9ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfeuthold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfeutovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfevphold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfevpovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfevsen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfexyden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdlybypass_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdlyen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdlyovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdlysreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlatclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmgchold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmgcovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmhfhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmhfovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmlfhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmlfklovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmoshold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmosovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoobreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoscalreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoshold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosinten_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosinthold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintstrobe_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosinttestovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpcommaalignen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphalign_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphalignen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphdlypd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphdlyreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprogdivreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxqpien_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxratemode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslide_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslipoutclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslippma_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsyncallin_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsyncin_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsyncmode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxuserrdy_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sigvalidclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx8b10ben_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txcominit_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txcomsas_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txcomwake_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdeemph_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdetectrx_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdiffpd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlybypass_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlyen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlyhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlyovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlysreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlyupdown_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txlatclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpdelecidlemode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphalign_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphalignen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphdlypd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphdlyreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphdlytstclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphinit_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpippmen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpippmovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpippmpd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpippmsel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpisopd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpostcursorinv_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprecursorinv_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprogdivreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txqpibiasen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txqpistrongpdown_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txqpiweakpup_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txratemode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txswing_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncallin_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncin_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncmode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txuserrdy_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdata_in : in STD_LOGIC_VECTOR ( 511 downto 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gtrsvd_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    rxdfeagcctrl_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxelecidlemode_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxmonitorsel_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxpllclksel_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxsysclksel_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txpd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txpllclksel_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txsysclksel_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cpllrefclksel_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rxchbondlevel_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rxoutclksel_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rxrate_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    txbufdiffctrl_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    txmargin_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    txoutclksel_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    txrate_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rxosintcfg_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pcsrsvdin2_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    pmarsvdin_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    rxchbondi_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    txpippmstepsize_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    txmaincursor_in : in STD_LOGIC_VECTOR ( 27 downto 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 27 downto 0 );
    tx8b10bbypass_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    txdataextendrsvd_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gthe3_channel_wrapper : entity is "pcie3_ultrascale_7038_gt_gthe3_channel_wrapper";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gthe3_channel_wrapper;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gthe3_channel_wrapper is
begin
channel_inst: entity work.pcie3_ultrascale_7038_gtwizard_ultrascale_v1_7_8_gthe3_channel_416
     port map (
      bufgtce_out(11 downto 0) => bufgtce_out(11 downto 0),
      bufgtcemask_out(11 downto 0) => bufgtcemask_out(11 downto 0),
      bufgtdiv_out(35 downto 0) => bufgtdiv_out(35 downto 0),
      bufgtreset_out(11 downto 0) => bufgtreset_out(11 downto 0),
      bufgtrstmask_out(11 downto 0) => bufgtrstmask_out(11 downto 0),
      cfgreset_in(3 downto 0) => cfgreset_in(3 downto 0),
      clkrsvd0_in(3 downto 0) => clkrsvd0_in(3 downto 0),
      clkrsvd1_in(3 downto 0) => clkrsvd1_in(3 downto 0),
      cpllfbclklost_out(3 downto 0) => cpllfbclklost_out(3 downto 0),
      cplllock_out(3 downto 0) => cplllock_out(3 downto 0),
      cplllockdetclk_in(3 downto 0) => cplllockdetclk_in(3 downto 0),
      cplllocken_in(3 downto 0) => cplllocken_in(3 downto 0),
      cpllpd_in(3 downto 0) => cpllpd_in(3 downto 0),
      cpllrefclklost_out(3 downto 0) => cpllrefclklost_out(3 downto 0),
      cpllrefclksel_in(11 downto 0) => cpllrefclksel_in(11 downto 0),
      cpllreset_in(3 downto 0) => cpllreset_in(3 downto 0),
      dmonfiforeset_in(3 downto 0) => dmonfiforeset_in(3 downto 0),
      dmonitorclk_in(3 downto 0) => dmonitorclk_in(3 downto 0),
      dmonitorout_out(67 downto 0) => dmonitorout_out(67 downto 0),
      drpaddr_in(35 downto 0) => drpaddr_in(35 downto 0),
      drpclk_in(3 downto 0) => drpclk_in(3 downto 0),
      drpdi_in(63 downto 0) => drpdi_in(63 downto 0),
      drpdo_out(63 downto 0) => drpdo_out(63 downto 0),
      drpen_in(3 downto 0) => drpen_in(3 downto 0),
      drprdy_out(3 downto 0) => drprdy_out(3 downto 0),
      drpwe_in(3 downto 0) => drpwe_in(3 downto 0),
      evoddphicaldone_in(3 downto 0) => evoddphicaldone_in(3 downto 0),
      evoddphicalstart_in(3 downto 0) => evoddphicalstart_in(3 downto 0),
      evoddphidrden_in(3 downto 0) => evoddphidrden_in(3 downto 0),
      evoddphidwren_in(3 downto 0) => evoddphidwren_in(3 downto 0),
      evoddphixrden_in(3 downto 0) => evoddphixrden_in(3 downto 0),
      evoddphixwren_in(3 downto 0) => evoddphixwren_in(3 downto 0),
      eyescandataerror_out(3 downto 0) => eyescandataerror_out(3 downto 0),
      eyescanmode_in(3 downto 0) => eyescanmode_in(3 downto 0),
      eyescanreset_in(3 downto 0) => eyescanreset_in(3 downto 0),
      eyescantrigger_in(3 downto 0) => eyescantrigger_in(3 downto 0),
      gtgrefclk_in(3 downto 0) => gtgrefclk_in(3 downto 0),
      gthrxn_in(3 downto 0) => gthrxn_in(3 downto 0),
      gthrxp_in(3 downto 0) => gthrxp_in(3 downto 0),
      gthtxn_out(3 downto 0) => gthtxn_out(3 downto 0),
      gthtxp_out(3 downto 0) => gthtxp_out(3 downto 0),
      gtnorthrefclk0_in(3 downto 0) => gtnorthrefclk0_in(3 downto 0),
      gtnorthrefclk1_in(3 downto 0) => gtnorthrefclk1_in(3 downto 0),
      gtpowergood_out(3 downto 0) => gtpowergood_out(3 downto 0),
      gtrefclk0_in(3 downto 0) => gtrefclk0_in(3 downto 0),
      gtrefclk1_in(3 downto 0) => gtrefclk1_in(3 downto 0),
      gtrefclkmonitor_out(3 downto 0) => gtrefclkmonitor_out(3 downto 0),
      gtresetsel_in(3 downto 0) => gtresetsel_in(3 downto 0),
      gtrsvd_in(63 downto 0) => gtrsvd_in(63 downto 0),
      gtrxreset_in(3 downto 0) => gtrxreset_in(3 downto 0),
      gtsouthrefclk0_in(3 downto 0) => gtsouthrefclk0_in(3 downto 0),
      gtsouthrefclk1_in(3 downto 0) => gtsouthrefclk1_in(3 downto 0),
      gttxreset_in(3 downto 0) => gttxreset_in(3 downto 0),
      loopback_in(11 downto 0) => loopback_in(11 downto 0),
      lpbkrxtxseren_in(3 downto 0) => lpbkrxtxseren_in(3 downto 0),
      lpbktxrxseren_in(3 downto 0) => lpbktxrxseren_in(3 downto 0),
      pcieeqrxeqadaptdone_in(3 downto 0) => pcieeqrxeqadaptdone_in(3 downto 0),
      pcierategen3_out(3 downto 0) => pcierategen3_out(3 downto 0),
      pcierateidle_out(3 downto 0) => pcierateidle_out(3 downto 0),
      pcierateqpllpd_out(7 downto 0) => pcierateqpllpd_out(7 downto 0),
      pcierateqpllreset_out(7 downto 0) => pcierateqpllreset_out(7 downto 0),
      pcierstidle_in(3 downto 0) => pcierstidle_in(3 downto 0),
      pciersttxsyncstart_in(3 downto 0) => pciersttxsyncstart_in(3 downto 0),
      pciesynctxsyncdone_out(3 downto 0) => pciesynctxsyncdone_out(3 downto 0),
      pcieusergen3rdy_out(3 downto 0) => pcieusergen3rdy_out(3 downto 0),
      pcieuserphystatusrst_out(3 downto 0) => pcieuserphystatusrst_out(3 downto 0),
      pcieuserratedone_in(3 downto 0) => pcieuserratedone_in(3 downto 0),
      pcieuserratestart_out(3 downto 0) => pcieuserratestart_out(3 downto 0),
      pcsrsvdin2_in(19 downto 0) => pcsrsvdin2_in(19 downto 0),
      pcsrsvdin_in(63 downto 0) => pcsrsvdin_in(63 downto 0),
      pcsrsvdout_out(47 downto 0) => pcsrsvdout_out(47 downto 0),
      phystatus_out(3 downto 0) => phystatus_out(3 downto 0),
      pinrsrvdas_out(31 downto 0) => pinrsrvdas_out(31 downto 0),
      pmarsvdin_in(19 downto 0) => pmarsvdin_in(19 downto 0),
      qpll0outclk_out(0) => qpll0outclk_out(0),
      qpll0outrefclk_out(0) => qpll0outrefclk_out(0),
      qpll1outclk_out(0) => qpll1outclk_out(0),
      qpll1outrefclk_out(0) => qpll1outrefclk_out(0),
      resetexception_out(3 downto 0) => resetexception_out(3 downto 0),
      resetovrd_in(3 downto 0) => resetovrd_in(3 downto 0),
      rstclkentx_in(3 downto 0) => rstclkentx_in(3 downto 0),
      rx8b10ben_in(3 downto 0) => rx8b10ben_in(3 downto 0),
      rxbufreset_in(3 downto 0) => rxbufreset_in(3 downto 0),
      rxbufstatus_out(11 downto 0) => rxbufstatus_out(11 downto 0),
      rxbyteisaligned_out(3 downto 0) => rxbyteisaligned_out(3 downto 0),
      rxbyterealign_out(3 downto 0) => rxbyterealign_out(3 downto 0),
      rxcdrfreqreset_in(3 downto 0) => rxcdrfreqreset_in(3 downto 0),
      rxcdrhold_in(3 downto 0) => rxcdrhold_in(3 downto 0),
      rxcdrlock_out(3 downto 0) => rxcdrlock_out(3 downto 0),
      rxcdrovrden_in(3 downto 0) => rxcdrovrden_in(3 downto 0),
      rxcdrphdone_out(3 downto 0) => rxcdrphdone_out(3 downto 0),
      rxcdrreset_in(3 downto 0) => rxcdrreset_in(3 downto 0),
      rxcdrresetrsv_in(3 downto 0) => rxcdrresetrsv_in(3 downto 0),
      rxchanbondseq_out(3 downto 0) => rxchanbondseq_out(3 downto 0),
      rxchanisaligned_out(3 downto 0) => rxchanisaligned_out(3 downto 0),
      rxchanrealign_out(3 downto 0) => rxchanrealign_out(3 downto 0),
      rxchbonden_in(3 downto 0) => rxchbonden_in(3 downto 0),
      rxchbondi_in(19 downto 0) => rxchbondi_in(19 downto 0),
      rxchbondlevel_in(11 downto 0) => rxchbondlevel_in(11 downto 0),
      rxchbondmaster_in(3 downto 0) => rxchbondmaster_in(3 downto 0),
      rxchbondo_out(19 downto 0) => rxchbondo_out(19 downto 0),
      rxchbondslave_in(3 downto 0) => rxchbondslave_in(3 downto 0),
      rxclkcorcnt_out(7 downto 0) => rxclkcorcnt_out(7 downto 0),
      rxcominitdet_out(3 downto 0) => rxcominitdet_out(3 downto 0),
      rxcommadet_out(3 downto 0) => rxcommadet_out(3 downto 0),
      rxcommadeten_in(3 downto 0) => rxcommadeten_in(3 downto 0),
      rxcomsasdet_out(3 downto 0) => rxcomsasdet_out(3 downto 0),
      rxcomwakedet_out(3 downto 0) => rxcomwakedet_out(3 downto 0),
      rxctrl0_out(63 downto 0) => rxctrl0_out(63 downto 0),
      rxctrl1_out(63 downto 0) => rxctrl1_out(63 downto 0),
      rxctrl2_out(31 downto 0) => rxctrl2_out(31 downto 0),
      rxctrl3_out(31 downto 0) => rxctrl3_out(31 downto 0),
      rxdata_out(511 downto 0) => rxdata_out(511 downto 0),
      rxdataextendrsvd_out(31 downto 0) => rxdataextendrsvd_out(31 downto 0),
      rxdatavalid_out(7 downto 0) => rxdatavalid_out(7 downto 0),
      rxdfeagcctrl_in(7 downto 0) => rxdfeagcctrl_in(7 downto 0),
      rxdfeagchold_in(3 downto 0) => rxdfeagchold_in(3 downto 0),
      rxdfeagcovrden_in(3 downto 0) => rxdfeagcovrden_in(3 downto 0),
      rxdfelfhold_in(3 downto 0) => rxdfelfhold_in(3 downto 0),
      rxdfelfovrden_in(3 downto 0) => rxdfelfovrden_in(3 downto 0),
      rxdfelpmreset_in(3 downto 0) => rxdfelpmreset_in(3 downto 0),
      rxdfetap10hold_in(3 downto 0) => rxdfetap10hold_in(3 downto 0),
      rxdfetap10ovrden_in(3 downto 0) => rxdfetap10ovrden_in(3 downto 0),
      rxdfetap11hold_in(3 downto 0) => rxdfetap11hold_in(3 downto 0),
      rxdfetap11ovrden_in(3 downto 0) => rxdfetap11ovrden_in(3 downto 0),
      rxdfetap12hold_in(3 downto 0) => rxdfetap12hold_in(3 downto 0),
      rxdfetap12ovrden_in(3 downto 0) => rxdfetap12ovrden_in(3 downto 0),
      rxdfetap13hold_in(3 downto 0) => rxdfetap13hold_in(3 downto 0),
      rxdfetap13ovrden_in(3 downto 0) => rxdfetap13ovrden_in(3 downto 0),
      rxdfetap14hold_in(3 downto 0) => rxdfetap14hold_in(3 downto 0),
      rxdfetap14ovrden_in(3 downto 0) => rxdfetap14ovrden_in(3 downto 0),
      rxdfetap15hold_in(3 downto 0) => rxdfetap15hold_in(3 downto 0),
      rxdfetap15ovrden_in(3 downto 0) => rxdfetap15ovrden_in(3 downto 0),
      rxdfetap2hold_in(3 downto 0) => rxdfetap2hold_in(3 downto 0),
      rxdfetap2ovrden_in(3 downto 0) => rxdfetap2ovrden_in(3 downto 0),
      rxdfetap3hold_in(3 downto 0) => rxdfetap3hold_in(3 downto 0),
      rxdfetap3ovrden_in(3 downto 0) => rxdfetap3ovrden_in(3 downto 0),
      rxdfetap4hold_in(3 downto 0) => rxdfetap4hold_in(3 downto 0),
      rxdfetap4ovrden_in(3 downto 0) => rxdfetap4ovrden_in(3 downto 0),
      rxdfetap5hold_in(3 downto 0) => rxdfetap5hold_in(3 downto 0),
      rxdfetap5ovrden_in(3 downto 0) => rxdfetap5ovrden_in(3 downto 0),
      rxdfetap6hold_in(3 downto 0) => rxdfetap6hold_in(3 downto 0),
      rxdfetap6ovrden_in(3 downto 0) => rxdfetap6ovrden_in(3 downto 0),
      rxdfetap7hold_in(3 downto 0) => rxdfetap7hold_in(3 downto 0),
      rxdfetap7ovrden_in(3 downto 0) => rxdfetap7ovrden_in(3 downto 0),
      rxdfetap8hold_in(3 downto 0) => rxdfetap8hold_in(3 downto 0),
      rxdfetap8ovrden_in(3 downto 0) => rxdfetap8ovrden_in(3 downto 0),
      rxdfetap9hold_in(3 downto 0) => rxdfetap9hold_in(3 downto 0),
      rxdfetap9ovrden_in(3 downto 0) => rxdfetap9ovrden_in(3 downto 0),
      rxdfeuthold_in(3 downto 0) => rxdfeuthold_in(3 downto 0),
      rxdfeutovrden_in(3 downto 0) => rxdfeutovrden_in(3 downto 0),
      rxdfevphold_in(3 downto 0) => rxdfevphold_in(3 downto 0),
      rxdfevpovrden_in(3 downto 0) => rxdfevpovrden_in(3 downto 0),
      rxdfevsen_in(3 downto 0) => rxdfevsen_in(3 downto 0),
      rxdfexyden_in(3 downto 0) => rxdfexyden_in(3 downto 0),
      rxdlybypass_in(3 downto 0) => rxdlybypass_in(3 downto 0),
      rxdlyen_in(3 downto 0) => rxdlyen_in(3 downto 0),
      rxdlyovrden_in(3 downto 0) => rxdlyovrden_in(3 downto 0),
      rxdlysreset_in(3 downto 0) => rxdlysreset_in(3 downto 0),
      rxdlysresetdone_out(3 downto 0) => rxdlysresetdone_out(3 downto 0),
      rxelecidle_out(3 downto 0) => rxelecidle_out(3 downto 0),
      rxelecidlemode_in(7 downto 0) => rxelecidlemode_in(7 downto 0),
      rxgearboxslip_in(3 downto 0) => rxgearboxslip_in(3 downto 0),
      rxheader_out(23 downto 0) => rxheader_out(23 downto 0),
      rxheadervalid_out(7 downto 0) => rxheadervalid_out(7 downto 0),
      rxlatclk_in(3 downto 0) => rxlatclk_in(3 downto 0),
      rxlpmen_in(3 downto 0) => rxlpmen_in(3 downto 0),
      rxlpmgchold_in(3 downto 0) => rxlpmgchold_in(3 downto 0),
      rxlpmgcovrden_in(3 downto 0) => rxlpmgcovrden_in(3 downto 0),
      rxlpmhfhold_in(3 downto 0) => rxlpmhfhold_in(3 downto 0),
      rxlpmhfovrden_in(3 downto 0) => rxlpmhfovrden_in(3 downto 0),
      rxlpmlfhold_in(3 downto 0) => rxlpmlfhold_in(3 downto 0),
      rxlpmlfklovrden_in(3 downto 0) => rxlpmlfklovrden_in(3 downto 0),
      rxlpmoshold_in(3 downto 0) => rxlpmoshold_in(3 downto 0),
      rxlpmosovrden_in(3 downto 0) => rxlpmosovrden_in(3 downto 0),
      rxmcommaalignen_in(3 downto 0) => rxmcommaalignen_in(3 downto 0),
      rxmonitorout_out(27 downto 0) => rxmonitorout_out(27 downto 0),
      rxmonitorsel_in(7 downto 0) => rxmonitorsel_in(7 downto 0),
      rxoobreset_in(3 downto 0) => rxoobreset_in(3 downto 0),
      rxoscalreset_in(3 downto 0) => rxoscalreset_in(3 downto 0),
      rxoshold_in(3 downto 0) => rxoshold_in(3 downto 0),
      rxosintcfg_in(15 downto 0) => rxosintcfg_in(15 downto 0),
      rxosintdone_out(3 downto 0) => rxosintdone_out(3 downto 0),
      rxosinten_in(3 downto 0) => rxosinten_in(3 downto 0),
      rxosinthold_in(3 downto 0) => rxosinthold_in(3 downto 0),
      rxosintovrden_in(3 downto 0) => rxosintovrden_in(3 downto 0),
      rxosintstarted_out(3 downto 0) => rxosintstarted_out(3 downto 0),
      rxosintstrobe_in(3 downto 0) => rxosintstrobe_in(3 downto 0),
      rxosintstrobedone_out(3 downto 0) => rxosintstrobedone_out(3 downto 0),
      rxosintstrobestarted_out(3 downto 0) => rxosintstrobestarted_out(3 downto 0),
      rxosinttestovrden_in(3 downto 0) => rxosinttestovrden_in(3 downto 0),
      rxosovrden_in(3 downto 0) => rxosovrden_in(3 downto 0),
      rxoutclk_out(3 downto 0) => rxoutclk_out(3 downto 0),
      rxoutclkfabric_out(3 downto 0) => rxoutclkfabric_out(3 downto 0),
      rxoutclkpcs_out(3 downto 0) => rxoutclkpcs_out(3 downto 0),
      rxoutclksel_in(11 downto 0) => rxoutclksel_in(11 downto 0),
      rxpcommaalignen_in(3 downto 0) => rxpcommaalignen_in(3 downto 0),
      rxpcsreset_in(3 downto 0) => rxpcsreset_in(3 downto 0),
      rxpd_in(7 downto 0) => rxpd_in(7 downto 0),
      rxphalign_in(3 downto 0) => rxphalign_in(3 downto 0),
      rxphaligndone_out(3 downto 0) => rxphaligndone_out(3 downto 0),
      rxphalignen_in(3 downto 0) => rxphalignen_in(3 downto 0),
      rxphalignerr_out(3 downto 0) => rxphalignerr_out(3 downto 0),
      rxphdlypd_in(3 downto 0) => rxphdlypd_in(3 downto 0),
      rxphdlyreset_in(3 downto 0) => rxphdlyreset_in(3 downto 0),
      rxphovrden_in(3 downto 0) => rxphovrden_in(3 downto 0),
      rxpllclksel_in(7 downto 0) => rxpllclksel_in(7 downto 0),
      rxpmareset_in(3 downto 0) => rxpmareset_in(3 downto 0),
      rxpmaresetdone_out(3 downto 0) => rxpmaresetdone_out(3 downto 0),
      rxpolarity_in(3 downto 0) => rxpolarity_in(3 downto 0),
      rxprbscntreset_in(3 downto 0) => rxprbscntreset_in(3 downto 0),
      rxprbserr_out(3 downto 0) => rxprbserr_out(3 downto 0),
      rxprbslocked_out(3 downto 0) => rxprbslocked_out(3 downto 0),
      rxprbssel_in(15 downto 0) => rxprbssel_in(15 downto 0),
      rxprgdivresetdone_out(3 downto 0) => rxprgdivresetdone_out(3 downto 0),
      rxprogdivreset_in(3 downto 0) => rxprogdivreset_in(3 downto 0),
      rxqpien_in(3 downto 0) => rxqpien_in(3 downto 0),
      rxqpisenn_out(3 downto 0) => rxqpisenn_out(3 downto 0),
      rxqpisenp_out(3 downto 0) => rxqpisenp_out(3 downto 0),
      rxrate_in(11 downto 0) => rxrate_in(11 downto 0),
      rxratedone_out(3 downto 0) => rxratedone_out(3 downto 0),
      rxratemode_in(3 downto 0) => rxratemode_in(3 downto 0),
      rxrecclkout_out(3 downto 0) => rxrecclkout_out(3 downto 0),
      rxresetdone_out(3 downto 0) => rxresetdone_out(3 downto 0),
      rxslide_in(3 downto 0) => rxslide_in(3 downto 0),
      rxsliderdy_out(3 downto 0) => rxsliderdy_out(3 downto 0),
      rxslipdone_out(3 downto 0) => rxslipdone_out(3 downto 0),
      rxslipoutclk_in(3 downto 0) => rxslipoutclk_in(3 downto 0),
      rxslipoutclkrdy_out(3 downto 0) => rxslipoutclkrdy_out(3 downto 0),
      rxslippma_in(3 downto 0) => rxslippma_in(3 downto 0),
      rxslippmardy_out(3 downto 0) => rxslippmardy_out(3 downto 0),
      rxstartofseq_out(7 downto 0) => rxstartofseq_out(7 downto 0),
      rxstatus_out(11 downto 0) => rxstatus_out(11 downto 0),
      rxsyncallin_in(3 downto 0) => rxsyncallin_in(3 downto 0),
      rxsyncdone_out(3 downto 0) => rxsyncdone_out(3 downto 0),
      rxsyncin_in(3 downto 0) => rxsyncin_in(3 downto 0),
      rxsyncmode_in(3 downto 0) => rxsyncmode_in(3 downto 0),
      rxsyncout_out(3 downto 0) => rxsyncout_out(3 downto 0),
      rxsysclksel_in(7 downto 0) => rxsysclksel_in(7 downto 0),
      rxuserrdy_in(3 downto 0) => rxuserrdy_in(3 downto 0),
      rxusrclk2_in(3 downto 0) => rxusrclk2_in(3 downto 0),
      rxusrclk_in(3 downto 0) => rxusrclk_in(3 downto 0),
      rxvalid_out(3 downto 0) => rxvalid_out(3 downto 0),
      sigvalidclk_in(3 downto 0) => sigvalidclk_in(3 downto 0),
      tx8b10bbypass_in(31 downto 0) => tx8b10bbypass_in(31 downto 0),
      tx8b10ben_in(3 downto 0) => tx8b10ben_in(3 downto 0),
      txbufdiffctrl_in(11 downto 0) => txbufdiffctrl_in(11 downto 0),
      txbufstatus_out(7 downto 0) => txbufstatus_out(7 downto 0),
      txcomfinish_out(3 downto 0) => txcomfinish_out(3 downto 0),
      txcominit_in(3 downto 0) => txcominit_in(3 downto 0),
      txcomsas_in(3 downto 0) => txcomsas_in(3 downto 0),
      txcomwake_in(3 downto 0) => txcomwake_in(3 downto 0),
      txctrl0_in(63 downto 0) => txctrl0_in(63 downto 0),
      txctrl1_in(63 downto 0) => txctrl1_in(63 downto 0),
      txctrl2_in(31 downto 0) => txctrl2_in(31 downto 0),
      txdata_in(511 downto 0) => txdata_in(511 downto 0),
      txdataextendrsvd_in(31 downto 0) => txdataextendrsvd_in(31 downto 0),
      txdeemph_in(3 downto 0) => txdeemph_in(3 downto 0),
      txdetectrx_in(3 downto 0) => txdetectrx_in(3 downto 0),
      txdiffctrl_in(15 downto 0) => txdiffctrl_in(15 downto 0),
      txdiffpd_in(3 downto 0) => txdiffpd_in(3 downto 0),
      txdlybypass_in(3 downto 0) => txdlybypass_in(3 downto 0),
      txdlyen_in(3 downto 0) => txdlyen_in(3 downto 0),
      txdlyhold_in(3 downto 0) => txdlyhold_in(3 downto 0),
      txdlyovrden_in(3 downto 0) => txdlyovrden_in(3 downto 0),
      txdlysreset_in(3 downto 0) => txdlysreset_in(3 downto 0),
      txdlysresetdone_out(3 downto 0) => txdlysresetdone_out(3 downto 0),
      txdlyupdown_in(3 downto 0) => txdlyupdown_in(3 downto 0),
      txelecidle_in(3 downto 0) => txelecidle_in(3 downto 0),
      txheader_in(23 downto 0) => txheader_in(23 downto 0),
      txinhibit_in(3 downto 0) => txinhibit_in(3 downto 0),
      txlatclk_in(3 downto 0) => txlatclk_in(3 downto 0),
      txmaincursor_in(27 downto 0) => txmaincursor_in(27 downto 0),
      txmargin_in(11 downto 0) => txmargin_in(11 downto 0),
      txoutclk_out(3 downto 0) => txoutclk_out(3 downto 0),
      txoutclkfabric_out(3 downto 0) => txoutclkfabric_out(3 downto 0),
      txoutclkpcs_out(3 downto 0) => txoutclkpcs_out(3 downto 0),
      txoutclksel_in(11 downto 0) => txoutclksel_in(11 downto 0),
      txpcsreset_in(3 downto 0) => txpcsreset_in(3 downto 0),
      txpd_in(7 downto 0) => txpd_in(7 downto 0),
      txpdelecidlemode_in(3 downto 0) => txpdelecidlemode_in(3 downto 0),
      txphalign_in(3 downto 0) => txphalign_in(3 downto 0),
      txphaligndone_out(3 downto 0) => txphaligndone_out(3 downto 0),
      txphalignen_in(3 downto 0) => txphalignen_in(3 downto 0),
      txphdlypd_in(3 downto 0) => txphdlypd_in(3 downto 0),
      txphdlyreset_in(3 downto 0) => txphdlyreset_in(3 downto 0),
      txphdlytstclk_in(3 downto 0) => txphdlytstclk_in(3 downto 0),
      txphinit_in(3 downto 0) => txphinit_in(3 downto 0),
      txphinitdone_out(3 downto 0) => txphinitdone_out(3 downto 0),
      txphovrden_in(3 downto 0) => txphovrden_in(3 downto 0),
      txpippmen_in(3 downto 0) => txpippmen_in(3 downto 0),
      txpippmovrden_in(3 downto 0) => txpippmovrden_in(3 downto 0),
      txpippmpd_in(3 downto 0) => txpippmpd_in(3 downto 0),
      txpippmsel_in(3 downto 0) => txpippmsel_in(3 downto 0),
      txpippmstepsize_in(19 downto 0) => txpippmstepsize_in(19 downto 0),
      txpisopd_in(3 downto 0) => txpisopd_in(3 downto 0),
      txpllclksel_in(7 downto 0) => txpllclksel_in(7 downto 0),
      txpmareset_in(3 downto 0) => txpmareset_in(3 downto 0),
      txpmaresetdone_out(3 downto 0) => txpmaresetdone_out(3 downto 0),
      txpolarity_in(3 downto 0) => txpolarity_in(3 downto 0),
      txpostcursor_in(19 downto 0) => txpostcursor_in(19 downto 0),
      txpostcursorinv_in(3 downto 0) => txpostcursorinv_in(3 downto 0),
      txprbsforceerr_in(3 downto 0) => txprbsforceerr_in(3 downto 0),
      txprbssel_in(15 downto 0) => txprbssel_in(15 downto 0),
      txprecursor_in(19 downto 0) => txprecursor_in(19 downto 0),
      txprecursorinv_in(3 downto 0) => txprecursorinv_in(3 downto 0),
      txprgdivresetdone_out(3 downto 0) => txprgdivresetdone_out(3 downto 0),
      txprogdivreset_in(3 downto 0) => txprogdivreset_in(3 downto 0),
      txqpibiasen_in(3 downto 0) => txqpibiasen_in(3 downto 0),
      txqpisenn_out(3 downto 0) => txqpisenn_out(3 downto 0),
      txqpisenp_out(3 downto 0) => txqpisenp_out(3 downto 0),
      txqpistrongpdown_in(3 downto 0) => txqpistrongpdown_in(3 downto 0),
      txqpiweakpup_in(3 downto 0) => txqpiweakpup_in(3 downto 0),
      txrate_in(11 downto 0) => txrate_in(11 downto 0),
      txratedone_out(3 downto 0) => txratedone_out(3 downto 0),
      txratemode_in(3 downto 0) => txratemode_in(3 downto 0),
      txresetdone_out(3 downto 0) => txresetdone_out(3 downto 0),
      txsequence_in(27 downto 0) => txsequence_in(27 downto 0),
      txswing_in(3 downto 0) => txswing_in(3 downto 0),
      txsyncallin_in(3 downto 0) => txsyncallin_in(3 downto 0),
      txsyncdone_out(3 downto 0) => txsyncdone_out(3 downto 0),
      txsyncin_in(3 downto 0) => txsyncin_in(3 downto 0),
      txsyncmode_in(3 downto 0) => txsyncmode_in(3 downto 0),
      txsyncout_out(3 downto 0) => txsyncout_out(3 downto 0),
      txsysclksel_in(7 downto 0) => txsysclksel_in(7 downto 0),
      txuserrdy_in(3 downto 0) => txuserrdy_in(3 downto 0),
      txusrclk2_in(3 downto 0) => txusrclk2_in(3 downto 0),
      txusrclk_in(3 downto 0) => txusrclk_in(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gthe3_channel_wrapper_413 is
  port (
    cpllfbclklost_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cpllrefclklost_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gtrefclkmonitor_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcierategen3_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcierateidle_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pciesynctxsyncdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieusergen3rdy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieuserphystatusrst_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieuserratestart_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    phystatus_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    resetexception_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxbyteisaligned_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxbyterealign_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrphdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchanbondseq_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchanisaligned_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchanrealign_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcominitdet_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcommadet_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcomsasdet_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcomwakedet_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdlysresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxelecidle_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintstarted_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintstrobedone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintstrobestarted_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoutclkfabric_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphaligndone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphalignerr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprbslocked_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprgdivresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxqpisenn_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxqpisenp_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxratedone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxrecclkout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsliderdy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslipdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslipoutclkrdy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslippmardy_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsyncdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsyncout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxvalid_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txcomfinish_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlysresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txoutclkfabric_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txoutclkpcs_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txphaligndone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txphinitdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txqpisenn_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txqpisenp_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txratedone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncdone_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcsrsvdout_out : out STD_LOGIC_VECTOR ( 47 downto 0 );
    rxdata_out : out STD_LOGIC_VECTOR ( 511 downto 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 67 downto 0 );
    pcierateqpllpd_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pcierateqpllreset_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxstartofseq_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    bufgtce_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bufgtcemask_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bufgtreset_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bufgtrstmask_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rxstatus_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rxchbondo_out : out STD_LOGIC_VECTOR ( 19 downto 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    rxmonitorout_out : out STD_LOGIC_VECTOR ( 27 downto 0 );
    pinrsrvdas_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rxdataextendrsvd_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bufgtdiv_out : out STD_LOGIC_VECTOR ( 35 downto 0 );
    cfgreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clkrsvd0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clkrsvd1_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cplllockdetclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cplllocken_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cpllpd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cpllreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dmonfiforeset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dmonitorclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    evoddphicaldone_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    evoddphicalstart_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    evoddphidrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    evoddphidwren_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    evoddphixrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    evoddphixwren_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    eyescanmode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtgrefclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtnorthrefclk0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtnorthrefclk1_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtrefclk1_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtresetsel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtrxreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtsouthrefclk0_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gtsouthrefclk1_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gttxreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    lpbkrxtxseren_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    lpbktxrxseren_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieeqrxeqadaptdone_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pcierstidle_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pciersttxsyncstart_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pcieuserratedone_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    qpll0outclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outrefclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outrefclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    resetovrd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rstclkentx_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rx8b10ben_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrfreqreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcdrresetrsv_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchbonden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchbondmaster_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxchbondslave_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxcommadeten_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfeagchold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfeagcovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfelfhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfelfovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap10hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap10ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap11hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap11ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap12hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap12ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap13hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap13ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap14hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap14ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap15hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap15ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap2hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap2ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap3hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap3ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap4hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap4ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap5hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap5ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap6hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap6ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap7hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap7ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap8hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap8ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap9hold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfetap9ovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfeuthold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfeutovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfevphold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfevpovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfevsen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfexyden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdlybypass_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdlyen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdlyovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdlysreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlatclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmgchold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmgcovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmhfhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmhfovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmlfhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmlfklovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmoshold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxlpmosovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoobreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoscalreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoshold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosinten_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosinthold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosintstrobe_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosinttestovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxosovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpcommaalignen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphalign_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphalignen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphdlypd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphdlyreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxphovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprogdivreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxqpien_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxratemode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslide_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslipoutclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxslippma_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsyncallin_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsyncin_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxsyncmode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxuserrdy_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sigvalidclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx8b10ben_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txcominit_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txcomsas_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txcomwake_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdeemph_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdetectrx_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdiffpd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlybypass_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlyen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlyhold_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlyovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlysreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdlyupdown_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txlatclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpdelecidlemode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphalign_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphalignen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphdlypd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphdlyreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphdlytstclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphinit_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txphovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpippmen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpippmovrden_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpippmpd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpippmsel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpisopd_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txpostcursorinv_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprecursorinv_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprogdivreset_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txqpibiasen_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txqpistrongpdown_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txqpiweakpup_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txratemode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txswing_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncallin_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncin_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txsyncmode_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txuserrdy_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdata_in : in STD_LOGIC_VECTOR ( 511 downto 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gtrsvd_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    rxdfeagcctrl_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxelecidlemode_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxmonitorsel_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxpllclksel_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxsysclksel_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txpd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txpllclksel_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txsysclksel_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cpllrefclksel_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rxchbondlevel_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rxoutclksel_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rxrate_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    txbufdiffctrl_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    txmargin_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    txoutclksel_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    txrate_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rxosintcfg_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pcsrsvdin2_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    pmarsvdin_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    rxchbondi_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    txpippmstepsize_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    txmaincursor_in : in STD_LOGIC_VECTOR ( 27 downto 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 27 downto 0 );
    tx8b10bbypass_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    txdataextendrsvd_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 35 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gthe3_channel_wrapper_413 : entity is "pcie3_ultrascale_7038_gt_gthe3_channel_wrapper";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gthe3_channel_wrapper_413;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gthe3_channel_wrapper_413 is
begin
channel_inst: entity work.pcie3_ultrascale_7038_gtwizard_ultrascale_v1_7_8_gthe3_channel
     port map (
      bufgtce_out(11 downto 0) => bufgtce_out(11 downto 0),
      bufgtcemask_out(11 downto 0) => bufgtcemask_out(11 downto 0),
      bufgtdiv_out(35 downto 0) => bufgtdiv_out(35 downto 0),
      bufgtreset_out(11 downto 0) => bufgtreset_out(11 downto 0),
      bufgtrstmask_out(11 downto 0) => bufgtrstmask_out(11 downto 0),
      cfgreset_in(3 downto 0) => cfgreset_in(3 downto 0),
      clkrsvd0_in(3 downto 0) => clkrsvd0_in(3 downto 0),
      clkrsvd1_in(3 downto 0) => clkrsvd1_in(3 downto 0),
      cpllfbclklost_out(3 downto 0) => cpllfbclklost_out(3 downto 0),
      cplllock_out(3 downto 0) => cplllock_out(3 downto 0),
      cplllockdetclk_in(3 downto 0) => cplllockdetclk_in(3 downto 0),
      cplllocken_in(3 downto 0) => cplllocken_in(3 downto 0),
      cpllpd_in(3 downto 0) => cpllpd_in(3 downto 0),
      cpllrefclklost_out(3 downto 0) => cpllrefclklost_out(3 downto 0),
      cpllrefclksel_in(11 downto 0) => cpllrefclksel_in(11 downto 0),
      cpllreset_in(3 downto 0) => cpllreset_in(3 downto 0),
      dmonfiforeset_in(3 downto 0) => dmonfiforeset_in(3 downto 0),
      dmonitorclk_in(3 downto 0) => dmonitorclk_in(3 downto 0),
      dmonitorout_out(67 downto 0) => dmonitorout_out(67 downto 0),
      drpaddr_in(35 downto 0) => drpaddr_in(35 downto 0),
      drpclk_in(3 downto 0) => drpclk_in(3 downto 0),
      drpdi_in(63 downto 0) => drpdi_in(63 downto 0),
      drpdo_out(63 downto 0) => drpdo_out(63 downto 0),
      drpen_in(3 downto 0) => drpen_in(3 downto 0),
      drprdy_out(3 downto 0) => drprdy_out(3 downto 0),
      drpwe_in(3 downto 0) => drpwe_in(3 downto 0),
      evoddphicaldone_in(3 downto 0) => evoddphicaldone_in(3 downto 0),
      evoddphicalstart_in(3 downto 0) => evoddphicalstart_in(3 downto 0),
      evoddphidrden_in(3 downto 0) => evoddphidrden_in(3 downto 0),
      evoddphidwren_in(3 downto 0) => evoddphidwren_in(3 downto 0),
      evoddphixrden_in(3 downto 0) => evoddphixrden_in(3 downto 0),
      evoddphixwren_in(3 downto 0) => evoddphixwren_in(3 downto 0),
      eyescandataerror_out(3 downto 0) => eyescandataerror_out(3 downto 0),
      eyescanmode_in(3 downto 0) => eyescanmode_in(3 downto 0),
      eyescanreset_in(3 downto 0) => eyescanreset_in(3 downto 0),
      eyescantrigger_in(3 downto 0) => eyescantrigger_in(3 downto 0),
      gtgrefclk_in(3 downto 0) => gtgrefclk_in(3 downto 0),
      gthrxn_in(3 downto 0) => gthrxn_in(3 downto 0),
      gthrxp_in(3 downto 0) => gthrxp_in(3 downto 0),
      gthtxn_out(3 downto 0) => gthtxn_out(3 downto 0),
      gthtxp_out(3 downto 0) => gthtxp_out(3 downto 0),
      gtnorthrefclk0_in(3 downto 0) => gtnorthrefclk0_in(3 downto 0),
      gtnorthrefclk1_in(3 downto 0) => gtnorthrefclk1_in(3 downto 0),
      gtpowergood_out(3 downto 0) => gtpowergood_out(3 downto 0),
      gtrefclk0_in(3 downto 0) => gtrefclk0_in(3 downto 0),
      gtrefclk1_in(3 downto 0) => gtrefclk1_in(3 downto 0),
      gtrefclkmonitor_out(3 downto 0) => gtrefclkmonitor_out(3 downto 0),
      gtresetsel_in(3 downto 0) => gtresetsel_in(3 downto 0),
      gtrsvd_in(63 downto 0) => gtrsvd_in(63 downto 0),
      gtrxreset_in(3 downto 0) => gtrxreset_in(3 downto 0),
      gtsouthrefclk0_in(3 downto 0) => gtsouthrefclk0_in(3 downto 0),
      gtsouthrefclk1_in(3 downto 0) => gtsouthrefclk1_in(3 downto 0),
      gttxreset_in(3 downto 0) => gttxreset_in(3 downto 0),
      loopback_in(11 downto 0) => loopback_in(11 downto 0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lpbkrxtxseren_in(3 downto 0) => lpbkrxtxseren_in(3 downto 0),
      lpbktxrxseren_in(3 downto 0) => lpbktxrxseren_in(3 downto 0),
      pcieeqrxeqadaptdone_in(3 downto 0) => pcieeqrxeqadaptdone_in(3 downto 0),
      pcierategen3_out(3 downto 0) => pcierategen3_out(3 downto 0),
      pcierateidle_out(3 downto 0) => pcierateidle_out(3 downto 0),
      pcierateqpllpd_out(7 downto 0) => pcierateqpllpd_out(7 downto 0),
      pcierateqpllreset_out(7 downto 0) => pcierateqpllreset_out(7 downto 0),
      pcierstidle_in(3 downto 0) => pcierstidle_in(3 downto 0),
      pciersttxsyncstart_in(3 downto 0) => pciersttxsyncstart_in(3 downto 0),
      pciesynctxsyncdone_out(3 downto 0) => pciesynctxsyncdone_out(3 downto 0),
      pcieusergen3rdy_out(3 downto 0) => pcieusergen3rdy_out(3 downto 0),
      pcieuserphystatusrst_out(3 downto 0) => pcieuserphystatusrst_out(3 downto 0),
      pcieuserratedone_in(3 downto 0) => pcieuserratedone_in(3 downto 0),
      pcieuserratestart_out(3 downto 0) => pcieuserratestart_out(3 downto 0),
      pcsrsvdin2_in(19 downto 0) => pcsrsvdin2_in(19 downto 0),
      pcsrsvdin_in(63 downto 0) => pcsrsvdin_in(63 downto 0),
      pcsrsvdout_out(47 downto 0) => pcsrsvdout_out(47 downto 0),
      phystatus_out(3 downto 0) => phystatus_out(3 downto 0),
      pinrsrvdas_out(31 downto 0) => pinrsrvdas_out(31 downto 0),
      pmarsvdin_in(19 downto 0) => pmarsvdin_in(19 downto 0),
      qpll0outclk_out(0) => qpll0outclk_out(0),
      qpll0outrefclk_out(0) => qpll0outrefclk_out(0),
      qpll1outclk_out(0) => qpll1outclk_out(0),
      qpll1outrefclk_out(0) => qpll1outrefclk_out(0),
      resetexception_out(3 downto 0) => resetexception_out(3 downto 0),
      resetovrd_in(3 downto 0) => resetovrd_in(3 downto 0),
      rstclkentx_in(3 downto 0) => rstclkentx_in(3 downto 0),
      rx8b10ben_in(3 downto 0) => rx8b10ben_in(3 downto 0),
      rxbufreset_in(3 downto 0) => rxbufreset_in(3 downto 0),
      rxbufstatus_out(11 downto 0) => rxbufstatus_out(11 downto 0),
      rxbyteisaligned_out(3 downto 0) => rxbyteisaligned_out(3 downto 0),
      rxbyterealign_out(3 downto 0) => rxbyterealign_out(3 downto 0),
      rxcdrfreqreset_in(3 downto 0) => rxcdrfreqreset_in(3 downto 0),
      rxcdrhold_in(3 downto 0) => rxcdrhold_in(3 downto 0),
      rxcdrlock_out(3 downto 0) => rxcdrlock_out(3 downto 0),
      rxcdrovrden_in(3 downto 0) => rxcdrovrden_in(3 downto 0),
      rxcdrphdone_out(3 downto 0) => rxcdrphdone_out(3 downto 0),
      rxcdrreset_in(3 downto 0) => rxcdrreset_in(3 downto 0),
      rxcdrresetrsv_in(3 downto 0) => rxcdrresetrsv_in(3 downto 0),
      rxchanbondseq_out(3 downto 0) => rxchanbondseq_out(3 downto 0),
      rxchanisaligned_out(3 downto 0) => rxchanisaligned_out(3 downto 0),
      rxchanrealign_out(3 downto 0) => rxchanrealign_out(3 downto 0),
      rxchbonden_in(3 downto 0) => rxchbonden_in(3 downto 0),
      rxchbondi_in(19 downto 0) => rxchbondi_in(19 downto 0),
      rxchbondlevel_in(11 downto 0) => rxchbondlevel_in(11 downto 0),
      rxchbondmaster_in(3 downto 0) => rxchbondmaster_in(3 downto 0),
      rxchbondo_out(19 downto 0) => rxchbondo_out(19 downto 0),
      rxchbondslave_in(3 downto 0) => rxchbondslave_in(3 downto 0),
      rxclkcorcnt_out(7 downto 0) => rxclkcorcnt_out(7 downto 0),
      rxcominitdet_out(3 downto 0) => rxcominitdet_out(3 downto 0),
      rxcommadet_out(3 downto 0) => rxcommadet_out(3 downto 0),
      rxcommadeten_in(3 downto 0) => rxcommadeten_in(3 downto 0),
      rxcomsasdet_out(3 downto 0) => rxcomsasdet_out(3 downto 0),
      rxcomwakedet_out(3 downto 0) => rxcomwakedet_out(3 downto 0),
      rxctrl0_out(63 downto 0) => rxctrl0_out(63 downto 0),
      rxctrl1_out(63 downto 0) => rxctrl1_out(63 downto 0),
      rxctrl2_out(31 downto 0) => rxctrl2_out(31 downto 0),
      rxctrl3_out(31 downto 0) => rxctrl3_out(31 downto 0),
      rxdata_out(511 downto 0) => rxdata_out(511 downto 0),
      rxdataextendrsvd_out(31 downto 0) => rxdataextendrsvd_out(31 downto 0),
      rxdatavalid_out(7 downto 0) => rxdatavalid_out(7 downto 0),
      rxdfeagcctrl_in(7 downto 0) => rxdfeagcctrl_in(7 downto 0),
      rxdfeagchold_in(3 downto 0) => rxdfeagchold_in(3 downto 0),
      rxdfeagcovrden_in(3 downto 0) => rxdfeagcovrden_in(3 downto 0),
      rxdfelfhold_in(3 downto 0) => rxdfelfhold_in(3 downto 0),
      rxdfelfovrden_in(3 downto 0) => rxdfelfovrden_in(3 downto 0),
      rxdfelpmreset_in(3 downto 0) => rxdfelpmreset_in(3 downto 0),
      rxdfetap10hold_in(3 downto 0) => rxdfetap10hold_in(3 downto 0),
      rxdfetap10ovrden_in(3 downto 0) => rxdfetap10ovrden_in(3 downto 0),
      rxdfetap11hold_in(3 downto 0) => rxdfetap11hold_in(3 downto 0),
      rxdfetap11ovrden_in(3 downto 0) => rxdfetap11ovrden_in(3 downto 0),
      rxdfetap12hold_in(3 downto 0) => rxdfetap12hold_in(3 downto 0),
      rxdfetap12ovrden_in(3 downto 0) => rxdfetap12ovrden_in(3 downto 0),
      rxdfetap13hold_in(3 downto 0) => rxdfetap13hold_in(3 downto 0),
      rxdfetap13ovrden_in(3 downto 0) => rxdfetap13ovrden_in(3 downto 0),
      rxdfetap14hold_in(3 downto 0) => rxdfetap14hold_in(3 downto 0),
      rxdfetap14ovrden_in(3 downto 0) => rxdfetap14ovrden_in(3 downto 0),
      rxdfetap15hold_in(3 downto 0) => rxdfetap15hold_in(3 downto 0),
      rxdfetap15ovrden_in(3 downto 0) => rxdfetap15ovrden_in(3 downto 0),
      rxdfetap2hold_in(3 downto 0) => rxdfetap2hold_in(3 downto 0),
      rxdfetap2ovrden_in(3 downto 0) => rxdfetap2ovrden_in(3 downto 0),
      rxdfetap3hold_in(3 downto 0) => rxdfetap3hold_in(3 downto 0),
      rxdfetap3ovrden_in(3 downto 0) => rxdfetap3ovrden_in(3 downto 0),
      rxdfetap4hold_in(3 downto 0) => rxdfetap4hold_in(3 downto 0),
      rxdfetap4ovrden_in(3 downto 0) => rxdfetap4ovrden_in(3 downto 0),
      rxdfetap5hold_in(3 downto 0) => rxdfetap5hold_in(3 downto 0),
      rxdfetap5ovrden_in(3 downto 0) => rxdfetap5ovrden_in(3 downto 0),
      rxdfetap6hold_in(3 downto 0) => rxdfetap6hold_in(3 downto 0),
      rxdfetap6ovrden_in(3 downto 0) => rxdfetap6ovrden_in(3 downto 0),
      rxdfetap7hold_in(3 downto 0) => rxdfetap7hold_in(3 downto 0),
      rxdfetap7ovrden_in(3 downto 0) => rxdfetap7ovrden_in(3 downto 0),
      rxdfetap8hold_in(3 downto 0) => rxdfetap8hold_in(3 downto 0),
      rxdfetap8ovrden_in(3 downto 0) => rxdfetap8ovrden_in(3 downto 0),
      rxdfetap9hold_in(3 downto 0) => rxdfetap9hold_in(3 downto 0),
      rxdfetap9ovrden_in(3 downto 0) => rxdfetap9ovrden_in(3 downto 0),
      rxdfeuthold_in(3 downto 0) => rxdfeuthold_in(3 downto 0),
      rxdfeutovrden_in(3 downto 0) => rxdfeutovrden_in(3 downto 0),
      rxdfevphold_in(3 downto 0) => rxdfevphold_in(3 downto 0),
      rxdfevpovrden_in(3 downto 0) => rxdfevpovrden_in(3 downto 0),
      rxdfevsen_in(3 downto 0) => rxdfevsen_in(3 downto 0),
      rxdfexyden_in(3 downto 0) => rxdfexyden_in(3 downto 0),
      rxdlybypass_in(3 downto 0) => rxdlybypass_in(3 downto 0),
      rxdlyen_in(3 downto 0) => rxdlyen_in(3 downto 0),
      rxdlyovrden_in(3 downto 0) => rxdlyovrden_in(3 downto 0),
      rxdlysreset_in(3 downto 0) => rxdlysreset_in(3 downto 0),
      rxdlysresetdone_out(3 downto 0) => rxdlysresetdone_out(3 downto 0),
      rxelecidle_out(3 downto 0) => rxelecidle_out(3 downto 0),
      rxelecidlemode_in(7 downto 0) => rxelecidlemode_in(7 downto 0),
      rxgearboxslip_in(3 downto 0) => rxgearboxslip_in(3 downto 0),
      rxheader_out(23 downto 0) => rxheader_out(23 downto 0),
      rxheadervalid_out(7 downto 0) => rxheadervalid_out(7 downto 0),
      rxlatclk_in(3 downto 0) => rxlatclk_in(3 downto 0),
      rxlpmen_in(3 downto 0) => rxlpmen_in(3 downto 0),
      rxlpmgchold_in(3 downto 0) => rxlpmgchold_in(3 downto 0),
      rxlpmgcovrden_in(3 downto 0) => rxlpmgcovrden_in(3 downto 0),
      rxlpmhfhold_in(3 downto 0) => rxlpmhfhold_in(3 downto 0),
      rxlpmhfovrden_in(3 downto 0) => rxlpmhfovrden_in(3 downto 0),
      rxlpmlfhold_in(3 downto 0) => rxlpmlfhold_in(3 downto 0),
      rxlpmlfklovrden_in(3 downto 0) => rxlpmlfklovrden_in(3 downto 0),
      rxlpmoshold_in(3 downto 0) => rxlpmoshold_in(3 downto 0),
      rxlpmosovrden_in(3 downto 0) => rxlpmosovrden_in(3 downto 0),
      rxmcommaalignen_in(3 downto 0) => rxmcommaalignen_in(3 downto 0),
      rxmonitorout_out(27 downto 0) => rxmonitorout_out(27 downto 0),
      rxmonitorsel_in(7 downto 0) => rxmonitorsel_in(7 downto 0),
      rxoobreset_in(3 downto 0) => rxoobreset_in(3 downto 0),
      rxoscalreset_in(3 downto 0) => rxoscalreset_in(3 downto 0),
      rxoshold_in(3 downto 0) => rxoshold_in(3 downto 0),
      rxosintcfg_in(15 downto 0) => rxosintcfg_in(15 downto 0),
      rxosintdone_out(3 downto 0) => rxosintdone_out(3 downto 0),
      rxosinten_in(3 downto 0) => rxosinten_in(3 downto 0),
      rxosinthold_in(3 downto 0) => rxosinthold_in(3 downto 0),
      rxosintovrden_in(3 downto 0) => rxosintovrden_in(3 downto 0),
      rxosintstarted_out(3 downto 0) => rxosintstarted_out(3 downto 0),
      rxosintstrobe_in(3 downto 0) => rxosintstrobe_in(3 downto 0),
      rxosintstrobedone_out(3 downto 0) => rxosintstrobedone_out(3 downto 0),
      rxosintstrobestarted_out(3 downto 0) => rxosintstrobestarted_out(3 downto 0),
      rxosinttestovrden_in(3 downto 0) => rxosinttestovrden_in(3 downto 0),
      rxosovrden_in(3 downto 0) => rxosovrden_in(3 downto 0),
      rxoutclk_out(3 downto 0) => rxoutclk_out(3 downto 0),
      rxoutclkfabric_out(3 downto 0) => rxoutclkfabric_out(3 downto 0),
      rxoutclkpcs_out(3 downto 0) => rxoutclkpcs_out(3 downto 0),
      rxoutclksel_in(11 downto 0) => rxoutclksel_in(11 downto 0),
      rxpcommaalignen_in(3 downto 0) => rxpcommaalignen_in(3 downto 0),
      rxpcsreset_in(3 downto 0) => rxpcsreset_in(3 downto 0),
      rxpd_in(7 downto 0) => rxpd_in(7 downto 0),
      rxphalign_in(3 downto 0) => rxphalign_in(3 downto 0),
      rxphaligndone_out(3 downto 0) => rxphaligndone_out(3 downto 0),
      rxphalignen_in(3 downto 0) => rxphalignen_in(3 downto 0),
      rxphalignerr_out(3 downto 0) => rxphalignerr_out(3 downto 0),
      rxphdlypd_in(3 downto 0) => rxphdlypd_in(3 downto 0),
      rxphdlyreset_in(3 downto 0) => rxphdlyreset_in(3 downto 0),
      rxphovrden_in(3 downto 0) => rxphovrden_in(3 downto 0),
      rxpllclksel_in(7 downto 0) => rxpllclksel_in(7 downto 0),
      rxpmareset_in(3 downto 0) => rxpmareset_in(3 downto 0),
      rxpmaresetdone_out(3 downto 0) => rxpmaresetdone_out(3 downto 0),
      rxpolarity_in(3 downto 0) => rxpolarity_in(3 downto 0),
      rxprbscntreset_in(3 downto 0) => rxprbscntreset_in(3 downto 0),
      rxprbserr_out(3 downto 0) => rxprbserr_out(3 downto 0),
      rxprbslocked_out(3 downto 0) => rxprbslocked_out(3 downto 0),
      rxprbssel_in(15 downto 0) => rxprbssel_in(15 downto 0),
      rxprgdivresetdone_out(3 downto 0) => rxprgdivresetdone_out(3 downto 0),
      rxprogdivreset_in(3 downto 0) => rxprogdivreset_in(3 downto 0),
      rxqpien_in(3 downto 0) => rxqpien_in(3 downto 0),
      rxqpisenn_out(3 downto 0) => rxqpisenn_out(3 downto 0),
      rxqpisenp_out(3 downto 0) => rxqpisenp_out(3 downto 0),
      rxrate_in(11 downto 0) => rxrate_in(11 downto 0),
      rxratedone_out(3 downto 0) => rxratedone_out(3 downto 0),
      rxratemode_in(3 downto 0) => rxratemode_in(3 downto 0),
      rxrecclkout_out(3 downto 0) => rxrecclkout_out(3 downto 0),
      rxresetdone_out(3 downto 0) => rxresetdone_out(3 downto 0),
      rxslide_in(3 downto 0) => rxslide_in(3 downto 0),
      rxsliderdy_out(3 downto 0) => rxsliderdy_out(3 downto 0),
      rxslipdone_out(3 downto 0) => rxslipdone_out(3 downto 0),
      rxslipoutclk_in(3 downto 0) => rxslipoutclk_in(3 downto 0),
      rxslipoutclkrdy_out(3 downto 0) => rxslipoutclkrdy_out(3 downto 0),
      rxslippma_in(3 downto 0) => rxslippma_in(3 downto 0),
      rxslippmardy_out(3 downto 0) => rxslippmardy_out(3 downto 0),
      rxstartofseq_out(7 downto 0) => rxstartofseq_out(7 downto 0),
      rxstatus_out(11 downto 0) => rxstatus_out(11 downto 0),
      rxsyncallin_in(3 downto 0) => rxsyncallin_in(3 downto 0),
      rxsyncdone_out(3 downto 0) => rxsyncdone_out(3 downto 0),
      rxsyncin_in(3 downto 0) => rxsyncin_in(3 downto 0),
      rxsyncmode_in(3 downto 0) => rxsyncmode_in(3 downto 0),
      rxsyncout_out(3 downto 0) => rxsyncout_out(3 downto 0),
      rxsysclksel_in(7 downto 0) => rxsysclksel_in(7 downto 0),
      rxuserrdy_in(3 downto 0) => rxuserrdy_in(3 downto 0),
      rxusrclk2_in(3 downto 0) => rxusrclk2_in(3 downto 0),
      rxusrclk_in(3 downto 0) => rxusrclk_in(3 downto 0),
      rxvalid_out(3 downto 0) => rxvalid_out(3 downto 0),
      sigvalidclk_in(3 downto 0) => sigvalidclk_in(3 downto 0),
      tx8b10bbypass_in(31 downto 0) => tx8b10bbypass_in(31 downto 0),
      tx8b10ben_in(3 downto 0) => tx8b10ben_in(3 downto 0),
      txbufdiffctrl_in(11 downto 0) => txbufdiffctrl_in(11 downto 0),
      txbufstatus_out(7 downto 0) => txbufstatus_out(7 downto 0),
      txcomfinish_out(3 downto 0) => txcomfinish_out(3 downto 0),
      txcominit_in(3 downto 0) => txcominit_in(3 downto 0),
      txcomsas_in(3 downto 0) => txcomsas_in(3 downto 0),
      txcomwake_in(3 downto 0) => txcomwake_in(3 downto 0),
      txctrl0_in(63 downto 0) => txctrl0_in(63 downto 0),
      txctrl1_in(63 downto 0) => txctrl1_in(63 downto 0),
      txctrl2_in(31 downto 0) => txctrl2_in(31 downto 0),
      txdata_in(511 downto 0) => txdata_in(511 downto 0),
      txdataextendrsvd_in(31 downto 0) => txdataextendrsvd_in(31 downto 0),
      txdeemph_in(3 downto 0) => txdeemph_in(3 downto 0),
      txdetectrx_in(3 downto 0) => txdetectrx_in(3 downto 0),
      txdiffctrl_in(15 downto 0) => txdiffctrl_in(15 downto 0),
      txdiffpd_in(3 downto 0) => txdiffpd_in(3 downto 0),
      txdlybypass_in(3 downto 0) => txdlybypass_in(3 downto 0),
      txdlyen_in(3 downto 0) => txdlyen_in(3 downto 0),
      txdlyhold_in(3 downto 0) => txdlyhold_in(3 downto 0),
      txdlyovrden_in(3 downto 0) => txdlyovrden_in(3 downto 0),
      txdlysreset_in(3 downto 0) => txdlysreset_in(3 downto 0),
      txdlysresetdone_out(3 downto 0) => txdlysresetdone_out(3 downto 0),
      txdlyupdown_in(3 downto 0) => txdlyupdown_in(3 downto 0),
      txelecidle_in(3 downto 0) => txelecidle_in(3 downto 0),
      txheader_in(23 downto 0) => txheader_in(23 downto 0),
      txinhibit_in(3 downto 0) => txinhibit_in(3 downto 0),
      txlatclk_in(3 downto 0) => txlatclk_in(3 downto 0),
      txmaincursor_in(27 downto 0) => txmaincursor_in(27 downto 0),
      txmargin_in(11 downto 0) => txmargin_in(11 downto 0),
      txoutclk_out(3 downto 0) => txoutclk_out(3 downto 0),
      txoutclkfabric_out(3 downto 0) => txoutclkfabric_out(3 downto 0),
      txoutclkpcs_out(3 downto 0) => txoutclkpcs_out(3 downto 0),
      txoutclksel_in(11 downto 0) => txoutclksel_in(11 downto 0),
      txpcsreset_in(3 downto 0) => txpcsreset_in(3 downto 0),
      txpd_in(7 downto 0) => txpd_in(7 downto 0),
      txpdelecidlemode_in(3 downto 0) => txpdelecidlemode_in(3 downto 0),
      txphalign_in(3 downto 0) => txphalign_in(3 downto 0),
      txphaligndone_out(3 downto 0) => txphaligndone_out(3 downto 0),
      txphalignen_in(3 downto 0) => txphalignen_in(3 downto 0),
      txphdlypd_in(3 downto 0) => txphdlypd_in(3 downto 0),
      txphdlyreset_in(3 downto 0) => txphdlyreset_in(3 downto 0),
      txphdlytstclk_in(3 downto 0) => txphdlytstclk_in(3 downto 0),
      txphinit_in(3 downto 0) => txphinit_in(3 downto 0),
      txphinitdone_out(3 downto 0) => txphinitdone_out(3 downto 0),
      txphovrden_in(3 downto 0) => txphovrden_in(3 downto 0),
      txpippmen_in(3 downto 0) => txpippmen_in(3 downto 0),
      txpippmovrden_in(3 downto 0) => txpippmovrden_in(3 downto 0),
      txpippmpd_in(3 downto 0) => txpippmpd_in(3 downto 0),
      txpippmsel_in(3 downto 0) => txpippmsel_in(3 downto 0),
      txpippmstepsize_in(19 downto 0) => txpippmstepsize_in(19 downto 0),
      txpisopd_in(3 downto 0) => txpisopd_in(3 downto 0),
      txpllclksel_in(7 downto 0) => txpllclksel_in(7 downto 0),
      txpmareset_in(3 downto 0) => txpmareset_in(3 downto 0),
      txpmaresetdone_out(3 downto 0) => txpmaresetdone_out(3 downto 0),
      txpolarity_in(3 downto 0) => txpolarity_in(3 downto 0),
      txpostcursor_in(19 downto 0) => txpostcursor_in(19 downto 0),
      txpostcursorinv_in(3 downto 0) => txpostcursorinv_in(3 downto 0),
      txprbsforceerr_in(3 downto 0) => txprbsforceerr_in(3 downto 0),
      txprbssel_in(15 downto 0) => txprbssel_in(15 downto 0),
      txprecursor_in(19 downto 0) => txprecursor_in(19 downto 0),
      txprecursorinv_in(3 downto 0) => txprecursorinv_in(3 downto 0),
      txprgdivresetdone_out(3 downto 0) => txprgdivresetdone_out(3 downto 0),
      txprogdivreset_in(3 downto 0) => txprogdivreset_in(3 downto 0),
      txqpibiasen_in(3 downto 0) => txqpibiasen_in(3 downto 0),
      txqpisenn_out(3 downto 0) => txqpisenn_out(3 downto 0),
      txqpisenp_out(3 downto 0) => txqpisenp_out(3 downto 0),
      txqpistrongpdown_in(3 downto 0) => txqpistrongpdown_in(3 downto 0),
      txqpiweakpup_in(3 downto 0) => txqpiweakpup_in(3 downto 0),
      txrate_in(11 downto 0) => txrate_in(11 downto 0),
      txratedone_out(3 downto 0) => txratedone_out(3 downto 0),
      txratemode_in(3 downto 0) => txratemode_in(3 downto 0),
      txresetdone_out(3 downto 0) => txresetdone_out(3 downto 0),
      txsequence_in(27 downto 0) => txsequence_in(27 downto 0),
      txswing_in(3 downto 0) => txswing_in(3 downto 0),
      txsyncallin_in(3 downto 0) => txsyncallin_in(3 downto 0),
      txsyncdone_out(3 downto 0) => txsyncdone_out(3 downto 0),
      txsyncin_in(3 downto 0) => txsyncin_in(3 downto 0),
      txsyncmode_in(3 downto 0) => txsyncmode_in(3 downto 0),
      txsyncout_out(3 downto 0) => txsyncout_out(3 downto 0),
      txsysclksel_in(7 downto 0) => txsysclksel_in(7 downto 0),
      txuserrdy_in(3 downto 0) => txuserrdy_in(3 downto 0),
      txusrclk2_in(3 downto 0) => txusrclk2_in(3 downto 0),
      txusrclk_in(3 downto 0) => txusrclk_in(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gthe3_common_wrapper is
  port (
    drprdy_common_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    refclkoutmonitor0_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    refclkoutmonitor1_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpdo_common_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxrecclk0_sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxrecclk1_sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pmarsvdout0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pmarsvdout1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qplldmonitor0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qplldmonitor1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    drpclk_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpen_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_common_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    qpll0refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll1refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpllrsvd2_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd3_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpllrsvd4_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    drpaddr_common_in : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gthe3_common_wrapper : entity is "pcie3_ultrascale_7038_gt_gthe3_common_wrapper";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gthe3_common_wrapper;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gthe3_common_wrapper is
begin
common_inst: entity work.pcie3_ultrascale_7038_gtwizard_ultrascale_v1_7_8_gthe3_common_415
     port map (
      drpaddr_common_in(8 downto 0) => drpaddr_common_in(8 downto 0),
      drpclk_common_in(0) => drpclk_common_in(0),
      drpdi_common_in(15 downto 0) => drpdi_common_in(15 downto 0),
      drpdo_common_out(15 downto 0) => drpdo_common_out(15 downto 0),
      drpen_common_in(0) => drpen_common_in(0),
      drprdy_common_out(0) => drprdy_common_out(0),
      drpwe_common_in(0) => drpwe_common_in(0),
      gtgrefclk0_in(0) => gtgrefclk0_in(0),
      gtgrefclk1_in(0) => gtgrefclk1_in(0),
      gtnorthrefclk00_in(0) => gtnorthrefclk00_in(0),
      gtnorthrefclk01_in(0) => gtnorthrefclk01_in(0),
      gtnorthrefclk10_in(0) => gtnorthrefclk10_in(0),
      gtnorthrefclk11_in(0) => gtnorthrefclk11_in(0),
      gtrefclk00_in(0) => gtrefclk00_in(0),
      gtrefclk01_in(0) => gtrefclk01_in(0),
      gtrefclk10_in(0) => gtrefclk10_in(0),
      gtrefclk11_in(0) => gtrefclk11_in(0),
      gtsouthrefclk00_in(0) => gtsouthrefclk00_in(0),
      gtsouthrefclk01_in(0) => gtsouthrefclk01_in(0),
      gtsouthrefclk10_in(0) => gtsouthrefclk10_in(0),
      gtsouthrefclk11_in(0) => gtsouthrefclk11_in(0),
      pmarsvdout0_out(7 downto 0) => pmarsvdout0_out(7 downto 0),
      pmarsvdout1_out(7 downto 0) => pmarsvdout1_out(7 downto 0),
      qpll0clkrsvd0_in(0) => qpll0clkrsvd0_in(0),
      qpll0clkrsvd1_in(0) => qpll0clkrsvd1_in(0),
      qpll0fbclklost_out(0) => qpll0fbclklost_out(0),
      qpll0lock_out(0) => qpll0lock_out(0),
      qpll0lockdetclk_in(0) => qpll0lockdetclk_in(0),
      qpll0locken_in(0) => qpll0locken_in(0),
      qpll0outclk_out(0) => qpll0outclk_out(0),
      qpll0outrefclk_out(0) => qpll0outrefclk_out(0),
      qpll0pd_in(0) => qpll0pd_in(0),
      qpll0refclklost_out(0) => qpll0refclklost_out(0),
      qpll0refclksel_in(2 downto 0) => qpll0refclksel_in(2 downto 0),
      qpll0reset_in(0) => qpll0reset_in(0),
      qpll1clkrsvd0_in(0) => qpll1clkrsvd0_in(0),
      qpll1clkrsvd1_in(0) => qpll1clkrsvd1_in(0),
      qpll1fbclklost_out(0) => qpll1fbclklost_out(0),
      qpll1lock_out(0) => qpll1lock_out(0),
      qpll1lockdetclk_in(0) => qpll1lockdetclk_in(0),
      qpll1locken_in(0) => qpll1locken_in(0),
      qpll1outclk_out(0) => qpll1outclk_out(0),
      qpll1outrefclk_out(0) => qpll1outrefclk_out(0),
      qpll1pd_in(0) => qpll1pd_in(0),
      qpll1refclklost_out(0) => qpll1refclklost_out(0),
      qpll1refclksel_in(2 downto 0) => qpll1refclksel_in(2 downto 0),
      qpll1reset_in(0) => qpll1reset_in(0),
      qplldmonitor0_out(7 downto 0) => qplldmonitor0_out(7 downto 0),
      qplldmonitor1_out(7 downto 0) => qplldmonitor1_out(7 downto 0),
      qpllrsvd1_in(7 downto 0) => qpllrsvd1_in(7 downto 0),
      qpllrsvd2_in(4 downto 0) => qpllrsvd2_in(4 downto 0),
      qpllrsvd3_in(4 downto 0) => qpllrsvd3_in(4 downto 0),
      qpllrsvd4_in(7 downto 0) => qpllrsvd4_in(7 downto 0),
      refclkoutmonitor0_out(0) => refclkoutmonitor0_out(0),
      refclkoutmonitor1_out(0) => refclkoutmonitor1_out(0),
      rxrecclk0_sel_out(1 downto 0) => rxrecclk0_sel_out(1 downto 0),
      rxrecclk1_sel_out(1 downto 0) => rxrecclk1_sel_out(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gthe3_common_wrapper_414 is
  port (
    drprdy_common_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    refclkoutmonitor0_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    refclkoutmonitor1_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpdo_common_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxrecclk0_sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxrecclk1_sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pmarsvdout0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pmarsvdout1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qplldmonitor0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qplldmonitor1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    drpclk_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpen_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_common_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    qpll0refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll1refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpllrsvd2_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd3_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpllrsvd4_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    drpaddr_common_in : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gthe3_common_wrapper_414 : entity is "pcie3_ultrascale_7038_gt_gthe3_common_wrapper";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gthe3_common_wrapper_414;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gthe3_common_wrapper_414 is
begin
common_inst: entity work.pcie3_ultrascale_7038_gtwizard_ultrascale_v1_7_8_gthe3_common
     port map (
      drpaddr_common_in(8 downto 0) => drpaddr_common_in(8 downto 0),
      drpclk_common_in(0) => drpclk_common_in(0),
      drpdi_common_in(15 downto 0) => drpdi_common_in(15 downto 0),
      drpdo_common_out(15 downto 0) => drpdo_common_out(15 downto 0),
      drpen_common_in(0) => drpen_common_in(0),
      drprdy_common_out(0) => drprdy_common_out(0),
      drpwe_common_in(0) => drpwe_common_in(0),
      gtgrefclk0_in(0) => gtgrefclk0_in(0),
      gtgrefclk1_in(0) => gtgrefclk1_in(0),
      gtnorthrefclk00_in(0) => gtnorthrefclk00_in(0),
      gtnorthrefclk01_in(0) => gtnorthrefclk01_in(0),
      gtnorthrefclk10_in(0) => gtnorthrefclk10_in(0),
      gtnorthrefclk11_in(0) => gtnorthrefclk11_in(0),
      gtrefclk00_in(0) => gtrefclk00_in(0),
      gtrefclk01_in(0) => gtrefclk01_in(0),
      gtrefclk10_in(0) => gtrefclk10_in(0),
      gtrefclk11_in(0) => gtrefclk11_in(0),
      gtsouthrefclk00_in(0) => gtsouthrefclk00_in(0),
      gtsouthrefclk01_in(0) => gtsouthrefclk01_in(0),
      gtsouthrefclk10_in(0) => gtsouthrefclk10_in(0),
      gtsouthrefclk11_in(0) => gtsouthrefclk11_in(0),
      pmarsvdout0_out(7 downto 0) => pmarsvdout0_out(7 downto 0),
      pmarsvdout1_out(7 downto 0) => pmarsvdout1_out(7 downto 0),
      qpll0clkrsvd0_in(0) => qpll0clkrsvd0_in(0),
      qpll0clkrsvd1_in(0) => qpll0clkrsvd1_in(0),
      qpll0fbclklost_out(0) => qpll0fbclklost_out(0),
      qpll0lock_out(0) => qpll0lock_out(0),
      qpll0lockdetclk_in(0) => qpll0lockdetclk_in(0),
      qpll0locken_in(0) => qpll0locken_in(0),
      qpll0outclk_out(0) => qpll0outclk_out(0),
      qpll0outrefclk_out(0) => qpll0outrefclk_out(0),
      qpll0pd_in(0) => qpll0pd_in(0),
      qpll0refclklost_out(0) => qpll0refclklost_out(0),
      qpll0refclksel_in(2 downto 0) => qpll0refclksel_in(2 downto 0),
      qpll0reset_in(0) => qpll0reset_in(0),
      qpll1clkrsvd0_in(0) => qpll1clkrsvd0_in(0),
      qpll1clkrsvd1_in(0) => qpll1clkrsvd1_in(0),
      qpll1fbclklost_out(0) => qpll1fbclklost_out(0),
      qpll1lock_out(0) => qpll1lock_out(0),
      qpll1lockdetclk_in(0) => qpll1lockdetclk_in(0),
      qpll1locken_in(0) => qpll1locken_in(0),
      qpll1outclk_out(0) => qpll1outclk_out(0),
      qpll1outrefclk_out(0) => qpll1outrefclk_out(0),
      qpll1pd_in(0) => qpll1pd_in(0),
      qpll1refclklost_out(0) => qpll1refclklost_out(0),
      qpll1refclksel_in(2 downto 0) => qpll1refclksel_in(2 downto 0),
      qpll1reset_in(0) => qpll1reset_in(0),
      qplldmonitor0_out(7 downto 0) => qplldmonitor0_out(7 downto 0),
      qplldmonitor1_out(7 downto 0) => qplldmonitor1_out(7 downto 0),
      qpllrsvd1_in(7 downto 0) => qpllrsvd1_in(7 downto 0),
      qpllrsvd2_in(4 downto 0) => qpllrsvd2_in(4 downto 0),
      qpllrsvd3_in(4 downto 0) => qpllrsvd3_in(4 downto 0),
      qpllrsvd4_in(7 downto 0) => qpllrsvd4_in(7 downto 0),
      refclkoutmonitor0_out(0) => refclkoutmonitor0_out(0),
      refclkoutmonitor1_out(0) => refclkoutmonitor1_out(0),
      rxrecclk0_sel_out(1 downto 0) => rxrecclk0_sel_out(1 downto 0),
      rxrecclk1_sel_out(1 downto 0) => rxrecclk1_sel_out(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \coeff_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_fsm_reg[0]\ : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_ctrl : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync : entity is "pcie3_ultrascale_7038_phy_sync";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync is
  signal ctrl_r : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_93
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(1),
      E(0) => E(0),
      \FSM_sequential_fsm_reg[1]\(0) => ctrl_r(1),
      Q(2 downto 0) => Q(2 downto 0),
      \coeff_reg[0]\(0) => \coeff_reg[0]\(0),
      \out\(0) => ctrl_r(0),
      phy_txeq_ctrl(0) => phy_txeq_ctrl(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_94
     port map (
      CLK_PCLK => CLK_PCLK,
      D(1) => D(2),
      D(0) => D(0),
      \FSM_sequential_fsm_reg[0]\ => \FSM_sequential_fsm_reg[0]\,
      Q(2 downto 0) => Q(2 downto 0),
      \coeff_cnt_reg[0]\(0) => \coeff_cnt_reg[0]\(0),
      \coeff_cnt_reg[0]_0\(0) => \coeff_cnt_reg[0]_0\(0),
      \coeff_cnt_reg[0]_1\(0) => ctrl_r(0),
      data1(0) => data1(0),
      \out\(0) => ctrl_r(1),
      phy_txeq_ctrl(0) => phy_txeq_ctrl(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_101 is
  port (
    adapt_done : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    done : out STD_LOGIC;
    lffs_sel : out STD_LOGIC;
    \txcoeff_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[2]\ : out STD_LOGIC;
    adapt_done_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \fsm2__21\ : in STD_LOGIC;
    \FSM_onehot_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqcontrol : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_101 : entity is "pcie3_ultrascale_7038_phy_sync";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_101;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_101 is
  signal ctrl_r : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_124
     port map (
      CLK_PCLK => CLK_PCLK,
      Q(0) => Q(0),
      adapt_2nd_reg(0) => ctrl_r(1),
      adapt_2nd_reg_0 => adapt_done_reg,
      \out\(0) => ctrl_r(0),
      pipe_rx_eqcontrol(0) => pipe_rx_eqcontrol(0),
      \sync_reg[2]_0\ => \sync_reg[2]\
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_125
     port map (
      CLK_PCLK => CLK_PCLK,
      D(3 downto 0) => D(3 downto 0),
      \FSM_onehot_fsm_reg[0]\(0) => ctrl_r(0),
      \FSM_onehot_fsm_reg[2]\(1 downto 0) => \FSM_onehot_fsm_reg[2]\(1 downto 0),
      Q(4 downto 0) => Q(4 downto 0),
      adapt_done => adapt_done,
      adapt_done_reg => adapt_done_reg,
      done => done,
      \fsm2__21\ => \fsm2__21\,
      lffs_sel => lffs_sel,
      \out\(0) => ctrl_r(1),
      pipe_rx_eqcontrol(0) => pipe_rx_eqcontrol(1),
      \txcoeff_cnt_reg[0]\(0) => \txcoeff_cnt_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_127 is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \coeff_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_fsm_reg[0]\ : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_ctrl : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_127 : entity is "pcie3_ultrascale_7038_phy_sync";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_127;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_127 is
  signal ctrl_r : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_133
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(1),
      E(0) => E(0),
      \FSM_sequential_fsm_reg[1]\(0) => ctrl_r(1),
      Q(2 downto 0) => Q(2 downto 0),
      \coeff_reg[0]\(0) => \coeff_reg[0]\(0),
      \out\(0) => ctrl_r(0),
      phy_txeq_ctrl(0) => phy_txeq_ctrl(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_134
     port map (
      CLK_PCLK => CLK_PCLK,
      D(1) => D(2),
      D(0) => D(0),
      \FSM_sequential_fsm_reg[0]\ => \FSM_sequential_fsm_reg[0]\,
      Q(2 downto 0) => Q(2 downto 0),
      \coeff_cnt_reg[0]\(0) => \coeff_cnt_reg[0]\(0),
      \coeff_cnt_reg[0]_0\(0) => \coeff_cnt_reg[0]_0\(0),
      \coeff_cnt_reg[0]_1\(0) => ctrl_r(0),
      data1(0) => data1(0),
      \out\(0) => ctrl_r(1),
      phy_txeq_ctrl(0) => phy_txeq_ctrl(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_141 is
  port (
    adapt_done : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    done : out STD_LOGIC;
    lffs_sel : out STD_LOGIC;
    \txcoeff_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[2]\ : out STD_LOGIC;
    adapt_done_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \fsm2__21\ : in STD_LOGIC;
    \FSM_onehot_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqcontrol : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_141 : entity is "pcie3_ultrascale_7038_phy_sync";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_141;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_141 is
  signal ctrl_r : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_165
     port map (
      CLK_PCLK => CLK_PCLK,
      Q(0) => Q(0),
      adapt_2nd_reg(0) => ctrl_r(1),
      adapt_2nd_reg_0 => adapt_done_reg,
      \out\(0) => ctrl_r(0),
      pipe_rx_eqcontrol(0) => pipe_rx_eqcontrol(0),
      \sync_reg[2]_0\ => \sync_reg[2]\
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_166
     port map (
      CLK_PCLK => CLK_PCLK,
      D(3 downto 0) => D(3 downto 0),
      \FSM_onehot_fsm_reg[0]\(0) => ctrl_r(0),
      \FSM_onehot_fsm_reg[2]\(1 downto 0) => \FSM_onehot_fsm_reg[2]\(1 downto 0),
      Q(4 downto 0) => Q(4 downto 0),
      adapt_done => adapt_done,
      adapt_done_reg => adapt_done_reg,
      done => done,
      \fsm2__21\ => \fsm2__21\,
      lffs_sel => lffs_sel,
      \out\(0) => ctrl_r(1),
      pipe_rx_eqcontrol(0) => pipe_rx_eqcontrol(1),
      \txcoeff_cnt_reg[0]\(0) => \txcoeff_cnt_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_168 is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \coeff_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_fsm_reg[0]\ : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_ctrl : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_168 : entity is "pcie3_ultrascale_7038_phy_sync";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_168;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_168 is
  signal ctrl_r : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_174
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(1),
      E(0) => E(0),
      \FSM_sequential_fsm_reg[1]\(0) => ctrl_r(1),
      Q(2 downto 0) => Q(2 downto 0),
      \coeff_reg[0]\(0) => \coeff_reg[0]\(0),
      \out\(0) => ctrl_r(0),
      phy_txeq_ctrl(0) => phy_txeq_ctrl(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_175
     port map (
      CLK_PCLK => CLK_PCLK,
      D(1) => D(2),
      D(0) => D(0),
      \FSM_sequential_fsm_reg[0]\ => \FSM_sequential_fsm_reg[0]\,
      Q(2 downto 0) => Q(2 downto 0),
      \coeff_cnt_reg[0]\(0) => \coeff_cnt_reg[0]\(0),
      \coeff_cnt_reg[0]_0\(0) => \coeff_cnt_reg[0]_0\(0),
      \coeff_cnt_reg[0]_1\(0) => ctrl_r(0),
      data1(0) => data1(0),
      \out\(0) => ctrl_r(1),
      phy_txeq_ctrl(0) => phy_txeq_ctrl(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_182 is
  port (
    adapt_done : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    done : out STD_LOGIC;
    lffs_sel : out STD_LOGIC;
    \txcoeff_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[2]\ : out STD_LOGIC;
    adapt_done_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \fsm2__21\ : in STD_LOGIC;
    \FSM_onehot_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqcontrol : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_182 : entity is "pcie3_ultrascale_7038_phy_sync";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_182;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_182 is
  signal ctrl_r : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_206
     port map (
      CLK_PCLK => CLK_PCLK,
      Q(0) => Q(0),
      adapt_2nd_reg(0) => ctrl_r(1),
      adapt_2nd_reg_0 => adapt_done_reg,
      \out\(0) => ctrl_r(0),
      pipe_rx_eqcontrol(0) => pipe_rx_eqcontrol(0),
      \sync_reg[2]_0\ => \sync_reg[2]\
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_207
     port map (
      CLK_PCLK => CLK_PCLK,
      D(3 downto 0) => D(3 downto 0),
      \FSM_onehot_fsm_reg[0]\(0) => ctrl_r(0),
      \FSM_onehot_fsm_reg[2]\(1 downto 0) => \FSM_onehot_fsm_reg[2]\(1 downto 0),
      Q(4 downto 0) => Q(4 downto 0),
      adapt_done => adapt_done,
      adapt_done_reg => adapt_done_reg,
      done => done,
      \fsm2__21\ => \fsm2__21\,
      lffs_sel => lffs_sel,
      \out\(0) => ctrl_r(1),
      pipe_rx_eqcontrol(0) => pipe_rx_eqcontrol(1),
      \txcoeff_cnt_reg[0]\(0) => \txcoeff_cnt_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_209 is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \coeff_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_fsm_reg[0]\ : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_ctrl : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_209 : entity is "pcie3_ultrascale_7038_phy_sync";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_209;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_209 is
  signal ctrl_r : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_215
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(1),
      E(0) => E(0),
      \FSM_sequential_fsm_reg[1]\(0) => ctrl_r(1),
      Q(2 downto 0) => Q(2 downto 0),
      \coeff_reg[0]\(0) => \coeff_reg[0]\(0),
      \out\(0) => ctrl_r(0),
      phy_txeq_ctrl(0) => phy_txeq_ctrl(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_216
     port map (
      CLK_PCLK => CLK_PCLK,
      D(1) => D(2),
      D(0) => D(0),
      \FSM_sequential_fsm_reg[0]\ => \FSM_sequential_fsm_reg[0]\,
      Q(2 downto 0) => Q(2 downto 0),
      \coeff_cnt_reg[0]\(0) => \coeff_cnt_reg[0]\(0),
      \coeff_cnt_reg[0]_0\(0) => \coeff_cnt_reg[0]_0\(0),
      \coeff_cnt_reg[0]_1\(0) => ctrl_r(0),
      data1(0) => data1(0),
      \out\(0) => ctrl_r(1),
      phy_txeq_ctrl(0) => phy_txeq_ctrl(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_223 is
  port (
    adapt_done : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    done : out STD_LOGIC;
    lffs_sel : out STD_LOGIC;
    \txcoeff_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[2]\ : out STD_LOGIC;
    adapt_done_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \fsm2__21\ : in STD_LOGIC;
    \FSM_onehot_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqcontrol : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_223 : entity is "pcie3_ultrascale_7038_phy_sync";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_223;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_223 is
  signal ctrl_r : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_247
     port map (
      CLK_PCLK => CLK_PCLK,
      Q(0) => Q(0),
      adapt_2nd_reg(0) => ctrl_r(1),
      adapt_2nd_reg_0 => adapt_done_reg,
      \out\(0) => ctrl_r(0),
      pipe_rx_eqcontrol(0) => pipe_rx_eqcontrol(0),
      \sync_reg[2]_0\ => \sync_reg[2]\
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_248
     port map (
      CLK_PCLK => CLK_PCLK,
      D(3 downto 0) => D(3 downto 0),
      \FSM_onehot_fsm_reg[0]\(0) => ctrl_r(0),
      \FSM_onehot_fsm_reg[2]\(1 downto 0) => \FSM_onehot_fsm_reg[2]\(1 downto 0),
      Q(4 downto 0) => Q(4 downto 0),
      adapt_done => adapt_done,
      adapt_done_reg => adapt_done_reg,
      done => done,
      \fsm2__21\ => \fsm2__21\,
      lffs_sel => lffs_sel,
      \out\(0) => ctrl_r(1),
      pipe_rx_eqcontrol(0) => pipe_rx_eqcontrol(1),
      \txcoeff_cnt_reg[0]\(0) => \txcoeff_cnt_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_250 is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \coeff_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_fsm_reg[0]\ : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_ctrl : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_250 : entity is "pcie3_ultrascale_7038_phy_sync";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_250;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_250 is
  signal ctrl_r : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_256
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(1),
      E(0) => E(0),
      \FSM_sequential_fsm_reg[1]\(0) => ctrl_r(1),
      Q(2 downto 0) => Q(2 downto 0),
      \coeff_reg[0]\(0) => \coeff_reg[0]\(0),
      \out\(0) => ctrl_r(0),
      phy_txeq_ctrl(0) => phy_txeq_ctrl(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_257
     port map (
      CLK_PCLK => CLK_PCLK,
      D(1) => D(2),
      D(0) => D(0),
      \FSM_sequential_fsm_reg[0]\ => \FSM_sequential_fsm_reg[0]\,
      Q(2 downto 0) => Q(2 downto 0),
      \coeff_cnt_reg[0]\(0) => \coeff_cnt_reg[0]\(0),
      \coeff_cnt_reg[0]_0\(0) => \coeff_cnt_reg[0]_0\(0),
      \coeff_cnt_reg[0]_1\(0) => ctrl_r(0),
      data1(0) => data1(0),
      \out\(0) => ctrl_r(1),
      phy_txeq_ctrl(0) => phy_txeq_ctrl(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_264 is
  port (
    adapt_done : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    done : out STD_LOGIC;
    lffs_sel : out STD_LOGIC;
    \txcoeff_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[2]\ : out STD_LOGIC;
    adapt_done_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \fsm2__21\ : in STD_LOGIC;
    \FSM_onehot_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqcontrol : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_264 : entity is "pcie3_ultrascale_7038_phy_sync";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_264;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_264 is
  signal ctrl_r : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_288
     port map (
      CLK_PCLK => CLK_PCLK,
      Q(0) => Q(0),
      adapt_2nd_reg(0) => ctrl_r(1),
      adapt_2nd_reg_0 => adapt_done_reg,
      \out\(0) => ctrl_r(0),
      pipe_rx_eqcontrol(0) => pipe_rx_eqcontrol(0),
      \sync_reg[2]_0\ => \sync_reg[2]\
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_289
     port map (
      CLK_PCLK => CLK_PCLK,
      D(3 downto 0) => D(3 downto 0),
      \FSM_onehot_fsm_reg[0]\(0) => ctrl_r(0),
      \FSM_onehot_fsm_reg[2]\(1 downto 0) => \FSM_onehot_fsm_reg[2]\(1 downto 0),
      Q(4 downto 0) => Q(4 downto 0),
      adapt_done => adapt_done,
      adapt_done_reg => adapt_done_reg,
      done => done,
      \fsm2__21\ => \fsm2__21\,
      lffs_sel => lffs_sel,
      \out\(0) => ctrl_r(1),
      pipe_rx_eqcontrol(0) => pipe_rx_eqcontrol(1),
      \txcoeff_cnt_reg[0]\(0) => \txcoeff_cnt_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_291 is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \coeff_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_fsm_reg[0]\ : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_ctrl : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_291 : entity is "pcie3_ultrascale_7038_phy_sync";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_291;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_291 is
  signal ctrl_r : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_297
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(1),
      E(0) => E(0),
      \FSM_sequential_fsm_reg[1]\(0) => ctrl_r(1),
      Q(2 downto 0) => Q(2 downto 0),
      \coeff_reg[0]\(0) => \coeff_reg[0]\(0),
      \out\(0) => ctrl_r(0),
      phy_txeq_ctrl(0) => phy_txeq_ctrl(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_298
     port map (
      CLK_PCLK => CLK_PCLK,
      D(1) => D(2),
      D(0) => D(0),
      \FSM_sequential_fsm_reg[0]\ => \FSM_sequential_fsm_reg[0]\,
      Q(2 downto 0) => Q(2 downto 0),
      \coeff_cnt_reg[0]\(0) => \coeff_cnt_reg[0]\(0),
      \coeff_cnt_reg[0]_0\(0) => \coeff_cnt_reg[0]_0\(0),
      \coeff_cnt_reg[0]_1\(0) => ctrl_r(0),
      data1(0) => data1(0),
      \out\(0) => ctrl_r(1),
      phy_txeq_ctrl(0) => phy_txeq_ctrl(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_305 is
  port (
    adapt_done : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    done : out STD_LOGIC;
    lffs_sel : out STD_LOGIC;
    \txcoeff_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[2]\ : out STD_LOGIC;
    adapt_done_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \fsm2__21\ : in STD_LOGIC;
    \FSM_onehot_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqcontrol : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_305 : entity is "pcie3_ultrascale_7038_phy_sync";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_305;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_305 is
  signal ctrl_r : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_329
     port map (
      CLK_PCLK => CLK_PCLK,
      Q(0) => Q(0),
      adapt_2nd_reg(0) => ctrl_r(1),
      adapt_2nd_reg_0 => adapt_done_reg,
      \out\(0) => ctrl_r(0),
      pipe_rx_eqcontrol(0) => pipe_rx_eqcontrol(0),
      \sync_reg[2]_0\ => \sync_reg[2]\
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_330
     port map (
      CLK_PCLK => CLK_PCLK,
      D(3 downto 0) => D(3 downto 0),
      \FSM_onehot_fsm_reg[0]\(0) => ctrl_r(0),
      \FSM_onehot_fsm_reg[2]\(1 downto 0) => \FSM_onehot_fsm_reg[2]\(1 downto 0),
      Q(4 downto 0) => Q(4 downto 0),
      adapt_done => adapt_done,
      adapt_done_reg => adapt_done_reg,
      done => done,
      \fsm2__21\ => \fsm2__21\,
      lffs_sel => lffs_sel,
      \out\(0) => ctrl_r(1),
      pipe_rx_eqcontrol(0) => pipe_rx_eqcontrol(1),
      \txcoeff_cnt_reg[0]\(0) => \txcoeff_cnt_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_332 is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \coeff_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_fsm_reg[0]\ : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_ctrl : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_332 : entity is "pcie3_ultrascale_7038_phy_sync";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_332;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_332 is
  signal ctrl_r : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_338
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(1),
      E(0) => E(0),
      \FSM_sequential_fsm_reg[1]\(0) => ctrl_r(1),
      Q(2 downto 0) => Q(2 downto 0),
      \coeff_reg[0]\(0) => \coeff_reg[0]\(0),
      \out\(0) => ctrl_r(0),
      phy_txeq_ctrl(0) => phy_txeq_ctrl(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_339
     port map (
      CLK_PCLK => CLK_PCLK,
      D(1) => D(2),
      D(0) => D(0),
      \FSM_sequential_fsm_reg[0]\ => \FSM_sequential_fsm_reg[0]\,
      Q(2 downto 0) => Q(2 downto 0),
      \coeff_cnt_reg[0]\(0) => \coeff_cnt_reg[0]\(0),
      \coeff_cnt_reg[0]_0\(0) => \coeff_cnt_reg[0]_0\(0),
      \coeff_cnt_reg[0]_1\(0) => ctrl_r(0),
      data1(0) => data1(0),
      \out\(0) => ctrl_r(1),
      phy_txeq_ctrl(0) => phy_txeq_ctrl(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_346 is
  port (
    adapt_done : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    done : out STD_LOGIC;
    lffs_sel : out STD_LOGIC;
    \txcoeff_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[2]\ : out STD_LOGIC;
    adapt_done_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \fsm2__21\ : in STD_LOGIC;
    \FSM_onehot_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqcontrol : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_346 : entity is "pcie3_ultrascale_7038_phy_sync";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_346;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_346 is
  signal ctrl_r : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_370
     port map (
      CLK_PCLK => CLK_PCLK,
      Q(0) => Q(0),
      adapt_2nd_reg(0) => ctrl_r(1),
      adapt_2nd_reg_0 => adapt_done_reg,
      \out\(0) => ctrl_r(0),
      pipe_rx_eqcontrol(0) => pipe_rx_eqcontrol(0),
      \sync_reg[2]_0\ => \sync_reg[2]\
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_371
     port map (
      CLK_PCLK => CLK_PCLK,
      D(3 downto 0) => D(3 downto 0),
      \FSM_onehot_fsm_reg[0]\(0) => ctrl_r(0),
      \FSM_onehot_fsm_reg[2]\(1 downto 0) => \FSM_onehot_fsm_reg[2]\(1 downto 0),
      Q(4 downto 0) => Q(4 downto 0),
      adapt_done => adapt_done,
      adapt_done_reg => adapt_done_reg,
      done => done,
      \fsm2__21\ => \fsm2__21\,
      lffs_sel => lffs_sel,
      \out\(0) => ctrl_r(1),
      pipe_rx_eqcontrol(0) => pipe_rx_eqcontrol(1),
      \txcoeff_cnt_reg[0]\(0) => \txcoeff_cnt_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_373 is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \coeff_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_fsm_reg[0]\ : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_ctrl : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_373 : entity is "pcie3_ultrascale_7038_phy_sync";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_373;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_373 is
  signal ctrl_r : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_379
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(1),
      E(0) => E(0),
      \FSM_sequential_fsm_reg[1]\(0) => ctrl_r(1),
      Q(2 downto 0) => Q(2 downto 0),
      \coeff_reg[0]\(0) => \coeff_reg[0]\(0),
      \out\(0) => ctrl_r(0),
      phy_txeq_ctrl(0) => phy_txeq_ctrl(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_380
     port map (
      CLK_PCLK => CLK_PCLK,
      D(1) => D(2),
      D(0) => D(0),
      \FSM_sequential_fsm_reg[0]\ => \FSM_sequential_fsm_reg[0]\,
      Q(2 downto 0) => Q(2 downto 0),
      \coeff_cnt_reg[0]\(0) => \coeff_cnt_reg[0]\(0),
      \coeff_cnt_reg[0]_0\(0) => \coeff_cnt_reg[0]_0\(0),
      \coeff_cnt_reg[0]_1\(0) => ctrl_r(0),
      data1(0) => data1(0),
      \out\(0) => ctrl_r(1),
      phy_txeq_ctrl(0) => phy_txeq_ctrl(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_387 is
  port (
    adapt_done : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    done : out STD_LOGIC;
    lffs_sel : out STD_LOGIC;
    \txcoeff_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[2]\ : out STD_LOGIC;
    adapt_done_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \fsm2__21\ : in STD_LOGIC;
    \FSM_onehot_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqcontrol : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_387 : entity is "pcie3_ultrascale_7038_phy_sync";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_387;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_387 is
  signal ctrl_r : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_411
     port map (
      CLK_PCLK => CLK_PCLK,
      Q(0) => Q(0),
      adapt_2nd_reg(0) => ctrl_r(1),
      adapt_2nd_reg_0 => adapt_done_reg,
      \out\(0) => ctrl_r(0),
      pipe_rx_eqcontrol(0) => pipe_rx_eqcontrol(0),
      \sync_reg[2]_0\ => \sync_reg[2]\
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_412
     port map (
      CLK_PCLK => CLK_PCLK,
      D(3 downto 0) => D(3 downto 0),
      \FSM_onehot_fsm_reg[0]\(0) => ctrl_r(0),
      \FSM_onehot_fsm_reg[2]\(1 downto 0) => \FSM_onehot_fsm_reg[2]\(1 downto 0),
      Q(4 downto 0) => Q(4 downto 0),
      adapt_done => adapt_done,
      adapt_done_reg => adapt_done_reg,
      done => done,
      \fsm2__21\ => \fsm2__21\,
      lffs_sel => lffs_sel,
      \out\(0) => ctrl_r(1),
      pipe_rx_eqcontrol(0) => pipe_rx_eqcontrol(1),
      \txcoeff_cnt_reg[0]\(0) => \txcoeff_cnt_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0\ is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0\ is
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(0) => phy_txeq_preset(0),
      preset_r(0) => preset_r(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_90
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(0) => phy_txeq_preset(1),
      preset_r(0) => preset_r(1)
    );
\sync_vec[2].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_91
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(0) => phy_txeq_preset(2),
      preset_r(0) => preset_r(2)
    );
\sync_vec[3].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_92
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(0) => phy_txeq_preset(3),
      preset_r(0) => preset_r(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_104\ is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_txpreset : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_104\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_104\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_104\ is
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_105
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_txpreset(0) => pipe_rx_eq_txpreset(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_106
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_txpreset(0) => pipe_rx_eq_txpreset(1)
    );
\sync_vec[2].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_107
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_txpreset(0) => pipe_rx_eq_txpreset(2)
    );
\sync_vec[3].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_108
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_txpreset(0) => pipe_rx_eq_txpreset(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_128\ is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_128\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_128\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_128\ is
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_129
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(0) => phy_txeq_preset(0),
      preset_r(0) => preset_r(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_130
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(0) => phy_txeq_preset(1),
      preset_r(0) => preset_r(1)
    );
\sync_vec[2].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_131
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(0) => phy_txeq_preset(2),
      preset_r(0) => preset_r(2)
    );
\sync_vec[3].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_132
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(0) => phy_txeq_preset(3),
      preset_r(0) => preset_r(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_145\ is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_txpreset : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_145\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_145\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_145\ is
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_146
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_txpreset(0) => pipe_rx_eq_txpreset(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_147
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_txpreset(0) => pipe_rx_eq_txpreset(1)
    );
\sync_vec[2].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_148
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_txpreset(0) => pipe_rx_eq_txpreset(2)
    );
\sync_vec[3].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_149
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_txpreset(0) => pipe_rx_eq_txpreset(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_169\ is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_169\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_169\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_169\ is
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_170
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(0) => phy_txeq_preset(0),
      preset_r(0) => preset_r(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_171
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(0) => phy_txeq_preset(1),
      preset_r(0) => preset_r(1)
    );
\sync_vec[2].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_172
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(0) => phy_txeq_preset(2),
      preset_r(0) => preset_r(2)
    );
\sync_vec[3].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_173
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(0) => phy_txeq_preset(3),
      preset_r(0) => preset_r(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_186\ is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_txpreset : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_186\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_186\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_186\ is
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_187
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_txpreset(0) => pipe_rx_eq_txpreset(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_188
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_txpreset(0) => pipe_rx_eq_txpreset(1)
    );
\sync_vec[2].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_189
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_txpreset(0) => pipe_rx_eq_txpreset(2)
    );
\sync_vec[3].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_190
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_txpreset(0) => pipe_rx_eq_txpreset(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_210\ is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_210\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_210\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_210\ is
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_211
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(0) => phy_txeq_preset(0),
      preset_r(0) => preset_r(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_212
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(0) => phy_txeq_preset(1),
      preset_r(0) => preset_r(1)
    );
\sync_vec[2].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_213
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(0) => phy_txeq_preset(2),
      preset_r(0) => preset_r(2)
    );
\sync_vec[3].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_214
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(0) => phy_txeq_preset(3),
      preset_r(0) => preset_r(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_227\ is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_txpreset : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_227\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_227\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_227\ is
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_228
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_txpreset(0) => pipe_rx_eq_txpreset(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_229
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_txpreset(0) => pipe_rx_eq_txpreset(1)
    );
\sync_vec[2].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_230
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_txpreset(0) => pipe_rx_eq_txpreset(2)
    );
\sync_vec[3].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_231
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_txpreset(0) => pipe_rx_eq_txpreset(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_251\ is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_251\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_251\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_251\ is
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_252
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(0) => phy_txeq_preset(0),
      preset_r(0) => preset_r(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_253
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(0) => phy_txeq_preset(1),
      preset_r(0) => preset_r(1)
    );
\sync_vec[2].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_254
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(0) => phy_txeq_preset(2),
      preset_r(0) => preset_r(2)
    );
\sync_vec[3].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_255
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(0) => phy_txeq_preset(3),
      preset_r(0) => preset_r(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_268\ is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_txpreset : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_268\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_268\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_268\ is
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_269
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_txpreset(0) => pipe_rx_eq_txpreset(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_270
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_txpreset(0) => pipe_rx_eq_txpreset(1)
    );
\sync_vec[2].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_271
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_txpreset(0) => pipe_rx_eq_txpreset(2)
    );
\sync_vec[3].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_272
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_txpreset(0) => pipe_rx_eq_txpreset(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_292\ is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_292\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_292\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_292\ is
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_293
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(0) => phy_txeq_preset(0),
      preset_r(0) => preset_r(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_294
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(0) => phy_txeq_preset(1),
      preset_r(0) => preset_r(1)
    );
\sync_vec[2].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_295
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(0) => phy_txeq_preset(2),
      preset_r(0) => preset_r(2)
    );
\sync_vec[3].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_296
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(0) => phy_txeq_preset(3),
      preset_r(0) => preset_r(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_309\ is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_txpreset : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_309\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_309\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_309\ is
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_310
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_txpreset(0) => pipe_rx_eq_txpreset(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_311
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_txpreset(0) => pipe_rx_eq_txpreset(1)
    );
\sync_vec[2].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_312
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_txpreset(0) => pipe_rx_eq_txpreset(2)
    );
\sync_vec[3].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_313
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_txpreset(0) => pipe_rx_eq_txpreset(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_333\ is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_333\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_333\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_333\ is
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_334
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(0) => phy_txeq_preset(0),
      preset_r(0) => preset_r(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_335
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(0) => phy_txeq_preset(1),
      preset_r(0) => preset_r(1)
    );
\sync_vec[2].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_336
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(0) => phy_txeq_preset(2),
      preset_r(0) => preset_r(2)
    );
\sync_vec[3].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_337
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(0) => phy_txeq_preset(3),
      preset_r(0) => preset_r(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_350\ is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_txpreset : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_350\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_350\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_350\ is
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_351
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_txpreset(0) => pipe_rx_eq_txpreset(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_352
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_txpreset(0) => pipe_rx_eq_txpreset(1)
    );
\sync_vec[2].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_353
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_txpreset(0) => pipe_rx_eq_txpreset(2)
    );
\sync_vec[3].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_354
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_txpreset(0) => pipe_rx_eq_txpreset(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_374\ is
  port (
    preset_r : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CLK_PCLK : in STD_LOGIC;
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_374\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_374\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_374\ is
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_375
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(0) => phy_txeq_preset(0),
      preset_r(0) => preset_r(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_376
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(0) => phy_txeq_preset(1),
      preset_r(0) => preset_r(1)
    );
\sync_vec[2].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_377
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(0) => phy_txeq_preset(2),
      preset_r(0) => preset_r(2)
    );
\sync_vec[3].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_378
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(0) => phy_txeq_preset(3),
      preset_r(0) => preset_r(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_391\ is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_txpreset : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_391\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_391\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_391\ is
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_392
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_txpreset(0) => pipe_rx_eq_txpreset(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_393
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_txpreset(0) => pipe_rx_eq_txpreset(1)
    );
\sync_vec[2].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_394
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_txpreset(0) => pipe_rx_eq_txpreset(2)
    );
\sync_vec[3].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_395
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_txpreset(0) => pipe_rx_eq_txpreset(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \coeff_reg[18]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \coeff_reg[17]\ : in STD_LOGIC;
    \coeff_reg[12]\ : in STD_LOGIC;
    \coeff_reg[15]\ : in STD_LOGIC;
    \coeff_reg[14]\ : in STD_LOGIC;
    \coeff_reg[16]\ : in STD_LOGIC;
    \coeff_reg[17]_0\ : in STD_LOGIC;
    \coeff_reg[13]\ : in STD_LOGIC;
    \coeff_reg[18]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \coeff_reg[18]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1\ is
  signal coeff_r : STD_LOGIC_VECTOR ( 5 downto 1 );
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_95
     port map (
      CLK_PCLK => CLK_PCLK,
      D(1 downto 0) => D(1 downto 0),
      Q(1) => Q(2),
      Q(0) => Q(0),
      \coeff_reg[12]\ => \coeff_reg[12]\,
      \coeff_reg[13]\ => \coeff_reg[18]\,
      \coeff_reg[13]_0\ => \coeff_reg[17]\,
      \coeff_reg[13]_1\ => \coeff_reg[13]\,
      \out\(0) => coeff_r(1),
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_96
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(2),
      \coeff_reg[14]\ => \coeff_reg[18]\,
      \coeff_reg[14]_0\ => \coeff_reg[17]\,
      \coeff_reg[14]_1\(0) => coeff_r(2),
      \coeff_reg[14]_2\ => \coeff_reg[14]\,
      \out\(0) => coeff_r(1),
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(1)
    );
\sync_vec[2].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_97
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(3),
      \coeff_reg[15]\ => \coeff_reg[18]\,
      \coeff_reg[15]_0\ => \coeff_reg[17]\,
      \coeff_reg[15]_1\(0) => coeff_r(3),
      \coeff_reg[15]_2\ => \coeff_reg[15]\,
      \out\(0) => coeff_r(2),
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(2)
    );
\sync_vec[3].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_98
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(4),
      \coeff_reg[16]\ => \coeff_reg[18]\,
      \coeff_reg[16]_0\ => \coeff_reg[17]\,
      \coeff_reg[16]_1\(0) => coeff_r(4),
      \coeff_reg[16]_2\ => \coeff_reg[16]\,
      \out\(0) => coeff_r(3),
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(3)
    );
\sync_vec[4].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_99
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(5),
      \coeff_reg[17]\ => \coeff_reg[18]\,
      \coeff_reg[17]_0\ => \coeff_reg[17]\,
      \coeff_reg[17]_1\(0) => coeff_r(5),
      \coeff_reg[17]_2\ => \coeff_reg[17]_0\,
      \out\(0) => coeff_r(4),
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(4)
    );
\sync_vec[5].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_100
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(6),
      Q(0) => Q(1),
      \coeff_reg[18]\(1 downto 0) => \coeff_reg[18]_0\(1 downto 0),
      \coeff_reg[18]_0\(0) => \coeff_reg[18]_1\(0),
      \coeff_reg[18]_1\ => \coeff_reg[18]\,
      \out\(0) => coeff_r(5),
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_102\ is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_102\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_102\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_102\ is
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_118
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(0) => pipe_rx_eq_lffs(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_119
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(0) => pipe_rx_eq_lffs(1)
    );
\sync_vec[2].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_120
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(0) => pipe_rx_eq_lffs(2)
    );
\sync_vec[3].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_121
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(0) => pipe_rx_eq_lffs(3)
    );
\sync_vec[4].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_122
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(0) => pipe_rx_eq_lffs(4)
    );
\sync_vec[5].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_123
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(0) => pipe_rx_eq_lffs(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_103\ is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_103\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_103\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_103\ is
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_109
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_110
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(1)
    );
\sync_vec[2].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_111
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(2)
    );
\sync_vec[3].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_112
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(3)
    );
\sync_vec[4].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_113
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(4)
    );
\sync_vec[5].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_114
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_126\ is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \coeff_reg[18]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \coeff_reg[17]\ : in STD_LOGIC;
    \coeff_reg[12]\ : in STD_LOGIC;
    \coeff_reg[15]\ : in STD_LOGIC;
    \coeff_reg[14]\ : in STD_LOGIC;
    \coeff_reg[16]\ : in STD_LOGIC;
    \coeff_reg[17]_0\ : in STD_LOGIC;
    \coeff_reg[13]\ : in STD_LOGIC;
    \coeff_reg[18]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \coeff_reg[18]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_126\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_126\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_126\ is
  signal coeff_r : STD_LOGIC_VECTOR ( 5 downto 1 );
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_135
     port map (
      CLK_PCLK => CLK_PCLK,
      D(1 downto 0) => D(1 downto 0),
      Q(1) => Q(2),
      Q(0) => Q(0),
      \coeff_reg[12]\ => \coeff_reg[12]\,
      \coeff_reg[13]\ => \coeff_reg[18]\,
      \coeff_reg[13]_0\ => \coeff_reg[17]\,
      \coeff_reg[13]_1\ => \coeff_reg[13]\,
      \out\(0) => coeff_r(1),
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_136
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(2),
      \coeff_reg[14]\ => \coeff_reg[18]\,
      \coeff_reg[14]_0\ => \coeff_reg[17]\,
      \coeff_reg[14]_1\(0) => coeff_r(2),
      \coeff_reg[14]_2\ => \coeff_reg[14]\,
      \out\(0) => coeff_r(1),
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(1)
    );
\sync_vec[2].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_137
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(3),
      \coeff_reg[15]\ => \coeff_reg[18]\,
      \coeff_reg[15]_0\ => \coeff_reg[17]\,
      \coeff_reg[15]_1\(0) => coeff_r(3),
      \coeff_reg[15]_2\ => \coeff_reg[15]\,
      \out\(0) => coeff_r(2),
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(2)
    );
\sync_vec[3].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_138
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(4),
      \coeff_reg[16]\ => \coeff_reg[18]\,
      \coeff_reg[16]_0\ => \coeff_reg[17]\,
      \coeff_reg[16]_1\(0) => coeff_r(4),
      \coeff_reg[16]_2\ => \coeff_reg[16]\,
      \out\(0) => coeff_r(3),
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(3)
    );
\sync_vec[4].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_139
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(5),
      \coeff_reg[17]\ => \coeff_reg[18]\,
      \coeff_reg[17]_0\ => \coeff_reg[17]\,
      \coeff_reg[17]_1\(0) => coeff_r(5),
      \coeff_reg[17]_2\ => \coeff_reg[17]_0\,
      \out\(0) => coeff_r(4),
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(4)
    );
\sync_vec[5].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_140
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(6),
      Q(0) => Q(1),
      \coeff_reg[18]\(1 downto 0) => \coeff_reg[18]_0\(1 downto 0),
      \coeff_reg[18]_0\(0) => \coeff_reg[18]_1\(0),
      \coeff_reg[18]_1\ => \coeff_reg[18]\,
      \out\(0) => coeff_r(5),
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_142\ is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_142\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_142\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_142\ is
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_159
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(0) => pipe_rx_eq_lffs(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_160
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(0) => pipe_rx_eq_lffs(1)
    );
\sync_vec[2].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_161
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(0) => pipe_rx_eq_lffs(2)
    );
\sync_vec[3].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_162
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(0) => pipe_rx_eq_lffs(3)
    );
\sync_vec[4].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_163
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(0) => pipe_rx_eq_lffs(4)
    );
\sync_vec[5].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_164
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(0) => pipe_rx_eq_lffs(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_144\ is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_144\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_144\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_144\ is
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_150
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_151
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(1)
    );
\sync_vec[2].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_152
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(2)
    );
\sync_vec[3].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_153
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(3)
    );
\sync_vec[4].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_154
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(4)
    );
\sync_vec[5].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_155
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_167\ is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \coeff_reg[18]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \coeff_reg[17]\ : in STD_LOGIC;
    \coeff_reg[12]\ : in STD_LOGIC;
    \coeff_reg[15]\ : in STD_LOGIC;
    \coeff_reg[14]\ : in STD_LOGIC;
    \coeff_reg[16]\ : in STD_LOGIC;
    \coeff_reg[17]_0\ : in STD_LOGIC;
    \coeff_reg[13]\ : in STD_LOGIC;
    \coeff_reg[18]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \coeff_reg[18]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_167\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_167\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_167\ is
  signal coeff_r : STD_LOGIC_VECTOR ( 5 downto 1 );
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_176
     port map (
      CLK_PCLK => CLK_PCLK,
      D(1 downto 0) => D(1 downto 0),
      Q(1) => Q(2),
      Q(0) => Q(0),
      \coeff_reg[12]\ => \coeff_reg[12]\,
      \coeff_reg[13]\ => \coeff_reg[18]\,
      \coeff_reg[13]_0\ => \coeff_reg[17]\,
      \coeff_reg[13]_1\ => \coeff_reg[13]\,
      \out\(0) => coeff_r(1),
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_177
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(2),
      \coeff_reg[14]\ => \coeff_reg[18]\,
      \coeff_reg[14]_0\ => \coeff_reg[17]\,
      \coeff_reg[14]_1\(0) => coeff_r(2),
      \coeff_reg[14]_2\ => \coeff_reg[14]\,
      \out\(0) => coeff_r(1),
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(1)
    );
\sync_vec[2].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_178
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(3),
      \coeff_reg[15]\ => \coeff_reg[18]\,
      \coeff_reg[15]_0\ => \coeff_reg[17]\,
      \coeff_reg[15]_1\(0) => coeff_r(3),
      \coeff_reg[15]_2\ => \coeff_reg[15]\,
      \out\(0) => coeff_r(2),
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(2)
    );
\sync_vec[3].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_179
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(4),
      \coeff_reg[16]\ => \coeff_reg[18]\,
      \coeff_reg[16]_0\ => \coeff_reg[17]\,
      \coeff_reg[16]_1\(0) => coeff_r(4),
      \coeff_reg[16]_2\ => \coeff_reg[16]\,
      \out\(0) => coeff_r(3),
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(3)
    );
\sync_vec[4].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_180
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(5),
      \coeff_reg[17]\ => \coeff_reg[18]\,
      \coeff_reg[17]_0\ => \coeff_reg[17]\,
      \coeff_reg[17]_1\(0) => coeff_r(5),
      \coeff_reg[17]_2\ => \coeff_reg[17]_0\,
      \out\(0) => coeff_r(4),
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(4)
    );
\sync_vec[5].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_181
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(6),
      Q(0) => Q(1),
      \coeff_reg[18]\(1 downto 0) => \coeff_reg[18]_0\(1 downto 0),
      \coeff_reg[18]_0\(0) => \coeff_reg[18]_1\(0),
      \coeff_reg[18]_1\ => \coeff_reg[18]\,
      \out\(0) => coeff_r(5),
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_183\ is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_183\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_183\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_183\ is
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_200
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(0) => pipe_rx_eq_lffs(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_201
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(0) => pipe_rx_eq_lffs(1)
    );
\sync_vec[2].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_202
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(0) => pipe_rx_eq_lffs(2)
    );
\sync_vec[3].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_203
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(0) => pipe_rx_eq_lffs(3)
    );
\sync_vec[4].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_204
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(0) => pipe_rx_eq_lffs(4)
    );
\sync_vec[5].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_205
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(0) => pipe_rx_eq_lffs(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_185\ is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_185\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_185\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_185\ is
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_191
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_192
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(1)
    );
\sync_vec[2].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_193
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(2)
    );
\sync_vec[3].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_194
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(3)
    );
\sync_vec[4].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_195
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(4)
    );
\sync_vec[5].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_196
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_208\ is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \coeff_reg[18]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \coeff_reg[17]\ : in STD_LOGIC;
    \coeff_reg[12]\ : in STD_LOGIC;
    \coeff_reg[15]\ : in STD_LOGIC;
    \coeff_reg[14]\ : in STD_LOGIC;
    \coeff_reg[16]\ : in STD_LOGIC;
    \coeff_reg[17]_0\ : in STD_LOGIC;
    \coeff_reg[13]\ : in STD_LOGIC;
    \coeff_reg[18]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \coeff_reg[18]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_208\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_208\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_208\ is
  signal coeff_r : STD_LOGIC_VECTOR ( 5 downto 1 );
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_217
     port map (
      CLK_PCLK => CLK_PCLK,
      D(1 downto 0) => D(1 downto 0),
      Q(1) => Q(2),
      Q(0) => Q(0),
      \coeff_reg[12]\ => \coeff_reg[12]\,
      \coeff_reg[13]\ => \coeff_reg[18]\,
      \coeff_reg[13]_0\ => \coeff_reg[17]\,
      \coeff_reg[13]_1\ => \coeff_reg[13]\,
      \out\(0) => coeff_r(1),
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_218
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(2),
      \coeff_reg[14]\ => \coeff_reg[18]\,
      \coeff_reg[14]_0\ => \coeff_reg[17]\,
      \coeff_reg[14]_1\(0) => coeff_r(2),
      \coeff_reg[14]_2\ => \coeff_reg[14]\,
      \out\(0) => coeff_r(1),
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(1)
    );
\sync_vec[2].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_219
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(3),
      \coeff_reg[15]\ => \coeff_reg[18]\,
      \coeff_reg[15]_0\ => \coeff_reg[17]\,
      \coeff_reg[15]_1\(0) => coeff_r(3),
      \coeff_reg[15]_2\ => \coeff_reg[15]\,
      \out\(0) => coeff_r(2),
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(2)
    );
\sync_vec[3].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_220
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(4),
      \coeff_reg[16]\ => \coeff_reg[18]\,
      \coeff_reg[16]_0\ => \coeff_reg[17]\,
      \coeff_reg[16]_1\(0) => coeff_r(4),
      \coeff_reg[16]_2\ => \coeff_reg[16]\,
      \out\(0) => coeff_r(3),
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(3)
    );
\sync_vec[4].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_221
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(5),
      \coeff_reg[17]\ => \coeff_reg[18]\,
      \coeff_reg[17]_0\ => \coeff_reg[17]\,
      \coeff_reg[17]_1\(0) => coeff_r(5),
      \coeff_reg[17]_2\ => \coeff_reg[17]_0\,
      \out\(0) => coeff_r(4),
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(4)
    );
\sync_vec[5].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_222
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(6),
      Q(0) => Q(1),
      \coeff_reg[18]\(1 downto 0) => \coeff_reg[18]_0\(1 downto 0),
      \coeff_reg[18]_0\(0) => \coeff_reg[18]_1\(0),
      \coeff_reg[18]_1\ => \coeff_reg[18]\,
      \out\(0) => coeff_r(5),
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_224\ is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_224\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_224\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_224\ is
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_241
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(0) => pipe_rx_eq_lffs(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_242
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(0) => pipe_rx_eq_lffs(1)
    );
\sync_vec[2].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_243
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(0) => pipe_rx_eq_lffs(2)
    );
\sync_vec[3].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_244
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(0) => pipe_rx_eq_lffs(3)
    );
\sync_vec[4].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_245
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(0) => pipe_rx_eq_lffs(4)
    );
\sync_vec[5].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_246
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(0) => pipe_rx_eq_lffs(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_226\ is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_226\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_226\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_226\ is
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_232
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_233
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(1)
    );
\sync_vec[2].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_234
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(2)
    );
\sync_vec[3].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_235
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(3)
    );
\sync_vec[4].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_236
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(4)
    );
\sync_vec[5].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_237
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_249\ is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \coeff_reg[18]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \coeff_reg[17]\ : in STD_LOGIC;
    \coeff_reg[12]\ : in STD_LOGIC;
    \coeff_reg[15]\ : in STD_LOGIC;
    \coeff_reg[14]\ : in STD_LOGIC;
    \coeff_reg[16]\ : in STD_LOGIC;
    \coeff_reg[17]_0\ : in STD_LOGIC;
    \coeff_reg[13]\ : in STD_LOGIC;
    \coeff_reg[18]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \coeff_reg[18]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_249\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_249\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_249\ is
  signal coeff_r : STD_LOGIC_VECTOR ( 5 downto 1 );
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_258
     port map (
      CLK_PCLK => CLK_PCLK,
      D(1 downto 0) => D(1 downto 0),
      Q(1) => Q(2),
      Q(0) => Q(0),
      \coeff_reg[12]\ => \coeff_reg[12]\,
      \coeff_reg[13]\ => \coeff_reg[18]\,
      \coeff_reg[13]_0\ => \coeff_reg[17]\,
      \coeff_reg[13]_1\ => \coeff_reg[13]\,
      \out\(0) => coeff_r(1),
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_259
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(2),
      \coeff_reg[14]\ => \coeff_reg[18]\,
      \coeff_reg[14]_0\ => \coeff_reg[17]\,
      \coeff_reg[14]_1\(0) => coeff_r(2),
      \coeff_reg[14]_2\ => \coeff_reg[14]\,
      \out\(0) => coeff_r(1),
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(1)
    );
\sync_vec[2].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_260
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(3),
      \coeff_reg[15]\ => \coeff_reg[18]\,
      \coeff_reg[15]_0\ => \coeff_reg[17]\,
      \coeff_reg[15]_1\(0) => coeff_r(3),
      \coeff_reg[15]_2\ => \coeff_reg[15]\,
      \out\(0) => coeff_r(2),
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(2)
    );
\sync_vec[3].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_261
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(4),
      \coeff_reg[16]\ => \coeff_reg[18]\,
      \coeff_reg[16]_0\ => \coeff_reg[17]\,
      \coeff_reg[16]_1\(0) => coeff_r(4),
      \coeff_reg[16]_2\ => \coeff_reg[16]\,
      \out\(0) => coeff_r(3),
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(3)
    );
\sync_vec[4].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_262
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(5),
      \coeff_reg[17]\ => \coeff_reg[18]\,
      \coeff_reg[17]_0\ => \coeff_reg[17]\,
      \coeff_reg[17]_1\(0) => coeff_r(5),
      \coeff_reg[17]_2\ => \coeff_reg[17]_0\,
      \out\(0) => coeff_r(4),
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(4)
    );
\sync_vec[5].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_263
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(6),
      Q(0) => Q(1),
      \coeff_reg[18]\(1 downto 0) => \coeff_reg[18]_0\(1 downto 0),
      \coeff_reg[18]_0\(0) => \coeff_reg[18]_1\(0),
      \coeff_reg[18]_1\ => \coeff_reg[18]\,
      \out\(0) => coeff_r(5),
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_265\ is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_265\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_265\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_265\ is
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_282
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(0) => pipe_rx_eq_lffs(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_283
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(0) => pipe_rx_eq_lffs(1)
    );
\sync_vec[2].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_284
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(0) => pipe_rx_eq_lffs(2)
    );
\sync_vec[3].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_285
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(0) => pipe_rx_eq_lffs(3)
    );
\sync_vec[4].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_286
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(0) => pipe_rx_eq_lffs(4)
    );
\sync_vec[5].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_287
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(0) => pipe_rx_eq_lffs(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_267\ is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_267\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_267\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_267\ is
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_273
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_274
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(1)
    );
\sync_vec[2].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_275
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(2)
    );
\sync_vec[3].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_276
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(3)
    );
\sync_vec[4].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_277
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(4)
    );
\sync_vec[5].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_278
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_290\ is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \coeff_reg[18]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \coeff_reg[17]\ : in STD_LOGIC;
    \coeff_reg[12]\ : in STD_LOGIC;
    \coeff_reg[15]\ : in STD_LOGIC;
    \coeff_reg[14]\ : in STD_LOGIC;
    \coeff_reg[16]\ : in STD_LOGIC;
    \coeff_reg[17]_0\ : in STD_LOGIC;
    \coeff_reg[13]\ : in STD_LOGIC;
    \coeff_reg[18]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \coeff_reg[18]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_290\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_290\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_290\ is
  signal coeff_r : STD_LOGIC_VECTOR ( 5 downto 1 );
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_299
     port map (
      CLK_PCLK => CLK_PCLK,
      D(1 downto 0) => D(1 downto 0),
      Q(1) => Q(2),
      Q(0) => Q(0),
      \coeff_reg[12]\ => \coeff_reg[12]\,
      \coeff_reg[13]\ => \coeff_reg[18]\,
      \coeff_reg[13]_0\ => \coeff_reg[17]\,
      \coeff_reg[13]_1\ => \coeff_reg[13]\,
      \out\(0) => coeff_r(1),
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_300
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(2),
      \coeff_reg[14]\ => \coeff_reg[18]\,
      \coeff_reg[14]_0\ => \coeff_reg[17]\,
      \coeff_reg[14]_1\(0) => coeff_r(2),
      \coeff_reg[14]_2\ => \coeff_reg[14]\,
      \out\(0) => coeff_r(1),
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(1)
    );
\sync_vec[2].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_301
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(3),
      \coeff_reg[15]\ => \coeff_reg[18]\,
      \coeff_reg[15]_0\ => \coeff_reg[17]\,
      \coeff_reg[15]_1\(0) => coeff_r(3),
      \coeff_reg[15]_2\ => \coeff_reg[15]\,
      \out\(0) => coeff_r(2),
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(2)
    );
\sync_vec[3].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_302
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(4),
      \coeff_reg[16]\ => \coeff_reg[18]\,
      \coeff_reg[16]_0\ => \coeff_reg[17]\,
      \coeff_reg[16]_1\(0) => coeff_r(4),
      \coeff_reg[16]_2\ => \coeff_reg[16]\,
      \out\(0) => coeff_r(3),
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(3)
    );
\sync_vec[4].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_303
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(5),
      \coeff_reg[17]\ => \coeff_reg[18]\,
      \coeff_reg[17]_0\ => \coeff_reg[17]\,
      \coeff_reg[17]_1\(0) => coeff_r(5),
      \coeff_reg[17]_2\ => \coeff_reg[17]_0\,
      \out\(0) => coeff_r(4),
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(4)
    );
\sync_vec[5].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_304
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(6),
      Q(0) => Q(1),
      \coeff_reg[18]\(1 downto 0) => \coeff_reg[18]_0\(1 downto 0),
      \coeff_reg[18]_0\(0) => \coeff_reg[18]_1\(0),
      \coeff_reg[18]_1\ => \coeff_reg[18]\,
      \out\(0) => coeff_r(5),
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_306\ is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_306\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_306\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_306\ is
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_323
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(0) => pipe_rx_eq_lffs(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_324
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(0) => pipe_rx_eq_lffs(1)
    );
\sync_vec[2].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_325
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(0) => pipe_rx_eq_lffs(2)
    );
\sync_vec[3].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_326
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(0) => pipe_rx_eq_lffs(3)
    );
\sync_vec[4].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_327
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(0) => pipe_rx_eq_lffs(4)
    );
\sync_vec[5].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_328
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(0) => pipe_rx_eq_lffs(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_308\ is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_308\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_308\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_308\ is
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_314
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_315
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(1)
    );
\sync_vec[2].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_316
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(2)
    );
\sync_vec[3].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_317
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(3)
    );
\sync_vec[4].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_318
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(4)
    );
\sync_vec[5].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_319
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_331\ is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \coeff_reg[18]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \coeff_reg[17]\ : in STD_LOGIC;
    \coeff_reg[12]\ : in STD_LOGIC;
    \coeff_reg[15]\ : in STD_LOGIC;
    \coeff_reg[14]\ : in STD_LOGIC;
    \coeff_reg[16]\ : in STD_LOGIC;
    \coeff_reg[17]_0\ : in STD_LOGIC;
    \coeff_reg[13]\ : in STD_LOGIC;
    \coeff_reg[18]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \coeff_reg[18]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_331\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_331\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_331\ is
  signal coeff_r : STD_LOGIC_VECTOR ( 5 downto 1 );
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_340
     port map (
      CLK_PCLK => CLK_PCLK,
      D(1 downto 0) => D(1 downto 0),
      Q(1) => Q(2),
      Q(0) => Q(0),
      \coeff_reg[12]\ => \coeff_reg[12]\,
      \coeff_reg[13]\ => \coeff_reg[18]\,
      \coeff_reg[13]_0\ => \coeff_reg[17]\,
      \coeff_reg[13]_1\ => \coeff_reg[13]\,
      \out\(0) => coeff_r(1),
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_341
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(2),
      \coeff_reg[14]\ => \coeff_reg[18]\,
      \coeff_reg[14]_0\ => \coeff_reg[17]\,
      \coeff_reg[14]_1\(0) => coeff_r(2),
      \coeff_reg[14]_2\ => \coeff_reg[14]\,
      \out\(0) => coeff_r(1),
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(1)
    );
\sync_vec[2].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_342
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(3),
      \coeff_reg[15]\ => \coeff_reg[18]\,
      \coeff_reg[15]_0\ => \coeff_reg[17]\,
      \coeff_reg[15]_1\(0) => coeff_r(3),
      \coeff_reg[15]_2\ => \coeff_reg[15]\,
      \out\(0) => coeff_r(2),
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(2)
    );
\sync_vec[3].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_343
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(4),
      \coeff_reg[16]\ => \coeff_reg[18]\,
      \coeff_reg[16]_0\ => \coeff_reg[17]\,
      \coeff_reg[16]_1\(0) => coeff_r(4),
      \coeff_reg[16]_2\ => \coeff_reg[16]\,
      \out\(0) => coeff_r(3),
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(3)
    );
\sync_vec[4].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_344
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(5),
      \coeff_reg[17]\ => \coeff_reg[18]\,
      \coeff_reg[17]_0\ => \coeff_reg[17]\,
      \coeff_reg[17]_1\(0) => coeff_r(5),
      \coeff_reg[17]_2\ => \coeff_reg[17]_0\,
      \out\(0) => coeff_r(4),
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(4)
    );
\sync_vec[5].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_345
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(6),
      Q(0) => Q(1),
      \coeff_reg[18]\(1 downto 0) => \coeff_reg[18]_0\(1 downto 0),
      \coeff_reg[18]_0\(0) => \coeff_reg[18]_1\(0),
      \coeff_reg[18]_1\ => \coeff_reg[18]\,
      \out\(0) => coeff_r(5),
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_347\ is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_347\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_347\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_347\ is
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_364
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(0) => pipe_rx_eq_lffs(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_365
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(0) => pipe_rx_eq_lffs(1)
    );
\sync_vec[2].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_366
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(0) => pipe_rx_eq_lffs(2)
    );
\sync_vec[3].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_367
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(0) => pipe_rx_eq_lffs(3)
    );
\sync_vec[4].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_368
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(0) => pipe_rx_eq_lffs(4)
    );
\sync_vec[5].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_369
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(0) => pipe_rx_eq_lffs(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_349\ is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_349\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_349\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_349\ is
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_355
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_356
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(1)
    );
\sync_vec[2].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_357
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(2)
    );
\sync_vec[3].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_358
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(3)
    );
\sync_vec[4].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_359
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(4)
    );
\sync_vec[5].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_360
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_372\ is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \coeff_reg[18]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \coeff_reg[17]\ : in STD_LOGIC;
    \coeff_reg[12]\ : in STD_LOGIC;
    \coeff_reg[15]\ : in STD_LOGIC;
    \coeff_reg[14]\ : in STD_LOGIC;
    \coeff_reg[16]\ : in STD_LOGIC;
    \coeff_reg[17]_0\ : in STD_LOGIC;
    \coeff_reg[13]\ : in STD_LOGIC;
    \coeff_reg[18]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \coeff_reg[18]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_372\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_372\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_372\ is
  signal coeff_r : STD_LOGIC_VECTOR ( 5 downto 1 );
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_381
     port map (
      CLK_PCLK => CLK_PCLK,
      D(1 downto 0) => D(1 downto 0),
      Q(1) => Q(2),
      Q(0) => Q(0),
      \coeff_reg[12]\ => \coeff_reg[12]\,
      \coeff_reg[13]\ => \coeff_reg[18]\,
      \coeff_reg[13]_0\ => \coeff_reg[17]\,
      \coeff_reg[13]_1\ => \coeff_reg[13]\,
      \out\(0) => coeff_r(1),
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_382
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(2),
      \coeff_reg[14]\ => \coeff_reg[18]\,
      \coeff_reg[14]_0\ => \coeff_reg[17]\,
      \coeff_reg[14]_1\(0) => coeff_r(2),
      \coeff_reg[14]_2\ => \coeff_reg[14]\,
      \out\(0) => coeff_r(1),
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(1)
    );
\sync_vec[2].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_383
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(3),
      \coeff_reg[15]\ => \coeff_reg[18]\,
      \coeff_reg[15]_0\ => \coeff_reg[17]\,
      \coeff_reg[15]_1\(0) => coeff_r(3),
      \coeff_reg[15]_2\ => \coeff_reg[15]\,
      \out\(0) => coeff_r(2),
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(2)
    );
\sync_vec[3].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_384
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(4),
      \coeff_reg[16]\ => \coeff_reg[18]\,
      \coeff_reg[16]_0\ => \coeff_reg[17]\,
      \coeff_reg[16]_1\(0) => coeff_r(4),
      \coeff_reg[16]_2\ => \coeff_reg[16]\,
      \out\(0) => coeff_r(3),
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(3)
    );
\sync_vec[4].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_385
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(5),
      \coeff_reg[17]\ => \coeff_reg[18]\,
      \coeff_reg[17]_0\ => \coeff_reg[17]\,
      \coeff_reg[17]_1\(0) => coeff_r(5),
      \coeff_reg[17]_2\ => \coeff_reg[17]_0\,
      \out\(0) => coeff_r(4),
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(4)
    );
\sync_vec[5].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_386
     port map (
      CLK_PCLK => CLK_PCLK,
      D(0) => D(6),
      Q(0) => Q(1),
      \coeff_reg[18]\(1 downto 0) => \coeff_reg[18]_0\(1 downto 0),
      \coeff_reg[18]_0\(0) => \coeff_reg[18]_1\(0),
      \coeff_reg[18]_1\ => \coeff_reg[18]\,
      \out\(0) => coeff_r(5),
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_388\ is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_388\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_388\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_388\ is
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_405
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(0) => pipe_rx_eq_lffs(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_406
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(0) => pipe_rx_eq_lffs(1)
    );
\sync_vec[2].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_407
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(0) => pipe_rx_eq_lffs(2)
    );
\sync_vec[3].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_408
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(0) => pipe_rx_eq_lffs(3)
    );
\sync_vec[4].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_409
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(0) => pipe_rx_eq_lffs(4)
    );
\sync_vec[5].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_410
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(0) => pipe_rx_eq_lffs(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_390\ is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_390\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_390\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_390\ is
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_396
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_397
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(1)
    );
\sync_vec[2].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_398
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(2)
    );
\sync_vec[3].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_399
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(3)
    );
\sync_vec[4].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_400
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(4)
    );
\sync_vec[5].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_401
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(0) => pipe_tx_eqdeemph(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized2\ is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqpreset : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized2\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized2\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized2\ is
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_115
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eqpreset(0) => pipe_rx_eqpreset(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_116
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eqpreset(0) => pipe_rx_eqpreset(1)
    );
\sync_vec[2].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_117
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eqpreset(0) => pipe_rx_eqpreset(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized2_143\ is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqpreset : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized2_143\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized2_143\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized2_143\ is
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_156
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eqpreset(0) => pipe_rx_eqpreset(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_157
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eqpreset(0) => pipe_rx_eqpreset(1)
    );
\sync_vec[2].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_158
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eqpreset(0) => pipe_rx_eqpreset(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized2_184\ is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqpreset : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized2_184\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized2_184\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized2_184\ is
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_197
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eqpreset(0) => pipe_rx_eqpreset(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_198
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eqpreset(0) => pipe_rx_eqpreset(1)
    );
\sync_vec[2].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_199
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eqpreset(0) => pipe_rx_eqpreset(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized2_225\ is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqpreset : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized2_225\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized2_225\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized2_225\ is
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_238
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eqpreset(0) => pipe_rx_eqpreset(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_239
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eqpreset(0) => pipe_rx_eqpreset(1)
    );
\sync_vec[2].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_240
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eqpreset(0) => pipe_rx_eqpreset(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized2_266\ is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqpreset : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized2_266\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized2_266\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized2_266\ is
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_279
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eqpreset(0) => pipe_rx_eqpreset(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_280
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eqpreset(0) => pipe_rx_eqpreset(1)
    );
\sync_vec[2].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_281
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eqpreset(0) => pipe_rx_eqpreset(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized2_307\ is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqpreset : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized2_307\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized2_307\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized2_307\ is
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_320
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eqpreset(0) => pipe_rx_eqpreset(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_321
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eqpreset(0) => pipe_rx_eqpreset(1)
    );
\sync_vec[2].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_322
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eqpreset(0) => pipe_rx_eqpreset(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized2_348\ is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqpreset : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized2_348\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized2_348\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized2_348\ is
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_361
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eqpreset(0) => pipe_rx_eqpreset(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_362
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eqpreset(0) => pipe_rx_eqpreset(1)
    );
\sync_vec[2].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_363
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eqpreset(0) => pipe_rx_eqpreset(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized2_389\ is
  port (
    CLK_PCLK : in STD_LOGIC;
    pipe_rx_eqpreset : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized2_389\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized2_389\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized2_389\ is
begin
\sync_vec[0].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_402
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eqpreset(0) => pipe_rx_eqpreset(0)
    );
\sync_vec[1].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_403
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eqpreset(0) => pipe_rx_eqpreset(1)
    );
\sync_vec[2].sync_cell_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell_404
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eqpreset(0) => pipe_rx_eqpreset(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized3\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cpllreset_cnt_reg[2]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sync_reg[0]\ : in STD_LOGIC;
    GT_CPLLLOCK : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized3\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized3\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized3\ is
begin
\sync_vec[0].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_82\
     port map (
      GT_CPLLLOCK(0) => GT_CPLLLOCK(0),
      Q(2 downto 0) => Q(2 downto 0),
      \cpllreset_cnt_reg[2]\ => \cpllreset_cnt_reg[2]\,
      \out\(0) => \out\(0),
      \sync_reg[3]_0\ => \sync_reg[0]\
    );
\sync_vec[1].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_83\
     port map (
      GT_CPLLLOCK(0) => GT_CPLLLOCK(1),
      \sync_reg[0]_0\ => \sync_reg[0]\
    );
\sync_vec[2].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_84\
     port map (
      GT_CPLLLOCK(0) => GT_CPLLLOCK(2),
      \sync_reg[3]_0\ => \sync_reg[0]\
    );
\sync_vec[3].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_85\
     port map (
      GT_CPLLLOCK(0) => GT_CPLLLOCK(3),
      \sync_reg[0]_0\ => \sync_reg[0]\
    );
\sync_vec[4].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_86\
     port map (
      GT_CPLLLOCK(0) => GT_CPLLLOCK(4),
      \sync_reg[3]_0\ => \sync_reg[0]\
    );
\sync_vec[5].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_87\
     port map (
      GT_CPLLLOCK(0) => GT_CPLLLOCK(5),
      \sync_reg[0]_0\ => \sync_reg[0]\
    );
\sync_vec[6].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_88\
     port map (
      GT_CPLLLOCK(0) => GT_CPLLLOCK(6),
      \sync_reg[3]_0\ => \sync_reg[0]\
    );
\sync_vec[7].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_89\
     port map (
      GT_CPLLLOCK(0) => GT_CPLLLOCK(7),
      \sync_reg[0]_0\ => \sync_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized3_21\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    fsm25_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_fsm_reg[0]\ : in STD_LOGIC;
    \FSM_onehot_fsm_reg[0]_0\ : in STD_LOGIC;
    qpll1lock_r : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sync_reg[0]\ : in STD_LOGIC;
    gt_gtpowergood : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized3_21\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized3_21\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized3_21\ is
  signal gtpowergood_r : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \sync_vec[0].sync_cell_i_n_0\ : STD_LOGIC;
begin
\sync_vec[0].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_74\
     port map (
      \FSM_onehot_fsm[1]_i_2\(2 downto 1) => gtpowergood_r(7 downto 6),
      \FSM_onehot_fsm[1]_i_2\(0) => gtpowergood_r(1),
      gt_gtpowergood(0) => gt_gtpowergood(0),
      qpll1lock_r(1 downto 0) => qpll1lock_r(1 downto 0),
      \sync_reg[3]_0\ => \sync_vec[0].sync_cell_i_n_0\,
      \sync_reg[3]_1\ => \sync_reg[0]\
    );
\sync_vec[1].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_75\
     port map (
      gt_gtpowergood(0) => gt_gtpowergood(1),
      \out\(0) => gtpowergood_r(1),
      \sync_reg[0]_0\ => \sync_reg[0]\
    );
\sync_vec[2].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_76\
     port map (
      gt_gtpowergood(0) => gt_gtpowergood(2),
      \out\(0) => gtpowergood_r(2),
      \sync_reg[3]_0\ => \sync_reg[0]\
    );
\sync_vec[3].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_77\
     port map (
      gt_gtpowergood(0) => gt_gtpowergood(3),
      \out\(0) => gtpowergood_r(3),
      \sync_reg[0]_0\ => \sync_reg[0]\
    );
\sync_vec[4].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_78\
     port map (
      gt_gtpowergood(0) => gt_gtpowergood(4),
      \out\(0) => gtpowergood_r(4),
      \sync_reg[3]_0\ => \sync_reg[0]\
    );
\sync_vec[5].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_79\
     port map (
      D(0) => D(0),
      \FSM_onehot_fsm[1]_i_2_0\(2 downto 0) => gtpowergood_r(4 downto 2),
      \FSM_onehot_fsm_reg[0]\ => \FSM_onehot_fsm_reg[0]\,
      \FSM_onehot_fsm_reg[0]_0\ => \FSM_onehot_fsm_reg[0]_0\,
      \FSM_onehot_fsm_reg[0]_1\ => \sync_vec[0].sync_cell_i_n_0\,
      Q(0) => Q(0),
      fsm25_out => fsm25_out,
      gt_gtpowergood(0) => gt_gtpowergood(5),
      \sync_reg[0]_0\ => \sync_reg[0]\
    );
\sync_vec[6].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_80\
     port map (
      gt_gtpowergood(0) => gt_gtpowergood(6),
      \out\(0) => gtpowergood_r(6),
      \sync_reg[3]_0\ => \sync_reg[0]\
    );
\sync_vec[7].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_81\
     port map (
      gt_gtpowergood(0) => gt_gtpowergood(7),
      \out\(0) => gtpowergood_r(7),
      \sync_reg[0]_0\ => \sync_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized3_22\ is
  port (
    \fsm_reg[2]\ : out STD_LOGIC;
    in8 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    phy_rst_fsm : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \txsync_done_a__6\ : in STD_LOGIC;
    \sync_reg[0]\ : in STD_LOGIC;
    gt_phystatus : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized3_22\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized3_22\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized3_22\ is
  signal phystatus_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sync_vec[3].sync_cell_i_n_0\ : STD_LOGIC;
begin
\sync_vec[0].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_66\
     port map (
      gt_phystatus(0) => gt_phystatus(0),
      \out\(0) => phystatus_r(0),
      \sync_reg[3]_0\ => \sync_reg[0]\
    );
\sync_vec[1].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_67\
     port map (
      gt_phystatus(0) => gt_phystatus(1),
      \out\(0) => phystatus_r(1),
      \sync_reg[0]_0\ => \sync_reg[0]\
    );
\sync_vec[2].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_68\
     port map (
      gt_phystatus(0) => gt_phystatus(2),
      \out\(0) => phystatus_r(2),
      \sync_reg[3]_0\ => \sync_reg[0]\
    );
\sync_vec[3].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_69\
     port map (
      \fsm[2]_i_3\(2 downto 0) => phystatus_r(2 downto 0),
      gt_phystatus(0) => gt_phystatus(3),
      \sync_reg[0]_0\ => \sync_reg[0]\,
      \sync_reg[3]_0\ => \sync_vec[3].sync_cell_i_n_0\
    );
\sync_vec[4].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_70\
     port map (
      D(1 downto 0) => D(1 downto 0),
      \FSM_onehot_fsm_reg[7]\(2 downto 0) => phystatus_r(7 downto 5),
      \FSM_onehot_fsm_reg[7]_0\ => \sync_vec[3].sync_cell_i_n_0\,
      Q(2 downto 0) => Q(2 downto 0),
      \fsm_reg[1]\(0) => \fsm_reg[1]\(0),
      \fsm_reg[2]\ => \fsm_reg[2]\,
      gt_phystatus(0) => gt_phystatus(4),
      \out\(0) => \out\(0),
      phy_rst_fsm(0) => phy_rst_fsm(0),
      \sync_reg[3]_0\ => in8,
      \sync_reg[3]_1\ => \sync_reg[0]\,
      \txsync_done_a__6\ => \txsync_done_a__6\
    );
\sync_vec[5].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_71\
     port map (
      gt_phystatus(0) => gt_phystatus(5),
      \out\(0) => phystatus_r(5),
      \sync_reg[0]_0\ => \sync_reg[0]\
    );
\sync_vec[6].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_72\
     port map (
      gt_phystatus(0) => gt_phystatus(6),
      \out\(0) => phystatus_r(6),
      \sync_reg[3]_0\ => \sync_reg[0]\
    );
\sync_vec[7].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_73\
     port map (
      gt_phystatus(0) => gt_phystatus(7),
      \out\(0) => phystatus_r(7),
      \sync_reg[0]_0\ => \sync_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized3_25\ is
  port (
    \sync_reg[3]\ : out STD_LOGIC;
    \sync_reg[3]_0\ : out STD_LOGIC;
    \sync_reg[0]\ : in STD_LOGIC;
    gt_rxresetdone : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized3_25\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized3_25\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized3_25\ is
  signal rxresetdone_r : STD_LOGIC_VECTOR ( 6 downto 0 );
begin
\sync_vec[0].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_53\
     port map (
      gt_rxresetdone(0) => gt_rxresetdone(0),
      \out\(0) => rxresetdone_r(0),
      \sync_reg[3]_0\ => \sync_reg[0]\
    );
\sync_vec[1].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_54\
     port map (
      gt_rxresetdone(0) => gt_rxresetdone(1),
      \out\(0) => rxresetdone_r(1),
      \sync_reg[0]_0\ => \sync_reg[0]\
    );
\sync_vec[2].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_55\
     port map (
      gt_rxresetdone(0) => gt_rxresetdone(2),
      \out\(0) => rxresetdone_r(2),
      \sync_reg[3]_0\ => \sync_reg[0]\
    );
\sync_vec[3].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_56\
     port map (
      \FSM_onehot_fsm[4]_i_2\(2 downto 0) => rxresetdone_r(2 downto 0),
      gt_rxresetdone(0) => gt_rxresetdone(3),
      \sync_reg[0]_0\ => \sync_reg[0]\,
      \sync_reg[3]_0\ => \sync_reg[3]\
    );
\sync_vec[4].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_57\
     port map (
      gt_rxresetdone(0) => gt_rxresetdone(4),
      \out\(0) => rxresetdone_r(4),
      \sync_reg[3]_0\ => \sync_reg[0]\
    );
\sync_vec[5].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_58\
     port map (
      gt_rxresetdone(0) => gt_rxresetdone(5),
      \out\(0) => rxresetdone_r(5),
      \sync_reg[0]_0\ => \sync_reg[0]\
    );
\sync_vec[6].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_59\
     port map (
      gt_rxresetdone(0) => gt_rxresetdone(6),
      \out\(0) => rxresetdone_r(6),
      \sync_reg[3]_0\ => \sync_reg[0]\
    );
\sync_vec[7].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_60\
     port map (
      \FSM_onehot_fsm[4]_i_2\(2 downto 0) => rxresetdone_r(6 downto 4),
      gt_rxresetdone(0) => gt_rxresetdone(7),
      \sync_reg[0]_0\ => \sync_reg[0]\,
      \sync_reg[3]_0\ => \sync_reg[3]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized3_26\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[3]_0\ : out STD_LOGIC;
    \FSM_onehot_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    phy_rst_fsm : in STD_LOGIC_VECTOR ( 2 downto 0 );
    in8 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \resetdone_a__0\ : in STD_LOGIC;
    \sync_reg[0]\ : in STD_LOGIC;
    RST_TXPROGDIVRESETDONE : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized3_26\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized3_26\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized3_26\ is
begin
\sync_vec[0].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_45\
     port map (
      D(0) => D(0),
      \FSM_onehot_fsm_reg[3]\(0) => \FSM_onehot_fsm_reg[3]\(0),
      Q(1 downto 0) => Q(1 downto 0),
      RST_TXPROGDIVRESETDONE(0) => RST_TXPROGDIVRESETDONE(0),
      in8 => in8,
      \out\(0) => \out\(0),
      phy_rst_fsm(2 downto 0) => phy_rst_fsm(2 downto 0),
      \resetdone_a__0\ => \resetdone_a__0\,
      \sync_reg[3]_0\(0) => \sync_reg[3]\(0),
      \sync_reg[3]_1\ => \sync_reg[3]_0\,
      \sync_reg[3]_2\ => \sync_reg[0]\
    );
\sync_vec[1].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_46\
     port map (
      RST_TXPROGDIVRESETDONE(0) => RST_TXPROGDIVRESETDONE(1),
      \sync_reg[0]_0\ => \sync_reg[0]\
    );
\sync_vec[2].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_47\
     port map (
      RST_TXPROGDIVRESETDONE(0) => RST_TXPROGDIVRESETDONE(2),
      \sync_reg[3]_0\ => \sync_reg[0]\
    );
\sync_vec[3].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_48\
     port map (
      RST_TXPROGDIVRESETDONE(0) => RST_TXPROGDIVRESETDONE(3),
      \sync_reg[0]_0\ => \sync_reg[0]\
    );
\sync_vec[4].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_49\
     port map (
      RST_TXPROGDIVRESETDONE(0) => RST_TXPROGDIVRESETDONE(4),
      \sync_reg[3]_0\ => \sync_reg[0]\
    );
\sync_vec[5].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_50\
     port map (
      RST_TXPROGDIVRESETDONE(0) => RST_TXPROGDIVRESETDONE(5),
      \sync_reg[0]_0\ => \sync_reg[0]\
    );
\sync_vec[6].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_51\
     port map (
      RST_TXPROGDIVRESETDONE(0) => RST_TXPROGDIVRESETDONE(6),
      \sync_reg[3]_0\ => \sync_reg[0]\
    );
\sync_vec[7].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_52\
     port map (
      RST_TXPROGDIVRESETDONE(0) => RST_TXPROGDIVRESETDONE(7),
      \sync_reg[0]_0\ => \sync_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized3_27\ is
  port (
    \resetdone_a__0\ : out STD_LOGIC;
    \FSM_onehot_fsm_reg[4]\ : in STD_LOGIC;
    \FSM_onehot_fsm_reg[4]_0\ : in STD_LOGIC;
    \sync_reg[0]\ : in STD_LOGIC;
    gt_txresetdone : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized3_27\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized3_27\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized3_27\ is
  signal \sync_vec[1].sync_cell_i_n_0\ : STD_LOGIC;
  signal txresetdone_r : STD_LOGIC_VECTOR ( 6 downto 0 );
begin
\sync_vec[0].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_37\
     port map (
      gt_txresetdone(0) => gt_txresetdone(0),
      \out\(0) => txresetdone_r(0),
      \sync_reg[3]_0\ => \sync_reg[0]\
    );
\sync_vec[1].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_38\
     port map (
      \FSM_onehot_fsm[4]_i_2\(2 downto 1) => txresetdone_r(3 downto 2),
      \FSM_onehot_fsm[4]_i_2\(0) => txresetdone_r(0),
      gt_txresetdone(0) => gt_txresetdone(1),
      \sync_reg[0]_0\ => \sync_reg[0]\,
      \sync_reg[3]_0\ => \sync_vec[1].sync_cell_i_n_0\
    );
\sync_vec[2].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_39\
     port map (
      gt_txresetdone(0) => gt_txresetdone(2),
      \out\(0) => txresetdone_r(2),
      \sync_reg[3]_0\ => \sync_reg[0]\
    );
\sync_vec[3].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_40\
     port map (
      gt_txresetdone(0) => gt_txresetdone(3),
      \out\(0) => txresetdone_r(3),
      \sync_reg[0]_0\ => \sync_reg[0]\
    );
\sync_vec[4].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_41\
     port map (
      gt_txresetdone(0) => gt_txresetdone(4),
      \out\(0) => txresetdone_r(4),
      \sync_reg[3]_0\ => \sync_reg[0]\
    );
\sync_vec[5].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_42\
     port map (
      gt_txresetdone(0) => gt_txresetdone(5),
      \out\(0) => txresetdone_r(5),
      \sync_reg[0]_0\ => \sync_reg[0]\
    );
\sync_vec[6].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_43\
     port map (
      gt_txresetdone(0) => gt_txresetdone(6),
      \out\(0) => txresetdone_r(6),
      \sync_reg[3]_0\ => \sync_reg[0]\
    );
\sync_vec[7].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_44\
     port map (
      \FSM_onehot_fsm[4]_i_2_0\(2 downto 0) => txresetdone_r(6 downto 4),
      \FSM_onehot_fsm_reg[4]\ => \sync_vec[1].sync_cell_i_n_0\,
      \FSM_onehot_fsm_reg[4]_0\ => \FSM_onehot_fsm_reg[4]\,
      \FSM_onehot_fsm_reg[4]_1\ => \FSM_onehot_fsm_reg[4]_0\,
      gt_txresetdone(0) => gt_txresetdone(7),
      \resetdone_a__0\ => \resetdone_a__0\,
      \sync_reg[0]_0\ => \sync_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized3_28\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \txsync_done_a__6\ : out STD_LOGIC;
    \FSM_onehot_fsm_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    phy_rst_fsm : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \fsm_reg[1]\ : in STD_LOGIC;
    \resetdone_a__0\ : in STD_LOGIC;
    \fsm_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_fsm_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    fsm25_out : in STD_LOGIC;
    \sync_reg[0]\ : in STD_LOGIC;
    RST_TXSYNC_DONE : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized3_28\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized3_28\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized3_28\ is
  signal \sync_vec[1].sync_cell_i_n_0\ : STD_LOGIC;
  signal txsync_done_r : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\sync_vec[0].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_29\
     port map (
      RST_TXSYNC_DONE(0) => RST_TXSYNC_DONE(0),
      \out\(0) => txsync_done_r(0),
      \sync_reg[3]_0\ => \sync_reg[0]\
    );
\sync_vec[1].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_30\
     port map (
      \FSM_onehot_fsm[6]_i_2\(2 downto 1) => txsync_done_r(3 downto 2),
      \FSM_onehot_fsm[6]_i_2\(0) => txsync_done_r(0),
      RST_TXSYNC_DONE(0) => RST_TXSYNC_DONE(1),
      \sync_reg[0]_0\ => \sync_reg[0]\,
      \sync_reg[3]_0\ => \sync_vec[1].sync_cell_i_n_0\
    );
\sync_vec[2].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_31\
     port map (
      RST_TXSYNC_DONE(0) => RST_TXSYNC_DONE(2),
      \out\(0) => txsync_done_r(2),
      \sync_reg[3]_0\ => \sync_reg[0]\
    );
\sync_vec[3].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_32\
     port map (
      RST_TXSYNC_DONE(0) => RST_TXSYNC_DONE(3),
      \out\(0) => txsync_done_r(3),
      \sync_reg[0]_0\ => \sync_reg[0]\
    );
\sync_vec[4].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_33\
     port map (
      D(1 downto 0) => D(1 downto 0),
      \FSM_onehot_fsm_reg[4]\(2 downto 0) => txsync_done_r(7 downto 5),
      \FSM_onehot_fsm_reg[4]_0\(1 downto 0) => \FSM_onehot_fsm_reg[4]\(1 downto 0),
      \FSM_onehot_fsm_reg[4]_1\ => \sync_vec[1].sync_cell_i_n_0\,
      \FSM_onehot_fsm_reg[5]\(1 downto 0) => \FSM_onehot_fsm_reg[5]\(1 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      RST_TXSYNC_DONE(0) => RST_TXSYNC_DONE(4),
      fsm25_out => fsm25_out,
      \fsm_reg[0]\ => \fsm_reg[0]\,
      \fsm_reg[1]\ => \fsm_reg[1]\,
      phy_rst_fsm(2 downto 0) => phy_rst_fsm(2 downto 0),
      \resetdone_a__0\ => \resetdone_a__0\,
      \sync_reg[3]_0\ => \txsync_done_a__6\,
      \sync_reg[3]_1\ => \sync_reg[0]\
    );
\sync_vec[5].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_34\
     port map (
      RST_TXSYNC_DONE(0) => RST_TXSYNC_DONE(5),
      \out\(0) => txsync_done_r(5),
      \sync_reg[0]_0\ => \sync_reg[0]\
    );
\sync_vec[6].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_35\
     port map (
      RST_TXSYNC_DONE(0) => RST_TXSYNC_DONE(6),
      \out\(0) => txsync_done_r(6),
      \sync_reg[3]_0\ => \sync_reg[0]\
    );
\sync_vec[7].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_36\
     port map (
      RST_TXSYNC_DONE(0) => RST_TXSYNC_DONE(7),
      \out\(0) => txsync_done_r(7),
      \sync_reg[0]_0\ => \sync_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized4\ is
  port (
    \sync_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized4\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized4\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized4\ is
begin
\sync_vec[0].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_63\
     port map (
      \sync_reg[3]_0\ => \sync_reg[0]\
    );
\sync_vec[1].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_64\
     port map (
      \sync_reg[0]_0\ => \sync_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized4_24\ is
  port (
    qpll1lock_r : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sync_reg[3]\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_fsm_reg[2]\ : in STD_LOGIC;
    fsm25_out : in STD_LOGIC;
    \sync_reg[0]\ : in STD_LOGIC;
    gt_qpll1lock : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized4_24\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized4_24\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized4_24\ is
  signal \^qpll1lock_r\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  qpll1lock_r(1 downto 0) <= \^qpll1lock_r\(1 downto 0);
\sync_vec[0].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_61\
     port map (
      gt_qpll1lock(0) => gt_qpll1lock(0),
      \out\(0) => \^qpll1lock_r\(0),
      \sync_reg[3]_0\ => \sync_reg[0]\
    );
\sync_vec[1].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_62\
     port map (
      D(1 downto 0) => D(1 downto 0),
      \FSM_onehot_fsm_reg[1]\(0) => \^qpll1lock_r\(0),
      \FSM_onehot_fsm_reg[1]_0\(0) => \out\(0),
      \FSM_onehot_fsm_reg[2]\ => \FSM_onehot_fsm_reg[2]\,
      Q(2 downto 0) => Q(2 downto 0),
      fsm25_out => fsm25_out,
      gt_qpll1lock(0) => gt_qpll1lock(1),
      \out\(0) => \^qpll1lock_r\(1),
      \sync_reg[0]_0\ => \sync_reg[0]\,
      \sync_reg[3]_0\ => \sync_reg[3]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized5\ is
  port (
    pipe_rx0_elec_idle_reg1_reg : out STD_LOGIC;
    pipe_rx0_elec_idle_reg1 : in STD_LOGIC;
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXELECIDLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_PCLK : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized5\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized5\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized5\ is
begin
\sync_vec[0].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0\
     port map (
      D(0) => D(0),
      PHY_PCLK => PHY_PCLK,
      PHY_RXELECIDLE(0) => PHY_RXELECIDLE(0),
      pipe_rx0_elec_idle_reg1 => pipe_rx0_elec_idle_reg1,
      pipe_rx0_elec_idle_reg1_reg => pipe_rx0_elec_idle_reg1_reg,
      rxcdrhold_in(0) => rxcdrhold_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized5_23\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[3]\ : in STD_LOGIC;
    in0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized5_23\ : entity is "pcie3_ultrascale_7038_phy_sync";
end \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized5_23\;

architecture STRUCTURE of \pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized5_23\ is
begin
\sync_vec[0].sync_cell_i\: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_cell__parameterized0_65\
     port map (
      in0 => in0,
      \out\(0) => \out\(0),
      \sync_reg[3]_0\ => \sync_reg[3]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_pipe_pipeline is
  port (
    PIPERX1VALID : out STD_LOGIC;
    PIPERX1DATAVALID : out STD_LOGIC;
    PIPERX1PHYSTATUS : out STD_LOGIC;
    PIPERX1ELECIDLE : out STD_LOGIC;
    PIPERX1EQDONE : out STD_LOGIC;
    PIPERX1EQLPADAPTDONE : out STD_LOGIC;
    PIPERX1EQLPLFFSSEL : out STD_LOGIC;
    PIPERX1EQLPNEWTXCOEFFORPRESET : out STD_LOGIC_VECTOR ( 0 to 0 );
    PIPERX1STARTBLOCK : out STD_LOGIC;
    PIPETX1EQDONE : out STD_LOGIC;
    PHY_RXPOLARITY : out STD_LOGIC_VECTOR ( 7 downto 0 );
    PHY_TXCOMPLIANCE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_txelecidle : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txctrl0_in : out STD_LOGIC_VECTOR ( 31 downto 0 );
    PIPERX2VALID : out STD_LOGIC;
    PIPERX2DATAVALID : out STD_LOGIC;
    PIPERX2PHYSTATUS : out STD_LOGIC;
    PIPERX2ELECIDLE : out STD_LOGIC;
    PIPERX2EQDONE : out STD_LOGIC;
    PIPERX2EQLPADAPTDONE : out STD_LOGIC;
    PIPERX2EQLPLFFSSEL : out STD_LOGIC;
    PIPERX2EQLPNEWTXCOEFFORPRESET : out STD_LOGIC_VECTOR ( 0 to 0 );
    PIPERX2STARTBLOCK : out STD_LOGIC;
    PIPETX2EQDONE : out STD_LOGIC;
    PIPERX3VALID : out STD_LOGIC;
    PIPERX3DATAVALID : out STD_LOGIC;
    PIPERX3PHYSTATUS : out STD_LOGIC;
    PIPERX3ELECIDLE : out STD_LOGIC;
    PIPERX3EQDONE : out STD_LOGIC;
    PIPERX3EQLPADAPTDONE : out STD_LOGIC;
    PIPERX3EQLPLFFSSEL : out STD_LOGIC;
    PIPERX3EQLPNEWTXCOEFFORPRESET : out STD_LOGIC_VECTOR ( 0 to 0 );
    PIPERX3STARTBLOCK : out STD_LOGIC;
    PIPETX3EQDONE : out STD_LOGIC;
    PIPERX4VALID : out STD_LOGIC;
    PIPERX4DATAVALID : out STD_LOGIC;
    PIPERX4PHYSTATUS : out STD_LOGIC;
    PIPERX4ELECIDLE : out STD_LOGIC;
    PIPERX4EQDONE : out STD_LOGIC;
    PIPERX4EQLPADAPTDONE : out STD_LOGIC;
    PIPERX4EQLPLFFSSEL : out STD_LOGIC;
    PIPERX4EQLPNEWTXCOEFFORPRESET : out STD_LOGIC_VECTOR ( 0 to 0 );
    PIPERX4STARTBLOCK : out STD_LOGIC;
    PIPETX4EQDONE : out STD_LOGIC;
    PIPERX5VALID : out STD_LOGIC;
    PIPERX5DATAVALID : out STD_LOGIC;
    PIPERX5PHYSTATUS : out STD_LOGIC;
    PIPERX5ELECIDLE : out STD_LOGIC;
    PIPERX5EQDONE : out STD_LOGIC;
    PIPERX5EQLPADAPTDONE : out STD_LOGIC;
    PIPERX5EQLPLFFSSEL : out STD_LOGIC;
    PIPERX5EQLPNEWTXCOEFFORPRESET : out STD_LOGIC_VECTOR ( 0 to 0 );
    PIPERX5STARTBLOCK : out STD_LOGIC;
    PIPETX5EQDONE : out STD_LOGIC;
    PIPERX6VALID : out STD_LOGIC;
    PIPERX6DATAVALID : out STD_LOGIC;
    PIPERX6PHYSTATUS : out STD_LOGIC;
    PIPERX6ELECIDLE : out STD_LOGIC;
    PIPERX6EQDONE : out STD_LOGIC;
    PIPERX6EQLPADAPTDONE : out STD_LOGIC;
    PIPERX6EQLPLFFSSEL : out STD_LOGIC;
    PIPERX6EQLPNEWTXCOEFFORPRESET : out STD_LOGIC_VECTOR ( 0 to 0 );
    PIPERX6STARTBLOCK : out STD_LOGIC;
    PIPETX6EQDONE : out STD_LOGIC;
    PIPERX7VALID : out STD_LOGIC;
    PIPERX7DATAVALID : out STD_LOGIC;
    PIPERX7PHYSTATUS : out STD_LOGIC;
    PIPERX7ELECIDLE : out STD_LOGIC;
    PIPERX7EQDONE : out STD_LOGIC;
    PIPERX7EQLPADAPTDONE : out STD_LOGIC;
    PIPERX7EQLPLFFSSEL : out STD_LOGIC;
    PIPERX7EQLPNEWTXCOEFFORPRESET : out STD_LOGIC_VECTOR ( 0 to 0 );
    PIPERX7STARTBLOCK : out STD_LOGIC;
    PIPETX7EQDONE : out STD_LOGIC;
    txdetectrx_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdeemph_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    txswing_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    PIPERX0VALID : out STD_LOGIC;
    PIPERX0DATAVALID : out STD_LOGIC;
    PIPERX0PHYSTATUS : out STD_LOGIC;
    PIPERX0ELECIDLE : out STD_LOGIC;
    PIPERX0EQDONE : out STD_LOGIC;
    PIPERX0EQLPADAPTDONE : out STD_LOGIC;
    PIPERX0EQLPLFFSSEL : out STD_LOGIC;
    PIPERX0EQLPNEWTXCOEFFORPRESET : out STD_LOGIC_VECTOR ( 0 to 0 );
    PIPERX0STARTBLOCK : out STD_LOGIC;
    PIPETX0EQDONE : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_data_q_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \pipe_stages_1.pipe_rx_status_q_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_rx_syncheader_q_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pipe_rx_eqcontrol : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pipe_rx_eq_lffs : out STD_LOGIC_VECTOR ( 47 downto 0 );
    pipe_rx_eq_txpreset : out STD_LOGIC_VECTOR ( 31 downto 0 );
    pipe_rx_eqpreset : out STD_LOGIC_VECTOR ( 23 downto 0 );
    PHY_TXDATAK : out STD_LOGIC_VECTOR ( 15 downto 0 );
    PHY_TXDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    phy_txeq_ctrl : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pipe_tx_eqdeemph : out STD_LOGIC_VECTOR ( 47 downto 0 );
    phy_txeq_preset : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_data_q_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \pipe_stages_1.pipe_rx_status_q_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_data_q_reg[31]_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \pipe_stages_1.pipe_rx_status_q_reg[2]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_data_q_reg[31]_2\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \pipe_stages_1.pipe_rx_status_q_reg[2]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_2\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_data_q_reg[31]_3\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \pipe_stages_1.pipe_rx_status_q_reg[2]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_3\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_data_q_reg[31]_4\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \pipe_stages_1.pipe_rx_status_q_reg[2]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_4\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_data_q_reg[31]_5\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \pipe_stages_1.pipe_rx_status_q_reg[2]_5\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_5\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_5\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \pipe_stages_1.pipe_tx_rate_q_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_margin_q_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_tx_eqfs_q_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqlf_q_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_5\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_data_q_reg[31]_6\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \pipe_stages_1.pipe_rx_status_q_reg[2]_6\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_6\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \pipe_stages_1.pipe_tx_powerdown_q_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxvalid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pipe_stages_1.pipe_tx_rcvr_det_q_reg\ : in STD_LOGIC;
    rxctrl0_out : in STD_LOGIC_VECTOR ( 47 downto 0 );
    gt_phystatus : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PHY_RXELECIDLE : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PHY_RXEQ_DONE : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PHY_RXEQ_ADAPT_DONE : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PHY_RXEQ_LFFS_SEL : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PHY_TXEQ_DONE : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PIPERX0POLARITY : in STD_LOGIC;
    PIPERX1POLARITY : in STD_LOGIC;
    PIPERX2POLARITY : in STD_LOGIC;
    PIPERX3POLARITY : in STD_LOGIC;
    PIPERX4POLARITY : in STD_LOGIC;
    PIPERX5POLARITY : in STD_LOGIC;
    PIPERX6POLARITY : in STD_LOGIC;
    PIPERX7POLARITY : in STD_LOGIC;
    PIPETX0COMPLIANCE : in STD_LOGIC;
    PIPETX1COMPLIANCE : in STD_LOGIC;
    PIPETX2COMPLIANCE : in STD_LOGIC;
    PIPETX3COMPLIANCE : in STD_LOGIC;
    PIPETX4COMPLIANCE : in STD_LOGIC;
    PIPETX5COMPLIANCE : in STD_LOGIC;
    PIPETX6COMPLIANCE : in STD_LOGIC;
    PIPETX7COMPLIANCE : in STD_LOGIC;
    PIPETX0ELECIDLE : in STD_LOGIC;
    PIPETX1ELECIDLE : in STD_LOGIC;
    PIPETX2ELECIDLE : in STD_LOGIC;
    PIPETX3ELECIDLE : in STD_LOGIC;
    PIPETX4ELECIDLE : in STD_LOGIC;
    PIPETX5ELECIDLE : in STD_LOGIC;
    PIPETX6ELECIDLE : in STD_LOGIC;
    PIPETX7ELECIDLE : in STD_LOGIC;
    PIPETX0DATAVALID : in STD_LOGIC;
    PIPETX1DATAVALID : in STD_LOGIC;
    PIPETX2DATAVALID : in STD_LOGIC;
    PIPETX3DATAVALID : in STD_LOGIC;
    PIPETX4DATAVALID : in STD_LOGIC;
    PIPETX5DATAVALID : in STD_LOGIC;
    PIPETX6DATAVALID : in STD_LOGIC;
    PIPETX7DATAVALID : in STD_LOGIC;
    PIPETX0STARTBLOCK : in STD_LOGIC;
    PIPETX1STARTBLOCK : in STD_LOGIC;
    PIPETX2STARTBLOCK : in STD_LOGIC;
    PIPETX3STARTBLOCK : in STD_LOGIC;
    PIPETX4STARTBLOCK : in STD_LOGIC;
    PIPETX5STARTBLOCK : in STD_LOGIC;
    PIPETX6STARTBLOCK : in STD_LOGIC;
    PIPETX7STARTBLOCK : in STD_LOGIC;
    PIPETX0RCVRDET : in STD_LOGIC;
    PIPETX0DEEMPH : in STD_LOGIC;
    PIPETX0SWING : in STD_LOGIC;
    PHY_RXDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    gt_rxstatus : in STD_LOGIC_VECTOR ( 23 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_3\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_4\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_5\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_6\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_6\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_data_q_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \pipe_stages_1.pipe_tx_data_q_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \pipe_stages_1.pipe_tx_data_q_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \pipe_stages_1.pipe_tx_data_q_reg[31]_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \pipe_stages_1.pipe_tx_data_q_reg[31]_3\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \pipe_stages_1.pipe_tx_data_q_reg[31]_4\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \pipe_stages_1.pipe_tx_data_q_reg[31]_5\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \pipe_stages_1.pipe_tx_data_q_reg[31]_6\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \pipe_stages_1.pipe_tx_syncheader_q_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_3\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_4\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_5\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_6\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_7\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_8\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_9\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_10\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_11\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_12\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \pipe_stages_1.pipe_tx_rate_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_margin_q_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_13\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \pipe_stages_1.pipe_tx_powerdown_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pipe_pipeline : entity is "pcie3_ultrascale_7038_pipe_pipeline";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_pipe_pipeline;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pipe_pipeline is
begin
\pipe_2_lane.pipe_lane_1_inst\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_pipe_lane
     port map (
      D(15 downto 0) => D(15 downto 0),
      PHY_RXDATA(31 downto 0) => PHY_RXDATA(63 downto 32),
      PHY_RXELECIDLE(0) => PHY_RXELECIDLE(1),
      PHY_RXEQ_ADAPT_DONE(0) => PHY_RXEQ_ADAPT_DONE(1),
      PHY_RXEQ_DONE(0) => PHY_RXEQ_DONE(1),
      PHY_RXEQ_LFFS_SEL(0) => PHY_RXEQ_LFFS_SEL(1),
      PHY_RXPOLARITY(0) => PHY_RXPOLARITY(1),
      PHY_TXCOMPLIANCE(0) => PHY_TXCOMPLIANCE(1),
      PHY_TXDATA(31 downto 0) => PHY_TXDATA(63 downto 32),
      PHY_TXDATAK(1 downto 0) => PHY_TXDATAK(3 downto 2),
      PHY_TXEQ_DONE(0) => PHY_TXEQ_DONE(1),
      PIPERX1DATAVALID => PIPERX1DATAVALID,
      PIPERX1ELECIDLE => PIPERX1ELECIDLE,
      PIPERX1EQDONE => PIPERX1EQDONE,
      PIPERX1EQLPADAPTDONE => PIPERX1EQLPADAPTDONE,
      PIPERX1EQLPLFFSSEL => PIPERX1EQLPLFFSSEL,
      PIPERX1EQLPNEWTXCOEFFORPRESET(0) => PIPERX1EQLPNEWTXCOEFFORPRESET(0),
      PIPERX1PHYSTATUS => PIPERX1PHYSTATUS,
      PIPERX1POLARITY => PIPERX1POLARITY,
      PIPERX1STARTBLOCK => PIPERX1STARTBLOCK,
      PIPERX1VALID => PIPERX1VALID,
      PIPETX1COMPLIANCE => PIPETX1COMPLIANCE,
      PIPETX1DATAVALID => PIPETX1DATAVALID,
      PIPETX1ELECIDLE => PIPETX1ELECIDLE,
      PIPETX1EQDONE => PIPETX1EQDONE,
      PIPETX1STARTBLOCK => PIPETX1STARTBLOCK,
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => SR(0),
      gt_phystatus(0) => gt_phystatus(1),
      gt_rxstatus(2 downto 0) => gt_rxstatus(5 downto 3),
      gt_rxvalid(0) => gt_rxvalid(1),
      gt_txelecidle(0) => gt_txelecidle(1),
      phy_txeq_ctrl(1 downto 0) => phy_txeq_ctrl(3 downto 2),
      phy_txeq_preset(3 downto 0) => phy_txeq_preset(7 downto 4),
      pipe_rx_eq_lffs(5 downto 0) => pipe_rx_eq_lffs(11 downto 6),
      pipe_rx_eq_txpreset(3 downto 0) => pipe_rx_eq_txpreset(7 downto 4),
      pipe_rx_eqcontrol(1 downto 0) => pipe_rx_eqcontrol(3 downto 2),
      pipe_rx_eqpreset(2 downto 0) => pipe_rx_eqpreset(5 downto 3),
      \pipe_stages_1.pipe_rx_char_is_k_q_reg[0]_0\ => \pipe_stages_1.pipe_tx_rcvr_det_q_reg\,
      \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(31 downto 0) => \pipe_stages_1.pipe_rx_data_q_reg[31]\(31 downto 0),
      \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\(1 downto 0),
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(5 downto 0) => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(5 downto 0),
      \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(3 downto 0) => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(3 downto 0),
      \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(2 downto 0) => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(2 downto 0),
      \pipe_stages_1.pipe_rx_status_q_reg[2]_0\(2 downto 0) => \pipe_stages_1.pipe_rx_status_q_reg[2]\(2 downto 0),
      \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_rx_syncheader_q_reg[1]\(1 downto 0),
      \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\(1 downto 0),
      \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(31 downto 0) => \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(31 downto 0),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(15 downto 0) => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]\(15 downto 0),
      \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_0\(1 downto 0),
      \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(5 downto 0) => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(5 downto 0),
      \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(3 downto 0) => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(3 downto 0),
      \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\(1 downto 0),
      pipe_tx_eqdeemph(5 downto 0) => pipe_tx_eqdeemph(11 downto 6),
      rxctrl0_out(5 downto 0) => rxctrl0_out(41 downto 36),
      txctrl0_in(3 downto 0) => txctrl0_in(27 downto 24)
    );
\pipe_4_lane.pipe_lane_2_inst\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_pipe_lane_0
     port map (
      PHY_RXDATA(31 downto 0) => PHY_RXDATA(95 downto 64),
      PHY_RXELECIDLE(0) => PHY_RXELECIDLE(2),
      PHY_RXEQ_ADAPT_DONE(0) => PHY_RXEQ_ADAPT_DONE(2),
      PHY_RXEQ_DONE(0) => PHY_RXEQ_DONE(2),
      PHY_RXEQ_LFFS_SEL(0) => PHY_RXEQ_LFFS_SEL(2),
      PHY_RXPOLARITY(0) => PHY_RXPOLARITY(2),
      PHY_TXCOMPLIANCE(0) => PHY_TXCOMPLIANCE(2),
      PHY_TXDATA(31 downto 0) => PHY_TXDATA(95 downto 64),
      PHY_TXDATAK(1 downto 0) => PHY_TXDATAK(5 downto 4),
      PHY_TXEQ_DONE(0) => PHY_TXEQ_DONE(2),
      PIPERX2DATAVALID => PIPERX2DATAVALID,
      PIPERX2ELECIDLE => PIPERX2ELECIDLE,
      PIPERX2EQDONE => PIPERX2EQDONE,
      PIPERX2EQLPADAPTDONE => PIPERX2EQLPADAPTDONE,
      PIPERX2EQLPLFFSSEL => PIPERX2EQLPLFFSSEL,
      PIPERX2EQLPNEWTXCOEFFORPRESET(0) => PIPERX2EQLPNEWTXCOEFFORPRESET(0),
      PIPERX2PHYSTATUS => PIPERX2PHYSTATUS,
      PIPERX2POLARITY => PIPERX2POLARITY,
      PIPERX2STARTBLOCK => PIPERX2STARTBLOCK,
      PIPERX2VALID => PIPERX2VALID,
      PIPETX2COMPLIANCE => PIPETX2COMPLIANCE,
      PIPETX2DATAVALID => PIPETX2DATAVALID,
      PIPETX2ELECIDLE => PIPETX2ELECIDLE,
      PIPETX2EQDONE => PIPETX2EQDONE,
      PIPETX2STARTBLOCK => PIPETX2STARTBLOCK,
      SR(0) => SR(0),
      gt_phystatus(0) => gt_phystatus(2),
      gt_rxstatus(2 downto 0) => gt_rxstatus(8 downto 6),
      gt_rxvalid(0) => gt_rxvalid(2),
      gt_txelecidle(0) => gt_txelecidle(2),
      phy_txeq_ctrl(1 downto 0) => phy_txeq_ctrl(5 downto 4),
      phy_txeq_preset(3 downto 0) => phy_txeq_preset(11 downto 8),
      pipe_rx_eq_lffs(5 downto 0) => pipe_rx_eq_lffs(17 downto 12),
      pipe_rx_eq_txpreset(3 downto 0) => pipe_rx_eq_txpreset(11 downto 8),
      pipe_rx_eqcontrol(1 downto 0) => pipe_rx_eqcontrol(5 downto 4),
      pipe_rx_eqpreset(2 downto 0) => pipe_rx_eqpreset(8 downto 6),
      \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]\(1 downto 0),
      \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(31 downto 0) => \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(31 downto 0),
      \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_1\(1 downto 0),
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(5 downto 0) => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_1\(5 downto 0),
      \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(3 downto 0) => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_1\(3 downto 0),
      \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(2 downto 0) => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_1\(2 downto 0),
      \pipe_stages_1.pipe_rx_polarity_q_reg_0\ => \pipe_stages_1.pipe_tx_rcvr_det_q_reg\,
      \pipe_stages_1.pipe_rx_status_q_reg[2]_0\(2 downto 0) => \pipe_stages_1.pipe_rx_status_q_reg[2]_0\(2 downto 0),
      \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_0\(1 downto 0),
      \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_1\(1 downto 0),
      \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(31 downto 0) => \pipe_stages_1.pipe_tx_data_q_reg[31]_1\(31 downto 0),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(15 downto 0) => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(15 downto 0),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(15 downto 0) => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_7\(15 downto 0),
      \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_1\(1 downto 0),
      \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(5 downto 0) => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_1\(5 downto 0),
      \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(3 downto 0) => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_1\(3 downto 0),
      \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_1\(1 downto 0),
      pipe_tx_eqdeemph(5 downto 0) => pipe_tx_eqdeemph(17 downto 12),
      rxctrl0_out(5 downto 0) => rxctrl0_out(35 downto 30),
      txctrl0_in(3 downto 0) => txctrl0_in(23 downto 20)
    );
\pipe_4_lane.pipe_lane_3_inst\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_pipe_lane_1
     port map (
      PHY_RXDATA(31 downto 0) => PHY_RXDATA(127 downto 96),
      PHY_RXELECIDLE(0) => PHY_RXELECIDLE(3),
      PHY_RXEQ_ADAPT_DONE(0) => PHY_RXEQ_ADAPT_DONE(3),
      PHY_RXEQ_DONE(0) => PHY_RXEQ_DONE(3),
      PHY_RXEQ_LFFS_SEL(0) => PHY_RXEQ_LFFS_SEL(3),
      PHY_RXPOLARITY(0) => PHY_RXPOLARITY(3),
      PHY_TXCOMPLIANCE(0) => PHY_TXCOMPLIANCE(3),
      PHY_TXDATA(31 downto 0) => PHY_TXDATA(127 downto 96),
      PHY_TXDATAK(1 downto 0) => PHY_TXDATAK(7 downto 6),
      PHY_TXEQ_DONE(0) => PHY_TXEQ_DONE(3),
      PIPERX3DATAVALID => PIPERX3DATAVALID,
      PIPERX3ELECIDLE => PIPERX3ELECIDLE,
      PIPERX3EQDONE => PIPERX3EQDONE,
      PIPERX3EQLPADAPTDONE => PIPERX3EQLPADAPTDONE,
      PIPERX3EQLPLFFSSEL => PIPERX3EQLPLFFSSEL,
      PIPERX3EQLPNEWTXCOEFFORPRESET(0) => PIPERX3EQLPNEWTXCOEFFORPRESET(0),
      PIPERX3PHYSTATUS => PIPERX3PHYSTATUS,
      PIPERX3POLARITY => PIPERX3POLARITY,
      PIPERX3STARTBLOCK => PIPERX3STARTBLOCK,
      PIPERX3VALID => PIPERX3VALID,
      PIPETX3COMPLIANCE => PIPETX3COMPLIANCE,
      PIPETX3DATAVALID => PIPETX3DATAVALID,
      PIPETX3ELECIDLE => PIPETX3ELECIDLE,
      PIPETX3EQDONE => PIPETX3EQDONE,
      PIPETX3STARTBLOCK => PIPETX3STARTBLOCK,
      SR(0) => SR(0),
      gt_phystatus(0) => gt_phystatus(3),
      gt_rxstatus(2 downto 0) => gt_rxstatus(11 downto 9),
      gt_rxvalid(0) => gt_rxvalid(3),
      gt_txelecidle(0) => gt_txelecidle(3),
      phy_txeq_ctrl(1 downto 0) => phy_txeq_ctrl(7 downto 6),
      phy_txeq_preset(3 downto 0) => phy_txeq_preset(15 downto 12),
      pipe_rx_eq_lffs(5 downto 0) => pipe_rx_eq_lffs(23 downto 18),
      pipe_rx_eq_txpreset(3 downto 0) => pipe_rx_eq_txpreset(15 downto 12),
      pipe_rx_eqcontrol(1 downto 0) => pipe_rx_eqcontrol(7 downto 6),
      pipe_rx_eqpreset(2 downto 0) => pipe_rx_eqpreset(11 downto 9),
      \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0\(1 downto 0),
      \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(31 downto 0) => \pipe_stages_1.pipe_rx_data_q_reg[31]_1\(31 downto 0),
      \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_2\(1 downto 0),
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(5 downto 0) => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_2\(5 downto 0),
      \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(3 downto 0) => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_2\(3 downto 0),
      \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(2 downto 0) => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_2\(2 downto 0),
      \pipe_stages_1.pipe_rx_polarity_q_reg_0\ => \pipe_stages_1.pipe_tx_rcvr_det_q_reg\,
      \pipe_stages_1.pipe_rx_status_q_reg[2]_0\(2 downto 0) => \pipe_stages_1.pipe_rx_status_q_reg[2]_1\(2 downto 0),
      \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_1\(1 downto 0),
      \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_2\(1 downto 0),
      \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(31 downto 0) => \pipe_stages_1.pipe_tx_data_q_reg[31]_2\(31 downto 0),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(15 downto 0) => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(15 downto 0),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(15 downto 0) => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_8\(15 downto 0),
      \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_2\(1 downto 0),
      \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(5 downto 0) => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_2\(5 downto 0),
      \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(3 downto 0) => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_2\(3 downto 0),
      \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_2\(1 downto 0),
      pipe_tx_eqdeemph(5 downto 0) => pipe_tx_eqdeemph(23 downto 18),
      rxctrl0_out(5 downto 0) => rxctrl0_out(29 downto 24),
      txctrl0_in(3 downto 0) => txctrl0_in(19 downto 16)
    );
\pipe_8_lane.pipe_lane_4_inst\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_pipe_lane_2
     port map (
      PHY_RXDATA(31 downto 0) => PHY_RXDATA(159 downto 128),
      PHY_RXELECIDLE(0) => PHY_RXELECIDLE(4),
      PHY_RXEQ_ADAPT_DONE(0) => PHY_RXEQ_ADAPT_DONE(4),
      PHY_RXEQ_DONE(0) => PHY_RXEQ_DONE(4),
      PHY_RXEQ_LFFS_SEL(0) => PHY_RXEQ_LFFS_SEL(4),
      PHY_RXPOLARITY(0) => PHY_RXPOLARITY(4),
      PHY_TXCOMPLIANCE(0) => PHY_TXCOMPLIANCE(4),
      PHY_TXDATA(31 downto 0) => PHY_TXDATA(159 downto 128),
      PHY_TXDATAK(1 downto 0) => PHY_TXDATAK(9 downto 8),
      PHY_TXEQ_DONE(0) => PHY_TXEQ_DONE(4),
      PIPERX4DATAVALID => PIPERX4DATAVALID,
      PIPERX4ELECIDLE => PIPERX4ELECIDLE,
      PIPERX4EQDONE => PIPERX4EQDONE,
      PIPERX4EQLPADAPTDONE => PIPERX4EQLPADAPTDONE,
      PIPERX4EQLPLFFSSEL => PIPERX4EQLPLFFSSEL,
      PIPERX4EQLPNEWTXCOEFFORPRESET(0) => PIPERX4EQLPNEWTXCOEFFORPRESET(0),
      PIPERX4PHYSTATUS => PIPERX4PHYSTATUS,
      PIPERX4POLARITY => PIPERX4POLARITY,
      PIPERX4STARTBLOCK => PIPERX4STARTBLOCK,
      PIPERX4VALID => PIPERX4VALID,
      PIPETX4COMPLIANCE => PIPETX4COMPLIANCE,
      PIPETX4DATAVALID => PIPETX4DATAVALID,
      PIPETX4ELECIDLE => PIPETX4ELECIDLE,
      PIPETX4EQDONE => PIPETX4EQDONE,
      PIPETX4STARTBLOCK => PIPETX4STARTBLOCK,
      SR(0) => SR(0),
      gt_phystatus(0) => gt_phystatus(4),
      gt_rxstatus(2 downto 0) => gt_rxstatus(14 downto 12),
      gt_rxvalid(0) => gt_rxvalid(4),
      gt_txelecidle(0) => gt_txelecidle(4),
      phy_txeq_ctrl(1 downto 0) => phy_txeq_ctrl(9 downto 8),
      phy_txeq_preset(3 downto 0) => phy_txeq_preset(19 downto 16),
      pipe_rx_eq_lffs(5 downto 0) => pipe_rx_eq_lffs(29 downto 24),
      pipe_rx_eq_txpreset(3 downto 0) => pipe_rx_eq_txpreset(19 downto 16),
      pipe_rx_eqcontrol(1 downto 0) => pipe_rx_eqcontrol(9 downto 8),
      pipe_rx_eqpreset(2 downto 0) => pipe_rx_eqpreset(14 downto 12),
      \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_1\(1 downto 0),
      \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(31 downto 0) => \pipe_stages_1.pipe_rx_data_q_reg[31]_2\(31 downto 0),
      \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_3\(1 downto 0),
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(5 downto 0) => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_3\(5 downto 0),
      \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(3 downto 0) => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_3\(3 downto 0),
      \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(2 downto 0) => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_3\(2 downto 0),
      \pipe_stages_1.pipe_rx_polarity_q_reg_0\ => \pipe_stages_1.pipe_tx_rcvr_det_q_reg\,
      \pipe_stages_1.pipe_rx_status_q_reg[2]_0\(2 downto 0) => \pipe_stages_1.pipe_rx_status_q_reg[2]_2\(2 downto 0),
      \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_2\(1 downto 0),
      \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_3\(1 downto 0),
      \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(31 downto 0) => \pipe_stages_1.pipe_tx_data_q_reg[31]_3\(31 downto 0),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(15 downto 0) => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_2\(15 downto 0),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(15 downto 0) => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_9\(15 downto 0),
      \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_3\(1 downto 0),
      \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(5 downto 0) => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_3\(5 downto 0),
      \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(3 downto 0) => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_3\(3 downto 0),
      \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_3\(1 downto 0),
      pipe_tx_eqdeemph(5 downto 0) => pipe_tx_eqdeemph(29 downto 24),
      rxctrl0_out(5 downto 0) => rxctrl0_out(23 downto 18),
      txctrl0_in(3 downto 0) => txctrl0_in(15 downto 12)
    );
\pipe_8_lane.pipe_lane_5_inst\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_pipe_lane_3
     port map (
      PHY_RXDATA(31 downto 0) => PHY_RXDATA(191 downto 160),
      PHY_RXELECIDLE(0) => PHY_RXELECIDLE(5),
      PHY_RXEQ_ADAPT_DONE(0) => PHY_RXEQ_ADAPT_DONE(5),
      PHY_RXEQ_DONE(0) => PHY_RXEQ_DONE(5),
      PHY_RXEQ_LFFS_SEL(0) => PHY_RXEQ_LFFS_SEL(5),
      PHY_RXPOLARITY(0) => PHY_RXPOLARITY(5),
      PHY_TXCOMPLIANCE(0) => PHY_TXCOMPLIANCE(5),
      PHY_TXDATA(31 downto 0) => PHY_TXDATA(191 downto 160),
      PHY_TXDATAK(1 downto 0) => PHY_TXDATAK(11 downto 10),
      PHY_TXEQ_DONE(0) => PHY_TXEQ_DONE(5),
      PIPERX5DATAVALID => PIPERX5DATAVALID,
      PIPERX5ELECIDLE => PIPERX5ELECIDLE,
      PIPERX5EQDONE => PIPERX5EQDONE,
      PIPERX5EQLPADAPTDONE => PIPERX5EQLPADAPTDONE,
      PIPERX5EQLPLFFSSEL => PIPERX5EQLPLFFSSEL,
      PIPERX5EQLPNEWTXCOEFFORPRESET(0) => PIPERX5EQLPNEWTXCOEFFORPRESET(0),
      PIPERX5PHYSTATUS => PIPERX5PHYSTATUS,
      PIPERX5POLARITY => PIPERX5POLARITY,
      PIPERX5STARTBLOCK => PIPERX5STARTBLOCK,
      PIPERX5VALID => PIPERX5VALID,
      PIPETX5COMPLIANCE => PIPETX5COMPLIANCE,
      PIPETX5DATAVALID => PIPETX5DATAVALID,
      PIPETX5ELECIDLE => PIPETX5ELECIDLE,
      PIPETX5EQDONE => PIPETX5EQDONE,
      PIPETX5STARTBLOCK => PIPETX5STARTBLOCK,
      SR(0) => SR(0),
      gt_phystatus(0) => gt_phystatus(5),
      gt_rxstatus(2 downto 0) => gt_rxstatus(17 downto 15),
      gt_rxvalid(0) => gt_rxvalid(5),
      gt_txelecidle(0) => gt_txelecidle(5),
      phy_txeq_ctrl(1 downto 0) => phy_txeq_ctrl(11 downto 10),
      phy_txeq_preset(3 downto 0) => phy_txeq_preset(23 downto 20),
      pipe_rx_eq_lffs(5 downto 0) => pipe_rx_eq_lffs(35 downto 30),
      pipe_rx_eq_txpreset(3 downto 0) => pipe_rx_eq_txpreset(23 downto 20),
      pipe_rx_eqcontrol(1 downto 0) => pipe_rx_eqcontrol(11 downto 10),
      pipe_rx_eqpreset(2 downto 0) => pipe_rx_eqpreset(17 downto 15),
      \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_2\(1 downto 0),
      \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(31 downto 0) => \pipe_stages_1.pipe_rx_data_q_reg[31]_3\(31 downto 0),
      \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_4\(1 downto 0),
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(5 downto 0) => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_4\(5 downto 0),
      \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(3 downto 0) => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_4\(3 downto 0),
      \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(2 downto 0) => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_4\(2 downto 0),
      \pipe_stages_1.pipe_rx_polarity_q_reg_0\ => \pipe_stages_1.pipe_tx_rcvr_det_q_reg\,
      \pipe_stages_1.pipe_rx_status_q_reg[2]_0\(2 downto 0) => \pipe_stages_1.pipe_rx_status_q_reg[2]_3\(2 downto 0),
      \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_3\(1 downto 0),
      \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_4\(1 downto 0),
      \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(31 downto 0) => \pipe_stages_1.pipe_tx_data_q_reg[31]_4\(31 downto 0),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(15 downto 0) => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_3\(15 downto 0),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(15 downto 0) => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_10\(15 downto 0),
      \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_4\(1 downto 0),
      \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(5 downto 0) => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_4\(5 downto 0),
      \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(3 downto 0) => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_4\(3 downto 0),
      \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_4\(1 downto 0),
      pipe_tx_eqdeemph(5 downto 0) => pipe_tx_eqdeemph(35 downto 30),
      rxctrl0_out(5 downto 0) => rxctrl0_out(17 downto 12),
      txctrl0_in(3 downto 0) => txctrl0_in(11 downto 8)
    );
\pipe_8_lane.pipe_lane_6_inst\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_pipe_lane_4
     port map (
      PHY_RXDATA(31 downto 0) => PHY_RXDATA(223 downto 192),
      PHY_RXELECIDLE(0) => PHY_RXELECIDLE(6),
      PHY_RXEQ_ADAPT_DONE(0) => PHY_RXEQ_ADAPT_DONE(6),
      PHY_RXEQ_DONE(0) => PHY_RXEQ_DONE(6),
      PHY_RXEQ_LFFS_SEL(0) => PHY_RXEQ_LFFS_SEL(6),
      PHY_RXPOLARITY(0) => PHY_RXPOLARITY(6),
      PHY_TXCOMPLIANCE(0) => PHY_TXCOMPLIANCE(6),
      PHY_TXDATA(31 downto 0) => PHY_TXDATA(223 downto 192),
      PHY_TXDATAK(1 downto 0) => PHY_TXDATAK(13 downto 12),
      PHY_TXEQ_DONE(0) => PHY_TXEQ_DONE(6),
      PIPERX6DATAVALID => PIPERX6DATAVALID,
      PIPERX6ELECIDLE => PIPERX6ELECIDLE,
      PIPERX6EQDONE => PIPERX6EQDONE,
      PIPERX6EQLPADAPTDONE => PIPERX6EQLPADAPTDONE,
      PIPERX6EQLPLFFSSEL => PIPERX6EQLPLFFSSEL,
      PIPERX6EQLPNEWTXCOEFFORPRESET(0) => PIPERX6EQLPNEWTXCOEFFORPRESET(0),
      PIPERX6PHYSTATUS => PIPERX6PHYSTATUS,
      PIPERX6POLARITY => PIPERX6POLARITY,
      PIPERX6STARTBLOCK => PIPERX6STARTBLOCK,
      PIPERX6VALID => PIPERX6VALID,
      PIPETX6COMPLIANCE => PIPETX6COMPLIANCE,
      PIPETX6DATAVALID => PIPETX6DATAVALID,
      PIPETX6ELECIDLE => PIPETX6ELECIDLE,
      PIPETX6EQDONE => PIPETX6EQDONE,
      PIPETX6STARTBLOCK => PIPETX6STARTBLOCK,
      SR(0) => SR(0),
      gt_phystatus(0) => gt_phystatus(6),
      gt_rxstatus(2 downto 0) => gt_rxstatus(20 downto 18),
      gt_rxvalid(0) => gt_rxvalid(6),
      gt_txelecidle(0) => gt_txelecidle(6),
      phy_txeq_ctrl(1 downto 0) => phy_txeq_ctrl(13 downto 12),
      phy_txeq_preset(3 downto 0) => phy_txeq_preset(27 downto 24),
      pipe_rx_eq_lffs(5 downto 0) => pipe_rx_eq_lffs(41 downto 36),
      pipe_rx_eq_txpreset(3 downto 0) => pipe_rx_eq_txpreset(27 downto 24),
      pipe_rx_eqcontrol(1 downto 0) => pipe_rx_eqcontrol(13 downto 12),
      pipe_rx_eqpreset(2 downto 0) => pipe_rx_eqpreset(20 downto 18),
      \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_3\(1 downto 0),
      \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(31 downto 0) => \pipe_stages_1.pipe_rx_data_q_reg[31]_4\(31 downto 0),
      \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_5\(1 downto 0),
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(5 downto 0) => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_5\(5 downto 0),
      \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(3 downto 0) => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_5\(3 downto 0),
      \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(2 downto 0) => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_5\(2 downto 0),
      \pipe_stages_1.pipe_rx_polarity_q_reg_0\ => \pipe_stages_1.pipe_tx_rcvr_det_q_reg\,
      \pipe_stages_1.pipe_rx_status_q_reg[2]_0\(2 downto 0) => \pipe_stages_1.pipe_rx_status_q_reg[2]_4\(2 downto 0),
      \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_4\(1 downto 0),
      \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_5\(1 downto 0),
      \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(31 downto 0) => \pipe_stages_1.pipe_tx_data_q_reg[31]_5\(31 downto 0),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(15 downto 0) => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_4\(15 downto 0),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(15 downto 0) => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_11\(15 downto 0),
      \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_5\(1 downto 0),
      \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(5 downto 0) => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_5\(5 downto 0),
      \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(3 downto 0) => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_5\(3 downto 0),
      \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_5\(1 downto 0),
      pipe_tx_eqdeemph(5 downto 0) => pipe_tx_eqdeemph(41 downto 36),
      rxctrl0_out(5 downto 0) => rxctrl0_out(11 downto 6),
      txctrl0_in(3 downto 0) => txctrl0_in(7 downto 4)
    );
\pipe_8_lane.pipe_lane_7_inst\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_pipe_lane_5
     port map (
      PHY_RXDATA(31 downto 0) => PHY_RXDATA(255 downto 224),
      PHY_RXELECIDLE(0) => PHY_RXELECIDLE(7),
      PHY_RXEQ_ADAPT_DONE(0) => PHY_RXEQ_ADAPT_DONE(7),
      PHY_RXEQ_DONE(0) => PHY_RXEQ_DONE(7),
      PHY_RXEQ_LFFS_SEL(0) => PHY_RXEQ_LFFS_SEL(7),
      PHY_RXPOLARITY(0) => PHY_RXPOLARITY(7),
      PHY_TXCOMPLIANCE(0) => PHY_TXCOMPLIANCE(7),
      PHY_TXDATA(31 downto 0) => PHY_TXDATA(255 downto 224),
      PHY_TXDATAK(1 downto 0) => PHY_TXDATAK(15 downto 14),
      PHY_TXEQ_DONE(0) => PHY_TXEQ_DONE(7),
      PIPERX7DATAVALID => PIPERX7DATAVALID,
      PIPERX7ELECIDLE => PIPERX7ELECIDLE,
      PIPERX7EQDONE => PIPERX7EQDONE,
      PIPERX7EQLPADAPTDONE => PIPERX7EQLPADAPTDONE,
      PIPERX7EQLPLFFSSEL => PIPERX7EQLPLFFSSEL,
      PIPERX7EQLPNEWTXCOEFFORPRESET(0) => PIPERX7EQLPNEWTXCOEFFORPRESET(0),
      PIPERX7PHYSTATUS => PIPERX7PHYSTATUS,
      PIPERX7POLARITY => PIPERX7POLARITY,
      PIPERX7STARTBLOCK => PIPERX7STARTBLOCK,
      PIPERX7VALID => PIPERX7VALID,
      PIPETX7COMPLIANCE => PIPETX7COMPLIANCE,
      PIPETX7DATAVALID => PIPETX7DATAVALID,
      PIPETX7ELECIDLE => PIPETX7ELECIDLE,
      PIPETX7EQDONE => PIPETX7EQDONE,
      PIPETX7STARTBLOCK => PIPETX7STARTBLOCK,
      SR(0) => SR(0),
      gt_phystatus(0) => gt_phystatus(7),
      gt_rxstatus(2 downto 0) => gt_rxstatus(23 downto 21),
      gt_rxvalid(0) => gt_rxvalid(7),
      gt_txelecidle(0) => gt_txelecidle(7),
      phy_txeq_ctrl(1 downto 0) => phy_txeq_ctrl(15 downto 14),
      phy_txeq_preset(3 downto 0) => phy_txeq_preset(31 downto 28),
      pipe_rx_eq_lffs(5 downto 0) => pipe_rx_eq_lffs(47 downto 42),
      pipe_rx_eq_txpreset(3 downto 0) => pipe_rx_eq_txpreset(31 downto 28),
      pipe_rx_eqcontrol(1 downto 0) => pipe_rx_eqcontrol(15 downto 14),
      pipe_rx_eqpreset(2 downto 0) => pipe_rx_eqpreset(23 downto 21),
      \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_4\(1 downto 0),
      \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(31 downto 0) => \pipe_stages_1.pipe_rx_data_q_reg[31]_5\(31 downto 0),
      \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_6\(1 downto 0),
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(5 downto 0) => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_6\(5 downto 0),
      \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(3 downto 0) => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_6\(3 downto 0),
      \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(2 downto 0) => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_6\(2 downto 0),
      \pipe_stages_1.pipe_rx_polarity_q_reg_0\ => \pipe_stages_1.pipe_tx_rcvr_det_q_reg\,
      \pipe_stages_1.pipe_rx_status_q_reg[2]_0\(2 downto 0) => \pipe_stages_1.pipe_rx_status_q_reg[2]_5\(2 downto 0),
      \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_5\(1 downto 0),
      \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_6\(1 downto 0),
      \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(31 downto 0) => \pipe_stages_1.pipe_tx_data_q_reg[31]_6\(31 downto 0),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(15 downto 0) => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_5\(15 downto 0),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(15 downto 0) => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_12\(15 downto 0),
      \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_6\(1 downto 0),
      \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(5 downto 0) => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_6\(5 downto 0),
      \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(3 downto 0) => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_6\(3 downto 0),
      \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_6\(1 downto 0),
      pipe_tx_eqdeemph(5 downto 0) => pipe_tx_eqdeemph(47 downto 42),
      rxctrl0_out(5 downto 0) => rxctrl0_out(5 downto 0),
      txctrl0_in(3 downto 0) => txctrl0_in(3 downto 0)
    );
pipe_lane_0_inst: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_pipe_lane_6
     port map (
      PHY_RXDATA(31 downto 0) => PHY_RXDATA(31 downto 0),
      PHY_RXELECIDLE(0) => PHY_RXELECIDLE(0),
      PHY_RXEQ_ADAPT_DONE(0) => PHY_RXEQ_ADAPT_DONE(0),
      PHY_RXEQ_DONE(0) => PHY_RXEQ_DONE(0),
      PHY_RXEQ_LFFS_SEL(0) => PHY_RXEQ_LFFS_SEL(0),
      PHY_RXPOLARITY(0) => PHY_RXPOLARITY(0),
      PHY_TXCOMPLIANCE(0) => PHY_TXCOMPLIANCE(0),
      PHY_TXDATA(31 downto 0) => PHY_TXDATA(31 downto 0),
      PHY_TXDATAK(1 downto 0) => PHY_TXDATAK(1 downto 0),
      PHY_TXEQ_DONE(0) => PHY_TXEQ_DONE(0),
      PIPERX0DATAVALID => PIPERX0DATAVALID,
      PIPERX0ELECIDLE => PIPERX0ELECIDLE,
      PIPERX0EQDONE => PIPERX0EQDONE,
      PIPERX0EQLPADAPTDONE => PIPERX0EQLPADAPTDONE,
      PIPERX0EQLPLFFSSEL => PIPERX0EQLPLFFSSEL,
      PIPERX0EQLPNEWTXCOEFFORPRESET(0) => PIPERX0EQLPNEWTXCOEFFORPRESET(0),
      PIPERX0PHYSTATUS => PIPERX0PHYSTATUS,
      PIPERX0POLARITY => PIPERX0POLARITY,
      PIPERX0STARTBLOCK => PIPERX0STARTBLOCK,
      PIPERX0VALID => PIPERX0VALID,
      PIPETX0COMPLIANCE => PIPETX0COMPLIANCE,
      PIPETX0DATAVALID => PIPETX0DATAVALID,
      PIPETX0ELECIDLE => PIPETX0ELECIDLE,
      PIPETX0EQDONE => PIPETX0EQDONE,
      PIPETX0STARTBLOCK => PIPETX0STARTBLOCK,
      SR(0) => SR(0),
      gt_phystatus(0) => gt_phystatus(0),
      gt_rxstatus(2 downto 0) => gt_rxstatus(2 downto 0),
      gt_rxvalid(0) => gt_rxvalid(0),
      gt_txelecidle(0) => gt_txelecidle(0),
      phy_txeq_ctrl(1 downto 0) => phy_txeq_ctrl(1 downto 0),
      phy_txeq_preset(3 downto 0) => phy_txeq_preset(3 downto 0),
      pipe_rx_eq_lffs(5 downto 0) => pipe_rx_eq_lffs(5 downto 0),
      pipe_rx_eq_txpreset(3 downto 0) => pipe_rx_eq_txpreset(3 downto 0),
      pipe_rx_eqcontrol(1 downto 0) => pipe_rx_eqcontrol(1 downto 0),
      pipe_rx_eqpreset(2 downto 0) => pipe_rx_eqpreset(2 downto 0),
      \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_5\(1 downto 0),
      \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(31 downto 0) => \pipe_stages_1.pipe_rx_data_q_reg[31]_6\(31 downto 0),
      \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]\(1 downto 0),
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(5 downto 0) => \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]\(5 downto 0),
      \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(3 downto 0) => \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]\(3 downto 0),
      \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(2 downto 0) => \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]\(2 downto 0),
      \pipe_stages_1.pipe_rx_polarity_q_reg_0\ => \pipe_stages_1.pipe_tx_rcvr_det_q_reg\,
      \pipe_stages_1.pipe_rx_status_q_reg[2]_0\(2 downto 0) => \pipe_stages_1.pipe_rx_status_q_reg[2]_6\(2 downto 0),
      \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_6\(1 downto 0),
      \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]\(1 downto 0),
      \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(31 downto 0) => \pipe_stages_1.pipe_tx_data_q_reg[31]\(31 downto 0),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(15 downto 0) => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_6\(15 downto 0),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(15 downto 0) => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_13\(15 downto 0),
      \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]\(1 downto 0),
      \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(5 downto 0) => \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]\(5 downto 0),
      \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(3 downto 0) => \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]\(3 downto 0),
      \pipe_stages_1.pipe_tx_powerdown_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_tx_powerdown_q_reg[1]\(1 downto 0),
      \pipe_stages_1.pipe_tx_powerdown_q_reg[1]_1\(1 downto 0) => \pipe_stages_1.pipe_tx_powerdown_q_reg[1]_0\(1 downto 0),
      \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_tx_syncheader_q_reg[1]\(1 downto 0),
      pipe_tx_eqdeemph(5 downto 0) => pipe_tx_eqdeemph(5 downto 0),
      rxctrl0_out(5 downto 0) => rxctrl0_out(47 downto 42),
      txctrl0_in(3 downto 0) => txctrl0_in(31 downto 28)
    );
pipe_misc_inst: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_pipe_misc
     port map (
      PIPETX0DEEMPH => PIPETX0DEEMPH,
      PIPETX0RCVRDET => PIPETX0RCVRDET,
      PIPETX0SWING => PIPETX0SWING,
      SR(0) => SR(0),
      \pipe_stages_1.pipe_tx_eqfs_q_reg[5]_0\(1 downto 0) => \pipe_stages_1.pipe_tx_eqfs_q_reg[5]\(1 downto 0),
      \pipe_stages_1.pipe_tx_eqlf_q_reg[3]_0\(1 downto 0) => \pipe_stages_1.pipe_tx_eqlf_q_reg[3]\(1 downto 0),
      \pipe_stages_1.pipe_tx_margin_q_reg[2]_0\(2 downto 0) => \pipe_stages_1.pipe_tx_margin_q_reg[2]\(2 downto 0),
      \pipe_stages_1.pipe_tx_margin_q_reg[2]_1\(2 downto 0) => \pipe_stages_1.pipe_tx_margin_q_reg[2]_0\(2 downto 0),
      \pipe_stages_1.pipe_tx_rate_q_reg[1]_0\(1 downto 0) => \pipe_stages_1.pipe_tx_rate_q_reg[1]\(1 downto 0),
      \pipe_stages_1.pipe_tx_rate_q_reg[1]_1\(1 downto 0) => \pipe_stages_1.pipe_tx_rate_q_reg[1]_0\(1 downto 0),
      \pipe_stages_1.pipe_tx_rcvr_det_q_reg_0\ => \pipe_stages_1.pipe_tx_rcvr_det_q_reg\,
      txdeemph_in(0) => txdeemph_in(0),
      txdetectrx_in(0) => txdetectrx_in(0),
      txswing_in(0) => txswing_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_bram is
  port (
    MIREPLAYRAMREADDATA : out STD_LOGIC_VECTOR ( 143 downto 0 );
    MIREQUESTRAMREADDATA : out STD_LOGIC_VECTOR ( 143 downto 0 );
    MICOMPLETIONRAMREADDATA : out STD_LOGIC_VECTOR ( 143 downto 0 );
    CORECLKMIREQUESTRAM : in STD_LOGIC;
    MIREPLAYRAMADDRESS : in STD_LOGIC_VECTOR ( 8 downto 0 );
    MIREPLAYRAMWRITEDATA : in STD_LOGIC_VECTOR ( 143 downto 0 );
    MIREPLAYRAMWRITEENABLE : in STD_LOGIC_VECTOR ( 1 downto 0 );
    MIREQUESTRAMREADENABLE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    MIREQUESTRAMWRITEENABLE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mi_req_raddr0_i : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mi_req_waddr0_i : in STD_LOGIC_VECTOR ( 8 downto 0 );
    MIREQUESTRAMWRITEDATA : in STD_LOGIC_VECTOR ( 143 downto 0 );
    mi_req_raddr1_i : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mi_req_waddr1_i : in STD_LOGIC_VECTOR ( 8 downto 0 );
    MICOMPLETIONRAMWRITEENABLEL : in STD_LOGIC_VECTOR ( 3 downto 0 );
    MICOMPLETIONRAMREADENABLEL : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mi_cpl_waddr0_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_raddr0_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_wdata_i : in STD_LOGIC_VECTOR ( 127 downto 0 );
    mi_cpl_wdip_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mi_cpl_waddr1_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_raddr1_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    MICOMPLETIONRAMWRITEENABLEU : in STD_LOGIC_VECTOR ( 3 downto 0 );
    MICOMPLETIONRAMREADENABLEU : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mi_cpl_waddr2_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_raddr2_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_waddr3_i : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mi_cpl_raddr3_i : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_bram : entity is "pcie3_ultrascale_7038_bram";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_bram;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_bram is
begin
bram_cpl_inst: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_bram_cpl
     port map (
      CORECLKMIREQUESTRAM => CORECLKMIREQUESTRAM,
      MICOMPLETIONRAMREADDATA(143 downto 0) => MICOMPLETIONRAMREADDATA(143 downto 0),
      mi_cpl_raddr0_i(9 downto 0) => mi_cpl_raddr0_i(9 downto 0),
      mi_cpl_raddr1_i(9 downto 0) => mi_cpl_raddr1_i(9 downto 0),
      mi_cpl_raddr2_i(9 downto 0) => mi_cpl_raddr2_i(9 downto 0),
      mi_cpl_raddr3_i(9 downto 0) => mi_cpl_raddr3_i(9 downto 0),
      mi_cpl_waddr0_i(9 downto 0) => mi_cpl_waddr0_i(9 downto 0),
      mi_cpl_waddr1_i(9 downto 0) => mi_cpl_waddr1_i(9 downto 0),
      mi_cpl_waddr2_i(9 downto 0) => mi_cpl_waddr2_i(9 downto 0),
      mi_cpl_waddr3_i(9 downto 0) => mi_cpl_waddr3_i(9 downto 0),
      mi_cpl_wdata_i(127 downto 0) => mi_cpl_wdata_i(127 downto 0),
      mi_cpl_wdip_i(15 downto 0) => mi_cpl_wdip_i(15 downto 0),
      ren_i(7 downto 4) => MICOMPLETIONRAMREADENABLEU(3 downto 0),
      ren_i(3 downto 0) => MICOMPLETIONRAMREADENABLEL(3 downto 0),
      wen_i(7 downto 4) => MICOMPLETIONRAMWRITEENABLEU(3 downto 0),
      wen_i(3 downto 0) => MICOMPLETIONRAMWRITEENABLEL(3 downto 0)
    );
bram_rep_inst: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_bram_rep
     port map (
      CORECLKMIREQUESTRAM => CORECLKMIREQUESTRAM,
      MIREPLAYRAMADDRESS(8 downto 0) => MIREPLAYRAMADDRESS(8 downto 0),
      MIREPLAYRAMREADDATA(143 downto 0) => MIREPLAYRAMREADDATA(143 downto 0),
      MIREPLAYRAMWRITEDATA(143 downto 0) => MIREPLAYRAMWRITEDATA(143 downto 0),
      MIREPLAYRAMWRITEENABLE(1 downto 0) => MIREPLAYRAMWRITEENABLE(1 downto 0)
    );
bram_req_inst: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_bram_req
     port map (
      CORECLKMIREQUESTRAM => CORECLKMIREQUESTRAM,
      MIREQUESTRAMREADDATA(143 downto 0) => MIREQUESTRAMREADDATA(143 downto 0),
      MIREQUESTRAMREADENABLE(3 downto 0) => MIREQUESTRAMREADENABLE(3 downto 0),
      MIREQUESTRAMWRITEDATA(143 downto 0) => MIREQUESTRAMWRITEDATA(143 downto 0),
      MIREQUESTRAMWRITEENABLE(3 downto 0) => MIREQUESTRAMWRITEENABLE(3 downto 0),
      mi_req_raddr0_i(8 downto 0) => mi_req_raddr0_i(8 downto 0),
      mi_req_raddr1_i(8 downto 0) => mi_req_raddr1_i(8 downto 0),
      mi_req_waddr0_i(8 downto 0) => mi_req_waddr0_i(8 downto 0),
      mi_req_waddr1_i(8 downto 0) => mi_req_waddr1_i(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_gthe3 is
  port (
    drprdy_common_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll0fbclklost_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll0lock_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll0outclk_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll0outrefclk_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll0refclklost_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll1fbclklost_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll1lock_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll1outclk_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll1outrefclk_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll1refclklost_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    refclkoutmonitor0_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    refclkoutmonitor1_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    drpdo_common_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rxrecclk0_sel_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxrecclk1_sel_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pmarsvdout0_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pmarsvdout1_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    qplldmonitor0_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    qplldmonitor1_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cpllfbclklost_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cpllrefclklost_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gtrefclkmonitor_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pcierategen3_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pcierateidle_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pciesynctxsyncdone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pcieusergen3rdy_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pcieuserphystatusrst_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pcieuserratestart_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    phystatus_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    resetexception_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxbyteisaligned_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxbyterealign_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxcdrphdone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxchanbondseq_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxchanisaligned_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxchanrealign_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxcominitdet_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxcommadet_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxcomsasdet_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxcomwakedet_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdlysresetdone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxelecidle_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxosintdone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxosintstarted_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxosintstrobedone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxosintstrobestarted_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxoutclkfabric_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxphaligndone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxphalignerr_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxprbslocked_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxprgdivresetdone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxqpisenn_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxqpisenp_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxratedone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxrecclkout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxsliderdy_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxslipdone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxslipoutclkrdy_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxslippmardy_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxsyncdone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxsyncout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxvalid_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txcomfinish_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txdlysresetdone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txoutclkfabric_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txoutclkpcs_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txphaligndone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txphinitdone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txqpisenn_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txqpisenp_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txratedone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txsyncdone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txsyncout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pcsrsvdout_out : out STD_LOGIC_VECTOR ( 95 downto 0 );
    rxdata_out : out STD_LOGIC_VECTOR ( 1023 downto 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 127 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 127 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 127 downto 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 135 downto 0 );
    pcierateqpllpd_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pcierateqpllreset_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxstartofseq_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    bufgtce_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    bufgtcemask_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    bufgtreset_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    bufgtrstmask_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    rxstatus_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    rxchbondo_out : out STD_LOGIC_VECTOR ( 39 downto 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 47 downto 0 );
    rxmonitorout_out : out STD_LOGIC_VECTOR ( 55 downto 0 );
    pinrsrvdas_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rxdataextendrsvd_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    bufgtdiv_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    drpclk_common_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    drpen_common_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    drpwe_common_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtgrefclk0_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtgrefclk1_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtnorthrefclk00_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtnorthrefclk01_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtnorthrefclk10_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtnorthrefclk11_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtrefclk00_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtrefclk01_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtrefclk10_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtrefclk11_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtsouthrefclk00_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtsouthrefclk01_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtsouthrefclk10_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtsouthrefclk11_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll0clkrsvd0_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll0clkrsvd1_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll0lockdetclk_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll0locken_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll0pd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll0reset_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll1clkrsvd0_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll1clkrsvd1_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll1lockdetclk_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll1locken_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll1pd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll1reset_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    drpdi_common_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    qpll0refclksel_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    qpll1refclksel_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    qpllrsvd2_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    qpllrsvd3_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    qpllrsvd1_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    qpllrsvd4_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpaddr_common_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    cfgreset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clkrsvd0_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clkrsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cplllockdetclk_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cplllocken_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cpllpd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cpllreset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dmonfiforeset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dmonitorclk_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    evoddphicaldone_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    evoddphicalstart_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    evoddphidrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    evoddphidwren_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    evoddphixrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    evoddphixwren_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    eyescanmode_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gtgrefclk_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gtnorthrefclk0_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gtnorthrefclk1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gtrefclk1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gtresetsel_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gtrxreset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gtsouthrefclk0_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gtsouthrefclk1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gttxreset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    lpbkrxtxseren_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    lpbktxrxseren_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pcieeqrxeqadaptdone_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pcierstidle_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pciersttxsyncstart_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pcieuserratedone_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    resetovrd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rstclkentx_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rx8b10ben_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxcdrfreqreset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxcdrreset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxcdrresetrsv_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxchbonden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxchbondmaster_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxchbondslave_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxcommadeten_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfeagchold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfeagcovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfelfhold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfelfovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap10hold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap10ovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap11hold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap11ovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap12hold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap12ovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap13hold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap13ovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap14hold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap14ovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap15hold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap15ovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap2hold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap2ovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap3hold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap3ovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap4hold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap4ovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap5hold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap5ovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap6hold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap6ovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap7hold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap7ovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap8hold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap8ovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap9hold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap9ovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfeuthold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfeutovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfevphold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfevpovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfevsen_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfexyden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdlybypass_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdlyen_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdlyovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdlysreset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxlatclk_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxlpmgchold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxlpmgcovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxlpmhfhold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxlpmhfovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxlpmlfhold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxlpmlfklovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxlpmoshold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxlpmosovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxoobreset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxoscalreset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxoshold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxosinten_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxosinthold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxosintovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxosintstrobe_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxosinttestovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxosovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxpcommaalignen_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxphalign_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxphalignen_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxphdlypd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxphdlyreset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxphovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxprogdivreset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxqpien_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxratemode_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxslide_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxslipoutclk_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxslippma_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxsyncallin_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxsyncin_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxsyncmode_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxuserrdy_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sigvalidclk_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx8b10ben_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txcominit_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txcomsas_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txcomwake_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdeemph_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdetectrx_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdiffpd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdlybypass_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdlyen_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdlyhold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdlyovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdlysreset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdlyupdown_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txlatclk_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txpdelecidlemode_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txphalign_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txphalignen_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txphdlypd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txphdlyreset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txphdlytstclk_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txphinit_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txphovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txpippmen_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txpippmovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txpippmpd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txpippmsel_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txpisopd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txpostcursorinv_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txprecursorinv_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txprogdivreset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txqpibiasen_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txqpistrongpdown_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txqpiweakpup_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txratemode_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txswing_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txsyncallin_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txsyncin_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txsyncmode_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txuserrdy_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdata_in : in STD_LOGIC_VECTOR ( 1023 downto 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 127 downto 0 );
    gtrsvd_in : in STD_LOGIC_VECTOR ( 127 downto 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 127 downto 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 127 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 127 downto 0 );
    rxdfeagcctrl_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rxelecidlemode_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rxmonitorsel_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rxpllclksel_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rxsysclksel_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txpd_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txpllclksel_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txsysclksel_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cpllrefclksel_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    rxchbondlevel_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    rxoutclksel_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    rxrate_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    txbufdiffctrl_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    txmargin_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    txoutclksel_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    txrate_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    rxosintcfg_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    pcsrsvdin2_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    pmarsvdin_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    rxchbondi_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    txpippmstepsize_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 47 downto 0 );
    txmaincursor_in : in STD_LOGIC_VECTOR ( 55 downto 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 55 downto 0 );
    tx8b10bbypass_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    txdataextendrsvd_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 71 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_gthe3 : entity is "pcie3_ultrascale_7038_gt_gtwizard_gthe3";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_gthe3;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_gthe3 is
  signal \^qpll0outclk_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^qpll0outrefclk_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^qpll1outclk_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^qpll1outrefclk_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  qpll0outclk_out(1 downto 0) <= \^qpll0outclk_out\(1 downto 0);
  qpll0outrefclk_out(1 downto 0) <= \^qpll0outrefclk_out\(1 downto 0);
  qpll1outclk_out(1 downto 0) <= \^qpll1outclk_out\(1 downto 0);
  qpll1outrefclk_out(1 downto 0) <= \^qpll1outrefclk_out\(1 downto 0);
\gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gthe3_channel_wrapper
     port map (
      bufgtce_out(11 downto 0) => bufgtce_out(11 downto 0),
      bufgtcemask_out(11 downto 0) => bufgtcemask_out(11 downto 0),
      bufgtdiv_out(35 downto 0) => bufgtdiv_out(35 downto 0),
      bufgtreset_out(11 downto 0) => bufgtreset_out(11 downto 0),
      bufgtrstmask_out(11 downto 0) => bufgtrstmask_out(11 downto 0),
      cfgreset_in(3 downto 0) => cfgreset_in(3 downto 0),
      clkrsvd0_in(3 downto 0) => clkrsvd0_in(3 downto 0),
      clkrsvd1_in(3 downto 0) => clkrsvd1_in(3 downto 0),
      cpllfbclklost_out(3 downto 0) => cpllfbclklost_out(3 downto 0),
      cplllock_out(3 downto 0) => cplllock_out(3 downto 0),
      cplllockdetclk_in(3 downto 0) => cplllockdetclk_in(3 downto 0),
      cplllocken_in(3 downto 0) => cplllocken_in(3 downto 0),
      cpllpd_in(3 downto 0) => cpllpd_in(3 downto 0),
      cpllrefclklost_out(3 downto 0) => cpllrefclklost_out(3 downto 0),
      cpllrefclksel_in(11 downto 0) => cpllrefclksel_in(11 downto 0),
      cpllreset_in(3 downto 0) => cpllreset_in(3 downto 0),
      dmonfiforeset_in(3 downto 0) => dmonfiforeset_in(3 downto 0),
      dmonitorclk_in(3 downto 0) => dmonitorclk_in(3 downto 0),
      dmonitorout_out(67 downto 0) => dmonitorout_out(67 downto 0),
      drpaddr_in(35 downto 0) => drpaddr_in(35 downto 0),
      drpclk_in(3 downto 0) => drpclk_in(3 downto 0),
      drpdi_in(63 downto 0) => drpdi_in(63 downto 0),
      drpdo_out(63 downto 0) => drpdo_out(63 downto 0),
      drpen_in(3 downto 0) => drpen_in(3 downto 0),
      drprdy_out(3 downto 0) => drprdy_out(3 downto 0),
      drpwe_in(3 downto 0) => drpwe_in(3 downto 0),
      evoddphicaldone_in(3 downto 0) => evoddphicaldone_in(3 downto 0),
      evoddphicalstart_in(3 downto 0) => evoddphicalstart_in(3 downto 0),
      evoddphidrden_in(3 downto 0) => evoddphidrden_in(3 downto 0),
      evoddphidwren_in(3 downto 0) => evoddphidwren_in(3 downto 0),
      evoddphixrden_in(3 downto 0) => evoddphixrden_in(3 downto 0),
      evoddphixwren_in(3 downto 0) => evoddphixwren_in(3 downto 0),
      eyescandataerror_out(3 downto 0) => eyescandataerror_out(3 downto 0),
      eyescanmode_in(3 downto 0) => eyescanmode_in(3 downto 0),
      eyescanreset_in(3 downto 0) => eyescanreset_in(3 downto 0),
      eyescantrigger_in(3 downto 0) => eyescantrigger_in(3 downto 0),
      gtgrefclk_in(3 downto 0) => gtgrefclk_in(3 downto 0),
      gthrxn_in(3 downto 0) => gthrxn_in(3 downto 0),
      gthrxp_in(3 downto 0) => gthrxp_in(3 downto 0),
      gthtxn_out(3 downto 0) => gthtxn_out(3 downto 0),
      gthtxp_out(3 downto 0) => gthtxp_out(3 downto 0),
      gtnorthrefclk0_in(3 downto 0) => gtnorthrefclk0_in(3 downto 0),
      gtnorthrefclk1_in(3 downto 0) => gtnorthrefclk1_in(3 downto 0),
      gtpowergood_out(3 downto 0) => gtpowergood_out(3 downto 0),
      gtrefclk0_in(3 downto 0) => gtrefclk0_in(3 downto 0),
      gtrefclk1_in(3 downto 0) => gtrefclk1_in(3 downto 0),
      gtrefclkmonitor_out(3 downto 0) => gtrefclkmonitor_out(3 downto 0),
      gtresetsel_in(3 downto 0) => gtresetsel_in(3 downto 0),
      gtrsvd_in(63 downto 0) => gtrsvd_in(63 downto 0),
      gtrxreset_in(3 downto 0) => gtrxreset_in(3 downto 0),
      gtsouthrefclk0_in(3 downto 0) => gtsouthrefclk0_in(3 downto 0),
      gtsouthrefclk1_in(3 downto 0) => gtsouthrefclk1_in(3 downto 0),
      gttxreset_in(3 downto 0) => gttxreset_in(3 downto 0),
      loopback_in(11 downto 0) => loopback_in(11 downto 0),
      lpbkrxtxseren_in(3 downto 0) => lpbkrxtxseren_in(3 downto 0),
      lpbktxrxseren_in(3 downto 0) => lpbktxrxseren_in(3 downto 0),
      pcieeqrxeqadaptdone_in(3 downto 0) => pcieeqrxeqadaptdone_in(3 downto 0),
      pcierategen3_out(3 downto 0) => pcierategen3_out(3 downto 0),
      pcierateidle_out(3 downto 0) => pcierateidle_out(3 downto 0),
      pcierateqpllpd_out(7 downto 0) => pcierateqpllpd_out(7 downto 0),
      pcierateqpllreset_out(7 downto 0) => pcierateqpllreset_out(7 downto 0),
      pcierstidle_in(3 downto 0) => pcierstidle_in(3 downto 0),
      pciersttxsyncstart_in(3 downto 0) => pciersttxsyncstart_in(3 downto 0),
      pciesynctxsyncdone_out(3 downto 0) => pciesynctxsyncdone_out(3 downto 0),
      pcieusergen3rdy_out(3 downto 0) => pcieusergen3rdy_out(3 downto 0),
      pcieuserphystatusrst_out(3 downto 0) => pcieuserphystatusrst_out(3 downto 0),
      pcieuserratedone_in(3 downto 0) => pcieuserratedone_in(3 downto 0),
      pcieuserratestart_out(3 downto 0) => pcieuserratestart_out(3 downto 0),
      pcsrsvdin2_in(19 downto 0) => pcsrsvdin2_in(19 downto 0),
      pcsrsvdin_in(63 downto 0) => pcsrsvdin_in(63 downto 0),
      pcsrsvdout_out(47 downto 0) => pcsrsvdout_out(47 downto 0),
      phystatus_out(3 downto 0) => phystatus_out(3 downto 0),
      pinrsrvdas_out(31 downto 0) => pinrsrvdas_out(31 downto 0),
      pmarsvdin_in(19 downto 0) => pmarsvdin_in(19 downto 0),
      qpll0outclk_out(0) => \^qpll0outclk_out\(0),
      qpll0outrefclk_out(0) => \^qpll0outrefclk_out\(0),
      qpll1outclk_out(0) => \^qpll1outclk_out\(0),
      qpll1outrefclk_out(0) => \^qpll1outrefclk_out\(0),
      resetexception_out(3 downto 0) => resetexception_out(3 downto 0),
      resetovrd_in(3 downto 0) => resetovrd_in(3 downto 0),
      rstclkentx_in(3 downto 0) => rstclkentx_in(3 downto 0),
      rx8b10ben_in(3 downto 0) => rx8b10ben_in(3 downto 0),
      rxbufreset_in(3 downto 0) => rxbufreset_in(3 downto 0),
      rxbufstatus_out(11 downto 0) => rxbufstatus_out(11 downto 0),
      rxbyteisaligned_out(3 downto 0) => rxbyteisaligned_out(3 downto 0),
      rxbyterealign_out(3 downto 0) => rxbyterealign_out(3 downto 0),
      rxcdrfreqreset_in(3 downto 0) => rxcdrfreqreset_in(3 downto 0),
      rxcdrhold_in(3 downto 0) => rxcdrhold_in(3 downto 0),
      rxcdrlock_out(3 downto 0) => rxcdrlock_out(3 downto 0),
      rxcdrovrden_in(3 downto 0) => rxcdrovrden_in(3 downto 0),
      rxcdrphdone_out(3 downto 0) => rxcdrphdone_out(3 downto 0),
      rxcdrreset_in(3 downto 0) => rxcdrreset_in(3 downto 0),
      rxcdrresetrsv_in(3 downto 0) => rxcdrresetrsv_in(3 downto 0),
      rxchanbondseq_out(3 downto 0) => rxchanbondseq_out(3 downto 0),
      rxchanisaligned_out(3 downto 0) => rxchanisaligned_out(3 downto 0),
      rxchanrealign_out(3 downto 0) => rxchanrealign_out(3 downto 0),
      rxchbonden_in(3 downto 0) => rxchbonden_in(3 downto 0),
      rxchbondi_in(19 downto 0) => rxchbondi_in(19 downto 0),
      rxchbondlevel_in(11 downto 0) => rxchbondlevel_in(11 downto 0),
      rxchbondmaster_in(3 downto 0) => rxchbondmaster_in(3 downto 0),
      rxchbondo_out(19 downto 0) => rxchbondo_out(19 downto 0),
      rxchbondslave_in(3 downto 0) => rxchbondslave_in(3 downto 0),
      rxclkcorcnt_out(7 downto 0) => rxclkcorcnt_out(7 downto 0),
      rxcominitdet_out(3 downto 0) => rxcominitdet_out(3 downto 0),
      rxcommadet_out(3 downto 0) => rxcommadet_out(3 downto 0),
      rxcommadeten_in(3 downto 0) => rxcommadeten_in(3 downto 0),
      rxcomsasdet_out(3 downto 0) => rxcomsasdet_out(3 downto 0),
      rxcomwakedet_out(3 downto 0) => rxcomwakedet_out(3 downto 0),
      rxctrl0_out(63 downto 0) => rxctrl0_out(63 downto 0),
      rxctrl1_out(63 downto 0) => rxctrl1_out(63 downto 0),
      rxctrl2_out(31 downto 0) => rxctrl2_out(31 downto 0),
      rxctrl3_out(31 downto 0) => rxctrl3_out(31 downto 0),
      rxdata_out(511 downto 0) => rxdata_out(511 downto 0),
      rxdataextendrsvd_out(31 downto 0) => rxdataextendrsvd_out(31 downto 0),
      rxdatavalid_out(7 downto 0) => rxdatavalid_out(7 downto 0),
      rxdfeagcctrl_in(7 downto 0) => rxdfeagcctrl_in(7 downto 0),
      rxdfeagchold_in(3 downto 0) => rxdfeagchold_in(3 downto 0),
      rxdfeagcovrden_in(3 downto 0) => rxdfeagcovrden_in(3 downto 0),
      rxdfelfhold_in(3 downto 0) => rxdfelfhold_in(3 downto 0),
      rxdfelfovrden_in(3 downto 0) => rxdfelfovrden_in(3 downto 0),
      rxdfelpmreset_in(3 downto 0) => rxdfelpmreset_in(3 downto 0),
      rxdfetap10hold_in(3 downto 0) => rxdfetap10hold_in(3 downto 0),
      rxdfetap10ovrden_in(3 downto 0) => rxdfetap10ovrden_in(3 downto 0),
      rxdfetap11hold_in(3 downto 0) => rxdfetap11hold_in(3 downto 0),
      rxdfetap11ovrden_in(3 downto 0) => rxdfetap11ovrden_in(3 downto 0),
      rxdfetap12hold_in(3 downto 0) => rxdfetap12hold_in(3 downto 0),
      rxdfetap12ovrden_in(3 downto 0) => rxdfetap12ovrden_in(3 downto 0),
      rxdfetap13hold_in(3 downto 0) => rxdfetap13hold_in(3 downto 0),
      rxdfetap13ovrden_in(3 downto 0) => rxdfetap13ovrden_in(3 downto 0),
      rxdfetap14hold_in(3 downto 0) => rxdfetap14hold_in(3 downto 0),
      rxdfetap14ovrden_in(3 downto 0) => rxdfetap14ovrden_in(3 downto 0),
      rxdfetap15hold_in(3 downto 0) => rxdfetap15hold_in(3 downto 0),
      rxdfetap15ovrden_in(3 downto 0) => rxdfetap15ovrden_in(3 downto 0),
      rxdfetap2hold_in(3 downto 0) => rxdfetap2hold_in(3 downto 0),
      rxdfetap2ovrden_in(3 downto 0) => rxdfetap2ovrden_in(3 downto 0),
      rxdfetap3hold_in(3 downto 0) => rxdfetap3hold_in(3 downto 0),
      rxdfetap3ovrden_in(3 downto 0) => rxdfetap3ovrden_in(3 downto 0),
      rxdfetap4hold_in(3 downto 0) => rxdfetap4hold_in(3 downto 0),
      rxdfetap4ovrden_in(3 downto 0) => rxdfetap4ovrden_in(3 downto 0),
      rxdfetap5hold_in(3 downto 0) => rxdfetap5hold_in(3 downto 0),
      rxdfetap5ovrden_in(3 downto 0) => rxdfetap5ovrden_in(3 downto 0),
      rxdfetap6hold_in(3 downto 0) => rxdfetap6hold_in(3 downto 0),
      rxdfetap6ovrden_in(3 downto 0) => rxdfetap6ovrden_in(3 downto 0),
      rxdfetap7hold_in(3 downto 0) => rxdfetap7hold_in(3 downto 0),
      rxdfetap7ovrden_in(3 downto 0) => rxdfetap7ovrden_in(3 downto 0),
      rxdfetap8hold_in(3 downto 0) => rxdfetap8hold_in(3 downto 0),
      rxdfetap8ovrden_in(3 downto 0) => rxdfetap8ovrden_in(3 downto 0),
      rxdfetap9hold_in(3 downto 0) => rxdfetap9hold_in(3 downto 0),
      rxdfetap9ovrden_in(3 downto 0) => rxdfetap9ovrden_in(3 downto 0),
      rxdfeuthold_in(3 downto 0) => rxdfeuthold_in(3 downto 0),
      rxdfeutovrden_in(3 downto 0) => rxdfeutovrden_in(3 downto 0),
      rxdfevphold_in(3 downto 0) => rxdfevphold_in(3 downto 0),
      rxdfevpovrden_in(3 downto 0) => rxdfevpovrden_in(3 downto 0),
      rxdfevsen_in(3 downto 0) => rxdfevsen_in(3 downto 0),
      rxdfexyden_in(3 downto 0) => rxdfexyden_in(3 downto 0),
      rxdlybypass_in(3 downto 0) => rxdlybypass_in(3 downto 0),
      rxdlyen_in(3 downto 0) => rxdlyen_in(3 downto 0),
      rxdlyovrden_in(3 downto 0) => rxdlyovrden_in(3 downto 0),
      rxdlysreset_in(3 downto 0) => rxdlysreset_in(3 downto 0),
      rxdlysresetdone_out(3 downto 0) => rxdlysresetdone_out(3 downto 0),
      rxelecidle_out(3 downto 0) => rxelecidle_out(3 downto 0),
      rxelecidlemode_in(7 downto 0) => rxelecidlemode_in(7 downto 0),
      rxgearboxslip_in(3 downto 0) => rxgearboxslip_in(3 downto 0),
      rxheader_out(23 downto 0) => rxheader_out(23 downto 0),
      rxheadervalid_out(7 downto 0) => rxheadervalid_out(7 downto 0),
      rxlatclk_in(3 downto 0) => rxlatclk_in(3 downto 0),
      rxlpmen_in(3 downto 0) => rxlpmen_in(3 downto 0),
      rxlpmgchold_in(3 downto 0) => rxlpmgchold_in(3 downto 0),
      rxlpmgcovrden_in(3 downto 0) => rxlpmgcovrden_in(3 downto 0),
      rxlpmhfhold_in(3 downto 0) => rxlpmhfhold_in(3 downto 0),
      rxlpmhfovrden_in(3 downto 0) => rxlpmhfovrden_in(3 downto 0),
      rxlpmlfhold_in(3 downto 0) => rxlpmlfhold_in(3 downto 0),
      rxlpmlfklovrden_in(3 downto 0) => rxlpmlfklovrden_in(3 downto 0),
      rxlpmoshold_in(3 downto 0) => rxlpmoshold_in(3 downto 0),
      rxlpmosovrden_in(3 downto 0) => rxlpmosovrden_in(3 downto 0),
      rxmcommaalignen_in(3 downto 0) => rxmcommaalignen_in(3 downto 0),
      rxmonitorout_out(27 downto 0) => rxmonitorout_out(27 downto 0),
      rxmonitorsel_in(7 downto 0) => rxmonitorsel_in(7 downto 0),
      rxoobreset_in(3 downto 0) => rxoobreset_in(3 downto 0),
      rxoscalreset_in(3 downto 0) => rxoscalreset_in(3 downto 0),
      rxoshold_in(3 downto 0) => rxoshold_in(3 downto 0),
      rxosintcfg_in(15 downto 0) => rxosintcfg_in(15 downto 0),
      rxosintdone_out(3 downto 0) => rxosintdone_out(3 downto 0),
      rxosinten_in(3 downto 0) => rxosinten_in(3 downto 0),
      rxosinthold_in(3 downto 0) => rxosinthold_in(3 downto 0),
      rxosintovrden_in(3 downto 0) => rxosintovrden_in(3 downto 0),
      rxosintstarted_out(3 downto 0) => rxosintstarted_out(3 downto 0),
      rxosintstrobe_in(3 downto 0) => rxosintstrobe_in(3 downto 0),
      rxosintstrobedone_out(3 downto 0) => rxosintstrobedone_out(3 downto 0),
      rxosintstrobestarted_out(3 downto 0) => rxosintstrobestarted_out(3 downto 0),
      rxosinttestovrden_in(3 downto 0) => rxosinttestovrden_in(3 downto 0),
      rxosovrden_in(3 downto 0) => rxosovrden_in(3 downto 0),
      rxoutclk_out(3 downto 0) => rxoutclk_out(3 downto 0),
      rxoutclkfabric_out(3 downto 0) => rxoutclkfabric_out(3 downto 0),
      rxoutclkpcs_out(3 downto 0) => rxoutclkpcs_out(3 downto 0),
      rxoutclksel_in(11 downto 0) => rxoutclksel_in(11 downto 0),
      rxpcommaalignen_in(3 downto 0) => rxpcommaalignen_in(3 downto 0),
      rxpcsreset_in(3 downto 0) => rxpcsreset_in(3 downto 0),
      rxpd_in(7 downto 0) => rxpd_in(7 downto 0),
      rxphalign_in(3 downto 0) => rxphalign_in(3 downto 0),
      rxphaligndone_out(3 downto 0) => rxphaligndone_out(3 downto 0),
      rxphalignen_in(3 downto 0) => rxphalignen_in(3 downto 0),
      rxphalignerr_out(3 downto 0) => rxphalignerr_out(3 downto 0),
      rxphdlypd_in(3 downto 0) => rxphdlypd_in(3 downto 0),
      rxphdlyreset_in(3 downto 0) => rxphdlyreset_in(3 downto 0),
      rxphovrden_in(3 downto 0) => rxphovrden_in(3 downto 0),
      rxpllclksel_in(7 downto 0) => rxpllclksel_in(7 downto 0),
      rxpmareset_in(3 downto 0) => rxpmareset_in(3 downto 0),
      rxpmaresetdone_out(3 downto 0) => rxpmaresetdone_out(3 downto 0),
      rxpolarity_in(3 downto 0) => rxpolarity_in(3 downto 0),
      rxprbscntreset_in(3 downto 0) => rxprbscntreset_in(3 downto 0),
      rxprbserr_out(3 downto 0) => rxprbserr_out(3 downto 0),
      rxprbslocked_out(3 downto 0) => rxprbslocked_out(3 downto 0),
      rxprbssel_in(15 downto 0) => rxprbssel_in(15 downto 0),
      rxprgdivresetdone_out(3 downto 0) => rxprgdivresetdone_out(3 downto 0),
      rxprogdivreset_in(3 downto 0) => rxprogdivreset_in(3 downto 0),
      rxqpien_in(3 downto 0) => rxqpien_in(3 downto 0),
      rxqpisenn_out(3 downto 0) => rxqpisenn_out(3 downto 0),
      rxqpisenp_out(3 downto 0) => rxqpisenp_out(3 downto 0),
      rxrate_in(11 downto 0) => rxrate_in(11 downto 0),
      rxratedone_out(3 downto 0) => rxratedone_out(3 downto 0),
      rxratemode_in(3 downto 0) => rxratemode_in(3 downto 0),
      rxrecclkout_out(3 downto 0) => rxrecclkout_out(3 downto 0),
      rxresetdone_out(3 downto 0) => rxresetdone_out(3 downto 0),
      rxslide_in(3 downto 0) => rxslide_in(3 downto 0),
      rxsliderdy_out(3 downto 0) => rxsliderdy_out(3 downto 0),
      rxslipdone_out(3 downto 0) => rxslipdone_out(3 downto 0),
      rxslipoutclk_in(3 downto 0) => rxslipoutclk_in(3 downto 0),
      rxslipoutclkrdy_out(3 downto 0) => rxslipoutclkrdy_out(3 downto 0),
      rxslippma_in(3 downto 0) => rxslippma_in(3 downto 0),
      rxslippmardy_out(3 downto 0) => rxslippmardy_out(3 downto 0),
      rxstartofseq_out(7 downto 0) => rxstartofseq_out(7 downto 0),
      rxstatus_out(11 downto 0) => rxstatus_out(11 downto 0),
      rxsyncallin_in(3 downto 0) => rxsyncallin_in(3 downto 0),
      rxsyncdone_out(3 downto 0) => rxsyncdone_out(3 downto 0),
      rxsyncin_in(3 downto 0) => rxsyncin_in(3 downto 0),
      rxsyncmode_in(3 downto 0) => rxsyncmode_in(3 downto 0),
      rxsyncout_out(3 downto 0) => rxsyncout_out(3 downto 0),
      rxsysclksel_in(7 downto 0) => rxsysclksel_in(7 downto 0),
      rxuserrdy_in(3 downto 0) => rxuserrdy_in(3 downto 0),
      rxusrclk2_in(3 downto 0) => rxusrclk2_in(3 downto 0),
      rxusrclk_in(3 downto 0) => rxusrclk_in(3 downto 0),
      rxvalid_out(3 downto 0) => rxvalid_out(3 downto 0),
      sigvalidclk_in(3 downto 0) => sigvalidclk_in(3 downto 0),
      tx8b10bbypass_in(31 downto 0) => tx8b10bbypass_in(31 downto 0),
      tx8b10ben_in(3 downto 0) => tx8b10ben_in(3 downto 0),
      txbufdiffctrl_in(11 downto 0) => txbufdiffctrl_in(11 downto 0),
      txbufstatus_out(7 downto 0) => txbufstatus_out(7 downto 0),
      txcomfinish_out(3 downto 0) => txcomfinish_out(3 downto 0),
      txcominit_in(3 downto 0) => txcominit_in(3 downto 0),
      txcomsas_in(3 downto 0) => txcomsas_in(3 downto 0),
      txcomwake_in(3 downto 0) => txcomwake_in(3 downto 0),
      txctrl0_in(63 downto 0) => txctrl0_in(63 downto 0),
      txctrl1_in(63 downto 0) => txctrl1_in(63 downto 0),
      txctrl2_in(31 downto 0) => txctrl2_in(31 downto 0),
      txdata_in(511 downto 0) => txdata_in(511 downto 0),
      txdataextendrsvd_in(31 downto 0) => txdataextendrsvd_in(31 downto 0),
      txdeemph_in(3 downto 0) => txdeemph_in(3 downto 0),
      txdetectrx_in(3 downto 0) => txdetectrx_in(3 downto 0),
      txdiffctrl_in(15 downto 0) => txdiffctrl_in(15 downto 0),
      txdiffpd_in(3 downto 0) => txdiffpd_in(3 downto 0),
      txdlybypass_in(3 downto 0) => txdlybypass_in(3 downto 0),
      txdlyen_in(3 downto 0) => txdlyen_in(3 downto 0),
      txdlyhold_in(3 downto 0) => txdlyhold_in(3 downto 0),
      txdlyovrden_in(3 downto 0) => txdlyovrden_in(3 downto 0),
      txdlysreset_in(3 downto 0) => txdlysreset_in(3 downto 0),
      txdlysresetdone_out(3 downto 0) => txdlysresetdone_out(3 downto 0),
      txdlyupdown_in(3 downto 0) => txdlyupdown_in(3 downto 0),
      txelecidle_in(3 downto 0) => txelecidle_in(3 downto 0),
      txheader_in(23 downto 0) => txheader_in(23 downto 0),
      txinhibit_in(3 downto 0) => txinhibit_in(3 downto 0),
      txlatclk_in(3 downto 0) => txlatclk_in(3 downto 0),
      txmaincursor_in(27 downto 0) => txmaincursor_in(27 downto 0),
      txmargin_in(11 downto 0) => txmargin_in(11 downto 0),
      txoutclk_out(3 downto 0) => txoutclk_out(3 downto 0),
      txoutclkfabric_out(3 downto 0) => txoutclkfabric_out(3 downto 0),
      txoutclkpcs_out(3 downto 0) => txoutclkpcs_out(3 downto 0),
      txoutclksel_in(11 downto 0) => txoutclksel_in(11 downto 0),
      txpcsreset_in(3 downto 0) => txpcsreset_in(3 downto 0),
      txpd_in(7 downto 0) => txpd_in(7 downto 0),
      txpdelecidlemode_in(3 downto 0) => txpdelecidlemode_in(3 downto 0),
      txphalign_in(3 downto 0) => txphalign_in(3 downto 0),
      txphaligndone_out(3 downto 0) => txphaligndone_out(3 downto 0),
      txphalignen_in(3 downto 0) => txphalignen_in(3 downto 0),
      txphdlypd_in(3 downto 0) => txphdlypd_in(3 downto 0),
      txphdlyreset_in(3 downto 0) => txphdlyreset_in(3 downto 0),
      txphdlytstclk_in(3 downto 0) => txphdlytstclk_in(3 downto 0),
      txphinit_in(3 downto 0) => txphinit_in(3 downto 0),
      txphinitdone_out(3 downto 0) => txphinitdone_out(3 downto 0),
      txphovrden_in(3 downto 0) => txphovrden_in(3 downto 0),
      txpippmen_in(3 downto 0) => txpippmen_in(3 downto 0),
      txpippmovrden_in(3 downto 0) => txpippmovrden_in(3 downto 0),
      txpippmpd_in(3 downto 0) => txpippmpd_in(3 downto 0),
      txpippmsel_in(3 downto 0) => txpippmsel_in(3 downto 0),
      txpippmstepsize_in(19 downto 0) => txpippmstepsize_in(19 downto 0),
      txpisopd_in(3 downto 0) => txpisopd_in(3 downto 0),
      txpllclksel_in(7 downto 0) => txpllclksel_in(7 downto 0),
      txpmareset_in(3 downto 0) => txpmareset_in(3 downto 0),
      txpmaresetdone_out(3 downto 0) => txpmaresetdone_out(3 downto 0),
      txpolarity_in(3 downto 0) => txpolarity_in(3 downto 0),
      txpostcursor_in(19 downto 0) => txpostcursor_in(19 downto 0),
      txpostcursorinv_in(3 downto 0) => txpostcursorinv_in(3 downto 0),
      txprbsforceerr_in(3 downto 0) => txprbsforceerr_in(3 downto 0),
      txprbssel_in(15 downto 0) => txprbssel_in(15 downto 0),
      txprecursor_in(19 downto 0) => txprecursor_in(19 downto 0),
      txprecursorinv_in(3 downto 0) => txprecursorinv_in(3 downto 0),
      txprgdivresetdone_out(3 downto 0) => txprgdivresetdone_out(3 downto 0),
      txprogdivreset_in(3 downto 0) => txprogdivreset_in(3 downto 0),
      txqpibiasen_in(3 downto 0) => txqpibiasen_in(3 downto 0),
      txqpisenn_out(3 downto 0) => txqpisenn_out(3 downto 0),
      txqpisenp_out(3 downto 0) => txqpisenp_out(3 downto 0),
      txqpistrongpdown_in(3 downto 0) => txqpistrongpdown_in(3 downto 0),
      txqpiweakpup_in(3 downto 0) => txqpiweakpup_in(3 downto 0),
      txrate_in(11 downto 0) => txrate_in(11 downto 0),
      txratedone_out(3 downto 0) => txratedone_out(3 downto 0),
      txratemode_in(3 downto 0) => txratemode_in(3 downto 0),
      txresetdone_out(3 downto 0) => txresetdone_out(3 downto 0),
      txsequence_in(27 downto 0) => txsequence_in(27 downto 0),
      txswing_in(3 downto 0) => txswing_in(3 downto 0),
      txsyncallin_in(3 downto 0) => txsyncallin_in(3 downto 0),
      txsyncdone_out(3 downto 0) => txsyncdone_out(3 downto 0),
      txsyncin_in(3 downto 0) => txsyncin_in(3 downto 0),
      txsyncmode_in(3 downto 0) => txsyncmode_in(3 downto 0),
      txsyncout_out(3 downto 0) => txsyncout_out(3 downto 0),
      txsysclksel_in(7 downto 0) => txsysclksel_in(7 downto 0),
      txuserrdy_in(3 downto 0) => txuserrdy_in(3 downto 0),
      txusrclk2_in(3 downto 0) => txusrclk2_in(3 downto 0),
      txusrclk_in(3 downto 0) => txusrclk_in(3 downto 0)
    );
\gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gthe3_channel_wrapper_413
     port map (
      bufgtce_out(11 downto 0) => bufgtce_out(23 downto 12),
      bufgtcemask_out(11 downto 0) => bufgtcemask_out(23 downto 12),
      bufgtdiv_out(35 downto 0) => bufgtdiv_out(71 downto 36),
      bufgtreset_out(11 downto 0) => bufgtreset_out(23 downto 12),
      bufgtrstmask_out(11 downto 0) => bufgtrstmask_out(23 downto 12),
      cfgreset_in(3 downto 0) => cfgreset_in(7 downto 4),
      clkrsvd0_in(3 downto 0) => clkrsvd0_in(7 downto 4),
      clkrsvd1_in(3 downto 0) => clkrsvd1_in(7 downto 4),
      cpllfbclklost_out(3 downto 0) => cpllfbclklost_out(7 downto 4),
      cplllock_out(3 downto 0) => cplllock_out(7 downto 4),
      cplllockdetclk_in(3 downto 0) => cplllockdetclk_in(7 downto 4),
      cplllocken_in(3 downto 0) => cplllocken_in(7 downto 4),
      cpllpd_in(3 downto 0) => cpllpd_in(7 downto 4),
      cpllrefclklost_out(3 downto 0) => cpllrefclklost_out(7 downto 4),
      cpllrefclksel_in(11 downto 0) => cpllrefclksel_in(23 downto 12),
      cpllreset_in(3 downto 0) => cpllreset_in(7 downto 4),
      dmonfiforeset_in(3 downto 0) => dmonfiforeset_in(7 downto 4),
      dmonitorclk_in(3 downto 0) => dmonitorclk_in(7 downto 4),
      dmonitorout_out(67 downto 0) => dmonitorout_out(135 downto 68),
      drpaddr_in(35 downto 0) => drpaddr_in(71 downto 36),
      drpclk_in(3 downto 0) => drpclk_in(7 downto 4),
      drpdi_in(63 downto 0) => drpdi_in(127 downto 64),
      drpdo_out(63 downto 0) => drpdo_out(127 downto 64),
      drpen_in(3 downto 0) => drpen_in(7 downto 4),
      drprdy_out(3 downto 0) => drprdy_out(7 downto 4),
      drpwe_in(3 downto 0) => drpwe_in(7 downto 4),
      evoddphicaldone_in(3 downto 0) => evoddphicaldone_in(7 downto 4),
      evoddphicalstart_in(3 downto 0) => evoddphicalstart_in(7 downto 4),
      evoddphidrden_in(3 downto 0) => evoddphidrden_in(7 downto 4),
      evoddphidwren_in(3 downto 0) => evoddphidwren_in(7 downto 4),
      evoddphixrden_in(3 downto 0) => evoddphixrden_in(7 downto 4),
      evoddphixwren_in(3 downto 0) => evoddphixwren_in(7 downto 4),
      eyescandataerror_out(3 downto 0) => eyescandataerror_out(7 downto 4),
      eyescanmode_in(3 downto 0) => eyescanmode_in(7 downto 4),
      eyescanreset_in(3 downto 0) => eyescanreset_in(7 downto 4),
      eyescantrigger_in(3 downto 0) => eyescantrigger_in(7 downto 4),
      gtgrefclk_in(3 downto 0) => gtgrefclk_in(7 downto 4),
      gthrxn_in(3 downto 0) => gthrxn_in(7 downto 4),
      gthrxp_in(3 downto 0) => gthrxp_in(7 downto 4),
      gthtxn_out(3 downto 0) => gthtxn_out(7 downto 4),
      gthtxp_out(3 downto 0) => gthtxp_out(7 downto 4),
      gtnorthrefclk0_in(3 downto 0) => gtnorthrefclk0_in(7 downto 4),
      gtnorthrefclk1_in(3 downto 0) => gtnorthrefclk1_in(7 downto 4),
      gtpowergood_out(3 downto 0) => gtpowergood_out(7 downto 4),
      gtrefclk0_in(3 downto 0) => gtrefclk0_in(7 downto 4),
      gtrefclk1_in(3 downto 0) => gtrefclk1_in(7 downto 4),
      gtrefclkmonitor_out(3 downto 0) => gtrefclkmonitor_out(7 downto 4),
      gtresetsel_in(3 downto 0) => gtresetsel_in(7 downto 4),
      gtrsvd_in(63 downto 0) => gtrsvd_in(127 downto 64),
      gtrxreset_in(3 downto 0) => gtrxreset_in(7 downto 4),
      gtsouthrefclk0_in(3 downto 0) => gtsouthrefclk0_in(7 downto 4),
      gtsouthrefclk1_in(3 downto 0) => gtsouthrefclk1_in(7 downto 4),
      gttxreset_in(3 downto 0) => gttxreset_in(7 downto 4),
      loopback_in(11 downto 0) => loopback_in(23 downto 12),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lpbkrxtxseren_in(3 downto 0) => lpbkrxtxseren_in(7 downto 4),
      lpbktxrxseren_in(3 downto 0) => lpbktxrxseren_in(7 downto 4),
      pcieeqrxeqadaptdone_in(3 downto 0) => pcieeqrxeqadaptdone_in(7 downto 4),
      pcierategen3_out(3 downto 0) => pcierategen3_out(7 downto 4),
      pcierateidle_out(3 downto 0) => pcierateidle_out(7 downto 4),
      pcierateqpllpd_out(7 downto 0) => pcierateqpllpd_out(15 downto 8),
      pcierateqpllreset_out(7 downto 0) => pcierateqpllreset_out(15 downto 8),
      pcierstidle_in(3 downto 0) => pcierstidle_in(7 downto 4),
      pciersttxsyncstart_in(3 downto 0) => pciersttxsyncstart_in(7 downto 4),
      pciesynctxsyncdone_out(3 downto 0) => pciesynctxsyncdone_out(7 downto 4),
      pcieusergen3rdy_out(3 downto 0) => pcieusergen3rdy_out(7 downto 4),
      pcieuserphystatusrst_out(3 downto 0) => pcieuserphystatusrst_out(7 downto 4),
      pcieuserratedone_in(3 downto 0) => pcieuserratedone_in(7 downto 4),
      pcieuserratestart_out(3 downto 0) => pcieuserratestart_out(7 downto 4),
      pcsrsvdin2_in(19 downto 0) => pcsrsvdin2_in(39 downto 20),
      pcsrsvdin_in(63 downto 0) => pcsrsvdin_in(127 downto 64),
      pcsrsvdout_out(47 downto 0) => pcsrsvdout_out(95 downto 48),
      phystatus_out(3 downto 0) => phystatus_out(7 downto 4),
      pinrsrvdas_out(31 downto 0) => pinrsrvdas_out(63 downto 32),
      pmarsvdin_in(19 downto 0) => pmarsvdin_in(39 downto 20),
      qpll0outclk_out(0) => \^qpll0outclk_out\(1),
      qpll0outrefclk_out(0) => \^qpll0outrefclk_out\(1),
      qpll1outclk_out(0) => \^qpll1outclk_out\(1),
      qpll1outrefclk_out(0) => \^qpll1outrefclk_out\(1),
      resetexception_out(3 downto 0) => resetexception_out(7 downto 4),
      resetovrd_in(3 downto 0) => resetovrd_in(7 downto 4),
      rstclkentx_in(3 downto 0) => rstclkentx_in(7 downto 4),
      rx8b10ben_in(3 downto 0) => rx8b10ben_in(7 downto 4),
      rxbufreset_in(3 downto 0) => rxbufreset_in(7 downto 4),
      rxbufstatus_out(11 downto 0) => rxbufstatus_out(23 downto 12),
      rxbyteisaligned_out(3 downto 0) => rxbyteisaligned_out(7 downto 4),
      rxbyterealign_out(3 downto 0) => rxbyterealign_out(7 downto 4),
      rxcdrfreqreset_in(3 downto 0) => rxcdrfreqreset_in(7 downto 4),
      rxcdrhold_in(3 downto 0) => rxcdrhold_in(7 downto 4),
      rxcdrlock_out(3 downto 0) => rxcdrlock_out(7 downto 4),
      rxcdrovrden_in(3 downto 0) => rxcdrovrden_in(7 downto 4),
      rxcdrphdone_out(3 downto 0) => rxcdrphdone_out(7 downto 4),
      rxcdrreset_in(3 downto 0) => rxcdrreset_in(7 downto 4),
      rxcdrresetrsv_in(3 downto 0) => rxcdrresetrsv_in(7 downto 4),
      rxchanbondseq_out(3 downto 0) => rxchanbondseq_out(7 downto 4),
      rxchanisaligned_out(3 downto 0) => rxchanisaligned_out(7 downto 4),
      rxchanrealign_out(3 downto 0) => rxchanrealign_out(7 downto 4),
      rxchbonden_in(3 downto 0) => rxchbonden_in(7 downto 4),
      rxchbondi_in(19 downto 0) => rxchbondi_in(39 downto 20),
      rxchbondlevel_in(11 downto 0) => rxchbondlevel_in(23 downto 12),
      rxchbondmaster_in(3 downto 0) => rxchbondmaster_in(7 downto 4),
      rxchbondo_out(19 downto 0) => rxchbondo_out(39 downto 20),
      rxchbondslave_in(3 downto 0) => rxchbondslave_in(7 downto 4),
      rxclkcorcnt_out(7 downto 0) => rxclkcorcnt_out(15 downto 8),
      rxcominitdet_out(3 downto 0) => rxcominitdet_out(7 downto 4),
      rxcommadet_out(3 downto 0) => rxcommadet_out(7 downto 4),
      rxcommadeten_in(3 downto 0) => rxcommadeten_in(7 downto 4),
      rxcomsasdet_out(3 downto 0) => rxcomsasdet_out(7 downto 4),
      rxcomwakedet_out(3 downto 0) => rxcomwakedet_out(7 downto 4),
      rxctrl0_out(63 downto 0) => rxctrl0_out(127 downto 64),
      rxctrl1_out(63 downto 0) => rxctrl1_out(127 downto 64),
      rxctrl2_out(31 downto 0) => rxctrl2_out(63 downto 32),
      rxctrl3_out(31 downto 0) => rxctrl3_out(63 downto 32),
      rxdata_out(511 downto 0) => rxdata_out(1023 downto 512),
      rxdataextendrsvd_out(31 downto 0) => rxdataextendrsvd_out(63 downto 32),
      rxdatavalid_out(7 downto 0) => rxdatavalid_out(15 downto 8),
      rxdfeagcctrl_in(7 downto 0) => rxdfeagcctrl_in(15 downto 8),
      rxdfeagchold_in(3 downto 0) => rxdfeagchold_in(7 downto 4),
      rxdfeagcovrden_in(3 downto 0) => rxdfeagcovrden_in(7 downto 4),
      rxdfelfhold_in(3 downto 0) => rxdfelfhold_in(7 downto 4),
      rxdfelfovrden_in(3 downto 0) => rxdfelfovrden_in(7 downto 4),
      rxdfelpmreset_in(3 downto 0) => rxdfelpmreset_in(7 downto 4),
      rxdfetap10hold_in(3 downto 0) => rxdfetap10hold_in(7 downto 4),
      rxdfetap10ovrden_in(3 downto 0) => rxdfetap10ovrden_in(7 downto 4),
      rxdfetap11hold_in(3 downto 0) => rxdfetap11hold_in(7 downto 4),
      rxdfetap11ovrden_in(3 downto 0) => rxdfetap11ovrden_in(7 downto 4),
      rxdfetap12hold_in(3 downto 0) => rxdfetap12hold_in(7 downto 4),
      rxdfetap12ovrden_in(3 downto 0) => rxdfetap12ovrden_in(7 downto 4),
      rxdfetap13hold_in(3 downto 0) => rxdfetap13hold_in(7 downto 4),
      rxdfetap13ovrden_in(3 downto 0) => rxdfetap13ovrden_in(7 downto 4),
      rxdfetap14hold_in(3 downto 0) => rxdfetap14hold_in(7 downto 4),
      rxdfetap14ovrden_in(3 downto 0) => rxdfetap14ovrden_in(7 downto 4),
      rxdfetap15hold_in(3 downto 0) => rxdfetap15hold_in(7 downto 4),
      rxdfetap15ovrden_in(3 downto 0) => rxdfetap15ovrden_in(7 downto 4),
      rxdfetap2hold_in(3 downto 0) => rxdfetap2hold_in(7 downto 4),
      rxdfetap2ovrden_in(3 downto 0) => rxdfetap2ovrden_in(7 downto 4),
      rxdfetap3hold_in(3 downto 0) => rxdfetap3hold_in(7 downto 4),
      rxdfetap3ovrden_in(3 downto 0) => rxdfetap3ovrden_in(7 downto 4),
      rxdfetap4hold_in(3 downto 0) => rxdfetap4hold_in(7 downto 4),
      rxdfetap4ovrden_in(3 downto 0) => rxdfetap4ovrden_in(7 downto 4),
      rxdfetap5hold_in(3 downto 0) => rxdfetap5hold_in(7 downto 4),
      rxdfetap5ovrden_in(3 downto 0) => rxdfetap5ovrden_in(7 downto 4),
      rxdfetap6hold_in(3 downto 0) => rxdfetap6hold_in(7 downto 4),
      rxdfetap6ovrden_in(3 downto 0) => rxdfetap6ovrden_in(7 downto 4),
      rxdfetap7hold_in(3 downto 0) => rxdfetap7hold_in(7 downto 4),
      rxdfetap7ovrden_in(3 downto 0) => rxdfetap7ovrden_in(7 downto 4),
      rxdfetap8hold_in(3 downto 0) => rxdfetap8hold_in(7 downto 4),
      rxdfetap8ovrden_in(3 downto 0) => rxdfetap8ovrden_in(7 downto 4),
      rxdfetap9hold_in(3 downto 0) => rxdfetap9hold_in(7 downto 4),
      rxdfetap9ovrden_in(3 downto 0) => rxdfetap9ovrden_in(7 downto 4),
      rxdfeuthold_in(3 downto 0) => rxdfeuthold_in(7 downto 4),
      rxdfeutovrden_in(3 downto 0) => rxdfeutovrden_in(7 downto 4),
      rxdfevphold_in(3 downto 0) => rxdfevphold_in(7 downto 4),
      rxdfevpovrden_in(3 downto 0) => rxdfevpovrden_in(7 downto 4),
      rxdfevsen_in(3 downto 0) => rxdfevsen_in(7 downto 4),
      rxdfexyden_in(3 downto 0) => rxdfexyden_in(7 downto 4),
      rxdlybypass_in(3 downto 0) => rxdlybypass_in(7 downto 4),
      rxdlyen_in(3 downto 0) => rxdlyen_in(7 downto 4),
      rxdlyovrden_in(3 downto 0) => rxdlyovrden_in(7 downto 4),
      rxdlysreset_in(3 downto 0) => rxdlysreset_in(7 downto 4),
      rxdlysresetdone_out(3 downto 0) => rxdlysresetdone_out(7 downto 4),
      rxelecidle_out(3 downto 0) => rxelecidle_out(7 downto 4),
      rxelecidlemode_in(7 downto 0) => rxelecidlemode_in(15 downto 8),
      rxgearboxslip_in(3 downto 0) => rxgearboxslip_in(7 downto 4),
      rxheader_out(23 downto 0) => rxheader_out(47 downto 24),
      rxheadervalid_out(7 downto 0) => rxheadervalid_out(15 downto 8),
      rxlatclk_in(3 downto 0) => rxlatclk_in(7 downto 4),
      rxlpmen_in(3 downto 0) => rxlpmen_in(7 downto 4),
      rxlpmgchold_in(3 downto 0) => rxlpmgchold_in(7 downto 4),
      rxlpmgcovrden_in(3 downto 0) => rxlpmgcovrden_in(7 downto 4),
      rxlpmhfhold_in(3 downto 0) => rxlpmhfhold_in(7 downto 4),
      rxlpmhfovrden_in(3 downto 0) => rxlpmhfovrden_in(7 downto 4),
      rxlpmlfhold_in(3 downto 0) => rxlpmlfhold_in(7 downto 4),
      rxlpmlfklovrden_in(3 downto 0) => rxlpmlfklovrden_in(7 downto 4),
      rxlpmoshold_in(3 downto 0) => rxlpmoshold_in(7 downto 4),
      rxlpmosovrden_in(3 downto 0) => rxlpmosovrden_in(7 downto 4),
      rxmcommaalignen_in(3 downto 0) => rxmcommaalignen_in(7 downto 4),
      rxmonitorout_out(27 downto 0) => rxmonitorout_out(55 downto 28),
      rxmonitorsel_in(7 downto 0) => rxmonitorsel_in(15 downto 8),
      rxoobreset_in(3 downto 0) => rxoobreset_in(7 downto 4),
      rxoscalreset_in(3 downto 0) => rxoscalreset_in(7 downto 4),
      rxoshold_in(3 downto 0) => rxoshold_in(7 downto 4),
      rxosintcfg_in(15 downto 0) => rxosintcfg_in(31 downto 16),
      rxosintdone_out(3 downto 0) => rxosintdone_out(7 downto 4),
      rxosinten_in(3 downto 0) => rxosinten_in(7 downto 4),
      rxosinthold_in(3 downto 0) => rxosinthold_in(7 downto 4),
      rxosintovrden_in(3 downto 0) => rxosintovrden_in(7 downto 4),
      rxosintstarted_out(3 downto 0) => rxosintstarted_out(7 downto 4),
      rxosintstrobe_in(3 downto 0) => rxosintstrobe_in(7 downto 4),
      rxosintstrobedone_out(3 downto 0) => rxosintstrobedone_out(7 downto 4),
      rxosintstrobestarted_out(3 downto 0) => rxosintstrobestarted_out(7 downto 4),
      rxosinttestovrden_in(3 downto 0) => rxosinttestovrden_in(7 downto 4),
      rxosovrden_in(3 downto 0) => rxosovrden_in(7 downto 4),
      rxoutclk_out(3 downto 0) => rxoutclk_out(7 downto 4),
      rxoutclkfabric_out(3 downto 0) => rxoutclkfabric_out(7 downto 4),
      rxoutclkpcs_out(3 downto 0) => rxoutclkpcs_out(7 downto 4),
      rxoutclksel_in(11 downto 0) => rxoutclksel_in(23 downto 12),
      rxpcommaalignen_in(3 downto 0) => rxpcommaalignen_in(7 downto 4),
      rxpcsreset_in(3 downto 0) => rxpcsreset_in(7 downto 4),
      rxpd_in(7 downto 0) => rxpd_in(15 downto 8),
      rxphalign_in(3 downto 0) => rxphalign_in(7 downto 4),
      rxphaligndone_out(3 downto 0) => rxphaligndone_out(7 downto 4),
      rxphalignen_in(3 downto 0) => rxphalignen_in(7 downto 4),
      rxphalignerr_out(3 downto 0) => rxphalignerr_out(7 downto 4),
      rxphdlypd_in(3 downto 0) => rxphdlypd_in(7 downto 4),
      rxphdlyreset_in(3 downto 0) => rxphdlyreset_in(7 downto 4),
      rxphovrden_in(3 downto 0) => rxphovrden_in(7 downto 4),
      rxpllclksel_in(7 downto 0) => rxpllclksel_in(15 downto 8),
      rxpmareset_in(3 downto 0) => rxpmareset_in(7 downto 4),
      rxpmaresetdone_out(3 downto 0) => rxpmaresetdone_out(7 downto 4),
      rxpolarity_in(3 downto 0) => rxpolarity_in(7 downto 4),
      rxprbscntreset_in(3 downto 0) => rxprbscntreset_in(7 downto 4),
      rxprbserr_out(3 downto 0) => rxprbserr_out(7 downto 4),
      rxprbslocked_out(3 downto 0) => rxprbslocked_out(7 downto 4),
      rxprbssel_in(15 downto 0) => rxprbssel_in(31 downto 16),
      rxprgdivresetdone_out(3 downto 0) => rxprgdivresetdone_out(7 downto 4),
      rxprogdivreset_in(3 downto 0) => rxprogdivreset_in(7 downto 4),
      rxqpien_in(3 downto 0) => rxqpien_in(7 downto 4),
      rxqpisenn_out(3 downto 0) => rxqpisenn_out(7 downto 4),
      rxqpisenp_out(3 downto 0) => rxqpisenp_out(7 downto 4),
      rxrate_in(11 downto 0) => rxrate_in(23 downto 12),
      rxratedone_out(3 downto 0) => rxratedone_out(7 downto 4),
      rxratemode_in(3 downto 0) => rxratemode_in(7 downto 4),
      rxrecclkout_out(3 downto 0) => rxrecclkout_out(7 downto 4),
      rxresetdone_out(3 downto 0) => rxresetdone_out(7 downto 4),
      rxslide_in(3 downto 0) => rxslide_in(7 downto 4),
      rxsliderdy_out(3 downto 0) => rxsliderdy_out(7 downto 4),
      rxslipdone_out(3 downto 0) => rxslipdone_out(7 downto 4),
      rxslipoutclk_in(3 downto 0) => rxslipoutclk_in(7 downto 4),
      rxslipoutclkrdy_out(3 downto 0) => rxslipoutclkrdy_out(7 downto 4),
      rxslippma_in(3 downto 0) => rxslippma_in(7 downto 4),
      rxslippmardy_out(3 downto 0) => rxslippmardy_out(7 downto 4),
      rxstartofseq_out(7 downto 0) => rxstartofseq_out(15 downto 8),
      rxstatus_out(11 downto 0) => rxstatus_out(23 downto 12),
      rxsyncallin_in(3 downto 0) => rxsyncallin_in(7 downto 4),
      rxsyncdone_out(3 downto 0) => rxsyncdone_out(7 downto 4),
      rxsyncin_in(3 downto 0) => rxsyncin_in(7 downto 4),
      rxsyncmode_in(3 downto 0) => rxsyncmode_in(7 downto 4),
      rxsyncout_out(3 downto 0) => rxsyncout_out(7 downto 4),
      rxsysclksel_in(7 downto 0) => rxsysclksel_in(15 downto 8),
      rxuserrdy_in(3 downto 0) => rxuserrdy_in(7 downto 4),
      rxusrclk2_in(3 downto 0) => rxusrclk2_in(7 downto 4),
      rxusrclk_in(3 downto 0) => rxusrclk_in(7 downto 4),
      rxvalid_out(3 downto 0) => rxvalid_out(7 downto 4),
      sigvalidclk_in(3 downto 0) => sigvalidclk_in(7 downto 4),
      tx8b10bbypass_in(31 downto 0) => tx8b10bbypass_in(63 downto 32),
      tx8b10ben_in(3 downto 0) => tx8b10ben_in(7 downto 4),
      txbufdiffctrl_in(11 downto 0) => txbufdiffctrl_in(23 downto 12),
      txbufstatus_out(7 downto 0) => txbufstatus_out(15 downto 8),
      txcomfinish_out(3 downto 0) => txcomfinish_out(7 downto 4),
      txcominit_in(3 downto 0) => txcominit_in(7 downto 4),
      txcomsas_in(3 downto 0) => txcomsas_in(7 downto 4),
      txcomwake_in(3 downto 0) => txcomwake_in(7 downto 4),
      txctrl0_in(63 downto 0) => txctrl0_in(127 downto 64),
      txctrl1_in(63 downto 0) => txctrl1_in(127 downto 64),
      txctrl2_in(31 downto 0) => txctrl2_in(63 downto 32),
      txdata_in(511 downto 0) => txdata_in(1023 downto 512),
      txdataextendrsvd_in(31 downto 0) => txdataextendrsvd_in(63 downto 32),
      txdeemph_in(3 downto 0) => txdeemph_in(7 downto 4),
      txdetectrx_in(3 downto 0) => txdetectrx_in(7 downto 4),
      txdiffctrl_in(15 downto 0) => txdiffctrl_in(31 downto 16),
      txdiffpd_in(3 downto 0) => txdiffpd_in(7 downto 4),
      txdlybypass_in(3 downto 0) => txdlybypass_in(7 downto 4),
      txdlyen_in(3 downto 0) => txdlyen_in(7 downto 4),
      txdlyhold_in(3 downto 0) => txdlyhold_in(7 downto 4),
      txdlyovrden_in(3 downto 0) => txdlyovrden_in(7 downto 4),
      txdlysreset_in(3 downto 0) => txdlysreset_in(7 downto 4),
      txdlysresetdone_out(3 downto 0) => txdlysresetdone_out(7 downto 4),
      txdlyupdown_in(3 downto 0) => txdlyupdown_in(7 downto 4),
      txelecidle_in(3 downto 0) => txelecidle_in(7 downto 4),
      txheader_in(23 downto 0) => txheader_in(47 downto 24),
      txinhibit_in(3 downto 0) => txinhibit_in(7 downto 4),
      txlatclk_in(3 downto 0) => txlatclk_in(7 downto 4),
      txmaincursor_in(27 downto 0) => txmaincursor_in(55 downto 28),
      txmargin_in(11 downto 0) => txmargin_in(23 downto 12),
      txoutclk_out(3 downto 0) => txoutclk_out(7 downto 4),
      txoutclkfabric_out(3 downto 0) => txoutclkfabric_out(7 downto 4),
      txoutclkpcs_out(3 downto 0) => txoutclkpcs_out(7 downto 4),
      txoutclksel_in(11 downto 0) => txoutclksel_in(23 downto 12),
      txpcsreset_in(3 downto 0) => txpcsreset_in(7 downto 4),
      txpd_in(7 downto 0) => txpd_in(15 downto 8),
      txpdelecidlemode_in(3 downto 0) => txpdelecidlemode_in(7 downto 4),
      txphalign_in(3 downto 0) => txphalign_in(7 downto 4),
      txphaligndone_out(3 downto 0) => txphaligndone_out(7 downto 4),
      txphalignen_in(3 downto 0) => txphalignen_in(7 downto 4),
      txphdlypd_in(3 downto 0) => txphdlypd_in(7 downto 4),
      txphdlyreset_in(3 downto 0) => txphdlyreset_in(7 downto 4),
      txphdlytstclk_in(3 downto 0) => txphdlytstclk_in(7 downto 4),
      txphinit_in(3 downto 0) => txphinit_in(7 downto 4),
      txphinitdone_out(3 downto 0) => txphinitdone_out(7 downto 4),
      txphovrden_in(3 downto 0) => txphovrden_in(7 downto 4),
      txpippmen_in(3 downto 0) => txpippmen_in(7 downto 4),
      txpippmovrden_in(3 downto 0) => txpippmovrden_in(7 downto 4),
      txpippmpd_in(3 downto 0) => txpippmpd_in(7 downto 4),
      txpippmsel_in(3 downto 0) => txpippmsel_in(7 downto 4),
      txpippmstepsize_in(19 downto 0) => txpippmstepsize_in(39 downto 20),
      txpisopd_in(3 downto 0) => txpisopd_in(7 downto 4),
      txpllclksel_in(7 downto 0) => txpllclksel_in(15 downto 8),
      txpmareset_in(3 downto 0) => txpmareset_in(7 downto 4),
      txpmaresetdone_out(3 downto 0) => txpmaresetdone_out(7 downto 4),
      txpolarity_in(3 downto 0) => txpolarity_in(7 downto 4),
      txpostcursor_in(19 downto 0) => txpostcursor_in(39 downto 20),
      txpostcursorinv_in(3 downto 0) => txpostcursorinv_in(7 downto 4),
      txprbsforceerr_in(3 downto 0) => txprbsforceerr_in(7 downto 4),
      txprbssel_in(15 downto 0) => txprbssel_in(31 downto 16),
      txprecursor_in(19 downto 0) => txprecursor_in(39 downto 20),
      txprecursorinv_in(3 downto 0) => txprecursorinv_in(7 downto 4),
      txprgdivresetdone_out(3 downto 0) => txprgdivresetdone_out(7 downto 4),
      txprogdivreset_in(3 downto 0) => txprogdivreset_in(7 downto 4),
      txqpibiasen_in(3 downto 0) => txqpibiasen_in(7 downto 4),
      txqpisenn_out(3 downto 0) => txqpisenn_out(7 downto 4),
      txqpisenp_out(3 downto 0) => txqpisenp_out(7 downto 4),
      txqpistrongpdown_in(3 downto 0) => txqpistrongpdown_in(7 downto 4),
      txqpiweakpup_in(3 downto 0) => txqpiweakpup_in(7 downto 4),
      txrate_in(11 downto 0) => txrate_in(23 downto 12),
      txratedone_out(3 downto 0) => txratedone_out(7 downto 4),
      txratemode_in(3 downto 0) => txratemode_in(7 downto 4),
      txresetdone_out(3 downto 0) => txresetdone_out(7 downto 4),
      txsequence_in(27 downto 0) => txsequence_in(55 downto 28),
      txswing_in(3 downto 0) => txswing_in(7 downto 4),
      txsyncallin_in(3 downto 0) => txsyncallin_in(7 downto 4),
      txsyncdone_out(3 downto 0) => txsyncdone_out(7 downto 4),
      txsyncin_in(3 downto 0) => txsyncin_in(7 downto 4),
      txsyncmode_in(3 downto 0) => txsyncmode_in(7 downto 4),
      txsyncout_out(3 downto 0) => txsyncout_out(7 downto 4),
      txsysclksel_in(7 downto 0) => txsysclksel_in(15 downto 8),
      txuserrdy_in(3 downto 0) => txuserrdy_in(7 downto 4),
      txusrclk2_in(3 downto 0) => txusrclk2_in(7 downto 4),
      txusrclk_in(3 downto 0) => txusrclk_in(7 downto 4)
    );
\gen_gtwizard_gthe3.gen_common.gen_common_container[0].gen_enabled_common.gthe3_common_wrapper_inst\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gthe3_common_wrapper
     port map (
      drpaddr_common_in(8 downto 0) => drpaddr_common_in(8 downto 0),
      drpclk_common_in(0) => drpclk_common_in(0),
      drpdi_common_in(15 downto 0) => drpdi_common_in(15 downto 0),
      drpdo_common_out(15 downto 0) => drpdo_common_out(15 downto 0),
      drpen_common_in(0) => drpen_common_in(0),
      drprdy_common_out(0) => drprdy_common_out(0),
      drpwe_common_in(0) => drpwe_common_in(0),
      gtgrefclk0_in(0) => gtgrefclk0_in(0),
      gtgrefclk1_in(0) => gtgrefclk1_in(0),
      gtnorthrefclk00_in(0) => gtnorthrefclk00_in(0),
      gtnorthrefclk01_in(0) => gtnorthrefclk01_in(0),
      gtnorthrefclk10_in(0) => gtnorthrefclk10_in(0),
      gtnorthrefclk11_in(0) => gtnorthrefclk11_in(0),
      gtrefclk00_in(0) => gtrefclk00_in(0),
      gtrefclk01_in(0) => gtrefclk01_in(0),
      gtrefclk10_in(0) => gtrefclk10_in(0),
      gtrefclk11_in(0) => gtrefclk11_in(0),
      gtsouthrefclk00_in(0) => gtsouthrefclk00_in(0),
      gtsouthrefclk01_in(0) => gtsouthrefclk01_in(0),
      gtsouthrefclk10_in(0) => gtsouthrefclk10_in(0),
      gtsouthrefclk11_in(0) => gtsouthrefclk11_in(0),
      pmarsvdout0_out(7 downto 0) => pmarsvdout0_out(7 downto 0),
      pmarsvdout1_out(7 downto 0) => pmarsvdout1_out(7 downto 0),
      qpll0clkrsvd0_in(0) => qpll0clkrsvd0_in(0),
      qpll0clkrsvd1_in(0) => qpll0clkrsvd1_in(0),
      qpll0fbclklost_out(0) => qpll0fbclklost_out(0),
      qpll0lock_out(0) => qpll0lock_out(0),
      qpll0lockdetclk_in(0) => qpll0lockdetclk_in(0),
      qpll0locken_in(0) => qpll0locken_in(0),
      qpll0outclk_out(0) => \^qpll0outclk_out\(0),
      qpll0outrefclk_out(0) => \^qpll0outrefclk_out\(0),
      qpll0pd_in(0) => qpll0pd_in(0),
      qpll0refclklost_out(0) => qpll0refclklost_out(0),
      qpll0refclksel_in(2 downto 0) => qpll0refclksel_in(2 downto 0),
      qpll0reset_in(0) => qpll0reset_in(0),
      qpll1clkrsvd0_in(0) => qpll1clkrsvd0_in(0),
      qpll1clkrsvd1_in(0) => qpll1clkrsvd1_in(0),
      qpll1fbclklost_out(0) => qpll1fbclklost_out(0),
      qpll1lock_out(0) => qpll1lock_out(0),
      qpll1lockdetclk_in(0) => qpll1lockdetclk_in(0),
      qpll1locken_in(0) => qpll1locken_in(0),
      qpll1outclk_out(0) => \^qpll1outclk_out\(0),
      qpll1outrefclk_out(0) => \^qpll1outrefclk_out\(0),
      qpll1pd_in(0) => qpll1pd_in(0),
      qpll1refclklost_out(0) => qpll1refclklost_out(0),
      qpll1refclksel_in(2 downto 0) => qpll1refclksel_in(2 downto 0),
      qpll1reset_in(0) => qpll1reset_in(0),
      qplldmonitor0_out(7 downto 0) => qplldmonitor0_out(7 downto 0),
      qplldmonitor1_out(7 downto 0) => qplldmonitor1_out(7 downto 0),
      qpllrsvd1_in(7 downto 0) => qpllrsvd1_in(7 downto 0),
      qpllrsvd2_in(4 downto 0) => qpllrsvd2_in(4 downto 0),
      qpllrsvd3_in(4 downto 0) => qpllrsvd3_in(4 downto 0),
      qpllrsvd4_in(7 downto 0) => qpllrsvd4_in(7 downto 0),
      refclkoutmonitor0_out(0) => refclkoutmonitor0_out(0),
      refclkoutmonitor1_out(0) => refclkoutmonitor1_out(0),
      rxrecclk0_sel_out(1 downto 0) => rxrecclk0_sel_out(1 downto 0),
      rxrecclk1_sel_out(1 downto 0) => rxrecclk1_sel_out(1 downto 0)
    );
\gen_gtwizard_gthe3.gen_common.gen_common_container[1].gen_enabled_common.gthe3_common_wrapper_inst\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gthe3_common_wrapper_414
     port map (
      drpaddr_common_in(8 downto 0) => drpaddr_common_in(17 downto 9),
      drpclk_common_in(0) => drpclk_common_in(1),
      drpdi_common_in(15 downto 0) => drpdi_common_in(31 downto 16),
      drpdo_common_out(15 downto 0) => drpdo_common_out(31 downto 16),
      drpen_common_in(0) => drpen_common_in(1),
      drprdy_common_out(0) => drprdy_common_out(1),
      drpwe_common_in(0) => drpwe_common_in(1),
      gtgrefclk0_in(0) => gtgrefclk0_in(1),
      gtgrefclk1_in(0) => gtgrefclk1_in(1),
      gtnorthrefclk00_in(0) => gtnorthrefclk00_in(1),
      gtnorthrefclk01_in(0) => gtnorthrefclk01_in(1),
      gtnorthrefclk10_in(0) => gtnorthrefclk10_in(1),
      gtnorthrefclk11_in(0) => gtnorthrefclk11_in(1),
      gtrefclk00_in(0) => gtrefclk00_in(1),
      gtrefclk01_in(0) => gtrefclk01_in(1),
      gtrefclk10_in(0) => gtrefclk10_in(1),
      gtrefclk11_in(0) => gtrefclk11_in(1),
      gtsouthrefclk00_in(0) => gtsouthrefclk00_in(1),
      gtsouthrefclk01_in(0) => gtsouthrefclk01_in(1),
      gtsouthrefclk10_in(0) => gtsouthrefclk10_in(1),
      gtsouthrefclk11_in(0) => gtsouthrefclk11_in(1),
      pmarsvdout0_out(7 downto 0) => pmarsvdout0_out(15 downto 8),
      pmarsvdout1_out(7 downto 0) => pmarsvdout1_out(15 downto 8),
      qpll0clkrsvd0_in(0) => qpll0clkrsvd0_in(1),
      qpll0clkrsvd1_in(0) => qpll0clkrsvd1_in(1),
      qpll0fbclklost_out(0) => qpll0fbclklost_out(1),
      qpll0lock_out(0) => qpll0lock_out(1),
      qpll0lockdetclk_in(0) => qpll0lockdetclk_in(1),
      qpll0locken_in(0) => qpll0locken_in(1),
      qpll0outclk_out(0) => \^qpll0outclk_out\(1),
      qpll0outrefclk_out(0) => \^qpll0outrefclk_out\(1),
      qpll0pd_in(0) => qpll0pd_in(1),
      qpll0refclklost_out(0) => qpll0refclklost_out(1),
      qpll0refclksel_in(2 downto 0) => qpll0refclksel_in(5 downto 3),
      qpll0reset_in(0) => qpll0reset_in(1),
      qpll1clkrsvd0_in(0) => qpll1clkrsvd0_in(1),
      qpll1clkrsvd1_in(0) => qpll1clkrsvd1_in(1),
      qpll1fbclklost_out(0) => qpll1fbclklost_out(1),
      qpll1lock_out(0) => qpll1lock_out(1),
      qpll1lockdetclk_in(0) => qpll1lockdetclk_in(1),
      qpll1locken_in(0) => qpll1locken_in(1),
      qpll1outclk_out(0) => \^qpll1outclk_out\(1),
      qpll1outrefclk_out(0) => \^qpll1outrefclk_out\(1),
      qpll1pd_in(0) => qpll1pd_in(1),
      qpll1refclklost_out(0) => qpll1refclklost_out(1),
      qpll1refclksel_in(2 downto 0) => qpll1refclksel_in(5 downto 3),
      qpll1reset_in(0) => qpll1reset_in(1),
      qplldmonitor0_out(7 downto 0) => qplldmonitor0_out(15 downto 8),
      qplldmonitor1_out(7 downto 0) => qplldmonitor1_out(15 downto 8),
      qpllrsvd1_in(7 downto 0) => qpllrsvd1_in(15 downto 8),
      qpllrsvd2_in(4 downto 0) => qpllrsvd2_in(9 downto 5),
      qpllrsvd3_in(4 downto 0) => qpllrsvd3_in(9 downto 5),
      qpllrsvd4_in(7 downto 0) => qpllrsvd4_in(15 downto 8),
      refclkoutmonitor0_out(0) => refclkoutmonitor0_out(1),
      refclkoutmonitor1_out(0) => refclkoutmonitor1_out(1),
      rxrecclk0_sel_out(1 downto 0) => rxrecclk0_sel_out(3 downto 2),
      rxrecclk1_sel_out(1 downto 0) => rxrecclk1_sel_out(3 downto 2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_rst is
  port (
    rxprogdivreset_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtrxreset_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserrdy_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    prst_n_r_reg_reg_0 : out STD_LOGIC;
    prst_n_r_reg_reg_1 : out STD_LOGIC;
    prst_n_r_reg_reg_2 : out STD_LOGIC;
    prst_n_r_reg_reg_3 : out STD_LOGIC;
    prst_n_r_reg_reg_4 : out STD_LOGIC;
    prst_n_r_reg_reg_5 : out STD_LOGIC;
    prst_n_r_reg_reg_6 : out STD_LOGIC;
    prst_n_r_reg_reg_7 : out STD_LOGIC;
    phy_rrst_n : out STD_LOGIC;
    rrst_n_r_reg_reg_0 : out STD_LOGIC;
    phy_prst_n : out STD_LOGIC;
    phy_rst_fsm : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pciersttxsyncstart_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_USERCLK_CEMASK : out STD_LOGIC;
    \sync_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \adapt_cnt_reg[21]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \adapt_cnt_reg[21]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \adapt_cnt_reg[21]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \adapt_cnt_reg[21]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \adapt_cnt_reg[21]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \adapt_cnt_reg[21]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \adapt_cnt_reg[21]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_gtpowergood : in STD_LOGIC_VECTOR ( 7 downto 0 );
    GT_CPLLLOCK : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_qpll1lock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RST_TXPROGDIVRESETDONE : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_txresetdone : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_rxresetdone : in STD_LOGIC_VECTOR ( 7 downto 0 );
    RST_TXSYNC_DONE : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_phystatus : in STD_LOGIC_VECTOR ( 7 downto 0 );
    CLK_PCLK : in STD_LOGIC;
    sys_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_rst : entity is "pcie3_ultrascale_7038_phy_rst";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_rst;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_rst is
  signal \^clk_userclk_cemask\ : STD_LOGIC;
  signal \FSM_onehot_fsm[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[7]\ : STD_LOGIC;
  signal cplllock_r : STD_LOGIC;
  signal cpllreset : STD_LOGIC;
  signal cpllreset_cnt : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \cpllreset_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \cpllreset_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \cpllreset_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \cpllreset_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \cpllreset_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \cpllreset_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \cpllreset_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \cpllreset_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \cpllreset_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \cpllreset_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \cpllreset_cnt_reg_n_0_[8]\ : STD_LOGIC;
  signal cpllreset_i_1_n_0 : STD_LOGIC;
  signal fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal fsm25_out : STD_LOGIC;
  signal \fsm[2]_i_2_n_0\ : STD_LOGIC;
  signal gtreset : STD_LOGIC;
  signal \gtreset__0\ : STD_LOGIC;
  signal \gtreset_r_reg[2]_srl3_n_0\ : STD_LOGIC;
  signal idle_i_1_n_0 : STD_LOGIC;
  signal \^in0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal in8 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^pciersttxsyncstart_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^phy_prst_n\ : STD_LOGIC;
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of phy_prst_n : signal is "500";
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of phy_prst_n : signal is "true";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of phy_prst_n : signal is "found";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of phy_prst_n : signal is "NO";
  signal \^phy_rrst_n\ : STD_LOGIC;
  attribute MAX_FANOUT of phy_rrst_n : signal is "500";
  attribute RTL_MAX_FANOUT of phy_rrst_n : signal is "found";
  attribute SHIFT_EXTRACT of phy_rrst_n : signal is "NO";
  signal \^phy_rst_fsm\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal prst_n_r : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute SHIFT_EXTRACT of prst_n_r : signal is "NO";
  attribute async_reg : string;
  attribute async_reg of prst_n_r : signal is "true";
  signal prst_n_rdy : STD_LOGIC;
  signal qpll1lock_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \qpllpd_r_reg[2]_srl3_n_0\ : STD_LOGIC;
  signal \resetdone_a__0\ : STD_LOGIC;
  signal rrst_n_r : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute SHIFT_EXTRACT of rrst_n_r : signal is "NO";
  attribute async_reg of rrst_n_r : signal is "true";
  signal \rrst_n_r[6]_i_1_n_0\ : STD_LOGIC;
  signal sync_cplllock_n_1 : STD_LOGIC;
  signal sync_gtpowergood_n_0 : STD_LOGIC;
  signal sync_phystatus_n_0 : STD_LOGIC;
  signal sync_phystatus_n_2 : STD_LOGIC;
  signal sync_phystatus_n_3 : STD_LOGIC;
  signal sync_qpll1lock_n_2 : STD_LOGIC;
  signal sync_qpll1lock_n_3 : STD_LOGIC;
  signal sync_qpll1lock_n_4 : STD_LOGIC;
  signal sync_rxresetdone_n_0 : STD_LOGIC;
  signal sync_rxresetdone_n_1 : STD_LOGIC;
  signal sync_txprogdivresetdone_n_2 : STD_LOGIC;
  signal sync_txprogdivresetdone_n_3 : STD_LOGIC;
  signal sync_txsync_done_n_3 : STD_LOGIC;
  signal sync_txsync_done_n_4 : STD_LOGIC;
  signal txprogdivreset : STD_LOGIC;
  signal \txprogdivreset__0\ : STD_LOGIC;
  signal txprogdivreset_i_1_n_0 : STD_LOGIC;
  signal \txprogdivreset_r_reg[2]_srl3_n_0\ : STD_LOGIC;
  signal txprogdivresetdone_r : STD_LOGIC;
  signal \txsync_done_a__6\ : STD_LOGIC;
  signal txsync_start : STD_LOGIC;
  signal txsync_start_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \txsync_start_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \txsync_start_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal txsync_start_i_1_n_0 : STD_LOGIC;
  signal userrdy : STD_LOGIC;
  signal \userrdy_r_reg[2]_srl3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_fsm[4]_i_1__0\ : label is "soft_lutpair117";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[0]\ : label is "FSM_GTPOWERGOOD:00000001,FSM_PLLLOCK:00000010,FSM_TXPROGDIVRESETDONE:00000100,FSM_RESETDONE:00001000,FSM_TXSYNC_START:00010000,FSM_TXSYNC_DONE:00100000,FSM_IDLE:10000000,FSM_PHYSTATUS:01000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[1]\ : label is "FSM_GTPOWERGOOD:00000001,FSM_PLLLOCK:00000010,FSM_TXPROGDIVRESETDONE:00000100,FSM_RESETDONE:00001000,FSM_TXSYNC_START:00010000,FSM_TXSYNC_DONE:00100000,FSM_IDLE:10000000,FSM_PHYSTATUS:01000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[2]\ : label is "FSM_GTPOWERGOOD:00000001,FSM_PLLLOCK:00000010,FSM_TXPROGDIVRESETDONE:00000100,FSM_RESETDONE:00001000,FSM_TXSYNC_START:00010000,FSM_TXSYNC_DONE:00100000,FSM_IDLE:10000000,FSM_PHYSTATUS:01000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[3]\ : label is "FSM_GTPOWERGOOD:00000001,FSM_PLLLOCK:00000010,FSM_TXPROGDIVRESETDONE:00000100,FSM_RESETDONE:00001000,FSM_TXSYNC_START:00010000,FSM_TXSYNC_DONE:00100000,FSM_IDLE:10000000,FSM_PHYSTATUS:01000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[4]\ : label is "FSM_GTPOWERGOOD:00000001,FSM_PLLLOCK:00000010,FSM_TXPROGDIVRESETDONE:00000100,FSM_RESETDONE:00001000,FSM_TXSYNC_START:00010000,FSM_TXSYNC_DONE:00100000,FSM_IDLE:10000000,FSM_PHYSTATUS:01000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[5]\ : label is "FSM_GTPOWERGOOD:00000001,FSM_PLLLOCK:00000010,FSM_TXPROGDIVRESETDONE:00000100,FSM_RESETDONE:00001000,FSM_TXSYNC_START:00010000,FSM_TXSYNC_DONE:00100000,FSM_IDLE:10000000,FSM_PHYSTATUS:01000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[6]\ : label is "FSM_GTPOWERGOOD:00000001,FSM_PLLLOCK:00000010,FSM_TXPROGDIVRESETDONE:00000100,FSM_RESETDONE:00001000,FSM_TXSYNC_START:00010000,FSM_TXSYNC_DONE:00100000,FSM_IDLE:10000000,FSM_PHYSTATUS:01000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[7]\ : label is "FSM_GTPOWERGOOD:00000001,FSM_PLLLOCK:00000010,FSM_TXPROGDIVRESETDONE:00000100,FSM_RESETDONE:00001000,FSM_TXSYNC_START:00010000,FSM_TXSYNC_DONE:00100000,FSM_IDLE:10000000,FSM_PHYSTATUS:01000000";
  attribute SOFT_HLUTNM of \adapt_cnt[0]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \adapt_cnt[0]_i_1__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \adapt_cnt[0]_i_1__1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \adapt_cnt[0]_i_1__2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \adapt_cnt[0]_i_1__3\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \adapt_cnt[0]_i_1__4\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \adapt_cnt[0]_i_1__5\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \cpllreset_cnt[0]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \cpllreset_cnt[1]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \cpllreset_cnt[2]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \cpllreset_cnt[3]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \cpllreset_cnt[5]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \cpllreset_cnt[6]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \cpllreset_cnt[7]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \cpllreset_cnt[8]_i_1\ : label is "soft_lutpair112";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \gtreset_r_reg[2]_srl3\ : label is "U0/\pcie3_ultrascale_7038_gt_top_i/phy_rst_i/gtreset_r_reg ";
  attribute srl_name : string;
  attribute srl_name of \gtreset_r_reg[2]_srl3\ : label is "U0/\pcie3_ultrascale_7038_gt_top_i/phy_rst_i/gtreset_r_reg[2]_srl3 ";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \prst_n_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \prst_n_r_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \prst_n_r_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \prst_n_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \prst_n_r_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \prst_n_r_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \prst_n_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \prst_n_r_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \prst_n_r_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \prst_n_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \prst_n_r_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \prst_n_r_reg[3]\ : label is "NO";
  attribute ASYNC_REG_boolean of \prst_n_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \prst_n_r_reg[4]\ : label is "yes";
  attribute SHIFT_EXTRACT of \prst_n_r_reg[4]\ : label is "NO";
  attribute ASYNC_REG_boolean of \prst_n_r_reg[5]\ : label is std.standard.true;
  attribute KEEP of \prst_n_r_reg[5]\ : label is "yes";
  attribute SHIFT_EXTRACT of \prst_n_r_reg[5]\ : label is "NO";
  attribute ASYNC_REG_boolean of \prst_n_r_reg[6]\ : label is std.standard.true;
  attribute KEEP of \prst_n_r_reg[6]\ : label is "yes";
  attribute SHIFT_EXTRACT of \prst_n_r_reg[6]\ : label is "NO";
  attribute KEEP of prst_n_r_reg_reg : label is "yes";
  attribute RTL_MAX_FANOUT of prst_n_r_reg_reg : label is "found";
  attribute SHIFT_EXTRACT of prst_n_r_reg_reg : label is "NO";
  attribute srl_bus_name of \qpllpd_r_reg[2]_srl3\ : label is "U0/\pcie3_ultrascale_7038_gt_top_i/phy_rst_i/qpllpd_r_reg ";
  attribute srl_name of \qpllpd_r_reg[2]_srl3\ : label is "U0/\pcie3_ultrascale_7038_gt_top_i/phy_rst_i/qpllpd_r_reg[2]_srl3 ";
  attribute ASYNC_REG_boolean of \rrst_n_r_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rrst_n_r_reg[0]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rrst_n_r_reg[0]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rrst_n_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rrst_n_r_reg[1]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rrst_n_r_reg[1]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rrst_n_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rrst_n_r_reg[2]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rrst_n_r_reg[2]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rrst_n_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rrst_n_r_reg[3]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rrst_n_r_reg[3]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rrst_n_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rrst_n_r_reg[4]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rrst_n_r_reg[4]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rrst_n_r_reg[5]\ : label is std.standard.true;
  attribute KEEP of \rrst_n_r_reg[5]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rrst_n_r_reg[5]\ : label is "NO";
  attribute ASYNC_REG_boolean of \rrst_n_r_reg[6]\ : label is std.standard.true;
  attribute KEEP of \rrst_n_r_reg[6]\ : label is "yes";
  attribute SHIFT_EXTRACT of \rrst_n_r_reg[6]\ : label is "NO";
  attribute RTL_MAX_FANOUT of rrst_n_r_reg_reg : label is "found";
  attribute SHIFT_EXTRACT of rrst_n_r_reg_reg : label is "NO";
  attribute srl_bus_name of \txprogdivreset_r_reg[2]_srl3\ : label is "U0/\pcie3_ultrascale_7038_gt_top_i/phy_rst_i/txprogdivreset_r_reg ";
  attribute srl_name of \txprogdivreset_r_reg[2]_srl3\ : label is "U0/\pcie3_ultrascale_7038_gt_top_i/phy_rst_i/txprogdivreset_r_reg[2]_srl3 ";
  attribute SOFT_HLUTNM of \txsync_start_cnt[0]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \txsync_start_cnt[1]_i_1\ : label is "soft_lutpair116";
  attribute srl_bus_name of \userrdy_r_reg[2]_srl3\ : label is "U0/\pcie3_ultrascale_7038_gt_top_i/phy_rst_i/userrdy_r_reg ";
  attribute srl_name of \userrdy_r_reg[2]_srl3\ : label is "U0/\pcie3_ultrascale_7038_gt_top_i/phy_rst_i/userrdy_r_reg[2]_srl3 ";
begin
  CLK_USERCLK_CEMASK <= \^clk_userclk_cemask\;
  D(0) <= \^phy_prst_n\;
  in0(1 downto 0) <= \^in0\(1 downto 0);
  pciersttxsyncstart_in(0) <= \^pciersttxsyncstart_in\(0);
  phy_prst_n <= \^phy_prst_n\;
  phy_rrst_n <= \^phy_rrst_n\;
  phy_rst_fsm(2 downto 0) <= \^phy_rst_fsm\(2 downto 0);
  rrst_n_r_reg_reg_0 <= \^phy_rrst_n\;
\FSM_onehot_fsm[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \cpllreset_cnt_reg_n_0_[5]\,
      I1 => \cpllreset_cnt_reg_n_0_[4]\,
      I2 => \cpllreset_cnt_reg_n_0_[7]\,
      I3 => \cpllreset_cnt_reg_n_0_[6]\,
      O => \FSM_onehot_fsm[1]_i_3_n_0\
    );
\FSM_onehot_fsm[4]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^phy_prst_n\,
      O => SR(0)
    );
\FSM_onehot_fsm_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      D => sync_gtpowergood_n_0,
      PRE => \fsm[2]_i_2_n_0\,
      Q => \FSM_onehot_fsm_reg_n_0_[0]\
    );
\FSM_onehot_fsm_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \fsm[2]_i_2_n_0\,
      D => sync_qpll1lock_n_3,
      Q => cpllreset
    );
\FSM_onehot_fsm_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \fsm[2]_i_2_n_0\,
      D => sync_qpll1lock_n_2,
      Q => txprogdivreset
    );
\FSM_onehot_fsm_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \fsm[2]_i_2_n_0\,
      D => sync_txprogdivresetdone_n_2,
      Q => gtreset
    );
\FSM_onehot_fsm_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \fsm[2]_i_2_n_0\,
      D => sync_txsync_done_n_4,
      Q => txsync_start
    );
\FSM_onehot_fsm_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \fsm[2]_i_2_n_0\,
      D => sync_txsync_done_n_3,
      Q => \FSM_onehot_fsm_reg_n_0_[5]\
    );
\FSM_onehot_fsm_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \fsm[2]_i_2_n_0\,
      D => sync_phystatus_n_3,
      Q => \FSM_onehot_fsm_reg_n_0_[6]\
    );
\FSM_onehot_fsm_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \fsm[2]_i_2_n_0\,
      D => sync_phystatus_n_2,
      Q => \FSM_onehot_fsm_reg_n_0_[7]\
    );
PHY_TXOUTCLKSEL_inferred_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^in0\(0),
      O => \^in0\(1)
    );
\adapt_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^phy_prst_n\,
      I1 => Q(0),
      O => prst_n_r_reg_reg_0
    );
\adapt_cnt[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^phy_prst_n\,
      I1 => \adapt_cnt_reg[21]\(0),
      O => prst_n_r_reg_reg_1
    );
\adapt_cnt[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^phy_prst_n\,
      I1 => \adapt_cnt_reg[21]_0\(0),
      O => prst_n_r_reg_reg_2
    );
\adapt_cnt[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^phy_prst_n\,
      I1 => \adapt_cnt_reg[21]_1\(0),
      O => prst_n_r_reg_reg_3
    );
\adapt_cnt[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^phy_prst_n\,
      I1 => \adapt_cnt_reg[21]_2\(0),
      O => prst_n_r_reg_reg_4
    );
\adapt_cnt[0]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^phy_prst_n\,
      I1 => \adapt_cnt_reg[21]_3\(0),
      O => prst_n_r_reg_reg_5
    );
\adapt_cnt[0]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^phy_prst_n\,
      I1 => \adapt_cnt_reg[21]_4\(0),
      O => prst_n_r_reg_reg_6
    );
\adapt_cnt[0]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^phy_prst_n\,
      I1 => \adapt_cnt_reg[21]_5\(0),
      O => prst_n_r_reg_reg_7
    );
\cpllreset_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[0]\,
      I1 => \cpllreset_cnt_reg_n_0_[0]\,
      O => cpllreset_cnt(0)
    );
\cpllreset_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => \cpllreset_cnt_reg_n_0_[0]\,
      I1 => \FSM_onehot_fsm_reg_n_0_[0]\,
      I2 => \cpllreset_cnt_reg_n_0_[1]\,
      O => cpllreset_cnt(1)
    );
\cpllreset_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \cpllreset_cnt_reg_n_0_[1]\,
      I1 => \cpllreset_cnt_reg_n_0_[0]\,
      I2 => \FSM_onehot_fsm_reg_n_0_[0]\,
      I3 => \cpllreset_cnt_reg_n_0_[2]\,
      O => cpllreset_cnt(2)
    );
\cpllreset_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => \cpllreset_cnt_reg_n_0_[2]\,
      I1 => \cpllreset_cnt_reg_n_0_[0]\,
      I2 => \cpllreset_cnt_reg_n_0_[1]\,
      I3 => \FSM_onehot_fsm_reg_n_0_[0]\,
      I4 => \cpllreset_cnt_reg_n_0_[3]\,
      O => cpllreset_cnt(3)
    );
\cpllreset_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \cpllreset_cnt_reg_n_0_[3]\,
      I1 => \cpllreset_cnt_reg_n_0_[1]\,
      I2 => \cpllreset_cnt_reg_n_0_[0]\,
      I3 => \cpllreset_cnt_reg_n_0_[2]\,
      I4 => \FSM_onehot_fsm_reg_n_0_[0]\,
      I5 => \cpllreset_cnt_reg_n_0_[4]\,
      O => cpllreset_cnt(4)
    );
\cpllreset_cnt[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => \cpllreset_cnt[5]_i_2_n_0\,
      I1 => \FSM_onehot_fsm_reg_n_0_[0]\,
      I2 => \cpllreset_cnt_reg_n_0_[5]\,
      O => cpllreset_cnt(5)
    );
\cpllreset_cnt[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \cpllreset_cnt_reg_n_0_[4]\,
      I1 => \cpllreset_cnt_reg_n_0_[2]\,
      I2 => \cpllreset_cnt_reg_n_0_[0]\,
      I3 => \cpllreset_cnt_reg_n_0_[1]\,
      I4 => \cpllreset_cnt_reg_n_0_[3]\,
      O => \cpllreset_cnt[5]_i_2_n_0\
    );
\cpllreset_cnt[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"84"
    )
        port map (
      I0 => \cpllreset_cnt[8]_i_2_n_0\,
      I1 => \FSM_onehot_fsm_reg_n_0_[0]\,
      I2 => \cpllreset_cnt_reg_n_0_[6]\,
      O => cpllreset_cnt(6)
    );
\cpllreset_cnt[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D020"
    )
        port map (
      I0 => \cpllreset_cnt_reg_n_0_[6]\,
      I1 => \cpllreset_cnt[8]_i_2_n_0\,
      I2 => \FSM_onehot_fsm_reg_n_0_[0]\,
      I3 => \cpllreset_cnt_reg_n_0_[7]\,
      O => cpllreset_cnt(7)
    );
\cpllreset_cnt[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF002000"
    )
        port map (
      I0 => \cpllreset_cnt_reg_n_0_[7]\,
      I1 => \cpllreset_cnt[8]_i_2_n_0\,
      I2 => \cpllreset_cnt_reg_n_0_[6]\,
      I3 => \FSM_onehot_fsm_reg_n_0_[0]\,
      I4 => \cpllreset_cnt_reg_n_0_[8]\,
      O => cpllreset_cnt(8)
    );
\cpllreset_cnt[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \cpllreset_cnt_reg_n_0_[5]\,
      I1 => \cpllreset_cnt_reg_n_0_[3]\,
      I2 => \cpllreset_cnt_reg_n_0_[1]\,
      I3 => \cpllreset_cnt_reg_n_0_[0]\,
      I4 => \cpllreset_cnt_reg_n_0_[2]\,
      I5 => \cpllreset_cnt_reg_n_0_[4]\,
      O => \cpllreset_cnt[8]_i_2_n_0\
    );
\cpllreset_cnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \fsm[2]_i_2_n_0\,
      D => cpllreset_cnt(0),
      Q => \cpllreset_cnt_reg_n_0_[0]\
    );
\cpllreset_cnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \fsm[2]_i_2_n_0\,
      D => cpllreset_cnt(1),
      Q => \cpllreset_cnt_reg_n_0_[1]\
    );
\cpllreset_cnt_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \fsm[2]_i_2_n_0\,
      D => cpllreset_cnt(2),
      Q => \cpllreset_cnt_reg_n_0_[2]\
    );
\cpllreset_cnt_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \fsm[2]_i_2_n_0\,
      D => cpllreset_cnt(3),
      Q => \cpllreset_cnt_reg_n_0_[3]\
    );
\cpllreset_cnt_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \fsm[2]_i_2_n_0\,
      D => cpllreset_cnt(4),
      Q => \cpllreset_cnt_reg_n_0_[4]\
    );
\cpllreset_cnt_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \fsm[2]_i_2_n_0\,
      D => cpllreset_cnt(5),
      Q => \cpllreset_cnt_reg_n_0_[5]\
    );
\cpllreset_cnt_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \fsm[2]_i_2_n_0\,
      D => cpllreset_cnt(6),
      Q => \cpllreset_cnt_reg_n_0_[6]\
    );
\cpllreset_cnt_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \fsm[2]_i_2_n_0\,
      D => cpllreset_cnt(7),
      Q => \cpllreset_cnt_reg_n_0_[7]\
    );
\cpllreset_cnt_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \fsm[2]_i_2_n_0\,
      D => cpllreset_cnt(8),
      Q => \cpllreset_cnt_reg_n_0_[8]\
    );
cpllreset_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in(0),
      I1 => cpllreset,
      O => cpllreset_i_1_n_0
    );
cpllreset_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      D => cpllreset_i_1_n_0,
      PRE => \fsm[2]_i_2_n_0\,
      Q => p_0_in(0)
    );
\fsm[2]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^phy_rrst_n\,
      O => \fsm[2]_i_2_n_0\
    );
\fsm_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => \sync_reg[0]\,
      CE => '1',
      D => fsm(0),
      PRE => \fsm[2]_i_2_n_0\,
      Q => \^phy_rst_fsm\(0)
    );
\fsm_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \fsm[2]_i_2_n_0\,
      D => fsm(1),
      Q => \^phy_rst_fsm\(1)
    );
\fsm_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \fsm[2]_i_2_n_0\,
      D => fsm(2),
      Q => \^phy_rst_fsm\(2)
    );
\gtreset_r_reg[2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0007"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \sync_reg[0]\,
      D => \gtreset__0\,
      Q => \gtreset_r_reg[2]_srl3_n_0\
    );
\gtreset_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      D => \gtreset_r_reg[2]_srl3_n_0\,
      Q => gtrxreset_in(0),
      R => '0'
    );
gtreset_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \sync_reg[0]\,
      CE => gtreset,
      D => '0',
      PRE => \fsm[2]_i_2_n_0\,
      Q => \gtreset__0\
    );
idle_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[7]\,
      I1 => \FSM_onehot_fsm_reg_n_0_[6]\,
      I2 => \^clk_userclk_cemask\,
      O => idle_i_1_n_0
    );
idle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \fsm[2]_i_2_n_0\,
      D => idle_i_1_n_0,
      Q => \^clk_userclk_cemask\
    );
\prst_n_r_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      CLR => \rrst_n_r[6]_i_1_n_0\,
      D => '1',
      Q => prst_n_r(0)
    );
\prst_n_r_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      CLR => \rrst_n_r[6]_i_1_n_0\,
      D => prst_n_r(0),
      Q => prst_n_r(1)
    );
\prst_n_r_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      CLR => \rrst_n_r[6]_i_1_n_0\,
      D => prst_n_r(1),
      Q => prst_n_r(2)
    );
\prst_n_r_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      CLR => \rrst_n_r[6]_i_1_n_0\,
      D => prst_n_r(2),
      Q => prst_n_r(3)
    );
\prst_n_r_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      CLR => \rrst_n_r[6]_i_1_n_0\,
      D => prst_n_r(3),
      Q => prst_n_r(4)
    );
\prst_n_r_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      CLR => \rrst_n_r[6]_i_1_n_0\,
      D => prst_n_r(4),
      Q => prst_n_r(5)
    );
\prst_n_r_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      CLR => \rrst_n_r[6]_i_1_n_0\,
      D => prst_n_r(5),
      Q => prst_n_r(6)
    );
prst_n_r_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK_PCLK,
      CE => '1',
      CLR => \rrst_n_r[6]_i_1_n_0\,
      D => prst_n_r(6),
      Q => \^phy_prst_n\
    );
\qpllpd_r_reg[2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0007"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \sync_reg[0]\,
      D => p_0_in(0),
      Q => \qpllpd_r_reg[2]_srl3_n_0\
    );
\qpllpd_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      D => \qpllpd_r_reg[2]_srl3_n_0\,
      Q => \^in0\(0),
      R => '0'
    );
\rrst_n_r[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sys_reset,
      O => \rrst_n_r[6]_i_1_n_0\
    );
\rrst_n_r_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \rrst_n_r[6]_i_1_n_0\,
      D => '1',
      Q => rrst_n_r(0)
    );
\rrst_n_r_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \rrst_n_r[6]_i_1_n_0\,
      D => rrst_n_r(0),
      Q => rrst_n_r(1)
    );
\rrst_n_r_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \rrst_n_r[6]_i_1_n_0\,
      D => rrst_n_r(1),
      Q => rrst_n_r(2)
    );
\rrst_n_r_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \rrst_n_r[6]_i_1_n_0\,
      D => rrst_n_r(2),
      Q => rrst_n_r(3)
    );
\rrst_n_r_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \rrst_n_r[6]_i_1_n_0\,
      D => rrst_n_r(3),
      Q => rrst_n_r(4)
    );
\rrst_n_r_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \rrst_n_r[6]_i_1_n_0\,
      D => rrst_n_r(4),
      Q => rrst_n_r(5)
    );
\rrst_n_r_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \rrst_n_r[6]_i_1_n_0\,
      D => rrst_n_r(5),
      Q => rrst_n_r(6)
    );
rrst_n_r_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \rrst_n_r[6]_i_1_n_0\,
      D => rrst_n_r(6),
      Q => \^phy_rrst_n\
    );
sync_cplllock: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized3\
     port map (
      GT_CPLLLOCK(7 downto 0) => GT_CPLLLOCK(7 downto 0),
      Q(2) => \cpllreset_cnt_reg_n_0_[8]\,
      Q(1) => \cpllreset_cnt_reg_n_0_[3]\,
      Q(0) => \cpllreset_cnt_reg_n_0_[2]\,
      \cpllreset_cnt_reg[2]\ => sync_cplllock_n_1,
      \out\(0) => cplllock_r,
      \sync_reg[0]\ => \sync_reg[0]\
    );
sync_gtpowergood: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized3_21\
     port map (
      D(0) => sync_gtpowergood_n_0,
      \FSM_onehot_fsm_reg[0]\ => \FSM_onehot_fsm[1]_i_3_n_0\,
      \FSM_onehot_fsm_reg[0]_0\ => sync_cplllock_n_1,
      Q(0) => \FSM_onehot_fsm_reg_n_0_[0]\,
      fsm25_out => fsm25_out,
      gt_gtpowergood(7 downto 0) => gt_gtpowergood(7 downto 0),
      qpll1lock_r(1 downto 0) => qpll1lock_r(1 downto 0),
      \sync_reg[0]\ => \sync_reg[0]\
    );
sync_phystatus: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized3_22\
     port map (
      D(1) => sync_phystatus_n_2,
      D(0) => sync_phystatus_n_3,
      Q(2) => \FSM_onehot_fsm_reg_n_0_[7]\,
      Q(1) => \FSM_onehot_fsm_reg_n_0_[6]\,
      Q(0) => \FSM_onehot_fsm_reg_n_0_[5]\,
      \fsm_reg[1]\(0) => prst_n_rdy,
      \fsm_reg[2]\ => sync_phystatus_n_0,
      gt_phystatus(7 downto 0) => gt_phystatus(7 downto 0),
      in8 => in8,
      \out\(0) => txprogdivresetdone_r,
      phy_rst_fsm(0) => \^phy_rst_fsm\(2),
      \sync_reg[0]\ => \sync_reg[0]\,
      \txsync_done_a__6\ => \txsync_done_a__6\
    );
sync_prst_n: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized5_23\
     port map (
      in0 => \^phy_prst_n\,
      \out\(0) => prst_n_rdy,
      \sync_reg[3]\ => \sync_reg[0]\
    );
sync_qpll0lock: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized4\
     port map (
      \sync_reg[0]\ => \sync_reg[0]\
    );
sync_qpll1lock: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized4_24\
     port map (
      D(1) => sync_qpll1lock_n_2,
      D(0) => sync_qpll1lock_n_3,
      \FSM_onehot_fsm_reg[2]\ => sync_txprogdivresetdone_n_3,
      Q(2) => txprogdivreset,
      Q(1) => cpllreset,
      Q(0) => \FSM_onehot_fsm_reg_n_0_[0]\,
      fsm25_out => fsm25_out,
      gt_qpll1lock(1 downto 0) => gt_qpll1lock(1 downto 0),
      \out\(0) => cplllock_r,
      qpll1lock_r(1 downto 0) => qpll1lock_r(1 downto 0),
      \sync_reg[0]\ => \sync_reg[0]\,
      \sync_reg[3]\ => sync_qpll1lock_n_4
    );
sync_rxresetdone: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized3_25\
     port map (
      gt_rxresetdone(7 downto 0) => gt_rxresetdone(7 downto 0),
      \sync_reg[0]\ => \sync_reg[0]\,
      \sync_reg[3]\ => sync_rxresetdone_n_0,
      \sync_reg[3]_0\ => sync_rxresetdone_n_1
    );
sync_txprogdivresetdone: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized3_26\
     port map (
      D(0) => fsm(2),
      \FSM_onehot_fsm_reg[3]\(0) => prst_n_rdy,
      Q(1) => gtreset,
      Q(0) => txprogdivreset,
      RST_TXPROGDIVRESETDONE(7 downto 0) => RST_TXPROGDIVRESETDONE(7 downto 0),
      in8 => in8,
      \out\(0) => txprogdivresetdone_r,
      phy_rst_fsm(2 downto 0) => \^phy_rst_fsm\(2 downto 0),
      \resetdone_a__0\ => \resetdone_a__0\,
      \sync_reg[0]\ => \sync_reg[0]\,
      \sync_reg[3]\(0) => sync_txprogdivresetdone_n_2,
      \sync_reg[3]_0\ => sync_txprogdivresetdone_n_3
    );
sync_txresetdone: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized3_27\
     port map (
      \FSM_onehot_fsm_reg[4]\ => sync_rxresetdone_n_0,
      \FSM_onehot_fsm_reg[4]_0\ => sync_rxresetdone_n_1,
      gt_txresetdone(7 downto 0) => gt_txresetdone(7 downto 0),
      \resetdone_a__0\ => \resetdone_a__0\,
      \sync_reg[0]\ => \sync_reg[0]\
    );
sync_txsync_done: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized3_28\
     port map (
      D(1 downto 0) => fsm(1 downto 0),
      \FSM_onehot_fsm_reg[4]\(1) => \txsync_start_cnt_reg_n_0_[1]\,
      \FSM_onehot_fsm_reg[4]\(0) => \txsync_start_cnt_reg_n_0_[0]\,
      \FSM_onehot_fsm_reg[5]\(1) => sync_txsync_done_n_3,
      \FSM_onehot_fsm_reg[5]\(0) => sync_txsync_done_n_4,
      Q(2) => \FSM_onehot_fsm_reg_n_0_[5]\,
      Q(1) => txsync_start,
      Q(0) => gtreset,
      RST_TXSYNC_DONE(7 downto 0) => RST_TXSYNC_DONE(7 downto 0),
      fsm25_out => fsm25_out,
      \fsm_reg[0]\ => sync_qpll1lock_n_4,
      \fsm_reg[1]\ => sync_phystatus_n_0,
      phy_rst_fsm(2 downto 0) => \^phy_rst_fsm\(2 downto 0),
      \resetdone_a__0\ => \resetdone_a__0\,
      \sync_reg[0]\ => \sync_reg[0]\,
      \txsync_done_a__6\ => \txsync_done_a__6\
    );
txprogdivreset_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \txprogdivreset__0\,
      I1 => txprogdivreset,
      O => txprogdivreset_i_1_n_0
    );
\txprogdivreset_r_reg[2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0007"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \sync_reg[0]\,
      D => \txprogdivreset__0\,
      Q => \txprogdivreset_r_reg[2]_srl3_n_0\
    );
\txprogdivreset_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      D => \txprogdivreset_r_reg[2]_srl3_n_0\,
      Q => rxprogdivreset_in(0),
      R => '0'
    );
txprogdivreset_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      D => txprogdivreset_i_1_n_0,
      PRE => \fsm[2]_i_2_n_0\,
      Q => \txprogdivreset__0\
    );
\txsync_start_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => txsync_start,
      I1 => \txsync_start_cnt_reg_n_0_[0]\,
      O => txsync_start_cnt(0)
    );
\txsync_start_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => \txsync_start_cnt_reg_n_0_[0]\,
      I1 => txsync_start,
      I2 => \txsync_start_cnt_reg_n_0_[1]\,
      O => txsync_start_cnt(1)
    );
\txsync_start_cnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \fsm[2]_i_2_n_0\,
      D => txsync_start_cnt(0),
      Q => \txsync_start_cnt_reg_n_0_[0]\
    );
\txsync_start_cnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \fsm[2]_i_2_n_0\,
      D => txsync_start_cnt(1),
      Q => \txsync_start_cnt_reg_n_0_[1]\
    );
txsync_start_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => txsync_start,
      I1 => \FSM_onehot_fsm_reg_n_0_[5]\,
      I2 => \^pciersttxsyncstart_in\(0),
      O => txsync_start_i_1_n_0
    );
txsync_start_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      CLR => \fsm[2]_i_2_n_0\,
      D => txsync_start_i_1_n_0,
      Q => \^pciersttxsyncstart_in\(0)
    );
\userrdy_r_reg[2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \sync_reg[0]\,
      D => userrdy,
      Q => \userrdy_r_reg[2]_srl3_n_0\
    );
\userrdy_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => '1',
      D => \userrdy_r_reg[2]_srl3_n_0\,
      Q => rxuserrdy_in(0),
      R => '0'
    );
userrdy_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \sync_reg[0]\,
      CE => gtreset,
      CLR => \fsm[2]_i_2_n_0\,
      D => '1',
      Q => userrdy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_rxeq is
  port (
    PHY_RXEQ_LFFS_SEL : out STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXEQ_ADAPT_DONE : out STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXEQ_DONE : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    phy_rxeq_fsm : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    \adapt_cnt_reg[21]_0\ : in STD_LOGIC;
    pipe_rx_eqcontrol : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_rx_eqpreset : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_rx_eq_txpreset : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 5 downto 0 );
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_rxeq : entity is "pcie3_ultrascale_7038_phy_rxeq";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_rxeq;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_rxeq is
  signal \FSM_onehot_fsm[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[2]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal adapt_2nd_reg_n_0 : STD_LOGIC;
  signal \adapt_cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal adapt_cnt_reg : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \adapt_cnt_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal adapt_done : STD_LOGIC;
  signal done : STD_LOGIC;
  signal \fsm2__21\ : STD_LOGIC;
  signal lffs_sel : STD_LOGIC;
  signal sync_ctrl_n_1 : STD_LOGIC;
  signal sync_ctrl_n_2 : STD_LOGIC;
  signal sync_ctrl_n_3 : STD_LOGIC;
  signal sync_ctrl_n_4 : STD_LOGIC;
  signal sync_ctrl_n_8 : STD_LOGIC;
  signal txcoeff_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \txcoeff_cnt__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_adapt_cnt_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_adapt_cnt_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_fsm[3]_i_1__0\ : label is "soft_lutpair6";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[0]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[1]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[2]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[3]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[4]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \adapt_cnt_reg[0]_i_2\ : label is 16;
  attribute ADDER_THRESHOLD of \adapt_cnt_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \adapt_cnt_reg[8]_i_1\ : label is 16;
  attribute SOFT_HLUTNM of \phy_rxeq_fsm[0]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \phy_rxeq_fsm[1]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \txcoeff_cnt[1]_i_1\ : label is "soft_lutpair6";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\FSM_onehot_fsm[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \txcoeff_cnt__0\(0),
      I1 => \txcoeff_cnt__0\(1),
      I2 => \FSM_onehot_fsm_reg_n_0_[2]\,
      I3 => \fsm2__21\,
      I4 => \^q\(0),
      O => \FSM_onehot_fsm[3]_i_1__0_n_0\
    );
\FSM_onehot_fsm[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40000000FFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_fsm[4]_i_3__0_n_0\,
      I1 => \FSM_onehot_fsm[4]_i_4__0_n_0\,
      I2 => \FSM_onehot_fsm[4]_i_5__0_n_0\,
      I3 => \FSM_onehot_fsm[4]_i_6__0_n_0\,
      I4 => \FSM_onehot_fsm[4]_i_7_n_0\,
      I5 => adapt_2nd_reg_n_0,
      O => \fsm2__21\
    );
\FSM_onehot_fsm[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => adapt_cnt_reg(6),
      I1 => adapt_cnt_reg(21),
      I2 => adapt_cnt_reg(0),
      I3 => adapt_cnt_reg(1),
      I4 => adapt_cnt_reg(16),
      I5 => adapt_cnt_reg(2),
      O => \FSM_onehot_fsm[4]_i_3__0_n_0\
    );
\FSM_onehot_fsm[4]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => adapt_cnt_reg(11),
      I1 => adapt_cnt_reg(10),
      I2 => adapt_cnt_reg(9),
      I3 => adapt_cnt_reg(8),
      O => \FSM_onehot_fsm[4]_i_4__0_n_0\
    );
\FSM_onehot_fsm[4]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => adapt_cnt_reg(4),
      I1 => adapt_cnt_reg(3),
      I2 => adapt_cnt_reg(5),
      I3 => adapt_cnt_reg(7),
      O => \FSM_onehot_fsm[4]_i_5__0_n_0\
    );
\FSM_onehot_fsm[4]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => adapt_cnt_reg(14),
      I1 => adapt_cnt_reg(15),
      I2 => adapt_cnt_reg(13),
      I3 => adapt_cnt_reg(12),
      O => \FSM_onehot_fsm[4]_i_6__0_n_0\
    );
\FSM_onehot_fsm[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => adapt_cnt_reg(20),
      I1 => adapt_cnt_reg(19),
      I2 => adapt_cnt_reg(18),
      I3 => adapt_cnt_reg(17),
      O => \FSM_onehot_fsm[4]_i_7_n_0\
    );
\FSM_onehot_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_4,
      Q => \FSM_onehot_fsm_reg_n_0_[0]\,
      S => SR(0)
    );
\FSM_onehot_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_3,
      Q => \FSM_onehot_fsm_reg_n_0_[1]\,
      R => SR(0)
    );
\FSM_onehot_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_2,
      Q => \FSM_onehot_fsm_reg_n_0_[2]\,
      R => SR(0)
    );
\FSM_onehot_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => \FSM_onehot_fsm[3]_i_1__0_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\FSM_onehot_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_1,
      Q => \^q\(1),
      R => SR(0)
    );
adapt_2nd_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_8,
      Q => adapt_2nd_reg_n_0,
      S => SR(0)
    );
\adapt_cnt[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adapt_cnt_reg(0),
      O => \adapt_cnt[0]_i_3_n_0\
    );
\adapt_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2_n_15\,
      Q => adapt_cnt_reg(0),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \adapt_cnt_reg[0]_i_2_n_0\,
      CO(6) => \adapt_cnt_reg[0]_i_2_n_1\,
      CO(5) => \adapt_cnt_reg[0]_i_2_n_2\,
      CO(4) => \adapt_cnt_reg[0]_i_2_n_3\,
      CO(3) => \adapt_cnt_reg[0]_i_2_n_4\,
      CO(2) => \adapt_cnt_reg[0]_i_2_n_5\,
      CO(1) => \adapt_cnt_reg[0]_i_2_n_6\,
      CO(0) => \adapt_cnt_reg[0]_i_2_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \adapt_cnt_reg[0]_i_2_n_8\,
      O(6) => \adapt_cnt_reg[0]_i_2_n_9\,
      O(5) => \adapt_cnt_reg[0]_i_2_n_10\,
      O(4) => \adapt_cnt_reg[0]_i_2_n_11\,
      O(3) => \adapt_cnt_reg[0]_i_2_n_12\,
      O(2) => \adapt_cnt_reg[0]_i_2_n_13\,
      O(1) => \adapt_cnt_reg[0]_i_2_n_14\,
      O(0) => \adapt_cnt_reg[0]_i_2_n_15\,
      S(7 downto 1) => adapt_cnt_reg(7 downto 1),
      S(0) => \adapt_cnt[0]_i_3_n_0\
    );
\adapt_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1_n_13\,
      Q => adapt_cnt_reg(10),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1_n_12\,
      Q => adapt_cnt_reg(11),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1_n_11\,
      Q => adapt_cnt_reg(12),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1_n_10\,
      Q => adapt_cnt_reg(13),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1_n_9\,
      Q => adapt_cnt_reg(14),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1_n_8\,
      Q => adapt_cnt_reg(15),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1_n_15\,
      Q => adapt_cnt_reg(16),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \adapt_cnt_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_adapt_cnt_reg[16]_i_1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \adapt_cnt_reg[16]_i_1_n_3\,
      CO(3) => \adapt_cnt_reg[16]_i_1_n_4\,
      CO(2) => \adapt_cnt_reg[16]_i_1_n_5\,
      CO(1) => \adapt_cnt_reg[16]_i_1_n_6\,
      CO(0) => \adapt_cnt_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 6) => \NLW_adapt_cnt_reg[16]_i_1_O_UNCONNECTED\(7 downto 6),
      O(5) => \adapt_cnt_reg[16]_i_1_n_10\,
      O(4) => \adapt_cnt_reg[16]_i_1_n_11\,
      O(3) => \adapt_cnt_reg[16]_i_1_n_12\,
      O(2) => \adapt_cnt_reg[16]_i_1_n_13\,
      O(1) => \adapt_cnt_reg[16]_i_1_n_14\,
      O(0) => \adapt_cnt_reg[16]_i_1_n_15\,
      S(7 downto 6) => B"00",
      S(5 downto 0) => adapt_cnt_reg(21 downto 16)
    );
\adapt_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1_n_14\,
      Q => adapt_cnt_reg(17),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1_n_13\,
      Q => adapt_cnt_reg(18),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1_n_12\,
      Q => adapt_cnt_reg(19),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2_n_14\,
      Q => adapt_cnt_reg(1),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1_n_11\,
      Q => adapt_cnt_reg(20),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1_n_10\,
      Q => adapt_cnt_reg(21),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2_n_13\,
      Q => adapt_cnt_reg(2),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2_n_12\,
      Q => adapt_cnt_reg(3),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2_n_11\,
      Q => adapt_cnt_reg(4),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2_n_10\,
      Q => adapt_cnt_reg(5),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2_n_9\,
      Q => adapt_cnt_reg(6),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2_n_8\,
      Q => adapt_cnt_reg(7),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1_n_15\,
      Q => adapt_cnt_reg(8),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \adapt_cnt_reg[0]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \adapt_cnt_reg[8]_i_1_n_0\,
      CO(6) => \adapt_cnt_reg[8]_i_1_n_1\,
      CO(5) => \adapt_cnt_reg[8]_i_1_n_2\,
      CO(4) => \adapt_cnt_reg[8]_i_1_n_3\,
      CO(3) => \adapt_cnt_reg[8]_i_1_n_4\,
      CO(2) => \adapt_cnt_reg[8]_i_1_n_5\,
      CO(1) => \adapt_cnt_reg[8]_i_1_n_6\,
      CO(0) => \adapt_cnt_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \adapt_cnt_reg[8]_i_1_n_8\,
      O(6) => \adapt_cnt_reg[8]_i_1_n_9\,
      O(5) => \adapt_cnt_reg[8]_i_1_n_10\,
      O(4) => \adapt_cnt_reg[8]_i_1_n_11\,
      O(3) => \adapt_cnt_reg[8]_i_1_n_12\,
      O(2) => \adapt_cnt_reg[8]_i_1_n_13\,
      O(1) => \adapt_cnt_reg[8]_i_1_n_14\,
      O(0) => \adapt_cnt_reg[8]_i_1_n_15\,
      S(7 downto 0) => adapt_cnt_reg(15 downto 8)
    );
\adapt_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1_n_14\,
      Q => adapt_cnt_reg(9),
      R => \adapt_cnt_reg[21]_0\
    );
adapt_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => adapt_done,
      Q => PHY_RXEQ_ADAPT_DONE(0),
      R => SR(0)
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => done,
      Q => PHY_RXEQ_DONE(0),
      R => SR(0)
    );
lffs_sel_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => lffs_sel,
      Q => PHY_RXEQ_LFFS_SEL(0),
      R => SR(0)
    );
\phy_rxeq_fsm[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[1]\,
      I1 => \^q\(0),
      O => phy_rxeq_fsm(0)
    );
\phy_rxeq_fsm[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[2]\,
      I1 => \^q\(0),
      O => phy_rxeq_fsm(1)
    );
sync_ctrl: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_387
     port map (
      CLK_PCLK => CLK_PCLK,
      D(3) => sync_ctrl_n_1,
      D(2) => sync_ctrl_n_2,
      D(1) => sync_ctrl_n_3,
      D(0) => sync_ctrl_n_4,
      \FSM_onehot_fsm_reg[2]\(1 downto 0) => \txcoeff_cnt__0\(1 downto 0),
      Q(4 downto 3) => \^q\(1 downto 0),
      Q(2) => \FSM_onehot_fsm_reg_n_0_[2]\,
      Q(1) => \FSM_onehot_fsm_reg_n_0_[1]\,
      Q(0) => \FSM_onehot_fsm_reg_n_0_[0]\,
      adapt_done => adapt_done,
      adapt_done_reg => adapt_2nd_reg_n_0,
      done => done,
      \fsm2__21\ => \fsm2__21\,
      lffs_sel => lffs_sel,
      pipe_rx_eqcontrol(1 downto 0) => pipe_rx_eqcontrol(1 downto 0),
      \sync_reg[2]\ => sync_ctrl_n_8,
      \txcoeff_cnt_reg[0]\(0) => txcoeff_cnt(0)
    );
sync_lffs: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_388\
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(5 downto 0) => pipe_rx_eq_lffs(5 downto 0)
    );
sync_preset: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized2_389\
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eqpreset(2 downto 0) => pipe_rx_eqpreset(2 downto 0)
    );
sync_txcoeff: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_390\
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(5 downto 0) => pipe_tx_eqdeemph(5 downto 0)
    );
sync_txpreset: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_391\
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_txpreset(3 downto 0) => pipe_rx_eq_txpreset(3 downto 0)
    );
\txcoeff_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[2]\,
      I1 => \txcoeff_cnt__0\(0),
      I2 => \txcoeff_cnt__0\(1),
      O => txcoeff_cnt(1)
    );
\txcoeff_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => txcoeff_cnt(0),
      Q => \txcoeff_cnt__0\(0),
      R => SR(0)
    );
\txcoeff_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => txcoeff_cnt(1),
      Q => \txcoeff_cnt__0\(1),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_rxeq_11 is
  port (
    PHY_RXEQ_LFFS_SEL : out STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXEQ_ADAPT_DONE : out STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXEQ_DONE : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    phy_rxeq_fsm : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    \adapt_cnt_reg[21]_0\ : in STD_LOGIC;
    pipe_rx_eqcontrol : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_rx_eqpreset : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_rx_eq_txpreset : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 5 downto 0 );
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_rxeq_11 : entity is "pcie3_ultrascale_7038_phy_rxeq";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_rxeq_11;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_rxeq_11 is
  signal \FSM_onehot_fsm[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_3__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_4__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_5__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_6__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_7__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[2]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal adapt_2nd_reg_n_0 : STD_LOGIC;
  signal \adapt_cnt[0]_i_3__2_n_0\ : STD_LOGIC;
  signal adapt_cnt_reg : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \adapt_cnt_reg[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__2_n_1\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__2_n_10\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__2_n_11\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__2_n_12\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__2_n_13\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__2_n_14\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__2_n_15\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__2_n_2\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__2_n_3\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__2_n_4\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__2_n_5\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__2_n_6\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__2_n_7\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__2_n_8\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__2_n_9\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__2_n_10\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__2_n_11\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__2_n_12\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__2_n_13\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__2_n_14\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__2_n_15\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__2_n_3\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__2_n_4\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__2_n_5\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__2_n_6\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__2_n_7\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__2_n_10\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__2_n_11\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__2_n_12\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__2_n_13\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__2_n_14\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__2_n_15\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__2_n_8\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__2_n_9\ : STD_LOGIC;
  signal adapt_done : STD_LOGIC;
  signal done : STD_LOGIC;
  signal \fsm2__21\ : STD_LOGIC;
  signal lffs_sel : STD_LOGIC;
  signal sync_ctrl_n_1 : STD_LOGIC;
  signal sync_ctrl_n_2 : STD_LOGIC;
  signal sync_ctrl_n_3 : STD_LOGIC;
  signal sync_ctrl_n_4 : STD_LOGIC;
  signal sync_ctrl_n_8 : STD_LOGIC;
  signal txcoeff_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \txcoeff_cnt__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_adapt_cnt_reg[16]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_adapt_cnt_reg[16]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_fsm[3]_i_1__3\ : label is "soft_lutpair45";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[0]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[1]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[2]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[3]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[4]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \adapt_cnt_reg[0]_i_2__2\ : label is 16;
  attribute ADDER_THRESHOLD of \adapt_cnt_reg[16]_i_1__2\ : label is 16;
  attribute ADDER_THRESHOLD of \adapt_cnt_reg[8]_i_1__2\ : label is 16;
  attribute SOFT_HLUTNM of \phy_rxeq_fsm[10]_INST_0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \phy_rxeq_fsm[9]_INST_0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \txcoeff_cnt[1]_i_1__2\ : label is "soft_lutpair45";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\FSM_onehot_fsm[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \txcoeff_cnt__0\(0),
      I1 => \txcoeff_cnt__0\(1),
      I2 => \FSM_onehot_fsm_reg_n_0_[2]\,
      I3 => \fsm2__21\,
      I4 => \^q\(0),
      O => \FSM_onehot_fsm[3]_i_1__3_n_0\
    );
\FSM_onehot_fsm[4]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40000000FFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_fsm[4]_i_3__3_n_0\,
      I1 => \FSM_onehot_fsm[4]_i_4__3_n_0\,
      I2 => \FSM_onehot_fsm[4]_i_5__3_n_0\,
      I3 => \FSM_onehot_fsm[4]_i_6__3_n_0\,
      I4 => \FSM_onehot_fsm[4]_i_7__2_n_0\,
      I5 => adapt_2nd_reg_n_0,
      O => \fsm2__21\
    );
\FSM_onehot_fsm[4]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => adapt_cnt_reg(6),
      I1 => adapt_cnt_reg(21),
      I2 => adapt_cnt_reg(0),
      I3 => adapt_cnt_reg(1),
      I4 => adapt_cnt_reg(16),
      I5 => adapt_cnt_reg(2),
      O => \FSM_onehot_fsm[4]_i_3__3_n_0\
    );
\FSM_onehot_fsm[4]_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => adapt_cnt_reg(11),
      I1 => adapt_cnt_reg(10),
      I2 => adapt_cnt_reg(9),
      I3 => adapt_cnt_reg(8),
      O => \FSM_onehot_fsm[4]_i_4__3_n_0\
    );
\FSM_onehot_fsm[4]_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => adapt_cnt_reg(4),
      I1 => adapt_cnt_reg(3),
      I2 => adapt_cnt_reg(5),
      I3 => adapt_cnt_reg(7),
      O => \FSM_onehot_fsm[4]_i_5__3_n_0\
    );
\FSM_onehot_fsm[4]_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => adapt_cnt_reg(14),
      I1 => adapt_cnt_reg(15),
      I2 => adapt_cnt_reg(13),
      I3 => adapt_cnt_reg(12),
      O => \FSM_onehot_fsm[4]_i_6__3_n_0\
    );
\FSM_onehot_fsm[4]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => adapt_cnt_reg(20),
      I1 => adapt_cnt_reg(19),
      I2 => adapt_cnt_reg(18),
      I3 => adapt_cnt_reg(17),
      O => \FSM_onehot_fsm[4]_i_7__2_n_0\
    );
\FSM_onehot_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_4,
      Q => \FSM_onehot_fsm_reg_n_0_[0]\,
      S => SR(0)
    );
\FSM_onehot_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_3,
      Q => \FSM_onehot_fsm_reg_n_0_[1]\,
      R => SR(0)
    );
\FSM_onehot_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_2,
      Q => \FSM_onehot_fsm_reg_n_0_[2]\,
      R => SR(0)
    );
\FSM_onehot_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => \FSM_onehot_fsm[3]_i_1__3_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\FSM_onehot_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_1,
      Q => \^q\(1),
      R => SR(0)
    );
adapt_2nd_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_8,
      Q => adapt_2nd_reg_n_0,
      S => SR(0)
    );
\adapt_cnt[0]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adapt_cnt_reg(0),
      O => \adapt_cnt[0]_i_3__2_n_0\
    );
\adapt_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__2_n_15\,
      Q => adapt_cnt_reg(0),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[0]_i_2__2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \adapt_cnt_reg[0]_i_2__2_n_0\,
      CO(6) => \adapt_cnt_reg[0]_i_2__2_n_1\,
      CO(5) => \adapt_cnt_reg[0]_i_2__2_n_2\,
      CO(4) => \adapt_cnt_reg[0]_i_2__2_n_3\,
      CO(3) => \adapt_cnt_reg[0]_i_2__2_n_4\,
      CO(2) => \adapt_cnt_reg[0]_i_2__2_n_5\,
      CO(1) => \adapt_cnt_reg[0]_i_2__2_n_6\,
      CO(0) => \adapt_cnt_reg[0]_i_2__2_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \adapt_cnt_reg[0]_i_2__2_n_8\,
      O(6) => \adapt_cnt_reg[0]_i_2__2_n_9\,
      O(5) => \adapt_cnt_reg[0]_i_2__2_n_10\,
      O(4) => \adapt_cnt_reg[0]_i_2__2_n_11\,
      O(3) => \adapt_cnt_reg[0]_i_2__2_n_12\,
      O(2) => \adapt_cnt_reg[0]_i_2__2_n_13\,
      O(1) => \adapt_cnt_reg[0]_i_2__2_n_14\,
      O(0) => \adapt_cnt_reg[0]_i_2__2_n_15\,
      S(7 downto 1) => adapt_cnt_reg(7 downto 1),
      S(0) => \adapt_cnt[0]_i_3__2_n_0\
    );
\adapt_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__2_n_13\,
      Q => adapt_cnt_reg(10),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__2_n_12\,
      Q => adapt_cnt_reg(11),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__2_n_11\,
      Q => adapt_cnt_reg(12),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__2_n_10\,
      Q => adapt_cnt_reg(13),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__2_n_9\,
      Q => adapt_cnt_reg(14),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__2_n_8\,
      Q => adapt_cnt_reg(15),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__2_n_15\,
      Q => adapt_cnt_reg(16),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[16]_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \adapt_cnt_reg[8]_i_1__2_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_adapt_cnt_reg[16]_i_1__2_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \adapt_cnt_reg[16]_i_1__2_n_3\,
      CO(3) => \adapt_cnt_reg[16]_i_1__2_n_4\,
      CO(2) => \adapt_cnt_reg[16]_i_1__2_n_5\,
      CO(1) => \adapt_cnt_reg[16]_i_1__2_n_6\,
      CO(0) => \adapt_cnt_reg[16]_i_1__2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 6) => \NLW_adapt_cnt_reg[16]_i_1__2_O_UNCONNECTED\(7 downto 6),
      O(5) => \adapt_cnt_reg[16]_i_1__2_n_10\,
      O(4) => \adapt_cnt_reg[16]_i_1__2_n_11\,
      O(3) => \adapt_cnt_reg[16]_i_1__2_n_12\,
      O(2) => \adapt_cnt_reg[16]_i_1__2_n_13\,
      O(1) => \adapt_cnt_reg[16]_i_1__2_n_14\,
      O(0) => \adapt_cnt_reg[16]_i_1__2_n_15\,
      S(7 downto 6) => B"00",
      S(5 downto 0) => adapt_cnt_reg(21 downto 16)
    );
\adapt_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__2_n_14\,
      Q => adapt_cnt_reg(17),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__2_n_13\,
      Q => adapt_cnt_reg(18),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__2_n_12\,
      Q => adapt_cnt_reg(19),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__2_n_14\,
      Q => adapt_cnt_reg(1),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__2_n_11\,
      Q => adapt_cnt_reg(20),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__2_n_10\,
      Q => adapt_cnt_reg(21),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__2_n_13\,
      Q => adapt_cnt_reg(2),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__2_n_12\,
      Q => adapt_cnt_reg(3),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__2_n_11\,
      Q => adapt_cnt_reg(4),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__2_n_10\,
      Q => adapt_cnt_reg(5),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__2_n_9\,
      Q => adapt_cnt_reg(6),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__2_n_8\,
      Q => adapt_cnt_reg(7),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__2_n_15\,
      Q => adapt_cnt_reg(8),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[8]_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \adapt_cnt_reg[0]_i_2__2_n_0\,
      CI_TOP => '0',
      CO(7) => \adapt_cnt_reg[8]_i_1__2_n_0\,
      CO(6) => \adapt_cnt_reg[8]_i_1__2_n_1\,
      CO(5) => \adapt_cnt_reg[8]_i_1__2_n_2\,
      CO(4) => \adapt_cnt_reg[8]_i_1__2_n_3\,
      CO(3) => \adapt_cnt_reg[8]_i_1__2_n_4\,
      CO(2) => \adapt_cnt_reg[8]_i_1__2_n_5\,
      CO(1) => \adapt_cnt_reg[8]_i_1__2_n_6\,
      CO(0) => \adapt_cnt_reg[8]_i_1__2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \adapt_cnt_reg[8]_i_1__2_n_8\,
      O(6) => \adapt_cnt_reg[8]_i_1__2_n_9\,
      O(5) => \adapt_cnt_reg[8]_i_1__2_n_10\,
      O(4) => \adapt_cnt_reg[8]_i_1__2_n_11\,
      O(3) => \adapt_cnt_reg[8]_i_1__2_n_12\,
      O(2) => \adapt_cnt_reg[8]_i_1__2_n_13\,
      O(1) => \adapt_cnt_reg[8]_i_1__2_n_14\,
      O(0) => \adapt_cnt_reg[8]_i_1__2_n_15\,
      S(7 downto 0) => adapt_cnt_reg(15 downto 8)
    );
\adapt_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__2_n_14\,
      Q => adapt_cnt_reg(9),
      R => \adapt_cnt_reg[21]_0\
    );
adapt_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => adapt_done,
      Q => PHY_RXEQ_ADAPT_DONE(0),
      R => SR(0)
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => done,
      Q => PHY_RXEQ_DONE(0),
      R => SR(0)
    );
lffs_sel_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => lffs_sel,
      Q => PHY_RXEQ_LFFS_SEL(0),
      R => SR(0)
    );
\phy_rxeq_fsm[10]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[2]\,
      I1 => \^q\(0),
      O => phy_rxeq_fsm(1)
    );
\phy_rxeq_fsm[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[1]\,
      I1 => \^q\(0),
      O => phy_rxeq_fsm(0)
    );
sync_ctrl: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_264
     port map (
      CLK_PCLK => CLK_PCLK,
      D(3) => sync_ctrl_n_1,
      D(2) => sync_ctrl_n_2,
      D(1) => sync_ctrl_n_3,
      D(0) => sync_ctrl_n_4,
      \FSM_onehot_fsm_reg[2]\(1 downto 0) => \txcoeff_cnt__0\(1 downto 0),
      Q(4 downto 3) => \^q\(1 downto 0),
      Q(2) => \FSM_onehot_fsm_reg_n_0_[2]\,
      Q(1) => \FSM_onehot_fsm_reg_n_0_[1]\,
      Q(0) => \FSM_onehot_fsm_reg_n_0_[0]\,
      adapt_done => adapt_done,
      adapt_done_reg => adapt_2nd_reg_n_0,
      done => done,
      \fsm2__21\ => \fsm2__21\,
      lffs_sel => lffs_sel,
      pipe_rx_eqcontrol(1 downto 0) => pipe_rx_eqcontrol(1 downto 0),
      \sync_reg[2]\ => sync_ctrl_n_8,
      \txcoeff_cnt_reg[0]\(0) => txcoeff_cnt(0)
    );
sync_lffs: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_265\
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(5 downto 0) => pipe_rx_eq_lffs(5 downto 0)
    );
sync_preset: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized2_266\
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eqpreset(2 downto 0) => pipe_rx_eqpreset(2 downto 0)
    );
sync_txcoeff: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_267\
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(5 downto 0) => pipe_tx_eqdeemph(5 downto 0)
    );
sync_txpreset: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_268\
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_txpreset(3 downto 0) => pipe_rx_eq_txpreset(3 downto 0)
    );
\txcoeff_cnt[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[2]\,
      I1 => \txcoeff_cnt__0\(0),
      I2 => \txcoeff_cnt__0\(1),
      O => txcoeff_cnt(1)
    );
\txcoeff_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => txcoeff_cnt(0),
      Q => \txcoeff_cnt__0\(0),
      R => SR(0)
    );
\txcoeff_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => txcoeff_cnt(1),
      Q => \txcoeff_cnt__0\(1),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_rxeq_13 is
  port (
    PHY_RXEQ_LFFS_SEL : out STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXEQ_ADAPT_DONE : out STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXEQ_DONE : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    phy_rxeq_fsm : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    \adapt_cnt_reg[21]_0\ : in STD_LOGIC;
    pipe_rx_eqcontrol : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_rx_eqpreset : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_rx_eq_txpreset : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 5 downto 0 );
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_rxeq_13 : entity is "pcie3_ultrascale_7038_phy_rxeq";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_rxeq_13;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_rxeq_13 is
  signal \FSM_onehot_fsm[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_3__4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_4__4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_5__4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_6__4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_7__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[2]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal adapt_2nd_reg_n_0 : STD_LOGIC;
  signal \adapt_cnt[0]_i_3__3_n_0\ : STD_LOGIC;
  signal adapt_cnt_reg : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \adapt_cnt_reg[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__3_n_1\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__3_n_10\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__3_n_11\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__3_n_12\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__3_n_13\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__3_n_14\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__3_n_15\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__3_n_2\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__3_n_3\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__3_n_4\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__3_n_5\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__3_n_6\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__3_n_7\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__3_n_8\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__3_n_9\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__3_n_10\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__3_n_11\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__3_n_12\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__3_n_13\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__3_n_14\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__3_n_15\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__3_n_3\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__3_n_4\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__3_n_5\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__3_n_6\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__3_n_7\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__3_n_1\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__3_n_10\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__3_n_11\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__3_n_12\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__3_n_13\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__3_n_14\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__3_n_15\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__3_n_2\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__3_n_3\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__3_n_4\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__3_n_5\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__3_n_6\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__3_n_7\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__3_n_8\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__3_n_9\ : STD_LOGIC;
  signal adapt_done : STD_LOGIC;
  signal done : STD_LOGIC;
  signal \fsm2__21\ : STD_LOGIC;
  signal lffs_sel : STD_LOGIC;
  signal sync_ctrl_n_1 : STD_LOGIC;
  signal sync_ctrl_n_2 : STD_LOGIC;
  signal sync_ctrl_n_3 : STD_LOGIC;
  signal sync_ctrl_n_4 : STD_LOGIC;
  signal sync_ctrl_n_8 : STD_LOGIC;
  signal txcoeff_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \txcoeff_cnt__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_adapt_cnt_reg[16]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_adapt_cnt_reg[16]_i_1__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_fsm[3]_i_1__4\ : label is "soft_lutpair58";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[0]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[1]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[2]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[3]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[4]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \adapt_cnt_reg[0]_i_2__3\ : label is 16;
  attribute ADDER_THRESHOLD of \adapt_cnt_reg[16]_i_1__3\ : label is 16;
  attribute ADDER_THRESHOLD of \adapt_cnt_reg[8]_i_1__3\ : label is 16;
  attribute SOFT_HLUTNM of \phy_rxeq_fsm[12]_INST_0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \phy_rxeq_fsm[13]_INST_0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \txcoeff_cnt[1]_i_1__3\ : label is "soft_lutpair58";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\FSM_onehot_fsm[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \txcoeff_cnt__0\(0),
      I1 => \txcoeff_cnt__0\(1),
      I2 => \FSM_onehot_fsm_reg_n_0_[2]\,
      I3 => \fsm2__21\,
      I4 => \^q\(0),
      O => \FSM_onehot_fsm[3]_i_1__4_n_0\
    );
\FSM_onehot_fsm[4]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40000000FFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_fsm[4]_i_3__4_n_0\,
      I1 => \FSM_onehot_fsm[4]_i_4__4_n_0\,
      I2 => \FSM_onehot_fsm[4]_i_5__4_n_0\,
      I3 => \FSM_onehot_fsm[4]_i_6__4_n_0\,
      I4 => \FSM_onehot_fsm[4]_i_7__3_n_0\,
      I5 => adapt_2nd_reg_n_0,
      O => \fsm2__21\
    );
\FSM_onehot_fsm[4]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => adapt_cnt_reg(6),
      I1 => adapt_cnt_reg(21),
      I2 => adapt_cnt_reg(0),
      I3 => adapt_cnt_reg(1),
      I4 => adapt_cnt_reg(16),
      I5 => adapt_cnt_reg(2),
      O => \FSM_onehot_fsm[4]_i_3__4_n_0\
    );
\FSM_onehot_fsm[4]_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => adapt_cnt_reg(11),
      I1 => adapt_cnt_reg(10),
      I2 => adapt_cnt_reg(9),
      I3 => adapt_cnt_reg(8),
      O => \FSM_onehot_fsm[4]_i_4__4_n_0\
    );
\FSM_onehot_fsm[4]_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => adapt_cnt_reg(4),
      I1 => adapt_cnt_reg(3),
      I2 => adapt_cnt_reg(5),
      I3 => adapt_cnt_reg(7),
      O => \FSM_onehot_fsm[4]_i_5__4_n_0\
    );
\FSM_onehot_fsm[4]_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => adapt_cnt_reg(14),
      I1 => adapt_cnt_reg(15),
      I2 => adapt_cnt_reg(13),
      I3 => adapt_cnt_reg(12),
      O => \FSM_onehot_fsm[4]_i_6__4_n_0\
    );
\FSM_onehot_fsm[4]_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => adapt_cnt_reg(20),
      I1 => adapt_cnt_reg(19),
      I2 => adapt_cnt_reg(18),
      I3 => adapt_cnt_reg(17),
      O => \FSM_onehot_fsm[4]_i_7__3_n_0\
    );
\FSM_onehot_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_4,
      Q => \FSM_onehot_fsm_reg_n_0_[0]\,
      S => SR(0)
    );
\FSM_onehot_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_3,
      Q => \FSM_onehot_fsm_reg_n_0_[1]\,
      R => SR(0)
    );
\FSM_onehot_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_2,
      Q => \FSM_onehot_fsm_reg_n_0_[2]\,
      R => SR(0)
    );
\FSM_onehot_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => \FSM_onehot_fsm[3]_i_1__4_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\FSM_onehot_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_1,
      Q => \^q\(1),
      R => SR(0)
    );
adapt_2nd_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_8,
      Q => adapt_2nd_reg_n_0,
      S => SR(0)
    );
\adapt_cnt[0]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adapt_cnt_reg(0),
      O => \adapt_cnt[0]_i_3__3_n_0\
    );
\adapt_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__3_n_15\,
      Q => adapt_cnt_reg(0),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[0]_i_2__3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \adapt_cnt_reg[0]_i_2__3_n_0\,
      CO(6) => \adapt_cnt_reg[0]_i_2__3_n_1\,
      CO(5) => \adapt_cnt_reg[0]_i_2__3_n_2\,
      CO(4) => \adapt_cnt_reg[0]_i_2__3_n_3\,
      CO(3) => \adapt_cnt_reg[0]_i_2__3_n_4\,
      CO(2) => \adapt_cnt_reg[0]_i_2__3_n_5\,
      CO(1) => \adapt_cnt_reg[0]_i_2__3_n_6\,
      CO(0) => \adapt_cnt_reg[0]_i_2__3_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \adapt_cnt_reg[0]_i_2__3_n_8\,
      O(6) => \adapt_cnt_reg[0]_i_2__3_n_9\,
      O(5) => \adapt_cnt_reg[0]_i_2__3_n_10\,
      O(4) => \adapt_cnt_reg[0]_i_2__3_n_11\,
      O(3) => \adapt_cnt_reg[0]_i_2__3_n_12\,
      O(2) => \adapt_cnt_reg[0]_i_2__3_n_13\,
      O(1) => \adapt_cnt_reg[0]_i_2__3_n_14\,
      O(0) => \adapt_cnt_reg[0]_i_2__3_n_15\,
      S(7 downto 1) => adapt_cnt_reg(7 downto 1),
      S(0) => \adapt_cnt[0]_i_3__3_n_0\
    );
\adapt_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__3_n_13\,
      Q => adapt_cnt_reg(10),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__3_n_12\,
      Q => adapt_cnt_reg(11),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__3_n_11\,
      Q => adapt_cnt_reg(12),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__3_n_10\,
      Q => adapt_cnt_reg(13),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__3_n_9\,
      Q => adapt_cnt_reg(14),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__3_n_8\,
      Q => adapt_cnt_reg(15),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__3_n_15\,
      Q => adapt_cnt_reg(16),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[16]_i_1__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \adapt_cnt_reg[8]_i_1__3_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_adapt_cnt_reg[16]_i_1__3_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \adapt_cnt_reg[16]_i_1__3_n_3\,
      CO(3) => \adapt_cnt_reg[16]_i_1__3_n_4\,
      CO(2) => \adapt_cnt_reg[16]_i_1__3_n_5\,
      CO(1) => \adapt_cnt_reg[16]_i_1__3_n_6\,
      CO(0) => \adapt_cnt_reg[16]_i_1__3_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 6) => \NLW_adapt_cnt_reg[16]_i_1__3_O_UNCONNECTED\(7 downto 6),
      O(5) => \adapt_cnt_reg[16]_i_1__3_n_10\,
      O(4) => \adapt_cnt_reg[16]_i_1__3_n_11\,
      O(3) => \adapt_cnt_reg[16]_i_1__3_n_12\,
      O(2) => \adapt_cnt_reg[16]_i_1__3_n_13\,
      O(1) => \adapt_cnt_reg[16]_i_1__3_n_14\,
      O(0) => \adapt_cnt_reg[16]_i_1__3_n_15\,
      S(7 downto 6) => B"00",
      S(5 downto 0) => adapt_cnt_reg(21 downto 16)
    );
\adapt_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__3_n_14\,
      Q => adapt_cnt_reg(17),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__3_n_13\,
      Q => adapt_cnt_reg(18),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__3_n_12\,
      Q => adapt_cnt_reg(19),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__3_n_14\,
      Q => adapt_cnt_reg(1),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__3_n_11\,
      Q => adapt_cnt_reg(20),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__3_n_10\,
      Q => adapt_cnt_reg(21),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__3_n_13\,
      Q => adapt_cnt_reg(2),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__3_n_12\,
      Q => adapt_cnt_reg(3),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__3_n_11\,
      Q => adapt_cnt_reg(4),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__3_n_10\,
      Q => adapt_cnt_reg(5),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__3_n_9\,
      Q => adapt_cnt_reg(6),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__3_n_8\,
      Q => adapt_cnt_reg(7),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__3_n_15\,
      Q => adapt_cnt_reg(8),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[8]_i_1__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \adapt_cnt_reg[0]_i_2__3_n_0\,
      CI_TOP => '0',
      CO(7) => \adapt_cnt_reg[8]_i_1__3_n_0\,
      CO(6) => \adapt_cnt_reg[8]_i_1__3_n_1\,
      CO(5) => \adapt_cnt_reg[8]_i_1__3_n_2\,
      CO(4) => \adapt_cnt_reg[8]_i_1__3_n_3\,
      CO(3) => \adapt_cnt_reg[8]_i_1__3_n_4\,
      CO(2) => \adapt_cnt_reg[8]_i_1__3_n_5\,
      CO(1) => \adapt_cnt_reg[8]_i_1__3_n_6\,
      CO(0) => \adapt_cnt_reg[8]_i_1__3_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \adapt_cnt_reg[8]_i_1__3_n_8\,
      O(6) => \adapt_cnt_reg[8]_i_1__3_n_9\,
      O(5) => \adapt_cnt_reg[8]_i_1__3_n_10\,
      O(4) => \adapt_cnt_reg[8]_i_1__3_n_11\,
      O(3) => \adapt_cnt_reg[8]_i_1__3_n_12\,
      O(2) => \adapt_cnt_reg[8]_i_1__3_n_13\,
      O(1) => \adapt_cnt_reg[8]_i_1__3_n_14\,
      O(0) => \adapt_cnt_reg[8]_i_1__3_n_15\,
      S(7 downto 0) => adapt_cnt_reg(15 downto 8)
    );
\adapt_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__3_n_14\,
      Q => adapt_cnt_reg(9),
      R => \adapt_cnt_reg[21]_0\
    );
adapt_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => adapt_done,
      Q => PHY_RXEQ_ADAPT_DONE(0),
      R => SR(0)
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => done,
      Q => PHY_RXEQ_DONE(0),
      R => SR(0)
    );
lffs_sel_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => lffs_sel,
      Q => PHY_RXEQ_LFFS_SEL(0),
      R => SR(0)
    );
\phy_rxeq_fsm[12]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[1]\,
      I1 => \^q\(0),
      O => phy_rxeq_fsm(0)
    );
\phy_rxeq_fsm[13]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[2]\,
      I1 => \^q\(0),
      O => phy_rxeq_fsm(1)
    );
sync_ctrl: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_223
     port map (
      CLK_PCLK => CLK_PCLK,
      D(3) => sync_ctrl_n_1,
      D(2) => sync_ctrl_n_2,
      D(1) => sync_ctrl_n_3,
      D(0) => sync_ctrl_n_4,
      \FSM_onehot_fsm_reg[2]\(1 downto 0) => \txcoeff_cnt__0\(1 downto 0),
      Q(4 downto 3) => \^q\(1 downto 0),
      Q(2) => \FSM_onehot_fsm_reg_n_0_[2]\,
      Q(1) => \FSM_onehot_fsm_reg_n_0_[1]\,
      Q(0) => \FSM_onehot_fsm_reg_n_0_[0]\,
      adapt_done => adapt_done,
      adapt_done_reg => adapt_2nd_reg_n_0,
      done => done,
      \fsm2__21\ => \fsm2__21\,
      lffs_sel => lffs_sel,
      pipe_rx_eqcontrol(1 downto 0) => pipe_rx_eqcontrol(1 downto 0),
      \sync_reg[2]\ => sync_ctrl_n_8,
      \txcoeff_cnt_reg[0]\(0) => txcoeff_cnt(0)
    );
sync_lffs: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_224\
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(5 downto 0) => pipe_rx_eq_lffs(5 downto 0)
    );
sync_preset: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized2_225\
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eqpreset(2 downto 0) => pipe_rx_eqpreset(2 downto 0)
    );
sync_txcoeff: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_226\
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(5 downto 0) => pipe_tx_eqdeemph(5 downto 0)
    );
sync_txpreset: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_227\
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_txpreset(3 downto 0) => pipe_rx_eq_txpreset(3 downto 0)
    );
\txcoeff_cnt[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[2]\,
      I1 => \txcoeff_cnt__0\(0),
      I2 => \txcoeff_cnt__0\(1),
      O => txcoeff_cnt(1)
    );
\txcoeff_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => txcoeff_cnt(0),
      Q => \txcoeff_cnt__0\(0),
      R => SR(0)
    );
\txcoeff_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => txcoeff_cnt(1),
      Q => \txcoeff_cnt__0\(1),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_rxeq_15 is
  port (
    PHY_RXEQ_LFFS_SEL : out STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXEQ_ADAPT_DONE : out STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXEQ_DONE : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    phy_rxeq_fsm : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    \adapt_cnt_reg[21]_0\ : in STD_LOGIC;
    pipe_rx_eqcontrol : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_rx_eqpreset : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_rx_eq_txpreset : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 5 downto 0 );
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_rxeq_15 : entity is "pcie3_ultrascale_7038_phy_rxeq";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_rxeq_15;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_rxeq_15 is
  signal \FSM_onehot_fsm[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_3__5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_4__5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_5__5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_6__5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_7__4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[2]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal adapt_2nd_reg_n_0 : STD_LOGIC;
  signal \adapt_cnt[0]_i_3__4_n_0\ : STD_LOGIC;
  signal adapt_cnt_reg : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \adapt_cnt_reg[0]_i_2__4_n_0\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__4_n_1\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__4_n_10\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__4_n_11\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__4_n_12\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__4_n_13\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__4_n_14\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__4_n_15\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__4_n_2\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__4_n_3\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__4_n_4\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__4_n_5\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__4_n_6\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__4_n_7\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__4_n_8\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__4_n_9\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__4_n_10\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__4_n_11\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__4_n_12\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__4_n_13\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__4_n_14\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__4_n_15\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__4_n_3\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__4_n_4\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__4_n_5\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__4_n_6\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__4_n_7\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__4_n_1\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__4_n_10\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__4_n_11\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__4_n_12\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__4_n_13\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__4_n_14\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__4_n_15\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__4_n_2\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__4_n_3\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__4_n_4\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__4_n_5\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__4_n_6\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__4_n_7\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__4_n_8\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__4_n_9\ : STD_LOGIC;
  signal adapt_done : STD_LOGIC;
  signal done : STD_LOGIC;
  signal \fsm2__21\ : STD_LOGIC;
  signal lffs_sel : STD_LOGIC;
  signal sync_ctrl_n_1 : STD_LOGIC;
  signal sync_ctrl_n_2 : STD_LOGIC;
  signal sync_ctrl_n_3 : STD_LOGIC;
  signal sync_ctrl_n_4 : STD_LOGIC;
  signal sync_ctrl_n_8 : STD_LOGIC;
  signal txcoeff_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \txcoeff_cnt__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_adapt_cnt_reg[16]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_adapt_cnt_reg[16]_i_1__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_fsm[3]_i_1__5\ : label is "soft_lutpair71";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[0]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[1]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[2]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[3]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[4]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \adapt_cnt_reg[0]_i_2__4\ : label is 16;
  attribute ADDER_THRESHOLD of \adapt_cnt_reg[16]_i_1__4\ : label is 16;
  attribute ADDER_THRESHOLD of \adapt_cnt_reg[8]_i_1__4\ : label is 16;
  attribute SOFT_HLUTNM of \phy_rxeq_fsm[15]_INST_0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \phy_rxeq_fsm[16]_INST_0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \txcoeff_cnt[1]_i_1__4\ : label is "soft_lutpair71";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\FSM_onehot_fsm[3]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \txcoeff_cnt__0\(0),
      I1 => \txcoeff_cnt__0\(1),
      I2 => \FSM_onehot_fsm_reg_n_0_[2]\,
      I3 => \fsm2__21\,
      I4 => \^q\(0),
      O => \FSM_onehot_fsm[3]_i_1__5_n_0\
    );
\FSM_onehot_fsm[4]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40000000FFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_fsm[4]_i_3__5_n_0\,
      I1 => \FSM_onehot_fsm[4]_i_4__5_n_0\,
      I2 => \FSM_onehot_fsm[4]_i_5__5_n_0\,
      I3 => \FSM_onehot_fsm[4]_i_6__5_n_0\,
      I4 => \FSM_onehot_fsm[4]_i_7__4_n_0\,
      I5 => adapt_2nd_reg_n_0,
      O => \fsm2__21\
    );
\FSM_onehot_fsm[4]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => adapt_cnt_reg(6),
      I1 => adapt_cnt_reg(21),
      I2 => adapt_cnt_reg(0),
      I3 => adapt_cnt_reg(1),
      I4 => adapt_cnt_reg(16),
      I5 => adapt_cnt_reg(2),
      O => \FSM_onehot_fsm[4]_i_3__5_n_0\
    );
\FSM_onehot_fsm[4]_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => adapt_cnt_reg(11),
      I1 => adapt_cnt_reg(10),
      I2 => adapt_cnt_reg(9),
      I3 => adapt_cnt_reg(8),
      O => \FSM_onehot_fsm[4]_i_4__5_n_0\
    );
\FSM_onehot_fsm[4]_i_5__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => adapt_cnt_reg(4),
      I1 => adapt_cnt_reg(3),
      I2 => adapt_cnt_reg(5),
      I3 => adapt_cnt_reg(7),
      O => \FSM_onehot_fsm[4]_i_5__5_n_0\
    );
\FSM_onehot_fsm[4]_i_6__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => adapt_cnt_reg(14),
      I1 => adapt_cnt_reg(15),
      I2 => adapt_cnt_reg(13),
      I3 => adapt_cnt_reg(12),
      O => \FSM_onehot_fsm[4]_i_6__5_n_0\
    );
\FSM_onehot_fsm[4]_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => adapt_cnt_reg(20),
      I1 => adapt_cnt_reg(19),
      I2 => adapt_cnt_reg(18),
      I3 => adapt_cnt_reg(17),
      O => \FSM_onehot_fsm[4]_i_7__4_n_0\
    );
\FSM_onehot_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_4,
      Q => \FSM_onehot_fsm_reg_n_0_[0]\,
      S => SR(0)
    );
\FSM_onehot_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_3,
      Q => \FSM_onehot_fsm_reg_n_0_[1]\,
      R => SR(0)
    );
\FSM_onehot_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_2,
      Q => \FSM_onehot_fsm_reg_n_0_[2]\,
      R => SR(0)
    );
\FSM_onehot_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => \FSM_onehot_fsm[3]_i_1__5_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\FSM_onehot_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_1,
      Q => \^q\(1),
      R => SR(0)
    );
adapt_2nd_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_8,
      Q => adapt_2nd_reg_n_0,
      S => SR(0)
    );
\adapt_cnt[0]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adapt_cnt_reg(0),
      O => \adapt_cnt[0]_i_3__4_n_0\
    );
\adapt_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__4_n_15\,
      Q => adapt_cnt_reg(0),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[0]_i_2__4\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \adapt_cnt_reg[0]_i_2__4_n_0\,
      CO(6) => \adapt_cnt_reg[0]_i_2__4_n_1\,
      CO(5) => \adapt_cnt_reg[0]_i_2__4_n_2\,
      CO(4) => \adapt_cnt_reg[0]_i_2__4_n_3\,
      CO(3) => \adapt_cnt_reg[0]_i_2__4_n_4\,
      CO(2) => \adapt_cnt_reg[0]_i_2__4_n_5\,
      CO(1) => \adapt_cnt_reg[0]_i_2__4_n_6\,
      CO(0) => \adapt_cnt_reg[0]_i_2__4_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \adapt_cnt_reg[0]_i_2__4_n_8\,
      O(6) => \adapt_cnt_reg[0]_i_2__4_n_9\,
      O(5) => \adapt_cnt_reg[0]_i_2__4_n_10\,
      O(4) => \adapt_cnt_reg[0]_i_2__4_n_11\,
      O(3) => \adapt_cnt_reg[0]_i_2__4_n_12\,
      O(2) => \adapt_cnt_reg[0]_i_2__4_n_13\,
      O(1) => \adapt_cnt_reg[0]_i_2__4_n_14\,
      O(0) => \adapt_cnt_reg[0]_i_2__4_n_15\,
      S(7 downto 1) => adapt_cnt_reg(7 downto 1),
      S(0) => \adapt_cnt[0]_i_3__4_n_0\
    );
\adapt_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__4_n_13\,
      Q => adapt_cnt_reg(10),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__4_n_12\,
      Q => adapt_cnt_reg(11),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__4_n_11\,
      Q => adapt_cnt_reg(12),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__4_n_10\,
      Q => adapt_cnt_reg(13),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__4_n_9\,
      Q => adapt_cnt_reg(14),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__4_n_8\,
      Q => adapt_cnt_reg(15),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__4_n_15\,
      Q => adapt_cnt_reg(16),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[16]_i_1__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \adapt_cnt_reg[8]_i_1__4_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_adapt_cnt_reg[16]_i_1__4_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \adapt_cnt_reg[16]_i_1__4_n_3\,
      CO(3) => \adapt_cnt_reg[16]_i_1__4_n_4\,
      CO(2) => \adapt_cnt_reg[16]_i_1__4_n_5\,
      CO(1) => \adapt_cnt_reg[16]_i_1__4_n_6\,
      CO(0) => \adapt_cnt_reg[16]_i_1__4_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 6) => \NLW_adapt_cnt_reg[16]_i_1__4_O_UNCONNECTED\(7 downto 6),
      O(5) => \adapt_cnt_reg[16]_i_1__4_n_10\,
      O(4) => \adapt_cnt_reg[16]_i_1__4_n_11\,
      O(3) => \adapt_cnt_reg[16]_i_1__4_n_12\,
      O(2) => \adapt_cnt_reg[16]_i_1__4_n_13\,
      O(1) => \adapt_cnt_reg[16]_i_1__4_n_14\,
      O(0) => \adapt_cnt_reg[16]_i_1__4_n_15\,
      S(7 downto 6) => B"00",
      S(5 downto 0) => adapt_cnt_reg(21 downto 16)
    );
\adapt_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__4_n_14\,
      Q => adapt_cnt_reg(17),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__4_n_13\,
      Q => adapt_cnt_reg(18),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__4_n_12\,
      Q => adapt_cnt_reg(19),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__4_n_14\,
      Q => adapt_cnt_reg(1),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__4_n_11\,
      Q => adapt_cnt_reg(20),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__4_n_10\,
      Q => adapt_cnt_reg(21),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__4_n_13\,
      Q => adapt_cnt_reg(2),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__4_n_12\,
      Q => adapt_cnt_reg(3),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__4_n_11\,
      Q => adapt_cnt_reg(4),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__4_n_10\,
      Q => adapt_cnt_reg(5),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__4_n_9\,
      Q => adapt_cnt_reg(6),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__4_n_8\,
      Q => adapt_cnt_reg(7),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__4_n_15\,
      Q => adapt_cnt_reg(8),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[8]_i_1__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \adapt_cnt_reg[0]_i_2__4_n_0\,
      CI_TOP => '0',
      CO(7) => \adapt_cnt_reg[8]_i_1__4_n_0\,
      CO(6) => \adapt_cnt_reg[8]_i_1__4_n_1\,
      CO(5) => \adapt_cnt_reg[8]_i_1__4_n_2\,
      CO(4) => \adapt_cnt_reg[8]_i_1__4_n_3\,
      CO(3) => \adapt_cnt_reg[8]_i_1__4_n_4\,
      CO(2) => \adapt_cnt_reg[8]_i_1__4_n_5\,
      CO(1) => \adapt_cnt_reg[8]_i_1__4_n_6\,
      CO(0) => \adapt_cnt_reg[8]_i_1__4_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \adapt_cnt_reg[8]_i_1__4_n_8\,
      O(6) => \adapt_cnt_reg[8]_i_1__4_n_9\,
      O(5) => \adapt_cnt_reg[8]_i_1__4_n_10\,
      O(4) => \adapt_cnt_reg[8]_i_1__4_n_11\,
      O(3) => \adapt_cnt_reg[8]_i_1__4_n_12\,
      O(2) => \adapt_cnt_reg[8]_i_1__4_n_13\,
      O(1) => \adapt_cnt_reg[8]_i_1__4_n_14\,
      O(0) => \adapt_cnt_reg[8]_i_1__4_n_15\,
      S(7 downto 0) => adapt_cnt_reg(15 downto 8)
    );
\adapt_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__4_n_14\,
      Q => adapt_cnt_reg(9),
      R => \adapt_cnt_reg[21]_0\
    );
adapt_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => adapt_done,
      Q => PHY_RXEQ_ADAPT_DONE(0),
      R => SR(0)
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => done,
      Q => PHY_RXEQ_DONE(0),
      R => SR(0)
    );
lffs_sel_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => lffs_sel,
      Q => PHY_RXEQ_LFFS_SEL(0),
      R => SR(0)
    );
\phy_rxeq_fsm[15]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[1]\,
      I1 => \^q\(0),
      O => phy_rxeq_fsm(0)
    );
\phy_rxeq_fsm[16]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[2]\,
      I1 => \^q\(0),
      O => phy_rxeq_fsm(1)
    );
sync_ctrl: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_182
     port map (
      CLK_PCLK => CLK_PCLK,
      D(3) => sync_ctrl_n_1,
      D(2) => sync_ctrl_n_2,
      D(1) => sync_ctrl_n_3,
      D(0) => sync_ctrl_n_4,
      \FSM_onehot_fsm_reg[2]\(1 downto 0) => \txcoeff_cnt__0\(1 downto 0),
      Q(4 downto 3) => \^q\(1 downto 0),
      Q(2) => \FSM_onehot_fsm_reg_n_0_[2]\,
      Q(1) => \FSM_onehot_fsm_reg_n_0_[1]\,
      Q(0) => \FSM_onehot_fsm_reg_n_0_[0]\,
      adapt_done => adapt_done,
      adapt_done_reg => adapt_2nd_reg_n_0,
      done => done,
      \fsm2__21\ => \fsm2__21\,
      lffs_sel => lffs_sel,
      pipe_rx_eqcontrol(1 downto 0) => pipe_rx_eqcontrol(1 downto 0),
      \sync_reg[2]\ => sync_ctrl_n_8,
      \txcoeff_cnt_reg[0]\(0) => txcoeff_cnt(0)
    );
sync_lffs: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_183\
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(5 downto 0) => pipe_rx_eq_lffs(5 downto 0)
    );
sync_preset: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized2_184\
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eqpreset(2 downto 0) => pipe_rx_eqpreset(2 downto 0)
    );
sync_txcoeff: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_185\
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(5 downto 0) => pipe_tx_eqdeemph(5 downto 0)
    );
sync_txpreset: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_186\
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_txpreset(3 downto 0) => pipe_rx_eq_txpreset(3 downto 0)
    );
\txcoeff_cnt[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[2]\,
      I1 => \txcoeff_cnt__0\(0),
      I2 => \txcoeff_cnt__0\(1),
      O => txcoeff_cnt(1)
    );
\txcoeff_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => txcoeff_cnt(0),
      Q => \txcoeff_cnt__0\(0),
      R => SR(0)
    );
\txcoeff_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => txcoeff_cnt(1),
      Q => \txcoeff_cnt__0\(1),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_rxeq_17 is
  port (
    PHY_RXEQ_LFFS_SEL : out STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXEQ_ADAPT_DONE : out STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXEQ_DONE : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    phy_rxeq_fsm : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    \adapt_cnt_reg[21]_0\ : in STD_LOGIC;
    pipe_rx_eqcontrol : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_rx_eqpreset : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_rx_eq_txpreset : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 5 downto 0 );
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_rxeq_17 : entity is "pcie3_ultrascale_7038_phy_rxeq";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_rxeq_17;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_rxeq_17 is
  signal \FSM_onehot_fsm[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_3__6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_4__6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_5__6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_6__6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_7__5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[2]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal adapt_2nd_reg_n_0 : STD_LOGIC;
  signal \adapt_cnt[0]_i_3__5_n_0\ : STD_LOGIC;
  signal adapt_cnt_reg : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \adapt_cnt_reg[0]_i_2__5_n_0\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__5_n_1\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__5_n_10\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__5_n_11\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__5_n_12\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__5_n_13\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__5_n_14\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__5_n_15\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__5_n_2\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__5_n_3\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__5_n_4\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__5_n_5\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__5_n_6\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__5_n_7\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__5_n_8\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__5_n_9\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__5_n_10\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__5_n_11\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__5_n_12\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__5_n_13\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__5_n_14\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__5_n_15\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__5_n_3\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__5_n_4\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__5_n_5\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__5_n_6\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__5_n_7\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__5_n_0\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__5_n_1\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__5_n_10\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__5_n_11\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__5_n_12\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__5_n_13\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__5_n_14\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__5_n_15\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__5_n_2\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__5_n_3\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__5_n_4\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__5_n_5\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__5_n_6\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__5_n_7\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__5_n_8\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__5_n_9\ : STD_LOGIC;
  signal adapt_done : STD_LOGIC;
  signal done : STD_LOGIC;
  signal \fsm2__21\ : STD_LOGIC;
  signal lffs_sel : STD_LOGIC;
  signal sync_ctrl_n_1 : STD_LOGIC;
  signal sync_ctrl_n_2 : STD_LOGIC;
  signal sync_ctrl_n_3 : STD_LOGIC;
  signal sync_ctrl_n_4 : STD_LOGIC;
  signal sync_ctrl_n_8 : STD_LOGIC;
  signal txcoeff_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \txcoeff_cnt__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_adapt_cnt_reg[16]_i_1__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_adapt_cnt_reg[16]_i_1__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_fsm[3]_i_1__6\ : label is "soft_lutpair84";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[0]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[1]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[2]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[3]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[4]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \adapt_cnt_reg[0]_i_2__5\ : label is 16;
  attribute ADDER_THRESHOLD of \adapt_cnt_reg[16]_i_1__5\ : label is 16;
  attribute ADDER_THRESHOLD of \adapt_cnt_reg[8]_i_1__5\ : label is 16;
  attribute SOFT_HLUTNM of \phy_rxeq_fsm[18]_INST_0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \phy_rxeq_fsm[19]_INST_0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \txcoeff_cnt[1]_i_1__5\ : label is "soft_lutpair84";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\FSM_onehot_fsm[3]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \txcoeff_cnt__0\(0),
      I1 => \txcoeff_cnt__0\(1),
      I2 => \FSM_onehot_fsm_reg_n_0_[2]\,
      I3 => \fsm2__21\,
      I4 => \^q\(0),
      O => \FSM_onehot_fsm[3]_i_1__6_n_0\
    );
\FSM_onehot_fsm[4]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40000000FFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_fsm[4]_i_3__6_n_0\,
      I1 => \FSM_onehot_fsm[4]_i_4__6_n_0\,
      I2 => \FSM_onehot_fsm[4]_i_5__6_n_0\,
      I3 => \FSM_onehot_fsm[4]_i_6__6_n_0\,
      I4 => \FSM_onehot_fsm[4]_i_7__5_n_0\,
      I5 => adapt_2nd_reg_n_0,
      O => \fsm2__21\
    );
\FSM_onehot_fsm[4]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => adapt_cnt_reg(6),
      I1 => adapt_cnt_reg(21),
      I2 => adapt_cnt_reg(0),
      I3 => adapt_cnt_reg(1),
      I4 => adapt_cnt_reg(16),
      I5 => adapt_cnt_reg(2),
      O => \FSM_onehot_fsm[4]_i_3__6_n_0\
    );
\FSM_onehot_fsm[4]_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => adapt_cnt_reg(11),
      I1 => adapt_cnt_reg(10),
      I2 => adapt_cnt_reg(9),
      I3 => adapt_cnt_reg(8),
      O => \FSM_onehot_fsm[4]_i_4__6_n_0\
    );
\FSM_onehot_fsm[4]_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => adapt_cnt_reg(4),
      I1 => adapt_cnt_reg(3),
      I2 => adapt_cnt_reg(5),
      I3 => adapt_cnt_reg(7),
      O => \FSM_onehot_fsm[4]_i_5__6_n_0\
    );
\FSM_onehot_fsm[4]_i_6__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => adapt_cnt_reg(14),
      I1 => adapt_cnt_reg(15),
      I2 => adapt_cnt_reg(13),
      I3 => adapt_cnt_reg(12),
      O => \FSM_onehot_fsm[4]_i_6__6_n_0\
    );
\FSM_onehot_fsm[4]_i_7__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => adapt_cnt_reg(20),
      I1 => adapt_cnt_reg(19),
      I2 => adapt_cnt_reg(18),
      I3 => adapt_cnt_reg(17),
      O => \FSM_onehot_fsm[4]_i_7__5_n_0\
    );
\FSM_onehot_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_4,
      Q => \FSM_onehot_fsm_reg_n_0_[0]\,
      S => SR(0)
    );
\FSM_onehot_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_3,
      Q => \FSM_onehot_fsm_reg_n_0_[1]\,
      R => SR(0)
    );
\FSM_onehot_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_2,
      Q => \FSM_onehot_fsm_reg_n_0_[2]\,
      R => SR(0)
    );
\FSM_onehot_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => \FSM_onehot_fsm[3]_i_1__6_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\FSM_onehot_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_1,
      Q => \^q\(1),
      R => SR(0)
    );
adapt_2nd_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_8,
      Q => adapt_2nd_reg_n_0,
      S => SR(0)
    );
\adapt_cnt[0]_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adapt_cnt_reg(0),
      O => \adapt_cnt[0]_i_3__5_n_0\
    );
\adapt_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__5_n_15\,
      Q => adapt_cnt_reg(0),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[0]_i_2__5\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \adapt_cnt_reg[0]_i_2__5_n_0\,
      CO(6) => \adapt_cnt_reg[0]_i_2__5_n_1\,
      CO(5) => \adapt_cnt_reg[0]_i_2__5_n_2\,
      CO(4) => \adapt_cnt_reg[0]_i_2__5_n_3\,
      CO(3) => \adapt_cnt_reg[0]_i_2__5_n_4\,
      CO(2) => \adapt_cnt_reg[0]_i_2__5_n_5\,
      CO(1) => \adapt_cnt_reg[0]_i_2__5_n_6\,
      CO(0) => \adapt_cnt_reg[0]_i_2__5_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \adapt_cnt_reg[0]_i_2__5_n_8\,
      O(6) => \adapt_cnt_reg[0]_i_2__5_n_9\,
      O(5) => \adapt_cnt_reg[0]_i_2__5_n_10\,
      O(4) => \adapt_cnt_reg[0]_i_2__5_n_11\,
      O(3) => \adapt_cnt_reg[0]_i_2__5_n_12\,
      O(2) => \adapt_cnt_reg[0]_i_2__5_n_13\,
      O(1) => \adapt_cnt_reg[0]_i_2__5_n_14\,
      O(0) => \adapt_cnt_reg[0]_i_2__5_n_15\,
      S(7 downto 1) => adapt_cnt_reg(7 downto 1),
      S(0) => \adapt_cnt[0]_i_3__5_n_0\
    );
\adapt_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__5_n_13\,
      Q => adapt_cnt_reg(10),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__5_n_12\,
      Q => adapt_cnt_reg(11),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__5_n_11\,
      Q => adapt_cnt_reg(12),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__5_n_10\,
      Q => adapt_cnt_reg(13),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__5_n_9\,
      Q => adapt_cnt_reg(14),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__5_n_8\,
      Q => adapt_cnt_reg(15),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__5_n_15\,
      Q => adapt_cnt_reg(16),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[16]_i_1__5\: unisim.vcomponents.CARRY8
     port map (
      CI => \adapt_cnt_reg[8]_i_1__5_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_adapt_cnt_reg[16]_i_1__5_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \adapt_cnt_reg[16]_i_1__5_n_3\,
      CO(3) => \adapt_cnt_reg[16]_i_1__5_n_4\,
      CO(2) => \adapt_cnt_reg[16]_i_1__5_n_5\,
      CO(1) => \adapt_cnt_reg[16]_i_1__5_n_6\,
      CO(0) => \adapt_cnt_reg[16]_i_1__5_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 6) => \NLW_adapt_cnt_reg[16]_i_1__5_O_UNCONNECTED\(7 downto 6),
      O(5) => \adapt_cnt_reg[16]_i_1__5_n_10\,
      O(4) => \adapt_cnt_reg[16]_i_1__5_n_11\,
      O(3) => \adapt_cnt_reg[16]_i_1__5_n_12\,
      O(2) => \adapt_cnt_reg[16]_i_1__5_n_13\,
      O(1) => \adapt_cnt_reg[16]_i_1__5_n_14\,
      O(0) => \adapt_cnt_reg[16]_i_1__5_n_15\,
      S(7 downto 6) => B"00",
      S(5 downto 0) => adapt_cnt_reg(21 downto 16)
    );
\adapt_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__5_n_14\,
      Q => adapt_cnt_reg(17),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__5_n_13\,
      Q => adapt_cnt_reg(18),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__5_n_12\,
      Q => adapt_cnt_reg(19),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__5_n_14\,
      Q => adapt_cnt_reg(1),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__5_n_11\,
      Q => adapt_cnt_reg(20),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__5_n_10\,
      Q => adapt_cnt_reg(21),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__5_n_13\,
      Q => adapt_cnt_reg(2),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__5_n_12\,
      Q => adapt_cnt_reg(3),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__5_n_11\,
      Q => adapt_cnt_reg(4),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__5_n_10\,
      Q => adapt_cnt_reg(5),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__5_n_9\,
      Q => adapt_cnt_reg(6),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__5_n_8\,
      Q => adapt_cnt_reg(7),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__5_n_15\,
      Q => adapt_cnt_reg(8),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[8]_i_1__5\: unisim.vcomponents.CARRY8
     port map (
      CI => \adapt_cnt_reg[0]_i_2__5_n_0\,
      CI_TOP => '0',
      CO(7) => \adapt_cnt_reg[8]_i_1__5_n_0\,
      CO(6) => \adapt_cnt_reg[8]_i_1__5_n_1\,
      CO(5) => \adapt_cnt_reg[8]_i_1__5_n_2\,
      CO(4) => \adapt_cnt_reg[8]_i_1__5_n_3\,
      CO(3) => \adapt_cnt_reg[8]_i_1__5_n_4\,
      CO(2) => \adapt_cnt_reg[8]_i_1__5_n_5\,
      CO(1) => \adapt_cnt_reg[8]_i_1__5_n_6\,
      CO(0) => \adapt_cnt_reg[8]_i_1__5_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \adapt_cnt_reg[8]_i_1__5_n_8\,
      O(6) => \adapt_cnt_reg[8]_i_1__5_n_9\,
      O(5) => \adapt_cnt_reg[8]_i_1__5_n_10\,
      O(4) => \adapt_cnt_reg[8]_i_1__5_n_11\,
      O(3) => \adapt_cnt_reg[8]_i_1__5_n_12\,
      O(2) => \adapt_cnt_reg[8]_i_1__5_n_13\,
      O(1) => \adapt_cnt_reg[8]_i_1__5_n_14\,
      O(0) => \adapt_cnt_reg[8]_i_1__5_n_15\,
      S(7 downto 0) => adapt_cnt_reg(15 downto 8)
    );
\adapt_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__5_n_14\,
      Q => adapt_cnt_reg(9),
      R => \adapt_cnt_reg[21]_0\
    );
adapt_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => adapt_done,
      Q => PHY_RXEQ_ADAPT_DONE(0),
      R => SR(0)
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => done,
      Q => PHY_RXEQ_DONE(0),
      R => SR(0)
    );
lffs_sel_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => lffs_sel,
      Q => PHY_RXEQ_LFFS_SEL(0),
      R => SR(0)
    );
\phy_rxeq_fsm[18]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[1]\,
      I1 => \^q\(0),
      O => phy_rxeq_fsm(0)
    );
\phy_rxeq_fsm[19]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[2]\,
      I1 => \^q\(0),
      O => phy_rxeq_fsm(1)
    );
sync_ctrl: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_141
     port map (
      CLK_PCLK => CLK_PCLK,
      D(3) => sync_ctrl_n_1,
      D(2) => sync_ctrl_n_2,
      D(1) => sync_ctrl_n_3,
      D(0) => sync_ctrl_n_4,
      \FSM_onehot_fsm_reg[2]\(1 downto 0) => \txcoeff_cnt__0\(1 downto 0),
      Q(4 downto 3) => \^q\(1 downto 0),
      Q(2) => \FSM_onehot_fsm_reg_n_0_[2]\,
      Q(1) => \FSM_onehot_fsm_reg_n_0_[1]\,
      Q(0) => \FSM_onehot_fsm_reg_n_0_[0]\,
      adapt_done => adapt_done,
      adapt_done_reg => adapt_2nd_reg_n_0,
      done => done,
      \fsm2__21\ => \fsm2__21\,
      lffs_sel => lffs_sel,
      pipe_rx_eqcontrol(1 downto 0) => pipe_rx_eqcontrol(1 downto 0),
      \sync_reg[2]\ => sync_ctrl_n_8,
      \txcoeff_cnt_reg[0]\(0) => txcoeff_cnt(0)
    );
sync_lffs: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_142\
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(5 downto 0) => pipe_rx_eq_lffs(5 downto 0)
    );
sync_preset: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized2_143\
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eqpreset(2 downto 0) => pipe_rx_eqpreset(2 downto 0)
    );
sync_txcoeff: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_144\
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(5 downto 0) => pipe_tx_eqdeemph(5 downto 0)
    );
sync_txpreset: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_145\
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_txpreset(3 downto 0) => pipe_rx_eq_txpreset(3 downto 0)
    );
\txcoeff_cnt[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[2]\,
      I1 => \txcoeff_cnt__0\(0),
      I2 => \txcoeff_cnt__0\(1),
      O => txcoeff_cnt(1)
    );
\txcoeff_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => txcoeff_cnt(0),
      Q => \txcoeff_cnt__0\(0),
      R => SR(0)
    );
\txcoeff_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => txcoeff_cnt(1),
      Q => \txcoeff_cnt__0\(1),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_rxeq_19 is
  port (
    PHY_RXEQ_LFFS_SEL : out STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXEQ_ADAPT_DONE : out STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXEQ_DONE : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    phy_rxeq_fsm : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    \adapt_cnt_reg[21]_0\ : in STD_LOGIC;
    pipe_rx_eqcontrol : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_rx_eqpreset : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_rx_eq_txpreset : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 5 downto 0 );
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_rxeq_19 : entity is "pcie3_ultrascale_7038_phy_rxeq";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_rxeq_19;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_rxeq_19 is
  signal \FSM_onehot_fsm[3]_i_1__7_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_4__7_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_5__7_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_6__7_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_7__6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[2]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal adapt_2nd_reg_n_0 : STD_LOGIC;
  signal \adapt_cnt[0]_i_3__6_n_0\ : STD_LOGIC;
  signal adapt_cnt_reg : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \adapt_cnt_reg[0]_i_2__6_n_0\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__6_n_1\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__6_n_10\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__6_n_11\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__6_n_12\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__6_n_13\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__6_n_14\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__6_n_15\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__6_n_2\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__6_n_3\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__6_n_4\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__6_n_5\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__6_n_6\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__6_n_7\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__6_n_8\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__6_n_9\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__6_n_10\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__6_n_11\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__6_n_12\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__6_n_13\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__6_n_14\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__6_n_15\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__6_n_3\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__6_n_4\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__6_n_5\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__6_n_6\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__6_n_7\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__6_n_0\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__6_n_1\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__6_n_10\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__6_n_11\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__6_n_12\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__6_n_13\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__6_n_14\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__6_n_15\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__6_n_2\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__6_n_3\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__6_n_4\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__6_n_5\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__6_n_6\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__6_n_7\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__6_n_8\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__6_n_9\ : STD_LOGIC;
  signal adapt_done : STD_LOGIC;
  signal done : STD_LOGIC;
  signal \fsm2__21\ : STD_LOGIC;
  signal lffs_sel : STD_LOGIC;
  signal sync_ctrl_n_1 : STD_LOGIC;
  signal sync_ctrl_n_2 : STD_LOGIC;
  signal sync_ctrl_n_3 : STD_LOGIC;
  signal sync_ctrl_n_4 : STD_LOGIC;
  signal sync_ctrl_n_8 : STD_LOGIC;
  signal txcoeff_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \txcoeff_cnt__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_adapt_cnt_reg[16]_i_1__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_adapt_cnt_reg[16]_i_1__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_fsm[3]_i_1__7\ : label is "soft_lutpair97";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[0]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[1]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[2]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[3]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[4]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \adapt_cnt_reg[0]_i_2__6\ : label is 16;
  attribute ADDER_THRESHOLD of \adapt_cnt_reg[16]_i_1__6\ : label is 16;
  attribute ADDER_THRESHOLD of \adapt_cnt_reg[8]_i_1__6\ : label is 16;
  attribute SOFT_HLUTNM of \phy_rxeq_fsm[21]_INST_0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \phy_rxeq_fsm[22]_INST_0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \txcoeff_cnt[1]_i_1__6\ : label is "soft_lutpair97";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\FSM_onehot_fsm[3]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \txcoeff_cnt__0\(0),
      I1 => \txcoeff_cnt__0\(1),
      I2 => \FSM_onehot_fsm_reg_n_0_[2]\,
      I3 => \fsm2__21\,
      I4 => \^q\(0),
      O => \FSM_onehot_fsm[3]_i_1__7_n_0\
    );
\FSM_onehot_fsm[4]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40000000FFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_fsm[4]_i_4__7_n_0\,
      I1 => \FSM_onehot_fsm[4]_i_5__7_n_0\,
      I2 => \FSM_onehot_fsm[4]_i_6__7_n_0\,
      I3 => \FSM_onehot_fsm[4]_i_7__6_n_0\,
      I4 => \FSM_onehot_fsm[4]_i_8_n_0\,
      I5 => adapt_2nd_reg_n_0,
      O => \fsm2__21\
    );
\FSM_onehot_fsm[4]_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => adapt_cnt_reg(6),
      I1 => adapt_cnt_reg(21),
      I2 => adapt_cnt_reg(0),
      I3 => adapt_cnt_reg(1),
      I4 => adapt_cnt_reg(16),
      I5 => adapt_cnt_reg(2),
      O => \FSM_onehot_fsm[4]_i_4__7_n_0\
    );
\FSM_onehot_fsm[4]_i_5__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => adapt_cnt_reg(11),
      I1 => adapt_cnt_reg(10),
      I2 => adapt_cnt_reg(9),
      I3 => adapt_cnt_reg(8),
      O => \FSM_onehot_fsm[4]_i_5__7_n_0\
    );
\FSM_onehot_fsm[4]_i_6__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => adapt_cnt_reg(4),
      I1 => adapt_cnt_reg(3),
      I2 => adapt_cnt_reg(5),
      I3 => adapt_cnt_reg(7),
      O => \FSM_onehot_fsm[4]_i_6__7_n_0\
    );
\FSM_onehot_fsm[4]_i_7__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => adapt_cnt_reg(14),
      I1 => adapt_cnt_reg(15),
      I2 => adapt_cnt_reg(13),
      I3 => adapt_cnt_reg(12),
      O => \FSM_onehot_fsm[4]_i_7__6_n_0\
    );
\FSM_onehot_fsm[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => adapt_cnt_reg(20),
      I1 => adapt_cnt_reg(19),
      I2 => adapt_cnt_reg(18),
      I3 => adapt_cnt_reg(17),
      O => \FSM_onehot_fsm[4]_i_8_n_0\
    );
\FSM_onehot_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_4,
      Q => \FSM_onehot_fsm_reg_n_0_[0]\,
      S => SR(0)
    );
\FSM_onehot_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_3,
      Q => \FSM_onehot_fsm_reg_n_0_[1]\,
      R => SR(0)
    );
\FSM_onehot_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_2,
      Q => \FSM_onehot_fsm_reg_n_0_[2]\,
      R => SR(0)
    );
\FSM_onehot_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => \FSM_onehot_fsm[3]_i_1__7_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\FSM_onehot_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_1,
      Q => \^q\(1),
      R => SR(0)
    );
adapt_2nd_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_8,
      Q => adapt_2nd_reg_n_0,
      S => SR(0)
    );
\adapt_cnt[0]_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adapt_cnt_reg(0),
      O => \adapt_cnt[0]_i_3__6_n_0\
    );
\adapt_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__6_n_15\,
      Q => adapt_cnt_reg(0),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[0]_i_2__6\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \adapt_cnt_reg[0]_i_2__6_n_0\,
      CO(6) => \adapt_cnt_reg[0]_i_2__6_n_1\,
      CO(5) => \adapt_cnt_reg[0]_i_2__6_n_2\,
      CO(4) => \adapt_cnt_reg[0]_i_2__6_n_3\,
      CO(3) => \adapt_cnt_reg[0]_i_2__6_n_4\,
      CO(2) => \adapt_cnt_reg[0]_i_2__6_n_5\,
      CO(1) => \adapt_cnt_reg[0]_i_2__6_n_6\,
      CO(0) => \adapt_cnt_reg[0]_i_2__6_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \adapt_cnt_reg[0]_i_2__6_n_8\,
      O(6) => \adapt_cnt_reg[0]_i_2__6_n_9\,
      O(5) => \adapt_cnt_reg[0]_i_2__6_n_10\,
      O(4) => \adapt_cnt_reg[0]_i_2__6_n_11\,
      O(3) => \adapt_cnt_reg[0]_i_2__6_n_12\,
      O(2) => \adapt_cnt_reg[0]_i_2__6_n_13\,
      O(1) => \adapt_cnt_reg[0]_i_2__6_n_14\,
      O(0) => \adapt_cnt_reg[0]_i_2__6_n_15\,
      S(7 downto 1) => adapt_cnt_reg(7 downto 1),
      S(0) => \adapt_cnt[0]_i_3__6_n_0\
    );
\adapt_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__6_n_13\,
      Q => adapt_cnt_reg(10),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__6_n_12\,
      Q => adapt_cnt_reg(11),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__6_n_11\,
      Q => adapt_cnt_reg(12),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__6_n_10\,
      Q => adapt_cnt_reg(13),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__6_n_9\,
      Q => adapt_cnt_reg(14),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__6_n_8\,
      Q => adapt_cnt_reg(15),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__6_n_15\,
      Q => adapt_cnt_reg(16),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[16]_i_1__6\: unisim.vcomponents.CARRY8
     port map (
      CI => \adapt_cnt_reg[8]_i_1__6_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_adapt_cnt_reg[16]_i_1__6_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \adapt_cnt_reg[16]_i_1__6_n_3\,
      CO(3) => \adapt_cnt_reg[16]_i_1__6_n_4\,
      CO(2) => \adapt_cnt_reg[16]_i_1__6_n_5\,
      CO(1) => \adapt_cnt_reg[16]_i_1__6_n_6\,
      CO(0) => \adapt_cnt_reg[16]_i_1__6_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 6) => \NLW_adapt_cnt_reg[16]_i_1__6_O_UNCONNECTED\(7 downto 6),
      O(5) => \adapt_cnt_reg[16]_i_1__6_n_10\,
      O(4) => \adapt_cnt_reg[16]_i_1__6_n_11\,
      O(3) => \adapt_cnt_reg[16]_i_1__6_n_12\,
      O(2) => \adapt_cnt_reg[16]_i_1__6_n_13\,
      O(1) => \adapt_cnt_reg[16]_i_1__6_n_14\,
      O(0) => \adapt_cnt_reg[16]_i_1__6_n_15\,
      S(7 downto 6) => B"00",
      S(5 downto 0) => adapt_cnt_reg(21 downto 16)
    );
\adapt_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__6_n_14\,
      Q => adapt_cnt_reg(17),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__6_n_13\,
      Q => adapt_cnt_reg(18),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__6_n_12\,
      Q => adapt_cnt_reg(19),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__6_n_14\,
      Q => adapt_cnt_reg(1),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__6_n_11\,
      Q => adapt_cnt_reg(20),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__6_n_10\,
      Q => adapt_cnt_reg(21),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__6_n_13\,
      Q => adapt_cnt_reg(2),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__6_n_12\,
      Q => adapt_cnt_reg(3),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__6_n_11\,
      Q => adapt_cnt_reg(4),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__6_n_10\,
      Q => adapt_cnt_reg(5),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__6_n_9\,
      Q => adapt_cnt_reg(6),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__6_n_8\,
      Q => adapt_cnt_reg(7),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__6_n_15\,
      Q => adapt_cnt_reg(8),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[8]_i_1__6\: unisim.vcomponents.CARRY8
     port map (
      CI => \adapt_cnt_reg[0]_i_2__6_n_0\,
      CI_TOP => '0',
      CO(7) => \adapt_cnt_reg[8]_i_1__6_n_0\,
      CO(6) => \adapt_cnt_reg[8]_i_1__6_n_1\,
      CO(5) => \adapt_cnt_reg[8]_i_1__6_n_2\,
      CO(4) => \adapt_cnt_reg[8]_i_1__6_n_3\,
      CO(3) => \adapt_cnt_reg[8]_i_1__6_n_4\,
      CO(2) => \adapt_cnt_reg[8]_i_1__6_n_5\,
      CO(1) => \adapt_cnt_reg[8]_i_1__6_n_6\,
      CO(0) => \adapt_cnt_reg[8]_i_1__6_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \adapt_cnt_reg[8]_i_1__6_n_8\,
      O(6) => \adapt_cnt_reg[8]_i_1__6_n_9\,
      O(5) => \adapt_cnt_reg[8]_i_1__6_n_10\,
      O(4) => \adapt_cnt_reg[8]_i_1__6_n_11\,
      O(3) => \adapt_cnt_reg[8]_i_1__6_n_12\,
      O(2) => \adapt_cnt_reg[8]_i_1__6_n_13\,
      O(1) => \adapt_cnt_reg[8]_i_1__6_n_14\,
      O(0) => \adapt_cnt_reg[8]_i_1__6_n_15\,
      S(7 downto 0) => adapt_cnt_reg(15 downto 8)
    );
\adapt_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__6_n_14\,
      Q => adapt_cnt_reg(9),
      R => \adapt_cnt_reg[21]_0\
    );
adapt_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => adapt_done,
      Q => PHY_RXEQ_ADAPT_DONE(0),
      R => SR(0)
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => done,
      Q => PHY_RXEQ_DONE(0),
      R => SR(0)
    );
lffs_sel_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => lffs_sel,
      Q => PHY_RXEQ_LFFS_SEL(0),
      R => SR(0)
    );
\phy_rxeq_fsm[21]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[1]\,
      I1 => \^q\(0),
      O => phy_rxeq_fsm(0)
    );
\phy_rxeq_fsm[22]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[2]\,
      I1 => \^q\(0),
      O => phy_rxeq_fsm(1)
    );
sync_ctrl: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_101
     port map (
      CLK_PCLK => CLK_PCLK,
      D(3) => sync_ctrl_n_1,
      D(2) => sync_ctrl_n_2,
      D(1) => sync_ctrl_n_3,
      D(0) => sync_ctrl_n_4,
      \FSM_onehot_fsm_reg[2]\(1 downto 0) => \txcoeff_cnt__0\(1 downto 0),
      Q(4 downto 3) => \^q\(1 downto 0),
      Q(2) => \FSM_onehot_fsm_reg_n_0_[2]\,
      Q(1) => \FSM_onehot_fsm_reg_n_0_[1]\,
      Q(0) => \FSM_onehot_fsm_reg_n_0_[0]\,
      adapt_done => adapt_done,
      adapt_done_reg => adapt_2nd_reg_n_0,
      done => done,
      \fsm2__21\ => \fsm2__21\,
      lffs_sel => lffs_sel,
      pipe_rx_eqcontrol(1 downto 0) => pipe_rx_eqcontrol(1 downto 0),
      \sync_reg[2]\ => sync_ctrl_n_8,
      \txcoeff_cnt_reg[0]\(0) => txcoeff_cnt(0)
    );
sync_lffs: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_102\
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(5 downto 0) => pipe_rx_eq_lffs(5 downto 0)
    );
sync_preset: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized2\
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eqpreset(2 downto 0) => pipe_rx_eqpreset(2 downto 0)
    );
sync_txcoeff: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_103\
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(5 downto 0) => pipe_tx_eqdeemph(5 downto 0)
    );
sync_txpreset: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_104\
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_txpreset(3 downto 0) => pipe_rx_eq_txpreset(3 downto 0)
    );
\txcoeff_cnt[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[2]\,
      I1 => \txcoeff_cnt__0\(0),
      I2 => \txcoeff_cnt__0\(1),
      O => txcoeff_cnt(1)
    );
\txcoeff_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => txcoeff_cnt(0),
      Q => \txcoeff_cnt__0\(0),
      R => SR(0)
    );
\txcoeff_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => txcoeff_cnt(1),
      Q => \txcoeff_cnt__0\(1),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_rxeq_7 is
  port (
    PHY_RXEQ_LFFS_SEL : out STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXEQ_ADAPT_DONE : out STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXEQ_DONE : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    phy_rxeq_fsm : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    \adapt_cnt_reg[21]_0\ : in STD_LOGIC;
    pipe_rx_eqcontrol : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_rx_eqpreset : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_rx_eq_txpreset : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 5 downto 0 );
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_rxeq_7 : entity is "pcie3_ultrascale_7038_phy_rxeq";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_rxeq_7;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_rxeq_7 is
  signal \FSM_onehot_fsm[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_6__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_7__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[2]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal adapt_2nd_reg_n_0 : STD_LOGIC;
  signal \adapt_cnt[0]_i_3__0_n_0\ : STD_LOGIC;
  signal adapt_cnt_reg : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \adapt_cnt_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__0_n_10\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__0_n_11\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__0_n_12\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__0_n_13\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__0_n_14\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__0_n_15\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__0_n_8\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__0_n_9\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__0_n_10\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__0_n_11\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__0_n_12\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__0_n_13\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__0_n_14\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__0_n_15\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__0_n_10\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__0_n_11\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__0_n_12\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__0_n_13\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__0_n_14\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__0_n_15\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__0_n_8\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__0_n_9\ : STD_LOGIC;
  signal adapt_done : STD_LOGIC;
  signal done : STD_LOGIC;
  signal \fsm2__21\ : STD_LOGIC;
  signal lffs_sel : STD_LOGIC;
  signal sync_ctrl_n_1 : STD_LOGIC;
  signal sync_ctrl_n_2 : STD_LOGIC;
  signal sync_ctrl_n_3 : STD_LOGIC;
  signal sync_ctrl_n_4 : STD_LOGIC;
  signal sync_ctrl_n_8 : STD_LOGIC;
  signal txcoeff_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \txcoeff_cnt__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_adapt_cnt_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_adapt_cnt_reg[16]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_fsm[3]_i_1__1\ : label is "soft_lutpair19";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[0]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[1]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[2]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[3]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[4]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \adapt_cnt_reg[0]_i_2__0\ : label is 16;
  attribute ADDER_THRESHOLD of \adapt_cnt_reg[16]_i_1__0\ : label is 16;
  attribute ADDER_THRESHOLD of \adapt_cnt_reg[8]_i_1__0\ : label is 16;
  attribute SOFT_HLUTNM of \phy_rxeq_fsm[3]_INST_0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \phy_rxeq_fsm[4]_INST_0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \txcoeff_cnt[1]_i_1__0\ : label is "soft_lutpair19";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\FSM_onehot_fsm[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \txcoeff_cnt__0\(0),
      I1 => \txcoeff_cnt__0\(1),
      I2 => \FSM_onehot_fsm_reg_n_0_[2]\,
      I3 => \fsm2__21\,
      I4 => \^q\(0),
      O => \FSM_onehot_fsm[3]_i_1__1_n_0\
    );
\FSM_onehot_fsm[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40000000FFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_fsm[4]_i_3__1_n_0\,
      I1 => \FSM_onehot_fsm[4]_i_4__1_n_0\,
      I2 => \FSM_onehot_fsm[4]_i_5__1_n_0\,
      I3 => \FSM_onehot_fsm[4]_i_6__1_n_0\,
      I4 => \FSM_onehot_fsm[4]_i_7__0_n_0\,
      I5 => adapt_2nd_reg_n_0,
      O => \fsm2__21\
    );
\FSM_onehot_fsm[4]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => adapt_cnt_reg(6),
      I1 => adapt_cnt_reg(21),
      I2 => adapt_cnt_reg(0),
      I3 => adapt_cnt_reg(1),
      I4 => adapt_cnt_reg(16),
      I5 => adapt_cnt_reg(2),
      O => \FSM_onehot_fsm[4]_i_3__1_n_0\
    );
\FSM_onehot_fsm[4]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => adapt_cnt_reg(11),
      I1 => adapt_cnt_reg(10),
      I2 => adapt_cnt_reg(9),
      I3 => adapt_cnt_reg(8),
      O => \FSM_onehot_fsm[4]_i_4__1_n_0\
    );
\FSM_onehot_fsm[4]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => adapt_cnt_reg(4),
      I1 => adapt_cnt_reg(3),
      I2 => adapt_cnt_reg(5),
      I3 => adapt_cnt_reg(7),
      O => \FSM_onehot_fsm[4]_i_5__1_n_0\
    );
\FSM_onehot_fsm[4]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => adapt_cnt_reg(14),
      I1 => adapt_cnt_reg(15),
      I2 => adapt_cnt_reg(13),
      I3 => adapt_cnt_reg(12),
      O => \FSM_onehot_fsm[4]_i_6__1_n_0\
    );
\FSM_onehot_fsm[4]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => adapt_cnt_reg(20),
      I1 => adapt_cnt_reg(19),
      I2 => adapt_cnt_reg(18),
      I3 => adapt_cnt_reg(17),
      O => \FSM_onehot_fsm[4]_i_7__0_n_0\
    );
\FSM_onehot_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_4,
      Q => \FSM_onehot_fsm_reg_n_0_[0]\,
      S => SR(0)
    );
\FSM_onehot_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_3,
      Q => \FSM_onehot_fsm_reg_n_0_[1]\,
      R => SR(0)
    );
\FSM_onehot_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_2,
      Q => \FSM_onehot_fsm_reg_n_0_[2]\,
      R => SR(0)
    );
\FSM_onehot_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => \FSM_onehot_fsm[3]_i_1__1_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\FSM_onehot_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_1,
      Q => \^q\(1),
      R => SR(0)
    );
adapt_2nd_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_8,
      Q => adapt_2nd_reg_n_0,
      S => SR(0)
    );
\adapt_cnt[0]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adapt_cnt_reg(0),
      O => \adapt_cnt[0]_i_3__0_n_0\
    );
\adapt_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__0_n_15\,
      Q => adapt_cnt_reg(0),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[0]_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \adapt_cnt_reg[0]_i_2__0_n_0\,
      CO(6) => \adapt_cnt_reg[0]_i_2__0_n_1\,
      CO(5) => \adapt_cnt_reg[0]_i_2__0_n_2\,
      CO(4) => \adapt_cnt_reg[0]_i_2__0_n_3\,
      CO(3) => \adapt_cnt_reg[0]_i_2__0_n_4\,
      CO(2) => \adapt_cnt_reg[0]_i_2__0_n_5\,
      CO(1) => \adapt_cnt_reg[0]_i_2__0_n_6\,
      CO(0) => \adapt_cnt_reg[0]_i_2__0_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \adapt_cnt_reg[0]_i_2__0_n_8\,
      O(6) => \adapt_cnt_reg[0]_i_2__0_n_9\,
      O(5) => \adapt_cnt_reg[0]_i_2__0_n_10\,
      O(4) => \adapt_cnt_reg[0]_i_2__0_n_11\,
      O(3) => \adapt_cnt_reg[0]_i_2__0_n_12\,
      O(2) => \adapt_cnt_reg[0]_i_2__0_n_13\,
      O(1) => \adapt_cnt_reg[0]_i_2__0_n_14\,
      O(0) => \adapt_cnt_reg[0]_i_2__0_n_15\,
      S(7 downto 1) => adapt_cnt_reg(7 downto 1),
      S(0) => \adapt_cnt[0]_i_3__0_n_0\
    );
\adapt_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__0_n_13\,
      Q => adapt_cnt_reg(10),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__0_n_12\,
      Q => adapt_cnt_reg(11),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__0_n_11\,
      Q => adapt_cnt_reg(12),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__0_n_10\,
      Q => adapt_cnt_reg(13),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__0_n_9\,
      Q => adapt_cnt_reg(14),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__0_n_8\,
      Q => adapt_cnt_reg(15),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__0_n_15\,
      Q => adapt_cnt_reg(16),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[16]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \adapt_cnt_reg[8]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_adapt_cnt_reg[16]_i_1__0_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \adapt_cnt_reg[16]_i_1__0_n_3\,
      CO(3) => \adapt_cnt_reg[16]_i_1__0_n_4\,
      CO(2) => \adapt_cnt_reg[16]_i_1__0_n_5\,
      CO(1) => \adapt_cnt_reg[16]_i_1__0_n_6\,
      CO(0) => \adapt_cnt_reg[16]_i_1__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 6) => \NLW_adapt_cnt_reg[16]_i_1__0_O_UNCONNECTED\(7 downto 6),
      O(5) => \adapt_cnt_reg[16]_i_1__0_n_10\,
      O(4) => \adapt_cnt_reg[16]_i_1__0_n_11\,
      O(3) => \adapt_cnt_reg[16]_i_1__0_n_12\,
      O(2) => \adapt_cnt_reg[16]_i_1__0_n_13\,
      O(1) => \adapt_cnt_reg[16]_i_1__0_n_14\,
      O(0) => \adapt_cnt_reg[16]_i_1__0_n_15\,
      S(7 downto 6) => B"00",
      S(5 downto 0) => adapt_cnt_reg(21 downto 16)
    );
\adapt_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__0_n_14\,
      Q => adapt_cnt_reg(17),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__0_n_13\,
      Q => adapt_cnt_reg(18),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__0_n_12\,
      Q => adapt_cnt_reg(19),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__0_n_14\,
      Q => adapt_cnt_reg(1),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__0_n_11\,
      Q => adapt_cnt_reg(20),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__0_n_10\,
      Q => adapt_cnt_reg(21),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__0_n_13\,
      Q => adapt_cnt_reg(2),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__0_n_12\,
      Q => adapt_cnt_reg(3),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__0_n_11\,
      Q => adapt_cnt_reg(4),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__0_n_10\,
      Q => adapt_cnt_reg(5),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__0_n_9\,
      Q => adapt_cnt_reg(6),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__0_n_8\,
      Q => adapt_cnt_reg(7),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__0_n_15\,
      Q => adapt_cnt_reg(8),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[8]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \adapt_cnt_reg[0]_i_2__0_n_0\,
      CI_TOP => '0',
      CO(7) => \adapt_cnt_reg[8]_i_1__0_n_0\,
      CO(6) => \adapt_cnt_reg[8]_i_1__0_n_1\,
      CO(5) => \adapt_cnt_reg[8]_i_1__0_n_2\,
      CO(4) => \adapt_cnt_reg[8]_i_1__0_n_3\,
      CO(3) => \adapt_cnt_reg[8]_i_1__0_n_4\,
      CO(2) => \adapt_cnt_reg[8]_i_1__0_n_5\,
      CO(1) => \adapt_cnt_reg[8]_i_1__0_n_6\,
      CO(0) => \adapt_cnt_reg[8]_i_1__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \adapt_cnt_reg[8]_i_1__0_n_8\,
      O(6) => \adapt_cnt_reg[8]_i_1__0_n_9\,
      O(5) => \adapt_cnt_reg[8]_i_1__0_n_10\,
      O(4) => \adapt_cnt_reg[8]_i_1__0_n_11\,
      O(3) => \adapt_cnt_reg[8]_i_1__0_n_12\,
      O(2) => \adapt_cnt_reg[8]_i_1__0_n_13\,
      O(1) => \adapt_cnt_reg[8]_i_1__0_n_14\,
      O(0) => \adapt_cnt_reg[8]_i_1__0_n_15\,
      S(7 downto 0) => adapt_cnt_reg(15 downto 8)
    );
\adapt_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__0_n_14\,
      Q => adapt_cnt_reg(9),
      R => \adapt_cnt_reg[21]_0\
    );
adapt_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => adapt_done,
      Q => PHY_RXEQ_ADAPT_DONE(0),
      R => SR(0)
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => done,
      Q => PHY_RXEQ_DONE(0),
      R => SR(0)
    );
lffs_sel_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => lffs_sel,
      Q => PHY_RXEQ_LFFS_SEL(0),
      R => SR(0)
    );
\phy_rxeq_fsm[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[1]\,
      I1 => \^q\(0),
      O => phy_rxeq_fsm(0)
    );
\phy_rxeq_fsm[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[2]\,
      I1 => \^q\(0),
      O => phy_rxeq_fsm(1)
    );
sync_ctrl: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_346
     port map (
      CLK_PCLK => CLK_PCLK,
      D(3) => sync_ctrl_n_1,
      D(2) => sync_ctrl_n_2,
      D(1) => sync_ctrl_n_3,
      D(0) => sync_ctrl_n_4,
      \FSM_onehot_fsm_reg[2]\(1 downto 0) => \txcoeff_cnt__0\(1 downto 0),
      Q(4 downto 3) => \^q\(1 downto 0),
      Q(2) => \FSM_onehot_fsm_reg_n_0_[2]\,
      Q(1) => \FSM_onehot_fsm_reg_n_0_[1]\,
      Q(0) => \FSM_onehot_fsm_reg_n_0_[0]\,
      adapt_done => adapt_done,
      adapt_done_reg => adapt_2nd_reg_n_0,
      done => done,
      \fsm2__21\ => \fsm2__21\,
      lffs_sel => lffs_sel,
      pipe_rx_eqcontrol(1 downto 0) => pipe_rx_eqcontrol(1 downto 0),
      \sync_reg[2]\ => sync_ctrl_n_8,
      \txcoeff_cnt_reg[0]\(0) => txcoeff_cnt(0)
    );
sync_lffs: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_347\
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(5 downto 0) => pipe_rx_eq_lffs(5 downto 0)
    );
sync_preset: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized2_348\
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eqpreset(2 downto 0) => pipe_rx_eqpreset(2 downto 0)
    );
sync_txcoeff: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_349\
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(5 downto 0) => pipe_tx_eqdeemph(5 downto 0)
    );
sync_txpreset: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_350\
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_txpreset(3 downto 0) => pipe_rx_eq_txpreset(3 downto 0)
    );
\txcoeff_cnt[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[2]\,
      I1 => \txcoeff_cnt__0\(0),
      I2 => \txcoeff_cnt__0\(1),
      O => txcoeff_cnt(1)
    );
\txcoeff_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => txcoeff_cnt(0),
      Q => \txcoeff_cnt__0\(0),
      R => SR(0)
    );
\txcoeff_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => txcoeff_cnt(1),
      Q => \txcoeff_cnt__0\(1),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_rxeq_9 is
  port (
    PHY_RXEQ_LFFS_SEL : out STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXEQ_ADAPT_DONE : out STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXEQ_DONE : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    phy_rxeq_fsm : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    \adapt_cnt_reg[21]_0\ : in STD_LOGIC;
    pipe_rx_eqcontrol : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_rx_eqpreset : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_rx_eq_txpreset : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 5 downto 0 );
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_rxeq_9 : entity is "pcie3_ultrascale_7038_phy_rxeq";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_rxeq_9;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_rxeq_9 is
  signal \FSM_onehot_fsm[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_4__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_5__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_6__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm[4]_i_7__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_reg_n_0_[2]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal adapt_2nd_reg_n_0 : STD_LOGIC;
  signal \adapt_cnt[0]_i_3__1_n_0\ : STD_LOGIC;
  signal adapt_cnt_reg : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \adapt_cnt_reg[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__1_n_1\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__1_n_10\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__1_n_11\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__1_n_12\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__1_n_13\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__1_n_14\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__1_n_15\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__1_n_2\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__1_n_3\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__1_n_4\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__1_n_5\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__1_n_6\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__1_n_7\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__1_n_8\ : STD_LOGIC;
  signal \adapt_cnt_reg[0]_i_2__1_n_9\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__1_n_10\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__1_n_11\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__1_n_12\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__1_n_13\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__1_n_14\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__1_n_15\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__1_n_3\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__1_n_4\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__1_n_5\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__1_n_6\ : STD_LOGIC;
  signal \adapt_cnt_reg[16]_i_1__1_n_7\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__1_n_10\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__1_n_11\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__1_n_12\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__1_n_13\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__1_n_14\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__1_n_15\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__1_n_8\ : STD_LOGIC;
  signal \adapt_cnt_reg[8]_i_1__1_n_9\ : STD_LOGIC;
  signal adapt_done : STD_LOGIC;
  signal done : STD_LOGIC;
  signal \fsm2__21\ : STD_LOGIC;
  signal lffs_sel : STD_LOGIC;
  signal sync_ctrl_n_1 : STD_LOGIC;
  signal sync_ctrl_n_2 : STD_LOGIC;
  signal sync_ctrl_n_3 : STD_LOGIC;
  signal sync_ctrl_n_4 : STD_LOGIC;
  signal sync_ctrl_n_8 : STD_LOGIC;
  signal txcoeff_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \txcoeff_cnt__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_adapt_cnt_reg[16]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_adapt_cnt_reg[16]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_fsm[3]_i_1__2\ : label is "soft_lutpair32";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[0]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[1]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[2]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[3]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_reg[4]\ : label is "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \adapt_cnt_reg[0]_i_2__1\ : label is 16;
  attribute ADDER_THRESHOLD of \adapt_cnt_reg[16]_i_1__1\ : label is 16;
  attribute ADDER_THRESHOLD of \adapt_cnt_reg[8]_i_1__1\ : label is 16;
  attribute SOFT_HLUTNM of \phy_rxeq_fsm[6]_INST_0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \phy_rxeq_fsm[7]_INST_0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \txcoeff_cnt[1]_i_1__1\ : label is "soft_lutpair32";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\FSM_onehot_fsm[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \txcoeff_cnt__0\(0),
      I1 => \txcoeff_cnt__0\(1),
      I2 => \FSM_onehot_fsm_reg_n_0_[2]\,
      I3 => \fsm2__21\,
      I4 => \^q\(0),
      O => \FSM_onehot_fsm[3]_i_1__2_n_0\
    );
\FSM_onehot_fsm[4]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40000000FFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_fsm[4]_i_3__2_n_0\,
      I1 => \FSM_onehot_fsm[4]_i_4__2_n_0\,
      I2 => \FSM_onehot_fsm[4]_i_5__2_n_0\,
      I3 => \FSM_onehot_fsm[4]_i_6__2_n_0\,
      I4 => \FSM_onehot_fsm[4]_i_7__1_n_0\,
      I5 => adapt_2nd_reg_n_0,
      O => \fsm2__21\
    );
\FSM_onehot_fsm[4]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => adapt_cnt_reg(6),
      I1 => adapt_cnt_reg(21),
      I2 => adapt_cnt_reg(0),
      I3 => adapt_cnt_reg(1),
      I4 => adapt_cnt_reg(16),
      I5 => adapt_cnt_reg(2),
      O => \FSM_onehot_fsm[4]_i_3__2_n_0\
    );
\FSM_onehot_fsm[4]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => adapt_cnt_reg(11),
      I1 => adapt_cnt_reg(10),
      I2 => adapt_cnt_reg(9),
      I3 => adapt_cnt_reg(8),
      O => \FSM_onehot_fsm[4]_i_4__2_n_0\
    );
\FSM_onehot_fsm[4]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => adapt_cnt_reg(4),
      I1 => adapt_cnt_reg(3),
      I2 => adapt_cnt_reg(5),
      I3 => adapt_cnt_reg(7),
      O => \FSM_onehot_fsm[4]_i_5__2_n_0\
    );
\FSM_onehot_fsm[4]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => adapt_cnt_reg(14),
      I1 => adapt_cnt_reg(15),
      I2 => adapt_cnt_reg(13),
      I3 => adapt_cnt_reg(12),
      O => \FSM_onehot_fsm[4]_i_6__2_n_0\
    );
\FSM_onehot_fsm[4]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => adapt_cnt_reg(20),
      I1 => adapt_cnt_reg(19),
      I2 => adapt_cnt_reg(18),
      I3 => adapt_cnt_reg(17),
      O => \FSM_onehot_fsm[4]_i_7__1_n_0\
    );
\FSM_onehot_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_4,
      Q => \FSM_onehot_fsm_reg_n_0_[0]\,
      S => SR(0)
    );
\FSM_onehot_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_3,
      Q => \FSM_onehot_fsm_reg_n_0_[1]\,
      R => SR(0)
    );
\FSM_onehot_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_2,
      Q => \FSM_onehot_fsm_reg_n_0_[2]\,
      R => SR(0)
    );
\FSM_onehot_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => \FSM_onehot_fsm[3]_i_1__2_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\FSM_onehot_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_1,
      Q => \^q\(1),
      R => SR(0)
    );
adapt_2nd_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => sync_ctrl_n_8,
      Q => adapt_2nd_reg_n_0,
      S => SR(0)
    );
\adapt_cnt[0]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => adapt_cnt_reg(0),
      O => \adapt_cnt[0]_i_3__1_n_0\
    );
\adapt_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__1_n_15\,
      Q => adapt_cnt_reg(0),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[0]_i_2__1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \adapt_cnt_reg[0]_i_2__1_n_0\,
      CO(6) => \adapt_cnt_reg[0]_i_2__1_n_1\,
      CO(5) => \adapt_cnt_reg[0]_i_2__1_n_2\,
      CO(4) => \adapt_cnt_reg[0]_i_2__1_n_3\,
      CO(3) => \adapt_cnt_reg[0]_i_2__1_n_4\,
      CO(2) => \adapt_cnt_reg[0]_i_2__1_n_5\,
      CO(1) => \adapt_cnt_reg[0]_i_2__1_n_6\,
      CO(0) => \adapt_cnt_reg[0]_i_2__1_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \adapt_cnt_reg[0]_i_2__1_n_8\,
      O(6) => \adapt_cnt_reg[0]_i_2__1_n_9\,
      O(5) => \adapt_cnt_reg[0]_i_2__1_n_10\,
      O(4) => \adapt_cnt_reg[0]_i_2__1_n_11\,
      O(3) => \adapt_cnt_reg[0]_i_2__1_n_12\,
      O(2) => \adapt_cnt_reg[0]_i_2__1_n_13\,
      O(1) => \adapt_cnt_reg[0]_i_2__1_n_14\,
      O(0) => \adapt_cnt_reg[0]_i_2__1_n_15\,
      S(7 downto 1) => adapt_cnt_reg(7 downto 1),
      S(0) => \adapt_cnt[0]_i_3__1_n_0\
    );
\adapt_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__1_n_13\,
      Q => adapt_cnt_reg(10),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__1_n_12\,
      Q => adapt_cnt_reg(11),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__1_n_11\,
      Q => adapt_cnt_reg(12),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__1_n_10\,
      Q => adapt_cnt_reg(13),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__1_n_9\,
      Q => adapt_cnt_reg(14),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__1_n_8\,
      Q => adapt_cnt_reg(15),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__1_n_15\,
      Q => adapt_cnt_reg(16),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[16]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \adapt_cnt_reg[8]_i_1__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_adapt_cnt_reg[16]_i_1__1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \adapt_cnt_reg[16]_i_1__1_n_3\,
      CO(3) => \adapt_cnt_reg[16]_i_1__1_n_4\,
      CO(2) => \adapt_cnt_reg[16]_i_1__1_n_5\,
      CO(1) => \adapt_cnt_reg[16]_i_1__1_n_6\,
      CO(0) => \adapt_cnt_reg[16]_i_1__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 6) => \NLW_adapt_cnt_reg[16]_i_1__1_O_UNCONNECTED\(7 downto 6),
      O(5) => \adapt_cnt_reg[16]_i_1__1_n_10\,
      O(4) => \adapt_cnt_reg[16]_i_1__1_n_11\,
      O(3) => \adapt_cnt_reg[16]_i_1__1_n_12\,
      O(2) => \adapt_cnt_reg[16]_i_1__1_n_13\,
      O(1) => \adapt_cnt_reg[16]_i_1__1_n_14\,
      O(0) => \adapt_cnt_reg[16]_i_1__1_n_15\,
      S(7 downto 6) => B"00",
      S(5 downto 0) => adapt_cnt_reg(21 downto 16)
    );
\adapt_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__1_n_14\,
      Q => adapt_cnt_reg(17),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__1_n_13\,
      Q => adapt_cnt_reg(18),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__1_n_12\,
      Q => adapt_cnt_reg(19),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__1_n_14\,
      Q => adapt_cnt_reg(1),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__1_n_11\,
      Q => adapt_cnt_reg(20),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[16]_i_1__1_n_10\,
      Q => adapt_cnt_reg(21),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__1_n_13\,
      Q => adapt_cnt_reg(2),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__1_n_12\,
      Q => adapt_cnt_reg(3),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__1_n_11\,
      Q => adapt_cnt_reg(4),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__1_n_10\,
      Q => adapt_cnt_reg(5),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__1_n_9\,
      Q => adapt_cnt_reg(6),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[0]_i_2__1_n_8\,
      Q => adapt_cnt_reg(7),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__1_n_15\,
      Q => adapt_cnt_reg(8),
      R => \adapt_cnt_reg[21]_0\
    );
\adapt_cnt_reg[8]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \adapt_cnt_reg[0]_i_2__1_n_0\,
      CI_TOP => '0',
      CO(7) => \adapt_cnt_reg[8]_i_1__1_n_0\,
      CO(6) => \adapt_cnt_reg[8]_i_1__1_n_1\,
      CO(5) => \adapt_cnt_reg[8]_i_1__1_n_2\,
      CO(4) => \adapt_cnt_reg[8]_i_1__1_n_3\,
      CO(3) => \adapt_cnt_reg[8]_i_1__1_n_4\,
      CO(2) => \adapt_cnt_reg[8]_i_1__1_n_5\,
      CO(1) => \adapt_cnt_reg[8]_i_1__1_n_6\,
      CO(0) => \adapt_cnt_reg[8]_i_1__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \adapt_cnt_reg[8]_i_1__1_n_8\,
      O(6) => \adapt_cnt_reg[8]_i_1__1_n_9\,
      O(5) => \adapt_cnt_reg[8]_i_1__1_n_10\,
      O(4) => \adapt_cnt_reg[8]_i_1__1_n_11\,
      O(3) => \adapt_cnt_reg[8]_i_1__1_n_12\,
      O(2) => \adapt_cnt_reg[8]_i_1__1_n_13\,
      O(1) => \adapt_cnt_reg[8]_i_1__1_n_14\,
      O(0) => \adapt_cnt_reg[8]_i_1__1_n_15\,
      S(7 downto 0) => adapt_cnt_reg(15 downto 8)
    );
\adapt_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \adapt_cnt_reg[8]_i_1__1_n_14\,
      Q => adapt_cnt_reg(9),
      R => \adapt_cnt_reg[21]_0\
    );
adapt_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => adapt_done,
      Q => PHY_RXEQ_ADAPT_DONE(0),
      R => SR(0)
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => done,
      Q => PHY_RXEQ_DONE(0),
      R => SR(0)
    );
lffs_sel_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => lffs_sel,
      Q => PHY_RXEQ_LFFS_SEL(0),
      R => SR(0)
    );
\phy_rxeq_fsm[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[1]\,
      I1 => \^q\(0),
      O => phy_rxeq_fsm(0)
    );
\phy_rxeq_fsm[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[2]\,
      I1 => \^q\(0),
      O => phy_rxeq_fsm(1)
    );
sync_ctrl: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_305
     port map (
      CLK_PCLK => CLK_PCLK,
      D(3) => sync_ctrl_n_1,
      D(2) => sync_ctrl_n_2,
      D(1) => sync_ctrl_n_3,
      D(0) => sync_ctrl_n_4,
      \FSM_onehot_fsm_reg[2]\(1 downto 0) => \txcoeff_cnt__0\(1 downto 0),
      Q(4 downto 3) => \^q\(1 downto 0),
      Q(2) => \FSM_onehot_fsm_reg_n_0_[2]\,
      Q(1) => \FSM_onehot_fsm_reg_n_0_[1]\,
      Q(0) => \FSM_onehot_fsm_reg_n_0_[0]\,
      adapt_done => adapt_done,
      adapt_done_reg => adapt_2nd_reg_n_0,
      done => done,
      \fsm2__21\ => \fsm2__21\,
      lffs_sel => lffs_sel,
      pipe_rx_eqcontrol(1 downto 0) => pipe_rx_eqcontrol(1 downto 0),
      \sync_reg[2]\ => sync_ctrl_n_8,
      \txcoeff_cnt_reg[0]\(0) => txcoeff_cnt(0)
    );
sync_lffs: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_306\
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_lffs(5 downto 0) => pipe_rx_eq_lffs(5 downto 0)
    );
sync_preset: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized2_307\
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eqpreset(2 downto 0) => pipe_rx_eqpreset(2 downto 0)
    );
sync_txcoeff: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_308\
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_tx_eqdeemph(5 downto 0) => pipe_tx_eqdeemph(5 downto 0)
    );
sync_txpreset: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_309\
     port map (
      CLK_PCLK => CLK_PCLK,
      pipe_rx_eq_txpreset(3 downto 0) => pipe_rx_eq_txpreset(3 downto 0)
    );
\txcoeff_cnt[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \FSM_onehot_fsm_reg_n_0_[2]\,
      I1 => \txcoeff_cnt__0\(0),
      I2 => \txcoeff_cnt__0\(1),
      O => txcoeff_cnt(1)
    );
\txcoeff_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => txcoeff_cnt(0),
      Q => \txcoeff_cnt__0\(0),
      R => SR(0)
    );
\txcoeff_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => txcoeff_cnt(1),
      Q => \txcoeff_cnt__0\(1),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_txeq is
  port (
    txprecursor_in : out STD_LOGIC_VECTOR ( 4 downto 0 );
    txmaincursor_in : out STD_LOGIC_VECTOR ( 6 downto 0 );
    txpostcursor_in : out STD_LOGIC_VECTOR ( 4 downto 0 );
    PHY_TXEQ_DONE : out STD_LOGIC_VECTOR ( 0 to 0 );
    phy_txeq_fsm : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_tx_eqcoeff : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    phy_txeq_ctrl : in STD_LOGIC_VECTOR ( 1 downto 0 );
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_txeq : entity is "pcie3_ultrascale_7038_phy_txeq";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_txeq;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_txeq is
  signal \FSM_sequential_fsm[0]_i_2_n_0\ : STD_LOGIC;
  signal \TXEQ_PRECURSOR[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \coeff[10]_i_2__6_n_0\ : STD_LOGIC;
  signal \coeff[11]_i_2__6_n_0\ : STD_LOGIC;
  signal \coeff[12]_i_2__6_n_0\ : STD_LOGIC;
  signal \coeff[13]_i_2_n_0\ : STD_LOGIC;
  signal \coeff[14]_i_2__6_n_0\ : STD_LOGIC;
  signal \coeff[15]_i_2__6_n_0\ : STD_LOGIC;
  signal \coeff[16]_i_2__6_n_0\ : STD_LOGIC;
  signal \coeff[17]_i_2_n_0\ : STD_LOGIC;
  signal \coeff[17]_i_3__6_n_0\ : STD_LOGIC;
  signal \coeff[18]_i_3_n_0\ : STD_LOGIC;
  signal \coeff[1]_i_2__6_n_0\ : STD_LOGIC;
  signal \coeff[2]_i_2__6_n_0\ : STD_LOGIC;
  signal \coeff[3]_i_2__6_n_0\ : STD_LOGIC;
  signal \coeff[7]_i_2__6_n_0\ : STD_LOGIC;
  signal \coeff[8]_i_2__6_n_0\ : STD_LOGIC;
  signal \coeff[9]_i_2__6_n_0\ : STD_LOGIC;
  signal coeff_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \coeff_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \coeff_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[0]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[1]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[2]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[3]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[4]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[5]\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal data1 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal done : STD_LOGIC;
  signal done_reg_n_0 : STD_LOGIC;
  signal fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \fsm__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal preset : STD_LOGIC;
  signal \preset[10]_i_1_n_0\ : STD_LOGIC;
  signal \preset[11]_i_1_n_0\ : STD_LOGIC;
  signal \preset[12]_i_1_n_0\ : STD_LOGIC;
  signal \preset[15]_i_1_n_0\ : STD_LOGIC;
  signal \preset[16]_i_1_n_0\ : STD_LOGIC;
  signal \preset[17]_i_1_n_0\ : STD_LOGIC;
  signal \preset[1]_i_1_n_0\ : STD_LOGIC;
  signal \preset[2]_i_1_n_0\ : STD_LOGIC;
  signal \preset[3]_i_1_n_0\ : STD_LOGIC;
  signal \preset[7]_i_1_n_0\ : STD_LOGIC;
  signal \preset[8]_i_1_n_0\ : STD_LOGIC;
  signal \preset[9]_i_1_n_0\ : STD_LOGIC;
  signal preset_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \preset_reg_n_0_[10]\ : STD_LOGIC;
  signal \preset_reg_n_0_[11]\ : STD_LOGIC;
  signal \preset_reg_n_0_[12]\ : STD_LOGIC;
  signal \preset_reg_n_0_[15]\ : STD_LOGIC;
  signal \preset_reg_n_0_[16]\ : STD_LOGIC;
  signal \preset_reg_n_0_[17]\ : STD_LOGIC;
  signal \preset_reg_n_0_[1]\ : STD_LOGIC;
  signal \preset_reg_n_0_[2]\ : STD_LOGIC;
  signal \preset_reg_n_0_[3]\ : STD_LOGIC;
  signal \preset_reg_n_0_[7]\ : STD_LOGIC;
  signal \preset_reg_n_0_[8]\ : STD_LOGIC;
  signal \preset_reg_n_0_[9]\ : STD_LOGIC;
  signal sync_ctrl_n_3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_fsm[0]_i_2\ : label is "soft_lutpair10";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_reg[0]\ : label is "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_reg[1]\ : label is "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_reg[2]\ : label is "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000";
  attribute SOFT_HLUTNM of \coeff[13]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \coeff[17]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \coeff[18]_i_3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \coeff[8]_i_2__6\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \coeff_cnt[1]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \done_i_1__14\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \phy_txeq_fsm[0]_INST_0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \phy_txeq_fsm[1]_INST_0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \phy_txeq_fsm[2]_INST_0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \preset[10]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \preset[11]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \preset[12]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \preset[15]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \preset[16]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \preset[17]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \preset[1]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \preset[2]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \preset[3]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \preset[7]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \preset[8]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \preset[9]_i_1\ : label is "soft_lutpair13";
begin
\FSM_sequential_fsm[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \coeff_cnt_reg_n_0_[0]\,
      I1 => \coeff_cnt_reg_n_0_[1]\,
      I2 => fsm(2),
      I3 => fsm(1),
      O => \FSM_sequential_fsm[0]_i_2_n_0\
    );
\FSM_sequential_fsm_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \fsm__0\(0),
      Q => fsm(0),
      R => SR(0)
    );
\FSM_sequential_fsm_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \fsm__0\(1),
      Q => fsm(1),
      R => SR(0)
    );
\FSM_sequential_fsm_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \fsm__0\(2),
      Q => fsm(2),
      R => SR(0)
    );
TXEQ_DONE_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => done_reg_n_0,
      Q => PHY_TXEQ_DONE(0),
      R => SR(0)
    );
\TXEQ_MAINCURSOR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__6_n_0\,
      D => data0(0),
      Q => txmaincursor_in(0),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__6_n_0\,
      D => data0(1),
      Q => txmaincursor_in(1),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__6_n_0\,
      D => data0(2),
      Q => txmaincursor_in(2),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__6_n_0\,
      D => data0(3),
      Q => txmaincursor_in(3),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__6_n_0\,
      D => data0(4),
      Q => txmaincursor_in(4),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__6_n_0\,
      D => data0(5),
      Q => txmaincursor_in(5),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__6_n_0\,
      D => data0(6),
      Q => txmaincursor_in(6),
      R => '0'
    );
\TXEQ_NEW_COEFF_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__6_n_0\,
      D => data0(12),
      Q => pipe_tx_eqcoeff(1),
      R => '0'
    );
\TXEQ_NEW_COEFF_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__6_n_0\,
      D => \coeff_reg_n_0_[5]\,
      Q => pipe_tx_eqcoeff(0),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__6_n_0\,
      D => data0(7),
      Q => txpostcursor_in(0),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__6_n_0\,
      D => data0(8),
      Q => txpostcursor_in(1),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__6_n_0\,
      D => data0(9),
      Q => txpostcursor_in(2),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__6_n_0\,
      D => data0(10),
      Q => txpostcursor_in(3),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__6_n_0\,
      D => data0(11),
      Q => txpostcursor_in(4),
      R => '0'
    );
\TXEQ_PRECURSOR[0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => fsm(0),
      I1 => fsm(2),
      I2 => fsm(1),
      I3 => D(0),
      O => \TXEQ_PRECURSOR[0]_i_1__6_n_0\
    );
\TXEQ_PRECURSOR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__6_n_0\,
      D => \coeff_reg_n_0_[0]\,
      Q => txprecursor_in(0),
      R => '0'
    );
\TXEQ_PRECURSOR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__6_n_0\,
      D => \coeff_reg_n_0_[1]\,
      Q => txprecursor_in(1),
      R => '0'
    );
\TXEQ_PRECURSOR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__6_n_0\,
      D => \coeff_reg_n_0_[2]\,
      Q => txprecursor_in(2),
      R => '0'
    );
\TXEQ_PRECURSOR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__6_n_0\,
      D => \coeff_reg_n_0_[3]\,
      Q => txprecursor_in(3),
      R => '0'
    );
\TXEQ_PRECURSOR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__6_n_0\,
      D => \coeff_reg_n_0_[4]\,
      Q => txprecursor_in(4),
      R => '0'
    );
\coeff[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => data0(1),
      I1 => \coeff[17]_i_2_n_0\,
      I2 => data0(0),
      I3 => \coeff[18]_i_3_n_0\,
      O => p_1_in(0)
    );
\coeff[10]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3_n_0\,
      I1 => data0(10),
      I2 => \coeff[17]_i_2_n_0\,
      I3 => data0(11),
      I4 => \coeff[10]_i_2__6_n_0\,
      O => p_1_in(10)
    );
\coeff[10]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(3),
      I1 => \preset_reg_n_0_[10]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[10]_i_2__6_n_0\
    );
\coeff[11]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3_n_0\,
      I1 => data0(11),
      I2 => \coeff[17]_i_2_n_0\,
      I3 => data0(12),
      I4 => \coeff[11]_i_2__6_n_0\,
      O => p_1_in(11)
    );
\coeff[11]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(4),
      I1 => \preset_reg_n_0_[11]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[11]_i_2__6_n_0\
    );
\coeff[12]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(5),
      I1 => \preset_reg_n_0_[12]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[12]_i_2__6_n_0\
    );
\coeff[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => fsm(0),
      I1 => fsm(1),
      I2 => D(0),
      O => \coeff[13]_i_2_n_0\
    );
\coeff[14]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(7),
      I1 => \preset_reg_n_0_[16]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[14]_i_2__6_n_0\
    );
\coeff[15]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(8),
      I1 => \preset_reg_n_0_[15]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[15]_i_2__6_n_0\
    );
\coeff[16]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(9),
      I1 => \preset_reg_n_0_[16]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[16]_i_2__6_n_0\
    );
\coeff[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => fsm(0),
      I1 => D(0),
      I2 => fsm(1),
      I3 => \coeff_cnt_reg_n_0_[0]\,
      I4 => \coeff_cnt_reg_n_0_[1]\,
      O => \coeff[17]_i_2_n_0\
    );
\coeff[17]_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(10),
      I1 => \preset_reg_n_0_[17]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[17]_i_3__6_n_0\
    );
\coeff[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44440444"
    )
        port map (
      I0 => fsm(0),
      I1 => D(0),
      I2 => fsm(1),
      I3 => \coeff_cnt_reg_n_0_[0]\,
      I4 => \coeff_cnt_reg_n_0_[1]\,
      O => \coeff[18]_i_3_n_0\
    );
\coeff[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3_n_0\,
      I1 => data0(1),
      I2 => \coeff[17]_i_2_n_0\,
      I3 => data0(2),
      I4 => \coeff[1]_i_2__6_n_0\,
      O => p_1_in(1)
    );
\coeff[1]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \coeff_reg_n_0_[0]\,
      I1 => \preset_reg_n_0_[1]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[1]_i_2__6_n_0\
    );
\coeff[2]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3_n_0\,
      I1 => data0(2),
      I2 => \coeff[17]_i_2_n_0\,
      I3 => data0(3),
      I4 => \coeff[2]_i_2__6_n_0\,
      O => p_1_in(2)
    );
\coeff[2]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \coeff_reg_n_0_[1]\,
      I1 => \preset_reg_n_0_[2]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[2]_i_2__6_n_0\
    );
\coeff[3]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3_n_0\,
      I1 => data0(3),
      I2 => \coeff[17]_i_2_n_0\,
      I3 => data0(4),
      I4 => \coeff[3]_i_2__6_n_0\,
      O => p_1_in(3)
    );
\coeff[3]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \coeff_reg_n_0_[2]\,
      I1 => \preset_reg_n_0_[3]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[3]_i_2__6_n_0\
    );
\coeff[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \coeff[18]_i_3_n_0\,
      I1 => data0(4),
      I2 => \coeff[17]_i_2_n_0\,
      I3 => data0(5),
      I4 => \coeff_reg_n_0_[3]\,
      I5 => \coeff[13]_i_2_n_0\,
      O => p_1_in(4)
    );
\coeff[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \coeff[18]_i_3_n_0\,
      I1 => data0(5),
      I2 => \coeff[17]_i_2_n_0\,
      I3 => data0(6),
      I4 => \coeff_reg_n_0_[4]\,
      I5 => \coeff[13]_i_2_n_0\,
      O => p_1_in(5)
    );
\coeff[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \coeff[18]_i_3_n_0\,
      I1 => data0(6),
      I2 => \coeff[17]_i_2_n_0\,
      I3 => data0(7),
      I4 => \coeff_reg_n_0_[5]\,
      I5 => \coeff[13]_i_2_n_0\,
      O => p_1_in(6)
    );
\coeff[7]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3_n_0\,
      I1 => data0(7),
      I2 => \coeff[17]_i_2_n_0\,
      I3 => data0(8),
      I4 => \coeff[7]_i_2__6_n_0\,
      O => p_1_in(7)
    );
\coeff[7]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(0),
      I1 => \preset_reg_n_0_[7]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[7]_i_2__6_n_0\
    );
\coeff[8]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3_n_0\,
      I1 => data0(8),
      I2 => \coeff[17]_i_2_n_0\,
      I3 => data0(9),
      I4 => \coeff[8]_i_2__6_n_0\,
      O => p_1_in(8)
    );
\coeff[8]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(1),
      I1 => \preset_reg_n_0_[8]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[8]_i_2__6_n_0\
    );
\coeff[9]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3_n_0\,
      I1 => data0(9),
      I2 => \coeff[17]_i_2_n_0\,
      I3 => data0(10),
      I4 => \coeff[9]_i_2__6_n_0\,
      O => p_1_in(9)
    );
\coeff[9]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(2),
      I1 => \preset_reg_n_0_[9]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[9]_i_2__6_n_0\
    );
\coeff_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040400"
    )
        port map (
      I0 => fsm(0),
      I1 => fsm(1),
      I2 => fsm(2),
      I3 => \coeff_cnt_reg_n_0_[1]\,
      I4 => \coeff_cnt_reg_n_0_[0]\,
      O => coeff_cnt(1)
    );
\coeff_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => coeff_cnt(0),
      Q => \coeff_cnt_reg_n_0_[0]\,
      R => SR(0)
    );
\coeff_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => coeff_cnt(1),
      Q => \coeff_cnt_reg_n_0_[1]\,
      R => SR(0)
    );
\coeff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(0),
      Q => \coeff_reg_n_0_[0]\,
      R => '0'
    );
\coeff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(10),
      Q => data0(4),
      R => '0'
    );
\coeff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(11),
      Q => data0(5),
      R => '0'
    );
\coeff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(12),
      Q => data0(6),
      R => '0'
    );
\coeff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(13),
      Q => data0(7),
      R => '0'
    );
\coeff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(14),
      Q => data0(8),
      R => '0'
    );
\coeff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(15),
      Q => data0(9),
      R => '0'
    );
\coeff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(16),
      Q => data0(10),
      R => '0'
    );
\coeff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(17),
      Q => data0(11),
      R => '0'
    );
\coeff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(18),
      Q => data0(12),
      R => '0'
    );
\coeff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(1),
      Q => \coeff_reg_n_0_[1]\,
      R => '0'
    );
\coeff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(2),
      Q => \coeff_reg_n_0_[2]\,
      R => '0'
    );
\coeff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(3),
      Q => \coeff_reg_n_0_[3]\,
      R => '0'
    );
\coeff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(4),
      Q => \coeff_reg_n_0_[4]\,
      R => '0'
    );
\coeff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(5),
      Q => \coeff_reg_n_0_[5]\,
      R => '0'
    );
\coeff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(6),
      Q => data0(0),
      R => '0'
    );
\coeff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(7),
      Q => data0(1),
      R => '0'
    );
\coeff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(8),
      Q => data0(2),
      R => '0'
    );
\coeff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(9),
      Q => data0(3),
      R => '0'
    );
\done_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => fsm(1),
      I1 => fsm(2),
      I2 => fsm(0),
      O => done
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => done,
      Q => done_reg_n_0,
      R => SR(0)
    );
\phy_txeq_fsm[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => fsm(1),
      I1 => fsm(2),
      I2 => fsm(0),
      O => phy_txeq_fsm(0)
    );
\phy_txeq_fsm[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fsm(1),
      I1 => fsm(2),
      O => phy_txeq_fsm(1)
    );
\phy_txeq_fsm[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fsm(2),
      I1 => fsm(1),
      O => phy_txeq_fsm(2)
    );
\preset[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA8F"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[10]_i_1_n_0\
    );
\preset[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA8B"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[11]_i_1_n_0\
    );
\preset[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1754"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(1),
      I3 => preset_r(0),
      O => \preset[12]_i_1_n_0\
    );
\preset[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC83"
    )
        port map (
      I0 => preset_r(0),
      I1 => preset_r(3),
      I2 => preset_r(1),
      I3 => preset_r(2),
      O => \preset[15]_i_1_n_0\
    );
\preset[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(0),
      I2 => preset_r(2),
      O => \preset[16]_i_1_n_0\
    );
\preset[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E8AD"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(1),
      I2 => preset_r(2),
      I3 => preset_r(0),
      O => \preset[17]_i_1_n_0\
    );
\preset[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0402"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[1]_i_1_n_0\
    );
\preset[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[2]_i_1_n_0\
    );
\preset[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4462"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[3]_i_1_n_0\
    );
\preset[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0548"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(1),
      I2 => preset_r(2),
      I3 => preset_r(0),
      O => \preset[7]_i_1_n_0\
    );
\preset[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAEB"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(0),
      I2 => preset_r(1),
      I3 => preset_r(2),
      O => \preset[8]_i_1_n_0\
    );
\preset[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E8CB"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[9]_i_1_n_0\
    );
preset_done_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm(2),
      I1 => fsm(0),
      I2 => fsm(1),
      O => preset
    );
preset_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => preset,
      Q => data1(2),
      R => SR(0)
    );
\preset_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[10]_i_1_n_0\,
      Q => \preset_reg_n_0_[10]\,
      S => SR(0)
    );
\preset_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[11]_i_1_n_0\,
      Q => \preset_reg_n_0_[11]\,
      S => SR(0)
    );
\preset_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[12]_i_1_n_0\,
      Q => \preset_reg_n_0_[12]\,
      R => SR(0)
    );
\preset_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[15]_i_1_n_0\,
      Q => \preset_reg_n_0_[15]\,
      S => SR(0)
    );
\preset_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[16]_i_1_n_0\,
      Q => \preset_reg_n_0_[16]\,
      R => SR(0)
    );
\preset_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[17]_i_1_n_0\,
      Q => \preset_reg_n_0_[17]\,
      S => SR(0)
    );
\preset_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[1]_i_1_n_0\,
      Q => \preset_reg_n_0_[1]\,
      R => SR(0)
    );
\preset_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[2]_i_1_n_0\,
      Q => \preset_reg_n_0_[2]\,
      R => SR(0)
    );
\preset_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[3]_i_1_n_0\,
      Q => \preset_reg_n_0_[3]\,
      R => SR(0)
    );
\preset_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[7]_i_1_n_0\,
      Q => \preset_reg_n_0_[7]\,
      R => SR(0)
    );
\preset_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[8]_i_1_n_0\,
      Q => \preset_reg_n_0_[8]\,
      S => SR(0)
    );
\preset_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[9]_i_1_n_0\,
      Q => \preset_reg_n_0_[9]\,
      S => SR(0)
    );
sync_coeff: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_372\
     port map (
      CLK_PCLK => CLK_PCLK,
      D(6 downto 0) => p_1_in(18 downto 12),
      Q(2 downto 1) => data0(12 downto 11),
      Q(0) => data0(6),
      \coeff_reg[12]\ => \coeff[12]_i_2__6_n_0\,
      \coeff_reg[13]\ => \coeff[13]_i_2_n_0\,
      \coeff_reg[14]\ => \coeff[14]_i_2__6_n_0\,
      \coeff_reg[15]\ => \coeff[15]_i_2__6_n_0\,
      \coeff_reg[16]\ => \coeff[16]_i_2__6_n_0\,
      \coeff_reg[17]\ => \coeff[17]_i_2_n_0\,
      \coeff_reg[17]_0\ => \coeff[17]_i_3__6_n_0\,
      \coeff_reg[18]\ => \coeff[18]_i_3_n_0\,
      \coeff_reg[18]_0\(1 downto 0) => fsm(1 downto 0),
      \coeff_reg[18]_1\(0) => D(0),
      pipe_tx_eqdeemph(5 downto 0) => pipe_tx_eqdeemph(5 downto 0)
    );
sync_ctrl: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_373
     port map (
      CLK_PCLK => CLK_PCLK,
      D(2 downto 0) => \fsm__0\(2 downto 0),
      E(0) => sync_ctrl_n_3,
      \FSM_sequential_fsm_reg[0]\ => \FSM_sequential_fsm[0]_i_2_n_0\,
      Q(2 downto 0) => fsm(2 downto 0),
      \coeff_cnt_reg[0]\(0) => coeff_cnt(0),
      \coeff_cnt_reg[0]_0\(0) => \coeff_cnt_reg_n_0_[0]\,
      \coeff_reg[0]\(0) => D(0),
      data1(0) => data1(2),
      phy_txeq_ctrl(1 downto 0) => phy_txeq_ctrl(1 downto 0)
    );
sync_preset: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_374\
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(3 downto 0) => phy_txeq_preset(3 downto 0),
      preset_r(3 downto 0) => preset_r(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_txeq_10 is
  port (
    txprecursor_in : out STD_LOGIC_VECTOR ( 4 downto 0 );
    txmaincursor_in : out STD_LOGIC_VECTOR ( 6 downto 0 );
    txpostcursor_in : out STD_LOGIC_VECTOR ( 4 downto 0 );
    PHY_TXEQ_DONE : out STD_LOGIC_VECTOR ( 0 to 0 );
    phy_txeq_fsm : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_tx_eqcoeff : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    phy_txeq_ctrl : in STD_LOGIC_VECTOR ( 1 downto 0 );
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_txeq_10 : entity is "pcie3_ultrascale_7038_phy_txeq";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_txeq_10;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_txeq_10 is
  signal \FSM_sequential_fsm[0]_i_2__5_n_0\ : STD_LOGIC;
  signal \TXEQ_PRECURSOR[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \coeff[10]_i_2__4_n_0\ : STD_LOGIC;
  signal \coeff[11]_i_2__4_n_0\ : STD_LOGIC;
  signal \coeff[12]_i_2__4_n_0\ : STD_LOGIC;
  signal \coeff[13]_i_2__1_n_0\ : STD_LOGIC;
  signal \coeff[14]_i_2__4_n_0\ : STD_LOGIC;
  signal \coeff[15]_i_2__4_n_0\ : STD_LOGIC;
  signal \coeff[16]_i_2__4_n_0\ : STD_LOGIC;
  signal \coeff[17]_i_2__1_n_0\ : STD_LOGIC;
  signal \coeff[17]_i_3__4_n_0\ : STD_LOGIC;
  signal \coeff[18]_i_3__1_n_0\ : STD_LOGIC;
  signal \coeff[1]_i_2__4_n_0\ : STD_LOGIC;
  signal \coeff[2]_i_2__4_n_0\ : STD_LOGIC;
  signal \coeff[3]_i_2__4_n_0\ : STD_LOGIC;
  signal \coeff[7]_i_2__4_n_0\ : STD_LOGIC;
  signal \coeff[8]_i_2__4_n_0\ : STD_LOGIC;
  signal \coeff[9]_i_2__4_n_0\ : STD_LOGIC;
  signal coeff_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \coeff_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \coeff_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[0]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[1]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[2]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[3]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[4]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[5]\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal data1 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal done : STD_LOGIC;
  signal done_reg_n_0 : STD_LOGIC;
  signal fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \fsm__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal preset : STD_LOGIC;
  signal \preset[10]_i_1_n_0\ : STD_LOGIC;
  signal \preset[11]_i_1_n_0\ : STD_LOGIC;
  signal \preset[12]_i_1_n_0\ : STD_LOGIC;
  signal \preset[15]_i_1_n_0\ : STD_LOGIC;
  signal \preset[16]_i_1_n_0\ : STD_LOGIC;
  signal \preset[17]_i_1_n_0\ : STD_LOGIC;
  signal \preset[1]_i_1_n_0\ : STD_LOGIC;
  signal \preset[2]_i_1_n_0\ : STD_LOGIC;
  signal \preset[3]_i_1_n_0\ : STD_LOGIC;
  signal \preset[7]_i_1_n_0\ : STD_LOGIC;
  signal \preset[8]_i_1_n_0\ : STD_LOGIC;
  signal \preset[9]_i_1_n_0\ : STD_LOGIC;
  signal preset_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \preset_reg_n_0_[10]\ : STD_LOGIC;
  signal \preset_reg_n_0_[11]\ : STD_LOGIC;
  signal \preset_reg_n_0_[12]\ : STD_LOGIC;
  signal \preset_reg_n_0_[15]\ : STD_LOGIC;
  signal \preset_reg_n_0_[16]\ : STD_LOGIC;
  signal \preset_reg_n_0_[17]\ : STD_LOGIC;
  signal \preset_reg_n_0_[1]\ : STD_LOGIC;
  signal \preset_reg_n_0_[2]\ : STD_LOGIC;
  signal \preset_reg_n_0_[3]\ : STD_LOGIC;
  signal \preset_reg_n_0_[7]\ : STD_LOGIC;
  signal \preset_reg_n_0_[8]\ : STD_LOGIC;
  signal \preset_reg_n_0_[9]\ : STD_LOGIC;
  signal sync_ctrl_n_3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_fsm[0]_i_2__5\ : label is "soft_lutpair36";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_reg[0]\ : label is "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_reg[1]\ : label is "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_reg[2]\ : label is "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000";
  attribute SOFT_HLUTNM of \coeff[13]_i_2__1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \coeff[17]_i_2__1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \coeff[18]_i_3__1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \coeff[8]_i_2__4\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \coeff_cnt[1]_i_1__5\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \done_i_1__12\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \phy_txeq_fsm[6]_INST_0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \phy_txeq_fsm[7]_INST_0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \phy_txeq_fsm[8]_INST_0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \preset[10]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \preset[11]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \preset[12]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \preset[15]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \preset[16]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \preset[17]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \preset[1]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \preset[2]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \preset[3]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \preset[7]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \preset[8]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \preset[9]_i_1\ : label is "soft_lutpair39";
begin
\FSM_sequential_fsm[0]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \coeff_cnt_reg_n_0_[0]\,
      I1 => \coeff_cnt_reg_n_0_[1]\,
      I2 => fsm(2),
      I3 => fsm(1),
      O => \FSM_sequential_fsm[0]_i_2__5_n_0\
    );
\FSM_sequential_fsm_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \fsm__0\(0),
      Q => fsm(0),
      R => SR(0)
    );
\FSM_sequential_fsm_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \fsm__0\(1),
      Q => fsm(1),
      R => SR(0)
    );
\FSM_sequential_fsm_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \fsm__0\(2),
      Q => fsm(2),
      R => SR(0)
    );
TXEQ_DONE_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => done_reg_n_0,
      Q => PHY_TXEQ_DONE(0),
      R => SR(0)
    );
\TXEQ_MAINCURSOR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__4_n_0\,
      D => data0(0),
      Q => txmaincursor_in(0),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__4_n_0\,
      D => data0(1),
      Q => txmaincursor_in(1),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__4_n_0\,
      D => data0(2),
      Q => txmaincursor_in(2),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__4_n_0\,
      D => data0(3),
      Q => txmaincursor_in(3),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__4_n_0\,
      D => data0(4),
      Q => txmaincursor_in(4),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__4_n_0\,
      D => data0(5),
      Q => txmaincursor_in(5),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__4_n_0\,
      D => data0(6),
      Q => txmaincursor_in(6),
      R => '0'
    );
\TXEQ_NEW_COEFF_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__4_n_0\,
      D => data0(12),
      Q => pipe_tx_eqcoeff(1),
      R => '0'
    );
\TXEQ_NEW_COEFF_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__4_n_0\,
      D => \coeff_reg_n_0_[5]\,
      Q => pipe_tx_eqcoeff(0),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__4_n_0\,
      D => data0(7),
      Q => txpostcursor_in(0),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__4_n_0\,
      D => data0(8),
      Q => txpostcursor_in(1),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__4_n_0\,
      D => data0(9),
      Q => txpostcursor_in(2),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__4_n_0\,
      D => data0(10),
      Q => txpostcursor_in(3),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__4_n_0\,
      D => data0(11),
      Q => txpostcursor_in(4),
      R => '0'
    );
\TXEQ_PRECURSOR[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => fsm(0),
      I1 => fsm(2),
      I2 => fsm(1),
      I3 => D(0),
      O => \TXEQ_PRECURSOR[0]_i_1__4_n_0\
    );
\TXEQ_PRECURSOR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__4_n_0\,
      D => \coeff_reg_n_0_[0]\,
      Q => txprecursor_in(0),
      R => '0'
    );
\TXEQ_PRECURSOR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__4_n_0\,
      D => \coeff_reg_n_0_[1]\,
      Q => txprecursor_in(1),
      R => '0'
    );
\TXEQ_PRECURSOR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__4_n_0\,
      D => \coeff_reg_n_0_[2]\,
      Q => txprecursor_in(2),
      R => '0'
    );
\TXEQ_PRECURSOR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__4_n_0\,
      D => \coeff_reg_n_0_[3]\,
      Q => txprecursor_in(3),
      R => '0'
    );
\TXEQ_PRECURSOR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__4_n_0\,
      D => \coeff_reg_n_0_[4]\,
      Q => txprecursor_in(4),
      R => '0'
    );
\coeff[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => data0(1),
      I1 => \coeff[17]_i_2__1_n_0\,
      I2 => data0(0),
      I3 => \coeff[18]_i_3__1_n_0\,
      O => p_1_in(0)
    );
\coeff[10]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__1_n_0\,
      I1 => data0(10),
      I2 => \coeff[17]_i_2__1_n_0\,
      I3 => data0(11),
      I4 => \coeff[10]_i_2__4_n_0\,
      O => p_1_in(10)
    );
\coeff[10]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(3),
      I1 => \preset_reg_n_0_[10]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[10]_i_2__4_n_0\
    );
\coeff[11]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__1_n_0\,
      I1 => data0(11),
      I2 => \coeff[17]_i_2__1_n_0\,
      I3 => data0(12),
      I4 => \coeff[11]_i_2__4_n_0\,
      O => p_1_in(11)
    );
\coeff[11]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(4),
      I1 => \preset_reg_n_0_[11]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[11]_i_2__4_n_0\
    );
\coeff[12]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(5),
      I1 => \preset_reg_n_0_[12]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[12]_i_2__4_n_0\
    );
\coeff[13]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => fsm(0),
      I1 => fsm(1),
      I2 => D(0),
      O => \coeff[13]_i_2__1_n_0\
    );
\coeff[14]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(7),
      I1 => \preset_reg_n_0_[16]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[14]_i_2__4_n_0\
    );
\coeff[15]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(8),
      I1 => \preset_reg_n_0_[15]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[15]_i_2__4_n_0\
    );
\coeff[16]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(9),
      I1 => \preset_reg_n_0_[16]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[16]_i_2__4_n_0\
    );
\coeff[17]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => fsm(0),
      I1 => D(0),
      I2 => fsm(1),
      I3 => \coeff_cnt_reg_n_0_[0]\,
      I4 => \coeff_cnt_reg_n_0_[1]\,
      O => \coeff[17]_i_2__1_n_0\
    );
\coeff[17]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(10),
      I1 => \preset_reg_n_0_[17]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[17]_i_3__4_n_0\
    );
\coeff[18]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44440444"
    )
        port map (
      I0 => fsm(0),
      I1 => D(0),
      I2 => fsm(1),
      I3 => \coeff_cnt_reg_n_0_[0]\,
      I4 => \coeff_cnt_reg_n_0_[1]\,
      O => \coeff[18]_i_3__1_n_0\
    );
\coeff[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__1_n_0\,
      I1 => data0(1),
      I2 => \coeff[17]_i_2__1_n_0\,
      I3 => data0(2),
      I4 => \coeff[1]_i_2__4_n_0\,
      O => p_1_in(1)
    );
\coeff[1]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \coeff_reg_n_0_[0]\,
      I1 => \preset_reg_n_0_[1]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[1]_i_2__4_n_0\
    );
\coeff[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__1_n_0\,
      I1 => data0(2),
      I2 => \coeff[17]_i_2__1_n_0\,
      I3 => data0(3),
      I4 => \coeff[2]_i_2__4_n_0\,
      O => p_1_in(2)
    );
\coeff[2]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \coeff_reg_n_0_[1]\,
      I1 => \preset_reg_n_0_[2]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[2]_i_2__4_n_0\
    );
\coeff[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__1_n_0\,
      I1 => data0(3),
      I2 => \coeff[17]_i_2__1_n_0\,
      I3 => data0(4),
      I4 => \coeff[3]_i_2__4_n_0\,
      O => p_1_in(3)
    );
\coeff[3]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \coeff_reg_n_0_[2]\,
      I1 => \preset_reg_n_0_[3]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[3]_i_2__4_n_0\
    );
\coeff[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \coeff[18]_i_3__1_n_0\,
      I1 => data0(4),
      I2 => \coeff[17]_i_2__1_n_0\,
      I3 => data0(5),
      I4 => \coeff_reg_n_0_[3]\,
      I5 => \coeff[13]_i_2__1_n_0\,
      O => p_1_in(4)
    );
\coeff[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \coeff[18]_i_3__1_n_0\,
      I1 => data0(5),
      I2 => \coeff[17]_i_2__1_n_0\,
      I3 => data0(6),
      I4 => \coeff_reg_n_0_[4]\,
      I5 => \coeff[13]_i_2__1_n_0\,
      O => p_1_in(5)
    );
\coeff[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \coeff[18]_i_3__1_n_0\,
      I1 => data0(6),
      I2 => \coeff[17]_i_2__1_n_0\,
      I3 => data0(7),
      I4 => \coeff_reg_n_0_[5]\,
      I5 => \coeff[13]_i_2__1_n_0\,
      O => p_1_in(6)
    );
\coeff[7]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__1_n_0\,
      I1 => data0(7),
      I2 => \coeff[17]_i_2__1_n_0\,
      I3 => data0(8),
      I4 => \coeff[7]_i_2__4_n_0\,
      O => p_1_in(7)
    );
\coeff[7]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(0),
      I1 => \preset_reg_n_0_[7]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[7]_i_2__4_n_0\
    );
\coeff[8]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__1_n_0\,
      I1 => data0(8),
      I2 => \coeff[17]_i_2__1_n_0\,
      I3 => data0(9),
      I4 => \coeff[8]_i_2__4_n_0\,
      O => p_1_in(8)
    );
\coeff[8]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(1),
      I1 => \preset_reg_n_0_[8]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[8]_i_2__4_n_0\
    );
\coeff[9]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__1_n_0\,
      I1 => data0(9),
      I2 => \coeff[17]_i_2__1_n_0\,
      I3 => data0(10),
      I4 => \coeff[9]_i_2__4_n_0\,
      O => p_1_in(9)
    );
\coeff[9]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(2),
      I1 => \preset_reg_n_0_[9]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[9]_i_2__4_n_0\
    );
\coeff_cnt[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040400"
    )
        port map (
      I0 => fsm(0),
      I1 => fsm(1),
      I2 => fsm(2),
      I3 => \coeff_cnt_reg_n_0_[1]\,
      I4 => \coeff_cnt_reg_n_0_[0]\,
      O => coeff_cnt(1)
    );
\coeff_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => coeff_cnt(0),
      Q => \coeff_cnt_reg_n_0_[0]\,
      R => SR(0)
    );
\coeff_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => coeff_cnt(1),
      Q => \coeff_cnt_reg_n_0_[1]\,
      R => SR(0)
    );
\coeff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(0),
      Q => \coeff_reg_n_0_[0]\,
      R => '0'
    );
\coeff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(10),
      Q => data0(4),
      R => '0'
    );
\coeff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(11),
      Q => data0(5),
      R => '0'
    );
\coeff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(12),
      Q => data0(6),
      R => '0'
    );
\coeff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(13),
      Q => data0(7),
      R => '0'
    );
\coeff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(14),
      Q => data0(8),
      R => '0'
    );
\coeff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(15),
      Q => data0(9),
      R => '0'
    );
\coeff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(16),
      Q => data0(10),
      R => '0'
    );
\coeff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(17),
      Q => data0(11),
      R => '0'
    );
\coeff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(18),
      Q => data0(12),
      R => '0'
    );
\coeff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(1),
      Q => \coeff_reg_n_0_[1]\,
      R => '0'
    );
\coeff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(2),
      Q => \coeff_reg_n_0_[2]\,
      R => '0'
    );
\coeff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(3),
      Q => \coeff_reg_n_0_[3]\,
      R => '0'
    );
\coeff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(4),
      Q => \coeff_reg_n_0_[4]\,
      R => '0'
    );
\coeff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(5),
      Q => \coeff_reg_n_0_[5]\,
      R => '0'
    );
\coeff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(6),
      Q => data0(0),
      R => '0'
    );
\coeff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(7),
      Q => data0(1),
      R => '0'
    );
\coeff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(8),
      Q => data0(2),
      R => '0'
    );
\coeff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(9),
      Q => data0(3),
      R => '0'
    );
\done_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => fsm(1),
      I1 => fsm(2),
      I2 => fsm(0),
      O => done
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => done,
      Q => done_reg_n_0,
      R => SR(0)
    );
\phy_txeq_fsm[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => fsm(1),
      I1 => fsm(2),
      I2 => fsm(0),
      O => phy_txeq_fsm(0)
    );
\phy_txeq_fsm[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fsm(1),
      I1 => fsm(2),
      O => phy_txeq_fsm(1)
    );
\phy_txeq_fsm[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fsm(2),
      I1 => fsm(1),
      O => phy_txeq_fsm(2)
    );
\preset[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA8F"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[10]_i_1_n_0\
    );
\preset[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA8B"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[11]_i_1_n_0\
    );
\preset[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1754"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(1),
      I3 => preset_r(0),
      O => \preset[12]_i_1_n_0\
    );
\preset[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC83"
    )
        port map (
      I0 => preset_r(0),
      I1 => preset_r(3),
      I2 => preset_r(1),
      I3 => preset_r(2),
      O => \preset[15]_i_1_n_0\
    );
\preset[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(0),
      I2 => preset_r(2),
      O => \preset[16]_i_1_n_0\
    );
\preset[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E8AD"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(1),
      I2 => preset_r(2),
      I3 => preset_r(0),
      O => \preset[17]_i_1_n_0\
    );
\preset[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0402"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[1]_i_1_n_0\
    );
\preset[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[2]_i_1_n_0\
    );
\preset[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4462"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[3]_i_1_n_0\
    );
\preset[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0548"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(1),
      I2 => preset_r(2),
      I3 => preset_r(0),
      O => \preset[7]_i_1_n_0\
    );
\preset[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAEB"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(0),
      I2 => preset_r(1),
      I3 => preset_r(2),
      O => \preset[8]_i_1_n_0\
    );
\preset[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E8CB"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[9]_i_1_n_0\
    );
\preset_done_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm(2),
      I1 => fsm(0),
      I2 => fsm(1),
      O => preset
    );
preset_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => preset,
      Q => data1(2),
      R => SR(0)
    );
\preset_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[10]_i_1_n_0\,
      Q => \preset_reg_n_0_[10]\,
      S => SR(0)
    );
\preset_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[11]_i_1_n_0\,
      Q => \preset_reg_n_0_[11]\,
      S => SR(0)
    );
\preset_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[12]_i_1_n_0\,
      Q => \preset_reg_n_0_[12]\,
      R => SR(0)
    );
\preset_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[15]_i_1_n_0\,
      Q => \preset_reg_n_0_[15]\,
      S => SR(0)
    );
\preset_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[16]_i_1_n_0\,
      Q => \preset_reg_n_0_[16]\,
      R => SR(0)
    );
\preset_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[17]_i_1_n_0\,
      Q => \preset_reg_n_0_[17]\,
      S => SR(0)
    );
\preset_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[1]_i_1_n_0\,
      Q => \preset_reg_n_0_[1]\,
      R => SR(0)
    );
\preset_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[2]_i_1_n_0\,
      Q => \preset_reg_n_0_[2]\,
      R => SR(0)
    );
\preset_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[3]_i_1_n_0\,
      Q => \preset_reg_n_0_[3]\,
      R => SR(0)
    );
\preset_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[7]_i_1_n_0\,
      Q => \preset_reg_n_0_[7]\,
      R => SR(0)
    );
\preset_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[8]_i_1_n_0\,
      Q => \preset_reg_n_0_[8]\,
      S => SR(0)
    );
\preset_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[9]_i_1_n_0\,
      Q => \preset_reg_n_0_[9]\,
      S => SR(0)
    );
sync_coeff: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_290\
     port map (
      CLK_PCLK => CLK_PCLK,
      D(6 downto 0) => p_1_in(18 downto 12),
      Q(2 downto 1) => data0(12 downto 11),
      Q(0) => data0(6),
      \coeff_reg[12]\ => \coeff[12]_i_2__4_n_0\,
      \coeff_reg[13]\ => \coeff[13]_i_2__1_n_0\,
      \coeff_reg[14]\ => \coeff[14]_i_2__4_n_0\,
      \coeff_reg[15]\ => \coeff[15]_i_2__4_n_0\,
      \coeff_reg[16]\ => \coeff[16]_i_2__4_n_0\,
      \coeff_reg[17]\ => \coeff[17]_i_2__1_n_0\,
      \coeff_reg[17]_0\ => \coeff[17]_i_3__4_n_0\,
      \coeff_reg[18]\ => \coeff[18]_i_3__1_n_0\,
      \coeff_reg[18]_0\(1 downto 0) => fsm(1 downto 0),
      \coeff_reg[18]_1\(0) => D(0),
      pipe_tx_eqdeemph(5 downto 0) => pipe_tx_eqdeemph(5 downto 0)
    );
sync_ctrl: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_291
     port map (
      CLK_PCLK => CLK_PCLK,
      D(2 downto 0) => \fsm__0\(2 downto 0),
      E(0) => sync_ctrl_n_3,
      \FSM_sequential_fsm_reg[0]\ => \FSM_sequential_fsm[0]_i_2__5_n_0\,
      Q(2 downto 0) => fsm(2 downto 0),
      \coeff_cnt_reg[0]\(0) => coeff_cnt(0),
      \coeff_cnt_reg[0]_0\(0) => \coeff_cnt_reg_n_0_[0]\,
      \coeff_reg[0]\(0) => D(0),
      data1(0) => data1(2),
      phy_txeq_ctrl(1 downto 0) => phy_txeq_ctrl(1 downto 0)
    );
sync_preset: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_292\
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(3 downto 0) => phy_txeq_preset(3 downto 0),
      preset_r(3 downto 0) => preset_r(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_txeq_12 is
  port (
    txprecursor_in : out STD_LOGIC_VECTOR ( 4 downto 0 );
    txmaincursor_in : out STD_LOGIC_VECTOR ( 6 downto 0 );
    txpostcursor_in : out STD_LOGIC_VECTOR ( 4 downto 0 );
    PHY_TXEQ_DONE : out STD_LOGIC_VECTOR ( 0 to 0 );
    phy_txeq_fsm : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_tx_eqcoeff : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    phy_txeq_ctrl : in STD_LOGIC_VECTOR ( 1 downto 0 );
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_txeq_12 : entity is "pcie3_ultrascale_7038_phy_txeq";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_txeq_12;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_txeq_12 is
  signal \FSM_sequential_fsm[0]_i_2__4_n_0\ : STD_LOGIC;
  signal \TXEQ_PRECURSOR[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \coeff[10]_i_2__3_n_0\ : STD_LOGIC;
  signal \coeff[11]_i_2__3_n_0\ : STD_LOGIC;
  signal \coeff[12]_i_2__3_n_0\ : STD_LOGIC;
  signal \coeff[13]_i_2__2_n_0\ : STD_LOGIC;
  signal \coeff[14]_i_2__3_n_0\ : STD_LOGIC;
  signal \coeff[15]_i_2__3_n_0\ : STD_LOGIC;
  signal \coeff[16]_i_2__3_n_0\ : STD_LOGIC;
  signal \coeff[17]_i_2__2_n_0\ : STD_LOGIC;
  signal \coeff[17]_i_3__3_n_0\ : STD_LOGIC;
  signal \coeff[18]_i_3__2_n_0\ : STD_LOGIC;
  signal \coeff[1]_i_2__3_n_0\ : STD_LOGIC;
  signal \coeff[2]_i_2__3_n_0\ : STD_LOGIC;
  signal \coeff[3]_i_2__3_n_0\ : STD_LOGIC;
  signal \coeff[7]_i_2__3_n_0\ : STD_LOGIC;
  signal \coeff[8]_i_2__3_n_0\ : STD_LOGIC;
  signal \coeff[9]_i_2__3_n_0\ : STD_LOGIC;
  signal coeff_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \coeff_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \coeff_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[0]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[1]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[2]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[3]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[4]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[5]\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal data1 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal done : STD_LOGIC;
  signal done_reg_n_0 : STD_LOGIC;
  signal fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \fsm__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal preset : STD_LOGIC;
  signal \preset[10]_i_1_n_0\ : STD_LOGIC;
  signal \preset[11]_i_1_n_0\ : STD_LOGIC;
  signal \preset[12]_i_1_n_0\ : STD_LOGIC;
  signal \preset[15]_i_1_n_0\ : STD_LOGIC;
  signal \preset[16]_i_1_n_0\ : STD_LOGIC;
  signal \preset[17]_i_1_n_0\ : STD_LOGIC;
  signal \preset[1]_i_1_n_0\ : STD_LOGIC;
  signal \preset[2]_i_1_n_0\ : STD_LOGIC;
  signal \preset[3]_i_1_n_0\ : STD_LOGIC;
  signal \preset[7]_i_1_n_0\ : STD_LOGIC;
  signal \preset[8]_i_1_n_0\ : STD_LOGIC;
  signal \preset[9]_i_1_n_0\ : STD_LOGIC;
  signal preset_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \preset_reg_n_0_[10]\ : STD_LOGIC;
  signal \preset_reg_n_0_[11]\ : STD_LOGIC;
  signal \preset_reg_n_0_[12]\ : STD_LOGIC;
  signal \preset_reg_n_0_[15]\ : STD_LOGIC;
  signal \preset_reg_n_0_[16]\ : STD_LOGIC;
  signal \preset_reg_n_0_[17]\ : STD_LOGIC;
  signal \preset_reg_n_0_[1]\ : STD_LOGIC;
  signal \preset_reg_n_0_[2]\ : STD_LOGIC;
  signal \preset_reg_n_0_[3]\ : STD_LOGIC;
  signal \preset_reg_n_0_[7]\ : STD_LOGIC;
  signal \preset_reg_n_0_[8]\ : STD_LOGIC;
  signal \preset_reg_n_0_[9]\ : STD_LOGIC;
  signal sync_ctrl_n_3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_fsm[0]_i_2__4\ : label is "soft_lutpair49";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_reg[0]\ : label is "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_reg[1]\ : label is "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_reg[2]\ : label is "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000";
  attribute SOFT_HLUTNM of \coeff[13]_i_2__2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \coeff[17]_i_2__2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \coeff[18]_i_3__2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \coeff[8]_i_2__3\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \coeff_cnt[1]_i_1__4\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \done_i_1__11\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \phy_txeq_fsm[10]_INST_0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \phy_txeq_fsm[11]_INST_0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \phy_txeq_fsm[9]_INST_0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \preset[10]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \preset[11]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \preset[12]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \preset[15]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \preset[16]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \preset[17]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \preset[1]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \preset[2]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \preset[3]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \preset[7]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \preset[8]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \preset[9]_i_1\ : label is "soft_lutpair52";
begin
\FSM_sequential_fsm[0]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \coeff_cnt_reg_n_0_[0]\,
      I1 => \coeff_cnt_reg_n_0_[1]\,
      I2 => fsm(2),
      I3 => fsm(1),
      O => \FSM_sequential_fsm[0]_i_2__4_n_0\
    );
\FSM_sequential_fsm_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \fsm__0\(0),
      Q => fsm(0),
      R => SR(0)
    );
\FSM_sequential_fsm_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \fsm__0\(1),
      Q => fsm(1),
      R => SR(0)
    );
\FSM_sequential_fsm_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \fsm__0\(2),
      Q => fsm(2),
      R => SR(0)
    );
TXEQ_DONE_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => done_reg_n_0,
      Q => PHY_TXEQ_DONE(0),
      R => SR(0)
    );
\TXEQ_MAINCURSOR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__3_n_0\,
      D => data0(0),
      Q => txmaincursor_in(0),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__3_n_0\,
      D => data0(1),
      Q => txmaincursor_in(1),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__3_n_0\,
      D => data0(2),
      Q => txmaincursor_in(2),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__3_n_0\,
      D => data0(3),
      Q => txmaincursor_in(3),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__3_n_0\,
      D => data0(4),
      Q => txmaincursor_in(4),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__3_n_0\,
      D => data0(5),
      Q => txmaincursor_in(5),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__3_n_0\,
      D => data0(6),
      Q => txmaincursor_in(6),
      R => '0'
    );
\TXEQ_NEW_COEFF_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__3_n_0\,
      D => data0(12),
      Q => pipe_tx_eqcoeff(1),
      R => '0'
    );
\TXEQ_NEW_COEFF_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__3_n_0\,
      D => \coeff_reg_n_0_[5]\,
      Q => pipe_tx_eqcoeff(0),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__3_n_0\,
      D => data0(7),
      Q => txpostcursor_in(0),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__3_n_0\,
      D => data0(8),
      Q => txpostcursor_in(1),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__3_n_0\,
      D => data0(9),
      Q => txpostcursor_in(2),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__3_n_0\,
      D => data0(10),
      Q => txpostcursor_in(3),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__3_n_0\,
      D => data0(11),
      Q => txpostcursor_in(4),
      R => '0'
    );
\TXEQ_PRECURSOR[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => fsm(0),
      I1 => fsm(2),
      I2 => fsm(1),
      I3 => D(0),
      O => \TXEQ_PRECURSOR[0]_i_1__3_n_0\
    );
\TXEQ_PRECURSOR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__3_n_0\,
      D => \coeff_reg_n_0_[0]\,
      Q => txprecursor_in(0),
      R => '0'
    );
\TXEQ_PRECURSOR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__3_n_0\,
      D => \coeff_reg_n_0_[1]\,
      Q => txprecursor_in(1),
      R => '0'
    );
\TXEQ_PRECURSOR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__3_n_0\,
      D => \coeff_reg_n_0_[2]\,
      Q => txprecursor_in(2),
      R => '0'
    );
\TXEQ_PRECURSOR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__3_n_0\,
      D => \coeff_reg_n_0_[3]\,
      Q => txprecursor_in(3),
      R => '0'
    );
\TXEQ_PRECURSOR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__3_n_0\,
      D => \coeff_reg_n_0_[4]\,
      Q => txprecursor_in(4),
      R => '0'
    );
\coeff[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => data0(1),
      I1 => \coeff[17]_i_2__2_n_0\,
      I2 => data0(0),
      I3 => \coeff[18]_i_3__2_n_0\,
      O => p_1_in(0)
    );
\coeff[10]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__2_n_0\,
      I1 => data0(10),
      I2 => \coeff[17]_i_2__2_n_0\,
      I3 => data0(11),
      I4 => \coeff[10]_i_2__3_n_0\,
      O => p_1_in(10)
    );
\coeff[10]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(3),
      I1 => \preset_reg_n_0_[10]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[10]_i_2__3_n_0\
    );
\coeff[11]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__2_n_0\,
      I1 => data0(11),
      I2 => \coeff[17]_i_2__2_n_0\,
      I3 => data0(12),
      I4 => \coeff[11]_i_2__3_n_0\,
      O => p_1_in(11)
    );
\coeff[11]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(4),
      I1 => \preset_reg_n_0_[11]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[11]_i_2__3_n_0\
    );
\coeff[12]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(5),
      I1 => \preset_reg_n_0_[12]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[12]_i_2__3_n_0\
    );
\coeff[13]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => fsm(0),
      I1 => fsm(1),
      I2 => D(0),
      O => \coeff[13]_i_2__2_n_0\
    );
\coeff[14]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(7),
      I1 => \preset_reg_n_0_[16]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[14]_i_2__3_n_0\
    );
\coeff[15]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(8),
      I1 => \preset_reg_n_0_[15]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[15]_i_2__3_n_0\
    );
\coeff[16]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(9),
      I1 => \preset_reg_n_0_[16]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[16]_i_2__3_n_0\
    );
\coeff[17]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => fsm(0),
      I1 => D(0),
      I2 => fsm(1),
      I3 => \coeff_cnt_reg_n_0_[0]\,
      I4 => \coeff_cnt_reg_n_0_[1]\,
      O => \coeff[17]_i_2__2_n_0\
    );
\coeff[17]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(10),
      I1 => \preset_reg_n_0_[17]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[17]_i_3__3_n_0\
    );
\coeff[18]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44440444"
    )
        port map (
      I0 => fsm(0),
      I1 => D(0),
      I2 => fsm(1),
      I3 => \coeff_cnt_reg_n_0_[0]\,
      I4 => \coeff_cnt_reg_n_0_[1]\,
      O => \coeff[18]_i_3__2_n_0\
    );
\coeff[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__2_n_0\,
      I1 => data0(1),
      I2 => \coeff[17]_i_2__2_n_0\,
      I3 => data0(2),
      I4 => \coeff[1]_i_2__3_n_0\,
      O => p_1_in(1)
    );
\coeff[1]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \coeff_reg_n_0_[0]\,
      I1 => \preset_reg_n_0_[1]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[1]_i_2__3_n_0\
    );
\coeff[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__2_n_0\,
      I1 => data0(2),
      I2 => \coeff[17]_i_2__2_n_0\,
      I3 => data0(3),
      I4 => \coeff[2]_i_2__3_n_0\,
      O => p_1_in(2)
    );
\coeff[2]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \coeff_reg_n_0_[1]\,
      I1 => \preset_reg_n_0_[2]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[2]_i_2__3_n_0\
    );
\coeff[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__2_n_0\,
      I1 => data0(3),
      I2 => \coeff[17]_i_2__2_n_0\,
      I3 => data0(4),
      I4 => \coeff[3]_i_2__3_n_0\,
      O => p_1_in(3)
    );
\coeff[3]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \coeff_reg_n_0_[2]\,
      I1 => \preset_reg_n_0_[3]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[3]_i_2__3_n_0\
    );
\coeff[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \coeff[18]_i_3__2_n_0\,
      I1 => data0(4),
      I2 => \coeff[17]_i_2__2_n_0\,
      I3 => data0(5),
      I4 => \coeff_reg_n_0_[3]\,
      I5 => \coeff[13]_i_2__2_n_0\,
      O => p_1_in(4)
    );
\coeff[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \coeff[18]_i_3__2_n_0\,
      I1 => data0(5),
      I2 => \coeff[17]_i_2__2_n_0\,
      I3 => data0(6),
      I4 => \coeff_reg_n_0_[4]\,
      I5 => \coeff[13]_i_2__2_n_0\,
      O => p_1_in(5)
    );
\coeff[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \coeff[18]_i_3__2_n_0\,
      I1 => data0(6),
      I2 => \coeff[17]_i_2__2_n_0\,
      I3 => data0(7),
      I4 => \coeff_reg_n_0_[5]\,
      I5 => \coeff[13]_i_2__2_n_0\,
      O => p_1_in(6)
    );
\coeff[7]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__2_n_0\,
      I1 => data0(7),
      I2 => \coeff[17]_i_2__2_n_0\,
      I3 => data0(8),
      I4 => \coeff[7]_i_2__3_n_0\,
      O => p_1_in(7)
    );
\coeff[7]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(0),
      I1 => \preset_reg_n_0_[7]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[7]_i_2__3_n_0\
    );
\coeff[8]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__2_n_0\,
      I1 => data0(8),
      I2 => \coeff[17]_i_2__2_n_0\,
      I3 => data0(9),
      I4 => \coeff[8]_i_2__3_n_0\,
      O => p_1_in(8)
    );
\coeff[8]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(1),
      I1 => \preset_reg_n_0_[8]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[8]_i_2__3_n_0\
    );
\coeff[9]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__2_n_0\,
      I1 => data0(9),
      I2 => \coeff[17]_i_2__2_n_0\,
      I3 => data0(10),
      I4 => \coeff[9]_i_2__3_n_0\,
      O => p_1_in(9)
    );
\coeff[9]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(2),
      I1 => \preset_reg_n_0_[9]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[9]_i_2__3_n_0\
    );
\coeff_cnt[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040400"
    )
        port map (
      I0 => fsm(0),
      I1 => fsm(1),
      I2 => fsm(2),
      I3 => \coeff_cnt_reg_n_0_[1]\,
      I4 => \coeff_cnt_reg_n_0_[0]\,
      O => coeff_cnt(1)
    );
\coeff_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => coeff_cnt(0),
      Q => \coeff_cnt_reg_n_0_[0]\,
      R => SR(0)
    );
\coeff_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => coeff_cnt(1),
      Q => \coeff_cnt_reg_n_0_[1]\,
      R => SR(0)
    );
\coeff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(0),
      Q => \coeff_reg_n_0_[0]\,
      R => '0'
    );
\coeff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(10),
      Q => data0(4),
      R => '0'
    );
\coeff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(11),
      Q => data0(5),
      R => '0'
    );
\coeff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(12),
      Q => data0(6),
      R => '0'
    );
\coeff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(13),
      Q => data0(7),
      R => '0'
    );
\coeff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(14),
      Q => data0(8),
      R => '0'
    );
\coeff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(15),
      Q => data0(9),
      R => '0'
    );
\coeff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(16),
      Q => data0(10),
      R => '0'
    );
\coeff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(17),
      Q => data0(11),
      R => '0'
    );
\coeff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(18),
      Q => data0(12),
      R => '0'
    );
\coeff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(1),
      Q => \coeff_reg_n_0_[1]\,
      R => '0'
    );
\coeff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(2),
      Q => \coeff_reg_n_0_[2]\,
      R => '0'
    );
\coeff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(3),
      Q => \coeff_reg_n_0_[3]\,
      R => '0'
    );
\coeff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(4),
      Q => \coeff_reg_n_0_[4]\,
      R => '0'
    );
\coeff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(5),
      Q => \coeff_reg_n_0_[5]\,
      R => '0'
    );
\coeff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(6),
      Q => data0(0),
      R => '0'
    );
\coeff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(7),
      Q => data0(1),
      R => '0'
    );
\coeff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(8),
      Q => data0(2),
      R => '0'
    );
\coeff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(9),
      Q => data0(3),
      R => '0'
    );
\done_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => fsm(1),
      I1 => fsm(2),
      I2 => fsm(0),
      O => done
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => done,
      Q => done_reg_n_0,
      R => SR(0)
    );
\phy_txeq_fsm[10]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fsm(1),
      I1 => fsm(2),
      O => phy_txeq_fsm(1)
    );
\phy_txeq_fsm[11]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fsm(2),
      I1 => fsm(1),
      O => phy_txeq_fsm(2)
    );
\phy_txeq_fsm[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => fsm(1),
      I1 => fsm(2),
      I2 => fsm(0),
      O => phy_txeq_fsm(0)
    );
\preset[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA8F"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[10]_i_1_n_0\
    );
\preset[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA8B"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[11]_i_1_n_0\
    );
\preset[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1754"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(1),
      I3 => preset_r(0),
      O => \preset[12]_i_1_n_0\
    );
\preset[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC83"
    )
        port map (
      I0 => preset_r(0),
      I1 => preset_r(3),
      I2 => preset_r(1),
      I3 => preset_r(2),
      O => \preset[15]_i_1_n_0\
    );
\preset[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(0),
      I2 => preset_r(2),
      O => \preset[16]_i_1_n_0\
    );
\preset[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E8AD"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(1),
      I2 => preset_r(2),
      I3 => preset_r(0),
      O => \preset[17]_i_1_n_0\
    );
\preset[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0402"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[1]_i_1_n_0\
    );
\preset[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[2]_i_1_n_0\
    );
\preset[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4462"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[3]_i_1_n_0\
    );
\preset[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0548"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(1),
      I2 => preset_r(2),
      I3 => preset_r(0),
      O => \preset[7]_i_1_n_0\
    );
\preset[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAEB"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(0),
      I2 => preset_r(1),
      I3 => preset_r(2),
      O => \preset[8]_i_1_n_0\
    );
\preset[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E8CB"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[9]_i_1_n_0\
    );
\preset_done_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm(2),
      I1 => fsm(0),
      I2 => fsm(1),
      O => preset
    );
preset_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => preset,
      Q => data1(2),
      R => SR(0)
    );
\preset_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[10]_i_1_n_0\,
      Q => \preset_reg_n_0_[10]\,
      S => SR(0)
    );
\preset_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[11]_i_1_n_0\,
      Q => \preset_reg_n_0_[11]\,
      S => SR(0)
    );
\preset_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[12]_i_1_n_0\,
      Q => \preset_reg_n_0_[12]\,
      R => SR(0)
    );
\preset_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[15]_i_1_n_0\,
      Q => \preset_reg_n_0_[15]\,
      S => SR(0)
    );
\preset_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[16]_i_1_n_0\,
      Q => \preset_reg_n_0_[16]\,
      R => SR(0)
    );
\preset_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[17]_i_1_n_0\,
      Q => \preset_reg_n_0_[17]\,
      S => SR(0)
    );
\preset_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[1]_i_1_n_0\,
      Q => \preset_reg_n_0_[1]\,
      R => SR(0)
    );
\preset_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[2]_i_1_n_0\,
      Q => \preset_reg_n_0_[2]\,
      R => SR(0)
    );
\preset_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[3]_i_1_n_0\,
      Q => \preset_reg_n_0_[3]\,
      R => SR(0)
    );
\preset_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[7]_i_1_n_0\,
      Q => \preset_reg_n_0_[7]\,
      R => SR(0)
    );
\preset_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[8]_i_1_n_0\,
      Q => \preset_reg_n_0_[8]\,
      S => SR(0)
    );
\preset_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[9]_i_1_n_0\,
      Q => \preset_reg_n_0_[9]\,
      S => SR(0)
    );
sync_coeff: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_249\
     port map (
      CLK_PCLK => CLK_PCLK,
      D(6 downto 0) => p_1_in(18 downto 12),
      Q(2 downto 1) => data0(12 downto 11),
      Q(0) => data0(6),
      \coeff_reg[12]\ => \coeff[12]_i_2__3_n_0\,
      \coeff_reg[13]\ => \coeff[13]_i_2__2_n_0\,
      \coeff_reg[14]\ => \coeff[14]_i_2__3_n_0\,
      \coeff_reg[15]\ => \coeff[15]_i_2__3_n_0\,
      \coeff_reg[16]\ => \coeff[16]_i_2__3_n_0\,
      \coeff_reg[17]\ => \coeff[17]_i_2__2_n_0\,
      \coeff_reg[17]_0\ => \coeff[17]_i_3__3_n_0\,
      \coeff_reg[18]\ => \coeff[18]_i_3__2_n_0\,
      \coeff_reg[18]_0\(1 downto 0) => fsm(1 downto 0),
      \coeff_reg[18]_1\(0) => D(0),
      pipe_tx_eqdeemph(5 downto 0) => pipe_tx_eqdeemph(5 downto 0)
    );
sync_ctrl: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_250
     port map (
      CLK_PCLK => CLK_PCLK,
      D(2 downto 0) => \fsm__0\(2 downto 0),
      E(0) => sync_ctrl_n_3,
      \FSM_sequential_fsm_reg[0]\ => \FSM_sequential_fsm[0]_i_2__4_n_0\,
      Q(2 downto 0) => fsm(2 downto 0),
      \coeff_cnt_reg[0]\(0) => coeff_cnt(0),
      \coeff_cnt_reg[0]_0\(0) => \coeff_cnt_reg_n_0_[0]\,
      \coeff_reg[0]\(0) => D(0),
      data1(0) => data1(2),
      phy_txeq_ctrl(1 downto 0) => phy_txeq_ctrl(1 downto 0)
    );
sync_preset: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_251\
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(3 downto 0) => phy_txeq_preset(3 downto 0),
      preset_r(3 downto 0) => preset_r(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_txeq_14 is
  port (
    txprecursor_in : out STD_LOGIC_VECTOR ( 4 downto 0 );
    txmaincursor_in : out STD_LOGIC_VECTOR ( 6 downto 0 );
    txpostcursor_in : out STD_LOGIC_VECTOR ( 4 downto 0 );
    PHY_TXEQ_DONE : out STD_LOGIC_VECTOR ( 0 to 0 );
    phy_txeq_fsm : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_tx_eqcoeff : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    phy_txeq_ctrl : in STD_LOGIC_VECTOR ( 1 downto 0 );
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_txeq_14 : entity is "pcie3_ultrascale_7038_phy_txeq";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_txeq_14;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_txeq_14 is
  signal \FSM_sequential_fsm[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \TXEQ_PRECURSOR[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \coeff[10]_i_2__2_n_0\ : STD_LOGIC;
  signal \coeff[11]_i_2__2_n_0\ : STD_LOGIC;
  signal \coeff[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \coeff[13]_i_2__3_n_0\ : STD_LOGIC;
  signal \coeff[14]_i_2__2_n_0\ : STD_LOGIC;
  signal \coeff[15]_i_2__2_n_0\ : STD_LOGIC;
  signal \coeff[16]_i_2__2_n_0\ : STD_LOGIC;
  signal \coeff[17]_i_2__3_n_0\ : STD_LOGIC;
  signal \coeff[17]_i_3__2_n_0\ : STD_LOGIC;
  signal \coeff[18]_i_3__3_n_0\ : STD_LOGIC;
  signal \coeff[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \coeff[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \coeff[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \coeff[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \coeff[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \coeff[9]_i_2__2_n_0\ : STD_LOGIC;
  signal coeff_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \coeff_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \coeff_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[0]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[1]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[2]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[3]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[4]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[5]\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal data1 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal done : STD_LOGIC;
  signal done_reg_n_0 : STD_LOGIC;
  signal fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \fsm__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal preset : STD_LOGIC;
  signal \preset[10]_i_1_n_0\ : STD_LOGIC;
  signal \preset[11]_i_1_n_0\ : STD_LOGIC;
  signal \preset[12]_i_1_n_0\ : STD_LOGIC;
  signal \preset[15]_i_1_n_0\ : STD_LOGIC;
  signal \preset[16]_i_1_n_0\ : STD_LOGIC;
  signal \preset[17]_i_1_n_0\ : STD_LOGIC;
  signal \preset[1]_i_1_n_0\ : STD_LOGIC;
  signal \preset[2]_i_1_n_0\ : STD_LOGIC;
  signal \preset[3]_i_1_n_0\ : STD_LOGIC;
  signal \preset[7]_i_1_n_0\ : STD_LOGIC;
  signal \preset[8]_i_1_n_0\ : STD_LOGIC;
  signal \preset[9]_i_1_n_0\ : STD_LOGIC;
  signal preset_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \preset_reg_n_0_[10]\ : STD_LOGIC;
  signal \preset_reg_n_0_[11]\ : STD_LOGIC;
  signal \preset_reg_n_0_[12]\ : STD_LOGIC;
  signal \preset_reg_n_0_[15]\ : STD_LOGIC;
  signal \preset_reg_n_0_[16]\ : STD_LOGIC;
  signal \preset_reg_n_0_[17]\ : STD_LOGIC;
  signal \preset_reg_n_0_[1]\ : STD_LOGIC;
  signal \preset_reg_n_0_[2]\ : STD_LOGIC;
  signal \preset_reg_n_0_[3]\ : STD_LOGIC;
  signal \preset_reg_n_0_[7]\ : STD_LOGIC;
  signal \preset_reg_n_0_[8]\ : STD_LOGIC;
  signal \preset_reg_n_0_[9]\ : STD_LOGIC;
  signal sync_ctrl_n_3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_fsm[0]_i_2__3\ : label is "soft_lutpair62";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_reg[0]\ : label is "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_reg[1]\ : label is "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_reg[2]\ : label is "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000";
  attribute SOFT_HLUTNM of \coeff[13]_i_2__3\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \coeff[17]_i_2__3\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \coeff[18]_i_3__3\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \coeff[8]_i_2__2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \coeff_cnt[1]_i_1__3\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \done_i_1__10\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \phy_txeq_fsm[12]_INST_0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \phy_txeq_fsm[13]_INST_0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \phy_txeq_fsm[14]_INST_0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \preset[10]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \preset[11]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \preset[12]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \preset[15]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \preset[16]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \preset[17]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \preset[1]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \preset[2]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \preset[3]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \preset[7]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \preset[8]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \preset[9]_i_1\ : label is "soft_lutpair65";
begin
\FSM_sequential_fsm[0]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \coeff_cnt_reg_n_0_[0]\,
      I1 => \coeff_cnt_reg_n_0_[1]\,
      I2 => fsm(2),
      I3 => fsm(1),
      O => \FSM_sequential_fsm[0]_i_2__3_n_0\
    );
\FSM_sequential_fsm_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \fsm__0\(0),
      Q => fsm(0),
      R => SR(0)
    );
\FSM_sequential_fsm_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \fsm__0\(1),
      Q => fsm(1),
      R => SR(0)
    );
\FSM_sequential_fsm_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \fsm__0\(2),
      Q => fsm(2),
      R => SR(0)
    );
TXEQ_DONE_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => done_reg_n_0,
      Q => PHY_TXEQ_DONE(0),
      R => SR(0)
    );
\TXEQ_MAINCURSOR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__2_n_0\,
      D => data0(0),
      Q => txmaincursor_in(0),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__2_n_0\,
      D => data0(1),
      Q => txmaincursor_in(1),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__2_n_0\,
      D => data0(2),
      Q => txmaincursor_in(2),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__2_n_0\,
      D => data0(3),
      Q => txmaincursor_in(3),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__2_n_0\,
      D => data0(4),
      Q => txmaincursor_in(4),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__2_n_0\,
      D => data0(5),
      Q => txmaincursor_in(5),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__2_n_0\,
      D => data0(6),
      Q => txmaincursor_in(6),
      R => '0'
    );
\TXEQ_NEW_COEFF_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__2_n_0\,
      D => data0(12),
      Q => pipe_tx_eqcoeff(1),
      R => '0'
    );
\TXEQ_NEW_COEFF_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__2_n_0\,
      D => \coeff_reg_n_0_[5]\,
      Q => pipe_tx_eqcoeff(0),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__2_n_0\,
      D => data0(7),
      Q => txpostcursor_in(0),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__2_n_0\,
      D => data0(8),
      Q => txpostcursor_in(1),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__2_n_0\,
      D => data0(9),
      Q => txpostcursor_in(2),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__2_n_0\,
      D => data0(10),
      Q => txpostcursor_in(3),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__2_n_0\,
      D => data0(11),
      Q => txpostcursor_in(4),
      R => '0'
    );
\TXEQ_PRECURSOR[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => fsm(0),
      I1 => fsm(2),
      I2 => fsm(1),
      I3 => D(0),
      O => \TXEQ_PRECURSOR[0]_i_1__2_n_0\
    );
\TXEQ_PRECURSOR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__2_n_0\,
      D => \coeff_reg_n_0_[0]\,
      Q => txprecursor_in(0),
      R => '0'
    );
\TXEQ_PRECURSOR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__2_n_0\,
      D => \coeff_reg_n_0_[1]\,
      Q => txprecursor_in(1),
      R => '0'
    );
\TXEQ_PRECURSOR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__2_n_0\,
      D => \coeff_reg_n_0_[2]\,
      Q => txprecursor_in(2),
      R => '0'
    );
\TXEQ_PRECURSOR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__2_n_0\,
      D => \coeff_reg_n_0_[3]\,
      Q => txprecursor_in(3),
      R => '0'
    );
\TXEQ_PRECURSOR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__2_n_0\,
      D => \coeff_reg_n_0_[4]\,
      Q => txprecursor_in(4),
      R => '0'
    );
\coeff[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => data0(1),
      I1 => \coeff[17]_i_2__3_n_0\,
      I2 => data0(0),
      I3 => \coeff[18]_i_3__3_n_0\,
      O => p_1_in(0)
    );
\coeff[10]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__3_n_0\,
      I1 => data0(10),
      I2 => \coeff[17]_i_2__3_n_0\,
      I3 => data0(11),
      I4 => \coeff[10]_i_2__2_n_0\,
      O => p_1_in(10)
    );
\coeff[10]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(3),
      I1 => \preset_reg_n_0_[10]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[10]_i_2__2_n_0\
    );
\coeff[11]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__3_n_0\,
      I1 => data0(11),
      I2 => \coeff[17]_i_2__3_n_0\,
      I3 => data0(12),
      I4 => \coeff[11]_i_2__2_n_0\,
      O => p_1_in(11)
    );
\coeff[11]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(4),
      I1 => \preset_reg_n_0_[11]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[11]_i_2__2_n_0\
    );
\coeff[12]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(5),
      I1 => \preset_reg_n_0_[12]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[12]_i_2__2_n_0\
    );
\coeff[13]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => fsm(0),
      I1 => fsm(1),
      I2 => D(0),
      O => \coeff[13]_i_2__3_n_0\
    );
\coeff[14]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(7),
      I1 => \preset_reg_n_0_[16]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[14]_i_2__2_n_0\
    );
\coeff[15]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(8),
      I1 => \preset_reg_n_0_[15]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[15]_i_2__2_n_0\
    );
\coeff[16]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(9),
      I1 => \preset_reg_n_0_[16]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[16]_i_2__2_n_0\
    );
\coeff[17]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => fsm(0),
      I1 => D(0),
      I2 => fsm(1),
      I3 => \coeff_cnt_reg_n_0_[0]\,
      I4 => \coeff_cnt_reg_n_0_[1]\,
      O => \coeff[17]_i_2__3_n_0\
    );
\coeff[17]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(10),
      I1 => \preset_reg_n_0_[17]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[17]_i_3__2_n_0\
    );
\coeff[18]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44440444"
    )
        port map (
      I0 => fsm(0),
      I1 => D(0),
      I2 => fsm(1),
      I3 => \coeff_cnt_reg_n_0_[0]\,
      I4 => \coeff_cnt_reg_n_0_[1]\,
      O => \coeff[18]_i_3__3_n_0\
    );
\coeff[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__3_n_0\,
      I1 => data0(1),
      I2 => \coeff[17]_i_2__3_n_0\,
      I3 => data0(2),
      I4 => \coeff[1]_i_2__2_n_0\,
      O => p_1_in(1)
    );
\coeff[1]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \coeff_reg_n_0_[0]\,
      I1 => \preset_reg_n_0_[1]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[1]_i_2__2_n_0\
    );
\coeff[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__3_n_0\,
      I1 => data0(2),
      I2 => \coeff[17]_i_2__3_n_0\,
      I3 => data0(3),
      I4 => \coeff[2]_i_2__2_n_0\,
      O => p_1_in(2)
    );
\coeff[2]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \coeff_reg_n_0_[1]\,
      I1 => \preset_reg_n_0_[2]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[2]_i_2__2_n_0\
    );
\coeff[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__3_n_0\,
      I1 => data0(3),
      I2 => \coeff[17]_i_2__3_n_0\,
      I3 => data0(4),
      I4 => \coeff[3]_i_2__2_n_0\,
      O => p_1_in(3)
    );
\coeff[3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \coeff_reg_n_0_[2]\,
      I1 => \preset_reg_n_0_[3]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[3]_i_2__2_n_0\
    );
\coeff[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \coeff[18]_i_3__3_n_0\,
      I1 => data0(4),
      I2 => \coeff[17]_i_2__3_n_0\,
      I3 => data0(5),
      I4 => \coeff_reg_n_0_[3]\,
      I5 => \coeff[13]_i_2__3_n_0\,
      O => p_1_in(4)
    );
\coeff[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \coeff[18]_i_3__3_n_0\,
      I1 => data0(5),
      I2 => \coeff[17]_i_2__3_n_0\,
      I3 => data0(6),
      I4 => \coeff_reg_n_0_[4]\,
      I5 => \coeff[13]_i_2__3_n_0\,
      O => p_1_in(5)
    );
\coeff[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \coeff[18]_i_3__3_n_0\,
      I1 => data0(6),
      I2 => \coeff[17]_i_2__3_n_0\,
      I3 => data0(7),
      I4 => \coeff_reg_n_0_[5]\,
      I5 => \coeff[13]_i_2__3_n_0\,
      O => p_1_in(6)
    );
\coeff[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__3_n_0\,
      I1 => data0(7),
      I2 => \coeff[17]_i_2__3_n_0\,
      I3 => data0(8),
      I4 => \coeff[7]_i_2__2_n_0\,
      O => p_1_in(7)
    );
\coeff[7]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(0),
      I1 => \preset_reg_n_0_[7]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[7]_i_2__2_n_0\
    );
\coeff[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__3_n_0\,
      I1 => data0(8),
      I2 => \coeff[17]_i_2__3_n_0\,
      I3 => data0(9),
      I4 => \coeff[8]_i_2__2_n_0\,
      O => p_1_in(8)
    );
\coeff[8]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(1),
      I1 => \preset_reg_n_0_[8]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[8]_i_2__2_n_0\
    );
\coeff[9]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__3_n_0\,
      I1 => data0(9),
      I2 => \coeff[17]_i_2__3_n_0\,
      I3 => data0(10),
      I4 => \coeff[9]_i_2__2_n_0\,
      O => p_1_in(9)
    );
\coeff[9]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(2),
      I1 => \preset_reg_n_0_[9]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[9]_i_2__2_n_0\
    );
\coeff_cnt[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040400"
    )
        port map (
      I0 => fsm(0),
      I1 => fsm(1),
      I2 => fsm(2),
      I3 => \coeff_cnt_reg_n_0_[1]\,
      I4 => \coeff_cnt_reg_n_0_[0]\,
      O => coeff_cnt(1)
    );
\coeff_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => coeff_cnt(0),
      Q => \coeff_cnt_reg_n_0_[0]\,
      R => SR(0)
    );
\coeff_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => coeff_cnt(1),
      Q => \coeff_cnt_reg_n_0_[1]\,
      R => SR(0)
    );
\coeff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(0),
      Q => \coeff_reg_n_0_[0]\,
      R => '0'
    );
\coeff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(10),
      Q => data0(4),
      R => '0'
    );
\coeff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(11),
      Q => data0(5),
      R => '0'
    );
\coeff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(12),
      Q => data0(6),
      R => '0'
    );
\coeff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(13),
      Q => data0(7),
      R => '0'
    );
\coeff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(14),
      Q => data0(8),
      R => '0'
    );
\coeff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(15),
      Q => data0(9),
      R => '0'
    );
\coeff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(16),
      Q => data0(10),
      R => '0'
    );
\coeff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(17),
      Q => data0(11),
      R => '0'
    );
\coeff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(18),
      Q => data0(12),
      R => '0'
    );
\coeff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(1),
      Q => \coeff_reg_n_0_[1]\,
      R => '0'
    );
\coeff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(2),
      Q => \coeff_reg_n_0_[2]\,
      R => '0'
    );
\coeff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(3),
      Q => \coeff_reg_n_0_[3]\,
      R => '0'
    );
\coeff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(4),
      Q => \coeff_reg_n_0_[4]\,
      R => '0'
    );
\coeff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(5),
      Q => \coeff_reg_n_0_[5]\,
      R => '0'
    );
\coeff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(6),
      Q => data0(0),
      R => '0'
    );
\coeff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(7),
      Q => data0(1),
      R => '0'
    );
\coeff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(8),
      Q => data0(2),
      R => '0'
    );
\coeff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(9),
      Q => data0(3),
      R => '0'
    );
\done_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => fsm(1),
      I1 => fsm(2),
      I2 => fsm(0),
      O => done
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => done,
      Q => done_reg_n_0,
      R => SR(0)
    );
\phy_txeq_fsm[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => fsm(1),
      I1 => fsm(2),
      I2 => fsm(0),
      O => phy_txeq_fsm(0)
    );
\phy_txeq_fsm[13]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fsm(1),
      I1 => fsm(2),
      O => phy_txeq_fsm(1)
    );
\phy_txeq_fsm[14]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fsm(2),
      I1 => fsm(1),
      O => phy_txeq_fsm(2)
    );
\preset[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA8F"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[10]_i_1_n_0\
    );
\preset[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA8B"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[11]_i_1_n_0\
    );
\preset[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1754"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(1),
      I3 => preset_r(0),
      O => \preset[12]_i_1_n_0\
    );
\preset[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC83"
    )
        port map (
      I0 => preset_r(0),
      I1 => preset_r(3),
      I2 => preset_r(1),
      I3 => preset_r(2),
      O => \preset[15]_i_1_n_0\
    );
\preset[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(0),
      I2 => preset_r(2),
      O => \preset[16]_i_1_n_0\
    );
\preset[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E8AD"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(1),
      I2 => preset_r(2),
      I3 => preset_r(0),
      O => \preset[17]_i_1_n_0\
    );
\preset[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0402"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[1]_i_1_n_0\
    );
\preset[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[2]_i_1_n_0\
    );
\preset[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4462"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[3]_i_1_n_0\
    );
\preset[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0548"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(1),
      I2 => preset_r(2),
      I3 => preset_r(0),
      O => \preset[7]_i_1_n_0\
    );
\preset[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAEB"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(0),
      I2 => preset_r(1),
      I3 => preset_r(2),
      O => \preset[8]_i_1_n_0\
    );
\preset[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E8CB"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[9]_i_1_n_0\
    );
\preset_done_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm(2),
      I1 => fsm(0),
      I2 => fsm(1),
      O => preset
    );
preset_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => preset,
      Q => data1(2),
      R => SR(0)
    );
\preset_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[10]_i_1_n_0\,
      Q => \preset_reg_n_0_[10]\,
      S => SR(0)
    );
\preset_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[11]_i_1_n_0\,
      Q => \preset_reg_n_0_[11]\,
      S => SR(0)
    );
\preset_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[12]_i_1_n_0\,
      Q => \preset_reg_n_0_[12]\,
      R => SR(0)
    );
\preset_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[15]_i_1_n_0\,
      Q => \preset_reg_n_0_[15]\,
      S => SR(0)
    );
\preset_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[16]_i_1_n_0\,
      Q => \preset_reg_n_0_[16]\,
      R => SR(0)
    );
\preset_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[17]_i_1_n_0\,
      Q => \preset_reg_n_0_[17]\,
      S => SR(0)
    );
\preset_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[1]_i_1_n_0\,
      Q => \preset_reg_n_0_[1]\,
      R => SR(0)
    );
\preset_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[2]_i_1_n_0\,
      Q => \preset_reg_n_0_[2]\,
      R => SR(0)
    );
\preset_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[3]_i_1_n_0\,
      Q => \preset_reg_n_0_[3]\,
      R => SR(0)
    );
\preset_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[7]_i_1_n_0\,
      Q => \preset_reg_n_0_[7]\,
      R => SR(0)
    );
\preset_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[8]_i_1_n_0\,
      Q => \preset_reg_n_0_[8]\,
      S => SR(0)
    );
\preset_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[9]_i_1_n_0\,
      Q => \preset_reg_n_0_[9]\,
      S => SR(0)
    );
sync_coeff: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_208\
     port map (
      CLK_PCLK => CLK_PCLK,
      D(6 downto 0) => p_1_in(18 downto 12),
      Q(2 downto 1) => data0(12 downto 11),
      Q(0) => data0(6),
      \coeff_reg[12]\ => \coeff[12]_i_2__2_n_0\,
      \coeff_reg[13]\ => \coeff[13]_i_2__3_n_0\,
      \coeff_reg[14]\ => \coeff[14]_i_2__2_n_0\,
      \coeff_reg[15]\ => \coeff[15]_i_2__2_n_0\,
      \coeff_reg[16]\ => \coeff[16]_i_2__2_n_0\,
      \coeff_reg[17]\ => \coeff[17]_i_2__3_n_0\,
      \coeff_reg[17]_0\ => \coeff[17]_i_3__2_n_0\,
      \coeff_reg[18]\ => \coeff[18]_i_3__3_n_0\,
      \coeff_reg[18]_0\(1 downto 0) => fsm(1 downto 0),
      \coeff_reg[18]_1\(0) => D(0),
      pipe_tx_eqdeemph(5 downto 0) => pipe_tx_eqdeemph(5 downto 0)
    );
sync_ctrl: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_209
     port map (
      CLK_PCLK => CLK_PCLK,
      D(2 downto 0) => \fsm__0\(2 downto 0),
      E(0) => sync_ctrl_n_3,
      \FSM_sequential_fsm_reg[0]\ => \FSM_sequential_fsm[0]_i_2__3_n_0\,
      Q(2 downto 0) => fsm(2 downto 0),
      \coeff_cnt_reg[0]\(0) => coeff_cnt(0),
      \coeff_cnt_reg[0]_0\(0) => \coeff_cnt_reg_n_0_[0]\,
      \coeff_reg[0]\(0) => D(0),
      data1(0) => data1(2),
      phy_txeq_ctrl(1 downto 0) => phy_txeq_ctrl(1 downto 0)
    );
sync_preset: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_210\
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(3 downto 0) => phy_txeq_preset(3 downto 0),
      preset_r(3 downto 0) => preset_r(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_txeq_16 is
  port (
    txprecursor_in : out STD_LOGIC_VECTOR ( 4 downto 0 );
    txmaincursor_in : out STD_LOGIC_VECTOR ( 6 downto 0 );
    txpostcursor_in : out STD_LOGIC_VECTOR ( 4 downto 0 );
    PHY_TXEQ_DONE : out STD_LOGIC_VECTOR ( 0 to 0 );
    phy_txeq_fsm : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_tx_eqcoeff : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    phy_txeq_ctrl : in STD_LOGIC_VECTOR ( 1 downto 0 );
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_txeq_16 : entity is "pcie3_ultrascale_7038_phy_txeq";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_txeq_16;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_txeq_16 is
  signal \FSM_sequential_fsm[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \TXEQ_PRECURSOR[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \coeff[10]_i_2__1_n_0\ : STD_LOGIC;
  signal \coeff[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \coeff[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \coeff[13]_i_2__4_n_0\ : STD_LOGIC;
  signal \coeff[14]_i_2__1_n_0\ : STD_LOGIC;
  signal \coeff[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \coeff[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \coeff[17]_i_2__4_n_0\ : STD_LOGIC;
  signal \coeff[17]_i_3__1_n_0\ : STD_LOGIC;
  signal \coeff[18]_i_3__4_n_0\ : STD_LOGIC;
  signal \coeff[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \coeff[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \coeff[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \coeff[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \coeff[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \coeff[9]_i_2__1_n_0\ : STD_LOGIC;
  signal coeff_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \coeff_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \coeff_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[0]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[1]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[2]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[3]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[4]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[5]\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal data1 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal done : STD_LOGIC;
  signal done_reg_n_0 : STD_LOGIC;
  signal fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \fsm__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal preset : STD_LOGIC;
  signal \preset[10]_i_1_n_0\ : STD_LOGIC;
  signal \preset[11]_i_1_n_0\ : STD_LOGIC;
  signal \preset[12]_i_1_n_0\ : STD_LOGIC;
  signal \preset[15]_i_1_n_0\ : STD_LOGIC;
  signal \preset[16]_i_1_n_0\ : STD_LOGIC;
  signal \preset[17]_i_1_n_0\ : STD_LOGIC;
  signal \preset[1]_i_1_n_0\ : STD_LOGIC;
  signal \preset[2]_i_1_n_0\ : STD_LOGIC;
  signal \preset[3]_i_1_n_0\ : STD_LOGIC;
  signal \preset[7]_i_1_n_0\ : STD_LOGIC;
  signal \preset[8]_i_1_n_0\ : STD_LOGIC;
  signal \preset[9]_i_1_n_0\ : STD_LOGIC;
  signal preset_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \preset_reg_n_0_[10]\ : STD_LOGIC;
  signal \preset_reg_n_0_[11]\ : STD_LOGIC;
  signal \preset_reg_n_0_[12]\ : STD_LOGIC;
  signal \preset_reg_n_0_[15]\ : STD_LOGIC;
  signal \preset_reg_n_0_[16]\ : STD_LOGIC;
  signal \preset_reg_n_0_[17]\ : STD_LOGIC;
  signal \preset_reg_n_0_[1]\ : STD_LOGIC;
  signal \preset_reg_n_0_[2]\ : STD_LOGIC;
  signal \preset_reg_n_0_[3]\ : STD_LOGIC;
  signal \preset_reg_n_0_[7]\ : STD_LOGIC;
  signal \preset_reg_n_0_[8]\ : STD_LOGIC;
  signal \preset_reg_n_0_[9]\ : STD_LOGIC;
  signal sync_ctrl_n_3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_fsm[0]_i_2__2\ : label is "soft_lutpair75";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_reg[0]\ : label is "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_reg[1]\ : label is "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_reg[2]\ : label is "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000";
  attribute SOFT_HLUTNM of \coeff[13]_i_2__4\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \coeff[17]_i_2__4\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \coeff[18]_i_3__4\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \coeff[8]_i_2__1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \coeff_cnt[1]_i_1__2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \done_i_1__9\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \phy_txeq_fsm[15]_INST_0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \phy_txeq_fsm[16]_INST_0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \phy_txeq_fsm[17]_INST_0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \preset[10]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \preset[11]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \preset[12]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \preset[15]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \preset[16]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \preset[17]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \preset[1]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \preset[2]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \preset[3]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \preset[7]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \preset[8]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \preset[9]_i_1\ : label is "soft_lutpair78";
begin
\FSM_sequential_fsm[0]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \coeff_cnt_reg_n_0_[0]\,
      I1 => \coeff_cnt_reg_n_0_[1]\,
      I2 => fsm(2),
      I3 => fsm(1),
      O => \FSM_sequential_fsm[0]_i_2__2_n_0\
    );
\FSM_sequential_fsm_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \fsm__0\(0),
      Q => fsm(0),
      R => SR(0)
    );
\FSM_sequential_fsm_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \fsm__0\(1),
      Q => fsm(1),
      R => SR(0)
    );
\FSM_sequential_fsm_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \fsm__0\(2),
      Q => fsm(2),
      R => SR(0)
    );
TXEQ_DONE_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => done_reg_n_0,
      Q => PHY_TXEQ_DONE(0),
      R => SR(0)
    );
\TXEQ_MAINCURSOR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__1_n_0\,
      D => data0(0),
      Q => txmaincursor_in(0),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__1_n_0\,
      D => data0(1),
      Q => txmaincursor_in(1),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__1_n_0\,
      D => data0(2),
      Q => txmaincursor_in(2),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__1_n_0\,
      D => data0(3),
      Q => txmaincursor_in(3),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__1_n_0\,
      D => data0(4),
      Q => txmaincursor_in(4),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__1_n_0\,
      D => data0(5),
      Q => txmaincursor_in(5),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__1_n_0\,
      D => data0(6),
      Q => txmaincursor_in(6),
      R => '0'
    );
\TXEQ_NEW_COEFF_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__1_n_0\,
      D => data0(12),
      Q => pipe_tx_eqcoeff(1),
      R => '0'
    );
\TXEQ_NEW_COEFF_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__1_n_0\,
      D => \coeff_reg_n_0_[5]\,
      Q => pipe_tx_eqcoeff(0),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__1_n_0\,
      D => data0(7),
      Q => txpostcursor_in(0),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__1_n_0\,
      D => data0(8),
      Q => txpostcursor_in(1),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__1_n_0\,
      D => data0(9),
      Q => txpostcursor_in(2),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__1_n_0\,
      D => data0(10),
      Q => txpostcursor_in(3),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__1_n_0\,
      D => data0(11),
      Q => txpostcursor_in(4),
      R => '0'
    );
\TXEQ_PRECURSOR[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => fsm(0),
      I1 => fsm(2),
      I2 => fsm(1),
      I3 => D(0),
      O => \TXEQ_PRECURSOR[0]_i_1__1_n_0\
    );
\TXEQ_PRECURSOR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__1_n_0\,
      D => \coeff_reg_n_0_[0]\,
      Q => txprecursor_in(0),
      R => '0'
    );
\TXEQ_PRECURSOR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__1_n_0\,
      D => \coeff_reg_n_0_[1]\,
      Q => txprecursor_in(1),
      R => '0'
    );
\TXEQ_PRECURSOR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__1_n_0\,
      D => \coeff_reg_n_0_[2]\,
      Q => txprecursor_in(2),
      R => '0'
    );
\TXEQ_PRECURSOR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__1_n_0\,
      D => \coeff_reg_n_0_[3]\,
      Q => txprecursor_in(3),
      R => '0'
    );
\TXEQ_PRECURSOR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__1_n_0\,
      D => \coeff_reg_n_0_[4]\,
      Q => txprecursor_in(4),
      R => '0'
    );
\coeff[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => data0(1),
      I1 => \coeff[17]_i_2__4_n_0\,
      I2 => data0(0),
      I3 => \coeff[18]_i_3__4_n_0\,
      O => p_1_in(0)
    );
\coeff[10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__4_n_0\,
      I1 => data0(10),
      I2 => \coeff[17]_i_2__4_n_0\,
      I3 => data0(11),
      I4 => \coeff[10]_i_2__1_n_0\,
      O => p_1_in(10)
    );
\coeff[10]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(3),
      I1 => \preset_reg_n_0_[10]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[10]_i_2__1_n_0\
    );
\coeff[11]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__4_n_0\,
      I1 => data0(11),
      I2 => \coeff[17]_i_2__4_n_0\,
      I3 => data0(12),
      I4 => \coeff[11]_i_2__1_n_0\,
      O => p_1_in(11)
    );
\coeff[11]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(4),
      I1 => \preset_reg_n_0_[11]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[11]_i_2__1_n_0\
    );
\coeff[12]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(5),
      I1 => \preset_reg_n_0_[12]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[12]_i_2__1_n_0\
    );
\coeff[13]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => fsm(0),
      I1 => fsm(1),
      I2 => D(0),
      O => \coeff[13]_i_2__4_n_0\
    );
\coeff[14]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(7),
      I1 => \preset_reg_n_0_[16]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[14]_i_2__1_n_0\
    );
\coeff[15]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(8),
      I1 => \preset_reg_n_0_[15]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[15]_i_2__1_n_0\
    );
\coeff[16]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(9),
      I1 => \preset_reg_n_0_[16]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[16]_i_2__1_n_0\
    );
\coeff[17]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => fsm(0),
      I1 => D(0),
      I2 => fsm(1),
      I3 => \coeff_cnt_reg_n_0_[0]\,
      I4 => \coeff_cnt_reg_n_0_[1]\,
      O => \coeff[17]_i_2__4_n_0\
    );
\coeff[17]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(10),
      I1 => \preset_reg_n_0_[17]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[17]_i_3__1_n_0\
    );
\coeff[18]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44440444"
    )
        port map (
      I0 => fsm(0),
      I1 => D(0),
      I2 => fsm(1),
      I3 => \coeff_cnt_reg_n_0_[0]\,
      I4 => \coeff_cnt_reg_n_0_[1]\,
      O => \coeff[18]_i_3__4_n_0\
    );
\coeff[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__4_n_0\,
      I1 => data0(1),
      I2 => \coeff[17]_i_2__4_n_0\,
      I3 => data0(2),
      I4 => \coeff[1]_i_2__1_n_0\,
      O => p_1_in(1)
    );
\coeff[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \coeff_reg_n_0_[0]\,
      I1 => \preset_reg_n_0_[1]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[1]_i_2__1_n_0\
    );
\coeff[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__4_n_0\,
      I1 => data0(2),
      I2 => \coeff[17]_i_2__4_n_0\,
      I3 => data0(3),
      I4 => \coeff[2]_i_2__1_n_0\,
      O => p_1_in(2)
    );
\coeff[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \coeff_reg_n_0_[1]\,
      I1 => \preset_reg_n_0_[2]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[2]_i_2__1_n_0\
    );
\coeff[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__4_n_0\,
      I1 => data0(3),
      I2 => \coeff[17]_i_2__4_n_0\,
      I3 => data0(4),
      I4 => \coeff[3]_i_2__1_n_0\,
      O => p_1_in(3)
    );
\coeff[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \coeff_reg_n_0_[2]\,
      I1 => \preset_reg_n_0_[3]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[3]_i_2__1_n_0\
    );
\coeff[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \coeff[18]_i_3__4_n_0\,
      I1 => data0(4),
      I2 => \coeff[17]_i_2__4_n_0\,
      I3 => data0(5),
      I4 => \coeff_reg_n_0_[3]\,
      I5 => \coeff[13]_i_2__4_n_0\,
      O => p_1_in(4)
    );
\coeff[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \coeff[18]_i_3__4_n_0\,
      I1 => data0(5),
      I2 => \coeff[17]_i_2__4_n_0\,
      I3 => data0(6),
      I4 => \coeff_reg_n_0_[4]\,
      I5 => \coeff[13]_i_2__4_n_0\,
      O => p_1_in(5)
    );
\coeff[6]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \coeff[18]_i_3__4_n_0\,
      I1 => data0(6),
      I2 => \coeff[17]_i_2__4_n_0\,
      I3 => data0(7),
      I4 => \coeff_reg_n_0_[5]\,
      I5 => \coeff[13]_i_2__4_n_0\,
      O => p_1_in(6)
    );
\coeff[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__4_n_0\,
      I1 => data0(7),
      I2 => \coeff[17]_i_2__4_n_0\,
      I3 => data0(8),
      I4 => \coeff[7]_i_2__1_n_0\,
      O => p_1_in(7)
    );
\coeff[7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(0),
      I1 => \preset_reg_n_0_[7]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[7]_i_2__1_n_0\
    );
\coeff[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__4_n_0\,
      I1 => data0(8),
      I2 => \coeff[17]_i_2__4_n_0\,
      I3 => data0(9),
      I4 => \coeff[8]_i_2__1_n_0\,
      O => p_1_in(8)
    );
\coeff[8]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(1),
      I1 => \preset_reg_n_0_[8]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[8]_i_2__1_n_0\
    );
\coeff[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__4_n_0\,
      I1 => data0(9),
      I2 => \coeff[17]_i_2__4_n_0\,
      I3 => data0(10),
      I4 => \coeff[9]_i_2__1_n_0\,
      O => p_1_in(9)
    );
\coeff[9]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(2),
      I1 => \preset_reg_n_0_[9]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[9]_i_2__1_n_0\
    );
\coeff_cnt[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040400"
    )
        port map (
      I0 => fsm(0),
      I1 => fsm(1),
      I2 => fsm(2),
      I3 => \coeff_cnt_reg_n_0_[1]\,
      I4 => \coeff_cnt_reg_n_0_[0]\,
      O => coeff_cnt(1)
    );
\coeff_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => coeff_cnt(0),
      Q => \coeff_cnt_reg_n_0_[0]\,
      R => SR(0)
    );
\coeff_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => coeff_cnt(1),
      Q => \coeff_cnt_reg_n_0_[1]\,
      R => SR(0)
    );
\coeff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(0),
      Q => \coeff_reg_n_0_[0]\,
      R => '0'
    );
\coeff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(10),
      Q => data0(4),
      R => '0'
    );
\coeff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(11),
      Q => data0(5),
      R => '0'
    );
\coeff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(12),
      Q => data0(6),
      R => '0'
    );
\coeff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(13),
      Q => data0(7),
      R => '0'
    );
\coeff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(14),
      Q => data0(8),
      R => '0'
    );
\coeff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(15),
      Q => data0(9),
      R => '0'
    );
\coeff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(16),
      Q => data0(10),
      R => '0'
    );
\coeff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(17),
      Q => data0(11),
      R => '0'
    );
\coeff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(18),
      Q => data0(12),
      R => '0'
    );
\coeff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(1),
      Q => \coeff_reg_n_0_[1]\,
      R => '0'
    );
\coeff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(2),
      Q => \coeff_reg_n_0_[2]\,
      R => '0'
    );
\coeff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(3),
      Q => \coeff_reg_n_0_[3]\,
      R => '0'
    );
\coeff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(4),
      Q => \coeff_reg_n_0_[4]\,
      R => '0'
    );
\coeff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(5),
      Q => \coeff_reg_n_0_[5]\,
      R => '0'
    );
\coeff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(6),
      Q => data0(0),
      R => '0'
    );
\coeff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(7),
      Q => data0(1),
      R => '0'
    );
\coeff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(8),
      Q => data0(2),
      R => '0'
    );
\coeff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(9),
      Q => data0(3),
      R => '0'
    );
\done_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => fsm(1),
      I1 => fsm(2),
      I2 => fsm(0),
      O => done
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => done,
      Q => done_reg_n_0,
      R => SR(0)
    );
\phy_txeq_fsm[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => fsm(1),
      I1 => fsm(2),
      I2 => fsm(0),
      O => phy_txeq_fsm(0)
    );
\phy_txeq_fsm[16]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fsm(1),
      I1 => fsm(2),
      O => phy_txeq_fsm(1)
    );
\phy_txeq_fsm[17]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fsm(2),
      I1 => fsm(1),
      O => phy_txeq_fsm(2)
    );
\preset[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA8F"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[10]_i_1_n_0\
    );
\preset[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA8B"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[11]_i_1_n_0\
    );
\preset[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1754"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(1),
      I3 => preset_r(0),
      O => \preset[12]_i_1_n_0\
    );
\preset[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC83"
    )
        port map (
      I0 => preset_r(0),
      I1 => preset_r(3),
      I2 => preset_r(1),
      I3 => preset_r(2),
      O => \preset[15]_i_1_n_0\
    );
\preset[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(0),
      I2 => preset_r(2),
      O => \preset[16]_i_1_n_0\
    );
\preset[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E8AD"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(1),
      I2 => preset_r(2),
      I3 => preset_r(0),
      O => \preset[17]_i_1_n_0\
    );
\preset[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0402"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[1]_i_1_n_0\
    );
\preset[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[2]_i_1_n_0\
    );
\preset[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4462"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[3]_i_1_n_0\
    );
\preset[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0548"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(1),
      I2 => preset_r(2),
      I3 => preset_r(0),
      O => \preset[7]_i_1_n_0\
    );
\preset[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAEB"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(0),
      I2 => preset_r(1),
      I3 => preset_r(2),
      O => \preset[8]_i_1_n_0\
    );
\preset[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E8CB"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[9]_i_1_n_0\
    );
\preset_done_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm(2),
      I1 => fsm(0),
      I2 => fsm(1),
      O => preset
    );
preset_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => preset,
      Q => data1(2),
      R => SR(0)
    );
\preset_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[10]_i_1_n_0\,
      Q => \preset_reg_n_0_[10]\,
      S => SR(0)
    );
\preset_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[11]_i_1_n_0\,
      Q => \preset_reg_n_0_[11]\,
      S => SR(0)
    );
\preset_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[12]_i_1_n_0\,
      Q => \preset_reg_n_0_[12]\,
      R => SR(0)
    );
\preset_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[15]_i_1_n_0\,
      Q => \preset_reg_n_0_[15]\,
      S => SR(0)
    );
\preset_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[16]_i_1_n_0\,
      Q => \preset_reg_n_0_[16]\,
      R => SR(0)
    );
\preset_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[17]_i_1_n_0\,
      Q => \preset_reg_n_0_[17]\,
      S => SR(0)
    );
\preset_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[1]_i_1_n_0\,
      Q => \preset_reg_n_0_[1]\,
      R => SR(0)
    );
\preset_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[2]_i_1_n_0\,
      Q => \preset_reg_n_0_[2]\,
      R => SR(0)
    );
\preset_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[3]_i_1_n_0\,
      Q => \preset_reg_n_0_[3]\,
      R => SR(0)
    );
\preset_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[7]_i_1_n_0\,
      Q => \preset_reg_n_0_[7]\,
      R => SR(0)
    );
\preset_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[8]_i_1_n_0\,
      Q => \preset_reg_n_0_[8]\,
      S => SR(0)
    );
\preset_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[9]_i_1_n_0\,
      Q => \preset_reg_n_0_[9]\,
      S => SR(0)
    );
sync_coeff: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_167\
     port map (
      CLK_PCLK => CLK_PCLK,
      D(6 downto 0) => p_1_in(18 downto 12),
      Q(2 downto 1) => data0(12 downto 11),
      Q(0) => data0(6),
      \coeff_reg[12]\ => \coeff[12]_i_2__1_n_0\,
      \coeff_reg[13]\ => \coeff[13]_i_2__4_n_0\,
      \coeff_reg[14]\ => \coeff[14]_i_2__1_n_0\,
      \coeff_reg[15]\ => \coeff[15]_i_2__1_n_0\,
      \coeff_reg[16]\ => \coeff[16]_i_2__1_n_0\,
      \coeff_reg[17]\ => \coeff[17]_i_2__4_n_0\,
      \coeff_reg[17]_0\ => \coeff[17]_i_3__1_n_0\,
      \coeff_reg[18]\ => \coeff[18]_i_3__4_n_0\,
      \coeff_reg[18]_0\(1 downto 0) => fsm(1 downto 0),
      \coeff_reg[18]_1\(0) => D(0),
      pipe_tx_eqdeemph(5 downto 0) => pipe_tx_eqdeemph(5 downto 0)
    );
sync_ctrl: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_168
     port map (
      CLK_PCLK => CLK_PCLK,
      D(2 downto 0) => \fsm__0\(2 downto 0),
      E(0) => sync_ctrl_n_3,
      \FSM_sequential_fsm_reg[0]\ => \FSM_sequential_fsm[0]_i_2__2_n_0\,
      Q(2 downto 0) => fsm(2 downto 0),
      \coeff_cnt_reg[0]\(0) => coeff_cnt(0),
      \coeff_cnt_reg[0]_0\(0) => \coeff_cnt_reg_n_0_[0]\,
      \coeff_reg[0]\(0) => D(0),
      data1(0) => data1(2),
      phy_txeq_ctrl(1 downto 0) => phy_txeq_ctrl(1 downto 0)
    );
sync_preset: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_169\
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(3 downto 0) => phy_txeq_preset(3 downto 0),
      preset_r(3 downto 0) => preset_r(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_txeq_18 is
  port (
    txprecursor_in : out STD_LOGIC_VECTOR ( 4 downto 0 );
    txmaincursor_in : out STD_LOGIC_VECTOR ( 6 downto 0 );
    txpostcursor_in : out STD_LOGIC_VECTOR ( 4 downto 0 );
    PHY_TXEQ_DONE : out STD_LOGIC_VECTOR ( 0 to 0 );
    phy_txeq_fsm : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_tx_eqcoeff : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    phy_txeq_ctrl : in STD_LOGIC_VECTOR ( 1 downto 0 );
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_txeq_18 : entity is "pcie3_ultrascale_7038_phy_txeq";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_txeq_18;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_txeq_18 is
  signal \FSM_sequential_fsm[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \TXEQ_PRECURSOR[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \coeff[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \coeff[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \coeff[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \coeff[13]_i_2__5_n_0\ : STD_LOGIC;
  signal \coeff[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \coeff[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \coeff[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \coeff[17]_i_2__5_n_0\ : STD_LOGIC;
  signal \coeff[17]_i_3__0_n_0\ : STD_LOGIC;
  signal \coeff[18]_i_3__5_n_0\ : STD_LOGIC;
  signal \coeff[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \coeff[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \coeff[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \coeff[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \coeff[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \coeff[9]_i_2__0_n_0\ : STD_LOGIC;
  signal coeff_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \coeff_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \coeff_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[0]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[1]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[2]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[3]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[4]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[5]\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal data1 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal done : STD_LOGIC;
  signal done_reg_n_0 : STD_LOGIC;
  signal fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \fsm__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal preset : STD_LOGIC;
  signal \preset[10]_i_1_n_0\ : STD_LOGIC;
  signal \preset[11]_i_1_n_0\ : STD_LOGIC;
  signal \preset[12]_i_1_n_0\ : STD_LOGIC;
  signal \preset[15]_i_1_n_0\ : STD_LOGIC;
  signal \preset[16]_i_1_n_0\ : STD_LOGIC;
  signal \preset[17]_i_1_n_0\ : STD_LOGIC;
  signal \preset[1]_i_1_n_0\ : STD_LOGIC;
  signal \preset[2]_i_1_n_0\ : STD_LOGIC;
  signal \preset[3]_i_1_n_0\ : STD_LOGIC;
  signal \preset[7]_i_1_n_0\ : STD_LOGIC;
  signal \preset[8]_i_1_n_0\ : STD_LOGIC;
  signal \preset[9]_i_1_n_0\ : STD_LOGIC;
  signal preset_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \preset_reg_n_0_[10]\ : STD_LOGIC;
  signal \preset_reg_n_0_[11]\ : STD_LOGIC;
  signal \preset_reg_n_0_[12]\ : STD_LOGIC;
  signal \preset_reg_n_0_[15]\ : STD_LOGIC;
  signal \preset_reg_n_0_[16]\ : STD_LOGIC;
  signal \preset_reg_n_0_[17]\ : STD_LOGIC;
  signal \preset_reg_n_0_[1]\ : STD_LOGIC;
  signal \preset_reg_n_0_[2]\ : STD_LOGIC;
  signal \preset_reg_n_0_[3]\ : STD_LOGIC;
  signal \preset_reg_n_0_[7]\ : STD_LOGIC;
  signal \preset_reg_n_0_[8]\ : STD_LOGIC;
  signal \preset_reg_n_0_[9]\ : STD_LOGIC;
  signal sync_ctrl_n_3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_fsm[0]_i_2__1\ : label is "soft_lutpair88";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_reg[0]\ : label is "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_reg[1]\ : label is "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_reg[2]\ : label is "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000";
  attribute SOFT_HLUTNM of \coeff[13]_i_2__5\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \coeff[17]_i_2__5\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \coeff[18]_i_3__5\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \coeff[8]_i_2__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \coeff_cnt[1]_i_1__1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \done_i_1__8\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \phy_txeq_fsm[18]_INST_0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \phy_txeq_fsm[19]_INST_0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \phy_txeq_fsm[20]_INST_0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \preset[10]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \preset[11]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \preset[12]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \preset[15]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \preset[16]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \preset[17]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \preset[1]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \preset[2]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \preset[3]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \preset[7]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \preset[8]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \preset[9]_i_1\ : label is "soft_lutpair91";
begin
\FSM_sequential_fsm[0]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \coeff_cnt_reg_n_0_[0]\,
      I1 => \coeff_cnt_reg_n_0_[1]\,
      I2 => fsm(2),
      I3 => fsm(1),
      O => \FSM_sequential_fsm[0]_i_2__1_n_0\
    );
\FSM_sequential_fsm_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \fsm__0\(0),
      Q => fsm(0),
      R => SR(0)
    );
\FSM_sequential_fsm_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \fsm__0\(1),
      Q => fsm(1),
      R => SR(0)
    );
\FSM_sequential_fsm_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \fsm__0\(2),
      Q => fsm(2),
      R => SR(0)
    );
TXEQ_DONE_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => done_reg_n_0,
      Q => PHY_TXEQ_DONE(0),
      R => SR(0)
    );
\TXEQ_MAINCURSOR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__0_n_0\,
      D => data0(0),
      Q => txmaincursor_in(0),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__0_n_0\,
      D => data0(1),
      Q => txmaincursor_in(1),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__0_n_0\,
      D => data0(2),
      Q => txmaincursor_in(2),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__0_n_0\,
      D => data0(3),
      Q => txmaincursor_in(3),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__0_n_0\,
      D => data0(4),
      Q => txmaincursor_in(4),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__0_n_0\,
      D => data0(5),
      Q => txmaincursor_in(5),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__0_n_0\,
      D => data0(6),
      Q => txmaincursor_in(6),
      R => '0'
    );
\TXEQ_NEW_COEFF_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__0_n_0\,
      D => data0(12),
      Q => pipe_tx_eqcoeff(1),
      R => '0'
    );
\TXEQ_NEW_COEFF_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__0_n_0\,
      D => \coeff_reg_n_0_[5]\,
      Q => pipe_tx_eqcoeff(0),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__0_n_0\,
      D => data0(7),
      Q => txpostcursor_in(0),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__0_n_0\,
      D => data0(8),
      Q => txpostcursor_in(1),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__0_n_0\,
      D => data0(9),
      Q => txpostcursor_in(2),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__0_n_0\,
      D => data0(10),
      Q => txpostcursor_in(3),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__0_n_0\,
      D => data0(11),
      Q => txpostcursor_in(4),
      R => '0'
    );
\TXEQ_PRECURSOR[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => fsm(0),
      I1 => fsm(2),
      I2 => fsm(1),
      I3 => D(0),
      O => \TXEQ_PRECURSOR[0]_i_1__0_n_0\
    );
\TXEQ_PRECURSOR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__0_n_0\,
      D => \coeff_reg_n_0_[0]\,
      Q => txprecursor_in(0),
      R => '0'
    );
\TXEQ_PRECURSOR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__0_n_0\,
      D => \coeff_reg_n_0_[1]\,
      Q => txprecursor_in(1),
      R => '0'
    );
\TXEQ_PRECURSOR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__0_n_0\,
      D => \coeff_reg_n_0_[2]\,
      Q => txprecursor_in(2),
      R => '0'
    );
\TXEQ_PRECURSOR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__0_n_0\,
      D => \coeff_reg_n_0_[3]\,
      Q => txprecursor_in(3),
      R => '0'
    );
\TXEQ_PRECURSOR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__0_n_0\,
      D => \coeff_reg_n_0_[4]\,
      Q => txprecursor_in(4),
      R => '0'
    );
\coeff[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => data0(1),
      I1 => \coeff[17]_i_2__5_n_0\,
      I2 => data0(0),
      I3 => \coeff[18]_i_3__5_n_0\,
      O => p_1_in(0)
    );
\coeff[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__5_n_0\,
      I1 => data0(10),
      I2 => \coeff[17]_i_2__5_n_0\,
      I3 => data0(11),
      I4 => \coeff[10]_i_2__0_n_0\,
      O => p_1_in(10)
    );
\coeff[10]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(3),
      I1 => \preset_reg_n_0_[10]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[10]_i_2__0_n_0\
    );
\coeff[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__5_n_0\,
      I1 => data0(11),
      I2 => \coeff[17]_i_2__5_n_0\,
      I3 => data0(12),
      I4 => \coeff[11]_i_2__0_n_0\,
      O => p_1_in(11)
    );
\coeff[11]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(4),
      I1 => \preset_reg_n_0_[11]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[11]_i_2__0_n_0\
    );
\coeff[12]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(5),
      I1 => \preset_reg_n_0_[12]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[12]_i_2__0_n_0\
    );
\coeff[13]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => fsm(0),
      I1 => fsm(1),
      I2 => D(0),
      O => \coeff[13]_i_2__5_n_0\
    );
\coeff[14]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(7),
      I1 => \preset_reg_n_0_[16]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[14]_i_2__0_n_0\
    );
\coeff[15]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(8),
      I1 => \preset_reg_n_0_[15]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[15]_i_2__0_n_0\
    );
\coeff[16]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(9),
      I1 => \preset_reg_n_0_[16]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[16]_i_2__0_n_0\
    );
\coeff[17]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => fsm(0),
      I1 => D(0),
      I2 => fsm(1),
      I3 => \coeff_cnt_reg_n_0_[0]\,
      I4 => \coeff_cnt_reg_n_0_[1]\,
      O => \coeff[17]_i_2__5_n_0\
    );
\coeff[17]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(10),
      I1 => \preset_reg_n_0_[17]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[17]_i_3__0_n_0\
    );
\coeff[18]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44440444"
    )
        port map (
      I0 => fsm(0),
      I1 => D(0),
      I2 => fsm(1),
      I3 => \coeff_cnt_reg_n_0_[0]\,
      I4 => \coeff_cnt_reg_n_0_[1]\,
      O => \coeff[18]_i_3__5_n_0\
    );
\coeff[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__5_n_0\,
      I1 => data0(1),
      I2 => \coeff[17]_i_2__5_n_0\,
      I3 => data0(2),
      I4 => \coeff[1]_i_2__0_n_0\,
      O => p_1_in(1)
    );
\coeff[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \coeff_reg_n_0_[0]\,
      I1 => \preset_reg_n_0_[1]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[1]_i_2__0_n_0\
    );
\coeff[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__5_n_0\,
      I1 => data0(2),
      I2 => \coeff[17]_i_2__5_n_0\,
      I3 => data0(3),
      I4 => \coeff[2]_i_2__0_n_0\,
      O => p_1_in(2)
    );
\coeff[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \coeff_reg_n_0_[1]\,
      I1 => \preset_reg_n_0_[2]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[2]_i_2__0_n_0\
    );
\coeff[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__5_n_0\,
      I1 => data0(3),
      I2 => \coeff[17]_i_2__5_n_0\,
      I3 => data0(4),
      I4 => \coeff[3]_i_2__0_n_0\,
      O => p_1_in(3)
    );
\coeff[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \coeff_reg_n_0_[2]\,
      I1 => \preset_reg_n_0_[3]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[3]_i_2__0_n_0\
    );
\coeff[4]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \coeff[18]_i_3__5_n_0\,
      I1 => data0(4),
      I2 => \coeff[17]_i_2__5_n_0\,
      I3 => data0(5),
      I4 => \coeff_reg_n_0_[3]\,
      I5 => \coeff[13]_i_2__5_n_0\,
      O => p_1_in(4)
    );
\coeff[5]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \coeff[18]_i_3__5_n_0\,
      I1 => data0(5),
      I2 => \coeff[17]_i_2__5_n_0\,
      I3 => data0(6),
      I4 => \coeff_reg_n_0_[4]\,
      I5 => \coeff[13]_i_2__5_n_0\,
      O => p_1_in(5)
    );
\coeff[6]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \coeff[18]_i_3__5_n_0\,
      I1 => data0(6),
      I2 => \coeff[17]_i_2__5_n_0\,
      I3 => data0(7),
      I4 => \coeff_reg_n_0_[5]\,
      I5 => \coeff[13]_i_2__5_n_0\,
      O => p_1_in(6)
    );
\coeff[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__5_n_0\,
      I1 => data0(7),
      I2 => \coeff[17]_i_2__5_n_0\,
      I3 => data0(8),
      I4 => \coeff[7]_i_2__0_n_0\,
      O => p_1_in(7)
    );
\coeff[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(0),
      I1 => \preset_reg_n_0_[7]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[7]_i_2__0_n_0\
    );
\coeff[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__5_n_0\,
      I1 => data0(8),
      I2 => \coeff[17]_i_2__5_n_0\,
      I3 => data0(9),
      I4 => \coeff[8]_i_2__0_n_0\,
      O => p_1_in(8)
    );
\coeff[8]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(1),
      I1 => \preset_reg_n_0_[8]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[8]_i_2__0_n_0\
    );
\coeff[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__5_n_0\,
      I1 => data0(9),
      I2 => \coeff[17]_i_2__5_n_0\,
      I3 => data0(10),
      I4 => \coeff[9]_i_2__0_n_0\,
      O => p_1_in(9)
    );
\coeff[9]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(2),
      I1 => \preset_reg_n_0_[9]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[9]_i_2__0_n_0\
    );
\coeff_cnt[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040400"
    )
        port map (
      I0 => fsm(0),
      I1 => fsm(1),
      I2 => fsm(2),
      I3 => \coeff_cnt_reg_n_0_[1]\,
      I4 => \coeff_cnt_reg_n_0_[0]\,
      O => coeff_cnt(1)
    );
\coeff_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => coeff_cnt(0),
      Q => \coeff_cnt_reg_n_0_[0]\,
      R => SR(0)
    );
\coeff_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => coeff_cnt(1),
      Q => \coeff_cnt_reg_n_0_[1]\,
      R => SR(0)
    );
\coeff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(0),
      Q => \coeff_reg_n_0_[0]\,
      R => '0'
    );
\coeff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(10),
      Q => data0(4),
      R => '0'
    );
\coeff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(11),
      Q => data0(5),
      R => '0'
    );
\coeff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(12),
      Q => data0(6),
      R => '0'
    );
\coeff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(13),
      Q => data0(7),
      R => '0'
    );
\coeff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(14),
      Q => data0(8),
      R => '0'
    );
\coeff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(15),
      Q => data0(9),
      R => '0'
    );
\coeff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(16),
      Q => data0(10),
      R => '0'
    );
\coeff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(17),
      Q => data0(11),
      R => '0'
    );
\coeff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(18),
      Q => data0(12),
      R => '0'
    );
\coeff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(1),
      Q => \coeff_reg_n_0_[1]\,
      R => '0'
    );
\coeff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(2),
      Q => \coeff_reg_n_0_[2]\,
      R => '0'
    );
\coeff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(3),
      Q => \coeff_reg_n_0_[3]\,
      R => '0'
    );
\coeff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(4),
      Q => \coeff_reg_n_0_[4]\,
      R => '0'
    );
\coeff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(5),
      Q => \coeff_reg_n_0_[5]\,
      R => '0'
    );
\coeff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(6),
      Q => data0(0),
      R => '0'
    );
\coeff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(7),
      Q => data0(1),
      R => '0'
    );
\coeff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(8),
      Q => data0(2),
      R => '0'
    );
\coeff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(9),
      Q => data0(3),
      R => '0'
    );
\done_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => fsm(1),
      I1 => fsm(2),
      I2 => fsm(0),
      O => done
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => done,
      Q => done_reg_n_0,
      R => SR(0)
    );
\phy_txeq_fsm[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => fsm(1),
      I1 => fsm(2),
      I2 => fsm(0),
      O => phy_txeq_fsm(0)
    );
\phy_txeq_fsm[19]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fsm(1),
      I1 => fsm(2),
      O => phy_txeq_fsm(1)
    );
\phy_txeq_fsm[20]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fsm(2),
      I1 => fsm(1),
      O => phy_txeq_fsm(2)
    );
\preset[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA8F"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[10]_i_1_n_0\
    );
\preset[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA8B"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[11]_i_1_n_0\
    );
\preset[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1754"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(1),
      I3 => preset_r(0),
      O => \preset[12]_i_1_n_0\
    );
\preset[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC83"
    )
        port map (
      I0 => preset_r(0),
      I1 => preset_r(3),
      I2 => preset_r(1),
      I3 => preset_r(2),
      O => \preset[15]_i_1_n_0\
    );
\preset[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(0),
      I2 => preset_r(2),
      O => \preset[16]_i_1_n_0\
    );
\preset[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E8AD"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(1),
      I2 => preset_r(2),
      I3 => preset_r(0),
      O => \preset[17]_i_1_n_0\
    );
\preset[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0402"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[1]_i_1_n_0\
    );
\preset[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[2]_i_1_n_0\
    );
\preset[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4462"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[3]_i_1_n_0\
    );
\preset[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0548"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(1),
      I2 => preset_r(2),
      I3 => preset_r(0),
      O => \preset[7]_i_1_n_0\
    );
\preset[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAEB"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(0),
      I2 => preset_r(1),
      I3 => preset_r(2),
      O => \preset[8]_i_1_n_0\
    );
\preset[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E8CB"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[9]_i_1_n_0\
    );
\preset_done_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm(2),
      I1 => fsm(0),
      I2 => fsm(1),
      O => preset
    );
preset_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => preset,
      Q => data1(2),
      R => SR(0)
    );
\preset_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[10]_i_1_n_0\,
      Q => \preset_reg_n_0_[10]\,
      S => SR(0)
    );
\preset_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[11]_i_1_n_0\,
      Q => \preset_reg_n_0_[11]\,
      S => SR(0)
    );
\preset_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[12]_i_1_n_0\,
      Q => \preset_reg_n_0_[12]\,
      R => SR(0)
    );
\preset_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[15]_i_1_n_0\,
      Q => \preset_reg_n_0_[15]\,
      S => SR(0)
    );
\preset_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[16]_i_1_n_0\,
      Q => \preset_reg_n_0_[16]\,
      R => SR(0)
    );
\preset_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[17]_i_1_n_0\,
      Q => \preset_reg_n_0_[17]\,
      S => SR(0)
    );
\preset_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[1]_i_1_n_0\,
      Q => \preset_reg_n_0_[1]\,
      R => SR(0)
    );
\preset_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[2]_i_1_n_0\,
      Q => \preset_reg_n_0_[2]\,
      R => SR(0)
    );
\preset_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[3]_i_1_n_0\,
      Q => \preset_reg_n_0_[3]\,
      R => SR(0)
    );
\preset_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[7]_i_1_n_0\,
      Q => \preset_reg_n_0_[7]\,
      R => SR(0)
    );
\preset_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[8]_i_1_n_0\,
      Q => \preset_reg_n_0_[8]\,
      S => SR(0)
    );
\preset_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[9]_i_1_n_0\,
      Q => \preset_reg_n_0_[9]\,
      S => SR(0)
    );
sync_coeff: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_126\
     port map (
      CLK_PCLK => CLK_PCLK,
      D(6 downto 0) => p_1_in(18 downto 12),
      Q(2 downto 1) => data0(12 downto 11),
      Q(0) => data0(6),
      \coeff_reg[12]\ => \coeff[12]_i_2__0_n_0\,
      \coeff_reg[13]\ => \coeff[13]_i_2__5_n_0\,
      \coeff_reg[14]\ => \coeff[14]_i_2__0_n_0\,
      \coeff_reg[15]\ => \coeff[15]_i_2__0_n_0\,
      \coeff_reg[16]\ => \coeff[16]_i_2__0_n_0\,
      \coeff_reg[17]\ => \coeff[17]_i_2__5_n_0\,
      \coeff_reg[17]_0\ => \coeff[17]_i_3__0_n_0\,
      \coeff_reg[18]\ => \coeff[18]_i_3__5_n_0\,
      \coeff_reg[18]_0\(1 downto 0) => fsm(1 downto 0),
      \coeff_reg[18]_1\(0) => D(0),
      pipe_tx_eqdeemph(5 downto 0) => pipe_tx_eqdeemph(5 downto 0)
    );
sync_ctrl: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_127
     port map (
      CLK_PCLK => CLK_PCLK,
      D(2 downto 0) => \fsm__0\(2 downto 0),
      E(0) => sync_ctrl_n_3,
      \FSM_sequential_fsm_reg[0]\ => \FSM_sequential_fsm[0]_i_2__1_n_0\,
      Q(2 downto 0) => fsm(2 downto 0),
      \coeff_cnt_reg[0]\(0) => coeff_cnt(0),
      \coeff_cnt_reg[0]_0\(0) => \coeff_cnt_reg_n_0_[0]\,
      \coeff_reg[0]\(0) => D(0),
      data1(0) => data1(2),
      phy_txeq_ctrl(1 downto 0) => phy_txeq_ctrl(1 downto 0)
    );
sync_preset: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_128\
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(3 downto 0) => phy_txeq_preset(3 downto 0),
      preset_r(3 downto 0) => preset_r(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_txeq_20 is
  port (
    txprecursor_in : out STD_LOGIC_VECTOR ( 4 downto 0 );
    txmaincursor_in : out STD_LOGIC_VECTOR ( 6 downto 0 );
    txpostcursor_in : out STD_LOGIC_VECTOR ( 4 downto 0 );
    PHY_TXEQ_DONE : out STD_LOGIC_VECTOR ( 0 to 0 );
    phy_txeq_fsm : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_tx_eqcoeff : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    phy_txeq_ctrl : in STD_LOGIC_VECTOR ( 1 downto 0 );
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_txeq_20 : entity is "pcie3_ultrascale_7038_phy_txeq";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_txeq_20;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_txeq_20 is
  signal \FSM_sequential_fsm[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \TXEQ_PRECURSOR[0]_i_1_n_0\ : STD_LOGIC;
  signal \coeff[10]_i_2_n_0\ : STD_LOGIC;
  signal \coeff[11]_i_2_n_0\ : STD_LOGIC;
  signal \coeff[12]_i_2_n_0\ : STD_LOGIC;
  signal \coeff[13]_i_2__6_n_0\ : STD_LOGIC;
  signal \coeff[14]_i_2_n_0\ : STD_LOGIC;
  signal \coeff[15]_i_2_n_0\ : STD_LOGIC;
  signal \coeff[16]_i_2_n_0\ : STD_LOGIC;
  signal \coeff[17]_i_2__6_n_0\ : STD_LOGIC;
  signal \coeff[17]_i_3_n_0\ : STD_LOGIC;
  signal \coeff[18]_i_3__6_n_0\ : STD_LOGIC;
  signal \coeff[1]_i_2_n_0\ : STD_LOGIC;
  signal \coeff[2]_i_2_n_0\ : STD_LOGIC;
  signal \coeff[3]_i_2_n_0\ : STD_LOGIC;
  signal \coeff[7]_i_2_n_0\ : STD_LOGIC;
  signal \coeff[8]_i_2_n_0\ : STD_LOGIC;
  signal \coeff[9]_i_2_n_0\ : STD_LOGIC;
  signal coeff_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \coeff_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \coeff_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[0]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[1]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[2]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[3]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[4]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[5]\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal data1 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal done : STD_LOGIC;
  signal done_reg_n_0 : STD_LOGIC;
  signal fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \fsm__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal preset : STD_LOGIC;
  signal \preset[10]_i_1_n_0\ : STD_LOGIC;
  signal \preset[11]_i_1_n_0\ : STD_LOGIC;
  signal \preset[12]_i_1_n_0\ : STD_LOGIC;
  signal \preset[15]_i_1_n_0\ : STD_LOGIC;
  signal \preset[16]_i_1_n_0\ : STD_LOGIC;
  signal \preset[17]_i_1_n_0\ : STD_LOGIC;
  signal \preset[1]_i_1_n_0\ : STD_LOGIC;
  signal \preset[2]_i_1_n_0\ : STD_LOGIC;
  signal \preset[3]_i_1_n_0\ : STD_LOGIC;
  signal \preset[7]_i_1_n_0\ : STD_LOGIC;
  signal \preset[8]_i_1_n_0\ : STD_LOGIC;
  signal \preset[9]_i_1_n_0\ : STD_LOGIC;
  signal preset_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \preset_reg_n_0_[10]\ : STD_LOGIC;
  signal \preset_reg_n_0_[11]\ : STD_LOGIC;
  signal \preset_reg_n_0_[12]\ : STD_LOGIC;
  signal \preset_reg_n_0_[15]\ : STD_LOGIC;
  signal \preset_reg_n_0_[16]\ : STD_LOGIC;
  signal \preset_reg_n_0_[17]\ : STD_LOGIC;
  signal \preset_reg_n_0_[1]\ : STD_LOGIC;
  signal \preset_reg_n_0_[2]\ : STD_LOGIC;
  signal \preset_reg_n_0_[3]\ : STD_LOGIC;
  signal \preset_reg_n_0_[7]\ : STD_LOGIC;
  signal \preset_reg_n_0_[8]\ : STD_LOGIC;
  signal \preset_reg_n_0_[9]\ : STD_LOGIC;
  signal sync_ctrl_n_3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_fsm[0]_i_2__0\ : label is "soft_lutpair101";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_reg[0]\ : label is "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_reg[1]\ : label is "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_reg[2]\ : label is "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000";
  attribute SOFT_HLUTNM of \coeff[13]_i_2__6\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \coeff[17]_i_2__6\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \coeff[18]_i_3__6\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \coeff[8]_i_2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \coeff_cnt[1]_i_1__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \done_i_1__7\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \phy_txeq_fsm[21]_INST_0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \phy_txeq_fsm[22]_INST_0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \phy_txeq_fsm[23]_INST_0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \preset[10]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \preset[11]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \preset[12]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \preset[15]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \preset[16]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \preset[17]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \preset[1]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \preset[2]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \preset[3]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \preset[7]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \preset[8]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \preset[9]_i_1\ : label is "soft_lutpair104";
begin
\FSM_sequential_fsm[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \coeff_cnt_reg_n_0_[0]\,
      I1 => \coeff_cnt_reg_n_0_[1]\,
      I2 => fsm(2),
      I3 => fsm(1),
      O => \FSM_sequential_fsm[0]_i_2__0_n_0\
    );
\FSM_sequential_fsm_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \fsm__0\(0),
      Q => fsm(0),
      R => SR(0)
    );
\FSM_sequential_fsm_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \fsm__0\(1),
      Q => fsm(1),
      R => SR(0)
    );
\FSM_sequential_fsm_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \fsm__0\(2),
      Q => fsm(2),
      R => SR(0)
    );
TXEQ_DONE_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => done_reg_n_0,
      Q => PHY_TXEQ_DONE(0),
      R => SR(0)
    );
\TXEQ_MAINCURSOR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1_n_0\,
      D => data0(0),
      Q => txmaincursor_in(0),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1_n_0\,
      D => data0(1),
      Q => txmaincursor_in(1),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1_n_0\,
      D => data0(2),
      Q => txmaincursor_in(2),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1_n_0\,
      D => data0(3),
      Q => txmaincursor_in(3),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1_n_0\,
      D => data0(4),
      Q => txmaincursor_in(4),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1_n_0\,
      D => data0(5),
      Q => txmaincursor_in(5),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1_n_0\,
      D => data0(6),
      Q => txmaincursor_in(6),
      R => '0'
    );
\TXEQ_NEW_COEFF_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1_n_0\,
      D => data0(12),
      Q => pipe_tx_eqcoeff(1),
      R => '0'
    );
\TXEQ_NEW_COEFF_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1_n_0\,
      D => \coeff_reg_n_0_[5]\,
      Q => pipe_tx_eqcoeff(0),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1_n_0\,
      D => data0(7),
      Q => txpostcursor_in(0),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1_n_0\,
      D => data0(8),
      Q => txpostcursor_in(1),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1_n_0\,
      D => data0(9),
      Q => txpostcursor_in(2),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1_n_0\,
      D => data0(10),
      Q => txpostcursor_in(3),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1_n_0\,
      D => data0(11),
      Q => txpostcursor_in(4),
      R => '0'
    );
\TXEQ_PRECURSOR[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => fsm(0),
      I1 => fsm(2),
      I2 => fsm(1),
      I3 => D(0),
      O => \TXEQ_PRECURSOR[0]_i_1_n_0\
    );
\TXEQ_PRECURSOR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1_n_0\,
      D => \coeff_reg_n_0_[0]\,
      Q => txprecursor_in(0),
      R => '0'
    );
\TXEQ_PRECURSOR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1_n_0\,
      D => \coeff_reg_n_0_[1]\,
      Q => txprecursor_in(1),
      R => '0'
    );
\TXEQ_PRECURSOR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1_n_0\,
      D => \coeff_reg_n_0_[2]\,
      Q => txprecursor_in(2),
      R => '0'
    );
\TXEQ_PRECURSOR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1_n_0\,
      D => \coeff_reg_n_0_[3]\,
      Q => txprecursor_in(3),
      R => '0'
    );
\TXEQ_PRECURSOR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1_n_0\,
      D => \coeff_reg_n_0_[4]\,
      Q => txprecursor_in(4),
      R => '0'
    );
\coeff[0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => data0(1),
      I1 => \coeff[17]_i_2__6_n_0\,
      I2 => data0(0),
      I3 => \coeff[18]_i_3__6_n_0\,
      O => p_1_in(0)
    );
\coeff[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__6_n_0\,
      I1 => data0(10),
      I2 => \coeff[17]_i_2__6_n_0\,
      I3 => data0(11),
      I4 => \coeff[10]_i_2_n_0\,
      O => p_1_in(10)
    );
\coeff[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(3),
      I1 => \preset_reg_n_0_[10]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[10]_i_2_n_0\
    );
\coeff[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__6_n_0\,
      I1 => data0(11),
      I2 => \coeff[17]_i_2__6_n_0\,
      I3 => data0(12),
      I4 => \coeff[11]_i_2_n_0\,
      O => p_1_in(11)
    );
\coeff[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(4),
      I1 => \preset_reg_n_0_[11]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[11]_i_2_n_0\
    );
\coeff[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(5),
      I1 => \preset_reg_n_0_[12]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[12]_i_2_n_0\
    );
\coeff[13]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => fsm(0),
      I1 => fsm(1),
      I2 => D(0),
      O => \coeff[13]_i_2__6_n_0\
    );
\coeff[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(7),
      I1 => \preset_reg_n_0_[16]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[14]_i_2_n_0\
    );
\coeff[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(8),
      I1 => \preset_reg_n_0_[15]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[15]_i_2_n_0\
    );
\coeff[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(9),
      I1 => \preset_reg_n_0_[16]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[16]_i_2_n_0\
    );
\coeff[17]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => fsm(0),
      I1 => D(0),
      I2 => fsm(1),
      I3 => \coeff_cnt_reg_n_0_[0]\,
      I4 => \coeff_cnt_reg_n_0_[1]\,
      O => \coeff[17]_i_2__6_n_0\
    );
\coeff[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(10),
      I1 => \preset_reg_n_0_[17]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[17]_i_3_n_0\
    );
\coeff[18]_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44440444"
    )
        port map (
      I0 => fsm(0),
      I1 => D(0),
      I2 => fsm(1),
      I3 => \coeff_cnt_reg_n_0_[0]\,
      I4 => \coeff_cnt_reg_n_0_[1]\,
      O => \coeff[18]_i_3__6_n_0\
    );
\coeff[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__6_n_0\,
      I1 => data0(1),
      I2 => \coeff[17]_i_2__6_n_0\,
      I3 => data0(2),
      I4 => \coeff[1]_i_2_n_0\,
      O => p_1_in(1)
    );
\coeff[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \coeff_reg_n_0_[0]\,
      I1 => \preset_reg_n_0_[1]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[1]_i_2_n_0\
    );
\coeff[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__6_n_0\,
      I1 => data0(2),
      I2 => \coeff[17]_i_2__6_n_0\,
      I3 => data0(3),
      I4 => \coeff[2]_i_2_n_0\,
      O => p_1_in(2)
    );
\coeff[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \coeff_reg_n_0_[1]\,
      I1 => \preset_reg_n_0_[2]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[2]_i_2_n_0\
    );
\coeff[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__6_n_0\,
      I1 => data0(3),
      I2 => \coeff[17]_i_2__6_n_0\,
      I3 => data0(4),
      I4 => \coeff[3]_i_2_n_0\,
      O => p_1_in(3)
    );
\coeff[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \coeff_reg_n_0_[2]\,
      I1 => \preset_reg_n_0_[3]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[3]_i_2_n_0\
    );
\coeff[4]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \coeff[18]_i_3__6_n_0\,
      I1 => data0(4),
      I2 => \coeff[17]_i_2__6_n_0\,
      I3 => data0(5),
      I4 => \coeff_reg_n_0_[3]\,
      I5 => \coeff[13]_i_2__6_n_0\,
      O => p_1_in(4)
    );
\coeff[5]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \coeff[18]_i_3__6_n_0\,
      I1 => data0(5),
      I2 => \coeff[17]_i_2__6_n_0\,
      I3 => data0(6),
      I4 => \coeff_reg_n_0_[4]\,
      I5 => \coeff[13]_i_2__6_n_0\,
      O => p_1_in(5)
    );
\coeff[6]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \coeff[18]_i_3__6_n_0\,
      I1 => data0(6),
      I2 => \coeff[17]_i_2__6_n_0\,
      I3 => data0(7),
      I4 => \coeff_reg_n_0_[5]\,
      I5 => \coeff[13]_i_2__6_n_0\,
      O => p_1_in(6)
    );
\coeff[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__6_n_0\,
      I1 => data0(7),
      I2 => \coeff[17]_i_2__6_n_0\,
      I3 => data0(8),
      I4 => \coeff[7]_i_2_n_0\,
      O => p_1_in(7)
    );
\coeff[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(0),
      I1 => \preset_reg_n_0_[7]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[7]_i_2_n_0\
    );
\coeff[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__6_n_0\,
      I1 => data0(8),
      I2 => \coeff[17]_i_2__6_n_0\,
      I3 => data0(9),
      I4 => \coeff[8]_i_2_n_0\,
      O => p_1_in(8)
    );
\coeff[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(1),
      I1 => \preset_reg_n_0_[8]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[8]_i_2_n_0\
    );
\coeff[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__6_n_0\,
      I1 => data0(9),
      I2 => \coeff[17]_i_2__6_n_0\,
      I3 => data0(10),
      I4 => \coeff[9]_i_2_n_0\,
      O => p_1_in(9)
    );
\coeff[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(2),
      I1 => \preset_reg_n_0_[9]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[9]_i_2_n_0\
    );
\coeff_cnt[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040400"
    )
        port map (
      I0 => fsm(0),
      I1 => fsm(1),
      I2 => fsm(2),
      I3 => \coeff_cnt_reg_n_0_[1]\,
      I4 => \coeff_cnt_reg_n_0_[0]\,
      O => coeff_cnt(1)
    );
\coeff_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => coeff_cnt(0),
      Q => \coeff_cnt_reg_n_0_[0]\,
      R => SR(0)
    );
\coeff_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => coeff_cnt(1),
      Q => \coeff_cnt_reg_n_0_[1]\,
      R => SR(0)
    );
\coeff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(0),
      Q => \coeff_reg_n_0_[0]\,
      R => '0'
    );
\coeff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(10),
      Q => data0(4),
      R => '0'
    );
\coeff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(11),
      Q => data0(5),
      R => '0'
    );
\coeff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(12),
      Q => data0(6),
      R => '0'
    );
\coeff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(13),
      Q => data0(7),
      R => '0'
    );
\coeff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(14),
      Q => data0(8),
      R => '0'
    );
\coeff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(15),
      Q => data0(9),
      R => '0'
    );
\coeff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(16),
      Q => data0(10),
      R => '0'
    );
\coeff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(17),
      Q => data0(11),
      R => '0'
    );
\coeff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(18),
      Q => data0(12),
      R => '0'
    );
\coeff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(1),
      Q => \coeff_reg_n_0_[1]\,
      R => '0'
    );
\coeff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(2),
      Q => \coeff_reg_n_0_[2]\,
      R => '0'
    );
\coeff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(3),
      Q => \coeff_reg_n_0_[3]\,
      R => '0'
    );
\coeff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(4),
      Q => \coeff_reg_n_0_[4]\,
      R => '0'
    );
\coeff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(5),
      Q => \coeff_reg_n_0_[5]\,
      R => '0'
    );
\coeff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(6),
      Q => data0(0),
      R => '0'
    );
\coeff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(7),
      Q => data0(1),
      R => '0'
    );
\coeff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(8),
      Q => data0(2),
      R => '0'
    );
\coeff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(9),
      Q => data0(3),
      R => '0'
    );
\done_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => fsm(1),
      I1 => fsm(2),
      I2 => fsm(0),
      O => done
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => done,
      Q => done_reg_n_0,
      R => SR(0)
    );
\phy_txeq_fsm[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => fsm(1),
      I1 => fsm(2),
      I2 => fsm(0),
      O => phy_txeq_fsm(0)
    );
\phy_txeq_fsm[22]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fsm(1),
      I1 => fsm(2),
      O => phy_txeq_fsm(1)
    );
\phy_txeq_fsm[23]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fsm(2),
      I1 => fsm(1),
      O => phy_txeq_fsm(2)
    );
\preset[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA8F"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[10]_i_1_n_0\
    );
\preset[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA8B"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[11]_i_1_n_0\
    );
\preset[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1754"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(1),
      I3 => preset_r(0),
      O => \preset[12]_i_1_n_0\
    );
\preset[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC83"
    )
        port map (
      I0 => preset_r(0),
      I1 => preset_r(3),
      I2 => preset_r(1),
      I3 => preset_r(2),
      O => \preset[15]_i_1_n_0\
    );
\preset[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(0),
      I2 => preset_r(2),
      O => \preset[16]_i_1_n_0\
    );
\preset[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E8AD"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(1),
      I2 => preset_r(2),
      I3 => preset_r(0),
      O => \preset[17]_i_1_n_0\
    );
\preset[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0402"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[1]_i_1_n_0\
    );
\preset[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[2]_i_1_n_0\
    );
\preset[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4462"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[3]_i_1_n_0\
    );
\preset[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0548"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(1),
      I2 => preset_r(2),
      I3 => preset_r(0),
      O => \preset[7]_i_1_n_0\
    );
\preset[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAEB"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(0),
      I2 => preset_r(1),
      I3 => preset_r(2),
      O => \preset[8]_i_1_n_0\
    );
\preset[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E8CB"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[9]_i_1_n_0\
    );
\preset_done_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm(2),
      I1 => fsm(0),
      I2 => fsm(1),
      O => preset
    );
preset_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => preset,
      Q => data1(2),
      R => SR(0)
    );
\preset_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[10]_i_1_n_0\,
      Q => \preset_reg_n_0_[10]\,
      S => SR(0)
    );
\preset_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[11]_i_1_n_0\,
      Q => \preset_reg_n_0_[11]\,
      S => SR(0)
    );
\preset_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[12]_i_1_n_0\,
      Q => \preset_reg_n_0_[12]\,
      R => SR(0)
    );
\preset_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[15]_i_1_n_0\,
      Q => \preset_reg_n_0_[15]\,
      S => SR(0)
    );
\preset_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[16]_i_1_n_0\,
      Q => \preset_reg_n_0_[16]\,
      R => SR(0)
    );
\preset_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[17]_i_1_n_0\,
      Q => \preset_reg_n_0_[17]\,
      S => SR(0)
    );
\preset_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[1]_i_1_n_0\,
      Q => \preset_reg_n_0_[1]\,
      R => SR(0)
    );
\preset_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[2]_i_1_n_0\,
      Q => \preset_reg_n_0_[2]\,
      R => SR(0)
    );
\preset_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[3]_i_1_n_0\,
      Q => \preset_reg_n_0_[3]\,
      R => SR(0)
    );
\preset_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[7]_i_1_n_0\,
      Q => \preset_reg_n_0_[7]\,
      R => SR(0)
    );
\preset_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[8]_i_1_n_0\,
      Q => \preset_reg_n_0_[8]\,
      S => SR(0)
    );
\preset_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[9]_i_1_n_0\,
      Q => \preset_reg_n_0_[9]\,
      S => SR(0)
    );
sync_coeff: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1\
     port map (
      CLK_PCLK => CLK_PCLK,
      D(6 downto 0) => p_1_in(18 downto 12),
      Q(2 downto 1) => data0(12 downto 11),
      Q(0) => data0(6),
      \coeff_reg[12]\ => \coeff[12]_i_2_n_0\,
      \coeff_reg[13]\ => \coeff[13]_i_2__6_n_0\,
      \coeff_reg[14]\ => \coeff[14]_i_2_n_0\,
      \coeff_reg[15]\ => \coeff[15]_i_2_n_0\,
      \coeff_reg[16]\ => \coeff[16]_i_2_n_0\,
      \coeff_reg[17]\ => \coeff[17]_i_2__6_n_0\,
      \coeff_reg[17]_0\ => \coeff[17]_i_3_n_0\,
      \coeff_reg[18]\ => \coeff[18]_i_3__6_n_0\,
      \coeff_reg[18]_0\(1 downto 0) => fsm(1 downto 0),
      \coeff_reg[18]_1\(0) => D(0),
      pipe_tx_eqdeemph(5 downto 0) => pipe_tx_eqdeemph(5 downto 0)
    );
sync_ctrl: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync
     port map (
      CLK_PCLK => CLK_PCLK,
      D(2 downto 0) => \fsm__0\(2 downto 0),
      E(0) => sync_ctrl_n_3,
      \FSM_sequential_fsm_reg[0]\ => \FSM_sequential_fsm[0]_i_2__0_n_0\,
      Q(2 downto 0) => fsm(2 downto 0),
      \coeff_cnt_reg[0]\(0) => coeff_cnt(0),
      \coeff_cnt_reg[0]_0\(0) => \coeff_cnt_reg_n_0_[0]\,
      \coeff_reg[0]\(0) => D(0),
      data1(0) => data1(2),
      phy_txeq_ctrl(1 downto 0) => phy_txeq_ctrl(1 downto 0)
    );
sync_preset: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0\
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(3 downto 0) => phy_txeq_preset(3 downto 0),
      preset_r(3 downto 0) => preset_r(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_txeq_8 is
  port (
    txprecursor_in : out STD_LOGIC_VECTOR ( 4 downto 0 );
    txmaincursor_in : out STD_LOGIC_VECTOR ( 6 downto 0 );
    txpostcursor_in : out STD_LOGIC_VECTOR ( 4 downto 0 );
    PHY_TXEQ_DONE : out STD_LOGIC_VECTOR ( 0 to 0 );
    phy_txeq_fsm : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_tx_eqcoeff : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    phy_txeq_ctrl : in STD_LOGIC_VECTOR ( 1 downto 0 );
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_txeq_8 : entity is "pcie3_ultrascale_7038_phy_txeq";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_txeq_8;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_txeq_8 is
  signal \FSM_sequential_fsm[0]_i_2__6_n_0\ : STD_LOGIC;
  signal \TXEQ_PRECURSOR[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \coeff[10]_i_2__5_n_0\ : STD_LOGIC;
  signal \coeff[11]_i_2__5_n_0\ : STD_LOGIC;
  signal \coeff[12]_i_2__5_n_0\ : STD_LOGIC;
  signal \coeff[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \coeff[14]_i_2__5_n_0\ : STD_LOGIC;
  signal \coeff[15]_i_2__5_n_0\ : STD_LOGIC;
  signal \coeff[16]_i_2__5_n_0\ : STD_LOGIC;
  signal \coeff[17]_i_2__0_n_0\ : STD_LOGIC;
  signal \coeff[17]_i_3__5_n_0\ : STD_LOGIC;
  signal \coeff[18]_i_3__0_n_0\ : STD_LOGIC;
  signal \coeff[1]_i_2__5_n_0\ : STD_LOGIC;
  signal \coeff[2]_i_2__5_n_0\ : STD_LOGIC;
  signal \coeff[3]_i_2__5_n_0\ : STD_LOGIC;
  signal \coeff[7]_i_2__5_n_0\ : STD_LOGIC;
  signal \coeff[8]_i_2__5_n_0\ : STD_LOGIC;
  signal \coeff[9]_i_2__5_n_0\ : STD_LOGIC;
  signal coeff_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \coeff_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \coeff_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[0]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[1]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[2]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[3]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[4]\ : STD_LOGIC;
  signal \coeff_reg_n_0_[5]\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal data1 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal done : STD_LOGIC;
  signal done_reg_n_0 : STD_LOGIC;
  signal fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \fsm__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal preset : STD_LOGIC;
  signal \preset[10]_i_1_n_0\ : STD_LOGIC;
  signal \preset[11]_i_1_n_0\ : STD_LOGIC;
  signal \preset[12]_i_1_n_0\ : STD_LOGIC;
  signal \preset[15]_i_1_n_0\ : STD_LOGIC;
  signal \preset[16]_i_1_n_0\ : STD_LOGIC;
  signal \preset[17]_i_1_n_0\ : STD_LOGIC;
  signal \preset[1]_i_1_n_0\ : STD_LOGIC;
  signal \preset[2]_i_1_n_0\ : STD_LOGIC;
  signal \preset[3]_i_1_n_0\ : STD_LOGIC;
  signal \preset[7]_i_1_n_0\ : STD_LOGIC;
  signal \preset[8]_i_1_n_0\ : STD_LOGIC;
  signal \preset[9]_i_1_n_0\ : STD_LOGIC;
  signal preset_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \preset_reg_n_0_[10]\ : STD_LOGIC;
  signal \preset_reg_n_0_[11]\ : STD_LOGIC;
  signal \preset_reg_n_0_[12]\ : STD_LOGIC;
  signal \preset_reg_n_0_[15]\ : STD_LOGIC;
  signal \preset_reg_n_0_[16]\ : STD_LOGIC;
  signal \preset_reg_n_0_[17]\ : STD_LOGIC;
  signal \preset_reg_n_0_[1]\ : STD_LOGIC;
  signal \preset_reg_n_0_[2]\ : STD_LOGIC;
  signal \preset_reg_n_0_[3]\ : STD_LOGIC;
  signal \preset_reg_n_0_[7]\ : STD_LOGIC;
  signal \preset_reg_n_0_[8]\ : STD_LOGIC;
  signal \preset_reg_n_0_[9]\ : STD_LOGIC;
  signal sync_ctrl_n_3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_fsm[0]_i_2__6\ : label is "soft_lutpair23";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_reg[0]\ : label is "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_reg[1]\ : label is "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_reg[2]\ : label is "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000";
  attribute SOFT_HLUTNM of \coeff[13]_i_2__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \coeff[17]_i_2__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \coeff[18]_i_3__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \coeff[8]_i_2__5\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \coeff_cnt[1]_i_1__6\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \done_i_1__13\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \phy_txeq_fsm[3]_INST_0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \phy_txeq_fsm[4]_INST_0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \phy_txeq_fsm[5]_INST_0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \preset[10]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \preset[11]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \preset[12]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \preset[15]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \preset[16]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \preset[17]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \preset[1]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \preset[2]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \preset[3]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \preset[7]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \preset[8]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \preset[9]_i_1\ : label is "soft_lutpair26";
begin
\FSM_sequential_fsm[0]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \coeff_cnt_reg_n_0_[0]\,
      I1 => \coeff_cnt_reg_n_0_[1]\,
      I2 => fsm(2),
      I3 => fsm(1),
      O => \FSM_sequential_fsm[0]_i_2__6_n_0\
    );
\FSM_sequential_fsm_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \fsm__0\(0),
      Q => fsm(0),
      R => SR(0)
    );
\FSM_sequential_fsm_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \fsm__0\(1),
      Q => fsm(1),
      R => SR(0)
    );
\FSM_sequential_fsm_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => \fsm__0\(2),
      Q => fsm(2),
      R => SR(0)
    );
TXEQ_DONE_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => done_reg_n_0,
      Q => PHY_TXEQ_DONE(0),
      R => SR(0)
    );
\TXEQ_MAINCURSOR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__5_n_0\,
      D => data0(0),
      Q => txmaincursor_in(0),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__5_n_0\,
      D => data0(1),
      Q => txmaincursor_in(1),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__5_n_0\,
      D => data0(2),
      Q => txmaincursor_in(2),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__5_n_0\,
      D => data0(3),
      Q => txmaincursor_in(3),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__5_n_0\,
      D => data0(4),
      Q => txmaincursor_in(4),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__5_n_0\,
      D => data0(5),
      Q => txmaincursor_in(5),
      R => '0'
    );
\TXEQ_MAINCURSOR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__5_n_0\,
      D => data0(6),
      Q => txmaincursor_in(6),
      R => '0'
    );
\TXEQ_NEW_COEFF_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__5_n_0\,
      D => data0(12),
      Q => pipe_tx_eqcoeff(1),
      R => '0'
    );
\TXEQ_NEW_COEFF_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__5_n_0\,
      D => \coeff_reg_n_0_[5]\,
      Q => pipe_tx_eqcoeff(0),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__5_n_0\,
      D => data0(7),
      Q => txpostcursor_in(0),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__5_n_0\,
      D => data0(8),
      Q => txpostcursor_in(1),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__5_n_0\,
      D => data0(9),
      Q => txpostcursor_in(2),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__5_n_0\,
      D => data0(10),
      Q => txpostcursor_in(3),
      R => '0'
    );
\TXEQ_POSTCURSOR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__5_n_0\,
      D => data0(11),
      Q => txpostcursor_in(4),
      R => '0'
    );
\TXEQ_PRECURSOR[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => fsm(0),
      I1 => fsm(2),
      I2 => fsm(1),
      I3 => D(0),
      O => \TXEQ_PRECURSOR[0]_i_1__5_n_0\
    );
\TXEQ_PRECURSOR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__5_n_0\,
      D => \coeff_reg_n_0_[0]\,
      Q => txprecursor_in(0),
      R => '0'
    );
\TXEQ_PRECURSOR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__5_n_0\,
      D => \coeff_reg_n_0_[1]\,
      Q => txprecursor_in(1),
      R => '0'
    );
\TXEQ_PRECURSOR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__5_n_0\,
      D => \coeff_reg_n_0_[2]\,
      Q => txprecursor_in(2),
      R => '0'
    );
\TXEQ_PRECURSOR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__5_n_0\,
      D => \coeff_reg_n_0_[3]\,
      Q => txprecursor_in(3),
      R => '0'
    );
\TXEQ_PRECURSOR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => \TXEQ_PRECURSOR[0]_i_1__5_n_0\,
      D => \coeff_reg_n_0_[4]\,
      Q => txprecursor_in(4),
      R => '0'
    );
\coeff[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => data0(1),
      I1 => \coeff[17]_i_2__0_n_0\,
      I2 => data0(0),
      I3 => \coeff[18]_i_3__0_n_0\,
      O => p_1_in(0)
    );
\coeff[10]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__0_n_0\,
      I1 => data0(10),
      I2 => \coeff[17]_i_2__0_n_0\,
      I3 => data0(11),
      I4 => \coeff[10]_i_2__5_n_0\,
      O => p_1_in(10)
    );
\coeff[10]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(3),
      I1 => \preset_reg_n_0_[10]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[10]_i_2__5_n_0\
    );
\coeff[11]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__0_n_0\,
      I1 => data0(11),
      I2 => \coeff[17]_i_2__0_n_0\,
      I3 => data0(12),
      I4 => \coeff[11]_i_2__5_n_0\,
      O => p_1_in(11)
    );
\coeff[11]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(4),
      I1 => \preset_reg_n_0_[11]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[11]_i_2__5_n_0\
    );
\coeff[12]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(5),
      I1 => \preset_reg_n_0_[12]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[12]_i_2__5_n_0\
    );
\coeff[13]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => fsm(0),
      I1 => fsm(1),
      I2 => D(0),
      O => \coeff[13]_i_2__0_n_0\
    );
\coeff[14]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(7),
      I1 => \preset_reg_n_0_[16]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[14]_i_2__5_n_0\
    );
\coeff[15]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(8),
      I1 => \preset_reg_n_0_[15]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[15]_i_2__5_n_0\
    );
\coeff[16]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(9),
      I1 => \preset_reg_n_0_[16]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[16]_i_2__5_n_0\
    );
\coeff[17]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => fsm(0),
      I1 => D(0),
      I2 => fsm(1),
      I3 => \coeff_cnt_reg_n_0_[0]\,
      I4 => \coeff_cnt_reg_n_0_[1]\,
      O => \coeff[17]_i_2__0_n_0\
    );
\coeff[17]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(10),
      I1 => \preset_reg_n_0_[17]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[17]_i_3__5_n_0\
    );
\coeff[18]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44440444"
    )
        port map (
      I0 => fsm(0),
      I1 => D(0),
      I2 => fsm(1),
      I3 => \coeff_cnt_reg_n_0_[0]\,
      I4 => \coeff_cnt_reg_n_0_[1]\,
      O => \coeff[18]_i_3__0_n_0\
    );
\coeff[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__0_n_0\,
      I1 => data0(1),
      I2 => \coeff[17]_i_2__0_n_0\,
      I3 => data0(2),
      I4 => \coeff[1]_i_2__5_n_0\,
      O => p_1_in(1)
    );
\coeff[1]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \coeff_reg_n_0_[0]\,
      I1 => \preset_reg_n_0_[1]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[1]_i_2__5_n_0\
    );
\coeff[2]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__0_n_0\,
      I1 => data0(2),
      I2 => \coeff[17]_i_2__0_n_0\,
      I3 => data0(3),
      I4 => \coeff[2]_i_2__5_n_0\,
      O => p_1_in(2)
    );
\coeff[2]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \coeff_reg_n_0_[1]\,
      I1 => \preset_reg_n_0_[2]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[2]_i_2__5_n_0\
    );
\coeff[3]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__0_n_0\,
      I1 => data0(3),
      I2 => \coeff[17]_i_2__0_n_0\,
      I3 => data0(4),
      I4 => \coeff[3]_i_2__5_n_0\,
      O => p_1_in(3)
    );
\coeff[3]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => \coeff_reg_n_0_[2]\,
      I1 => \preset_reg_n_0_[3]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[3]_i_2__5_n_0\
    );
\coeff[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \coeff[18]_i_3__0_n_0\,
      I1 => data0(4),
      I2 => \coeff[17]_i_2__0_n_0\,
      I3 => data0(5),
      I4 => \coeff_reg_n_0_[3]\,
      I5 => \coeff[13]_i_2__0_n_0\,
      O => p_1_in(4)
    );
\coeff[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \coeff[18]_i_3__0_n_0\,
      I1 => data0(5),
      I2 => \coeff[17]_i_2__0_n_0\,
      I3 => data0(6),
      I4 => \coeff_reg_n_0_[4]\,
      I5 => \coeff[13]_i_2__0_n_0\,
      O => p_1_in(5)
    );
\coeff[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \coeff[18]_i_3__0_n_0\,
      I1 => data0(6),
      I2 => \coeff[17]_i_2__0_n_0\,
      I3 => data0(7),
      I4 => \coeff_reg_n_0_[5]\,
      I5 => \coeff[13]_i_2__0_n_0\,
      O => p_1_in(6)
    );
\coeff[7]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__0_n_0\,
      I1 => data0(7),
      I2 => \coeff[17]_i_2__0_n_0\,
      I3 => data0(8),
      I4 => \coeff[7]_i_2__5_n_0\,
      O => p_1_in(7)
    );
\coeff[7]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(0),
      I1 => \preset_reg_n_0_[7]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[7]_i_2__5_n_0\
    );
\coeff[8]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__0_n_0\,
      I1 => data0(8),
      I2 => \coeff[17]_i_2__0_n_0\,
      I3 => data0(9),
      I4 => \coeff[8]_i_2__5_n_0\,
      O => p_1_in(8)
    );
\coeff[8]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(1),
      I1 => \preset_reg_n_0_[8]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[8]_i_2__5_n_0\
    );
\coeff[9]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \coeff[18]_i_3__0_n_0\,
      I1 => data0(9),
      I2 => \coeff[17]_i_2__0_n_0\,
      I3 => data0(10),
      I4 => \coeff[9]_i_2__5_n_0\,
      O => p_1_in(9)
    );
\coeff[9]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00CCCC"
    )
        port map (
      I0 => data0(2),
      I1 => \preset_reg_n_0_[9]\,
      I2 => fsm(1),
      I3 => fsm(0),
      I4 => D(0),
      O => \coeff[9]_i_2__5_n_0\
    );
\coeff_cnt[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040400"
    )
        port map (
      I0 => fsm(0),
      I1 => fsm(1),
      I2 => fsm(2),
      I3 => \coeff_cnt_reg_n_0_[1]\,
      I4 => \coeff_cnt_reg_n_0_[0]\,
      O => coeff_cnt(1)
    );
\coeff_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => coeff_cnt(0),
      Q => \coeff_cnt_reg_n_0_[0]\,
      R => SR(0)
    );
\coeff_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => coeff_cnt(1),
      Q => \coeff_cnt_reg_n_0_[1]\,
      R => SR(0)
    );
\coeff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(0),
      Q => \coeff_reg_n_0_[0]\,
      R => '0'
    );
\coeff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(10),
      Q => data0(4),
      R => '0'
    );
\coeff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(11),
      Q => data0(5),
      R => '0'
    );
\coeff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(12),
      Q => data0(6),
      R => '0'
    );
\coeff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(13),
      Q => data0(7),
      R => '0'
    );
\coeff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(14),
      Q => data0(8),
      R => '0'
    );
\coeff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(15),
      Q => data0(9),
      R => '0'
    );
\coeff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(16),
      Q => data0(10),
      R => '0'
    );
\coeff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(17),
      Q => data0(11),
      R => '0'
    );
\coeff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(18),
      Q => data0(12),
      R => '0'
    );
\coeff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(1),
      Q => \coeff_reg_n_0_[1]\,
      R => '0'
    );
\coeff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(2),
      Q => \coeff_reg_n_0_[2]\,
      R => '0'
    );
\coeff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(3),
      Q => \coeff_reg_n_0_[3]\,
      R => '0'
    );
\coeff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(4),
      Q => \coeff_reg_n_0_[4]\,
      R => '0'
    );
\coeff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(5),
      Q => \coeff_reg_n_0_[5]\,
      R => '0'
    );
\coeff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(6),
      Q => data0(0),
      R => '0'
    );
\coeff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(7),
      Q => data0(1),
      R => '0'
    );
\coeff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(8),
      Q => data0(2),
      R => '0'
    );
\coeff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => sync_ctrl_n_3,
      D => p_1_in(9),
      Q => data0(3),
      R => '0'
    );
\done_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => fsm(1),
      I1 => fsm(2),
      I2 => fsm(0),
      O => done
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => done,
      Q => done_reg_n_0,
      R => SR(0)
    );
\phy_txeq_fsm[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => fsm(1),
      I1 => fsm(2),
      I2 => fsm(0),
      O => phy_txeq_fsm(0)
    );
\phy_txeq_fsm[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fsm(1),
      I1 => fsm(2),
      O => phy_txeq_fsm(1)
    );
\phy_txeq_fsm[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fsm(2),
      I1 => fsm(1),
      O => phy_txeq_fsm(2)
    );
\preset[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA8F"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[10]_i_1_n_0\
    );
\preset[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA8B"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[11]_i_1_n_0\
    );
\preset[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1754"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(1),
      I3 => preset_r(0),
      O => \preset[12]_i_1_n_0\
    );
\preset[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC83"
    )
        port map (
      I0 => preset_r(0),
      I1 => preset_r(3),
      I2 => preset_r(1),
      I3 => preset_r(2),
      O => \preset[15]_i_1_n_0\
    );
\preset[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(0),
      I2 => preset_r(2),
      O => \preset[16]_i_1_n_0\
    );
\preset[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E8AD"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(1),
      I2 => preset_r(2),
      I3 => preset_r(0),
      O => \preset[17]_i_1_n_0\
    );
\preset[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0402"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[1]_i_1_n_0\
    );
\preset[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[2]_i_1_n_0\
    );
\preset[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4462"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[3]_i_1_n_0\
    );
\preset[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0548"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(1),
      I2 => preset_r(2),
      I3 => preset_r(0),
      O => \preset[7]_i_1_n_0\
    );
\preset[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAEB"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(0),
      I2 => preset_r(1),
      I3 => preset_r(2),
      O => \preset[8]_i_1_n_0\
    );
\preset[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E8CB"
    )
        port map (
      I0 => preset_r(3),
      I1 => preset_r(2),
      I2 => preset_r(0),
      I3 => preset_r(1),
      O => \preset[9]_i_1_n_0\
    );
\preset_done_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm(2),
      I1 => fsm(0),
      I2 => fsm(1),
      O => preset
    );
preset_done_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => '1',
      D => preset,
      Q => data1(2),
      R => SR(0)
    );
\preset_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[10]_i_1_n_0\,
      Q => \preset_reg_n_0_[10]\,
      S => SR(0)
    );
\preset_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[11]_i_1_n_0\,
      Q => \preset_reg_n_0_[11]\,
      S => SR(0)
    );
\preset_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[12]_i_1_n_0\,
      Q => \preset_reg_n_0_[12]\,
      R => SR(0)
    );
\preset_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[15]_i_1_n_0\,
      Q => \preset_reg_n_0_[15]\,
      S => SR(0)
    );
\preset_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[16]_i_1_n_0\,
      Q => \preset_reg_n_0_[16]\,
      R => SR(0)
    );
\preset_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[17]_i_1_n_0\,
      Q => \preset_reg_n_0_[17]\,
      S => SR(0)
    );
\preset_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[1]_i_1_n_0\,
      Q => \preset_reg_n_0_[1]\,
      R => SR(0)
    );
\preset_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[2]_i_1_n_0\,
      Q => \preset_reg_n_0_[2]\,
      R => SR(0)
    );
\preset_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[3]_i_1_n_0\,
      Q => \preset_reg_n_0_[3]\,
      R => SR(0)
    );
\preset_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[7]_i_1_n_0\,
      Q => \preset_reg_n_0_[7]\,
      R => SR(0)
    );
\preset_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[8]_i_1_n_0\,
      Q => \preset_reg_n_0_[8]\,
      S => SR(0)
    );
\preset_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => CLK_PCLK,
      CE => preset,
      D => \preset[9]_i_1_n_0\,
      Q => \preset_reg_n_0_[9]\,
      S => SR(0)
    );
sync_coeff: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized1_331\
     port map (
      CLK_PCLK => CLK_PCLK,
      D(6 downto 0) => p_1_in(18 downto 12),
      Q(2 downto 1) => data0(12 downto 11),
      Q(0) => data0(6),
      \coeff_reg[12]\ => \coeff[12]_i_2__5_n_0\,
      \coeff_reg[13]\ => \coeff[13]_i_2__0_n_0\,
      \coeff_reg[14]\ => \coeff[14]_i_2__5_n_0\,
      \coeff_reg[15]\ => \coeff[15]_i_2__5_n_0\,
      \coeff_reg[16]\ => \coeff[16]_i_2__5_n_0\,
      \coeff_reg[17]\ => \coeff[17]_i_2__0_n_0\,
      \coeff_reg[17]_0\ => \coeff[17]_i_3__5_n_0\,
      \coeff_reg[18]\ => \coeff[18]_i_3__0_n_0\,
      \coeff_reg[18]_0\(1 downto 0) => fsm(1 downto 0),
      \coeff_reg[18]_1\(0) => D(0),
      pipe_tx_eqdeemph(5 downto 0) => pipe_tx_eqdeemph(5 downto 0)
    );
sync_ctrl: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync_332
     port map (
      CLK_PCLK => CLK_PCLK,
      D(2 downto 0) => \fsm__0\(2 downto 0),
      E(0) => sync_ctrl_n_3,
      \FSM_sequential_fsm_reg[0]\ => \FSM_sequential_fsm[0]_i_2__6_n_0\,
      Q(2 downto 0) => fsm(2 downto 0),
      \coeff_cnt_reg[0]\(0) => coeff_cnt(0),
      \coeff_cnt_reg[0]_0\(0) => \coeff_cnt_reg_n_0_[0]\,
      \coeff_reg[0]\(0) => D(0),
      data1(0) => data1(2),
      phy_txeq_ctrl(1 downto 0) => phy_txeq_ctrl(1 downto 0)
    );
sync_preset: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized0_333\
     port map (
      CLK_PCLK => CLK_PCLK,
      phy_txeq_preset(3 downto 0) => phy_txeq_preset(3 downto 0),
      preset_r(3 downto 0) => preset_r(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_rxcdrhold is
  port (
    rxcdrhold_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    PHY_RXELECIDLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_PCLK : in STD_LOGIC;
    cfg_ltssm_state : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_rxcdrhold : entity is "pcie3_ultrascale_7038_rxcdrhold";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_rxcdrhold;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_rxcdrhold is
  signal pipe_rx0_elec_idle_reg0 : STD_LOGIC;
  signal pipe_rx0_elec_idle_reg1 : STD_LOGIC;
  signal \^rxcdrhold_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rxcdrhold_req : STD_LOGIC;
  signal rxcdrhold_req0_n_0 : STD_LOGIC;
  signal sync_rxcdrhold_req_n_0 : STD_LOGIC;
begin
  rxcdrhold_in(0) <= \^rxcdrhold_in\(0);
phy_rxcdrhold_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => PHY_PCLK,
      CE => '1',
      D => sync_rxcdrhold_req_n_0,
      Q => \^rxcdrhold_in\(0),
      R => '0'
    );
pipe_rx0_elec_idle_reg0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => PHY_PCLK,
      CE => '1',
      D => PHY_RXELECIDLE(0),
      Q => pipe_rx0_elec_idle_reg0,
      R => '0'
    );
pipe_rx0_elec_idle_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => PHY_PCLK,
      CE => '1',
      D => pipe_rx0_elec_idle_reg0,
      Q => pipe_rx0_elec_idle_reg1,
      R => '0'
    );
rxcdrhold_req0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000600000040"
    )
        port map (
      I0 => cfg_ltssm_state(5),
      I1 => cfg_ltssm_state(3),
      I2 => cfg_ltssm_state(4),
      I3 => cfg_ltssm_state(1),
      I4 => cfg_ltssm_state(0),
      I5 => cfg_ltssm_state(2),
      O => rxcdrhold_req0_n_0
    );
rxcdrhold_req_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => rxcdrhold_req0_n_0,
      Q => rxcdrhold_req,
      R => '0'
    );
sync_rxcdrhold_req: entity work.\pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_sync__parameterized5\
     port map (
      D(0) => rxcdrhold_req,
      PHY_PCLK => PHY_PCLK,
      PHY_RXELECIDLE(0) => PHY_RXELECIDLE(0),
      pipe_rx0_elec_idle_reg1 => pipe_rx0_elec_idle_reg1,
      pipe_rx0_elec_idle_reg1_reg => sync_rxcdrhold_req_n_0,
      rxcdrhold_in(0) => \^rxcdrhold_in\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top is
  port (
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_srcclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_usrclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_usrclk2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_srcclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_start_user_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_error_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_start_user_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_error_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0lock_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtwiz_reset_qpll1lock_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtwiz_reset_rx_cdr_stable_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0reset_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gtwiz_reset_qpll1reset_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gtwiz_gthe3_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 143 downto 0 );
    gtwiz_gthe3_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 143 downto 0 );
    gtwiz_gthe3_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gtwiz_gthe4_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 143 downto 0 );
    gtwiz_gthe4_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 143 downto 0 );
    gtwiz_gthe4_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gtwiz_gtye4_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 143 downto 0 );
    gtwiz_gtye4_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 143 downto 0 );
    gtwiz_gtye4_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 127 downto 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 127 downto 0 );
    bgbypassb_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    bgmonitorenb_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    bgpdb_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    bgrcalovrd_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    bgrcalovrdenb_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    drpaddr_common_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    drpclk_common_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    drpdi_common_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    drpen_common_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    drpwe_common_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtgrefclk0_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtgrefclk1_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtnorthrefclk00_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtnorthrefclk01_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtnorthrefclk10_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtnorthrefclk11_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtrefclk00_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtrefclk01_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtrefclk10_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtrefclk11_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtsouthrefclk00_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtsouthrefclk01_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtsouthrefclk10_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtsouthrefclk11_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pcierateqpll0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateqpll1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pmarsvd0_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pmarsvd1_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    qpll0clkrsvd0_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll0clkrsvd1_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll0fbdiv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0lockdetclk_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll0locken_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll0pd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll0refclksel_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    qpll0reset_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll1clkrsvd0_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll1clkrsvd1_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll1fbdiv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1lockdetclk_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll1locken_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll1pd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll1refclksel_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    qpll1reset_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qpllrsvd1_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    qpllrsvd2_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    qpllrsvd3_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    qpllrsvd4_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rcalenb_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sdm0data_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0toggle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0width_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1data_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1toggle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1width_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tcongpi_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tconpowerup_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tconreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tconrsvdin1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubcfgstreamen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubdo_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubdrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubenable_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubgpi_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubintr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubiolmbrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmbrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmcapture_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmdbgrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmdbgupdate_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmregen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmshift_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmsysrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtck_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtdi_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdo_common_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    drprdy_common_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pmarsvdout0_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pmarsvdout1_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    qpll0fbclklost_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll0lock_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll0outclk_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll0outrefclk_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll0refclklost_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll1fbclklost_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll1lock_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll1outclk_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll1outrefclk_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll1refclklost_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    qplldmonitor0_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    qplldmonitor1_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    refclkoutmonitor0_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    refclkoutmonitor1_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxrecclk0_sel_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxrecclk1_sel_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxrecclk0sel_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk1sel_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0finalout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0testdata_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1finalout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1testdata_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    tcongpo_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    tconrsvdout0_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdaddr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubden_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdi_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdwe_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtdo_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubrsvdout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubtxuart_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepdir_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsq_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cfgreset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clkrsvd0_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clkrsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cpllfreqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllockdetclk_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cplllocken_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cpllpd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cpllrefclksel_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    cpllreset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dmonfiforeset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dmonitorclk_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 71 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 127 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    drprst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    elpcaldvorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    elpcalpaorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphicaldone_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    evoddphicalstart_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    evoddphidrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    evoddphidwren_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    evoddphixrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    evoddphixwren_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    eyescanmode_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    freqos_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gtnorthrefclk0_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gtnorthrefclk1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gtrefclk1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gtresetsel_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gtrsvd_in : in STD_LOGIC_VECTOR ( 127 downto 0 );
    gtrxreset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gtrxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk0_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gtsouthrefclk1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gttxreset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gttxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    incpctrl_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtyrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtyrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    looprsvd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lpbkrxtxseren_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    lpbktxrxseren_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pcieeqrxeqadaptdone_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pcierstidle_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pciersttxsyncstart_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pcieuserratedone_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 127 downto 0 );
    pcsrsvdin2_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    pmarsvdin_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    qpll0clk_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclk_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll1clk_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll1freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclk_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    resetovrd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rstclkentx_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rx8b10ben_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxafecfoken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxcdrfreqreset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxcdrreset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxcdrresetrsv_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxchbonden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxchbondi_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    rxchbondlevel_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    rxchbondmaster_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxchbondslave_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxckcalreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxckcalstart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcommadeten_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfeagcctrl_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rxdccforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagchold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfeagcovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfecfokfcnum_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfpulse_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokovren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelfhold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfelfovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap10hold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap10ovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap11hold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap11ovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap12hold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap12ovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap13hold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap13ovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap14hold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap14ovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap15hold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap15ovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap2hold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap2ovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap3hold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap3ovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap4hold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap4ovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap5hold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap5ovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap6hold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap6ovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap7hold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap7ovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap8hold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap8ovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap9hold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap9ovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfeuthold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfeutovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfevphold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfevpovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfevsen_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfexyden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdlybypass_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdlyen_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdlyovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdlysreset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxelecidlemode_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rxeqtraining_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxlatclk_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxlpmgchold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxlpmgcovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxlpmhfhold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxlpmhfovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxlpmlfhold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxlpmlfklovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxlpmoshold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxlpmosovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxmonitorsel_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rxoobreset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxoscalreset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxoshold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxosintcfg_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rxosinten_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxosinthold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxosintovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxosintstrobe_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxosinttestovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxosovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxoutclksel_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    rxpcommaalignen_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rxphalign_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxphalignen_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxphdlypd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxphdlyreset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxphovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxpllclksel_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rxprogdivreset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxqpien_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxrate_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    rxratemode_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxslide_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxslipoutclk_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxslippma_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxsyncallin_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxsyncin_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxsyncmode_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxsysclksel_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rxtermination_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserrdy_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sigvalidclk_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tstin_in : in STD_LOGIC_VECTOR ( 159 downto 0 );
    tx8b10bbypass_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    tx8b10ben_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txbufdiffctrl_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    txcominit_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txcomsas_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txcomwake_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 127 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 127 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    txdata_in : in STD_LOGIC_VECTOR ( 1023 downto 0 );
    txdataextendrsvd_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    txdccforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdccreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdeemph_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdetectrx_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    txdiffpd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdlybypass_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdlyen_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdlyhold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdlyovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdlysreset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdlyupdown_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txelforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 47 downto 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txlatclk_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txlfpstreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu2lpexit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu3wake_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmaincursor_in : in STD_LOGIC_VECTOR ( 55 downto 0 );
    txmargin_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    txmuxdcdexhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmuxdcdorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoneszeros_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txpd_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txpdelecidlemode_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txphalign_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txphalignen_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txphdlypd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txphdlyreset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txphdlytstclk_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txphinit_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txphovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txpippmen_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txpippmovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txpippmpd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txpippmsel_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txpippmstepsize_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    txpisopd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txpllclksel_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    txpostcursorinv_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    txprecursorinv_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txprogdivreset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txqpibiasen_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txqpistrongpdown_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txqpiweakpup_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txrate_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    txratemode_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 55 downto 0 );
    txswing_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txsyncallin_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txsyncin_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txsyncmode_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txsysclksel_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txuserrdy_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    bufgtce_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    bufgtcemask_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    bufgtdiv_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    bufgtreset_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    bufgtrstmask_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    cpllfbclklost_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cpllrefclklost_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 135 downto 0 );
    dmonitoroutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 127 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gtrefclkmonitor_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gtytxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtytxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierategen3_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pcierateidle_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pcierateqpllpd_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pcierateqpllreset_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pciesynctxsyncdone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pcieusergen3rdy_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pcieuserphystatusrst_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pcieuserratestart_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pcsrsvdout_out : out STD_LOGIC_VECTOR ( 95 downto 0 );
    phystatus_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pinrsrvdas_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    powerpresent_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    resetexception_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    rxbyteisaligned_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxbyterealign_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxcdrphdone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxchanbondseq_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxchanisaligned_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxchanrealign_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxchbondo_out : out STD_LOGIC_VECTOR ( 39 downto 0 );
    rxckcaldone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxcominitdet_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxcommadet_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxcomsasdet_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxcomwakedet_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 127 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 127 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rxdata_out : out STD_LOGIC_VECTOR ( 1023 downto 0 );
    rxdataextendrsvd_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxdlysresetdone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxelecidle_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 47 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxlfpstresetdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu2lpexitdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu3wakedet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxmonitorout_out : out STD_LOGIC_VECTOR ( 55 downto 0 );
    rxosintdone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxosintstarted_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxosintstrobedone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxosintstrobestarted_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxoutclkfabric_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxphaligndone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxphalignerr_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxprbslocked_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxprgdivresetdone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxqpisenn_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxqpisenp_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxratedone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxrecclkout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxsliderdy_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxslipdone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxslipoutclkrdy_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxslippmardy_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxstartofseq_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxstatus_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    rxsyncdone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxsyncout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxvalid_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    txcomfinish_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txdccdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdlysresetdone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txoutclkfabric_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txoutclkpcs_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txphaligndone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txphinitdone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txqpisenn_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txqpisenp_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txratedone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txsyncdone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txsyncout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC
  );
  attribute C_CHANNEL_ENABLE : string;
  attribute C_CHANNEL_ENABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111";
  attribute C_COMMON_SCALING_FACTOR : integer;
  attribute C_COMMON_SCALING_FACTOR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 2;
  attribute C_CPLL_VCO_FREQUENCY : string;
  attribute C_CPLL_VCO_FREQUENCY of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is "2000.000000";
  attribute C_ENABLE_COMMON_USRCLK : integer;
  attribute C_ENABLE_COMMON_USRCLK of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 0;
  attribute C_FORCE_COMMONS : integer;
  attribute C_FORCE_COMMONS of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 0;
  attribute C_FREERUN_FREQUENCY : string;
  attribute C_FREERUN_FREQUENCY of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is "100.000000";
  attribute C_GT_REV : integer;
  attribute C_GT_REV of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 17;
  attribute C_GT_TYPE : integer;
  attribute C_GT_TYPE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 0;
  attribute C_INCLUDE_CPLL_CAL : integer;
  attribute C_INCLUDE_CPLL_CAL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 2;
  attribute C_LOCATE_COMMON : integer;
  attribute C_LOCATE_COMMON of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE : integer;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 2;
  attribute C_LOCATE_RESET_CONTROLLER : integer;
  attribute C_LOCATE_RESET_CONTROLLER of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 1;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_RX_USER_CLOCKING : integer;
  attribute C_LOCATE_RX_USER_CLOCKING of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 1;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 1;
  attribute C_LOCATE_TX_USER_CLOCKING : integer;
  attribute C_LOCATE_TX_USER_CLOCKING of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 1;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING : integer;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 1;
  attribute C_PCIE_CORECLK_FREQ : integer;
  attribute C_PCIE_CORECLK_FREQ of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 500;
  attribute C_PCIE_ENABLE : integer;
  attribute C_PCIE_ENABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 1;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL : integer;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 0;
  attribute C_RESET_SEQUENCE_INTERVAL : integer;
  attribute C_RESET_SEQUENCE_INTERVAL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFBYPASS_MODE : integer;
  attribute C_RX_BUFFBYPASS_MODE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFER_MODE : integer;
  attribute C_RX_BUFFER_MODE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 1;
  attribute C_RX_CB_DISP : string;
  attribute C_RX_CB_DISP of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CB_K : string;
  attribute C_RX_CB_K of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CB_LEN_SEQ : integer;
  attribute C_RX_CB_LEN_SEQ of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 1;
  attribute C_RX_CB_MAX_LEVEL : integer;
  attribute C_RX_CB_MAX_LEVEL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 4;
  attribute C_RX_CB_NUM_SEQ : integer;
  attribute C_RX_CB_NUM_SEQ of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 0;
  attribute C_RX_CB_VAL : string;
  attribute C_RX_CB_VAL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_CC_DISP : string;
  attribute C_RX_CC_DISP of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CC_ENABLE : integer;
  attribute C_RX_CC_ENABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 1;
  attribute C_RX_CC_K : string;
  attribute C_RX_CC_K of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is "8'b00000001";
  attribute C_RX_CC_LEN_SEQ : integer;
  attribute C_RX_CC_LEN_SEQ of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 1;
  attribute C_RX_CC_NUM_SEQ : integer;
  attribute C_RX_CC_NUM_SEQ of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 1;
  attribute C_RX_CC_PERIODICITY : integer;
  attribute C_RX_CC_PERIODICITY of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 5000;
  attribute C_RX_CC_VAL : string;
  attribute C_RX_CC_VAL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000011100";
  attribute C_RX_COMMA_M_ENABLE : integer;
  attribute C_RX_COMMA_M_ENABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 1;
  attribute C_RX_COMMA_M_VAL : string;
  attribute C_RX_COMMA_M_VAL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is "10'b1010000011";
  attribute C_RX_COMMA_P_ENABLE : integer;
  attribute C_RX_COMMA_P_ENABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 1;
  attribute C_RX_COMMA_P_VAL : string;
  attribute C_RX_COMMA_P_VAL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is "10'b0101111100";
  attribute C_RX_DATA_DECODING : integer;
  attribute C_RX_DATA_DECODING of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 1;
  attribute C_RX_ENABLE : integer;
  attribute C_RX_ENABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 1;
  attribute C_RX_INT_DATA_WIDTH : integer;
  attribute C_RX_INT_DATA_WIDTH of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 20;
  attribute C_RX_LINE_RATE : string;
  attribute C_RX_LINE_RATE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is "8.000000";
  attribute C_RX_MASTER_CHANNEL_IDX : integer;
  attribute C_RX_MASTER_CHANNEL_IDX of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 7;
  attribute C_RX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_RX_OUTCLK_BUFG_GT_DIV of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 1;
  attribute C_RX_OUTCLK_FREQUENCY : string;
  attribute C_RX_OUTCLK_FREQUENCY of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is "400.000000";
  attribute C_RX_OUTCLK_SOURCE : integer;
  attribute C_RX_OUTCLK_SOURCE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 1;
  attribute C_RX_PLL_TYPE : integer;
  attribute C_RX_PLL_TYPE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 1;
  attribute C_RX_RECCLK_OUTPUT : string;
  attribute C_RX_RECCLK_OUTPUT of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_REFCLK_FREQUENCY : string;
  attribute C_RX_REFCLK_FREQUENCY of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is "100.000000";
  attribute C_RX_SLIDE_MODE : integer;
  attribute C_RX_SLIDE_MODE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 2;
  attribute C_RX_USER_CLOCKING_CONTENTS : integer;
  attribute C_RX_USER_CLOCKING_CONTENTS of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 1;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 1;
  attribute C_RX_USER_CLOCKING_SOURCE : integer;
  attribute C_RX_USER_CLOCKING_SOURCE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_DATA_WIDTH : integer;
  attribute C_RX_USER_DATA_WIDTH of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 16;
  attribute C_RX_USRCLK2_FREQUENCY : string;
  attribute C_RX_USRCLK2_FREQUENCY of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is "400.000000";
  attribute C_RX_USRCLK_FREQUENCY : string;
  attribute C_RX_USRCLK_FREQUENCY of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is "400.000000";
  attribute C_SECONDARY_QPLL_ENABLE : integer;
  attribute C_SECONDARY_QPLL_ENABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 0;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY : string;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is "257.812500";
  attribute C_SIM_CPLL_CAL_BYPASS : integer;
  attribute C_SIM_CPLL_CAL_BYPASS of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 1;
  attribute C_TOTAL_NUM_CHANNELS : integer;
  attribute C_TOTAL_NUM_CHANNELS of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 8;
  attribute C_TOTAL_NUM_COMMONS : integer;
  attribute C_TOTAL_NUM_COMMONS of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 2;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE : integer;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 0;
  attribute C_TXPROGDIV_FREQ_ENABLE : integer;
  attribute C_TXPROGDIV_FREQ_ENABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 1;
  attribute C_TXPROGDIV_FREQ_SOURCE : integer;
  attribute C_TXPROGDIV_FREQ_SOURCE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 2;
  attribute C_TXPROGDIV_FREQ_VAL : string;
  attribute C_TXPROGDIV_FREQ_VAL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is "400.000000";
  attribute C_TX_BUFFBYPASS_MODE : integer;
  attribute C_TX_BUFFBYPASS_MODE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 0;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 0;
  attribute C_TX_BUFFER_MODE : integer;
  attribute C_TX_BUFFER_MODE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 0;
  attribute C_TX_DATA_ENCODING : integer;
  attribute C_TX_DATA_ENCODING of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 1;
  attribute C_TX_ENABLE : integer;
  attribute C_TX_ENABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 1;
  attribute C_TX_INT_DATA_WIDTH : integer;
  attribute C_TX_INT_DATA_WIDTH of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 20;
  attribute C_TX_LINE_RATE : string;
  attribute C_TX_LINE_RATE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is "8.000000";
  attribute C_TX_MASTER_CHANNEL_IDX : integer;
  attribute C_TX_MASTER_CHANNEL_IDX of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 7;
  attribute C_TX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_TX_OUTCLK_BUFG_GT_DIV of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 1;
  attribute C_TX_OUTCLK_FREQUENCY : string;
  attribute C_TX_OUTCLK_FREQUENCY of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is "400.000000";
  attribute C_TX_OUTCLK_SOURCE : integer;
  attribute C_TX_OUTCLK_SOURCE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 4;
  attribute C_TX_PLL_TYPE : integer;
  attribute C_TX_PLL_TYPE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 1;
  attribute C_TX_REFCLK_FREQUENCY : string;
  attribute C_TX_REFCLK_FREQUENCY of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is "100.000000";
  attribute C_TX_USER_CLOCKING_CONTENTS : integer;
  attribute C_TX_USER_CLOCKING_CONTENTS of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 1;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 1;
  attribute C_TX_USER_CLOCKING_SOURCE : integer;
  attribute C_TX_USER_CLOCKING_SOURCE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_DATA_WIDTH : integer;
  attribute C_TX_USER_DATA_WIDTH of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 16;
  attribute C_TX_USRCLK2_FREQUENCY : string;
  attribute C_TX_USRCLK2_FREQUENCY of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is "400.000000";
  attribute C_TX_USRCLK_FREQUENCY : string;
  attribute C_TX_USRCLK_FREQUENCY of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is "400.000000";
  attribute C_USER_GTPOWERGOOD_DELAY_EN : integer;
  attribute C_USER_GTPOWERGOOD_DELAY_EN of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top : entity is "pcie3_ultrascale_7038_gt_gtwizard_top";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top is
  signal \<const0>\ : STD_LOGIC;
  signal \^gtwiz_reset_rx_done_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gtwiz_reset_tx_done_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gtwiz_userclk_rx_active_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gtwiz_userclk_tx_active_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^qpll0reset_in\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^qpll1reset_in\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  \^gtwiz_reset_rx_done_in\(0) <= gtwiz_reset_rx_done_in(0);
  \^gtwiz_reset_tx_done_in\(0) <= gtwiz_reset_tx_done_in(0);
  \^gtwiz_userclk_rx_active_in\(0) <= gtwiz_userclk_rx_active_in(0);
  \^gtwiz_userclk_tx_active_in\(0) <= gtwiz_userclk_tx_active_in(0);
  \^qpll0reset_in\(1 downto 0) <= qpll0reset_in(1 downto 0);
  \^qpll1reset_in\(1 downto 0) <= qpll1reset_in(1 downto 0);
  dmonitoroutclk_out(0) <= \<const0>\;
  gtwiz_buffbypass_rx_done_out(0) <= \<const0>\;
  gtwiz_buffbypass_rx_error_out(0) <= \<const0>\;
  gtwiz_buffbypass_tx_done_out(0) <= \<const0>\;
  gtwiz_buffbypass_tx_error_out(0) <= \<const0>\;
  gtwiz_reset_qpll0reset_out(1 downto 0) <= \^qpll0reset_in\(1 downto 0);
  gtwiz_reset_qpll1reset_out(1 downto 0) <= \^qpll1reset_in\(1 downto 0);
  gtwiz_reset_rx_cdr_stable_out(0) <= \<const0>\;
  gtwiz_reset_rx_done_out(0) <= \^gtwiz_reset_rx_done_in\(0);
  gtwiz_reset_tx_done_out(0) <= \^gtwiz_reset_tx_done_in\(0);
  gtwiz_userclk_rx_active_out(0) <= \^gtwiz_userclk_rx_active_in\(0);
  gtwiz_userclk_rx_srcclk_out(0) <= \<const0>\;
  gtwiz_userclk_rx_usrclk2_out(0) <= \<const0>\;
  gtwiz_userclk_rx_usrclk_out(0) <= \<const0>\;
  gtwiz_userclk_tx_active_out(0) <= \^gtwiz_userclk_tx_active_in\(0);
  gtwiz_userclk_tx_srcclk_out(0) <= \<const0>\;
  gtwiz_userclk_tx_usrclk2_out(0) <= \<const0>\;
  gtwiz_userclk_tx_usrclk_out(0) <= \<const0>\;
  gtwiz_userdata_rx_out(127) <= \<const0>\;
  gtwiz_userdata_rx_out(126) <= \<const0>\;
  gtwiz_userdata_rx_out(125) <= \<const0>\;
  gtwiz_userdata_rx_out(124) <= \<const0>\;
  gtwiz_userdata_rx_out(123) <= \<const0>\;
  gtwiz_userdata_rx_out(122) <= \<const0>\;
  gtwiz_userdata_rx_out(121) <= \<const0>\;
  gtwiz_userdata_rx_out(120) <= \<const0>\;
  gtwiz_userdata_rx_out(119) <= \<const0>\;
  gtwiz_userdata_rx_out(118) <= \<const0>\;
  gtwiz_userdata_rx_out(117) <= \<const0>\;
  gtwiz_userdata_rx_out(116) <= \<const0>\;
  gtwiz_userdata_rx_out(115) <= \<const0>\;
  gtwiz_userdata_rx_out(114) <= \<const0>\;
  gtwiz_userdata_rx_out(113) <= \<const0>\;
  gtwiz_userdata_rx_out(112) <= \<const0>\;
  gtwiz_userdata_rx_out(111) <= \<const0>\;
  gtwiz_userdata_rx_out(110) <= \<const0>\;
  gtwiz_userdata_rx_out(109) <= \<const0>\;
  gtwiz_userdata_rx_out(108) <= \<const0>\;
  gtwiz_userdata_rx_out(107) <= \<const0>\;
  gtwiz_userdata_rx_out(106) <= \<const0>\;
  gtwiz_userdata_rx_out(105) <= \<const0>\;
  gtwiz_userdata_rx_out(104) <= \<const0>\;
  gtwiz_userdata_rx_out(103) <= \<const0>\;
  gtwiz_userdata_rx_out(102) <= \<const0>\;
  gtwiz_userdata_rx_out(101) <= \<const0>\;
  gtwiz_userdata_rx_out(100) <= \<const0>\;
  gtwiz_userdata_rx_out(99) <= \<const0>\;
  gtwiz_userdata_rx_out(98) <= \<const0>\;
  gtwiz_userdata_rx_out(97) <= \<const0>\;
  gtwiz_userdata_rx_out(96) <= \<const0>\;
  gtwiz_userdata_rx_out(95) <= \<const0>\;
  gtwiz_userdata_rx_out(94) <= \<const0>\;
  gtwiz_userdata_rx_out(93) <= \<const0>\;
  gtwiz_userdata_rx_out(92) <= \<const0>\;
  gtwiz_userdata_rx_out(91) <= \<const0>\;
  gtwiz_userdata_rx_out(90) <= \<const0>\;
  gtwiz_userdata_rx_out(89) <= \<const0>\;
  gtwiz_userdata_rx_out(88) <= \<const0>\;
  gtwiz_userdata_rx_out(87) <= \<const0>\;
  gtwiz_userdata_rx_out(86) <= \<const0>\;
  gtwiz_userdata_rx_out(85) <= \<const0>\;
  gtwiz_userdata_rx_out(84) <= \<const0>\;
  gtwiz_userdata_rx_out(83) <= \<const0>\;
  gtwiz_userdata_rx_out(82) <= \<const0>\;
  gtwiz_userdata_rx_out(81) <= \<const0>\;
  gtwiz_userdata_rx_out(80) <= \<const0>\;
  gtwiz_userdata_rx_out(79) <= \<const0>\;
  gtwiz_userdata_rx_out(78) <= \<const0>\;
  gtwiz_userdata_rx_out(77) <= \<const0>\;
  gtwiz_userdata_rx_out(76) <= \<const0>\;
  gtwiz_userdata_rx_out(75) <= \<const0>\;
  gtwiz_userdata_rx_out(74) <= \<const0>\;
  gtwiz_userdata_rx_out(73) <= \<const0>\;
  gtwiz_userdata_rx_out(72) <= \<const0>\;
  gtwiz_userdata_rx_out(71) <= \<const0>\;
  gtwiz_userdata_rx_out(70) <= \<const0>\;
  gtwiz_userdata_rx_out(69) <= \<const0>\;
  gtwiz_userdata_rx_out(68) <= \<const0>\;
  gtwiz_userdata_rx_out(67) <= \<const0>\;
  gtwiz_userdata_rx_out(66) <= \<const0>\;
  gtwiz_userdata_rx_out(65) <= \<const0>\;
  gtwiz_userdata_rx_out(64) <= \<const0>\;
  gtwiz_userdata_rx_out(63) <= \<const0>\;
  gtwiz_userdata_rx_out(62) <= \<const0>\;
  gtwiz_userdata_rx_out(61) <= \<const0>\;
  gtwiz_userdata_rx_out(60) <= \<const0>\;
  gtwiz_userdata_rx_out(59) <= \<const0>\;
  gtwiz_userdata_rx_out(58) <= \<const0>\;
  gtwiz_userdata_rx_out(57) <= \<const0>\;
  gtwiz_userdata_rx_out(56) <= \<const0>\;
  gtwiz_userdata_rx_out(55) <= \<const0>\;
  gtwiz_userdata_rx_out(54) <= \<const0>\;
  gtwiz_userdata_rx_out(53) <= \<const0>\;
  gtwiz_userdata_rx_out(52) <= \<const0>\;
  gtwiz_userdata_rx_out(51) <= \<const0>\;
  gtwiz_userdata_rx_out(50) <= \<const0>\;
  gtwiz_userdata_rx_out(49) <= \<const0>\;
  gtwiz_userdata_rx_out(48) <= \<const0>\;
  gtwiz_userdata_rx_out(47) <= \<const0>\;
  gtwiz_userdata_rx_out(46) <= \<const0>\;
  gtwiz_userdata_rx_out(45) <= \<const0>\;
  gtwiz_userdata_rx_out(44) <= \<const0>\;
  gtwiz_userdata_rx_out(43) <= \<const0>\;
  gtwiz_userdata_rx_out(42) <= \<const0>\;
  gtwiz_userdata_rx_out(41) <= \<const0>\;
  gtwiz_userdata_rx_out(40) <= \<const0>\;
  gtwiz_userdata_rx_out(39) <= \<const0>\;
  gtwiz_userdata_rx_out(38) <= \<const0>\;
  gtwiz_userdata_rx_out(37) <= \<const0>\;
  gtwiz_userdata_rx_out(36) <= \<const0>\;
  gtwiz_userdata_rx_out(35) <= \<const0>\;
  gtwiz_userdata_rx_out(34) <= \<const0>\;
  gtwiz_userdata_rx_out(33) <= \<const0>\;
  gtwiz_userdata_rx_out(32) <= \<const0>\;
  gtwiz_userdata_rx_out(31) <= \<const0>\;
  gtwiz_userdata_rx_out(30) <= \<const0>\;
  gtwiz_userdata_rx_out(29) <= \<const0>\;
  gtwiz_userdata_rx_out(28) <= \<const0>\;
  gtwiz_userdata_rx_out(27) <= \<const0>\;
  gtwiz_userdata_rx_out(26) <= \<const0>\;
  gtwiz_userdata_rx_out(25) <= \<const0>\;
  gtwiz_userdata_rx_out(24) <= \<const0>\;
  gtwiz_userdata_rx_out(23) <= \<const0>\;
  gtwiz_userdata_rx_out(22) <= \<const0>\;
  gtwiz_userdata_rx_out(21) <= \<const0>\;
  gtwiz_userdata_rx_out(20) <= \<const0>\;
  gtwiz_userdata_rx_out(19) <= \<const0>\;
  gtwiz_userdata_rx_out(18) <= \<const0>\;
  gtwiz_userdata_rx_out(17) <= \<const0>\;
  gtwiz_userdata_rx_out(16) <= \<const0>\;
  gtwiz_userdata_rx_out(15) <= \<const0>\;
  gtwiz_userdata_rx_out(14) <= \<const0>\;
  gtwiz_userdata_rx_out(13) <= \<const0>\;
  gtwiz_userdata_rx_out(12) <= \<const0>\;
  gtwiz_userdata_rx_out(11) <= \<const0>\;
  gtwiz_userdata_rx_out(10) <= \<const0>\;
  gtwiz_userdata_rx_out(9) <= \<const0>\;
  gtwiz_userdata_rx_out(8) <= \<const0>\;
  gtwiz_userdata_rx_out(7) <= \<const0>\;
  gtwiz_userdata_rx_out(6) <= \<const0>\;
  gtwiz_userdata_rx_out(5) <= \<const0>\;
  gtwiz_userdata_rx_out(4) <= \<const0>\;
  gtwiz_userdata_rx_out(3) <= \<const0>\;
  gtwiz_userdata_rx_out(2) <= \<const0>\;
  gtwiz_userdata_rx_out(1) <= \<const0>\;
  gtwiz_userdata_rx_out(0) <= \<const0>\;
  gtytxn_out(0) <= \<const0>\;
  gtytxp_out(0) <= \<const0>\;
  powerpresent_out(0) <= \<const0>\;
  rxckcaldone_out(0) <= \<const0>\;
  rxlfpstresetdet_out(0) <= \<const0>\;
  rxlfpsu2lpexitdet_out(0) <= \<const0>\;
  rxlfpsu3wakedet_out(0) <= \<const0>\;
  rxrecclk0sel_out(0) <= \<const0>\;
  rxrecclk1sel_out(0) <= \<const0>\;
  sdm0finalout_out(0) <= \<const0>\;
  sdm0testdata_out(0) <= \<const0>\;
  sdm1finalout_out(0) <= \<const0>\;
  sdm1testdata_out(0) <= \<const0>\;
  tcongpo_out(0) <= \<const0>\;
  tconrsvdout0_out(0) <= \<const0>\;
  txdccdone_out(0) <= \<const0>\;
  ubdaddr_out(0) <= \<const0>\;
  ubden_out(0) <= \<const0>\;
  ubdi_out(0) <= \<const0>\;
  ubdwe_out(0) <= \<const0>\;
  ubmdmtdo_out(0) <= \<const0>\;
  ubrsvdout_out(0) <= \<const0>\;
  ubtxuart_out(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_gtwizard_gthe3_top.pcie3_ultrascale_7038_gt_gtwizard_gthe3_inst\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_gthe3
     port map (
      bufgtce_out(23 downto 0) => bufgtce_out(23 downto 0),
      bufgtcemask_out(23 downto 0) => bufgtcemask_out(23 downto 0),
      bufgtdiv_out(71 downto 0) => bufgtdiv_out(71 downto 0),
      bufgtreset_out(23 downto 0) => bufgtreset_out(23 downto 0),
      bufgtrstmask_out(23 downto 0) => bufgtrstmask_out(23 downto 0),
      cfgreset_in(7 downto 0) => cfgreset_in(7 downto 0),
      clkrsvd0_in(7 downto 0) => clkrsvd0_in(7 downto 0),
      clkrsvd1_in(7 downto 0) => clkrsvd1_in(7 downto 0),
      cpllfbclklost_out(7 downto 0) => cpllfbclklost_out(7 downto 0),
      cplllock_out(7 downto 0) => cplllock_out(7 downto 0),
      cplllockdetclk_in(7 downto 0) => cplllockdetclk_in(7 downto 0),
      cplllocken_in(7 downto 0) => cplllocken_in(7 downto 0),
      cpllpd_in(7 downto 0) => cpllpd_in(7 downto 0),
      cpllrefclklost_out(7 downto 0) => cpllrefclklost_out(7 downto 0),
      cpllrefclksel_in(23 downto 0) => cpllrefclksel_in(23 downto 0),
      cpllreset_in(7 downto 0) => cpllreset_in(7 downto 0),
      dmonfiforeset_in(7 downto 0) => dmonfiforeset_in(7 downto 0),
      dmonitorclk_in(7 downto 0) => dmonitorclk_in(7 downto 0),
      dmonitorout_out(135 downto 0) => dmonitorout_out(135 downto 0),
      drpaddr_common_in(17 downto 0) => drpaddr_common_in(17 downto 0),
      drpaddr_in(71 downto 0) => drpaddr_in(71 downto 0),
      drpclk_common_in(1 downto 0) => drpclk_common_in(1 downto 0),
      drpclk_in(7 downto 0) => drpclk_in(7 downto 0),
      drpdi_common_in(31 downto 0) => drpdi_common_in(31 downto 0),
      drpdi_in(127 downto 0) => drpdi_in(127 downto 0),
      drpdo_common_out(31 downto 0) => drpdo_common_out(31 downto 0),
      drpdo_out(127 downto 0) => drpdo_out(127 downto 0),
      drpen_common_in(1 downto 0) => drpen_common_in(1 downto 0),
      drpen_in(7 downto 0) => drpen_in(7 downto 0),
      drprdy_common_out(1 downto 0) => drprdy_common_out(1 downto 0),
      drprdy_out(7 downto 0) => drprdy_out(7 downto 0),
      drpwe_common_in(1 downto 0) => drpwe_common_in(1 downto 0),
      drpwe_in(7 downto 0) => drpwe_in(7 downto 0),
      evoddphicaldone_in(7 downto 0) => evoddphicaldone_in(7 downto 0),
      evoddphicalstart_in(7 downto 0) => evoddphicalstart_in(7 downto 0),
      evoddphidrden_in(7 downto 0) => evoddphidrden_in(7 downto 0),
      evoddphidwren_in(7 downto 0) => evoddphidwren_in(7 downto 0),
      evoddphixrden_in(7 downto 0) => evoddphixrden_in(7 downto 0),
      evoddphixwren_in(7 downto 0) => evoddphixwren_in(7 downto 0),
      eyescandataerror_out(7 downto 0) => eyescandataerror_out(7 downto 0),
      eyescanmode_in(7 downto 0) => eyescanmode_in(7 downto 0),
      eyescanreset_in(7 downto 0) => eyescanreset_in(7 downto 0),
      eyescantrigger_in(7 downto 0) => eyescantrigger_in(7 downto 0),
      gtgrefclk0_in(1 downto 0) => gtgrefclk0_in(1 downto 0),
      gtgrefclk1_in(1 downto 0) => gtgrefclk1_in(1 downto 0),
      gtgrefclk_in(7 downto 0) => gtgrefclk_in(7 downto 0),
      gthrxn_in(7 downto 0) => gthrxn_in(7 downto 0),
      gthrxp_in(7 downto 0) => gthrxp_in(7 downto 0),
      gthtxn_out(7 downto 0) => gthtxn_out(7 downto 0),
      gthtxp_out(7 downto 0) => gthtxp_out(7 downto 0),
      gtnorthrefclk00_in(1 downto 0) => gtnorthrefclk00_in(1 downto 0),
      gtnorthrefclk01_in(1 downto 0) => gtnorthrefclk01_in(1 downto 0),
      gtnorthrefclk0_in(7 downto 0) => gtnorthrefclk0_in(7 downto 0),
      gtnorthrefclk10_in(1 downto 0) => gtnorthrefclk10_in(1 downto 0),
      gtnorthrefclk11_in(1 downto 0) => gtnorthrefclk11_in(1 downto 0),
      gtnorthrefclk1_in(7 downto 0) => gtnorthrefclk1_in(7 downto 0),
      gtpowergood_out(7 downto 0) => gtpowergood_out(7 downto 0),
      gtrefclk00_in(1 downto 0) => gtrefclk00_in(1 downto 0),
      gtrefclk01_in(1 downto 0) => gtrefclk01_in(1 downto 0),
      gtrefclk0_in(7 downto 0) => gtrefclk0_in(7 downto 0),
      gtrefclk10_in(1 downto 0) => gtrefclk10_in(1 downto 0),
      gtrefclk11_in(1 downto 0) => gtrefclk11_in(1 downto 0),
      gtrefclk1_in(7 downto 0) => gtrefclk1_in(7 downto 0),
      gtrefclkmonitor_out(7 downto 0) => gtrefclkmonitor_out(7 downto 0),
      gtresetsel_in(7 downto 0) => gtresetsel_in(7 downto 0),
      gtrsvd_in(127 downto 0) => gtrsvd_in(127 downto 0),
      gtrxreset_in(7 downto 0) => gtrxreset_in(7 downto 0),
      gtsouthrefclk00_in(1 downto 0) => gtsouthrefclk00_in(1 downto 0),
      gtsouthrefclk01_in(1 downto 0) => gtsouthrefclk01_in(1 downto 0),
      gtsouthrefclk0_in(7 downto 0) => gtsouthrefclk0_in(7 downto 0),
      gtsouthrefclk10_in(1 downto 0) => gtsouthrefclk10_in(1 downto 0),
      gtsouthrefclk11_in(1 downto 0) => gtsouthrefclk11_in(1 downto 0),
      gtsouthrefclk1_in(7 downto 0) => gtsouthrefclk1_in(7 downto 0),
      gttxreset_in(7 downto 0) => gttxreset_in(7 downto 0),
      loopback_in(23 downto 0) => loopback_in(23 downto 0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lpbkrxtxseren_in(7 downto 0) => lpbkrxtxseren_in(7 downto 0),
      lpbktxrxseren_in(7 downto 0) => lpbktxrxseren_in(7 downto 0),
      pcieeqrxeqadaptdone_in(7 downto 0) => pcieeqrxeqadaptdone_in(7 downto 0),
      pcierategen3_out(7 downto 0) => pcierategen3_out(7 downto 0),
      pcierateidle_out(7 downto 0) => pcierateidle_out(7 downto 0),
      pcierateqpllpd_out(15 downto 0) => pcierateqpllpd_out(15 downto 0),
      pcierateqpllreset_out(15 downto 0) => pcierateqpllreset_out(15 downto 0),
      pcierstidle_in(7 downto 0) => pcierstidle_in(7 downto 0),
      pciersttxsyncstart_in(7 downto 0) => pciersttxsyncstart_in(7 downto 0),
      pciesynctxsyncdone_out(7 downto 0) => pciesynctxsyncdone_out(7 downto 0),
      pcieusergen3rdy_out(7 downto 0) => pcieusergen3rdy_out(7 downto 0),
      pcieuserphystatusrst_out(7 downto 0) => pcieuserphystatusrst_out(7 downto 0),
      pcieuserratedone_in(7 downto 0) => pcieuserratedone_in(7 downto 0),
      pcieuserratestart_out(7 downto 0) => pcieuserratestart_out(7 downto 0),
      pcsrsvdin2_in(39 downto 0) => pcsrsvdin2_in(39 downto 0),
      pcsrsvdin_in(127 downto 0) => pcsrsvdin_in(127 downto 0),
      pcsrsvdout_out(95 downto 0) => pcsrsvdout_out(95 downto 0),
      phystatus_out(7 downto 0) => phystatus_out(7 downto 0),
      pinrsrvdas_out(63 downto 0) => pinrsrvdas_out(63 downto 0),
      pmarsvdin_in(39 downto 0) => pmarsvdin_in(39 downto 0),
      pmarsvdout0_out(15 downto 0) => pmarsvdout0_out(15 downto 0),
      pmarsvdout1_out(15 downto 0) => pmarsvdout1_out(15 downto 0),
      qpll0clkrsvd0_in(1 downto 0) => qpll0clkrsvd0_in(1 downto 0),
      qpll0clkrsvd1_in(1 downto 0) => qpll0clkrsvd1_in(1 downto 0),
      qpll0fbclklost_out(1 downto 0) => qpll0fbclklost_out(1 downto 0),
      qpll0lock_out(1 downto 0) => qpll0lock_out(1 downto 0),
      qpll0lockdetclk_in(1 downto 0) => qpll0lockdetclk_in(1 downto 0),
      qpll0locken_in(1 downto 0) => qpll0locken_in(1 downto 0),
      qpll0outclk_out(1 downto 0) => qpll0outclk_out(1 downto 0),
      qpll0outrefclk_out(1 downto 0) => qpll0outrefclk_out(1 downto 0),
      qpll0pd_in(1 downto 0) => qpll0pd_in(1 downto 0),
      qpll0refclklost_out(1 downto 0) => qpll0refclklost_out(1 downto 0),
      qpll0refclksel_in(5 downto 0) => qpll0refclksel_in(5 downto 0),
      qpll0reset_in(1 downto 0) => \^qpll0reset_in\(1 downto 0),
      qpll1clkrsvd0_in(1 downto 0) => qpll1clkrsvd0_in(1 downto 0),
      qpll1clkrsvd1_in(1 downto 0) => qpll1clkrsvd1_in(1 downto 0),
      qpll1fbclklost_out(1 downto 0) => qpll1fbclklost_out(1 downto 0),
      qpll1lock_out(1 downto 0) => qpll1lock_out(1 downto 0),
      qpll1lockdetclk_in(1 downto 0) => qpll1lockdetclk_in(1 downto 0),
      qpll1locken_in(1 downto 0) => qpll1locken_in(1 downto 0),
      qpll1outclk_out(1 downto 0) => qpll1outclk_out(1 downto 0),
      qpll1outrefclk_out(1 downto 0) => qpll1outrefclk_out(1 downto 0),
      qpll1pd_in(1 downto 0) => qpll1pd_in(1 downto 0),
      qpll1refclklost_out(1 downto 0) => qpll1refclklost_out(1 downto 0),
      qpll1refclksel_in(5 downto 0) => qpll1refclksel_in(5 downto 0),
      qpll1reset_in(1 downto 0) => \^qpll1reset_in\(1 downto 0),
      qplldmonitor0_out(15 downto 0) => qplldmonitor0_out(15 downto 0),
      qplldmonitor1_out(15 downto 0) => qplldmonitor1_out(15 downto 0),
      qpllrsvd1_in(15 downto 0) => qpllrsvd1_in(15 downto 0),
      qpllrsvd2_in(9 downto 0) => qpllrsvd2_in(9 downto 0),
      qpllrsvd3_in(9 downto 0) => qpllrsvd3_in(9 downto 0),
      qpllrsvd4_in(15 downto 0) => qpllrsvd4_in(15 downto 0),
      refclkoutmonitor0_out(1 downto 0) => refclkoutmonitor0_out(1 downto 0),
      refclkoutmonitor1_out(1 downto 0) => refclkoutmonitor1_out(1 downto 0),
      resetexception_out(7 downto 0) => resetexception_out(7 downto 0),
      resetovrd_in(7 downto 0) => resetovrd_in(7 downto 0),
      rstclkentx_in(7 downto 0) => rstclkentx_in(7 downto 0),
      rx8b10ben_in(7 downto 0) => rx8b10ben_in(7 downto 0),
      rxbufreset_in(7 downto 0) => rxbufreset_in(7 downto 0),
      rxbufstatus_out(23 downto 0) => rxbufstatus_out(23 downto 0),
      rxbyteisaligned_out(7 downto 0) => rxbyteisaligned_out(7 downto 0),
      rxbyterealign_out(7 downto 0) => rxbyterealign_out(7 downto 0),
      rxcdrfreqreset_in(7 downto 0) => rxcdrfreqreset_in(7 downto 0),
      rxcdrhold_in(7 downto 0) => rxcdrhold_in(7 downto 0),
      rxcdrlock_out(7 downto 0) => rxcdrlock_out(7 downto 0),
      rxcdrovrden_in(7 downto 0) => rxcdrovrden_in(7 downto 0),
      rxcdrphdone_out(7 downto 0) => rxcdrphdone_out(7 downto 0),
      rxcdrreset_in(7 downto 0) => rxcdrreset_in(7 downto 0),
      rxcdrresetrsv_in(7 downto 0) => rxcdrresetrsv_in(7 downto 0),
      rxchanbondseq_out(7 downto 0) => rxchanbondseq_out(7 downto 0),
      rxchanisaligned_out(7 downto 0) => rxchanisaligned_out(7 downto 0),
      rxchanrealign_out(7 downto 0) => rxchanrealign_out(7 downto 0),
      rxchbonden_in(7 downto 0) => rxchbonden_in(7 downto 0),
      rxchbondi_in(39 downto 0) => rxchbondi_in(39 downto 0),
      rxchbondlevel_in(23 downto 0) => rxchbondlevel_in(23 downto 0),
      rxchbondmaster_in(7 downto 0) => rxchbondmaster_in(7 downto 0),
      rxchbondo_out(39 downto 0) => rxchbondo_out(39 downto 0),
      rxchbondslave_in(7 downto 0) => rxchbondslave_in(7 downto 0),
      rxclkcorcnt_out(15 downto 0) => rxclkcorcnt_out(15 downto 0),
      rxcominitdet_out(7 downto 0) => rxcominitdet_out(7 downto 0),
      rxcommadet_out(7 downto 0) => rxcommadet_out(7 downto 0),
      rxcommadeten_in(7 downto 0) => rxcommadeten_in(7 downto 0),
      rxcomsasdet_out(7 downto 0) => rxcomsasdet_out(7 downto 0),
      rxcomwakedet_out(7 downto 0) => rxcomwakedet_out(7 downto 0),
      rxctrl0_out(127 downto 0) => rxctrl0_out(127 downto 0),
      rxctrl1_out(127 downto 0) => rxctrl1_out(127 downto 0),
      rxctrl2_out(63 downto 0) => rxctrl2_out(63 downto 0),
      rxctrl3_out(63 downto 0) => rxctrl3_out(63 downto 0),
      rxdata_out(1023 downto 0) => rxdata_out(1023 downto 0),
      rxdataextendrsvd_out(63 downto 0) => rxdataextendrsvd_out(63 downto 0),
      rxdatavalid_out(15 downto 0) => rxdatavalid_out(15 downto 0),
      rxdfeagcctrl_in(15 downto 0) => rxdfeagcctrl_in(15 downto 0),
      rxdfeagchold_in(7 downto 0) => rxdfeagchold_in(7 downto 0),
      rxdfeagcovrden_in(7 downto 0) => rxdfeagcovrden_in(7 downto 0),
      rxdfelfhold_in(7 downto 0) => rxdfelfhold_in(7 downto 0),
      rxdfelfovrden_in(7 downto 0) => rxdfelfovrden_in(7 downto 0),
      rxdfelpmreset_in(7 downto 0) => rxdfelpmreset_in(7 downto 0),
      rxdfetap10hold_in(7 downto 0) => rxdfetap10hold_in(7 downto 0),
      rxdfetap10ovrden_in(7 downto 0) => rxdfetap10ovrden_in(7 downto 0),
      rxdfetap11hold_in(7 downto 0) => rxdfetap11hold_in(7 downto 0),
      rxdfetap11ovrden_in(7 downto 0) => rxdfetap11ovrden_in(7 downto 0),
      rxdfetap12hold_in(7 downto 0) => rxdfetap12hold_in(7 downto 0),
      rxdfetap12ovrden_in(7 downto 0) => rxdfetap12ovrden_in(7 downto 0),
      rxdfetap13hold_in(7 downto 0) => rxdfetap13hold_in(7 downto 0),
      rxdfetap13ovrden_in(7 downto 0) => rxdfetap13ovrden_in(7 downto 0),
      rxdfetap14hold_in(7 downto 0) => rxdfetap14hold_in(7 downto 0),
      rxdfetap14ovrden_in(7 downto 0) => rxdfetap14ovrden_in(7 downto 0),
      rxdfetap15hold_in(7 downto 0) => rxdfetap15hold_in(7 downto 0),
      rxdfetap15ovrden_in(7 downto 0) => rxdfetap15ovrden_in(7 downto 0),
      rxdfetap2hold_in(7 downto 0) => rxdfetap2hold_in(7 downto 0),
      rxdfetap2ovrden_in(7 downto 0) => rxdfetap2ovrden_in(7 downto 0),
      rxdfetap3hold_in(7 downto 0) => rxdfetap3hold_in(7 downto 0),
      rxdfetap3ovrden_in(7 downto 0) => rxdfetap3ovrden_in(7 downto 0),
      rxdfetap4hold_in(7 downto 0) => rxdfetap4hold_in(7 downto 0),
      rxdfetap4ovrden_in(7 downto 0) => rxdfetap4ovrden_in(7 downto 0),
      rxdfetap5hold_in(7 downto 0) => rxdfetap5hold_in(7 downto 0),
      rxdfetap5ovrden_in(7 downto 0) => rxdfetap5ovrden_in(7 downto 0),
      rxdfetap6hold_in(7 downto 0) => rxdfetap6hold_in(7 downto 0),
      rxdfetap6ovrden_in(7 downto 0) => rxdfetap6ovrden_in(7 downto 0),
      rxdfetap7hold_in(7 downto 0) => rxdfetap7hold_in(7 downto 0),
      rxdfetap7ovrden_in(7 downto 0) => rxdfetap7ovrden_in(7 downto 0),
      rxdfetap8hold_in(7 downto 0) => rxdfetap8hold_in(7 downto 0),
      rxdfetap8ovrden_in(7 downto 0) => rxdfetap8ovrden_in(7 downto 0),
      rxdfetap9hold_in(7 downto 0) => rxdfetap9hold_in(7 downto 0),
      rxdfetap9ovrden_in(7 downto 0) => rxdfetap9ovrden_in(7 downto 0),
      rxdfeuthold_in(7 downto 0) => rxdfeuthold_in(7 downto 0),
      rxdfeutovrden_in(7 downto 0) => rxdfeutovrden_in(7 downto 0),
      rxdfevphold_in(7 downto 0) => rxdfevphold_in(7 downto 0),
      rxdfevpovrden_in(7 downto 0) => rxdfevpovrden_in(7 downto 0),
      rxdfevsen_in(7 downto 0) => rxdfevsen_in(7 downto 0),
      rxdfexyden_in(7 downto 0) => rxdfexyden_in(7 downto 0),
      rxdlybypass_in(7 downto 0) => rxdlybypass_in(7 downto 0),
      rxdlyen_in(7 downto 0) => rxdlyen_in(7 downto 0),
      rxdlyovrden_in(7 downto 0) => rxdlyovrden_in(7 downto 0),
      rxdlysreset_in(7 downto 0) => rxdlysreset_in(7 downto 0),
      rxdlysresetdone_out(7 downto 0) => rxdlysresetdone_out(7 downto 0),
      rxelecidle_out(7 downto 0) => rxelecidle_out(7 downto 0),
      rxelecidlemode_in(15 downto 0) => rxelecidlemode_in(15 downto 0),
      rxgearboxslip_in(7 downto 0) => rxgearboxslip_in(7 downto 0),
      rxheader_out(47 downto 0) => rxheader_out(47 downto 0),
      rxheadervalid_out(15 downto 0) => rxheadervalid_out(15 downto 0),
      rxlatclk_in(7 downto 0) => rxlatclk_in(7 downto 0),
      rxlpmen_in(7 downto 0) => rxlpmen_in(7 downto 0),
      rxlpmgchold_in(7 downto 0) => rxlpmgchold_in(7 downto 0),
      rxlpmgcovrden_in(7 downto 0) => rxlpmgcovrden_in(7 downto 0),
      rxlpmhfhold_in(7 downto 0) => rxlpmhfhold_in(7 downto 0),
      rxlpmhfovrden_in(7 downto 0) => rxlpmhfovrden_in(7 downto 0),
      rxlpmlfhold_in(7 downto 0) => rxlpmlfhold_in(7 downto 0),
      rxlpmlfklovrden_in(7 downto 0) => rxlpmlfklovrden_in(7 downto 0),
      rxlpmoshold_in(7 downto 0) => rxlpmoshold_in(7 downto 0),
      rxlpmosovrden_in(7 downto 0) => rxlpmosovrden_in(7 downto 0),
      rxmcommaalignen_in(7 downto 0) => rxmcommaalignen_in(7 downto 0),
      rxmonitorout_out(55 downto 0) => rxmonitorout_out(55 downto 0),
      rxmonitorsel_in(15 downto 0) => rxmonitorsel_in(15 downto 0),
      rxoobreset_in(7 downto 0) => rxoobreset_in(7 downto 0),
      rxoscalreset_in(7 downto 0) => rxoscalreset_in(7 downto 0),
      rxoshold_in(7 downto 0) => rxoshold_in(7 downto 0),
      rxosintcfg_in(31 downto 0) => rxosintcfg_in(31 downto 0),
      rxosintdone_out(7 downto 0) => rxosintdone_out(7 downto 0),
      rxosinten_in(7 downto 0) => rxosinten_in(7 downto 0),
      rxosinthold_in(7 downto 0) => rxosinthold_in(7 downto 0),
      rxosintovrden_in(7 downto 0) => rxosintovrden_in(7 downto 0),
      rxosintstarted_out(7 downto 0) => rxosintstarted_out(7 downto 0),
      rxosintstrobe_in(7 downto 0) => rxosintstrobe_in(7 downto 0),
      rxosintstrobedone_out(7 downto 0) => rxosintstrobedone_out(7 downto 0),
      rxosintstrobestarted_out(7 downto 0) => rxosintstrobestarted_out(7 downto 0),
      rxosinttestovrden_in(7 downto 0) => rxosinttestovrden_in(7 downto 0),
      rxosovrden_in(7 downto 0) => rxosovrden_in(7 downto 0),
      rxoutclk_out(7 downto 0) => rxoutclk_out(7 downto 0),
      rxoutclkfabric_out(7 downto 0) => rxoutclkfabric_out(7 downto 0),
      rxoutclkpcs_out(7 downto 0) => rxoutclkpcs_out(7 downto 0),
      rxoutclksel_in(23 downto 0) => rxoutclksel_in(23 downto 0),
      rxpcommaalignen_in(7 downto 0) => rxpcommaalignen_in(7 downto 0),
      rxpcsreset_in(7 downto 0) => rxpcsreset_in(7 downto 0),
      rxpd_in(15 downto 0) => rxpd_in(15 downto 0),
      rxphalign_in(7 downto 0) => rxphalign_in(7 downto 0),
      rxphaligndone_out(7 downto 0) => rxphaligndone_out(7 downto 0),
      rxphalignen_in(7 downto 0) => rxphalignen_in(7 downto 0),
      rxphalignerr_out(7 downto 0) => rxphalignerr_out(7 downto 0),
      rxphdlypd_in(7 downto 0) => rxphdlypd_in(7 downto 0),
      rxphdlyreset_in(7 downto 0) => rxphdlyreset_in(7 downto 0),
      rxphovrden_in(7 downto 0) => rxphovrden_in(7 downto 0),
      rxpllclksel_in(15 downto 0) => rxpllclksel_in(15 downto 0),
      rxpmareset_in(7 downto 0) => rxpmareset_in(7 downto 0),
      rxpmaresetdone_out(7 downto 0) => rxpmaresetdone_out(7 downto 0),
      rxpolarity_in(7 downto 0) => rxpolarity_in(7 downto 0),
      rxprbscntreset_in(7 downto 0) => rxprbscntreset_in(7 downto 0),
      rxprbserr_out(7 downto 0) => rxprbserr_out(7 downto 0),
      rxprbslocked_out(7 downto 0) => rxprbslocked_out(7 downto 0),
      rxprbssel_in(31 downto 0) => rxprbssel_in(31 downto 0),
      rxprgdivresetdone_out(7 downto 0) => rxprgdivresetdone_out(7 downto 0),
      rxprogdivreset_in(7 downto 0) => rxprogdivreset_in(7 downto 0),
      rxqpien_in(7 downto 0) => rxqpien_in(7 downto 0),
      rxqpisenn_out(7 downto 0) => rxqpisenn_out(7 downto 0),
      rxqpisenp_out(7 downto 0) => rxqpisenp_out(7 downto 0),
      rxrate_in(23 downto 0) => rxrate_in(23 downto 0),
      rxratedone_out(7 downto 0) => rxratedone_out(7 downto 0),
      rxratemode_in(7 downto 0) => rxratemode_in(7 downto 0),
      rxrecclk0_sel_out(3 downto 0) => rxrecclk0_sel_out(3 downto 0),
      rxrecclk1_sel_out(3 downto 0) => rxrecclk1_sel_out(3 downto 0),
      rxrecclkout_out(7 downto 0) => rxrecclkout_out(7 downto 0),
      rxresetdone_out(7 downto 0) => rxresetdone_out(7 downto 0),
      rxslide_in(7 downto 0) => rxslide_in(7 downto 0),
      rxsliderdy_out(7 downto 0) => rxsliderdy_out(7 downto 0),
      rxslipdone_out(7 downto 0) => rxslipdone_out(7 downto 0),
      rxslipoutclk_in(7 downto 0) => rxslipoutclk_in(7 downto 0),
      rxslipoutclkrdy_out(7 downto 0) => rxslipoutclkrdy_out(7 downto 0),
      rxslippma_in(7 downto 0) => rxslippma_in(7 downto 0),
      rxslippmardy_out(7 downto 0) => rxslippmardy_out(7 downto 0),
      rxstartofseq_out(15 downto 0) => rxstartofseq_out(15 downto 0),
      rxstatus_out(23 downto 0) => rxstatus_out(23 downto 0),
      rxsyncallin_in(7 downto 0) => rxsyncallin_in(7 downto 0),
      rxsyncdone_out(7 downto 0) => rxsyncdone_out(7 downto 0),
      rxsyncin_in(7 downto 0) => rxsyncin_in(7 downto 0),
      rxsyncmode_in(7 downto 0) => rxsyncmode_in(7 downto 0),
      rxsyncout_out(7 downto 0) => rxsyncout_out(7 downto 0),
      rxsysclksel_in(15 downto 0) => rxsysclksel_in(15 downto 0),
      rxuserrdy_in(7 downto 0) => rxuserrdy_in(7 downto 0),
      rxusrclk2_in(7 downto 0) => rxusrclk2_in(7 downto 0),
      rxusrclk_in(7 downto 0) => rxusrclk_in(7 downto 0),
      rxvalid_out(7 downto 0) => rxvalid_out(7 downto 0),
      sigvalidclk_in(7 downto 0) => sigvalidclk_in(7 downto 0),
      tx8b10bbypass_in(63 downto 0) => tx8b10bbypass_in(63 downto 0),
      tx8b10ben_in(7 downto 0) => tx8b10ben_in(7 downto 0),
      txbufdiffctrl_in(23 downto 0) => txbufdiffctrl_in(23 downto 0),
      txbufstatus_out(15 downto 0) => txbufstatus_out(15 downto 0),
      txcomfinish_out(7 downto 0) => txcomfinish_out(7 downto 0),
      txcominit_in(7 downto 0) => txcominit_in(7 downto 0),
      txcomsas_in(7 downto 0) => txcomsas_in(7 downto 0),
      txcomwake_in(7 downto 0) => txcomwake_in(7 downto 0),
      txctrl0_in(127 downto 0) => txctrl0_in(127 downto 0),
      txctrl1_in(127 downto 0) => txctrl1_in(127 downto 0),
      txctrl2_in(63 downto 0) => txctrl2_in(63 downto 0),
      txdata_in(1023 downto 0) => txdata_in(1023 downto 0),
      txdataextendrsvd_in(63 downto 0) => txdataextendrsvd_in(63 downto 0),
      txdeemph_in(7 downto 0) => txdeemph_in(7 downto 0),
      txdetectrx_in(7 downto 0) => txdetectrx_in(7 downto 0),
      txdiffctrl_in(31 downto 0) => txdiffctrl_in(31 downto 0),
      txdiffpd_in(7 downto 0) => txdiffpd_in(7 downto 0),
      txdlybypass_in(7 downto 0) => txdlybypass_in(7 downto 0),
      txdlyen_in(7 downto 0) => txdlyen_in(7 downto 0),
      txdlyhold_in(7 downto 0) => txdlyhold_in(7 downto 0),
      txdlyovrden_in(7 downto 0) => txdlyovrden_in(7 downto 0),
      txdlysreset_in(7 downto 0) => txdlysreset_in(7 downto 0),
      txdlysresetdone_out(7 downto 0) => txdlysresetdone_out(7 downto 0),
      txdlyupdown_in(7 downto 0) => txdlyupdown_in(7 downto 0),
      txelecidle_in(7 downto 0) => txelecidle_in(7 downto 0),
      txheader_in(47 downto 0) => txheader_in(47 downto 0),
      txinhibit_in(7 downto 0) => txinhibit_in(7 downto 0),
      txlatclk_in(7 downto 0) => txlatclk_in(7 downto 0),
      txmaincursor_in(55 downto 0) => txmaincursor_in(55 downto 0),
      txmargin_in(23 downto 0) => txmargin_in(23 downto 0),
      txoutclk_out(7 downto 0) => txoutclk_out(7 downto 0),
      txoutclkfabric_out(7 downto 0) => txoutclkfabric_out(7 downto 0),
      txoutclkpcs_out(7 downto 0) => txoutclkpcs_out(7 downto 0),
      txoutclksel_in(23 downto 0) => txoutclksel_in(23 downto 0),
      txpcsreset_in(7 downto 0) => txpcsreset_in(7 downto 0),
      txpd_in(15 downto 0) => txpd_in(15 downto 0),
      txpdelecidlemode_in(7 downto 0) => txpdelecidlemode_in(7 downto 0),
      txphalign_in(7 downto 0) => txphalign_in(7 downto 0),
      txphaligndone_out(7 downto 0) => txphaligndone_out(7 downto 0),
      txphalignen_in(7 downto 0) => txphalignen_in(7 downto 0),
      txphdlypd_in(7 downto 0) => txphdlypd_in(7 downto 0),
      txphdlyreset_in(7 downto 0) => txphdlyreset_in(7 downto 0),
      txphdlytstclk_in(7 downto 0) => txphdlytstclk_in(7 downto 0),
      txphinit_in(7 downto 0) => txphinit_in(7 downto 0),
      txphinitdone_out(7 downto 0) => txphinitdone_out(7 downto 0),
      txphovrden_in(7 downto 0) => txphovrden_in(7 downto 0),
      txpippmen_in(7 downto 0) => txpippmen_in(7 downto 0),
      txpippmovrden_in(7 downto 0) => txpippmovrden_in(7 downto 0),
      txpippmpd_in(7 downto 0) => txpippmpd_in(7 downto 0),
      txpippmsel_in(7 downto 0) => txpippmsel_in(7 downto 0),
      txpippmstepsize_in(39 downto 0) => txpippmstepsize_in(39 downto 0),
      txpisopd_in(7 downto 0) => txpisopd_in(7 downto 0),
      txpllclksel_in(15 downto 0) => txpllclksel_in(15 downto 0),
      txpmareset_in(7 downto 0) => txpmareset_in(7 downto 0),
      txpmaresetdone_out(7 downto 0) => txpmaresetdone_out(7 downto 0),
      txpolarity_in(7 downto 0) => txpolarity_in(7 downto 0),
      txpostcursor_in(39 downto 0) => txpostcursor_in(39 downto 0),
      txpostcursorinv_in(7 downto 0) => txpostcursorinv_in(7 downto 0),
      txprbsforceerr_in(7 downto 0) => txprbsforceerr_in(7 downto 0),
      txprbssel_in(31 downto 0) => txprbssel_in(31 downto 0),
      txprecursor_in(39 downto 0) => txprecursor_in(39 downto 0),
      txprecursorinv_in(7 downto 0) => txprecursorinv_in(7 downto 0),
      txprgdivresetdone_out(7 downto 0) => txprgdivresetdone_out(7 downto 0),
      txprogdivreset_in(7 downto 0) => txprogdivreset_in(7 downto 0),
      txqpibiasen_in(7 downto 0) => txqpibiasen_in(7 downto 0),
      txqpisenn_out(7 downto 0) => txqpisenn_out(7 downto 0),
      txqpisenp_out(7 downto 0) => txqpisenp_out(7 downto 0),
      txqpistrongpdown_in(7 downto 0) => txqpistrongpdown_in(7 downto 0),
      txqpiweakpup_in(7 downto 0) => txqpiweakpup_in(7 downto 0),
      txrate_in(23 downto 0) => txrate_in(23 downto 0),
      txratedone_out(7 downto 0) => txratedone_out(7 downto 0),
      txratemode_in(7 downto 0) => txratemode_in(7 downto 0),
      txresetdone_out(7 downto 0) => txresetdone_out(7 downto 0),
      txsequence_in(55 downto 0) => txsequence_in(55 downto 0),
      txswing_in(7 downto 0) => txswing_in(7 downto 0),
      txsyncallin_in(7 downto 0) => txsyncallin_in(7 downto 0),
      txsyncdone_out(7 downto 0) => txsyncdone_out(7 downto 0),
      txsyncin_in(7 downto 0) => txsyncin_in(7 downto 0),
      txsyncmode_in(7 downto 0) => txsyncmode_in(7 downto 0),
      txsyncout_out(7 downto 0) => txsyncout_out(7 downto 0),
      txsysclksel_in(15 downto 0) => txsysclksel_in(15 downto 0),
      txuserrdy_in(7 downto 0) => txuserrdy_in(7 downto 0),
      txusrclk2_in(7 downto 0) => txusrclk2_in(7 downto 0),
      txusrclk_in(7 downto 0) => txusrclk_in(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_wrapper is
  port (
    sys_reset_0 : out STD_LOGIC;
    cfg_phy_link_status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CFGEXTREADRECEIVED : out STD_LOGIC;
    src_arst : out STD_LOGIC;
    cfg_hot_reset_out : out STD_LOGIC;
    cfg_phy_link_down : out STD_LOGIC;
    sys_reset_1 : out STD_LOGIC;
    cfg_ext_register_number : out STD_LOGIC_VECTOR ( 9 downto 0 );
    cfg_err_cor_out : out STD_LOGIC;
    cfg_err_fatal_out : out STD_LOGIC;
    cfg_err_nonfatal_out : out STD_LOGIC;
    cfg_ext_write_received : out STD_LOGIC;
    cfg_interrupt_msi_fail : out STD_LOGIC;
    cfg_interrupt_msi_mask_update : out STD_LOGIC;
    cfg_interrupt_msi_sent : out STD_LOGIC;
    cfg_interrupt_msix_fail : out STD_LOGIC;
    cfg_interrupt_msix_sent : out STD_LOGIC;
    cfg_interrupt_sent : out STD_LOGIC;
    cfg_local_error : out STD_LOGIC;
    cfg_ltr_enable : out STD_LOGIC;
    cfg_mgmt_read_write_done : out STD_LOGIC;
    cfg_msg_received : out STD_LOGIC;
    cfg_msg_transmit_done : out STD_LOGIC;
    cfg_per_function_update_done : out STD_LOGIC;
    cfg_pl_status_change : out STD_LOGIC;
    cfg_power_state_change_interrupt : out STD_LOGIC;
    CFGTPHSTTREADENABLE : out STD_LOGIC;
    CFGTPHSTTWRITEENABLE : out STD_LOGIC;
    mcap_design_switch : out STD_LOGIC;
    cap_req : out STD_LOGIC;
    conf_req_ready : out STD_LOGIC;
    conf_resp_valid : out STD_LOGIC;
    drp_rdy : out STD_LOGIC;
    m_axis_cq_tlast : out STD_LOGIC;
    m_axis_cq_tvalid : out STD_LOGIC;
    m_axis_rc_tlast : out STD_LOGIC;
    m_axis_rc_tvalid : out STD_LOGIC;
    pcie_rq_seq_num_vld : out STD_LOGIC;
    pcie_rq_tag_vld : out STD_LOGIC;
    PIPERX0POLARITY : out STD_LOGIC;
    PIPERX1POLARITY : out STD_LOGIC;
    PIPERX2POLARITY : out STD_LOGIC;
    PIPERX3POLARITY : out STD_LOGIC;
    PIPERX4POLARITY : out STD_LOGIC;
    PIPERX5POLARITY : out STD_LOGIC;
    PIPERX6POLARITY : out STD_LOGIC;
    PIPERX7POLARITY : out STD_LOGIC;
    PIPETX0COMPLIANCE : out STD_LOGIC;
    PIPETX0DATAVALID : out STD_LOGIC;
    PIPETX0DEEMPH : out STD_LOGIC;
    PIPETX0ELECIDLE : out STD_LOGIC;
    PIPETX0RCVRDET : out STD_LOGIC;
    PIPETX0STARTBLOCK : out STD_LOGIC;
    PIPETX0SWING : out STD_LOGIC;
    PIPETX1COMPLIANCE : out STD_LOGIC;
    PIPETX1DATAVALID : out STD_LOGIC;
    PIPETX1ELECIDLE : out STD_LOGIC;
    PIPETX1STARTBLOCK : out STD_LOGIC;
    PIPETX2COMPLIANCE : out STD_LOGIC;
    PIPETX2DATAVALID : out STD_LOGIC;
    PIPETX2ELECIDLE : out STD_LOGIC;
    PIPETX2STARTBLOCK : out STD_LOGIC;
    PIPETX3COMPLIANCE : out STD_LOGIC;
    PIPETX3DATAVALID : out STD_LOGIC;
    PIPETX3ELECIDLE : out STD_LOGIC;
    PIPETX3STARTBLOCK : out STD_LOGIC;
    PIPETX4COMPLIANCE : out STD_LOGIC;
    PIPETX4DATAVALID : out STD_LOGIC;
    PIPETX4ELECIDLE : out STD_LOGIC;
    PIPETX4STARTBLOCK : out STD_LOGIC;
    PIPETX5COMPLIANCE : out STD_LOGIC;
    PIPETX5DATAVALID : out STD_LOGIC;
    PIPETX5ELECIDLE : out STD_LOGIC;
    PIPETX5STARTBLOCK : out STD_LOGIC;
    PIPETX6COMPLIANCE : out STD_LOGIC;
    PIPETX6DATAVALID : out STD_LOGIC;
    PIPETX6ELECIDLE : out STD_LOGIC;
    PIPETX6STARTBLOCK : out STD_LOGIC;
    PIPETX7COMPLIANCE : out STD_LOGIC;
    PIPETX7DATAVALID : out STD_LOGIC;
    PIPETX7ELECIDLE : out STD_LOGIC;
    PIPETX7STARTBLOCK : out STD_LOGIC;
    pl_eq_in_progress : out STD_LOGIC;
    cfg_fc_cpld : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_fc_npd : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_fc_pd : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_function_power_state : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_interrupt_msi_mmenable : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_tph_st_mode : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_function_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_per_func_status_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_vf_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_do : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_link_power_state : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_obff_enable : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcie_rq_tag_av : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcie_tfc_npd_av : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcie_tfc_nph_av : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPERX0EQCONTROL : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPERX1EQCONTROL : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPERX2EQCONTROL : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPERX3EQCONTROL : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPERX4EQCONTROL : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPERX5EQCONTROL : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPERX6EQCONTROL : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPERX7EQCONTROL : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPETX0CHARISK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPETX0EQCONTROL : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPETX0POWERDOWN : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPETX0RATE : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPETX0SYNCHEADER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPETX1CHARISK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPETX1EQCONTROL : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPETX1SYNCHEADER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPETX2CHARISK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPETX2EQCONTROL : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPETX2SYNCHEADER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPETX3CHARISK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPETX3EQCONTROL : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPETX3SYNCHEADER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPETX4CHARISK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPETX4EQCONTROL : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPETX4SYNCHEADER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPETX5CHARISK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPETX5EQCONTROL : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPETX5SYNCHEADER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPETX6CHARISK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPETX6EQCONTROL : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPETX6SYNCHEADER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPETX7CHARISK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPETX7EQCONTROL : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPETX7SYNCHEADER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pl_eq_phase : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_vf_power_state : out STD_LOGIC_VECTOR ( 23 downto 0 );
    cfg_vf_tph_st_mode : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_cq_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_rc_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    cfg_current_speed : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_max_payload : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_max_read_req : out STD_LOGIC_VECTOR ( 2 downto 0 );
    PIPERX0EQPRESET : out STD_LOGIC_VECTOR ( 2 downto 0 );
    PIPERX1EQPRESET : out STD_LOGIC_VECTOR ( 2 downto 0 );
    PIPERX2EQPRESET : out STD_LOGIC_VECTOR ( 2 downto 0 );
    PIPERX3EQPRESET : out STD_LOGIC_VECTOR ( 2 downto 0 );
    PIPERX4EQPRESET : out STD_LOGIC_VECTOR ( 2 downto 0 );
    PIPERX5EQPRESET : out STD_LOGIC_VECTOR ( 2 downto 0 );
    PIPERX6EQPRESET : out STD_LOGIC_VECTOR ( 2 downto 0 );
    PIPERX7EQPRESET : out STD_LOGIC_VECTOR ( 2 downto 0 );
    PIPETX0MARGIN : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_ext_write_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_interrupt_msi_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_mgmt_read_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CFGTPHSTTWRITEDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    conf_resp_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    PIPETX0DATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    PIPETX1DATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    PIPETX2DATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    PIPETX3DATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    PIPETX4DATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    PIPETX5DATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    PIPETX6DATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    PIPETX7DATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_dpa_substate_change : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_ext_write_byte_enable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_flr_in_process : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msi_enable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msix_enable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msix_mask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_negotiated_width : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_rcb_status : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 8 downto 0 );
    cfg_tph_requester_enable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CFGTPHSTTWRITEBYTEVALID : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcie_rq_seq_num : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPERX0EQLPTXPRESET : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPERX1EQLPTXPRESET : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPERX2EQLPTXPRESET : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPERX3EQLPTXPRESET : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPERX4EQLPTXPRESET : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPERX5EQLPTXPRESET : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPERX6EQLPTXPRESET : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPERX7EQLPTXPRESET : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPETX0EQPRESET : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPETX1EQPRESET : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPETX2EQPRESET : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPETX3EQPRESET : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPETX4EQPRESET : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPETX5EQPRESET : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPETX6EQPRESET : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPETX7EQPRESET : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_cc_tready : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_rq_tready : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_msg_received_type : out STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_ltssm_state : out STD_LOGIC_VECTOR ( 5 downto 0 );
    pcie_cq_np_req_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    pcie_rq_tag : out STD_LOGIC_VECTOR ( 5 downto 0 );
    PIPERX0EQLPLFFS : out STD_LOGIC_VECTOR ( 5 downto 0 );
    PIPERX1EQLPLFFS : out STD_LOGIC_VECTOR ( 5 downto 0 );
    PIPERX2EQLPLFFS : out STD_LOGIC_VECTOR ( 5 downto 0 );
    PIPERX3EQLPLFFS : out STD_LOGIC_VECTOR ( 5 downto 0 );
    PIPERX4EQLPLFFS : out STD_LOGIC_VECTOR ( 5 downto 0 );
    PIPERX5EQLPLFFS : out STD_LOGIC_VECTOR ( 5 downto 0 );
    PIPERX6EQLPLFFS : out STD_LOGIC_VECTOR ( 5 downto 0 );
    PIPERX7EQLPLFFS : out STD_LOGIC_VECTOR ( 5 downto 0 );
    PIPETX0EQDEEMPH : out STD_LOGIC_VECTOR ( 5 downto 0 );
    PIPETX1EQDEEMPH : out STD_LOGIC_VECTOR ( 5 downto 0 );
    PIPETX2EQDEEMPH : out STD_LOGIC_VECTOR ( 5 downto 0 );
    PIPETX3EQDEEMPH : out STD_LOGIC_VECTOR ( 5 downto 0 );
    PIPETX4EQDEEMPH : out STD_LOGIC_VECTOR ( 5 downto 0 );
    PIPETX5EQDEEMPH : out STD_LOGIC_VECTOR ( 5 downto 0 );
    PIPETX6EQDEEMPH : out STD_LOGIC_VECTOR ( 5 downto 0 );
    PIPETX7EQDEEMPH : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axis_rc_tuser : out STD_LOGIC_VECTOR ( 74 downto 0 );
    cfg_ext_function_number : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_fc_cplh : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_fc_nph : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_fc_ph : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_interrupt_msi_vf_enable : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_interrupt_msix_vf_enable : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_interrupt_msix_vf_mask : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_msg_received_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_vf_flr_in_process : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_vf_tph_requester_enable : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_cq_tkeep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_rc_tkeep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_cq_tuser : out STD_LOGIC_VECTOR ( 84 downto 0 );
    sys_reset : in STD_LOGIC;
    cap_rel : in STD_LOGIC;
    cap_gnt : in STD_LOGIC;
    cfg_ext_read_received_d1 : in STD_LOGIC;
    cfg_ext_read_data_valid : in STD_LOGIC;
    cfg_ext_read_data_valid_dummy : in STD_LOGIC;
    CORECLKMIREQUESTRAM : in STD_LOGIC;
    cfg_config_space_enable : in STD_LOGIC;
    cfg_err_cor_in : in STD_LOGIC;
    cfg_err_uncor_in : in STD_LOGIC;
    cfg_hot_reset_in : in STD_LOGIC;
    cfg_interrupt_msi_pending_status_data_enable : in STD_LOGIC;
    cfg_interrupt_msi_tph_present : in STD_LOGIC;
    cfg_interrupt_msix_int : in STD_LOGIC;
    cfg_link_training_enable : in STD_LOGIC;
    cfg_mgmt_read : in STD_LOGIC;
    cfg_mgmt_type1_cfg_reg_access : in STD_LOGIC;
    cfg_mgmt_write : in STD_LOGIC;
    cfg_msg_transmit : in STD_LOGIC;
    cfg_per_function_output_request : in STD_LOGIC;
    cfg_power_state_change_ack : in STD_LOGIC;
    cfg_req_pm_transition_l23_ready : in STD_LOGIC;
    CFGTPHSTTREADDATAVALID : in STD_LOGIC;
    conf_req_valid : in STD_LOGIC;
    drp_clk : in STD_LOGIC;
    drp_en : in STD_LOGIC;
    drp_we : in STD_LOGIC;
    MCAPCLK : in STD_LOGIC;
    MGMTSTICKYRESETN : in STD_LOGIC;
    pcie_cq_np_req : in STD_LOGIC;
    cfg_err_cor_out_0 : in STD_LOGIC;
    RESETN : in STD_LOGIC;
    PIPERX0DATAVALID : in STD_LOGIC;
    PIPERX0ELECIDLE : in STD_LOGIC;
    PIPERX0EQDONE : in STD_LOGIC;
    PIPERX0EQLPADAPTDONE : in STD_LOGIC;
    PIPERX0EQLPLFFSSEL : in STD_LOGIC;
    PIPERX0PHYSTATUS : in STD_LOGIC;
    PIPERX0STARTBLOCK : in STD_LOGIC;
    PIPERX0VALID : in STD_LOGIC;
    PIPERX1DATAVALID : in STD_LOGIC;
    PIPERX1ELECIDLE : in STD_LOGIC;
    PIPERX1EQDONE : in STD_LOGIC;
    PIPERX1EQLPADAPTDONE : in STD_LOGIC;
    PIPERX1EQLPLFFSSEL : in STD_LOGIC;
    PIPERX1PHYSTATUS : in STD_LOGIC;
    PIPERX1STARTBLOCK : in STD_LOGIC;
    PIPERX1VALID : in STD_LOGIC;
    PIPERX2DATAVALID : in STD_LOGIC;
    PIPERX2ELECIDLE : in STD_LOGIC;
    PIPERX2EQDONE : in STD_LOGIC;
    PIPERX2EQLPADAPTDONE : in STD_LOGIC;
    PIPERX2EQLPLFFSSEL : in STD_LOGIC;
    PIPERX2PHYSTATUS : in STD_LOGIC;
    PIPERX2STARTBLOCK : in STD_LOGIC;
    PIPERX2VALID : in STD_LOGIC;
    PIPERX3DATAVALID : in STD_LOGIC;
    PIPERX3ELECIDLE : in STD_LOGIC;
    PIPERX3EQDONE : in STD_LOGIC;
    PIPERX3EQLPADAPTDONE : in STD_LOGIC;
    PIPERX3EQLPLFFSSEL : in STD_LOGIC;
    PIPERX3PHYSTATUS : in STD_LOGIC;
    PIPERX3STARTBLOCK : in STD_LOGIC;
    PIPERX3VALID : in STD_LOGIC;
    PIPERX4DATAVALID : in STD_LOGIC;
    PIPERX4ELECIDLE : in STD_LOGIC;
    PIPERX4EQDONE : in STD_LOGIC;
    PIPERX4EQLPADAPTDONE : in STD_LOGIC;
    PIPERX4EQLPLFFSSEL : in STD_LOGIC;
    PIPERX4PHYSTATUS : in STD_LOGIC;
    PIPERX4STARTBLOCK : in STD_LOGIC;
    PIPERX4VALID : in STD_LOGIC;
    PIPERX5DATAVALID : in STD_LOGIC;
    PIPERX5ELECIDLE : in STD_LOGIC;
    PIPERX5EQDONE : in STD_LOGIC;
    PIPERX5EQLPADAPTDONE : in STD_LOGIC;
    PIPERX5EQLPLFFSSEL : in STD_LOGIC;
    PIPERX5PHYSTATUS : in STD_LOGIC;
    PIPERX5STARTBLOCK : in STD_LOGIC;
    PIPERX5VALID : in STD_LOGIC;
    PIPERX6DATAVALID : in STD_LOGIC;
    PIPERX6ELECIDLE : in STD_LOGIC;
    PIPERX6EQDONE : in STD_LOGIC;
    PIPERX6EQLPADAPTDONE : in STD_LOGIC;
    PIPERX6EQLPLFFSSEL : in STD_LOGIC;
    PIPERX6PHYSTATUS : in STD_LOGIC;
    PIPERX6STARTBLOCK : in STD_LOGIC;
    PIPERX6VALID : in STD_LOGIC;
    PIPERX7DATAVALID : in STD_LOGIC;
    PIPERX7ELECIDLE : in STD_LOGIC;
    PIPERX7EQDONE : in STD_LOGIC;
    PIPERX7EQLPADAPTDONE : in STD_LOGIC;
    PIPERX7EQLPLFFSSEL : in STD_LOGIC;
    PIPERX7PHYSTATUS : in STD_LOGIC;
    PIPERX7STARTBLOCK : in STD_LOGIC;
    PIPERX7VALID : in STD_LOGIC;
    PIPETX0EQDONE : in STD_LOGIC;
    PIPETX1EQDONE : in STD_LOGIC;
    PIPETX2EQDONE : in STD_LOGIC;
    PIPETX3EQDONE : in STD_LOGIC;
    PIPETX4EQDONE : in STD_LOGIC;
    PIPETX5EQDONE : in STD_LOGIC;
    PIPETX6EQDONE : in STD_LOGIC;
    PIPETX7EQDONE : in STD_LOGIC;
    pl_eq_reset_eieos_count : in STD_LOGIC;
    pl_gen2_upstream_prefer_deemph : in STD_LOGIC;
    s_axis_cc_tlast : in STD_LOGIC;
    s_axis_cc_tvalid : in STD_LOGIC;
    s_axis_rq_tlast : in STD_LOGIC;
    s_axis_rq_tvalid : in STD_LOGIC;
    CLK : in STD_LOGIC;
    cfg_subsys_vend_id : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_di : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PIPERX0EQLPNEWTXCOEFFORPRESET : in STD_LOGIC_VECTOR ( 0 to 0 );
    PIPERX1EQLPNEWTXCOEFFORPRESET : in STD_LOGIC_VECTOR ( 0 to 0 );
    PIPERX2EQLPNEWTXCOEFFORPRESET : in STD_LOGIC_VECTOR ( 0 to 0 );
    PIPERX3EQLPNEWTXCOEFFORPRESET : in STD_LOGIC_VECTOR ( 0 to 0 );
    PIPERX4EQLPNEWTXCOEFFORPRESET : in STD_LOGIC_VECTOR ( 0 to 0 );
    PIPERX5EQLPNEWTXCOEFFORPRESET : in STD_LOGIC_VECTOR ( 0 to 0 );
    PIPERX6EQLPNEWTXCOEFFORPRESET : in STD_LOGIC_VECTOR ( 0 to 0 );
    PIPERX7EQLPNEWTXCOEFFORPRESET : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_err_cor_out_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_err_cor_out_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_err_cor_out_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_err_cor_out_4 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_err_cor_out_5 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_err_cor_out_6 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_err_cor_out_7 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_mgmt_addr : in STD_LOGIC_VECTOR ( 18 downto 0 );
    cfg_interrupt_msi_tph_type : in STD_LOGIC_VECTOR ( 1 downto 0 );
    conf_req_type : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_err_cor_out_8 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_err_cor_out_9 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_err_cor_out_10 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_err_cor_out_11 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_err_cor_out_12 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_err_cor_out_13 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_err_cor_out_14 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_err_cor_out_15 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_err_cor_out_16 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_err_cor_out_17 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_err_cor_out_18 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_err_cor_out_19 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_err_cor_out_20 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_err_cor_out_21 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_err_cor_out_22 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_err_cor_out_23 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_cq_tready : in STD_LOGIC;
    m_axis_rc_tready : in STD_LOGIC;
    s_axis_cc_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_rq_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    cfg_ds_function_number : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_fc_sel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_interrupt_msi_attr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_msg_transmit_type : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_per_func_status_control : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_err_cor_out_24 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_err_cor_out_25 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_err_cor_out_26 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_err_cor_out_27 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_err_cor_out_28 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_err_cor_out_29 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_err_cor_out_30 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_err_cor_out_31 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_ext_read_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_interrupt_msi_int : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_interrupt_msi_pending_status : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_interrupt_msix_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_mgmt_write_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_msg_transmit_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    CFGTPHSTTREADDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    conf_req_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_err_cor_out_32 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_err_cor_out_33 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_err_cor_out_34 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_err_cor_out_35 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_err_cor_out_36 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_err_cor_out_37 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_err_cor_out_38 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_err_cor_out_39 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_cc_tuser : in STD_LOGIC_VECTOR ( 32 downto 0 );
    cfg_flr_done : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_int : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msi_function_number : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msi_pending_status_function_num : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msi_select : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_pending : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_mgmt_byte_enable : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_per_function_number : in STD_LOGIC_VECTOR ( 3 downto 0 );
    conf_req_reg_num : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_ds_device_number : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axis_rq_tuser : in STD_LOGIC_VECTOR ( 59 downto 0 );
    cfg_err_cor_out_40 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_err_cor_out_41 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_dsn : in STD_LOGIC_VECTOR ( 63 downto 0 );
    cfg_interrupt_msix_address : in STD_LOGIC_VECTOR ( 63 downto 0 );
    cfg_ds_bus_number : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_ds_port_number : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_vf_flr_done : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_cc_tkeep : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_rq_tkeep : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_interrupt_msi_tph_st_tag : in STD_LOGIC_VECTOR ( 8 downto 0 );
    drp_addr : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_wrapper : entity is "pcie3_ultrascale_7038_pcie3_uscale_wrapper";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_wrapper;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_wrapper is
  signal \^cfgextreadreceived\ : STD_LOGIC;
  signal MICOMPLETIONRAMREADADDRESSAL : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal MICOMPLETIONRAMREADADDRESSAU : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal MICOMPLETIONRAMREADADDRESSBL : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal MICOMPLETIONRAMREADADDRESSBU : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal MICOMPLETIONRAMREADDATA : STD_LOGIC_VECTOR ( 143 downto 0 );
  signal MICOMPLETIONRAMREADENABLEL : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal MICOMPLETIONRAMREADENABLEU : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal MICOMPLETIONRAMWRITEADDRESSAL : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal MICOMPLETIONRAMWRITEADDRESSAU : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal MICOMPLETIONRAMWRITEADDRESSBL : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal MICOMPLETIONRAMWRITEADDRESSBU : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal MICOMPLETIONRAMWRITEDATAL : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal MICOMPLETIONRAMWRITEDATAU : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal MICOMPLETIONRAMWRITEENABLEL : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal MICOMPLETIONRAMWRITEENABLEU : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal MIREPLAYRAMADDRESS : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal MIREPLAYRAMREADDATA : STD_LOGIC_VECTOR ( 143 downto 0 );
  signal MIREPLAYRAMREADENABLE : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal MIREPLAYRAMWRITEDATA : STD_LOGIC_VECTOR ( 143 downto 0 );
  signal MIREPLAYRAMWRITEENABLE : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal MIREQUESTRAMREADADDRESSA : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal MIREQUESTRAMREADADDRESSB : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal MIREQUESTRAMREADDATA : STD_LOGIC_VECTOR ( 143 downto 0 );
  signal MIREQUESTRAMREADENABLE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal MIREQUESTRAMWRITEADDRESSA : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal MIREQUESTRAMWRITEADDRESSB : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal MIREQUESTRAMWRITEDATA : STD_LOGIC_VECTOR ( 143 downto 0 );
  signal MIREQUESTRAMWRITEENABLE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal PCIE_3_1_inst_n_101 : STD_LOGIC;
  signal PCIE_3_1_inst_n_102 : STD_LOGIC;
  signal PCIE_3_1_inst_n_104 : STD_LOGIC;
  signal PCIE_3_1_inst_n_107 : STD_LOGIC;
  signal PCIE_3_1_inst_n_109 : STD_LOGIC;
  signal PCIE_3_1_inst_n_110 : STD_LOGIC;
  signal PCIE_3_1_inst_n_112 : STD_LOGIC;
  signal PCIE_3_1_inst_n_115 : STD_LOGIC;
  signal PCIE_3_1_inst_n_117 : STD_LOGIC;
  signal PCIE_3_1_inst_n_118 : STD_LOGIC;
  signal PCIE_3_1_inst_n_120 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1546 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1547 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1548 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1549 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1550 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1551 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1552 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1553 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1554 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1555 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1556 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1557 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1558 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1559 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1560 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1561 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1562 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1563 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1564 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1565 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1566 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1727 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1728 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1729 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1730 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1731 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1732 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1733 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1734 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1735 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1736 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1737 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1738 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1739 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1740 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1741 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1742 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1743 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1744 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1745 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1746 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1747 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1748 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1749 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1750 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1751 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1752 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1753 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1754 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1755 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1756 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1757 : STD_LOGIC;
  signal PCIE_3_1_inst_n_1758 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2015 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2016 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2017 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2018 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2019 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2020 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2021 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2022 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2023 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2024 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2025 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2026 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2027 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2028 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2029 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2030 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2031 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2032 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2033 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2034 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2035 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2036 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2037 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2038 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2039 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2040 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2041 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2042 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2043 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2044 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2045 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2046 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2091 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2092 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2093 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2094 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2095 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2096 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2097 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2098 : STD_LOGIC;
  signal PCIE_3_1_inst_n_24 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2622 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2623 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2624 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2625 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2626 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2627 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2628 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2629 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2630 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2631 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2632 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2633 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2634 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2635 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2636 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2637 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2638 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2639 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2640 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2641 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2642 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2643 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2644 : STD_LOGIC;
  signal PCIE_3_1_inst_n_2645 : STD_LOGIC;
  signal PCIE_3_1_inst_n_28 : STD_LOGIC;
  signal PCIE_3_1_inst_n_29 : STD_LOGIC;
  signal PCIE_3_1_inst_n_30 : STD_LOGIC;
  signal PCIE_3_1_inst_n_31 : STD_LOGIC;
  signal PCIE_3_1_inst_n_32 : STD_LOGIC;
  signal PCIE_3_1_inst_n_33 : STD_LOGIC;
  signal PCIE_3_1_inst_n_34 : STD_LOGIC;
  signal PCIE_3_1_inst_n_35 : STD_LOGIC;
  signal PCIE_3_1_inst_n_36 : STD_LOGIC;
  signal PCIE_3_1_inst_n_37 : STD_LOGIC;
  signal PCIE_3_1_inst_n_39 : STD_LOGIC;
  signal PCIE_3_1_inst_n_40 : STD_LOGIC;
  signal PCIE_3_1_inst_n_45 : STD_LOGIC;
  signal PCIE_3_1_inst_n_46 : STD_LOGIC;
  signal PCIE_3_1_inst_n_530 : STD_LOGIC;
  signal PCIE_3_1_inst_n_531 : STD_LOGIC;
  signal PCIE_3_1_inst_n_532 : STD_LOGIC;
  signal PCIE_3_1_inst_n_533 : STD_LOGIC;
  signal PCIE_3_1_inst_n_534 : STD_LOGIC;
  signal PCIE_3_1_inst_n_535 : STD_LOGIC;
  signal PCIE_3_1_inst_n_536 : STD_LOGIC;
  signal PCIE_3_1_inst_n_537 : STD_LOGIC;
  signal PCIE_3_1_inst_n_538 : STD_LOGIC;
  signal PCIE_3_1_inst_n_539 : STD_LOGIC;
  signal PCIE_3_1_inst_n_540 : STD_LOGIC;
  signal PCIE_3_1_inst_n_541 : STD_LOGIC;
  signal PCIE_3_1_inst_n_542 : STD_LOGIC;
  signal PCIE_3_1_inst_n_543 : STD_LOGIC;
  signal PCIE_3_1_inst_n_544 : STD_LOGIC;
  signal PCIE_3_1_inst_n_545 : STD_LOGIC;
  signal PCIE_3_1_inst_n_562 : STD_LOGIC;
  signal PCIE_3_1_inst_n_563 : STD_LOGIC;
  signal PCIE_3_1_inst_n_564 : STD_LOGIC;
  signal PCIE_3_1_inst_n_565 : STD_LOGIC;
  signal PCIE_3_1_inst_n_566 : STD_LOGIC;
  signal PCIE_3_1_inst_n_567 : STD_LOGIC;
  signal PCIE_3_1_inst_n_568 : STD_LOGIC;
  signal PCIE_3_1_inst_n_569 : STD_LOGIC;
  signal PCIE_3_1_inst_n_570 : STD_LOGIC;
  signal PCIE_3_1_inst_n_571 : STD_LOGIC;
  signal PCIE_3_1_inst_n_572 : STD_LOGIC;
  signal PCIE_3_1_inst_n_573 : STD_LOGIC;
  signal PCIE_3_1_inst_n_574 : STD_LOGIC;
  signal PCIE_3_1_inst_n_575 : STD_LOGIC;
  signal PCIE_3_1_inst_n_576 : STD_LOGIC;
  signal PCIE_3_1_inst_n_577 : STD_LOGIC;
  signal PCIE_3_1_inst_n_578 : STD_LOGIC;
  signal PCIE_3_1_inst_n_579 : STD_LOGIC;
  signal PCIE_3_1_inst_n_628 : STD_LOGIC;
  signal PCIE_3_1_inst_n_629 : STD_LOGIC;
  signal PCIE_3_1_inst_n_638 : STD_LOGIC;
  signal PCIE_3_1_inst_n_639 : STD_LOGIC;
  signal PCIE_3_1_inst_n_648 : STD_LOGIC;
  signal PCIE_3_1_inst_n_649 : STD_LOGIC;
  signal PCIE_3_1_inst_n_658 : STD_LOGIC;
  signal PCIE_3_1_inst_n_659 : STD_LOGIC;
  signal PCIE_3_1_inst_n_668 : STD_LOGIC;
  signal PCIE_3_1_inst_n_669 : STD_LOGIC;
  signal PCIE_3_1_inst_n_67 : STD_LOGIC;
  signal PCIE_3_1_inst_n_678 : STD_LOGIC;
  signal PCIE_3_1_inst_n_679 : STD_LOGIC;
  signal PCIE_3_1_inst_n_688 : STD_LOGIC;
  signal PCIE_3_1_inst_n_689 : STD_LOGIC;
  signal PCIE_3_1_inst_n_69 : STD_LOGIC;
  signal PCIE_3_1_inst_n_70 : STD_LOGIC;
  signal PCIE_3_1_inst_n_72 : STD_LOGIC;
  signal PCIE_3_1_inst_n_742 : STD_LOGIC;
  signal PCIE_3_1_inst_n_743 : STD_LOGIC;
  signal PCIE_3_1_inst_n_744 : STD_LOGIC;
  signal PCIE_3_1_inst_n_745 : STD_LOGIC;
  signal PCIE_3_1_inst_n_746 : STD_LOGIC;
  signal PCIE_3_1_inst_n_747 : STD_LOGIC;
  signal PCIE_3_1_inst_n_748 : STD_LOGIC;
  signal PCIE_3_1_inst_n_749 : STD_LOGIC;
  signal PCIE_3_1_inst_n_75 : STD_LOGIC;
  signal PCIE_3_1_inst_n_750 : STD_LOGIC;
  signal PCIE_3_1_inst_n_751 : STD_LOGIC;
  signal PCIE_3_1_inst_n_752 : STD_LOGIC;
  signal PCIE_3_1_inst_n_753 : STD_LOGIC;
  signal PCIE_3_1_inst_n_754 : STD_LOGIC;
  signal PCIE_3_1_inst_n_755 : STD_LOGIC;
  signal PCIE_3_1_inst_n_756 : STD_LOGIC;
  signal PCIE_3_1_inst_n_757 : STD_LOGIC;
  signal PCIE_3_1_inst_n_758 : STD_LOGIC;
  signal PCIE_3_1_inst_n_759 : STD_LOGIC;
  signal PCIE_3_1_inst_n_760 : STD_LOGIC;
  signal PCIE_3_1_inst_n_761 : STD_LOGIC;
  signal PCIE_3_1_inst_n_762 : STD_LOGIC;
  signal PCIE_3_1_inst_n_763 : STD_LOGIC;
  signal PCIE_3_1_inst_n_764 : STD_LOGIC;
  signal PCIE_3_1_inst_n_765 : STD_LOGIC;
  signal PCIE_3_1_inst_n_766 : STD_LOGIC;
  signal PCIE_3_1_inst_n_767 : STD_LOGIC;
  signal PCIE_3_1_inst_n_768 : STD_LOGIC;
  signal PCIE_3_1_inst_n_769 : STD_LOGIC;
  signal PCIE_3_1_inst_n_77 : STD_LOGIC;
  signal PCIE_3_1_inst_n_770 : STD_LOGIC;
  signal PCIE_3_1_inst_n_771 : STD_LOGIC;
  signal PCIE_3_1_inst_n_772 : STD_LOGIC;
  signal PCIE_3_1_inst_n_773 : STD_LOGIC;
  signal PCIE_3_1_inst_n_774 : STD_LOGIC;
  signal PCIE_3_1_inst_n_775 : STD_LOGIC;
  signal PCIE_3_1_inst_n_776 : STD_LOGIC;
  signal PCIE_3_1_inst_n_777 : STD_LOGIC;
  signal PCIE_3_1_inst_n_778 : STD_LOGIC;
  signal PCIE_3_1_inst_n_779 : STD_LOGIC;
  signal PCIE_3_1_inst_n_78 : STD_LOGIC;
  signal PCIE_3_1_inst_n_780 : STD_LOGIC;
  signal PCIE_3_1_inst_n_781 : STD_LOGIC;
  signal PCIE_3_1_inst_n_782 : STD_LOGIC;
  signal PCIE_3_1_inst_n_783 : STD_LOGIC;
  signal PCIE_3_1_inst_n_784 : STD_LOGIC;
  signal PCIE_3_1_inst_n_785 : STD_LOGIC;
  signal PCIE_3_1_inst_n_786 : STD_LOGIC;
  signal PCIE_3_1_inst_n_787 : STD_LOGIC;
  signal PCIE_3_1_inst_n_788 : STD_LOGIC;
  signal PCIE_3_1_inst_n_789 : STD_LOGIC;
  signal PCIE_3_1_inst_n_790 : STD_LOGIC;
  signal PCIE_3_1_inst_n_791 : STD_LOGIC;
  signal PCIE_3_1_inst_n_792 : STD_LOGIC;
  signal PCIE_3_1_inst_n_793 : STD_LOGIC;
  signal PCIE_3_1_inst_n_794 : STD_LOGIC;
  signal PCIE_3_1_inst_n_795 : STD_LOGIC;
  signal PCIE_3_1_inst_n_796 : STD_LOGIC;
  signal PCIE_3_1_inst_n_797 : STD_LOGIC;
  signal PCIE_3_1_inst_n_798 : STD_LOGIC;
  signal PCIE_3_1_inst_n_799 : STD_LOGIC;
  signal PCIE_3_1_inst_n_80 : STD_LOGIC;
  signal PCIE_3_1_inst_n_800 : STD_LOGIC;
  signal PCIE_3_1_inst_n_801 : STD_LOGIC;
  signal PCIE_3_1_inst_n_802 : STD_LOGIC;
  signal PCIE_3_1_inst_n_803 : STD_LOGIC;
  signal PCIE_3_1_inst_n_804 : STD_LOGIC;
  signal PCIE_3_1_inst_n_805 : STD_LOGIC;
  signal PCIE_3_1_inst_n_806 : STD_LOGIC;
  signal PCIE_3_1_inst_n_807 : STD_LOGIC;
  signal PCIE_3_1_inst_n_808 : STD_LOGIC;
  signal PCIE_3_1_inst_n_809 : STD_LOGIC;
  signal PCIE_3_1_inst_n_810 : STD_LOGIC;
  signal PCIE_3_1_inst_n_811 : STD_LOGIC;
  signal PCIE_3_1_inst_n_812 : STD_LOGIC;
  signal PCIE_3_1_inst_n_813 : STD_LOGIC;
  signal PCIE_3_1_inst_n_814 : STD_LOGIC;
  signal PCIE_3_1_inst_n_815 : STD_LOGIC;
  signal PCIE_3_1_inst_n_816 : STD_LOGIC;
  signal PCIE_3_1_inst_n_817 : STD_LOGIC;
  signal PCIE_3_1_inst_n_818 : STD_LOGIC;
  signal PCIE_3_1_inst_n_819 : STD_LOGIC;
  signal PCIE_3_1_inst_n_820 : STD_LOGIC;
  signal PCIE_3_1_inst_n_821 : STD_LOGIC;
  signal PCIE_3_1_inst_n_822 : STD_LOGIC;
  signal PCIE_3_1_inst_n_823 : STD_LOGIC;
  signal PCIE_3_1_inst_n_824 : STD_LOGIC;
  signal PCIE_3_1_inst_n_825 : STD_LOGIC;
  signal PCIE_3_1_inst_n_826 : STD_LOGIC;
  signal PCIE_3_1_inst_n_827 : STD_LOGIC;
  signal PCIE_3_1_inst_n_828 : STD_LOGIC;
  signal PCIE_3_1_inst_n_829 : STD_LOGIC;
  signal PCIE_3_1_inst_n_83 : STD_LOGIC;
  signal PCIE_3_1_inst_n_830 : STD_LOGIC;
  signal PCIE_3_1_inst_n_831 : STD_LOGIC;
  signal PCIE_3_1_inst_n_832 : STD_LOGIC;
  signal PCIE_3_1_inst_n_833 : STD_LOGIC;
  signal PCIE_3_1_inst_n_834 : STD_LOGIC;
  signal PCIE_3_1_inst_n_835 : STD_LOGIC;
  signal PCIE_3_1_inst_n_836 : STD_LOGIC;
  signal PCIE_3_1_inst_n_837 : STD_LOGIC;
  signal PCIE_3_1_inst_n_838 : STD_LOGIC;
  signal PCIE_3_1_inst_n_839 : STD_LOGIC;
  signal PCIE_3_1_inst_n_840 : STD_LOGIC;
  signal PCIE_3_1_inst_n_841 : STD_LOGIC;
  signal PCIE_3_1_inst_n_842 : STD_LOGIC;
  signal PCIE_3_1_inst_n_843 : STD_LOGIC;
  signal PCIE_3_1_inst_n_844 : STD_LOGIC;
  signal PCIE_3_1_inst_n_845 : STD_LOGIC;
  signal PCIE_3_1_inst_n_846 : STD_LOGIC;
  signal PCIE_3_1_inst_n_847 : STD_LOGIC;
  signal PCIE_3_1_inst_n_848 : STD_LOGIC;
  signal PCIE_3_1_inst_n_849 : STD_LOGIC;
  signal PCIE_3_1_inst_n_85 : STD_LOGIC;
  signal PCIE_3_1_inst_n_850 : STD_LOGIC;
  signal PCIE_3_1_inst_n_851 : STD_LOGIC;
  signal PCIE_3_1_inst_n_852 : STD_LOGIC;
  signal PCIE_3_1_inst_n_853 : STD_LOGIC;
  signal PCIE_3_1_inst_n_854 : STD_LOGIC;
  signal PCIE_3_1_inst_n_855 : STD_LOGIC;
  signal PCIE_3_1_inst_n_856 : STD_LOGIC;
  signal PCIE_3_1_inst_n_857 : STD_LOGIC;
  signal PCIE_3_1_inst_n_858 : STD_LOGIC;
  signal PCIE_3_1_inst_n_859 : STD_LOGIC;
  signal PCIE_3_1_inst_n_86 : STD_LOGIC;
  signal PCIE_3_1_inst_n_860 : STD_LOGIC;
  signal PCIE_3_1_inst_n_861 : STD_LOGIC;
  signal PCIE_3_1_inst_n_862 : STD_LOGIC;
  signal PCIE_3_1_inst_n_863 : STD_LOGIC;
  signal PCIE_3_1_inst_n_864 : STD_LOGIC;
  signal PCIE_3_1_inst_n_865 : STD_LOGIC;
  signal PCIE_3_1_inst_n_866 : STD_LOGIC;
  signal PCIE_3_1_inst_n_867 : STD_LOGIC;
  signal PCIE_3_1_inst_n_868 : STD_LOGIC;
  signal PCIE_3_1_inst_n_869 : STD_LOGIC;
  signal PCIE_3_1_inst_n_870 : STD_LOGIC;
  signal PCIE_3_1_inst_n_871 : STD_LOGIC;
  signal PCIE_3_1_inst_n_872 : STD_LOGIC;
  signal PCIE_3_1_inst_n_873 : STD_LOGIC;
  signal PCIE_3_1_inst_n_874 : STD_LOGIC;
  signal PCIE_3_1_inst_n_875 : STD_LOGIC;
  signal PCIE_3_1_inst_n_876 : STD_LOGIC;
  signal PCIE_3_1_inst_n_877 : STD_LOGIC;
  signal PCIE_3_1_inst_n_878 : STD_LOGIC;
  signal PCIE_3_1_inst_n_879 : STD_LOGIC;
  signal PCIE_3_1_inst_n_88 : STD_LOGIC;
  signal PCIE_3_1_inst_n_880 : STD_LOGIC;
  signal PCIE_3_1_inst_n_881 : STD_LOGIC;
  signal PCIE_3_1_inst_n_882 : STD_LOGIC;
  signal PCIE_3_1_inst_n_883 : STD_LOGIC;
  signal PCIE_3_1_inst_n_884 : STD_LOGIC;
  signal PCIE_3_1_inst_n_885 : STD_LOGIC;
  signal PCIE_3_1_inst_n_886 : STD_LOGIC;
  signal PCIE_3_1_inst_n_887 : STD_LOGIC;
  signal PCIE_3_1_inst_n_888 : STD_LOGIC;
  signal PCIE_3_1_inst_n_889 : STD_LOGIC;
  signal PCIE_3_1_inst_n_890 : STD_LOGIC;
  signal PCIE_3_1_inst_n_891 : STD_LOGIC;
  signal PCIE_3_1_inst_n_892 : STD_LOGIC;
  signal PCIE_3_1_inst_n_893 : STD_LOGIC;
  signal PCIE_3_1_inst_n_894 : STD_LOGIC;
  signal PCIE_3_1_inst_n_895 : STD_LOGIC;
  signal PCIE_3_1_inst_n_896 : STD_LOGIC;
  signal PCIE_3_1_inst_n_897 : STD_LOGIC;
  signal PCIE_3_1_inst_n_898 : STD_LOGIC;
  signal PCIE_3_1_inst_n_899 : STD_LOGIC;
  signal PCIE_3_1_inst_n_900 : STD_LOGIC;
  signal PCIE_3_1_inst_n_901 : STD_LOGIC;
  signal PCIE_3_1_inst_n_902 : STD_LOGIC;
  signal PCIE_3_1_inst_n_903 : STD_LOGIC;
  signal PCIE_3_1_inst_n_904 : STD_LOGIC;
  signal PCIE_3_1_inst_n_905 : STD_LOGIC;
  signal PCIE_3_1_inst_n_906 : STD_LOGIC;
  signal PCIE_3_1_inst_n_907 : STD_LOGIC;
  signal PCIE_3_1_inst_n_908 : STD_LOGIC;
  signal PCIE_3_1_inst_n_909 : STD_LOGIC;
  signal PCIE_3_1_inst_n_91 : STD_LOGIC;
  signal PCIE_3_1_inst_n_910 : STD_LOGIC;
  signal PCIE_3_1_inst_n_911 : STD_LOGIC;
  signal PCIE_3_1_inst_n_912 : STD_LOGIC;
  signal PCIE_3_1_inst_n_913 : STD_LOGIC;
  signal PCIE_3_1_inst_n_914 : STD_LOGIC;
  signal PCIE_3_1_inst_n_915 : STD_LOGIC;
  signal PCIE_3_1_inst_n_916 : STD_LOGIC;
  signal PCIE_3_1_inst_n_917 : STD_LOGIC;
  signal PCIE_3_1_inst_n_918 : STD_LOGIC;
  signal PCIE_3_1_inst_n_919 : STD_LOGIC;
  signal PCIE_3_1_inst_n_920 : STD_LOGIC;
  signal PCIE_3_1_inst_n_921 : STD_LOGIC;
  signal PCIE_3_1_inst_n_922 : STD_LOGIC;
  signal PCIE_3_1_inst_n_923 : STD_LOGIC;
  signal PCIE_3_1_inst_n_924 : STD_LOGIC;
  signal PCIE_3_1_inst_n_925 : STD_LOGIC;
  signal PCIE_3_1_inst_n_926 : STD_LOGIC;
  signal PCIE_3_1_inst_n_927 : STD_LOGIC;
  signal PCIE_3_1_inst_n_928 : STD_LOGIC;
  signal PCIE_3_1_inst_n_929 : STD_LOGIC;
  signal PCIE_3_1_inst_n_93 : STD_LOGIC;
  signal PCIE_3_1_inst_n_930 : STD_LOGIC;
  signal PCIE_3_1_inst_n_931 : STD_LOGIC;
  signal PCIE_3_1_inst_n_932 : STD_LOGIC;
  signal PCIE_3_1_inst_n_933 : STD_LOGIC;
  signal PCIE_3_1_inst_n_934 : STD_LOGIC;
  signal PCIE_3_1_inst_n_935 : STD_LOGIC;
  signal PCIE_3_1_inst_n_936 : STD_LOGIC;
  signal PCIE_3_1_inst_n_937 : STD_LOGIC;
  signal PCIE_3_1_inst_n_938 : STD_LOGIC;
  signal PCIE_3_1_inst_n_939 : STD_LOGIC;
  signal PCIE_3_1_inst_n_94 : STD_LOGIC;
  signal PCIE_3_1_inst_n_940 : STD_LOGIC;
  signal PCIE_3_1_inst_n_941 : STD_LOGIC;
  signal PCIE_3_1_inst_n_942 : STD_LOGIC;
  signal PCIE_3_1_inst_n_943 : STD_LOGIC;
  signal PCIE_3_1_inst_n_944 : STD_LOGIC;
  signal PCIE_3_1_inst_n_945 : STD_LOGIC;
  signal PCIE_3_1_inst_n_946 : STD_LOGIC;
  signal PCIE_3_1_inst_n_947 : STD_LOGIC;
  signal PCIE_3_1_inst_n_948 : STD_LOGIC;
  signal PCIE_3_1_inst_n_949 : STD_LOGIC;
  signal PCIE_3_1_inst_n_950 : STD_LOGIC;
  signal PCIE_3_1_inst_n_951 : STD_LOGIC;
  signal PCIE_3_1_inst_n_952 : STD_LOGIC;
  signal PCIE_3_1_inst_n_953 : STD_LOGIC;
  signal PCIE_3_1_inst_n_954 : STD_LOGIC;
  signal PCIE_3_1_inst_n_955 : STD_LOGIC;
  signal PCIE_3_1_inst_n_956 : STD_LOGIC;
  signal PCIE_3_1_inst_n_957 : STD_LOGIC;
  signal PCIE_3_1_inst_n_958 : STD_LOGIC;
  signal PCIE_3_1_inst_n_959 : STD_LOGIC;
  signal PCIE_3_1_inst_n_96 : STD_LOGIC;
  signal PCIE_3_1_inst_n_960 : STD_LOGIC;
  signal PCIE_3_1_inst_n_961 : STD_LOGIC;
  signal PCIE_3_1_inst_n_962 : STD_LOGIC;
  signal PCIE_3_1_inst_n_963 : STD_LOGIC;
  signal PCIE_3_1_inst_n_964 : STD_LOGIC;
  signal PCIE_3_1_inst_n_965 : STD_LOGIC;
  signal PCIE_3_1_inst_n_966 : STD_LOGIC;
  signal PCIE_3_1_inst_n_967 : STD_LOGIC;
  signal PCIE_3_1_inst_n_968 : STD_LOGIC;
  signal PCIE_3_1_inst_n_969 : STD_LOGIC;
  signal PCIE_3_1_inst_n_970 : STD_LOGIC;
  signal PCIE_3_1_inst_n_971 : STD_LOGIC;
  signal PCIE_3_1_inst_n_972 : STD_LOGIC;
  signal PCIE_3_1_inst_n_973 : STD_LOGIC;
  signal PCIE_3_1_inst_n_974 : STD_LOGIC;
  signal PCIE_3_1_inst_n_975 : STD_LOGIC;
  signal PCIE_3_1_inst_n_976 : STD_LOGIC;
  signal PCIE_3_1_inst_n_977 : STD_LOGIC;
  signal PCIE_3_1_inst_n_978 : STD_LOGIC;
  signal PCIE_3_1_inst_n_979 : STD_LOGIC;
  signal PCIE_3_1_inst_n_980 : STD_LOGIC;
  signal PCIE_3_1_inst_n_981 : STD_LOGIC;
  signal PCIE_3_1_inst_n_982 : STD_LOGIC;
  signal PCIE_3_1_inst_n_983 : STD_LOGIC;
  signal PCIE_3_1_inst_n_984 : STD_LOGIC;
  signal PCIE_3_1_inst_n_985 : STD_LOGIC;
  signal PCIE_3_1_inst_n_986 : STD_LOGIC;
  signal PCIE_3_1_inst_n_987 : STD_LOGIC;
  signal PCIE_3_1_inst_n_988 : STD_LOGIC;
  signal PCIE_3_1_inst_n_989 : STD_LOGIC;
  signal PCIE_3_1_inst_n_99 : STD_LOGIC;
  signal PCIE_3_1_inst_n_990 : STD_LOGIC;
  signal PCIE_3_1_inst_n_991 : STD_LOGIC;
  signal PCIE_3_1_inst_n_992 : STD_LOGIC;
  signal PCIE_3_1_inst_n_993 : STD_LOGIC;
  signal PCIE_3_1_inst_n_994 : STD_LOGIC;
  signal PCIE_3_1_inst_n_995 : STD_LOGIC;
  signal PCIE_3_1_inst_n_996 : STD_LOGIC;
  signal PCIE_3_1_inst_n_997 : STD_LOGIC;
  signal cfg_ext_read_data_valid_int : STD_LOGIC;
  signal \^cfg_ext_register_number\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^cfg_hot_reset_out\ : STD_LOGIC;
  signal \^cfg_phy_link_down\ : STD_LOGIC;
  signal \^cfg_phy_link_status\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal is_reg_num_cfg_ext_space : STD_LOGIC;
  signal mcap_external_request : STD_LOGIC;
  signal pipe_tx0_reset : STD_LOGIC;
  signal pipe_tx1_powerdown : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx2_powerdown : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx3_powerdown : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx4_powerdown : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx5_powerdown : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx6_powerdown : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx7_powerdown : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of PCIE_3_1_inst : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \read_rcvd_watchDog_cnt[18]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \read_rcvd_watchDog_cnt[19]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of user_lnk_up_i_1 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of user_reset_i_1 : label is "soft_lutpair124";
begin
  CFGEXTREADRECEIVED <= \^cfgextreadreceived\;
  cfg_ext_register_number(9 downto 0) <= \^cfg_ext_register_number\(9 downto 0);
  cfg_hot_reset_out <= \^cfg_hot_reset_out\;
  cfg_phy_link_down <= \^cfg_phy_link_down\;
  cfg_phy_link_status(1 downto 0) <= \^cfg_phy_link_status\(1 downto 0);
PCIE_3_1_inst: unisim.vcomponents.PCIE_3_1
    generic map(
      ARI_CAP_ENABLE => "FALSE",
      AXISTEN_IF_CC_ALIGNMENT_MODE => "FALSE",
      AXISTEN_IF_CC_PARITY_CHK => "FALSE",
      AXISTEN_IF_CQ_ALIGNMENT_MODE => "FALSE",
      AXISTEN_IF_ENABLE_CLIENT_TAG => "FALSE",
      AXISTEN_IF_ENABLE_MSG_ROUTE => B"00" & X"0000",
      AXISTEN_IF_ENABLE_RX_MSG_INTFC => "FALSE",
      AXISTEN_IF_RC_ALIGNMENT_MODE => "FALSE",
      AXISTEN_IF_RC_STRADDLE => "FALSE",
      AXISTEN_IF_RQ_ALIGNMENT_MODE => "FALSE",
      AXISTEN_IF_RQ_PARITY_CHK => "FALSE",
      AXISTEN_IF_WIDTH => B"10",
      CRM_CORE_CLK_FREQ_500 => "TRUE",
      CRM_USER_CLK_FREQ => B"10",
      DEBUG_CFG_LOCAL_MGMT_REG_ACCESS_OVERRIDE => "FALSE",
      DEBUG_PL_DISABLE_EI_INFER_IN_L0 => "FALSE",
      DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS => "FALSE",
      DNSTREAM_LINK_NUM => X"00",
      LL_ACK_TIMEOUT => B"0" & X"00",
      LL_ACK_TIMEOUT_EN => "FALSE",
      LL_ACK_TIMEOUT_FUNC => 0,
      LL_CPL_FC_UPDATE_TIMER => X"0000",
      LL_CPL_FC_UPDATE_TIMER_OVERRIDE => "FALSE",
      LL_FC_UPDATE_TIMER => X"0000",
      LL_FC_UPDATE_TIMER_OVERRIDE => "FALSE",
      LL_NP_FC_UPDATE_TIMER => X"0000",
      LL_NP_FC_UPDATE_TIMER_OVERRIDE => "FALSE",
      LL_P_FC_UPDATE_TIMER => X"0000",
      LL_P_FC_UPDATE_TIMER_OVERRIDE => "FALSE",
      LL_REPLAY_TIMEOUT => B"0" & X"00",
      LL_REPLAY_TIMEOUT_EN => "FALSE",
      LL_REPLAY_TIMEOUT_FUNC => 0,
      LTR_TX_MESSAGE_MINIMUM_INTERVAL => B"00" & X"FA",
      LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE => "FALSE",
      LTR_TX_MESSAGE_ON_LTR_ENABLE => "FALSE",
      MCAP_CAP_NEXTPTR => X"000",
      MCAP_CONFIGURE_OVERRIDE => "FALSE",
      MCAP_ENABLE => "FALSE",
      MCAP_EOS_DESIGN_SWITCH => "FALSE",
      MCAP_FPGA_BITSTREAM_VERSION => X"00000000",
      MCAP_GATE_IO_ENABLE_DESIGN_SWITCH => "FALSE",
      MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH => "FALSE",
      MCAP_INPUT_GATE_DESIGN_SWITCH => "FALSE",
      MCAP_INTERRUPT_ON_MCAP_EOS => "FALSE",
      MCAP_INTERRUPT_ON_MCAP_ERROR => "FALSE",
      MCAP_VSEC_ID => X"0001",
      MCAP_VSEC_LEN => X"02C",
      MCAP_VSEC_REV => X"0",
      PF0_AER_CAP_ECRC_CHECK_CAPABLE => "FALSE",
      PF0_AER_CAP_ECRC_GEN_CAPABLE => "FALSE",
      PF0_AER_CAP_NEXTPTR => X"300",
      PF0_ARI_CAP_NEXTPTR => X"000",
      PF0_ARI_CAP_NEXT_FUNC => X"00",
      PF0_ARI_CAP_VER => X"1",
      PF0_BAR0_APERTURE_SIZE => B"00" & X"D",
      PF0_BAR0_CONTROL => B"100",
      PF0_BAR1_APERTURE_SIZE => B"00" & X"D",
      PF0_BAR1_CONTROL => B"100",
      PF0_BAR2_APERTURE_SIZE => B"0" & X"D",
      PF0_BAR2_CONTROL => B"100",
      PF0_BAR3_APERTURE_SIZE => B"0" & X"0",
      PF0_BAR3_CONTROL => B"000",
      PF0_BAR4_APERTURE_SIZE => B"0" & X"0",
      PF0_BAR4_CONTROL => B"000",
      PF0_BAR5_APERTURE_SIZE => B"0" & X"0",
      PF0_BAR5_CONTROL => B"000",
      PF0_BIST_REGISTER => X"00",
      PF0_CAPABILITY_POINTER => X"80",
      PF0_CLASS_CODE => X"078000",
      PF0_DEVICE_ID => X"7038",
      PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT => "FALSE",
      PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT => "FALSE",
      PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT => "FALSE",
      PF0_DEV_CAP2_ARI_FORWARD_ENABLE => "FALSE",
      PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE => "TRUE",
      PF0_DEV_CAP2_LTR_SUPPORT => "FALSE",
      PF0_DEV_CAP2_OBFF_SUPPORT => B"00",
      PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT => "FALSE",
      PF0_DEV_CAP_ENDPOINT_L0S_LATENCY => 0,
      PF0_DEV_CAP_ENDPOINT_L1_LATENCY => 0,
      PF0_DEV_CAP_EXT_TAG_SUPPORTED => "FALSE",
      PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE => "FALSE",
      PF0_DEV_CAP_MAX_PAYLOAD_SIZE => B"011",
      PF0_DPA_CAP_NEXTPTR => X"300",
      PF0_DPA_CAP_SUB_STATE_CONTROL => B"0" & X"0",
      PF0_DPA_CAP_SUB_STATE_CONTROL_EN => "TRUE",
      PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 => X"00",
      PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 => X"00",
      PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 => X"00",
      PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 => X"00",
      PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 => X"00",
      PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 => X"00",
      PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 => X"00",
      PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 => X"00",
      PF0_DPA_CAP_VER => X"1",
      PF0_DSN_CAP_NEXTPTR => X"300",
      PF0_EXPANSION_ROM_APERTURE_SIZE => B"0" & X"0",
      PF0_EXPANSION_ROM_ENABLE => "FALSE",
      PF0_INTERRUPT_LINE => X"00",
      PF0_INTERRUPT_PIN => B"000",
      PF0_LINK_CAP_ASPM_SUPPORT => 0,
      PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 => 7,
      PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 => 7,
      PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 => 7,
      PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 => 7,
      PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 => 7,
      PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 => 7,
      PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 => 7,
      PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 => 7,
      PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 => 7,
      PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 => 7,
      PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 => 7,
      PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 => 7,
      PF0_LINK_STATUS_SLOT_CLOCK_CONFIG => "TRUE",
      PF0_LTR_CAP_MAX_NOSNOOP_LAT => B"00" & X"00",
      PF0_LTR_CAP_MAX_SNOOP_LAT => B"00" & X"00",
      PF0_LTR_CAP_NEXTPTR => X"300",
      PF0_LTR_CAP_VER => X"1",
      PF0_MSIX_CAP_NEXTPTR => X"C0",
      PF0_MSIX_CAP_PBA_BIR => 1,
      PF0_MSIX_CAP_PBA_OFFSET => B"0" & X"0000080",
      PF0_MSIX_CAP_TABLE_BIR => 1,
      PF0_MSIX_CAP_TABLE_OFFSET => B"0" & X"0000000",
      PF0_MSIX_CAP_TABLE_SIZE => B"000" & X"07",
      PF0_MSI_CAP_MULTIMSGCAP => 0,
      PF0_MSI_CAP_NEXTPTR => X"00",
      PF0_MSI_CAP_PERVECMASKCAP => "FALSE",
      PF0_PB_CAP_DATA_REG_D0 => X"00000000",
      PF0_PB_CAP_DATA_REG_D0_SUSTAINED => X"00000000",
      PF0_PB_CAP_DATA_REG_D1 => X"00000000",
      PF0_PB_CAP_DATA_REG_D3HOT => X"00000000",
      PF0_PB_CAP_NEXTPTR => X"274",
      PF0_PB_CAP_SYSTEM_ALLOCATED => "FALSE",
      PF0_PB_CAP_VER => X"1",
      PF0_PM_CAP_ID => X"01",
      PF0_PM_CAP_NEXTPTR => X"B0",
      PF0_PM_CAP_PMESUPPORT_D0 => "FALSE",
      PF0_PM_CAP_PMESUPPORT_D1 => "FALSE",
      PF0_PM_CAP_PMESUPPORT_D3HOT => "FALSE",
      PF0_PM_CAP_SUPP_D1_STATE => "FALSE",
      PF0_PM_CAP_VER_ID => B"011",
      PF0_PM_CSR_NOSOFTRESET => "TRUE",
      PF0_RBAR_CAP_ENABLE => "FALSE",
      PF0_RBAR_CAP_NEXTPTR => X"300",
      PF0_RBAR_CAP_SIZE0 => X"00000",
      PF0_RBAR_CAP_SIZE1 => X"00000",
      PF0_RBAR_CAP_SIZE2 => X"00000",
      PF0_RBAR_CAP_VER => X"1",
      PF0_RBAR_CONTROL_INDEX0 => B"000",
      PF0_RBAR_CONTROL_INDEX1 => B"000",
      PF0_RBAR_CONTROL_INDEX2 => B"000",
      PF0_RBAR_CONTROL_SIZE0 => B"0" & X"0",
      PF0_RBAR_CONTROL_SIZE1 => B"0" & X"0",
      PF0_RBAR_CONTROL_SIZE2 => B"0" & X"0",
      PF0_RBAR_NUM => B"001",
      PF0_REVISION_ID => X"00",
      PF0_SECONDARY_PCIE_CAP_NEXTPTR => X"000",
      PF0_SRIOV_BAR0_APERTURE_SIZE => B"0" & X"0",
      PF0_SRIOV_BAR0_CONTROL => B"000",
      PF0_SRIOV_BAR1_APERTURE_SIZE => B"0" & X"0",
      PF0_SRIOV_BAR1_CONTROL => B"000",
      PF0_SRIOV_BAR2_APERTURE_SIZE => B"0" & X"0",
      PF0_SRIOV_BAR2_CONTROL => B"000",
      PF0_SRIOV_BAR3_APERTURE_SIZE => B"0" & X"0",
      PF0_SRIOV_BAR3_CONTROL => B"000",
      PF0_SRIOV_BAR4_APERTURE_SIZE => B"0" & X"0",
      PF0_SRIOV_BAR4_CONTROL => B"000",
      PF0_SRIOV_BAR5_APERTURE_SIZE => B"0" & X"0",
      PF0_SRIOV_BAR5_CONTROL => B"000",
      PF0_SRIOV_CAP_INITIAL_VF => X"0000",
      PF0_SRIOV_CAP_NEXTPTR => X"300",
      PF0_SRIOV_CAP_TOTAL_VF => X"0000",
      PF0_SRIOV_CAP_VER => X"0",
      PF0_SRIOV_FIRST_VF_OFFSET => X"0000",
      PF0_SRIOV_FUNC_DEP_LINK => X"0000",
      PF0_SRIOV_SUPPORTED_PAGE_SIZE => X"00000553",
      PF0_SRIOV_VF_DEVICE_ID => X"0000",
      PF0_SUBSYSTEM_ID => X"0038",
      PF0_TPHR_CAP_DEV_SPECIFIC_MODE => "FALSE",
      PF0_TPHR_CAP_ENABLE => "FALSE",
      PF0_TPHR_CAP_INT_VEC_MODE => "TRUE",
      PF0_TPHR_CAP_NEXTPTR => X"300",
      PF0_TPHR_CAP_ST_MODE_SEL => B"010",
      PF0_TPHR_CAP_ST_TABLE_LOC => B"10",
      PF0_TPHR_CAP_ST_TABLE_SIZE => B"000" & X"00",
      PF0_TPHR_CAP_VER => X"1",
      PF0_VC_CAP_ENABLE => "FALSE",
      PF0_VC_CAP_NEXTPTR => X"000",
      PF0_VC_CAP_VER => X"1",
      PF1_AER_CAP_ECRC_CHECK_CAPABLE => "FALSE",
      PF1_AER_CAP_ECRC_GEN_CAPABLE => "FALSE",
      PF1_AER_CAP_NEXTPTR => X"000",
      PF1_ARI_CAP_NEXTPTR => X"000",
      PF1_ARI_CAP_NEXT_FUNC => X"00",
      PF1_BAR0_APERTURE_SIZE => B"00" & X"0",
      PF1_BAR0_CONTROL => B"000",
      PF1_BAR1_APERTURE_SIZE => B"00" & X"0",
      PF1_BAR1_CONTROL => B"000",
      PF1_BAR2_APERTURE_SIZE => B"0" & X"0",
      PF1_BAR2_CONTROL => B"000",
      PF1_BAR3_APERTURE_SIZE => B"0" & X"0",
      PF1_BAR3_CONTROL => B"000",
      PF1_BAR4_APERTURE_SIZE => B"0" & X"0",
      PF1_BAR4_CONTROL => B"000",
      PF1_BAR5_APERTURE_SIZE => B"0" & X"0",
      PF1_BAR5_CONTROL => B"000",
      PF1_BIST_REGISTER => X"00",
      PF1_CAPABILITY_POINTER => X"80",
      PF1_CLASS_CODE => X"058000",
      PF1_DEVICE_ID => X"8011",
      PF1_DEV_CAP_MAX_PAYLOAD_SIZE => B"010",
      PF1_DPA_CAP_NEXTPTR => X"000",
      PF1_DPA_CAP_SUB_STATE_CONTROL => B"0" & X"0",
      PF1_DPA_CAP_SUB_STATE_CONTROL_EN => "TRUE",
      PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 => X"00",
      PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 => X"00",
      PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 => X"00",
      PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 => X"00",
      PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 => X"00",
      PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 => X"00",
      PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 => X"00",
      PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 => X"00",
      PF1_DPA_CAP_VER => X"1",
      PF1_DSN_CAP_NEXTPTR => X"000",
      PF1_EXPANSION_ROM_APERTURE_SIZE => B"0" & X"0",
      PF1_EXPANSION_ROM_ENABLE => "FALSE",
      PF1_INTERRUPT_LINE => X"00",
      PF1_INTERRUPT_PIN => B"000",
      PF1_MSIX_CAP_NEXTPTR => X"00",
      PF1_MSIX_CAP_PBA_BIR => 0,
      PF1_MSIX_CAP_PBA_OFFSET => B"0" & X"0000000",
      PF1_MSIX_CAP_TABLE_BIR => 0,
      PF1_MSIX_CAP_TABLE_OFFSET => B"0" & X"0000000",
      PF1_MSIX_CAP_TABLE_SIZE => B"000" & X"00",
      PF1_MSI_CAP_MULTIMSGCAP => 0,
      PF1_MSI_CAP_NEXTPTR => X"00",
      PF1_MSI_CAP_PERVECMASKCAP => "FALSE",
      PF1_PB_CAP_DATA_REG_D0 => X"00000000",
      PF1_PB_CAP_DATA_REG_D0_SUSTAINED => X"00000000",
      PF1_PB_CAP_DATA_REG_D1 => X"00000000",
      PF1_PB_CAP_DATA_REG_D3HOT => X"00000000",
      PF1_PB_CAP_NEXTPTR => X"000",
      PF1_PB_CAP_SYSTEM_ALLOCATED => "FALSE",
      PF1_PB_CAP_VER => X"1",
      PF1_PM_CAP_ID => X"01",
      PF1_PM_CAP_NEXTPTR => X"00",
      PF1_PM_CAP_VER_ID => B"011",
      PF1_RBAR_CAP_ENABLE => "FALSE",
      PF1_RBAR_CAP_NEXTPTR => X"000",
      PF1_RBAR_CAP_SIZE0 => X"00000",
      PF1_RBAR_CAP_SIZE1 => X"00000",
      PF1_RBAR_CAP_SIZE2 => X"00000",
      PF1_RBAR_CAP_VER => X"1",
      PF1_RBAR_CONTROL_INDEX0 => B"000",
      PF1_RBAR_CONTROL_INDEX1 => B"000",
      PF1_RBAR_CONTROL_INDEX2 => B"000",
      PF1_RBAR_CONTROL_SIZE0 => B"0" & X"0",
      PF1_RBAR_CONTROL_SIZE1 => B"0" & X"0",
      PF1_RBAR_CONTROL_SIZE2 => B"0" & X"0",
      PF1_RBAR_NUM => B"001",
      PF1_REVISION_ID => X"00",
      PF1_SRIOV_BAR0_APERTURE_SIZE => B"0" & X"0",
      PF1_SRIOV_BAR0_CONTROL => B"000",
      PF1_SRIOV_BAR1_APERTURE_SIZE => B"0" & X"0",
      PF1_SRIOV_BAR1_CONTROL => B"000",
      PF1_SRIOV_BAR2_APERTURE_SIZE => B"0" & X"0",
      PF1_SRIOV_BAR2_CONTROL => B"000",
      PF1_SRIOV_BAR3_APERTURE_SIZE => B"0" & X"0",
      PF1_SRIOV_BAR3_CONTROL => B"000",
      PF1_SRIOV_BAR4_APERTURE_SIZE => B"0" & X"0",
      PF1_SRIOV_BAR4_CONTROL => B"000",
      PF1_SRIOV_BAR5_APERTURE_SIZE => B"0" & X"0",
      PF1_SRIOV_BAR5_CONTROL => B"000",
      PF1_SRIOV_CAP_INITIAL_VF => X"0000",
      PF1_SRIOV_CAP_NEXTPTR => X"000",
      PF1_SRIOV_CAP_TOTAL_VF => X"0000",
      PF1_SRIOV_CAP_VER => X"0",
      PF1_SRIOV_FIRST_VF_OFFSET => X"0000",
      PF1_SRIOV_FUNC_DEP_LINK => X"0001",
      PF1_SRIOV_SUPPORTED_PAGE_SIZE => X"00000553",
      PF1_SRIOV_VF_DEVICE_ID => X"0000",
      PF1_SUBSYSTEM_ID => X"0007",
      PF1_TPHR_CAP_DEV_SPECIFIC_MODE => "TRUE",
      PF1_TPHR_CAP_ENABLE => "FALSE",
      PF1_TPHR_CAP_INT_VEC_MODE => "FALSE",
      PF1_TPHR_CAP_NEXTPTR => X"000",
      PF1_TPHR_CAP_ST_MODE_SEL => B"000",
      PF1_TPHR_CAP_ST_TABLE_LOC => B"00",
      PF1_TPHR_CAP_ST_TABLE_SIZE => B"000" & X"00",
      PF1_TPHR_CAP_VER => X"1",
      PF2_AER_CAP_ECRC_CHECK_CAPABLE => "FALSE",
      PF2_AER_CAP_ECRC_GEN_CAPABLE => "FALSE",
      PF2_AER_CAP_NEXTPTR => X"000",
      PF2_ARI_CAP_NEXTPTR => X"000",
      PF2_ARI_CAP_NEXT_FUNC => X"00",
      PF2_BAR0_APERTURE_SIZE => B"00" & X"3",
      PF2_BAR0_CONTROL => B"100",
      PF2_BAR1_APERTURE_SIZE => B"00" & X"0",
      PF2_BAR1_CONTROL => B"000",
      PF2_BAR2_APERTURE_SIZE => B"0" & X"3",
      PF2_BAR2_CONTROL => B"100",
      PF2_BAR3_APERTURE_SIZE => B"0" & X"3",
      PF2_BAR3_CONTROL => B"000",
      PF2_BAR4_APERTURE_SIZE => B"0" & X"3",
      PF2_BAR4_CONTROL => B"100",
      PF2_BAR5_APERTURE_SIZE => B"0" & X"3",
      PF2_BAR5_CONTROL => B"000",
      PF2_BIST_REGISTER => X"00",
      PF2_CAPABILITY_POINTER => X"50",
      PF2_CLASS_CODE => X"000000",
      PF2_DEVICE_ID => X"0000",
      PF2_DEV_CAP_MAX_PAYLOAD_SIZE => B"011",
      PF2_DPA_CAP_NEXTPTR => X"000",
      PF2_DPA_CAP_SUB_STATE_CONTROL => B"0" & X"0",
      PF2_DPA_CAP_SUB_STATE_CONTROL_EN => "TRUE",
      PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 => X"00",
      PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 => X"00",
      PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 => X"00",
      PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 => X"00",
      PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 => X"00",
      PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 => X"00",
      PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 => X"00",
      PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 => X"00",
      PF2_DPA_CAP_VER => X"1",
      PF2_DSN_CAP_NEXTPTR => X"10C",
      PF2_EXPANSION_ROM_APERTURE_SIZE => B"0" & X"3",
      PF2_EXPANSION_ROM_ENABLE => "FALSE",
      PF2_INTERRUPT_LINE => X"00",
      PF2_INTERRUPT_PIN => B"001",
      PF2_MSIX_CAP_NEXTPTR => X"00",
      PF2_MSIX_CAP_PBA_BIR => 0,
      PF2_MSIX_CAP_PBA_OFFSET => B"0" & X"000000A",
      PF2_MSIX_CAP_TABLE_BIR => 0,
      PF2_MSIX_CAP_TABLE_OFFSET => B"0" & X"0000008",
      PF2_MSIX_CAP_TABLE_SIZE => B"000" & X"00",
      PF2_MSI_CAP_MULTIMSGCAP => 0,
      PF2_MSI_CAP_NEXTPTR => X"00",
      PF2_MSI_CAP_PERVECMASKCAP => "FALSE",
      PF2_PB_CAP_DATA_REG_D0 => X"00000000",
      PF2_PB_CAP_DATA_REG_D0_SUSTAINED => X"00000000",
      PF2_PB_CAP_DATA_REG_D1 => X"00000000",
      PF2_PB_CAP_DATA_REG_D3HOT => X"00000000",
      PF2_PB_CAP_NEXTPTR => X"000",
      PF2_PB_CAP_SYSTEM_ALLOCATED => "FALSE",
      PF2_PB_CAP_VER => X"1",
      PF2_PM_CAP_ID => X"01",
      PF2_PM_CAP_NEXTPTR => X"00",
      PF2_PM_CAP_VER_ID => B"011",
      PF2_RBAR_CAP_ENABLE => "FALSE",
      PF2_RBAR_CAP_NEXTPTR => X"000",
      PF2_RBAR_CAP_SIZE0 => X"00000",
      PF2_RBAR_CAP_SIZE1 => X"00000",
      PF2_RBAR_CAP_SIZE2 => X"00000",
      PF2_RBAR_CAP_VER => X"1",
      PF2_RBAR_CONTROL_INDEX0 => B"000",
      PF2_RBAR_CONTROL_INDEX1 => B"000",
      PF2_RBAR_CONTROL_INDEX2 => B"000",
      PF2_RBAR_CONTROL_SIZE0 => B"0" & X"0",
      PF2_RBAR_CONTROL_SIZE1 => B"0" & X"0",
      PF2_RBAR_CONTROL_SIZE2 => B"0" & X"0",
      PF2_RBAR_NUM => B"001",
      PF2_REVISION_ID => X"00",
      PF2_SRIOV_BAR0_APERTURE_SIZE => B"0" & X"3",
      PF2_SRIOV_BAR0_CONTROL => B"100",
      PF2_SRIOV_BAR1_APERTURE_SIZE => B"0" & X"0",
      PF2_SRIOV_BAR1_CONTROL => B"000",
      PF2_SRIOV_BAR2_APERTURE_SIZE => B"0" & X"3",
      PF2_SRIOV_BAR2_CONTROL => B"100",
      PF2_SRIOV_BAR3_APERTURE_SIZE => B"0" & X"3",
      PF2_SRIOV_BAR3_CONTROL => B"000",
      PF2_SRIOV_BAR4_APERTURE_SIZE => B"0" & X"3",
      PF2_SRIOV_BAR4_CONTROL => B"100",
      PF2_SRIOV_BAR5_APERTURE_SIZE => B"0" & X"3",
      PF2_SRIOV_BAR5_CONTROL => B"000",
      PF2_SRIOV_CAP_INITIAL_VF => X"0000",
      PF2_SRIOV_CAP_NEXTPTR => X"000",
      PF2_SRIOV_CAP_TOTAL_VF => X"0000",
      PF2_SRIOV_CAP_VER => X"1",
      PF2_SRIOV_FIRST_VF_OFFSET => X"0000",
      PF2_SRIOV_FUNC_DEP_LINK => X"0000",
      PF2_SRIOV_SUPPORTED_PAGE_SIZE => X"00000000",
      PF2_SRIOV_VF_DEVICE_ID => X"0000",
      PF2_SUBSYSTEM_ID => X"0000",
      PF2_TPHR_CAP_DEV_SPECIFIC_MODE => "TRUE",
      PF2_TPHR_CAP_ENABLE => "FALSE",
      PF2_TPHR_CAP_INT_VEC_MODE => "TRUE",
      PF2_TPHR_CAP_NEXTPTR => X"000",
      PF2_TPHR_CAP_ST_MODE_SEL => B"000",
      PF2_TPHR_CAP_ST_TABLE_LOC => B"00",
      PF2_TPHR_CAP_ST_TABLE_SIZE => B"000" & X"00",
      PF2_TPHR_CAP_VER => X"1",
      PF3_AER_CAP_ECRC_CHECK_CAPABLE => "FALSE",
      PF3_AER_CAP_ECRC_GEN_CAPABLE => "FALSE",
      PF3_AER_CAP_NEXTPTR => X"000",
      PF3_ARI_CAP_NEXTPTR => X"000",
      PF3_ARI_CAP_NEXT_FUNC => X"00",
      PF3_BAR0_APERTURE_SIZE => B"00" & X"3",
      PF3_BAR0_CONTROL => B"100",
      PF3_BAR1_APERTURE_SIZE => B"00" & X"0",
      PF3_BAR1_CONTROL => B"000",
      PF3_BAR2_APERTURE_SIZE => B"0" & X"3",
      PF3_BAR2_CONTROL => B"100",
      PF3_BAR3_APERTURE_SIZE => B"0" & X"3",
      PF3_BAR3_CONTROL => B"000",
      PF3_BAR4_APERTURE_SIZE => B"0" & X"3",
      PF3_BAR4_CONTROL => B"100",
      PF3_BAR5_APERTURE_SIZE => B"0" & X"3",
      PF3_BAR5_CONTROL => B"000",
      PF3_BIST_REGISTER => X"00",
      PF3_CAPABILITY_POINTER => X"50",
      PF3_CLASS_CODE => X"000000",
      PF3_DEVICE_ID => X"0000",
      PF3_DEV_CAP_MAX_PAYLOAD_SIZE => B"011",
      PF3_DPA_CAP_NEXTPTR => X"000",
      PF3_DPA_CAP_SUB_STATE_CONTROL => B"0" & X"0",
      PF3_DPA_CAP_SUB_STATE_CONTROL_EN => "TRUE",
      PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 => X"00",
      PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 => X"00",
      PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 => X"00",
      PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 => X"00",
      PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 => X"00",
      PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 => X"00",
      PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 => X"00",
      PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 => X"00",
      PF3_DPA_CAP_VER => X"1",
      PF3_DSN_CAP_NEXTPTR => X"10C",
      PF3_EXPANSION_ROM_APERTURE_SIZE => B"0" & X"3",
      PF3_EXPANSION_ROM_ENABLE => "FALSE",
      PF3_INTERRUPT_LINE => X"00",
      PF3_INTERRUPT_PIN => B"001",
      PF3_MSIX_CAP_NEXTPTR => X"00",
      PF3_MSIX_CAP_PBA_BIR => 0,
      PF3_MSIX_CAP_PBA_OFFSET => B"0" & X"000000A",
      PF3_MSIX_CAP_TABLE_BIR => 0,
      PF3_MSIX_CAP_TABLE_OFFSET => B"0" & X"0000008",
      PF3_MSIX_CAP_TABLE_SIZE => B"000" & X"00",
      PF3_MSI_CAP_MULTIMSGCAP => 0,
      PF3_MSI_CAP_NEXTPTR => X"00",
      PF3_MSI_CAP_PERVECMASKCAP => "FALSE",
      PF3_PB_CAP_DATA_REG_D0 => X"00000000",
      PF3_PB_CAP_DATA_REG_D0_SUSTAINED => X"00000000",
      PF3_PB_CAP_DATA_REG_D1 => X"00000000",
      PF3_PB_CAP_DATA_REG_D3HOT => X"00000000",
      PF3_PB_CAP_NEXTPTR => X"000",
      PF3_PB_CAP_SYSTEM_ALLOCATED => "FALSE",
      PF3_PB_CAP_VER => X"1",
      PF3_PM_CAP_ID => X"01",
      PF3_PM_CAP_NEXTPTR => X"00",
      PF3_PM_CAP_VER_ID => B"011",
      PF3_RBAR_CAP_ENABLE => "FALSE",
      PF3_RBAR_CAP_NEXTPTR => X"000",
      PF3_RBAR_CAP_SIZE0 => X"00000",
      PF3_RBAR_CAP_SIZE1 => X"00000",
      PF3_RBAR_CAP_SIZE2 => X"00000",
      PF3_RBAR_CAP_VER => X"1",
      PF3_RBAR_CONTROL_INDEX0 => B"000",
      PF3_RBAR_CONTROL_INDEX1 => B"000",
      PF3_RBAR_CONTROL_INDEX2 => B"000",
      PF3_RBAR_CONTROL_SIZE0 => B"0" & X"0",
      PF3_RBAR_CONTROL_SIZE1 => B"0" & X"0",
      PF3_RBAR_CONTROL_SIZE2 => B"0" & X"0",
      PF3_RBAR_NUM => B"001",
      PF3_REVISION_ID => X"00",
      PF3_SRIOV_BAR0_APERTURE_SIZE => B"0" & X"3",
      PF3_SRIOV_BAR0_CONTROL => B"100",
      PF3_SRIOV_BAR1_APERTURE_SIZE => B"0" & X"0",
      PF3_SRIOV_BAR1_CONTROL => B"000",
      PF3_SRIOV_BAR2_APERTURE_SIZE => B"0" & X"3",
      PF3_SRIOV_BAR2_CONTROL => B"100",
      PF3_SRIOV_BAR3_APERTURE_SIZE => B"0" & X"3",
      PF3_SRIOV_BAR3_CONTROL => B"000",
      PF3_SRIOV_BAR4_APERTURE_SIZE => B"0" & X"3",
      PF3_SRIOV_BAR4_CONTROL => B"100",
      PF3_SRIOV_BAR5_APERTURE_SIZE => B"0" & X"3",
      PF3_SRIOV_BAR5_CONTROL => B"000",
      PF3_SRIOV_CAP_INITIAL_VF => X"0000",
      PF3_SRIOV_CAP_NEXTPTR => X"000",
      PF3_SRIOV_CAP_TOTAL_VF => X"0000",
      PF3_SRIOV_CAP_VER => X"1",
      PF3_SRIOV_FIRST_VF_OFFSET => X"0000",
      PF3_SRIOV_FUNC_DEP_LINK => X"0000",
      PF3_SRIOV_SUPPORTED_PAGE_SIZE => X"00000000",
      PF3_SRIOV_VF_DEVICE_ID => X"0000",
      PF3_SUBSYSTEM_ID => X"0000",
      PF3_TPHR_CAP_DEV_SPECIFIC_MODE => "TRUE",
      PF3_TPHR_CAP_ENABLE => "FALSE",
      PF3_TPHR_CAP_INT_VEC_MODE => "TRUE",
      PF3_TPHR_CAP_NEXTPTR => X"000",
      PF3_TPHR_CAP_ST_MODE_SEL => B"000",
      PF3_TPHR_CAP_ST_TABLE_LOC => B"00",
      PF3_TPHR_CAP_ST_TABLE_SIZE => B"000" & X"00",
      PF3_TPHR_CAP_VER => X"1",
      PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3 => "FALSE",
      PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2 => "FALSE",
      PL_DISABLE_EI_INFER_IN_L0 => "FALSE",
      PL_DISABLE_GEN3_DC_BALANCE => "FALSE",
      PL_DISABLE_GEN3_LFSR_UPDATE_ON_SKP => "TRUE",
      PL_DISABLE_RETRAIN_ON_FRAMING_ERROR => "FALSE",
      PL_DISABLE_SCRAMBLING => "FALSE",
      PL_DISABLE_SYNC_HEADER_FRAMING_ERROR => "FALSE",
      PL_DISABLE_UPCONFIG_CAPABLE => "FALSE",
      PL_EQ_ADAPT_DISABLE_COEFF_CHECK => "FALSE",
      PL_EQ_ADAPT_DISABLE_PRESET_CHECK => "FALSE",
      PL_EQ_ADAPT_ITER_COUNT => B"0" & X"2",
      PL_EQ_ADAPT_REJECT_RETRY_COUNT => B"01",
      PL_EQ_BYPASS_PHASE23 => "FALSE",
      PL_EQ_DEFAULT_GEN3_RX_PRESET_HINT => B"011",
      PL_EQ_DEFAULT_GEN3_TX_PRESET => X"4",
      PL_EQ_PHASE01_RX_ADAPT => "FALSE",
      PL_EQ_SHORT_ADAPT_PHASE => "FALSE",
      PL_LANE0_EQ_CONTROL => X"3400",
      PL_LANE1_EQ_CONTROL => X"3400",
      PL_LANE2_EQ_CONTROL => X"3400",
      PL_LANE3_EQ_CONTROL => X"3400",
      PL_LANE4_EQ_CONTROL => X"3400",
      PL_LANE5_EQ_CONTROL => X"3400",
      PL_LANE6_EQ_CONTROL => X"3400",
      PL_LANE7_EQ_CONTROL => X"3400",
      PL_LINK_CAP_MAX_LINK_SPEED => B"100",
      PL_LINK_CAP_MAX_LINK_WIDTH => X"8",
      PL_N_FTS_COMCLK_GEN1 => 255,
      PL_N_FTS_COMCLK_GEN2 => 255,
      PL_N_FTS_COMCLK_GEN3 => 255,
      PL_N_FTS_GEN1 => 255,
      PL_N_FTS_GEN2 => 255,
      PL_N_FTS_GEN3 => 255,
      PL_REPORT_ALL_PHY_ERRORS => "TRUE",
      PL_SIM_FAST_LINK_TRAINING => "TRUE",
      PL_UPSTREAM_FACING => "TRUE",
      PM_ASPML0S_TIMEOUT => X"05DC",
      PM_ASPML1_ENTRY_DELAY => X"01D4C",
      PM_ENABLE_L23_ENTRY => "FALSE",
      PM_ENABLE_SLOT_POWER_CAPTURE => "TRUE",
      PM_L1_REENTRY_DELAY => X"000061A8",
      PM_PME_SERVICE_TIMEOUT_DELAY => X"186A0",
      PM_PME_TURNOFF_ACK_DELAY => X"0064",
      SIM_JTAG_IDCODE => X"00000000",
      SIM_VERSION => "1.0",
      SPARE_BIT0 => 0,
      SPARE_BIT1 => 0,
      SPARE_BIT2 => 0,
      SPARE_BIT3 => 0,
      SPARE_BIT4 => 0,
      SPARE_BIT5 => 0,
      SPARE_BIT6 => 0,
      SPARE_BIT7 => 0,
      SPARE_BIT8 => 0,
      SPARE_BYTE0 => X"00",
      SPARE_BYTE1 => X"00",
      SPARE_BYTE2 => X"00",
      SPARE_BYTE3 => X"00",
      SPARE_WORD0 => X"00000000",
      SPARE_WORD1 => X"00000000",
      SPARE_WORD2 => X"00000000",
      SPARE_WORD3 => X"00000000",
      SRIOV_CAP_ENABLE => "FALSE",
      TL_COMPLETION_RAM_SIZE_16K => "TRUE",
      TL_COMPL_TIMEOUT_REG0 => X"BEBC20",
      TL_COMPL_TIMEOUT_REG1 => X"2FAF080",
      TL_CREDITS_CD => X"000",
      TL_CREDITS_CH => X"00",
      TL_CREDITS_NPD => X"028",
      TL_CREDITS_NPH => X"20",
      TL_CREDITS_PD => X"198",
      TL_CREDITS_PH => X"20",
      TL_ENABLE_MESSAGE_RID_CHECK_ENABLE => "TRUE",
      TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE => "FALSE",
      TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE => "FALSE",
      TL_LEGACY_MODE_ENABLE => "FALSE",
      TL_PF_ENABLE_REG => B"00",
      TL_TX_MUX_STRICT_PRIORITY => "TRUE",
      TWO_LAYER_MODE_DLCMSM_ENABLE => "TRUE",
      TWO_LAYER_MODE_ENABLE => "FALSE",
      TWO_LAYER_MODE_WIDTH_256 => "TRUE",
      VF0_ARI_CAP_NEXTPTR => X"000",
      VF0_CAPABILITY_POINTER => X"80",
      VF0_MSIX_CAP_PBA_BIR => 0,
      VF0_MSIX_CAP_PBA_OFFSET => B"0" & X"0000000",
      VF0_MSIX_CAP_TABLE_BIR => 0,
      VF0_MSIX_CAP_TABLE_OFFSET => B"0" & X"0000000",
      VF0_MSIX_CAP_TABLE_SIZE => B"000" & X"00",
      VF0_MSI_CAP_MULTIMSGCAP => 0,
      VF0_PM_CAP_ID => X"01",
      VF0_PM_CAP_NEXTPTR => X"00",
      VF0_PM_CAP_VER_ID => B"011",
      VF0_TPHR_CAP_DEV_SPECIFIC_MODE => "TRUE",
      VF0_TPHR_CAP_ENABLE => "FALSE",
      VF0_TPHR_CAP_INT_VEC_MODE => "FALSE",
      VF0_TPHR_CAP_NEXTPTR => X"000",
      VF0_TPHR_CAP_ST_MODE_SEL => B"000",
      VF0_TPHR_CAP_ST_TABLE_LOC => B"00",
      VF0_TPHR_CAP_ST_TABLE_SIZE => B"000" & X"00",
      VF0_TPHR_CAP_VER => X"1",
      VF1_ARI_CAP_NEXTPTR => X"000",
      VF1_MSIX_CAP_PBA_BIR => 0,
      VF1_MSIX_CAP_PBA_OFFSET => B"0" & X"0000000",
      VF1_MSIX_CAP_TABLE_BIR => 0,
      VF1_MSIX_CAP_TABLE_OFFSET => B"0" & X"0000000",
      VF1_MSIX_CAP_TABLE_SIZE => B"000" & X"00",
      VF1_MSI_CAP_MULTIMSGCAP => 0,
      VF1_PM_CAP_ID => X"01",
      VF1_PM_CAP_NEXTPTR => X"00",
      VF1_PM_CAP_VER_ID => B"011",
      VF1_TPHR_CAP_DEV_SPECIFIC_MODE => "TRUE",
      VF1_TPHR_CAP_ENABLE => "FALSE",
      VF1_TPHR_CAP_INT_VEC_MODE => "FALSE",
      VF1_TPHR_CAP_NEXTPTR => X"000",
      VF1_TPHR_CAP_ST_MODE_SEL => B"000",
      VF1_TPHR_CAP_ST_TABLE_LOC => B"00",
      VF1_TPHR_CAP_ST_TABLE_SIZE => B"000" & X"00",
      VF1_TPHR_CAP_VER => X"1",
      VF2_ARI_CAP_NEXTPTR => X"000",
      VF2_MSIX_CAP_PBA_BIR => 0,
      VF2_MSIX_CAP_PBA_OFFSET => B"0" & X"0000000",
      VF2_MSIX_CAP_TABLE_BIR => 0,
      VF2_MSIX_CAP_TABLE_OFFSET => B"0" & X"0000000",
      VF2_MSIX_CAP_TABLE_SIZE => B"000" & X"00",
      VF2_MSI_CAP_MULTIMSGCAP => 0,
      VF2_PM_CAP_ID => X"01",
      VF2_PM_CAP_NEXTPTR => X"00",
      VF2_PM_CAP_VER_ID => B"011",
      VF2_TPHR_CAP_DEV_SPECIFIC_MODE => "TRUE",
      VF2_TPHR_CAP_ENABLE => "FALSE",
      VF2_TPHR_CAP_INT_VEC_MODE => "FALSE",
      VF2_TPHR_CAP_NEXTPTR => X"000",
      VF2_TPHR_CAP_ST_MODE_SEL => B"000",
      VF2_TPHR_CAP_ST_TABLE_LOC => B"00",
      VF2_TPHR_CAP_ST_TABLE_SIZE => B"000" & X"00",
      VF2_TPHR_CAP_VER => X"1",
      VF3_ARI_CAP_NEXTPTR => X"000",
      VF3_MSIX_CAP_PBA_BIR => 0,
      VF3_MSIX_CAP_PBA_OFFSET => B"0" & X"0000000",
      VF3_MSIX_CAP_TABLE_BIR => 0,
      VF3_MSIX_CAP_TABLE_OFFSET => B"0" & X"0000000",
      VF3_MSIX_CAP_TABLE_SIZE => B"000" & X"00",
      VF3_MSI_CAP_MULTIMSGCAP => 0,
      VF3_PM_CAP_ID => X"01",
      VF3_PM_CAP_NEXTPTR => X"00",
      VF3_PM_CAP_VER_ID => B"011",
      VF3_TPHR_CAP_DEV_SPECIFIC_MODE => "TRUE",
      VF3_TPHR_CAP_ENABLE => "FALSE",
      VF3_TPHR_CAP_INT_VEC_MODE => "FALSE",
      VF3_TPHR_CAP_NEXTPTR => X"000",
      VF3_TPHR_CAP_ST_MODE_SEL => B"000",
      VF3_TPHR_CAP_ST_TABLE_LOC => B"00",
      VF3_TPHR_CAP_ST_TABLE_SIZE => B"000" & X"00",
      VF3_TPHR_CAP_VER => X"1",
      VF4_ARI_CAP_NEXTPTR => X"000",
      VF4_MSIX_CAP_PBA_BIR => 0,
      VF4_MSIX_CAP_PBA_OFFSET => B"0" & X"0000000",
      VF4_MSIX_CAP_TABLE_BIR => 0,
      VF4_MSIX_CAP_TABLE_OFFSET => B"0" & X"0000000",
      VF4_MSIX_CAP_TABLE_SIZE => B"000" & X"00",
      VF4_MSI_CAP_MULTIMSGCAP => 0,
      VF4_PM_CAP_ID => X"01",
      VF4_PM_CAP_NEXTPTR => X"00",
      VF4_PM_CAP_VER_ID => B"011",
      VF4_TPHR_CAP_DEV_SPECIFIC_MODE => "TRUE",
      VF4_TPHR_CAP_ENABLE => "FALSE",
      VF4_TPHR_CAP_INT_VEC_MODE => "FALSE",
      VF4_TPHR_CAP_NEXTPTR => X"000",
      VF4_TPHR_CAP_ST_MODE_SEL => B"000",
      VF4_TPHR_CAP_ST_TABLE_LOC => B"00",
      VF4_TPHR_CAP_ST_TABLE_SIZE => B"000" & X"00",
      VF4_TPHR_CAP_VER => X"1",
      VF5_ARI_CAP_NEXTPTR => X"000",
      VF5_MSIX_CAP_PBA_BIR => 0,
      VF5_MSIX_CAP_PBA_OFFSET => B"0" & X"0000000",
      VF5_MSIX_CAP_TABLE_BIR => 0,
      VF5_MSIX_CAP_TABLE_OFFSET => B"0" & X"0000000",
      VF5_MSIX_CAP_TABLE_SIZE => B"000" & X"00",
      VF5_MSI_CAP_MULTIMSGCAP => 0,
      VF5_PM_CAP_ID => X"01",
      VF5_PM_CAP_NEXTPTR => X"00",
      VF5_PM_CAP_VER_ID => B"011",
      VF5_TPHR_CAP_DEV_SPECIFIC_MODE => "TRUE",
      VF5_TPHR_CAP_ENABLE => "FALSE",
      VF5_TPHR_CAP_INT_VEC_MODE => "FALSE",
      VF5_TPHR_CAP_NEXTPTR => X"000",
      VF5_TPHR_CAP_ST_MODE_SEL => B"000",
      VF5_TPHR_CAP_ST_TABLE_LOC => B"00",
      VF5_TPHR_CAP_ST_TABLE_SIZE => B"000" & X"00",
      VF5_TPHR_CAP_VER => X"1",
      VF6_ARI_CAP_NEXTPTR => X"000",
      VF6_MSIX_CAP_PBA_BIR => 0,
      VF6_MSIX_CAP_PBA_OFFSET => B"0" & X"000000A",
      VF6_MSIX_CAP_TABLE_BIR => 0,
      VF6_MSIX_CAP_TABLE_OFFSET => B"0" & X"0000008",
      VF6_MSIX_CAP_TABLE_SIZE => B"000" & X"00",
      VF6_MSI_CAP_MULTIMSGCAP => 0,
      VF6_PM_CAP_ID => X"01",
      VF6_PM_CAP_NEXTPTR => X"00",
      VF6_PM_CAP_VER_ID => B"011",
      VF6_TPHR_CAP_DEV_SPECIFIC_MODE => "TRUE",
      VF6_TPHR_CAP_ENABLE => "FALSE",
      VF6_TPHR_CAP_INT_VEC_MODE => "TRUE",
      VF6_TPHR_CAP_NEXTPTR => X"000",
      VF6_TPHR_CAP_ST_MODE_SEL => B"000",
      VF6_TPHR_CAP_ST_TABLE_LOC => B"00",
      VF6_TPHR_CAP_ST_TABLE_SIZE => B"000" & X"00",
      VF6_TPHR_CAP_VER => X"1",
      VF7_ARI_CAP_NEXTPTR => X"000",
      VF7_MSIX_CAP_PBA_BIR => 0,
      VF7_MSIX_CAP_PBA_OFFSET => B"0" & X"000000A",
      VF7_MSIX_CAP_TABLE_BIR => 0,
      VF7_MSIX_CAP_TABLE_OFFSET => B"0" & X"0000008",
      VF7_MSIX_CAP_TABLE_SIZE => B"000" & X"00",
      VF7_MSI_CAP_MULTIMSGCAP => 0,
      VF7_PM_CAP_ID => X"01",
      VF7_PM_CAP_NEXTPTR => X"00",
      VF7_PM_CAP_VER_ID => B"011",
      VF7_TPHR_CAP_DEV_SPECIFIC_MODE => "TRUE",
      VF7_TPHR_CAP_ENABLE => "FALSE",
      VF7_TPHR_CAP_INT_VEC_MODE => "TRUE",
      VF7_TPHR_CAP_NEXTPTR => X"000",
      VF7_TPHR_CAP_ST_MODE_SEL => B"000",
      VF7_TPHR_CAP_ST_TABLE_LOC => B"00",
      VF7_TPHR_CAP_ST_TABLE_SIZE => B"000" & X"00",
      VF7_TPHR_CAP_VER => X"1"
    )
        port map (
      CFGCONFIGSPACEENABLE => cfg_config_space_enable,
      CFGCURRENTSPEED(2 downto 0) => cfg_current_speed(2 downto 0),
      CFGDEVID(15 downto 0) => B"0111000000111000",
      CFGDPASUBSTATECHANGE(3 downto 0) => cfg_dpa_substate_change(3 downto 0),
      CFGDSBUSNUMBER(7 downto 0) => cfg_ds_bus_number(7 downto 0),
      CFGDSDEVICENUMBER(4 downto 0) => cfg_ds_device_number(4 downto 0),
      CFGDSFUNCTIONNUMBER(2 downto 0) => cfg_ds_function_number(2 downto 0),
      CFGDSN(63 downto 0) => cfg_dsn(63 downto 0),
      CFGDSPORTNUMBER(7 downto 0) => cfg_ds_port_number(7 downto 0),
      CFGERRCORIN => cfg_err_cor_in,
      CFGERRCOROUT => cfg_err_cor_out,
      CFGERRFATALOUT => cfg_err_fatal_out,
      CFGERRNONFATALOUT => cfg_err_nonfatal_out,
      CFGERRUNCORIN => cfg_err_uncor_in,
      CFGEXTFUNCTIONNUMBER(7 downto 0) => cfg_ext_function_number(7 downto 0),
      CFGEXTREADDATA(31 downto 0) => cfg_ext_read_data(31 downto 0),
      CFGEXTREADDATAVALID => cfg_ext_read_data_valid_int,
      CFGEXTREADRECEIVED => \^cfgextreadreceived\,
      CFGEXTREGISTERNUMBER(9 downto 0) => \^cfg_ext_register_number\(9 downto 0),
      CFGEXTWRITEBYTEENABLE(3 downto 0) => cfg_ext_write_byte_enable(3 downto 0),
      CFGEXTWRITEDATA(31 downto 0) => cfg_ext_write_data(31 downto 0),
      CFGEXTWRITERECEIVED => cfg_ext_write_received,
      CFGFCCPLD(11 downto 0) => cfg_fc_cpld(11 downto 0),
      CFGFCCPLH(7 downto 0) => cfg_fc_cplh(7 downto 0),
      CFGFCNPD(11 downto 0) => cfg_fc_npd(11 downto 0),
      CFGFCNPH(7 downto 0) => cfg_fc_nph(7 downto 0),
      CFGFCPD(11 downto 0) => cfg_fc_pd(11 downto 0),
      CFGFCPH(7 downto 0) => cfg_fc_ph(7 downto 0),
      CFGFCSEL(2 downto 0) => cfg_fc_sel(2 downto 0),
      CFGFLRDONE(3 downto 0) => cfg_flr_done(3 downto 0),
      CFGFLRINPROCESS(3 downto 0) => cfg_flr_in_process(3 downto 0),
      CFGFUNCTIONPOWERSTATE(11 downto 0) => cfg_function_power_state(11 downto 0),
      CFGFUNCTIONSTATUS(15 downto 0) => cfg_function_status(15 downto 0),
      CFGHOTRESETIN => cfg_hot_reset_in,
      CFGHOTRESETOUT => \^cfg_hot_reset_out\,
      CFGINTERRUPTINT(3 downto 0) => cfg_interrupt_int(3 downto 0),
      CFGINTERRUPTMSIATTR(2 downto 0) => cfg_interrupt_msi_attr(2 downto 0),
      CFGINTERRUPTMSIDATA(31 downto 0) => cfg_interrupt_msi_data(31 downto 0),
      CFGINTERRUPTMSIENABLE(3 downto 0) => cfg_interrupt_msi_enable(3 downto 0),
      CFGINTERRUPTMSIFAIL => cfg_interrupt_msi_fail,
      CFGINTERRUPTMSIFUNCTIONNUMBER(3 downto 0) => cfg_interrupt_msi_function_number(3 downto 0),
      CFGINTERRUPTMSIINT(31 downto 0) => cfg_interrupt_msi_int(31 downto 0),
      CFGINTERRUPTMSIMASKUPDATE => cfg_interrupt_msi_mask_update,
      CFGINTERRUPTMSIMMENABLE(11 downto 0) => cfg_interrupt_msi_mmenable(11 downto 0),
      CFGINTERRUPTMSIPENDINGSTATUS(31 downto 0) => cfg_interrupt_msi_pending_status(31 downto 0),
      CFGINTERRUPTMSIPENDINGSTATUSDATAENABLE => cfg_interrupt_msi_pending_status_data_enable,
      CFGINTERRUPTMSIPENDINGSTATUSFUNCTIONNUM(3 downto 0) => cfg_interrupt_msi_pending_status_function_num(3 downto 0),
      CFGINTERRUPTMSISELECT(3 downto 0) => cfg_interrupt_msi_select(3 downto 0),
      CFGINTERRUPTMSISENT => cfg_interrupt_msi_sent,
      CFGINTERRUPTMSITPHPRESENT => cfg_interrupt_msi_tph_present,
      CFGINTERRUPTMSITPHSTTAG(8 downto 0) => cfg_interrupt_msi_tph_st_tag(8 downto 0),
      CFGINTERRUPTMSITPHTYPE(1 downto 0) => cfg_interrupt_msi_tph_type(1 downto 0),
      CFGINTERRUPTMSIVFENABLE(7 downto 0) => cfg_interrupt_msi_vf_enable(7 downto 0),
      CFGINTERRUPTMSIXADDRESS(63 downto 0) => cfg_interrupt_msix_address(63 downto 0),
      CFGINTERRUPTMSIXDATA(31 downto 0) => cfg_interrupt_msix_data(31 downto 0),
      CFGINTERRUPTMSIXENABLE(3 downto 0) => cfg_interrupt_msix_enable(3 downto 0),
      CFGINTERRUPTMSIXFAIL => cfg_interrupt_msix_fail,
      CFGINTERRUPTMSIXINT => cfg_interrupt_msix_int,
      CFGINTERRUPTMSIXMASK(3 downto 0) => cfg_interrupt_msix_mask(3 downto 0),
      CFGINTERRUPTMSIXSENT => cfg_interrupt_msix_sent,
      CFGINTERRUPTMSIXVFENABLE(7 downto 0) => cfg_interrupt_msix_vf_enable(7 downto 0),
      CFGINTERRUPTMSIXVFMASK(7 downto 0) => cfg_interrupt_msix_vf_mask(7 downto 0),
      CFGINTERRUPTPENDING(3 downto 0) => cfg_interrupt_pending(3 downto 0),
      CFGINTERRUPTSENT => cfg_interrupt_sent,
      CFGLINKPOWERSTATE(1 downto 0) => cfg_link_power_state(1 downto 0),
      CFGLINKTRAININGENABLE => cfg_link_training_enable,
      CFGLOCALERROR => cfg_local_error,
      CFGLTRENABLE => cfg_ltr_enable,
      CFGLTSSMSTATE(5 downto 0) => cfg_ltssm_state(5 downto 0),
      CFGMAXPAYLOAD(2 downto 0) => cfg_max_payload(2 downto 0),
      CFGMAXREADREQ(2 downto 0) => cfg_max_read_req(2 downto 0),
      CFGMGMTADDR(18 downto 0) => cfg_mgmt_addr(18 downto 0),
      CFGMGMTBYTEENABLE(3 downto 0) => cfg_mgmt_byte_enable(3 downto 0),
      CFGMGMTREAD => cfg_mgmt_read,
      CFGMGMTREADDATA(31 downto 0) => cfg_mgmt_read_data(31 downto 0),
      CFGMGMTREADWRITEDONE => cfg_mgmt_read_write_done,
      CFGMGMTTYPE1CFGREGACCESS => cfg_mgmt_type1_cfg_reg_access,
      CFGMGMTWRITE => cfg_mgmt_write,
      CFGMGMTWRITEDATA(31 downto 0) => cfg_mgmt_write_data(31 downto 0),
      CFGMSGRECEIVED => cfg_msg_received,
      CFGMSGRECEIVEDDATA(7 downto 0) => cfg_msg_received_data(7 downto 0),
      CFGMSGRECEIVEDTYPE(4 downto 0) => cfg_msg_received_type(4 downto 0),
      CFGMSGTRANSMIT => cfg_msg_transmit,
      CFGMSGTRANSMITDATA(31 downto 0) => cfg_msg_transmit_data(31 downto 0),
      CFGMSGTRANSMITDONE => cfg_msg_transmit_done,
      CFGMSGTRANSMITTYPE(2 downto 0) => cfg_msg_transmit_type(2 downto 0),
      CFGNEGOTIATEDWIDTH(3 downto 0) => cfg_negotiated_width(3 downto 0),
      CFGOBFFENABLE(1 downto 0) => cfg_obff_enable(1 downto 0),
      CFGPERFUNCSTATUSCONTROL(2 downto 0) => cfg_per_func_status_control(2 downto 0),
      CFGPERFUNCSTATUSDATA(15 downto 0) => cfg_per_func_status_data(15 downto 0),
      CFGPERFUNCTIONNUMBER(3 downto 0) => cfg_per_function_number(3 downto 0),
      CFGPERFUNCTIONOUTPUTREQUEST => cfg_per_function_output_request,
      CFGPERFUNCTIONUPDATEDONE => cfg_per_function_update_done,
      CFGPHYLINKDOWN => \^cfg_phy_link_down\,
      CFGPHYLINKSTATUS(1 downto 0) => \^cfg_phy_link_status\(1 downto 0),
      CFGPLSTATUSCHANGE => cfg_pl_status_change,
      CFGPOWERSTATECHANGEACK => cfg_power_state_change_ack,
      CFGPOWERSTATECHANGEINTERRUPT => cfg_power_state_change_interrupt,
      CFGRCBSTATUS(3 downto 0) => cfg_rcb_status(3 downto 0),
      CFGREQPMTRANSITIONL23READY => cfg_req_pm_transition_l23_ready,
      CFGREVID(7 downto 0) => B"00000000",
      CFGSUBSYSID(15 downto 0) => B"0000000000111000",
      CFGSUBSYSVENDID(15 downto 0) => cfg_subsys_vend_id(15 downto 0),
      CFGTPHFUNCTIONNUM(3 downto 0) => ADDRARDADDR(8 downto 5),
      CFGTPHREQUESTERENABLE(3 downto 0) => cfg_tph_requester_enable(3 downto 0),
      CFGTPHSTMODE(11 downto 0) => cfg_tph_st_mode(11 downto 0),
      CFGTPHSTTADDRESS(4 downto 0) => ADDRARDADDR(4 downto 0),
      CFGTPHSTTREADDATA(31 downto 0) => CFGTPHSTTREADDATA(31 downto 0),
      CFGTPHSTTREADDATAVALID => CFGTPHSTTREADDATAVALID,
      CFGTPHSTTREADENABLE => CFGTPHSTTREADENABLE,
      CFGTPHSTTWRITEBYTEVALID(3 downto 0) => CFGTPHSTTWRITEBYTEVALID(3 downto 0),
      CFGTPHSTTWRITEDATA(31 downto 0) => CFGTPHSTTWRITEDATA(31 downto 0),
      CFGTPHSTTWRITEENABLE => CFGTPHSTTWRITEENABLE,
      CFGVENDID(15 downto 0) => B"0001000011101110",
      CFGVFFLRDONE(7 downto 0) => cfg_vf_flr_done(7 downto 0),
      CFGVFFLRINPROCESS(7 downto 0) => cfg_vf_flr_in_process(7 downto 0),
      CFGVFPOWERSTATE(23 downto 0) => cfg_vf_power_state(23 downto 0),
      CFGVFSTATUS(15 downto 0) => cfg_vf_status(15 downto 0),
      CFGVFTPHREQUESTERENABLE(7 downto 0) => cfg_vf_tph_requester_enable(7 downto 0),
      CFGVFTPHSTMODE(23 downto 0) => cfg_vf_tph_st_mode(23 downto 0),
      CONFMCAPDESIGNSWITCH => mcap_design_switch,
      CONFMCAPEOS => PCIE_3_1_inst_n_24,
      CONFMCAPINUSEBYPCIE => cap_req,
      CONFMCAPREQUESTBYCONF => mcap_external_request,
      CONFREQDATA(31 downto 0) => conf_req_data(31 downto 0),
      CONFREQREADY => conf_req_ready,
      CONFREQREGNUM(3 downto 0) => conf_req_reg_num(3 downto 0),
      CONFREQTYPE(1 downto 0) => conf_req_type(1 downto 0),
      CONFREQVALID => conf_req_valid,
      CONFRESPRDATA(31 downto 0) => conf_resp_rdata(31 downto 0),
      CONFRESPVALID => conf_resp_valid,
      CORECLK => CORECLKMIREQUESTRAM,
      CORECLKMICOMPLETIONRAML => CORECLKMIREQUESTRAM,
      CORECLKMICOMPLETIONRAMU => CORECLKMIREQUESTRAM,
      CORECLKMIREPLAYRAM => CORECLKMIREQUESTRAM,
      CORECLKMIREQUESTRAM => CORECLKMIREQUESTRAM,
      DBGCFGLOCALMGMTREGOVERRIDE => '0',
      DBGDATAOUT(15) => PCIE_3_1_inst_n_530,
      DBGDATAOUT(14) => PCIE_3_1_inst_n_531,
      DBGDATAOUT(13) => PCIE_3_1_inst_n_532,
      DBGDATAOUT(12) => PCIE_3_1_inst_n_533,
      DBGDATAOUT(11) => PCIE_3_1_inst_n_534,
      DBGDATAOUT(10) => PCIE_3_1_inst_n_535,
      DBGDATAOUT(9) => PCIE_3_1_inst_n_536,
      DBGDATAOUT(8) => PCIE_3_1_inst_n_537,
      DBGDATAOUT(7) => PCIE_3_1_inst_n_538,
      DBGDATAOUT(6) => PCIE_3_1_inst_n_539,
      DBGDATAOUT(5) => PCIE_3_1_inst_n_540,
      DBGDATAOUT(4) => PCIE_3_1_inst_n_541,
      DBGDATAOUT(3) => PCIE_3_1_inst_n_542,
      DBGDATAOUT(2) => PCIE_3_1_inst_n_543,
      DBGDATAOUT(1) => PCIE_3_1_inst_n_544,
      DBGDATAOUT(0) => PCIE_3_1_inst_n_545,
      DBGDATASEL(3 downto 0) => B"0000",
      DBGMCAPCSB => PCIE_3_1_inst_n_28,
      DBGMCAPDATA(31) => PCIE_3_1_inst_n_1727,
      DBGMCAPDATA(30) => PCIE_3_1_inst_n_1728,
      DBGMCAPDATA(29) => PCIE_3_1_inst_n_1729,
      DBGMCAPDATA(28) => PCIE_3_1_inst_n_1730,
      DBGMCAPDATA(27) => PCIE_3_1_inst_n_1731,
      DBGMCAPDATA(26) => PCIE_3_1_inst_n_1732,
      DBGMCAPDATA(25) => PCIE_3_1_inst_n_1733,
      DBGMCAPDATA(24) => PCIE_3_1_inst_n_1734,
      DBGMCAPDATA(23) => PCIE_3_1_inst_n_1735,
      DBGMCAPDATA(22) => PCIE_3_1_inst_n_1736,
      DBGMCAPDATA(21) => PCIE_3_1_inst_n_1737,
      DBGMCAPDATA(20) => PCIE_3_1_inst_n_1738,
      DBGMCAPDATA(19) => PCIE_3_1_inst_n_1739,
      DBGMCAPDATA(18) => PCIE_3_1_inst_n_1740,
      DBGMCAPDATA(17) => PCIE_3_1_inst_n_1741,
      DBGMCAPDATA(16) => PCIE_3_1_inst_n_1742,
      DBGMCAPDATA(15) => PCIE_3_1_inst_n_1743,
      DBGMCAPDATA(14) => PCIE_3_1_inst_n_1744,
      DBGMCAPDATA(13) => PCIE_3_1_inst_n_1745,
      DBGMCAPDATA(12) => PCIE_3_1_inst_n_1746,
      DBGMCAPDATA(11) => PCIE_3_1_inst_n_1747,
      DBGMCAPDATA(10) => PCIE_3_1_inst_n_1748,
      DBGMCAPDATA(9) => PCIE_3_1_inst_n_1749,
      DBGMCAPDATA(8) => PCIE_3_1_inst_n_1750,
      DBGMCAPDATA(7) => PCIE_3_1_inst_n_1751,
      DBGMCAPDATA(6) => PCIE_3_1_inst_n_1752,
      DBGMCAPDATA(5) => PCIE_3_1_inst_n_1753,
      DBGMCAPDATA(4) => PCIE_3_1_inst_n_1754,
      DBGMCAPDATA(3) => PCIE_3_1_inst_n_1755,
      DBGMCAPDATA(2) => PCIE_3_1_inst_n_1756,
      DBGMCAPDATA(1) => PCIE_3_1_inst_n_1757,
      DBGMCAPDATA(0) => PCIE_3_1_inst_n_1758,
      DBGMCAPEOS => PCIE_3_1_inst_n_29,
      DBGMCAPERROR => PCIE_3_1_inst_n_30,
      DBGMCAPMODE => PCIE_3_1_inst_n_31,
      DBGMCAPRDATAVALID => PCIE_3_1_inst_n_32,
      DBGMCAPRDWRB => PCIE_3_1_inst_n_33,
      DBGMCAPRESET => PCIE_3_1_inst_n_34,
      DBGPLDATABLOCKRECEIVEDAFTEREDS => PCIE_3_1_inst_n_35,
      DBGPLGEN3FRAMINGERRORDETECTED => PCIE_3_1_inst_n_36,
      DBGPLGEN3SYNCHEADERERRORDETECTED => PCIE_3_1_inst_n_37,
      DBGPLINFERREDRXELECTRICALIDLE(7) => PCIE_3_1_inst_n_2622,
      DBGPLINFERREDRXELECTRICALIDLE(6) => PCIE_3_1_inst_n_2623,
      DBGPLINFERREDRXELECTRICALIDLE(5) => PCIE_3_1_inst_n_2624,
      DBGPLINFERREDRXELECTRICALIDLE(4) => PCIE_3_1_inst_n_2625,
      DBGPLINFERREDRXELECTRICALIDLE(3) => PCIE_3_1_inst_n_2626,
      DBGPLINFERREDRXELECTRICALIDLE(2) => PCIE_3_1_inst_n_2627,
      DBGPLINFERREDRXELECTRICALIDLE(1) => PCIE_3_1_inst_n_2628,
      DBGPLINFERREDRXELECTRICALIDLE(0) => PCIE_3_1_inst_n_2629,
      DRPADDR(9 downto 0) => drp_addr(9 downto 0),
      DRPCLK => drp_clk,
      DRPDI(15 downto 0) => drp_di(15 downto 0),
      DRPDO(15 downto 0) => drp_do(15 downto 0),
      DRPEN => drp_en,
      DRPRDY => drp_rdy,
      DRPWE => drp_we,
      LL2LMMASTERTLPSENT0 => PCIE_3_1_inst_n_39,
      LL2LMMASTERTLPSENT1 => PCIE_3_1_inst_n_40,
      LL2LMMASTERTLPSENTTLPID0(3) => PCIE_3_1_inst_n_2091,
      LL2LMMASTERTLPSENTTLPID0(2) => PCIE_3_1_inst_n_2092,
      LL2LMMASTERTLPSENTTLPID0(1) => PCIE_3_1_inst_n_2093,
      LL2LMMASTERTLPSENTTLPID0(0) => PCIE_3_1_inst_n_2094,
      LL2LMMASTERTLPSENTTLPID1(3) => PCIE_3_1_inst_n_2095,
      LL2LMMASTERTLPSENTTLPID1(2) => PCIE_3_1_inst_n_2096,
      LL2LMMASTERTLPSENTTLPID1(1) => PCIE_3_1_inst_n_2097,
      LL2LMMASTERTLPSENTTLPID1(0) => PCIE_3_1_inst_n_2098,
      LL2LMMAXISRXTDATA(255) => PCIE_3_1_inst_n_742,
      LL2LMMAXISRXTDATA(254) => PCIE_3_1_inst_n_743,
      LL2LMMAXISRXTDATA(253) => PCIE_3_1_inst_n_744,
      LL2LMMAXISRXTDATA(252) => PCIE_3_1_inst_n_745,
      LL2LMMAXISRXTDATA(251) => PCIE_3_1_inst_n_746,
      LL2LMMAXISRXTDATA(250) => PCIE_3_1_inst_n_747,
      LL2LMMAXISRXTDATA(249) => PCIE_3_1_inst_n_748,
      LL2LMMAXISRXTDATA(248) => PCIE_3_1_inst_n_749,
      LL2LMMAXISRXTDATA(247) => PCIE_3_1_inst_n_750,
      LL2LMMAXISRXTDATA(246) => PCIE_3_1_inst_n_751,
      LL2LMMAXISRXTDATA(245) => PCIE_3_1_inst_n_752,
      LL2LMMAXISRXTDATA(244) => PCIE_3_1_inst_n_753,
      LL2LMMAXISRXTDATA(243) => PCIE_3_1_inst_n_754,
      LL2LMMAXISRXTDATA(242) => PCIE_3_1_inst_n_755,
      LL2LMMAXISRXTDATA(241) => PCIE_3_1_inst_n_756,
      LL2LMMAXISRXTDATA(240) => PCIE_3_1_inst_n_757,
      LL2LMMAXISRXTDATA(239) => PCIE_3_1_inst_n_758,
      LL2LMMAXISRXTDATA(238) => PCIE_3_1_inst_n_759,
      LL2LMMAXISRXTDATA(237) => PCIE_3_1_inst_n_760,
      LL2LMMAXISRXTDATA(236) => PCIE_3_1_inst_n_761,
      LL2LMMAXISRXTDATA(235) => PCIE_3_1_inst_n_762,
      LL2LMMAXISRXTDATA(234) => PCIE_3_1_inst_n_763,
      LL2LMMAXISRXTDATA(233) => PCIE_3_1_inst_n_764,
      LL2LMMAXISRXTDATA(232) => PCIE_3_1_inst_n_765,
      LL2LMMAXISRXTDATA(231) => PCIE_3_1_inst_n_766,
      LL2LMMAXISRXTDATA(230) => PCIE_3_1_inst_n_767,
      LL2LMMAXISRXTDATA(229) => PCIE_3_1_inst_n_768,
      LL2LMMAXISRXTDATA(228) => PCIE_3_1_inst_n_769,
      LL2LMMAXISRXTDATA(227) => PCIE_3_1_inst_n_770,
      LL2LMMAXISRXTDATA(226) => PCIE_3_1_inst_n_771,
      LL2LMMAXISRXTDATA(225) => PCIE_3_1_inst_n_772,
      LL2LMMAXISRXTDATA(224) => PCIE_3_1_inst_n_773,
      LL2LMMAXISRXTDATA(223) => PCIE_3_1_inst_n_774,
      LL2LMMAXISRXTDATA(222) => PCIE_3_1_inst_n_775,
      LL2LMMAXISRXTDATA(221) => PCIE_3_1_inst_n_776,
      LL2LMMAXISRXTDATA(220) => PCIE_3_1_inst_n_777,
      LL2LMMAXISRXTDATA(219) => PCIE_3_1_inst_n_778,
      LL2LMMAXISRXTDATA(218) => PCIE_3_1_inst_n_779,
      LL2LMMAXISRXTDATA(217) => PCIE_3_1_inst_n_780,
      LL2LMMAXISRXTDATA(216) => PCIE_3_1_inst_n_781,
      LL2LMMAXISRXTDATA(215) => PCIE_3_1_inst_n_782,
      LL2LMMAXISRXTDATA(214) => PCIE_3_1_inst_n_783,
      LL2LMMAXISRXTDATA(213) => PCIE_3_1_inst_n_784,
      LL2LMMAXISRXTDATA(212) => PCIE_3_1_inst_n_785,
      LL2LMMAXISRXTDATA(211) => PCIE_3_1_inst_n_786,
      LL2LMMAXISRXTDATA(210) => PCIE_3_1_inst_n_787,
      LL2LMMAXISRXTDATA(209) => PCIE_3_1_inst_n_788,
      LL2LMMAXISRXTDATA(208) => PCIE_3_1_inst_n_789,
      LL2LMMAXISRXTDATA(207) => PCIE_3_1_inst_n_790,
      LL2LMMAXISRXTDATA(206) => PCIE_3_1_inst_n_791,
      LL2LMMAXISRXTDATA(205) => PCIE_3_1_inst_n_792,
      LL2LMMAXISRXTDATA(204) => PCIE_3_1_inst_n_793,
      LL2LMMAXISRXTDATA(203) => PCIE_3_1_inst_n_794,
      LL2LMMAXISRXTDATA(202) => PCIE_3_1_inst_n_795,
      LL2LMMAXISRXTDATA(201) => PCIE_3_1_inst_n_796,
      LL2LMMAXISRXTDATA(200) => PCIE_3_1_inst_n_797,
      LL2LMMAXISRXTDATA(199) => PCIE_3_1_inst_n_798,
      LL2LMMAXISRXTDATA(198) => PCIE_3_1_inst_n_799,
      LL2LMMAXISRXTDATA(197) => PCIE_3_1_inst_n_800,
      LL2LMMAXISRXTDATA(196) => PCIE_3_1_inst_n_801,
      LL2LMMAXISRXTDATA(195) => PCIE_3_1_inst_n_802,
      LL2LMMAXISRXTDATA(194) => PCIE_3_1_inst_n_803,
      LL2LMMAXISRXTDATA(193) => PCIE_3_1_inst_n_804,
      LL2LMMAXISRXTDATA(192) => PCIE_3_1_inst_n_805,
      LL2LMMAXISRXTDATA(191) => PCIE_3_1_inst_n_806,
      LL2LMMAXISRXTDATA(190) => PCIE_3_1_inst_n_807,
      LL2LMMAXISRXTDATA(189) => PCIE_3_1_inst_n_808,
      LL2LMMAXISRXTDATA(188) => PCIE_3_1_inst_n_809,
      LL2LMMAXISRXTDATA(187) => PCIE_3_1_inst_n_810,
      LL2LMMAXISRXTDATA(186) => PCIE_3_1_inst_n_811,
      LL2LMMAXISRXTDATA(185) => PCIE_3_1_inst_n_812,
      LL2LMMAXISRXTDATA(184) => PCIE_3_1_inst_n_813,
      LL2LMMAXISRXTDATA(183) => PCIE_3_1_inst_n_814,
      LL2LMMAXISRXTDATA(182) => PCIE_3_1_inst_n_815,
      LL2LMMAXISRXTDATA(181) => PCIE_3_1_inst_n_816,
      LL2LMMAXISRXTDATA(180) => PCIE_3_1_inst_n_817,
      LL2LMMAXISRXTDATA(179) => PCIE_3_1_inst_n_818,
      LL2LMMAXISRXTDATA(178) => PCIE_3_1_inst_n_819,
      LL2LMMAXISRXTDATA(177) => PCIE_3_1_inst_n_820,
      LL2LMMAXISRXTDATA(176) => PCIE_3_1_inst_n_821,
      LL2LMMAXISRXTDATA(175) => PCIE_3_1_inst_n_822,
      LL2LMMAXISRXTDATA(174) => PCIE_3_1_inst_n_823,
      LL2LMMAXISRXTDATA(173) => PCIE_3_1_inst_n_824,
      LL2LMMAXISRXTDATA(172) => PCIE_3_1_inst_n_825,
      LL2LMMAXISRXTDATA(171) => PCIE_3_1_inst_n_826,
      LL2LMMAXISRXTDATA(170) => PCIE_3_1_inst_n_827,
      LL2LMMAXISRXTDATA(169) => PCIE_3_1_inst_n_828,
      LL2LMMAXISRXTDATA(168) => PCIE_3_1_inst_n_829,
      LL2LMMAXISRXTDATA(167) => PCIE_3_1_inst_n_830,
      LL2LMMAXISRXTDATA(166) => PCIE_3_1_inst_n_831,
      LL2LMMAXISRXTDATA(165) => PCIE_3_1_inst_n_832,
      LL2LMMAXISRXTDATA(164) => PCIE_3_1_inst_n_833,
      LL2LMMAXISRXTDATA(163) => PCIE_3_1_inst_n_834,
      LL2LMMAXISRXTDATA(162) => PCIE_3_1_inst_n_835,
      LL2LMMAXISRXTDATA(161) => PCIE_3_1_inst_n_836,
      LL2LMMAXISRXTDATA(160) => PCIE_3_1_inst_n_837,
      LL2LMMAXISRXTDATA(159) => PCIE_3_1_inst_n_838,
      LL2LMMAXISRXTDATA(158) => PCIE_3_1_inst_n_839,
      LL2LMMAXISRXTDATA(157) => PCIE_3_1_inst_n_840,
      LL2LMMAXISRXTDATA(156) => PCIE_3_1_inst_n_841,
      LL2LMMAXISRXTDATA(155) => PCIE_3_1_inst_n_842,
      LL2LMMAXISRXTDATA(154) => PCIE_3_1_inst_n_843,
      LL2LMMAXISRXTDATA(153) => PCIE_3_1_inst_n_844,
      LL2LMMAXISRXTDATA(152) => PCIE_3_1_inst_n_845,
      LL2LMMAXISRXTDATA(151) => PCIE_3_1_inst_n_846,
      LL2LMMAXISRXTDATA(150) => PCIE_3_1_inst_n_847,
      LL2LMMAXISRXTDATA(149) => PCIE_3_1_inst_n_848,
      LL2LMMAXISRXTDATA(148) => PCIE_3_1_inst_n_849,
      LL2LMMAXISRXTDATA(147) => PCIE_3_1_inst_n_850,
      LL2LMMAXISRXTDATA(146) => PCIE_3_1_inst_n_851,
      LL2LMMAXISRXTDATA(145) => PCIE_3_1_inst_n_852,
      LL2LMMAXISRXTDATA(144) => PCIE_3_1_inst_n_853,
      LL2LMMAXISRXTDATA(143) => PCIE_3_1_inst_n_854,
      LL2LMMAXISRXTDATA(142) => PCIE_3_1_inst_n_855,
      LL2LMMAXISRXTDATA(141) => PCIE_3_1_inst_n_856,
      LL2LMMAXISRXTDATA(140) => PCIE_3_1_inst_n_857,
      LL2LMMAXISRXTDATA(139) => PCIE_3_1_inst_n_858,
      LL2LMMAXISRXTDATA(138) => PCIE_3_1_inst_n_859,
      LL2LMMAXISRXTDATA(137) => PCIE_3_1_inst_n_860,
      LL2LMMAXISRXTDATA(136) => PCIE_3_1_inst_n_861,
      LL2LMMAXISRXTDATA(135) => PCIE_3_1_inst_n_862,
      LL2LMMAXISRXTDATA(134) => PCIE_3_1_inst_n_863,
      LL2LMMAXISRXTDATA(133) => PCIE_3_1_inst_n_864,
      LL2LMMAXISRXTDATA(132) => PCIE_3_1_inst_n_865,
      LL2LMMAXISRXTDATA(131) => PCIE_3_1_inst_n_866,
      LL2LMMAXISRXTDATA(130) => PCIE_3_1_inst_n_867,
      LL2LMMAXISRXTDATA(129) => PCIE_3_1_inst_n_868,
      LL2LMMAXISRXTDATA(128) => PCIE_3_1_inst_n_869,
      LL2LMMAXISRXTDATA(127) => PCIE_3_1_inst_n_870,
      LL2LMMAXISRXTDATA(126) => PCIE_3_1_inst_n_871,
      LL2LMMAXISRXTDATA(125) => PCIE_3_1_inst_n_872,
      LL2LMMAXISRXTDATA(124) => PCIE_3_1_inst_n_873,
      LL2LMMAXISRXTDATA(123) => PCIE_3_1_inst_n_874,
      LL2LMMAXISRXTDATA(122) => PCIE_3_1_inst_n_875,
      LL2LMMAXISRXTDATA(121) => PCIE_3_1_inst_n_876,
      LL2LMMAXISRXTDATA(120) => PCIE_3_1_inst_n_877,
      LL2LMMAXISRXTDATA(119) => PCIE_3_1_inst_n_878,
      LL2LMMAXISRXTDATA(118) => PCIE_3_1_inst_n_879,
      LL2LMMAXISRXTDATA(117) => PCIE_3_1_inst_n_880,
      LL2LMMAXISRXTDATA(116) => PCIE_3_1_inst_n_881,
      LL2LMMAXISRXTDATA(115) => PCIE_3_1_inst_n_882,
      LL2LMMAXISRXTDATA(114) => PCIE_3_1_inst_n_883,
      LL2LMMAXISRXTDATA(113) => PCIE_3_1_inst_n_884,
      LL2LMMAXISRXTDATA(112) => PCIE_3_1_inst_n_885,
      LL2LMMAXISRXTDATA(111) => PCIE_3_1_inst_n_886,
      LL2LMMAXISRXTDATA(110) => PCIE_3_1_inst_n_887,
      LL2LMMAXISRXTDATA(109) => PCIE_3_1_inst_n_888,
      LL2LMMAXISRXTDATA(108) => PCIE_3_1_inst_n_889,
      LL2LMMAXISRXTDATA(107) => PCIE_3_1_inst_n_890,
      LL2LMMAXISRXTDATA(106) => PCIE_3_1_inst_n_891,
      LL2LMMAXISRXTDATA(105) => PCIE_3_1_inst_n_892,
      LL2LMMAXISRXTDATA(104) => PCIE_3_1_inst_n_893,
      LL2LMMAXISRXTDATA(103) => PCIE_3_1_inst_n_894,
      LL2LMMAXISRXTDATA(102) => PCIE_3_1_inst_n_895,
      LL2LMMAXISRXTDATA(101) => PCIE_3_1_inst_n_896,
      LL2LMMAXISRXTDATA(100) => PCIE_3_1_inst_n_897,
      LL2LMMAXISRXTDATA(99) => PCIE_3_1_inst_n_898,
      LL2LMMAXISRXTDATA(98) => PCIE_3_1_inst_n_899,
      LL2LMMAXISRXTDATA(97) => PCIE_3_1_inst_n_900,
      LL2LMMAXISRXTDATA(96) => PCIE_3_1_inst_n_901,
      LL2LMMAXISRXTDATA(95) => PCIE_3_1_inst_n_902,
      LL2LMMAXISRXTDATA(94) => PCIE_3_1_inst_n_903,
      LL2LMMAXISRXTDATA(93) => PCIE_3_1_inst_n_904,
      LL2LMMAXISRXTDATA(92) => PCIE_3_1_inst_n_905,
      LL2LMMAXISRXTDATA(91) => PCIE_3_1_inst_n_906,
      LL2LMMAXISRXTDATA(90) => PCIE_3_1_inst_n_907,
      LL2LMMAXISRXTDATA(89) => PCIE_3_1_inst_n_908,
      LL2LMMAXISRXTDATA(88) => PCIE_3_1_inst_n_909,
      LL2LMMAXISRXTDATA(87) => PCIE_3_1_inst_n_910,
      LL2LMMAXISRXTDATA(86) => PCIE_3_1_inst_n_911,
      LL2LMMAXISRXTDATA(85) => PCIE_3_1_inst_n_912,
      LL2LMMAXISRXTDATA(84) => PCIE_3_1_inst_n_913,
      LL2LMMAXISRXTDATA(83) => PCIE_3_1_inst_n_914,
      LL2LMMAXISRXTDATA(82) => PCIE_3_1_inst_n_915,
      LL2LMMAXISRXTDATA(81) => PCIE_3_1_inst_n_916,
      LL2LMMAXISRXTDATA(80) => PCIE_3_1_inst_n_917,
      LL2LMMAXISRXTDATA(79) => PCIE_3_1_inst_n_918,
      LL2LMMAXISRXTDATA(78) => PCIE_3_1_inst_n_919,
      LL2LMMAXISRXTDATA(77) => PCIE_3_1_inst_n_920,
      LL2LMMAXISRXTDATA(76) => PCIE_3_1_inst_n_921,
      LL2LMMAXISRXTDATA(75) => PCIE_3_1_inst_n_922,
      LL2LMMAXISRXTDATA(74) => PCIE_3_1_inst_n_923,
      LL2LMMAXISRXTDATA(73) => PCIE_3_1_inst_n_924,
      LL2LMMAXISRXTDATA(72) => PCIE_3_1_inst_n_925,
      LL2LMMAXISRXTDATA(71) => PCIE_3_1_inst_n_926,
      LL2LMMAXISRXTDATA(70) => PCIE_3_1_inst_n_927,
      LL2LMMAXISRXTDATA(69) => PCIE_3_1_inst_n_928,
      LL2LMMAXISRXTDATA(68) => PCIE_3_1_inst_n_929,
      LL2LMMAXISRXTDATA(67) => PCIE_3_1_inst_n_930,
      LL2LMMAXISRXTDATA(66) => PCIE_3_1_inst_n_931,
      LL2LMMAXISRXTDATA(65) => PCIE_3_1_inst_n_932,
      LL2LMMAXISRXTDATA(64) => PCIE_3_1_inst_n_933,
      LL2LMMAXISRXTDATA(63) => PCIE_3_1_inst_n_934,
      LL2LMMAXISRXTDATA(62) => PCIE_3_1_inst_n_935,
      LL2LMMAXISRXTDATA(61) => PCIE_3_1_inst_n_936,
      LL2LMMAXISRXTDATA(60) => PCIE_3_1_inst_n_937,
      LL2LMMAXISRXTDATA(59) => PCIE_3_1_inst_n_938,
      LL2LMMAXISRXTDATA(58) => PCIE_3_1_inst_n_939,
      LL2LMMAXISRXTDATA(57) => PCIE_3_1_inst_n_940,
      LL2LMMAXISRXTDATA(56) => PCIE_3_1_inst_n_941,
      LL2LMMAXISRXTDATA(55) => PCIE_3_1_inst_n_942,
      LL2LMMAXISRXTDATA(54) => PCIE_3_1_inst_n_943,
      LL2LMMAXISRXTDATA(53) => PCIE_3_1_inst_n_944,
      LL2LMMAXISRXTDATA(52) => PCIE_3_1_inst_n_945,
      LL2LMMAXISRXTDATA(51) => PCIE_3_1_inst_n_946,
      LL2LMMAXISRXTDATA(50) => PCIE_3_1_inst_n_947,
      LL2LMMAXISRXTDATA(49) => PCIE_3_1_inst_n_948,
      LL2LMMAXISRXTDATA(48) => PCIE_3_1_inst_n_949,
      LL2LMMAXISRXTDATA(47) => PCIE_3_1_inst_n_950,
      LL2LMMAXISRXTDATA(46) => PCIE_3_1_inst_n_951,
      LL2LMMAXISRXTDATA(45) => PCIE_3_1_inst_n_952,
      LL2LMMAXISRXTDATA(44) => PCIE_3_1_inst_n_953,
      LL2LMMAXISRXTDATA(43) => PCIE_3_1_inst_n_954,
      LL2LMMAXISRXTDATA(42) => PCIE_3_1_inst_n_955,
      LL2LMMAXISRXTDATA(41) => PCIE_3_1_inst_n_956,
      LL2LMMAXISRXTDATA(40) => PCIE_3_1_inst_n_957,
      LL2LMMAXISRXTDATA(39) => PCIE_3_1_inst_n_958,
      LL2LMMAXISRXTDATA(38) => PCIE_3_1_inst_n_959,
      LL2LMMAXISRXTDATA(37) => PCIE_3_1_inst_n_960,
      LL2LMMAXISRXTDATA(36) => PCIE_3_1_inst_n_961,
      LL2LMMAXISRXTDATA(35) => PCIE_3_1_inst_n_962,
      LL2LMMAXISRXTDATA(34) => PCIE_3_1_inst_n_963,
      LL2LMMAXISRXTDATA(33) => PCIE_3_1_inst_n_964,
      LL2LMMAXISRXTDATA(32) => PCIE_3_1_inst_n_965,
      LL2LMMAXISRXTDATA(31) => PCIE_3_1_inst_n_966,
      LL2LMMAXISRXTDATA(30) => PCIE_3_1_inst_n_967,
      LL2LMMAXISRXTDATA(29) => PCIE_3_1_inst_n_968,
      LL2LMMAXISRXTDATA(28) => PCIE_3_1_inst_n_969,
      LL2LMMAXISRXTDATA(27) => PCIE_3_1_inst_n_970,
      LL2LMMAXISRXTDATA(26) => PCIE_3_1_inst_n_971,
      LL2LMMAXISRXTDATA(25) => PCIE_3_1_inst_n_972,
      LL2LMMAXISRXTDATA(24) => PCIE_3_1_inst_n_973,
      LL2LMMAXISRXTDATA(23) => PCIE_3_1_inst_n_974,
      LL2LMMAXISRXTDATA(22) => PCIE_3_1_inst_n_975,
      LL2LMMAXISRXTDATA(21) => PCIE_3_1_inst_n_976,
      LL2LMMAXISRXTDATA(20) => PCIE_3_1_inst_n_977,
      LL2LMMAXISRXTDATA(19) => PCIE_3_1_inst_n_978,
      LL2LMMAXISRXTDATA(18) => PCIE_3_1_inst_n_979,
      LL2LMMAXISRXTDATA(17) => PCIE_3_1_inst_n_980,
      LL2LMMAXISRXTDATA(16) => PCIE_3_1_inst_n_981,
      LL2LMMAXISRXTDATA(15) => PCIE_3_1_inst_n_982,
      LL2LMMAXISRXTDATA(14) => PCIE_3_1_inst_n_983,
      LL2LMMAXISRXTDATA(13) => PCIE_3_1_inst_n_984,
      LL2LMMAXISRXTDATA(12) => PCIE_3_1_inst_n_985,
      LL2LMMAXISRXTDATA(11) => PCIE_3_1_inst_n_986,
      LL2LMMAXISRXTDATA(10) => PCIE_3_1_inst_n_987,
      LL2LMMAXISRXTDATA(9) => PCIE_3_1_inst_n_988,
      LL2LMMAXISRXTDATA(8) => PCIE_3_1_inst_n_989,
      LL2LMMAXISRXTDATA(7) => PCIE_3_1_inst_n_990,
      LL2LMMAXISRXTDATA(6) => PCIE_3_1_inst_n_991,
      LL2LMMAXISRXTDATA(5) => PCIE_3_1_inst_n_992,
      LL2LMMAXISRXTDATA(4) => PCIE_3_1_inst_n_993,
      LL2LMMAXISRXTDATA(3) => PCIE_3_1_inst_n_994,
      LL2LMMAXISRXTDATA(2) => PCIE_3_1_inst_n_995,
      LL2LMMAXISRXTDATA(1) => PCIE_3_1_inst_n_996,
      LL2LMMAXISRXTDATA(0) => PCIE_3_1_inst_n_997,
      LL2LMMAXISRXTUSER(17) => PCIE_3_1_inst_n_562,
      LL2LMMAXISRXTUSER(16) => PCIE_3_1_inst_n_563,
      LL2LMMAXISRXTUSER(15) => PCIE_3_1_inst_n_564,
      LL2LMMAXISRXTUSER(14) => PCIE_3_1_inst_n_565,
      LL2LMMAXISRXTUSER(13) => PCIE_3_1_inst_n_566,
      LL2LMMAXISRXTUSER(12) => PCIE_3_1_inst_n_567,
      LL2LMMAXISRXTUSER(11) => PCIE_3_1_inst_n_568,
      LL2LMMAXISRXTUSER(10) => PCIE_3_1_inst_n_569,
      LL2LMMAXISRXTUSER(9) => PCIE_3_1_inst_n_570,
      LL2LMMAXISRXTUSER(8) => PCIE_3_1_inst_n_571,
      LL2LMMAXISRXTUSER(7) => PCIE_3_1_inst_n_572,
      LL2LMMAXISRXTUSER(6) => PCIE_3_1_inst_n_573,
      LL2LMMAXISRXTUSER(5) => PCIE_3_1_inst_n_574,
      LL2LMMAXISRXTUSER(4) => PCIE_3_1_inst_n_575,
      LL2LMMAXISRXTUSER(3) => PCIE_3_1_inst_n_576,
      LL2LMMAXISRXTUSER(2) => PCIE_3_1_inst_n_577,
      LL2LMMAXISRXTUSER(1) => PCIE_3_1_inst_n_578,
      LL2LMMAXISRXTUSER(0) => PCIE_3_1_inst_n_579,
      LL2LMMAXISRXTVALID(7) => PCIE_3_1_inst_n_2630,
      LL2LMMAXISRXTVALID(6) => PCIE_3_1_inst_n_2631,
      LL2LMMAXISRXTVALID(5) => PCIE_3_1_inst_n_2632,
      LL2LMMAXISRXTVALID(4) => PCIE_3_1_inst_n_2633,
      LL2LMMAXISRXTVALID(3) => PCIE_3_1_inst_n_2634,
      LL2LMMAXISRXTVALID(2) => PCIE_3_1_inst_n_2635,
      LL2LMMAXISRXTVALID(1) => PCIE_3_1_inst_n_2636,
      LL2LMMAXISRXTVALID(0) => PCIE_3_1_inst_n_2637,
      LL2LMSAXISTXTREADY(7) => PCIE_3_1_inst_n_2638,
      LL2LMSAXISTXTREADY(6) => PCIE_3_1_inst_n_2639,
      LL2LMSAXISTXTREADY(5) => PCIE_3_1_inst_n_2640,
      LL2LMSAXISTXTREADY(4) => PCIE_3_1_inst_n_2641,
      LL2LMSAXISTXTREADY(3) => PCIE_3_1_inst_n_2642,
      LL2LMSAXISTXTREADY(2) => PCIE_3_1_inst_n_2643,
      LL2LMSAXISTXTREADY(1) => PCIE_3_1_inst_n_2644,
      LL2LMSAXISTXTREADY(0) => PCIE_3_1_inst_n_2645,
      LL2LMSAXISTXTUSER(13 downto 0) => B"00000000000000",
      LL2LMSAXISTXTVALID => '0',
      LL2LMTXTLPID0(3 downto 0) => B"0000",
      LL2LMTXTLPID1(3 downto 0) => B"0000",
      MAXISCQTDATA(255 downto 0) => m_axis_cq_tdata(255 downto 0),
      MAXISCQTKEEP(7 downto 0) => m_axis_cq_tkeep(7 downto 0),
      MAXISCQTLAST => m_axis_cq_tlast,
      MAXISCQTREADY(21) => m_axis_cq_tready,
      MAXISCQTREADY(20) => m_axis_cq_tready,
      MAXISCQTREADY(19) => m_axis_cq_tready,
      MAXISCQTREADY(18) => m_axis_cq_tready,
      MAXISCQTREADY(17) => m_axis_cq_tready,
      MAXISCQTREADY(16) => m_axis_cq_tready,
      MAXISCQTREADY(15) => m_axis_cq_tready,
      MAXISCQTREADY(14) => m_axis_cq_tready,
      MAXISCQTREADY(13) => m_axis_cq_tready,
      MAXISCQTREADY(12) => m_axis_cq_tready,
      MAXISCQTREADY(11) => m_axis_cq_tready,
      MAXISCQTREADY(10) => m_axis_cq_tready,
      MAXISCQTREADY(9) => m_axis_cq_tready,
      MAXISCQTREADY(8) => m_axis_cq_tready,
      MAXISCQTREADY(7) => m_axis_cq_tready,
      MAXISCQTREADY(6) => m_axis_cq_tready,
      MAXISCQTREADY(5) => m_axis_cq_tready,
      MAXISCQTREADY(4) => m_axis_cq_tready,
      MAXISCQTREADY(3) => m_axis_cq_tready,
      MAXISCQTREADY(2) => m_axis_cq_tready,
      MAXISCQTREADY(1) => m_axis_cq_tready,
      MAXISCQTREADY(0) => m_axis_cq_tready,
      MAXISCQTUSER(84 downto 0) => m_axis_cq_tuser(84 downto 0),
      MAXISCQTVALID => m_axis_cq_tvalid,
      MAXISRCTDATA(255 downto 0) => m_axis_rc_tdata(255 downto 0),
      MAXISRCTKEEP(7 downto 0) => m_axis_rc_tkeep(7 downto 0),
      MAXISRCTLAST => m_axis_rc_tlast,
      MAXISRCTREADY(21) => m_axis_rc_tready,
      MAXISRCTREADY(20) => m_axis_rc_tready,
      MAXISRCTREADY(19) => m_axis_rc_tready,
      MAXISRCTREADY(18) => m_axis_rc_tready,
      MAXISRCTREADY(17) => m_axis_rc_tready,
      MAXISRCTREADY(16) => m_axis_rc_tready,
      MAXISRCTREADY(15) => m_axis_rc_tready,
      MAXISRCTREADY(14) => m_axis_rc_tready,
      MAXISRCTREADY(13) => m_axis_rc_tready,
      MAXISRCTREADY(12) => m_axis_rc_tready,
      MAXISRCTREADY(11) => m_axis_rc_tready,
      MAXISRCTREADY(10) => m_axis_rc_tready,
      MAXISRCTREADY(9) => m_axis_rc_tready,
      MAXISRCTREADY(8) => m_axis_rc_tready,
      MAXISRCTREADY(7) => m_axis_rc_tready,
      MAXISRCTREADY(6) => m_axis_rc_tready,
      MAXISRCTREADY(5) => m_axis_rc_tready,
      MAXISRCTREADY(4) => m_axis_rc_tready,
      MAXISRCTREADY(3) => m_axis_rc_tready,
      MAXISRCTREADY(2) => m_axis_rc_tready,
      MAXISRCTREADY(1) => m_axis_rc_tready,
      MAXISRCTREADY(0) => m_axis_rc_tready,
      MAXISRCTUSER(74 downto 0) => m_axis_rc_tuser(74 downto 0),
      MAXISRCTVALID => m_axis_rc_tvalid,
      MCAPCLK => MCAPCLK,
      MCAPPERST0B => '0',
      MCAPPERST1B => '0',
      MGMTRESETN => MGMTSTICKYRESETN,
      MGMTSTICKYRESETN => MGMTSTICKYRESETN,
      MICOMPLETIONRAMREADADDRESSAL(9 downto 0) => MICOMPLETIONRAMREADADDRESSAL(9 downto 0),
      MICOMPLETIONRAMREADADDRESSAU(9 downto 0) => MICOMPLETIONRAMREADADDRESSAU(9 downto 0),
      MICOMPLETIONRAMREADADDRESSBL(9 downto 0) => MICOMPLETIONRAMREADADDRESSBL(9 downto 0),
      MICOMPLETIONRAMREADADDRESSBU(9 downto 0) => MICOMPLETIONRAMREADADDRESSBU(9 downto 0),
      MICOMPLETIONRAMREADDATA(143 downto 0) => MICOMPLETIONRAMREADDATA(143 downto 0),
      MICOMPLETIONRAMREADENABLEL(3 downto 0) => MICOMPLETIONRAMREADENABLEL(3 downto 0),
      MICOMPLETIONRAMREADENABLEU(3 downto 0) => MICOMPLETIONRAMREADENABLEU(3 downto 0),
      MICOMPLETIONRAMWRITEADDRESSAL(9 downto 0) => MICOMPLETIONRAMWRITEADDRESSAL(9 downto 0),
      MICOMPLETIONRAMWRITEADDRESSAU(9 downto 0) => MICOMPLETIONRAMWRITEADDRESSAU(9 downto 0),
      MICOMPLETIONRAMWRITEADDRESSBL(9 downto 0) => MICOMPLETIONRAMWRITEADDRESSBL(9 downto 0),
      MICOMPLETIONRAMWRITEADDRESSBU(9 downto 0) => MICOMPLETIONRAMWRITEADDRESSBU(9 downto 0),
      MICOMPLETIONRAMWRITEDATAL(71 downto 0) => MICOMPLETIONRAMWRITEDATAL(71 downto 0),
      MICOMPLETIONRAMWRITEDATAU(71 downto 0) => MICOMPLETIONRAMWRITEDATAU(71 downto 0),
      MICOMPLETIONRAMWRITEENABLEL(3 downto 0) => MICOMPLETIONRAMWRITEENABLEL(3 downto 0),
      MICOMPLETIONRAMWRITEENABLEU(3 downto 0) => MICOMPLETIONRAMWRITEENABLEU(3 downto 0),
      MIREPLAYRAMADDRESS(8 downto 0) => MIREPLAYRAMADDRESS(8 downto 0),
      MIREPLAYRAMREADDATA(143 downto 0) => MIREPLAYRAMREADDATA(143 downto 0),
      MIREPLAYRAMREADENABLE(1 downto 0) => MIREPLAYRAMREADENABLE(1 downto 0),
      MIREPLAYRAMWRITEDATA(143 downto 0) => MIREPLAYRAMWRITEDATA(143 downto 0),
      MIREPLAYRAMWRITEENABLE(1 downto 0) => MIREPLAYRAMWRITEENABLE(1 downto 0),
      MIREQUESTRAMREADADDRESSA(8 downto 0) => MIREQUESTRAMREADADDRESSA(8 downto 0),
      MIREQUESTRAMREADADDRESSB(8 downto 0) => MIREQUESTRAMREADADDRESSB(8 downto 0),
      MIREQUESTRAMREADDATA(143 downto 0) => MIREQUESTRAMREADDATA(143 downto 0),
      MIREQUESTRAMREADENABLE(3 downto 0) => MIREQUESTRAMREADENABLE(3 downto 0),
      MIREQUESTRAMWRITEADDRESSA(8 downto 0) => MIREQUESTRAMWRITEADDRESSA(8 downto 0),
      MIREQUESTRAMWRITEADDRESSB(8 downto 0) => MIREQUESTRAMWRITEADDRESSB(8 downto 0),
      MIREQUESTRAMWRITEDATA(143 downto 0) => MIREQUESTRAMWRITEDATA(143 downto 0),
      MIREQUESTRAMWRITEENABLE(3 downto 0) => MIREQUESTRAMWRITEENABLE(3 downto 0),
      PCIECQNPREQ => pcie_cq_np_req,
      PCIECQNPREQCOUNT(5 downto 0) => pcie_cq_np_req_count(5 downto 0),
      PCIEPERST0B => PCIE_3_1_inst_n_45,
      PCIEPERST1B => PCIE_3_1_inst_n_46,
      PCIERQSEQNUM(3 downto 0) => pcie_rq_seq_num(3 downto 0),
      PCIERQSEQNUMVLD => pcie_rq_seq_num_vld,
      PCIERQTAG(5 downto 0) => pcie_rq_tag(5 downto 0),
      PCIERQTAGAV(1 downto 0) => pcie_rq_tag_av(1 downto 0),
      PCIERQTAGVLD => pcie_rq_tag_vld,
      PCIETFCNPDAV(1 downto 0) => pcie_tfc_npd_av(1 downto 0),
      PCIETFCNPHAV(1 downto 0) => pcie_tfc_nph_av(1 downto 0),
      PIPECLK => cfg_err_cor_out_0,
      PIPEEQFS(5) => cfg_err_cor_out_40(1),
      PIPEEQFS(4) => '0',
      PIPEEQFS(3) => cfg_err_cor_out_40(0),
      PIPEEQFS(2 downto 0) => B"000",
      PIPEEQLF(5 downto 4) => B"00",
      PIPEEQLF(3 downto 2) => cfg_err_cor_out_41(1 downto 0),
      PIPEEQLF(1 downto 0) => B"00",
      PIPERESETN => RESETN,
      PIPERX0CHARISK(1 downto 0) => cfg_err_cor_out_8(1 downto 0),
      PIPERX0DATA(31 downto 0) => cfg_err_cor_out_32(31 downto 0),
      PIPERX0DATAVALID => PIPERX0DATAVALID,
      PIPERX0ELECIDLE => PIPERX0ELECIDLE,
      PIPERX0EQCONTROL(1 downto 0) => PIPERX0EQCONTROL(1 downto 0),
      PIPERX0EQDONE => PIPERX0EQDONE,
      PIPERX0EQLPADAPTDONE => PIPERX0EQLPADAPTDONE,
      PIPERX0EQLPLFFS(5 downto 0) => PIPERX0EQLPLFFS(5 downto 0),
      PIPERX0EQLPLFFSSEL => PIPERX0EQLPLFFSSEL,
      PIPERX0EQLPNEWTXCOEFFORPRESET(17 downto 3) => B"000000000000000",
      PIPERX0EQLPNEWTXCOEFFORPRESET(2) => PIPERX0EQLPNEWTXCOEFFORPRESET(0),
      PIPERX0EQLPNEWTXCOEFFORPRESET(1 downto 0) => B"00",
      PIPERX0EQLPTXPRESET(3 downto 0) => PIPERX0EQLPTXPRESET(3 downto 0),
      PIPERX0EQPRESET(2 downto 0) => PIPERX0EQPRESET(2 downto 0),
      PIPERX0PHYSTATUS => PIPERX0PHYSTATUS,
      PIPERX0POLARITY => PIPERX0POLARITY,
      PIPERX0STARTBLOCK => PIPERX0STARTBLOCK,
      PIPERX0STATUS(2 downto 0) => cfg_err_cor_out_24(2 downto 0),
      PIPERX0SYNCHEADER(1 downto 0) => cfg_err_cor_out_9(1 downto 0),
      PIPERX0VALID => PIPERX0VALID,
      PIPERX1CHARISK(1 downto 0) => cfg_err_cor_out_10(1 downto 0),
      PIPERX1DATA(31 downto 0) => cfg_err_cor_out_33(31 downto 0),
      PIPERX1DATAVALID => PIPERX1DATAVALID,
      PIPERX1ELECIDLE => PIPERX1ELECIDLE,
      PIPERX1EQCONTROL(1 downto 0) => PIPERX1EQCONTROL(1 downto 0),
      PIPERX1EQDONE => PIPERX1EQDONE,
      PIPERX1EQLPADAPTDONE => PIPERX1EQLPADAPTDONE,
      PIPERX1EQLPLFFS(5 downto 0) => PIPERX1EQLPLFFS(5 downto 0),
      PIPERX1EQLPLFFSSEL => PIPERX1EQLPLFFSSEL,
      PIPERX1EQLPNEWTXCOEFFORPRESET(17 downto 3) => B"000000000000000",
      PIPERX1EQLPNEWTXCOEFFORPRESET(2) => PIPERX1EQLPNEWTXCOEFFORPRESET(0),
      PIPERX1EQLPNEWTXCOEFFORPRESET(1 downto 0) => B"00",
      PIPERX1EQLPTXPRESET(3 downto 0) => PIPERX1EQLPTXPRESET(3 downto 0),
      PIPERX1EQPRESET(2 downto 0) => PIPERX1EQPRESET(2 downto 0),
      PIPERX1PHYSTATUS => PIPERX1PHYSTATUS,
      PIPERX1POLARITY => PIPERX1POLARITY,
      PIPERX1STARTBLOCK => PIPERX1STARTBLOCK,
      PIPERX1STATUS(2 downto 0) => cfg_err_cor_out_25(2 downto 0),
      PIPERX1SYNCHEADER(1 downto 0) => cfg_err_cor_out_11(1 downto 0),
      PIPERX1VALID => PIPERX1VALID,
      PIPERX2CHARISK(1 downto 0) => cfg_err_cor_out_12(1 downto 0),
      PIPERX2DATA(31 downto 0) => cfg_err_cor_out_34(31 downto 0),
      PIPERX2DATAVALID => PIPERX2DATAVALID,
      PIPERX2ELECIDLE => PIPERX2ELECIDLE,
      PIPERX2EQCONTROL(1 downto 0) => PIPERX2EQCONTROL(1 downto 0),
      PIPERX2EQDONE => PIPERX2EQDONE,
      PIPERX2EQLPADAPTDONE => PIPERX2EQLPADAPTDONE,
      PIPERX2EQLPLFFS(5 downto 0) => PIPERX2EQLPLFFS(5 downto 0),
      PIPERX2EQLPLFFSSEL => PIPERX2EQLPLFFSSEL,
      PIPERX2EQLPNEWTXCOEFFORPRESET(17 downto 3) => B"000000000000000",
      PIPERX2EQLPNEWTXCOEFFORPRESET(2) => PIPERX2EQLPNEWTXCOEFFORPRESET(0),
      PIPERX2EQLPNEWTXCOEFFORPRESET(1 downto 0) => B"00",
      PIPERX2EQLPTXPRESET(3 downto 0) => PIPERX2EQLPTXPRESET(3 downto 0),
      PIPERX2EQPRESET(2 downto 0) => PIPERX2EQPRESET(2 downto 0),
      PIPERX2PHYSTATUS => PIPERX2PHYSTATUS,
      PIPERX2POLARITY => PIPERX2POLARITY,
      PIPERX2STARTBLOCK => PIPERX2STARTBLOCK,
      PIPERX2STATUS(2 downto 0) => cfg_err_cor_out_26(2 downto 0),
      PIPERX2SYNCHEADER(1 downto 0) => cfg_err_cor_out_13(1 downto 0),
      PIPERX2VALID => PIPERX2VALID,
      PIPERX3CHARISK(1 downto 0) => cfg_err_cor_out_14(1 downto 0),
      PIPERX3DATA(31 downto 0) => cfg_err_cor_out_35(31 downto 0),
      PIPERX3DATAVALID => PIPERX3DATAVALID,
      PIPERX3ELECIDLE => PIPERX3ELECIDLE,
      PIPERX3EQCONTROL(1 downto 0) => PIPERX3EQCONTROL(1 downto 0),
      PIPERX3EQDONE => PIPERX3EQDONE,
      PIPERX3EQLPADAPTDONE => PIPERX3EQLPADAPTDONE,
      PIPERX3EQLPLFFS(5 downto 0) => PIPERX3EQLPLFFS(5 downto 0),
      PIPERX3EQLPLFFSSEL => PIPERX3EQLPLFFSSEL,
      PIPERX3EQLPNEWTXCOEFFORPRESET(17 downto 3) => B"000000000000000",
      PIPERX3EQLPNEWTXCOEFFORPRESET(2) => PIPERX3EQLPNEWTXCOEFFORPRESET(0),
      PIPERX3EQLPNEWTXCOEFFORPRESET(1 downto 0) => B"00",
      PIPERX3EQLPTXPRESET(3 downto 0) => PIPERX3EQLPTXPRESET(3 downto 0),
      PIPERX3EQPRESET(2 downto 0) => PIPERX3EQPRESET(2 downto 0),
      PIPERX3PHYSTATUS => PIPERX3PHYSTATUS,
      PIPERX3POLARITY => PIPERX3POLARITY,
      PIPERX3STARTBLOCK => PIPERX3STARTBLOCK,
      PIPERX3STATUS(2 downto 0) => cfg_err_cor_out_27(2 downto 0),
      PIPERX3SYNCHEADER(1 downto 0) => cfg_err_cor_out_15(1 downto 0),
      PIPERX3VALID => PIPERX3VALID,
      PIPERX4CHARISK(1 downto 0) => cfg_err_cor_out_16(1 downto 0),
      PIPERX4DATA(31 downto 0) => cfg_err_cor_out_36(31 downto 0),
      PIPERX4DATAVALID => PIPERX4DATAVALID,
      PIPERX4ELECIDLE => PIPERX4ELECIDLE,
      PIPERX4EQCONTROL(1 downto 0) => PIPERX4EQCONTROL(1 downto 0),
      PIPERX4EQDONE => PIPERX4EQDONE,
      PIPERX4EQLPADAPTDONE => PIPERX4EQLPADAPTDONE,
      PIPERX4EQLPLFFS(5 downto 0) => PIPERX4EQLPLFFS(5 downto 0),
      PIPERX4EQLPLFFSSEL => PIPERX4EQLPLFFSSEL,
      PIPERX4EQLPNEWTXCOEFFORPRESET(17 downto 3) => B"000000000000000",
      PIPERX4EQLPNEWTXCOEFFORPRESET(2) => PIPERX4EQLPNEWTXCOEFFORPRESET(0),
      PIPERX4EQLPNEWTXCOEFFORPRESET(1 downto 0) => B"00",
      PIPERX4EQLPTXPRESET(3 downto 0) => PIPERX4EQLPTXPRESET(3 downto 0),
      PIPERX4EQPRESET(2 downto 0) => PIPERX4EQPRESET(2 downto 0),
      PIPERX4PHYSTATUS => PIPERX4PHYSTATUS,
      PIPERX4POLARITY => PIPERX4POLARITY,
      PIPERX4STARTBLOCK => PIPERX4STARTBLOCK,
      PIPERX4STATUS(2 downto 0) => cfg_err_cor_out_28(2 downto 0),
      PIPERX4SYNCHEADER(1 downto 0) => cfg_err_cor_out_17(1 downto 0),
      PIPERX4VALID => PIPERX4VALID,
      PIPERX5CHARISK(1 downto 0) => cfg_err_cor_out_18(1 downto 0),
      PIPERX5DATA(31 downto 0) => cfg_err_cor_out_37(31 downto 0),
      PIPERX5DATAVALID => PIPERX5DATAVALID,
      PIPERX5ELECIDLE => PIPERX5ELECIDLE,
      PIPERX5EQCONTROL(1 downto 0) => PIPERX5EQCONTROL(1 downto 0),
      PIPERX5EQDONE => PIPERX5EQDONE,
      PIPERX5EQLPADAPTDONE => PIPERX5EQLPADAPTDONE,
      PIPERX5EQLPLFFS(5 downto 0) => PIPERX5EQLPLFFS(5 downto 0),
      PIPERX5EQLPLFFSSEL => PIPERX5EQLPLFFSSEL,
      PIPERX5EQLPNEWTXCOEFFORPRESET(17 downto 3) => B"000000000000000",
      PIPERX5EQLPNEWTXCOEFFORPRESET(2) => PIPERX5EQLPNEWTXCOEFFORPRESET(0),
      PIPERX5EQLPNEWTXCOEFFORPRESET(1 downto 0) => B"00",
      PIPERX5EQLPTXPRESET(3 downto 0) => PIPERX5EQLPTXPRESET(3 downto 0),
      PIPERX5EQPRESET(2 downto 0) => PIPERX5EQPRESET(2 downto 0),
      PIPERX5PHYSTATUS => PIPERX5PHYSTATUS,
      PIPERX5POLARITY => PIPERX5POLARITY,
      PIPERX5STARTBLOCK => PIPERX5STARTBLOCK,
      PIPERX5STATUS(2 downto 0) => cfg_err_cor_out_29(2 downto 0),
      PIPERX5SYNCHEADER(1 downto 0) => cfg_err_cor_out_19(1 downto 0),
      PIPERX5VALID => PIPERX5VALID,
      PIPERX6CHARISK(1 downto 0) => cfg_err_cor_out_20(1 downto 0),
      PIPERX6DATA(31 downto 0) => cfg_err_cor_out_38(31 downto 0),
      PIPERX6DATAVALID => PIPERX6DATAVALID,
      PIPERX6ELECIDLE => PIPERX6ELECIDLE,
      PIPERX6EQCONTROL(1 downto 0) => PIPERX6EQCONTROL(1 downto 0),
      PIPERX6EQDONE => PIPERX6EQDONE,
      PIPERX6EQLPADAPTDONE => PIPERX6EQLPADAPTDONE,
      PIPERX6EQLPLFFS(5 downto 0) => PIPERX6EQLPLFFS(5 downto 0),
      PIPERX6EQLPLFFSSEL => PIPERX6EQLPLFFSSEL,
      PIPERX6EQLPNEWTXCOEFFORPRESET(17 downto 3) => B"000000000000000",
      PIPERX6EQLPNEWTXCOEFFORPRESET(2) => PIPERX6EQLPNEWTXCOEFFORPRESET(0),
      PIPERX6EQLPNEWTXCOEFFORPRESET(1 downto 0) => B"00",
      PIPERX6EQLPTXPRESET(3 downto 0) => PIPERX6EQLPTXPRESET(3 downto 0),
      PIPERX6EQPRESET(2 downto 0) => PIPERX6EQPRESET(2 downto 0),
      PIPERX6PHYSTATUS => PIPERX6PHYSTATUS,
      PIPERX6POLARITY => PIPERX6POLARITY,
      PIPERX6STARTBLOCK => PIPERX6STARTBLOCK,
      PIPERX6STATUS(2 downto 0) => cfg_err_cor_out_30(2 downto 0),
      PIPERX6SYNCHEADER(1 downto 0) => cfg_err_cor_out_21(1 downto 0),
      PIPERX6VALID => PIPERX6VALID,
      PIPERX7CHARISK(1 downto 0) => cfg_err_cor_out_22(1 downto 0),
      PIPERX7DATA(31 downto 0) => cfg_err_cor_out_39(31 downto 0),
      PIPERX7DATAVALID => PIPERX7DATAVALID,
      PIPERX7ELECIDLE => PIPERX7ELECIDLE,
      PIPERX7EQCONTROL(1 downto 0) => PIPERX7EQCONTROL(1 downto 0),
      PIPERX7EQDONE => PIPERX7EQDONE,
      PIPERX7EQLPADAPTDONE => PIPERX7EQLPADAPTDONE,
      PIPERX7EQLPLFFS(5 downto 0) => PIPERX7EQLPLFFS(5 downto 0),
      PIPERX7EQLPLFFSSEL => PIPERX7EQLPLFFSSEL,
      PIPERX7EQLPNEWTXCOEFFORPRESET(17 downto 3) => B"000000000000000",
      PIPERX7EQLPNEWTXCOEFFORPRESET(2) => PIPERX7EQLPNEWTXCOEFFORPRESET(0),
      PIPERX7EQLPNEWTXCOEFFORPRESET(1 downto 0) => B"00",
      PIPERX7EQLPTXPRESET(3 downto 0) => PIPERX7EQLPTXPRESET(3 downto 0),
      PIPERX7EQPRESET(2 downto 0) => PIPERX7EQPRESET(2 downto 0),
      PIPERX7PHYSTATUS => PIPERX7PHYSTATUS,
      PIPERX7POLARITY => PIPERX7POLARITY,
      PIPERX7STARTBLOCK => PIPERX7STARTBLOCK,
      PIPERX7STATUS(2 downto 0) => cfg_err_cor_out_31(2 downto 0),
      PIPERX7SYNCHEADER(1 downto 0) => cfg_err_cor_out_23(1 downto 0),
      PIPERX7VALID => PIPERX7VALID,
      PIPETX0CHARISK(1 downto 0) => PIPETX0CHARISK(1 downto 0),
      PIPETX0COMPLIANCE => PIPETX0COMPLIANCE,
      PIPETX0DATA(31 downto 0) => PIPETX0DATA(31 downto 0),
      PIPETX0DATAVALID => PIPETX0DATAVALID,
      PIPETX0DEEMPH => PIPETX0DEEMPH,
      PIPETX0ELECIDLE => PIPETX0ELECIDLE,
      PIPETX0EQCOEFF(17) => '0',
      PIPETX0EQCOEFF(16 downto 6) => Q(15 downto 5),
      PIPETX0EQCOEFF(5) => '0',
      PIPETX0EQCOEFF(4 downto 0) => Q(4 downto 0),
      PIPETX0EQCONTROL(1 downto 0) => PIPETX0EQCONTROL(1 downto 0),
      PIPETX0EQDEEMPH(5 downto 0) => PIPETX0EQDEEMPH(5 downto 0),
      PIPETX0EQDONE => PIPETX0EQDONE,
      PIPETX0EQPRESET(3 downto 0) => PIPETX0EQPRESET(3 downto 0),
      PIPETX0MARGIN(2 downto 0) => PIPETX0MARGIN(2 downto 0),
      PIPETX0POWERDOWN(1 downto 0) => PIPETX0POWERDOWN(1 downto 0),
      PIPETX0RATE(1 downto 0) => PIPETX0RATE(1 downto 0),
      PIPETX0RCVRDET => PIPETX0RCVRDET,
      PIPETX0RESET => pipe_tx0_reset,
      PIPETX0STARTBLOCK => PIPETX0STARTBLOCK,
      PIPETX0SWING => PIPETX0SWING,
      PIPETX0SYNCHEADER(1 downto 0) => PIPETX0SYNCHEADER(1 downto 0),
      PIPETX1CHARISK(1 downto 0) => PIPETX1CHARISK(1 downto 0),
      PIPETX1COMPLIANCE => PIPETX1COMPLIANCE,
      PIPETX1DATA(31 downto 0) => PIPETX1DATA(31 downto 0),
      PIPETX1DATAVALID => PIPETX1DATAVALID,
      PIPETX1DEEMPH => PCIE_3_1_inst_n_67,
      PIPETX1ELECIDLE => PIPETX1ELECIDLE,
      PIPETX1EQCOEFF(17) => '0',
      PIPETX1EQCOEFF(16 downto 6) => cfg_err_cor_out_1(15 downto 5),
      PIPETX1EQCOEFF(5) => '0',
      PIPETX1EQCOEFF(4 downto 0) => cfg_err_cor_out_1(4 downto 0),
      PIPETX1EQCONTROL(1 downto 0) => PIPETX1EQCONTROL(1 downto 0),
      PIPETX1EQDEEMPH(5 downto 0) => PIPETX1EQDEEMPH(5 downto 0),
      PIPETX1EQDONE => PIPETX1EQDONE,
      PIPETX1EQPRESET(3 downto 0) => PIPETX1EQPRESET(3 downto 0),
      PIPETX1MARGIN(2) => PCIE_3_1_inst_n_1546,
      PIPETX1MARGIN(1) => PCIE_3_1_inst_n_1547,
      PIPETX1MARGIN(0) => PCIE_3_1_inst_n_1548,
      PIPETX1POWERDOWN(1 downto 0) => pipe_tx1_powerdown(1 downto 0),
      PIPETX1RATE(1) => PCIE_3_1_inst_n_628,
      PIPETX1RATE(0) => PCIE_3_1_inst_n_629,
      PIPETX1RCVRDET => PCIE_3_1_inst_n_69,
      PIPETX1RESET => PCIE_3_1_inst_n_70,
      PIPETX1STARTBLOCK => PIPETX1STARTBLOCK,
      PIPETX1SWING => PCIE_3_1_inst_n_72,
      PIPETX1SYNCHEADER(1 downto 0) => PIPETX1SYNCHEADER(1 downto 0),
      PIPETX2CHARISK(1 downto 0) => PIPETX2CHARISK(1 downto 0),
      PIPETX2COMPLIANCE => PIPETX2COMPLIANCE,
      PIPETX2DATA(31 downto 0) => PIPETX2DATA(31 downto 0),
      PIPETX2DATAVALID => PIPETX2DATAVALID,
      PIPETX2DEEMPH => PCIE_3_1_inst_n_75,
      PIPETX2ELECIDLE => PIPETX2ELECIDLE,
      PIPETX2EQCOEFF(17) => '0',
      PIPETX2EQCOEFF(16 downto 6) => cfg_err_cor_out_2(15 downto 5),
      PIPETX2EQCOEFF(5) => '0',
      PIPETX2EQCOEFF(4 downto 0) => cfg_err_cor_out_2(4 downto 0),
      PIPETX2EQCONTROL(1 downto 0) => PIPETX2EQCONTROL(1 downto 0),
      PIPETX2EQDEEMPH(5 downto 0) => PIPETX2EQDEEMPH(5 downto 0),
      PIPETX2EQDONE => PIPETX2EQDONE,
      PIPETX2EQPRESET(3 downto 0) => PIPETX2EQPRESET(3 downto 0),
      PIPETX2MARGIN(2) => PCIE_3_1_inst_n_1549,
      PIPETX2MARGIN(1) => PCIE_3_1_inst_n_1550,
      PIPETX2MARGIN(0) => PCIE_3_1_inst_n_1551,
      PIPETX2POWERDOWN(1 downto 0) => pipe_tx2_powerdown(1 downto 0),
      PIPETX2RATE(1) => PCIE_3_1_inst_n_638,
      PIPETX2RATE(0) => PCIE_3_1_inst_n_639,
      PIPETX2RCVRDET => PCIE_3_1_inst_n_77,
      PIPETX2RESET => PCIE_3_1_inst_n_78,
      PIPETX2STARTBLOCK => PIPETX2STARTBLOCK,
      PIPETX2SWING => PCIE_3_1_inst_n_80,
      PIPETX2SYNCHEADER(1 downto 0) => PIPETX2SYNCHEADER(1 downto 0),
      PIPETX3CHARISK(1 downto 0) => PIPETX3CHARISK(1 downto 0),
      PIPETX3COMPLIANCE => PIPETX3COMPLIANCE,
      PIPETX3DATA(31 downto 0) => PIPETX3DATA(31 downto 0),
      PIPETX3DATAVALID => PIPETX3DATAVALID,
      PIPETX3DEEMPH => PCIE_3_1_inst_n_83,
      PIPETX3ELECIDLE => PIPETX3ELECIDLE,
      PIPETX3EQCOEFF(17) => '0',
      PIPETX3EQCOEFF(16 downto 6) => cfg_err_cor_out_3(15 downto 5),
      PIPETX3EQCOEFF(5) => '0',
      PIPETX3EQCOEFF(4 downto 0) => cfg_err_cor_out_3(4 downto 0),
      PIPETX3EQCONTROL(1 downto 0) => PIPETX3EQCONTROL(1 downto 0),
      PIPETX3EQDEEMPH(5 downto 0) => PIPETX3EQDEEMPH(5 downto 0),
      PIPETX3EQDONE => PIPETX3EQDONE,
      PIPETX3EQPRESET(3 downto 0) => PIPETX3EQPRESET(3 downto 0),
      PIPETX3MARGIN(2) => PCIE_3_1_inst_n_1552,
      PIPETX3MARGIN(1) => PCIE_3_1_inst_n_1553,
      PIPETX3MARGIN(0) => PCIE_3_1_inst_n_1554,
      PIPETX3POWERDOWN(1 downto 0) => pipe_tx3_powerdown(1 downto 0),
      PIPETX3RATE(1) => PCIE_3_1_inst_n_648,
      PIPETX3RATE(0) => PCIE_3_1_inst_n_649,
      PIPETX3RCVRDET => PCIE_3_1_inst_n_85,
      PIPETX3RESET => PCIE_3_1_inst_n_86,
      PIPETX3STARTBLOCK => PIPETX3STARTBLOCK,
      PIPETX3SWING => PCIE_3_1_inst_n_88,
      PIPETX3SYNCHEADER(1 downto 0) => PIPETX3SYNCHEADER(1 downto 0),
      PIPETX4CHARISK(1 downto 0) => PIPETX4CHARISK(1 downto 0),
      PIPETX4COMPLIANCE => PIPETX4COMPLIANCE,
      PIPETX4DATA(31 downto 0) => PIPETX4DATA(31 downto 0),
      PIPETX4DATAVALID => PIPETX4DATAVALID,
      PIPETX4DEEMPH => PCIE_3_1_inst_n_91,
      PIPETX4ELECIDLE => PIPETX4ELECIDLE,
      PIPETX4EQCOEFF(17) => '0',
      PIPETX4EQCOEFF(16 downto 6) => cfg_err_cor_out_4(15 downto 5),
      PIPETX4EQCOEFF(5) => '0',
      PIPETX4EQCOEFF(4 downto 0) => cfg_err_cor_out_4(4 downto 0),
      PIPETX4EQCONTROL(1 downto 0) => PIPETX4EQCONTROL(1 downto 0),
      PIPETX4EQDEEMPH(5 downto 0) => PIPETX4EQDEEMPH(5 downto 0),
      PIPETX4EQDONE => PIPETX4EQDONE,
      PIPETX4EQPRESET(3 downto 0) => PIPETX4EQPRESET(3 downto 0),
      PIPETX4MARGIN(2) => PCIE_3_1_inst_n_1555,
      PIPETX4MARGIN(1) => PCIE_3_1_inst_n_1556,
      PIPETX4MARGIN(0) => PCIE_3_1_inst_n_1557,
      PIPETX4POWERDOWN(1 downto 0) => pipe_tx4_powerdown(1 downto 0),
      PIPETX4RATE(1) => PCIE_3_1_inst_n_658,
      PIPETX4RATE(0) => PCIE_3_1_inst_n_659,
      PIPETX4RCVRDET => PCIE_3_1_inst_n_93,
      PIPETX4RESET => PCIE_3_1_inst_n_94,
      PIPETX4STARTBLOCK => PIPETX4STARTBLOCK,
      PIPETX4SWING => PCIE_3_1_inst_n_96,
      PIPETX4SYNCHEADER(1 downto 0) => PIPETX4SYNCHEADER(1 downto 0),
      PIPETX5CHARISK(1 downto 0) => PIPETX5CHARISK(1 downto 0),
      PIPETX5COMPLIANCE => PIPETX5COMPLIANCE,
      PIPETX5DATA(31 downto 0) => PIPETX5DATA(31 downto 0),
      PIPETX5DATAVALID => PIPETX5DATAVALID,
      PIPETX5DEEMPH => PCIE_3_1_inst_n_99,
      PIPETX5ELECIDLE => PIPETX5ELECIDLE,
      PIPETX5EQCOEFF(17) => '0',
      PIPETX5EQCOEFF(16 downto 6) => cfg_err_cor_out_5(15 downto 5),
      PIPETX5EQCOEFF(5) => '0',
      PIPETX5EQCOEFF(4 downto 0) => cfg_err_cor_out_5(4 downto 0),
      PIPETX5EQCONTROL(1 downto 0) => PIPETX5EQCONTROL(1 downto 0),
      PIPETX5EQDEEMPH(5 downto 0) => PIPETX5EQDEEMPH(5 downto 0),
      PIPETX5EQDONE => PIPETX5EQDONE,
      PIPETX5EQPRESET(3 downto 0) => PIPETX5EQPRESET(3 downto 0),
      PIPETX5MARGIN(2) => PCIE_3_1_inst_n_1558,
      PIPETX5MARGIN(1) => PCIE_3_1_inst_n_1559,
      PIPETX5MARGIN(0) => PCIE_3_1_inst_n_1560,
      PIPETX5POWERDOWN(1 downto 0) => pipe_tx5_powerdown(1 downto 0),
      PIPETX5RATE(1) => PCIE_3_1_inst_n_668,
      PIPETX5RATE(0) => PCIE_3_1_inst_n_669,
      PIPETX5RCVRDET => PCIE_3_1_inst_n_101,
      PIPETX5RESET => PCIE_3_1_inst_n_102,
      PIPETX5STARTBLOCK => PIPETX5STARTBLOCK,
      PIPETX5SWING => PCIE_3_1_inst_n_104,
      PIPETX5SYNCHEADER(1 downto 0) => PIPETX5SYNCHEADER(1 downto 0),
      PIPETX6CHARISK(1 downto 0) => PIPETX6CHARISK(1 downto 0),
      PIPETX6COMPLIANCE => PIPETX6COMPLIANCE,
      PIPETX6DATA(31 downto 0) => PIPETX6DATA(31 downto 0),
      PIPETX6DATAVALID => PIPETX6DATAVALID,
      PIPETX6DEEMPH => PCIE_3_1_inst_n_107,
      PIPETX6ELECIDLE => PIPETX6ELECIDLE,
      PIPETX6EQCOEFF(17) => '0',
      PIPETX6EQCOEFF(16 downto 6) => cfg_err_cor_out_6(15 downto 5),
      PIPETX6EQCOEFF(5) => '0',
      PIPETX6EQCOEFF(4 downto 0) => cfg_err_cor_out_6(4 downto 0),
      PIPETX6EQCONTROL(1 downto 0) => PIPETX6EQCONTROL(1 downto 0),
      PIPETX6EQDEEMPH(5 downto 0) => PIPETX6EQDEEMPH(5 downto 0),
      PIPETX6EQDONE => PIPETX6EQDONE,
      PIPETX6EQPRESET(3 downto 0) => PIPETX6EQPRESET(3 downto 0),
      PIPETX6MARGIN(2) => PCIE_3_1_inst_n_1561,
      PIPETX6MARGIN(1) => PCIE_3_1_inst_n_1562,
      PIPETX6MARGIN(0) => PCIE_3_1_inst_n_1563,
      PIPETX6POWERDOWN(1 downto 0) => pipe_tx6_powerdown(1 downto 0),
      PIPETX6RATE(1) => PCIE_3_1_inst_n_678,
      PIPETX6RATE(0) => PCIE_3_1_inst_n_679,
      PIPETX6RCVRDET => PCIE_3_1_inst_n_109,
      PIPETX6RESET => PCIE_3_1_inst_n_110,
      PIPETX6STARTBLOCK => PIPETX6STARTBLOCK,
      PIPETX6SWING => PCIE_3_1_inst_n_112,
      PIPETX6SYNCHEADER(1 downto 0) => PIPETX6SYNCHEADER(1 downto 0),
      PIPETX7CHARISK(1 downto 0) => PIPETX7CHARISK(1 downto 0),
      PIPETX7COMPLIANCE => PIPETX7COMPLIANCE,
      PIPETX7DATA(31 downto 0) => PIPETX7DATA(31 downto 0),
      PIPETX7DATAVALID => PIPETX7DATAVALID,
      PIPETX7DEEMPH => PCIE_3_1_inst_n_115,
      PIPETX7ELECIDLE => PIPETX7ELECIDLE,
      PIPETX7EQCOEFF(17) => '0',
      PIPETX7EQCOEFF(16 downto 6) => cfg_err_cor_out_7(15 downto 5),
      PIPETX7EQCOEFF(5) => '0',
      PIPETX7EQCOEFF(4 downto 0) => cfg_err_cor_out_7(4 downto 0),
      PIPETX7EQCONTROL(1 downto 0) => PIPETX7EQCONTROL(1 downto 0),
      PIPETX7EQDEEMPH(5 downto 0) => PIPETX7EQDEEMPH(5 downto 0),
      PIPETX7EQDONE => PIPETX7EQDONE,
      PIPETX7EQPRESET(3 downto 0) => PIPETX7EQPRESET(3 downto 0),
      PIPETX7MARGIN(2) => PCIE_3_1_inst_n_1564,
      PIPETX7MARGIN(1) => PCIE_3_1_inst_n_1565,
      PIPETX7MARGIN(0) => PCIE_3_1_inst_n_1566,
      PIPETX7POWERDOWN(1 downto 0) => pipe_tx7_powerdown(1 downto 0),
      PIPETX7RATE(1) => PCIE_3_1_inst_n_688,
      PIPETX7RATE(0) => PCIE_3_1_inst_n_689,
      PIPETX7RCVRDET => PCIE_3_1_inst_n_117,
      PIPETX7RESET => PCIE_3_1_inst_n_118,
      PIPETX7STARTBLOCK => PIPETX7STARTBLOCK,
      PIPETX7SWING => PCIE_3_1_inst_n_120,
      PIPETX7SYNCHEADER(1 downto 0) => PIPETX7SYNCHEADER(1 downto 0),
      PLEQINPROGRESS => pl_eq_in_progress,
      PLEQPHASE(1 downto 0) => pl_eq_phase(1 downto 0),
      PLEQRESETEIEOSCOUNT => pl_eq_reset_eieos_count,
      PLGEN2UPSTREAMPREFERDEEMPH => pl_gen2_upstream_prefer_deemph,
      RESETN => RESETN,
      SAXISCCTDATA(255 downto 0) => s_axis_cc_tdata(255 downto 0),
      SAXISCCTKEEP(7 downto 0) => s_axis_cc_tkeep(7 downto 0),
      SAXISCCTLAST => s_axis_cc_tlast,
      SAXISCCTREADY(3 downto 0) => s_axis_cc_tready(3 downto 0),
      SAXISCCTUSER(32 downto 0) => s_axis_cc_tuser(32 downto 0),
      SAXISCCTVALID => s_axis_cc_tvalid,
      SAXISRQTDATA(255 downto 0) => s_axis_rq_tdata(255 downto 0),
      SAXISRQTKEEP(7 downto 0) => s_axis_rq_tkeep(7 downto 0),
      SAXISRQTLAST => s_axis_rq_tlast,
      SAXISRQTREADY(3 downto 0) => s_axis_rq_tready(3 downto 0),
      SAXISRQTUSER(59 downto 0) => s_axis_rq_tuser(59 downto 0),
      SAXISRQTVALID => s_axis_rq_tvalid,
      SPAREIN(31 downto 0) => B"00000000000000000000000000000000",
      SPAREOUT(31) => PCIE_3_1_inst_n_2015,
      SPAREOUT(30) => PCIE_3_1_inst_n_2016,
      SPAREOUT(29) => PCIE_3_1_inst_n_2017,
      SPAREOUT(28) => PCIE_3_1_inst_n_2018,
      SPAREOUT(27) => PCIE_3_1_inst_n_2019,
      SPAREOUT(26) => PCIE_3_1_inst_n_2020,
      SPAREOUT(25) => PCIE_3_1_inst_n_2021,
      SPAREOUT(24) => PCIE_3_1_inst_n_2022,
      SPAREOUT(23) => PCIE_3_1_inst_n_2023,
      SPAREOUT(22) => PCIE_3_1_inst_n_2024,
      SPAREOUT(21) => PCIE_3_1_inst_n_2025,
      SPAREOUT(20) => PCIE_3_1_inst_n_2026,
      SPAREOUT(19) => PCIE_3_1_inst_n_2027,
      SPAREOUT(18) => PCIE_3_1_inst_n_2028,
      SPAREOUT(17) => PCIE_3_1_inst_n_2029,
      SPAREOUT(16) => PCIE_3_1_inst_n_2030,
      SPAREOUT(15) => PCIE_3_1_inst_n_2031,
      SPAREOUT(14) => PCIE_3_1_inst_n_2032,
      SPAREOUT(13) => PCIE_3_1_inst_n_2033,
      SPAREOUT(12) => PCIE_3_1_inst_n_2034,
      SPAREOUT(11) => PCIE_3_1_inst_n_2035,
      SPAREOUT(10) => PCIE_3_1_inst_n_2036,
      SPAREOUT(9) => PCIE_3_1_inst_n_2037,
      SPAREOUT(8) => PCIE_3_1_inst_n_2038,
      SPAREOUT(7) => PCIE_3_1_inst_n_2039,
      SPAREOUT(6) => PCIE_3_1_inst_n_2040,
      SPAREOUT(5) => PCIE_3_1_inst_n_2041,
      SPAREOUT(4) => PCIE_3_1_inst_n_2042,
      SPAREOUT(3) => PCIE_3_1_inst_n_2043,
      SPAREOUT(2) => PCIE_3_1_inst_n_2044,
      SPAREOUT(1) => PCIE_3_1_inst_n_2045,
      SPAREOUT(0) => PCIE_3_1_inst_n_2046,
      USERCLK => CLK
    );
PCIE_3_1_inst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cfg_ext_read_data_valid,
      I1 => cfg_ext_read_data_valid_dummy,
      O => cfg_ext_read_data_valid_int
    );
PCIE_3_1_inst_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => cap_rel,
      I1 => cap_gnt,
      O => mcap_external_request
    );
bram_inst: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_bram
     port map (
      CORECLKMIREQUESTRAM => CORECLKMIREQUESTRAM,
      MICOMPLETIONRAMREADDATA(143 downto 0) => MICOMPLETIONRAMREADDATA(143 downto 0),
      MICOMPLETIONRAMREADENABLEL(3 downto 0) => MICOMPLETIONRAMREADENABLEL(3 downto 0),
      MICOMPLETIONRAMREADENABLEU(3 downto 0) => MICOMPLETIONRAMREADENABLEU(3 downto 0),
      MICOMPLETIONRAMWRITEENABLEL(3 downto 0) => MICOMPLETIONRAMWRITEENABLEL(3 downto 0),
      MICOMPLETIONRAMWRITEENABLEU(3 downto 0) => MICOMPLETIONRAMWRITEENABLEU(3 downto 0),
      MIREPLAYRAMADDRESS(8 downto 0) => MIREPLAYRAMADDRESS(8 downto 0),
      MIREPLAYRAMREADDATA(143 downto 0) => MIREPLAYRAMREADDATA(143 downto 0),
      MIREPLAYRAMWRITEDATA(143 downto 0) => MIREPLAYRAMWRITEDATA(143 downto 0),
      MIREPLAYRAMWRITEENABLE(1 downto 0) => MIREPLAYRAMWRITEENABLE(1 downto 0),
      MIREQUESTRAMREADDATA(143 downto 0) => MIREQUESTRAMREADDATA(143 downto 0),
      MIREQUESTRAMREADENABLE(3 downto 0) => MIREQUESTRAMREADENABLE(3 downto 0),
      MIREQUESTRAMWRITEDATA(143 downto 0) => MIREQUESTRAMWRITEDATA(143 downto 0),
      MIREQUESTRAMWRITEENABLE(3 downto 0) => MIREQUESTRAMWRITEENABLE(3 downto 0),
      mi_cpl_raddr0_i(9 downto 0) => MICOMPLETIONRAMREADADDRESSAL(9 downto 0),
      mi_cpl_raddr1_i(9 downto 0) => MICOMPLETIONRAMREADADDRESSBL(9 downto 0),
      mi_cpl_raddr2_i(9 downto 0) => MICOMPLETIONRAMREADADDRESSAU(9 downto 0),
      mi_cpl_raddr3_i(9 downto 0) => MICOMPLETIONRAMREADADDRESSBU(9 downto 0),
      mi_cpl_waddr0_i(9 downto 0) => MICOMPLETIONRAMWRITEADDRESSAL(9 downto 0),
      mi_cpl_waddr1_i(9 downto 0) => MICOMPLETIONRAMWRITEADDRESSBL(9 downto 0),
      mi_cpl_waddr2_i(9 downto 0) => MICOMPLETIONRAMWRITEADDRESSAU(9 downto 0),
      mi_cpl_waddr3_i(9 downto 0) => MICOMPLETIONRAMWRITEADDRESSBU(9 downto 0),
      mi_cpl_wdata_i(127 downto 120) => MICOMPLETIONRAMWRITEDATAU(70 downto 63),
      mi_cpl_wdata_i(119 downto 112) => MICOMPLETIONRAMWRITEDATAU(61 downto 54),
      mi_cpl_wdata_i(111 downto 104) => MICOMPLETIONRAMWRITEDATAU(52 downto 45),
      mi_cpl_wdata_i(103 downto 96) => MICOMPLETIONRAMWRITEDATAU(43 downto 36),
      mi_cpl_wdata_i(95 downto 88) => MICOMPLETIONRAMWRITEDATAU(34 downto 27),
      mi_cpl_wdata_i(87 downto 80) => MICOMPLETIONRAMWRITEDATAU(25 downto 18),
      mi_cpl_wdata_i(79 downto 72) => MICOMPLETIONRAMWRITEDATAU(16 downto 9),
      mi_cpl_wdata_i(71 downto 64) => MICOMPLETIONRAMWRITEDATAU(7 downto 0),
      mi_cpl_wdata_i(63 downto 56) => MICOMPLETIONRAMWRITEDATAL(70 downto 63),
      mi_cpl_wdata_i(55 downto 48) => MICOMPLETIONRAMWRITEDATAL(61 downto 54),
      mi_cpl_wdata_i(47 downto 40) => MICOMPLETIONRAMWRITEDATAL(52 downto 45),
      mi_cpl_wdata_i(39 downto 32) => MICOMPLETIONRAMWRITEDATAL(43 downto 36),
      mi_cpl_wdata_i(31 downto 24) => MICOMPLETIONRAMWRITEDATAL(34 downto 27),
      mi_cpl_wdata_i(23 downto 16) => MICOMPLETIONRAMWRITEDATAL(25 downto 18),
      mi_cpl_wdata_i(15 downto 8) => MICOMPLETIONRAMWRITEDATAL(16 downto 9),
      mi_cpl_wdata_i(7 downto 0) => MICOMPLETIONRAMWRITEDATAL(7 downto 0),
      mi_cpl_wdip_i(15) => MICOMPLETIONRAMWRITEDATAU(71),
      mi_cpl_wdip_i(14) => MICOMPLETIONRAMWRITEDATAU(62),
      mi_cpl_wdip_i(13) => MICOMPLETIONRAMWRITEDATAU(53),
      mi_cpl_wdip_i(12) => MICOMPLETIONRAMWRITEDATAU(44),
      mi_cpl_wdip_i(11) => MICOMPLETIONRAMWRITEDATAU(35),
      mi_cpl_wdip_i(10) => MICOMPLETIONRAMWRITEDATAU(26),
      mi_cpl_wdip_i(9) => MICOMPLETIONRAMWRITEDATAU(17),
      mi_cpl_wdip_i(8) => MICOMPLETIONRAMWRITEDATAU(8),
      mi_cpl_wdip_i(7) => MICOMPLETIONRAMWRITEDATAL(71),
      mi_cpl_wdip_i(6) => MICOMPLETIONRAMWRITEDATAL(62),
      mi_cpl_wdip_i(5) => MICOMPLETIONRAMWRITEDATAL(53),
      mi_cpl_wdip_i(4) => MICOMPLETIONRAMWRITEDATAL(44),
      mi_cpl_wdip_i(3) => MICOMPLETIONRAMWRITEDATAL(35),
      mi_cpl_wdip_i(2) => MICOMPLETIONRAMWRITEDATAL(26),
      mi_cpl_wdip_i(1) => MICOMPLETIONRAMWRITEDATAL(17),
      mi_cpl_wdip_i(0) => MICOMPLETIONRAMWRITEDATAL(8),
      mi_req_raddr0_i(8 downto 0) => MIREQUESTRAMREADADDRESSA(8 downto 0),
      mi_req_raddr1_i(8 downto 0) => MIREQUESTRAMREADADDRESSB(8 downto 0),
      mi_req_waddr0_i(8 downto 0) => MIREQUESTRAMWRITEADDRESSA(8 downto 0),
      mi_req_waddr1_i(8 downto 0) => MIREQUESTRAMWRITEADDRESSB(8 downto 0)
    );
\read_rcvd_watchDog_cnt[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^cfgextreadreceived\,
      I1 => cfg_ext_read_received_d1,
      I2 => is_reg_num_cfg_ext_space,
      O => SR(0)
    );
\read_rcvd_watchDog_cnt[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \^cfgextreadreceived\,
      I1 => cfg_ext_read_received_d1,
      I2 => is_reg_num_cfg_ext_space,
      I3 => cfg_ext_read_data_valid,
      O => SR(1)
    );
\read_rcvd_watchDog_cnt[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0100"
    )
        port map (
      I0 => \^cfg_ext_register_number\(5),
      I1 => \^cfg_ext_register_number\(6),
      I2 => \^cfg_ext_register_number\(7),
      I3 => \^cfg_ext_register_number\(4),
      I4 => \^cfg_ext_register_number\(8),
      I5 => \^cfg_ext_register_number\(9),
      O => is_reg_num_cfg_ext_space
    );
user_lnk_up_cdc_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^cfg_phy_link_status\(1),
      I1 => \^cfg_phy_link_status\(0),
      I2 => sys_reset,
      O => sys_reset_1
    );
user_lnk_up_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sys_reset,
      I1 => \^cfg_phy_link_status\(0),
      I2 => \^cfg_phy_link_status\(1),
      O => sys_reset_0
    );
user_reset_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \^cfg_phy_link_status\(1),
      I1 => sys_reset,
      I2 => \^cfg_hot_reset_out\,
      I3 => \^cfg_phy_link_down\,
      O => src_arst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt is
  port (
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk01_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll1pd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll1reset_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qpllrsvd2_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    qpllrsvd3_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    qpll1lock_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll1outclk_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll1outrefclk_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cpllpd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cpllreset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dmonfiforeset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dmonitorclk_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 71 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 127 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gtrxreset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gttxreset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    pcieeqrxeqadaptdone_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pcierstidle_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pciersttxsyncstart_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pcieuserratedone_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 127 downto 0 );
    rx8b10ben_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxcommadeten_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfeagchold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfelfhold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap10hold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap11hold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap12hold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap13hold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap14hold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap15hold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap2hold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap3hold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap4hold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap5hold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap6hold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap7hold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap8hold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap9hold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfeuthold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfevphold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxlpmgchold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxlpmhfhold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxlpmlfhold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxlpmoshold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxoshold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxpcommaalignen_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rxprogdivreset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxrate_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    rxratemode_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxslide_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxuserrdy_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx8b10ben_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 127 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 127 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    txdata_in : in STD_LOGIC_VECTOR ( 1023 downto 0 );
    txdeemph_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdetectrx_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    txdlybypass_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdlyen_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdlyhold_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdlyovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdlysreset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdlyupdown_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txmaincursor_in : in STD_LOGIC_VECTOR ( 55 downto 0 );
    txmargin_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    txoutclksel_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    txpd_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txphalign_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txphalignen_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txphdlypd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txphdlyreset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txphdlytstclk_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txphinit_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txphovrden_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    txprogdivreset_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txrate_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    txswing_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txsyncallin_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txsyncin_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txsyncmode_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txuserrdy_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    bufgtce_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    bufgtcemask_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    bufgtdiv_out : out STD_LOGIC_VECTOR ( 71 downto 0 );
    bufgtreset_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    bufgtrstmask_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 135 downto 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 127 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pcierategen3_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pcierateidle_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pcierateqpllpd_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pcierateqpllreset_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pciesynctxsyncdone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pcieusergen3rdy_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pcieuserphystatusrst_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pcieuserratestart_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pcsrsvdout_out : out STD_LOGIC_VECTOR ( 95 downto 0 );
    phystatus_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    rxbyteisaligned_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxbyterealign_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxcommadet_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 127 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 127 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rxdata_out : out STD_LOGIC_VECTOR ( 1023 downto 0 );
    rxdlysresetdone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxelecidle_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxphaligndone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxprbslocked_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxprgdivresetdone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxratedone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxstatus_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    rxsyncdone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxvalid_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txdlysresetdone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txphaligndone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txphinitdone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txsyncdone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txsyncout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt : entity is "pcie3_ultrascale_7038_gt,pcie3_ultrascale_7038_gt_gtwizard_top,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt : entity is "pcie3_ultrascale_7038_gt";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt : entity is "pcie3_ultrascale_7038_gt_gtwizard_top,Vivado 2020.1";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt is
  signal NLW_inst_cpllfbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_cpllrefclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_dmonitoroutclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_drpdo_common_out_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_drprdy_common_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_gtrefclkmonitor_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_rx_done_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_tx_done_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userdata_rx_out_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_inst_gtytxn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtytxp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pinrsrvdas_out_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_pmarsvdout0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_pmarsvdout1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_powerpresent_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0fbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_qpll0lock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_qpll0outclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_qpll0outrefclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_qpll0refclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_qpll1fbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_qpll1refclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_qplldmonitor0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_qplldmonitor1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_refclkoutmonitor0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_refclkoutmonitor1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_resetexception_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxcdrphdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxchanbondseq_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxchanisaligned_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxchanrealign_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxchbondo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal NLW_inst_rxckcaldone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcominitdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxcomsasdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxcomwakedet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxdataextendrsvd_out_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_rxdatavalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_rxheader_out_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_inst_rxheadervalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_rxlfpstresetdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal NLW_inst_rxosintdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxosintstarted_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxosintstrobedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxosintstrobestarted_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxoutclkfabric_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxoutclkpcs_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxphalignerr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxqpisenn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxqpisenp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxrecclk0_sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxrecclk0sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk1_sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_rxrecclk1sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclkout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxsliderdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxslipdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxslipoutclkrdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxslippmardy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxstartofseq_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_rxsyncout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_sdm0finalout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_sdm0testdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_sdm1finalout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_sdm1testdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_tcongpo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_tconrsvdout0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_txcomfinish_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_txdccdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txoutclkfabric_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_txoutclkpcs_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_txqpisenn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_txqpisenp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_txratedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_ubdaddr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubden_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubdi_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubdwe_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubmdmtdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubrsvdout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubtxuart_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_CHANNEL_ENABLE : string;
  attribute C_CHANNEL_ENABLE of inst : label is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111";
  attribute C_COMMON_SCALING_FACTOR : integer;
  attribute C_COMMON_SCALING_FACTOR of inst : label is 2;
  attribute C_CPLL_VCO_FREQUENCY : string;
  attribute C_CPLL_VCO_FREQUENCY of inst : label is "2000.000000";
  attribute C_ENABLE_COMMON_USRCLK : integer;
  attribute C_ENABLE_COMMON_USRCLK of inst : label is 0;
  attribute C_FORCE_COMMONS : integer;
  attribute C_FORCE_COMMONS of inst : label is 0;
  attribute C_FREERUN_FREQUENCY : string;
  attribute C_FREERUN_FREQUENCY of inst : label is "100.000000";
  attribute C_GT_REV : integer;
  attribute C_GT_REV of inst : label is 17;
  attribute C_GT_TYPE : integer;
  attribute C_GT_TYPE of inst : label is 0;
  attribute C_INCLUDE_CPLL_CAL : integer;
  attribute C_INCLUDE_CPLL_CAL of inst : label is 2;
  attribute C_LOCATE_COMMON : integer;
  attribute C_LOCATE_COMMON of inst : label is 0;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE : integer;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE of inst : label is 2;
  attribute C_LOCATE_RESET_CONTROLLER : integer;
  attribute C_LOCATE_RESET_CONTROLLER of inst : label is 1;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_RX_USER_CLOCKING : integer;
  attribute C_LOCATE_RX_USER_CLOCKING of inst : label is 1;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER of inst : label is 1;
  attribute C_LOCATE_TX_USER_CLOCKING : integer;
  attribute C_LOCATE_TX_USER_CLOCKING of inst : label is 1;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING : integer;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING of inst : label is 1;
  attribute C_PCIE_CORECLK_FREQ : integer;
  attribute C_PCIE_CORECLK_FREQ of inst : label is 500;
  attribute C_PCIE_ENABLE : integer;
  attribute C_PCIE_ENABLE of inst : label is 1;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL : integer;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL of inst : label is 0;
  attribute C_RESET_SEQUENCE_INTERVAL : integer;
  attribute C_RESET_SEQUENCE_INTERVAL of inst : label is 0;
  attribute C_RX_BUFFBYPASS_MODE : integer;
  attribute C_RX_BUFFBYPASS_MODE of inst : label is 0;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL of inst : label is 0;
  attribute C_RX_BUFFER_MODE : integer;
  attribute C_RX_BUFFER_MODE of inst : label is 1;
  attribute C_RX_CB_DISP : string;
  attribute C_RX_CB_DISP of inst : label is "8'b00000000";
  attribute C_RX_CB_K : string;
  attribute C_RX_CB_K of inst : label is "8'b00000000";
  attribute C_RX_CB_LEN_SEQ : integer;
  attribute C_RX_CB_LEN_SEQ of inst : label is 1;
  attribute C_RX_CB_MAX_LEVEL : integer;
  attribute C_RX_CB_MAX_LEVEL of inst : label is 4;
  attribute C_RX_CB_NUM_SEQ : integer;
  attribute C_RX_CB_NUM_SEQ of inst : label is 0;
  attribute C_RX_CB_VAL : string;
  attribute C_RX_CB_VAL of inst : label is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_CC_DISP : string;
  attribute C_RX_CC_DISP of inst : label is "8'b00000000";
  attribute C_RX_CC_ENABLE : integer;
  attribute C_RX_CC_ENABLE of inst : label is 1;
  attribute C_RX_CC_K : string;
  attribute C_RX_CC_K of inst : label is "8'b00000001";
  attribute C_RX_CC_LEN_SEQ : integer;
  attribute C_RX_CC_LEN_SEQ of inst : label is 1;
  attribute C_RX_CC_NUM_SEQ : integer;
  attribute C_RX_CC_NUM_SEQ of inst : label is 1;
  attribute C_RX_CC_PERIODICITY : integer;
  attribute C_RX_CC_PERIODICITY of inst : label is 5000;
  attribute C_RX_CC_VAL : string;
  attribute C_RX_CC_VAL of inst : label is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000011100";
  attribute C_RX_COMMA_M_ENABLE : integer;
  attribute C_RX_COMMA_M_ENABLE of inst : label is 1;
  attribute C_RX_COMMA_M_VAL : string;
  attribute C_RX_COMMA_M_VAL of inst : label is "10'b1010000011";
  attribute C_RX_COMMA_P_ENABLE : integer;
  attribute C_RX_COMMA_P_ENABLE of inst : label is 1;
  attribute C_RX_COMMA_P_VAL : string;
  attribute C_RX_COMMA_P_VAL of inst : label is "10'b0101111100";
  attribute C_RX_DATA_DECODING : integer;
  attribute C_RX_DATA_DECODING of inst : label is 1;
  attribute C_RX_ENABLE : integer;
  attribute C_RX_ENABLE of inst : label is 1;
  attribute C_RX_INT_DATA_WIDTH : integer;
  attribute C_RX_INT_DATA_WIDTH of inst : label is 20;
  attribute C_RX_LINE_RATE : string;
  attribute C_RX_LINE_RATE of inst : label is "8.000000";
  attribute C_RX_MASTER_CHANNEL_IDX : integer;
  attribute C_RX_MASTER_CHANNEL_IDX of inst : label is 7;
  attribute C_RX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_RX_OUTCLK_BUFG_GT_DIV of inst : label is 1;
  attribute C_RX_OUTCLK_FREQUENCY : string;
  attribute C_RX_OUTCLK_FREQUENCY of inst : label is "400.000000";
  attribute C_RX_OUTCLK_SOURCE : integer;
  attribute C_RX_OUTCLK_SOURCE of inst : label is 1;
  attribute C_RX_PLL_TYPE : integer;
  attribute C_RX_PLL_TYPE of inst : label is 1;
  attribute C_RX_RECCLK_OUTPUT : string;
  attribute C_RX_RECCLK_OUTPUT of inst : label is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_REFCLK_FREQUENCY : string;
  attribute C_RX_REFCLK_FREQUENCY of inst : label is "100.000000";
  attribute C_RX_SLIDE_MODE : integer;
  attribute C_RX_SLIDE_MODE of inst : label is 2;
  attribute C_RX_USER_CLOCKING_CONTENTS : integer;
  attribute C_RX_USER_CLOCKING_CONTENTS of inst : label is 0;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL of inst : label is 0;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of inst : label is 1;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of inst : label is 1;
  attribute C_RX_USER_CLOCKING_SOURCE : integer;
  attribute C_RX_USER_CLOCKING_SOURCE of inst : label is 0;
  attribute C_RX_USER_DATA_WIDTH : integer;
  attribute C_RX_USER_DATA_WIDTH of inst : label is 16;
  attribute C_RX_USRCLK2_FREQUENCY : string;
  attribute C_RX_USRCLK2_FREQUENCY of inst : label is "400.000000";
  attribute C_RX_USRCLK_FREQUENCY : string;
  attribute C_RX_USRCLK_FREQUENCY of inst : label is "400.000000";
  attribute C_SECONDARY_QPLL_ENABLE : integer;
  attribute C_SECONDARY_QPLL_ENABLE of inst : label is 0;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY : string;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY of inst : label is "257.812500";
  attribute C_SIM_CPLL_CAL_BYPASS : integer;
  attribute C_SIM_CPLL_CAL_BYPASS of inst : label is 1;
  attribute C_TOTAL_NUM_CHANNELS : integer;
  attribute C_TOTAL_NUM_CHANNELS of inst : label is 8;
  attribute C_TOTAL_NUM_COMMONS : integer;
  attribute C_TOTAL_NUM_COMMONS of inst : label is 2;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE : integer;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE of inst : label is 0;
  attribute C_TXPROGDIV_FREQ_ENABLE : integer;
  attribute C_TXPROGDIV_FREQ_ENABLE of inst : label is 1;
  attribute C_TXPROGDIV_FREQ_SOURCE : integer;
  attribute C_TXPROGDIV_FREQ_SOURCE of inst : label is 2;
  attribute C_TXPROGDIV_FREQ_VAL : string;
  attribute C_TXPROGDIV_FREQ_VAL of inst : label is "400.000000";
  attribute C_TX_BUFFBYPASS_MODE : integer;
  attribute C_TX_BUFFBYPASS_MODE of inst : label is 0;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL of inst : label is 0;
  attribute C_TX_BUFFER_MODE : integer;
  attribute C_TX_BUFFER_MODE of inst : label is 0;
  attribute C_TX_DATA_ENCODING : integer;
  attribute C_TX_DATA_ENCODING of inst : label is 1;
  attribute C_TX_ENABLE : integer;
  attribute C_TX_ENABLE of inst : label is 1;
  attribute C_TX_INT_DATA_WIDTH : integer;
  attribute C_TX_INT_DATA_WIDTH of inst : label is 20;
  attribute C_TX_LINE_RATE : string;
  attribute C_TX_LINE_RATE of inst : label is "8.000000";
  attribute C_TX_MASTER_CHANNEL_IDX : integer;
  attribute C_TX_MASTER_CHANNEL_IDX of inst : label is 7;
  attribute C_TX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_TX_OUTCLK_BUFG_GT_DIV of inst : label is 1;
  attribute C_TX_OUTCLK_FREQUENCY : string;
  attribute C_TX_OUTCLK_FREQUENCY of inst : label is "400.000000";
  attribute C_TX_OUTCLK_SOURCE : integer;
  attribute C_TX_OUTCLK_SOURCE of inst : label is 4;
  attribute C_TX_PLL_TYPE : integer;
  attribute C_TX_PLL_TYPE of inst : label is 1;
  attribute C_TX_REFCLK_FREQUENCY : string;
  attribute C_TX_REFCLK_FREQUENCY of inst : label is "100.000000";
  attribute C_TX_USER_CLOCKING_CONTENTS : integer;
  attribute C_TX_USER_CLOCKING_CONTENTS of inst : label is 0;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL of inst : label is 0;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of inst : label is 1;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of inst : label is 1;
  attribute C_TX_USER_CLOCKING_SOURCE : integer;
  attribute C_TX_USER_CLOCKING_SOURCE of inst : label is 0;
  attribute C_TX_USER_DATA_WIDTH : integer;
  attribute C_TX_USER_DATA_WIDTH of inst : label is 16;
  attribute C_TX_USRCLK2_FREQUENCY : string;
  attribute C_TX_USRCLK2_FREQUENCY of inst : label is "400.000000";
  attribute C_TX_USRCLK_FREQUENCY : string;
  attribute C_TX_USRCLK_FREQUENCY of inst : label is "400.000000";
  attribute C_USER_GTPOWERGOOD_DELAY_EN : integer;
  attribute C_USER_GTPOWERGOOD_DELAY_EN of inst : label is 0;
begin
inst: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt_gtwizard_top
     port map (
      bgbypassb_in(1 downto 0) => B"11",
      bgmonitorenb_in(1 downto 0) => B"11",
      bgpdb_in(1 downto 0) => B"11",
      bgrcalovrd_in(9 downto 0) => B"1111111111",
      bgrcalovrdenb_in(1 downto 0) => B"11",
      bufgtce_out(23 downto 0) => bufgtce_out(23 downto 0),
      bufgtcemask_out(23 downto 0) => bufgtcemask_out(23 downto 0),
      bufgtdiv_out(71 downto 0) => bufgtdiv_out(71 downto 0),
      bufgtreset_out(23 downto 0) => bufgtreset_out(23 downto 0),
      bufgtrstmask_out(23 downto 0) => bufgtrstmask_out(23 downto 0),
      cdrstepdir_in(0) => '0',
      cdrstepsq_in(0) => '0',
      cdrstepsx_in(0) => '0',
      cfgreset_in(7 downto 0) => B"00000000",
      clkrsvd0_in(7 downto 0) => B"00000000",
      clkrsvd1_in(7 downto 0) => B"00000000",
      cpllfbclklost_out(7 downto 0) => NLW_inst_cpllfbclklost_out_UNCONNECTED(7 downto 0),
      cpllfreqlock_in(0) => '0',
      cplllock_out(7 downto 0) => cplllock_out(7 downto 0),
      cplllockdetclk_in(7 downto 0) => B"00000000",
      cplllocken_in(7 downto 0) => B"11111111",
      cpllpd_in(7 downto 0) => cpllpd_in(7 downto 0),
      cpllrefclklost_out(7 downto 0) => NLW_inst_cpllrefclklost_out_UNCONNECTED(7 downto 0),
      cpllrefclksel_in(23 downto 0) => B"001001001001001001001001",
      cpllreset_in(7 downto 0) => cpllreset_in(7 downto 0),
      dmonfiforeset_in(7 downto 0) => dmonfiforeset_in(7 downto 0),
      dmonitorclk_in(7 downto 0) => dmonitorclk_in(7 downto 0),
      dmonitorout_out(135 downto 0) => dmonitorout_out(135 downto 0),
      dmonitoroutclk_out(0) => NLW_inst_dmonitoroutclk_out_UNCONNECTED(0),
      drpaddr_common_in(17 downto 0) => B"000000000000000000",
      drpaddr_in(71 downto 0) => drpaddr_in(71 downto 0),
      drpclk_common_in(1 downto 0) => B"00",
      drpclk_in(7 downto 0) => drpclk_in(7 downto 0),
      drpdi_common_in(31 downto 0) => B"00000000000000000000000000000000",
      drpdi_in(127 downto 0) => drpdi_in(127 downto 0),
      drpdo_common_out(31 downto 0) => NLW_inst_drpdo_common_out_UNCONNECTED(31 downto 0),
      drpdo_out(127 downto 0) => drpdo_out(127 downto 0),
      drpen_common_in(1 downto 0) => B"00",
      drpen_in(7 downto 0) => drpen_in(7 downto 0),
      drprdy_common_out(1 downto 0) => NLW_inst_drprdy_common_out_UNCONNECTED(1 downto 0),
      drprdy_out(7 downto 0) => drprdy_out(7 downto 0),
      drprst_in(0) => '0',
      drpwe_common_in(1 downto 0) => B"00",
      drpwe_in(7 downto 0) => drpwe_in(7 downto 0),
      elpcaldvorwren_in(0) => '0',
      elpcalpaorwren_in(0) => '0',
      evoddphicaldone_in(7 downto 0) => B"00000000",
      evoddphicalstart_in(7 downto 0) => B"00000000",
      evoddphidrden_in(7 downto 0) => B"00000000",
      evoddphidwren_in(7 downto 0) => B"00000000",
      evoddphixrden_in(7 downto 0) => B"00000000",
      evoddphixwren_in(7 downto 0) => B"00000000",
      eyescandataerror_out(7 downto 0) => eyescandataerror_out(7 downto 0),
      eyescanmode_in(7 downto 0) => B"00000000",
      eyescanreset_in(7 downto 0) => eyescanreset_in(7 downto 0),
      eyescantrigger_in(7 downto 0) => B"00000000",
      freqos_in(0) => '0',
      gtgrefclk0_in(1 downto 0) => B"00",
      gtgrefclk1_in(1 downto 0) => B"00",
      gtgrefclk_in(7 downto 0) => B"00000000",
      gthrxn_in(7 downto 0) => gthrxn_in(7 downto 0),
      gthrxp_in(7 downto 0) => gthrxp_in(7 downto 0),
      gthtxn_out(7 downto 0) => gthtxn_out(7 downto 0),
      gthtxp_out(7 downto 0) => gthtxp_out(7 downto 0),
      gtnorthrefclk00_in(1 downto 0) => B"00",
      gtnorthrefclk01_in(1 downto 0) => B"00",
      gtnorthrefclk0_in(7 downto 0) => B"00000000",
      gtnorthrefclk10_in(1 downto 0) => B"00",
      gtnorthrefclk11_in(1 downto 0) => B"00",
      gtnorthrefclk1_in(7 downto 0) => B"00000000",
      gtpowergood_out(7 downto 0) => gtpowergood_out(7 downto 0),
      gtrefclk00_in(1 downto 0) => B"00",
      gtrefclk01_in(1 downto 0) => gtrefclk01_in(1 downto 0),
      gtrefclk0_in(7 downto 0) => gtrefclk0_in(7 downto 0),
      gtrefclk10_in(1 downto 0) => B"00",
      gtrefclk11_in(1 downto 0) => B"00",
      gtrefclk1_in(7 downto 0) => B"00000000",
      gtrefclkmonitor_out(7 downto 0) => NLW_inst_gtrefclkmonitor_out_UNCONNECTED(7 downto 0),
      gtresetsel_in(7 downto 0) => B"00000000",
      gtrsvd_in(127 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      gtrxreset_in(7 downto 0) => gtrxreset_in(7 downto 0),
      gtrxresetsel_in(0) => '0',
      gtsouthrefclk00_in(1 downto 0) => B"00",
      gtsouthrefclk01_in(1 downto 0) => B"00",
      gtsouthrefclk0_in(7 downto 0) => B"00000000",
      gtsouthrefclk10_in(1 downto 0) => B"00",
      gtsouthrefclk11_in(1 downto 0) => B"00",
      gtsouthrefclk1_in(7 downto 0) => B"00000000",
      gttxreset_in(7 downto 0) => gttxreset_in(7 downto 0),
      gttxresetsel_in(0) => '0',
      gtwiz_buffbypass_rx_done_out(0) => NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED(0),
      gtwiz_buffbypass_rx_error_out(0) => NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED(0),
      gtwiz_buffbypass_rx_reset_in(0) => '0',
      gtwiz_buffbypass_rx_start_user_in(0) => '0',
      gtwiz_buffbypass_tx_done_out(0) => NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED(0),
      gtwiz_buffbypass_tx_error_out(0) => NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED(0),
      gtwiz_buffbypass_tx_reset_in(0) => '0',
      gtwiz_buffbypass_tx_start_user_in(0) => '0',
      gtwiz_gthe3_cpll_cal_bufg_ce_in(7 downto 0) => B"00000000",
      gtwiz_gthe3_cpll_cal_cnt_tol_in(143 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      gtwiz_gthe3_cpll_cal_txoutclk_period_in(143 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      gtwiz_gthe4_cpll_cal_bufg_ce_in(7 downto 0) => B"00000000",
      gtwiz_gthe4_cpll_cal_cnt_tol_in(143 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      gtwiz_gthe4_cpll_cal_txoutclk_period_in(143 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      gtwiz_gtye4_cpll_cal_bufg_ce_in(7 downto 0) => B"00000000",
      gtwiz_gtye4_cpll_cal_cnt_tol_in(143 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      gtwiz_gtye4_cpll_cal_txoutclk_period_in(143 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      gtwiz_reset_all_in(0) => '0',
      gtwiz_reset_clk_freerun_in(0) => '0',
      gtwiz_reset_qpll0lock_in(1 downto 0) => B"00",
      gtwiz_reset_qpll0reset_out(1 downto 0) => NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED(1 downto 0),
      gtwiz_reset_qpll1lock_in(1 downto 0) => B"00",
      gtwiz_reset_qpll1reset_out(1 downto 0) => NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED(1 downto 0),
      gtwiz_reset_rx_cdr_stable_out(0) => NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED(0),
      gtwiz_reset_rx_datapath_in(0) => '0',
      gtwiz_reset_rx_done_in(0) => gtwiz_reset_rx_done_in(0),
      gtwiz_reset_rx_done_out(0) => NLW_inst_gtwiz_reset_rx_done_out_UNCONNECTED(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => '0',
      gtwiz_reset_tx_datapath_in(0) => '0',
      gtwiz_reset_tx_done_in(0) => gtwiz_reset_tx_done_in(0),
      gtwiz_reset_tx_done_out(0) => NLW_inst_gtwiz_reset_tx_done_out_UNCONNECTED(0),
      gtwiz_reset_tx_pll_and_datapath_in(0) => '0',
      gtwiz_userclk_rx_active_in(0) => gtwiz_userclk_rx_active_in(0),
      gtwiz_userclk_rx_active_out(0) => NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED(0),
      gtwiz_userclk_rx_reset_in(0) => '0',
      gtwiz_userclk_rx_srcclk_out(0) => NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED(0),
      gtwiz_userclk_rx_usrclk2_out(0) => NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED(0),
      gtwiz_userclk_rx_usrclk_out(0) => NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED(0),
      gtwiz_userclk_tx_active_in(0) => gtwiz_userclk_tx_active_in(0),
      gtwiz_userclk_tx_active_out(0) => NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED(0),
      gtwiz_userclk_tx_reset_in(0) => '0',
      gtwiz_userclk_tx_srcclk_out(0) => NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED(0),
      gtwiz_userclk_tx_usrclk2_out(0) => NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED(0),
      gtwiz_userclk_tx_usrclk_out(0) => NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED(0),
      gtwiz_userdata_rx_out(127 downto 0) => NLW_inst_gtwiz_userdata_rx_out_UNCONNECTED(127 downto 0),
      gtwiz_userdata_tx_in(127 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      gtyrxn_in(0) => '0',
      gtyrxp_in(0) => '0',
      gtytxn_out(0) => NLW_inst_gtytxn_out_UNCONNECTED(0),
      gtytxp_out(0) => NLW_inst_gtytxp_out_UNCONNECTED(0),
      incpctrl_in(0) => '0',
      loopback_in(23 downto 0) => loopback_in(23 downto 0),
      looprsvd_in(0) => '0',
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lpbkrxtxseren_in(7 downto 0) => B"00000000",
      lpbktxrxseren_in(7 downto 0) => B"00000000",
      pcieeqrxeqadaptdone_in(7 downto 0) => pcieeqrxeqadaptdone_in(7 downto 0),
      pcierategen3_out(7 downto 0) => pcierategen3_out(7 downto 0),
      pcierateidle_out(7 downto 0) => pcierateidle_out(7 downto 0),
      pcierateqpll0_in(0) => '0',
      pcierateqpll1_in(0) => '0',
      pcierateqpllpd_out(15 downto 0) => pcierateqpllpd_out(15 downto 0),
      pcierateqpllreset_out(15 downto 0) => pcierateqpllreset_out(15 downto 0),
      pcierstidle_in(7 downto 0) => pcierstidle_in(7 downto 0),
      pciersttxsyncstart_in(7 downto 0) => pciersttxsyncstart_in(7 downto 0),
      pciesynctxsyncdone_out(7 downto 0) => pciesynctxsyncdone_out(7 downto 0),
      pcieusergen3rdy_out(7 downto 0) => pcieusergen3rdy_out(7 downto 0),
      pcieuserphystatusrst_out(7 downto 0) => pcieuserphystatusrst_out(7 downto 0),
      pcieuserratedone_in(7 downto 0) => pcieuserratedone_in(7 downto 0),
      pcieuserratestart_out(7 downto 0) => pcieuserratestart_out(7 downto 0),
      pcsrsvdin2_in(39 downto 0) => B"0000000000000000000000000000000000000000",
      pcsrsvdin_in(127 downto 0) => pcsrsvdin_in(127 downto 0),
      pcsrsvdout_out(95 downto 0) => pcsrsvdout_out(95 downto 0),
      phystatus_out(7 downto 0) => phystatus_out(7 downto 0),
      pinrsrvdas_out(63 downto 0) => NLW_inst_pinrsrvdas_out_UNCONNECTED(63 downto 0),
      pmarsvd0_in(15 downto 0) => B"0000000000000000",
      pmarsvd1_in(15 downto 0) => B"0000000000000000",
      pmarsvdin_in(39 downto 0) => B"0000000000000000000000000000000000000000",
      pmarsvdout0_out(15 downto 0) => NLW_inst_pmarsvdout0_out_UNCONNECTED(15 downto 0),
      pmarsvdout1_out(15 downto 0) => NLW_inst_pmarsvdout1_out_UNCONNECTED(15 downto 0),
      powerpresent_out(0) => NLW_inst_powerpresent_out_UNCONNECTED(0),
      qpll0clk_in(7 downto 0) => B"00000000",
      qpll0clkrsvd0_in(1 downto 0) => B"00",
      qpll0clkrsvd1_in(1 downto 0) => B"00",
      qpll0fbclklost_out(1 downto 0) => NLW_inst_qpll0fbclklost_out_UNCONNECTED(1 downto 0),
      qpll0fbdiv_in(0) => '0',
      qpll0freqlock_in(0) => '0',
      qpll0lock_out(1 downto 0) => NLW_inst_qpll0lock_out_UNCONNECTED(1 downto 0),
      qpll0lockdetclk_in(1 downto 0) => B"00",
      qpll0locken_in(1 downto 0) => B"00",
      qpll0outclk_out(1 downto 0) => NLW_inst_qpll0outclk_out_UNCONNECTED(1 downto 0),
      qpll0outrefclk_out(1 downto 0) => NLW_inst_qpll0outrefclk_out_UNCONNECTED(1 downto 0),
      qpll0pd_in(1 downto 0) => B"11",
      qpll0refclk_in(7 downto 0) => B"00000000",
      qpll0refclklost_out(1 downto 0) => NLW_inst_qpll0refclklost_out_UNCONNECTED(1 downto 0),
      qpll0refclksel_in(5 downto 0) => B"001001",
      qpll0reset_in(1 downto 0) => B"11",
      qpll1clk_in(7 downto 0) => B"00000000",
      qpll1clkrsvd0_in(1 downto 0) => B"00",
      qpll1clkrsvd1_in(1 downto 0) => B"00",
      qpll1fbclklost_out(1 downto 0) => NLW_inst_qpll1fbclklost_out_UNCONNECTED(1 downto 0),
      qpll1fbdiv_in(0) => '0',
      qpll1freqlock_in(0) => '0',
      qpll1lock_out(1 downto 0) => qpll1lock_out(1 downto 0),
      qpll1lockdetclk_in(1 downto 0) => B"00",
      qpll1locken_in(1 downto 0) => B"11",
      qpll1outclk_out(1 downto 0) => qpll1outclk_out(1 downto 0),
      qpll1outrefclk_out(1 downto 0) => qpll1outrefclk_out(1 downto 0),
      qpll1pd_in(1 downto 0) => qpll1pd_in(1 downto 0),
      qpll1refclk_in(7 downto 0) => B"00000000",
      qpll1refclklost_out(1 downto 0) => NLW_inst_qpll1refclklost_out_UNCONNECTED(1 downto 0),
      qpll1refclksel_in(5 downto 0) => B"001001",
      qpll1reset_in(1 downto 0) => qpll1reset_in(1 downto 0),
      qplldmonitor0_out(15 downto 0) => NLW_inst_qplldmonitor0_out_UNCONNECTED(15 downto 0),
      qplldmonitor1_out(15 downto 0) => NLW_inst_qplldmonitor1_out_UNCONNECTED(15 downto 0),
      qpllrsvd1_in(15 downto 0) => B"0000000000000000",
      qpllrsvd2_in(9 downto 0) => qpllrsvd2_in(9 downto 0),
      qpllrsvd3_in(9 downto 0) => qpllrsvd3_in(9 downto 0),
      qpllrsvd4_in(15 downto 0) => B"0000000000000000",
      rcalenb_in(1 downto 0) => B"11",
      refclkoutmonitor0_out(1 downto 0) => NLW_inst_refclkoutmonitor0_out_UNCONNECTED(1 downto 0),
      refclkoutmonitor1_out(1 downto 0) => NLW_inst_refclkoutmonitor1_out_UNCONNECTED(1 downto 0),
      resetexception_out(7 downto 0) => NLW_inst_resetexception_out_UNCONNECTED(7 downto 0),
      resetovrd_in(7 downto 0) => B"00000000",
      rstclkentx_in(7 downto 0) => B"00000000",
      rx8b10ben_in(7 downto 0) => rx8b10ben_in(7 downto 0),
      rxafecfoken_in(0) => '0',
      rxbufreset_in(7 downto 0) => rxbufreset_in(7 downto 0),
      rxbufstatus_out(23 downto 0) => rxbufstatus_out(23 downto 0),
      rxbyteisaligned_out(7 downto 0) => rxbyteisaligned_out(7 downto 0),
      rxbyterealign_out(7 downto 0) => rxbyterealign_out(7 downto 0),
      rxcdrfreqreset_in(7 downto 0) => B"00000000",
      rxcdrhold_in(7 downto 0) => rxcdrhold_in(7 downto 0),
      rxcdrlock_out(7 downto 0) => rxcdrlock_out(7 downto 0),
      rxcdrovrden_in(7 downto 0) => B"00000000",
      rxcdrphdone_out(7 downto 0) => NLW_inst_rxcdrphdone_out_UNCONNECTED(7 downto 0),
      rxcdrreset_in(7 downto 0) => B"00000000",
      rxcdrresetrsv_in(7 downto 0) => B"00000000",
      rxchanbondseq_out(7 downto 0) => NLW_inst_rxchanbondseq_out_UNCONNECTED(7 downto 0),
      rxchanisaligned_out(7 downto 0) => NLW_inst_rxchanisaligned_out_UNCONNECTED(7 downto 0),
      rxchanrealign_out(7 downto 0) => NLW_inst_rxchanrealign_out_UNCONNECTED(7 downto 0),
      rxchbonden_in(7 downto 0) => B"00000000",
      rxchbondi_in(39 downto 0) => B"0000000000000000000000000000000000000000",
      rxchbondlevel_in(23 downto 0) => B"000000000000000000000000",
      rxchbondmaster_in(7 downto 0) => B"00000000",
      rxchbondo_out(39 downto 0) => NLW_inst_rxchbondo_out_UNCONNECTED(39 downto 0),
      rxchbondslave_in(7 downto 0) => B"00000000",
      rxckcaldone_out(0) => NLW_inst_rxckcaldone_out_UNCONNECTED(0),
      rxckcalreset_in(0) => '0',
      rxckcalstart_in(0) => '0',
      rxclkcorcnt_out(15 downto 0) => rxclkcorcnt_out(15 downto 0),
      rxcominitdet_out(7 downto 0) => NLW_inst_rxcominitdet_out_UNCONNECTED(7 downto 0),
      rxcommadet_out(7 downto 0) => rxcommadet_out(7 downto 0),
      rxcommadeten_in(7 downto 0) => rxcommadeten_in(7 downto 0),
      rxcomsasdet_out(7 downto 0) => NLW_inst_rxcomsasdet_out_UNCONNECTED(7 downto 0),
      rxcomwakedet_out(7 downto 0) => NLW_inst_rxcomwakedet_out_UNCONNECTED(7 downto 0),
      rxctrl0_out(127 downto 0) => rxctrl0_out(127 downto 0),
      rxctrl1_out(127 downto 0) => rxctrl1_out(127 downto 0),
      rxctrl2_out(63 downto 0) => rxctrl2_out(63 downto 0),
      rxctrl3_out(63 downto 0) => rxctrl3_out(63 downto 0),
      rxdata_out(1023 downto 0) => rxdata_out(1023 downto 0),
      rxdataextendrsvd_out(63 downto 0) => NLW_inst_rxdataextendrsvd_out_UNCONNECTED(63 downto 0),
      rxdatavalid_out(15 downto 0) => NLW_inst_rxdatavalid_out_UNCONNECTED(15 downto 0),
      rxdccforcestart_in(0) => '0',
      rxdfeagcctrl_in(15 downto 0) => B"0101010101010101",
      rxdfeagchold_in(7 downto 0) => rxdfeagchold_in(7 downto 0),
      rxdfeagcovrden_in(7 downto 0) => B"00000000",
      rxdfecfokfcnum_in(0) => '0',
      rxdfecfokfen_in(0) => '0',
      rxdfecfokfpulse_in(0) => '0',
      rxdfecfokhold_in(0) => '0',
      rxdfecfokovren_in(0) => '0',
      rxdfekhhold_in(0) => '0',
      rxdfekhovrden_in(0) => '0',
      rxdfelfhold_in(7 downto 0) => rxdfelfhold_in(7 downto 0),
      rxdfelfovrden_in(7 downto 0) => B"00000000",
      rxdfelpmreset_in(7 downto 0) => B"00000000",
      rxdfetap10hold_in(7 downto 0) => rxdfetap10hold_in(7 downto 0),
      rxdfetap10ovrden_in(7 downto 0) => B"00000000",
      rxdfetap11hold_in(7 downto 0) => rxdfetap11hold_in(7 downto 0),
      rxdfetap11ovrden_in(7 downto 0) => B"00000000",
      rxdfetap12hold_in(7 downto 0) => rxdfetap12hold_in(7 downto 0),
      rxdfetap12ovrden_in(7 downto 0) => B"00000000",
      rxdfetap13hold_in(7 downto 0) => rxdfetap13hold_in(7 downto 0),
      rxdfetap13ovrden_in(7 downto 0) => B"00000000",
      rxdfetap14hold_in(7 downto 0) => rxdfetap14hold_in(7 downto 0),
      rxdfetap14ovrden_in(7 downto 0) => B"00000000",
      rxdfetap15hold_in(7 downto 0) => rxdfetap15hold_in(7 downto 0),
      rxdfetap15ovrden_in(7 downto 0) => B"00000000",
      rxdfetap2hold_in(7 downto 0) => rxdfetap2hold_in(7 downto 0),
      rxdfetap2ovrden_in(7 downto 0) => B"00000000",
      rxdfetap3hold_in(7 downto 0) => rxdfetap3hold_in(7 downto 0),
      rxdfetap3ovrden_in(7 downto 0) => B"00000000",
      rxdfetap4hold_in(7 downto 0) => rxdfetap4hold_in(7 downto 0),
      rxdfetap4ovrden_in(7 downto 0) => B"00000000",
      rxdfetap5hold_in(7 downto 0) => rxdfetap5hold_in(7 downto 0),
      rxdfetap5ovrden_in(7 downto 0) => B"00000000",
      rxdfetap6hold_in(7 downto 0) => rxdfetap6hold_in(7 downto 0),
      rxdfetap6ovrden_in(7 downto 0) => B"00000000",
      rxdfetap7hold_in(7 downto 0) => rxdfetap7hold_in(7 downto 0),
      rxdfetap7ovrden_in(7 downto 0) => B"00000000",
      rxdfetap8hold_in(7 downto 0) => rxdfetap8hold_in(7 downto 0),
      rxdfetap8ovrden_in(7 downto 0) => B"00000000",
      rxdfetap9hold_in(7 downto 0) => rxdfetap9hold_in(7 downto 0),
      rxdfetap9ovrden_in(7 downto 0) => B"00000000",
      rxdfeuthold_in(7 downto 0) => rxdfeuthold_in(7 downto 0),
      rxdfeutovrden_in(7 downto 0) => B"00000000",
      rxdfevphold_in(7 downto 0) => rxdfevphold_in(7 downto 0),
      rxdfevpovrden_in(7 downto 0) => B"00000000",
      rxdfevsen_in(7 downto 0) => B"00000000",
      rxdfexyden_in(7 downto 0) => B"11111111",
      rxdlybypass_in(7 downto 0) => B"11111111",
      rxdlyen_in(7 downto 0) => B"00000000",
      rxdlyovrden_in(7 downto 0) => B"00000000",
      rxdlysreset_in(7 downto 0) => B"00000000",
      rxdlysresetdone_out(7 downto 0) => rxdlysresetdone_out(7 downto 0),
      rxelecidle_out(7 downto 0) => rxelecidle_out(7 downto 0),
      rxelecidlemode_in(15 downto 0) => B"0000000000000000",
      rxeqtraining_in(0) => '0',
      rxgearboxslip_in(7 downto 0) => B"00000000",
      rxheader_out(47 downto 0) => NLW_inst_rxheader_out_UNCONNECTED(47 downto 0),
      rxheadervalid_out(15 downto 0) => NLW_inst_rxheadervalid_out_UNCONNECTED(15 downto 0),
      rxlatclk_in(7 downto 0) => B"00000000",
      rxlfpstresetdet_out(0) => NLW_inst_rxlfpstresetdet_out_UNCONNECTED(0),
      rxlfpsu2lpexitdet_out(0) => NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED(0),
      rxlfpsu3wakedet_out(0) => NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED(0),
      rxlpmen_in(7 downto 0) => rxlpmen_in(7 downto 0),
      rxlpmgchold_in(7 downto 0) => rxlpmgchold_in(7 downto 0),
      rxlpmgcovrden_in(7 downto 0) => B"00000000",
      rxlpmhfhold_in(7 downto 0) => rxlpmhfhold_in(7 downto 0),
      rxlpmhfovrden_in(7 downto 0) => B"00000000",
      rxlpmlfhold_in(7 downto 0) => rxlpmlfhold_in(7 downto 0),
      rxlpmlfklovrden_in(7 downto 0) => B"00000000",
      rxlpmoshold_in(7 downto 0) => rxlpmoshold_in(7 downto 0),
      rxlpmosovrden_in(7 downto 0) => B"00000000",
      rxmcommaalignen_in(7 downto 0) => rxmcommaalignen_in(7 downto 0),
      rxmonitorout_out(55 downto 0) => NLW_inst_rxmonitorout_out_UNCONNECTED(55 downto 0),
      rxmonitorsel_in(15 downto 0) => B"0000000000000000",
      rxoobreset_in(7 downto 0) => B"00000000",
      rxoscalreset_in(7 downto 0) => B"00000000",
      rxoshold_in(7 downto 0) => rxoshold_in(7 downto 0),
      rxosintcfg_in(31 downto 0) => B"11011101110111011101110111011101",
      rxosintdone_out(7 downto 0) => NLW_inst_rxosintdone_out_UNCONNECTED(7 downto 0),
      rxosinten_in(7 downto 0) => B"11111111",
      rxosinthold_in(7 downto 0) => B"00000000",
      rxosintovrden_in(7 downto 0) => B"00000000",
      rxosintstarted_out(7 downto 0) => NLW_inst_rxosintstarted_out_UNCONNECTED(7 downto 0),
      rxosintstrobe_in(7 downto 0) => B"00000000",
      rxosintstrobedone_out(7 downto 0) => NLW_inst_rxosintstrobedone_out_UNCONNECTED(7 downto 0),
      rxosintstrobestarted_out(7 downto 0) => NLW_inst_rxosintstrobestarted_out_UNCONNECTED(7 downto 0),
      rxosinttestovrden_in(7 downto 0) => B"00000000",
      rxosovrden_in(7 downto 0) => B"00000000",
      rxoutclk_out(7 downto 0) => rxoutclk_out(7 downto 0),
      rxoutclkfabric_out(7 downto 0) => NLW_inst_rxoutclkfabric_out_UNCONNECTED(7 downto 0),
      rxoutclkpcs_out(7 downto 0) => NLW_inst_rxoutclkpcs_out_UNCONNECTED(7 downto 0),
      rxoutclksel_in(23 downto 0) => B"010010010010010010010010",
      rxpcommaalignen_in(7 downto 0) => rxpcommaalignen_in(7 downto 0),
      rxpcsreset_in(7 downto 0) => B"00000000",
      rxpd_in(15 downto 0) => rxpd_in(15 downto 0),
      rxphalign_in(7 downto 0) => B"00000000",
      rxphaligndone_out(7 downto 0) => rxphaligndone_out(7 downto 0),
      rxphalignen_in(7 downto 0) => B"00000000",
      rxphalignerr_out(7 downto 0) => NLW_inst_rxphalignerr_out_UNCONNECTED(7 downto 0),
      rxphdlypd_in(7 downto 0) => B"00000000",
      rxphdlyreset_in(7 downto 0) => B"00000000",
      rxphovrden_in(7 downto 0) => B"00000000",
      rxpllclksel_in(15 downto 0) => B"1010101010101010",
      rxpmareset_in(7 downto 0) => B"00000000",
      rxpmaresetdone_out(7 downto 0) => rxpmaresetdone_out(7 downto 0),
      rxpolarity_in(7 downto 0) => rxpolarity_in(7 downto 0),
      rxprbscntreset_in(7 downto 0) => rxprbscntreset_in(7 downto 0),
      rxprbserr_out(7 downto 0) => rxprbserr_out(7 downto 0),
      rxprbslocked_out(7 downto 0) => rxprbslocked_out(7 downto 0),
      rxprbssel_in(31 downto 0) => rxprbssel_in(31 downto 0),
      rxprgdivresetdone_out(7 downto 0) => rxprgdivresetdone_out(7 downto 0),
      rxprogdivreset_in(7 downto 0) => rxprogdivreset_in(7 downto 0),
      rxqpien_in(7 downto 0) => B"00000000",
      rxqpisenn_out(7 downto 0) => NLW_inst_rxqpisenn_out_UNCONNECTED(7 downto 0),
      rxqpisenp_out(7 downto 0) => NLW_inst_rxqpisenp_out_UNCONNECTED(7 downto 0),
      rxrate_in(23 downto 0) => rxrate_in(23 downto 0),
      rxratedone_out(7 downto 0) => rxratedone_out(7 downto 0),
      rxratemode_in(7 downto 0) => rxratemode_in(7 downto 0),
      rxrecclk0_sel_out(3 downto 0) => NLW_inst_rxrecclk0_sel_out_UNCONNECTED(3 downto 0),
      rxrecclk0sel_out(0) => NLW_inst_rxrecclk0sel_out_UNCONNECTED(0),
      rxrecclk1_sel_out(3 downto 0) => NLW_inst_rxrecclk1_sel_out_UNCONNECTED(3 downto 0),
      rxrecclk1sel_out(0) => NLW_inst_rxrecclk1sel_out_UNCONNECTED(0),
      rxrecclkout_out(7 downto 0) => NLW_inst_rxrecclkout_out_UNCONNECTED(7 downto 0),
      rxresetdone_out(7 downto 0) => rxresetdone_out(7 downto 0),
      rxslide_in(7 downto 0) => rxslide_in(7 downto 0),
      rxsliderdy_out(7 downto 0) => NLW_inst_rxsliderdy_out_UNCONNECTED(7 downto 0),
      rxslipdone_out(7 downto 0) => NLW_inst_rxslipdone_out_UNCONNECTED(7 downto 0),
      rxslipoutclk_in(7 downto 0) => B"00000000",
      rxslipoutclkrdy_out(7 downto 0) => NLW_inst_rxslipoutclkrdy_out_UNCONNECTED(7 downto 0),
      rxslippma_in(7 downto 0) => B"00000000",
      rxslippmardy_out(7 downto 0) => NLW_inst_rxslippmardy_out_UNCONNECTED(7 downto 0),
      rxstartofseq_out(15 downto 0) => NLW_inst_rxstartofseq_out_UNCONNECTED(15 downto 0),
      rxstatus_out(23 downto 0) => rxstatus_out(23 downto 0),
      rxsyncallin_in(7 downto 0) => B"00000000",
      rxsyncdone_out(7 downto 0) => rxsyncdone_out(7 downto 0),
      rxsyncin_in(7 downto 0) => B"00000000",
      rxsyncmode_in(7 downto 0) => B"00000000",
      rxsyncout_out(7 downto 0) => NLW_inst_rxsyncout_out_UNCONNECTED(7 downto 0),
      rxsysclksel_in(15 downto 0) => B"1111111111111111",
      rxtermination_in(0) => '0',
      rxuserrdy_in(7 downto 0) => rxuserrdy_in(7 downto 0),
      rxusrclk2_in(7 downto 0) => rxusrclk2_in(7 downto 0),
      rxusrclk_in(7 downto 0) => rxusrclk_in(7 downto 0),
      rxvalid_out(7 downto 0) => rxvalid_out(7 downto 0),
      sdm0data_in(0) => '0',
      sdm0finalout_out(0) => NLW_inst_sdm0finalout_out_UNCONNECTED(0),
      sdm0reset_in(0) => '0',
      sdm0testdata_out(0) => NLW_inst_sdm0testdata_out_UNCONNECTED(0),
      sdm0toggle_in(0) => '0',
      sdm0width_in(0) => '0',
      sdm1data_in(0) => '0',
      sdm1finalout_out(0) => NLW_inst_sdm1finalout_out_UNCONNECTED(0),
      sdm1reset_in(0) => '0',
      sdm1testdata_out(0) => NLW_inst_sdm1testdata_out_UNCONNECTED(0),
      sdm1toggle_in(0) => '0',
      sdm1width_in(0) => '0',
      sigvalidclk_in(7 downto 0) => B"00000000",
      tcongpi_in(0) => '0',
      tcongpo_out(0) => NLW_inst_tcongpo_out_UNCONNECTED(0),
      tconpowerup_in(0) => '0',
      tconreset_in(0) => '0',
      tconrsvdin1_in(0) => '0',
      tconrsvdout0_out(0) => NLW_inst_tconrsvdout0_out_UNCONNECTED(0),
      tstin_in(159 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      tx8b10bbypass_in(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      tx8b10ben_in(7 downto 0) => tx8b10ben_in(7 downto 0),
      txbufdiffctrl_in(23 downto 0) => B"000000000000000000000000",
      txbufstatus_out(15 downto 0) => NLW_inst_txbufstatus_out_UNCONNECTED(15 downto 0),
      txcomfinish_out(7 downto 0) => NLW_inst_txcomfinish_out_UNCONNECTED(7 downto 0),
      txcominit_in(7 downto 0) => B"00000000",
      txcomsas_in(7 downto 0) => B"00000000",
      txcomwake_in(7 downto 0) => B"00000000",
      txctrl0_in(127 downto 0) => txctrl0_in(127 downto 0),
      txctrl1_in(127 downto 0) => txctrl1_in(127 downto 0),
      txctrl2_in(63 downto 0) => txctrl2_in(63 downto 0),
      txdata_in(1023 downto 0) => txdata_in(1023 downto 0),
      txdataextendrsvd_in(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      txdccdone_out(0) => NLW_inst_txdccdone_out_UNCONNECTED(0),
      txdccforcestart_in(0) => '0',
      txdccreset_in(0) => '0',
      txdeemph_in(7 downto 0) => txdeemph_in(7 downto 0),
      txdetectrx_in(7 downto 0) => txdetectrx_in(7 downto 0),
      txdiffctrl_in(31 downto 0) => txdiffctrl_in(31 downto 0),
      txdiffpd_in(7 downto 0) => B"00000000",
      txdlybypass_in(7 downto 0) => txdlybypass_in(7 downto 0),
      txdlyen_in(7 downto 0) => txdlyen_in(7 downto 0),
      txdlyhold_in(7 downto 0) => txdlyhold_in(7 downto 0),
      txdlyovrden_in(7 downto 0) => txdlyovrden_in(7 downto 0),
      txdlysreset_in(7 downto 0) => txdlysreset_in(7 downto 0),
      txdlysresetdone_out(7 downto 0) => txdlysresetdone_out(7 downto 0),
      txdlyupdown_in(7 downto 0) => txdlyupdown_in(7 downto 0),
      txelecidle_in(7 downto 0) => txelecidle_in(7 downto 0),
      txelforcestart_in(0) => '0',
      txheader_in(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      txinhibit_in(7 downto 0) => txinhibit_in(7 downto 0),
      txlatclk_in(7 downto 0) => B"00000000",
      txlfpstreset_in(0) => '0',
      txlfpsu2lpexit_in(0) => '0',
      txlfpsu3wake_in(0) => '0',
      txmaincursor_in(55 downto 0) => txmaincursor_in(55 downto 0),
      txmargin_in(23 downto 0) => txmargin_in(23 downto 0),
      txmuxdcdexhold_in(0) => '0',
      txmuxdcdorwren_in(0) => '0',
      txoneszeros_in(0) => '0',
      txoutclk_out(7 downto 0) => txoutclk_out(7 downto 0),
      txoutclkfabric_out(7 downto 0) => NLW_inst_txoutclkfabric_out_UNCONNECTED(7 downto 0),
      txoutclkpcs_out(7 downto 0) => NLW_inst_txoutclkpcs_out_UNCONNECTED(7 downto 0),
      txoutclksel_in(23 downto 0) => txoutclksel_in(23 downto 0),
      txpcsreset_in(7 downto 0) => B"00000000",
      txpd_in(15 downto 0) => txpd_in(15 downto 0),
      txpdelecidlemode_in(7 downto 0) => B"00000000",
      txphalign_in(7 downto 0) => txphalign_in(7 downto 0),
      txphaligndone_out(7 downto 0) => txphaligndone_out(7 downto 0),
      txphalignen_in(7 downto 0) => txphalignen_in(7 downto 0),
      txphdlypd_in(7 downto 0) => txphdlypd_in(7 downto 0),
      txphdlyreset_in(7 downto 0) => txphdlyreset_in(7 downto 0),
      txphdlytstclk_in(7 downto 0) => txphdlytstclk_in(7 downto 0),
      txphinit_in(7 downto 0) => txphinit_in(7 downto 0),
      txphinitdone_out(7 downto 0) => txphinitdone_out(7 downto 0),
      txphovrden_in(7 downto 0) => txphovrden_in(7 downto 0),
      txpippmen_in(7 downto 0) => B"00000000",
      txpippmovrden_in(7 downto 0) => B"00000000",
      txpippmpd_in(7 downto 0) => B"00000000",
      txpippmsel_in(7 downto 0) => B"00000000",
      txpippmstepsize_in(39 downto 0) => B"0000000000000000000000000000000000000000",
      txpisopd_in(7 downto 0) => B"00000000",
      txpllclksel_in(15 downto 0) => B"1010101010101010",
      txpmareset_in(7 downto 0) => B"00000000",
      txpmaresetdone_out(7 downto 0) => txpmaresetdone_out(7 downto 0),
      txpolarity_in(7 downto 0) => B"00000000",
      txpostcursor_in(39 downto 0) => txpostcursor_in(39 downto 0),
      txpostcursorinv_in(7 downto 0) => B"00000000",
      txprbsforceerr_in(7 downto 0) => txprbsforceerr_in(7 downto 0),
      txprbssel_in(31 downto 0) => txprbssel_in(31 downto 0),
      txprecursor_in(39 downto 0) => txprecursor_in(39 downto 0),
      txprecursorinv_in(7 downto 0) => B"00000000",
      txprgdivresetdone_out(7 downto 0) => txprgdivresetdone_out(7 downto 0),
      txprogdivreset_in(7 downto 0) => txprogdivreset_in(7 downto 0),
      txqpibiasen_in(7 downto 0) => B"00000000",
      txqpisenn_out(7 downto 0) => NLW_inst_txqpisenn_out_UNCONNECTED(7 downto 0),
      txqpisenp_out(7 downto 0) => NLW_inst_txqpisenp_out_UNCONNECTED(7 downto 0),
      txqpistrongpdown_in(7 downto 0) => B"00000000",
      txqpiweakpup_in(7 downto 0) => B"00000000",
      txrate_in(23 downto 0) => txrate_in(23 downto 0),
      txratedone_out(7 downto 0) => NLW_inst_txratedone_out_UNCONNECTED(7 downto 0),
      txratemode_in(7 downto 0) => B"00000000",
      txresetdone_out(7 downto 0) => txresetdone_out(7 downto 0),
      txsequence_in(55 downto 0) => B"00000000000000000000000000000000000000000000000000000000",
      txswing_in(7 downto 0) => txswing_in(7 downto 0),
      txsyncallin_in(7 downto 0) => txsyncallin_in(7 downto 0),
      txsyncdone_out(7 downto 0) => txsyncdone_out(7 downto 0),
      txsyncin_in(7 downto 0) => txsyncin_in(7 downto 0),
      txsyncmode_in(7 downto 0) => txsyncmode_in(7 downto 0),
      txsyncout_out(7 downto 0) => txsyncout_out(7 downto 0),
      txsysclksel_in(15 downto 0) => B"1111111111111111",
      txuserrdy_in(7 downto 0) => txuserrdy_in(7 downto 0),
      txusrclk2_in(7 downto 0) => txusrclk2_in(7 downto 0),
      txusrclk_in(7 downto 0) => txusrclk_in(7 downto 0),
      ubcfgstreamen_in(0) => '0',
      ubdaddr_out(0) => NLW_inst_ubdaddr_out_UNCONNECTED(0),
      ubden_out(0) => NLW_inst_ubden_out_UNCONNECTED(0),
      ubdi_out(0) => NLW_inst_ubdi_out_UNCONNECTED(0),
      ubdo_in(0) => '0',
      ubdrdy_in(0) => '0',
      ubdwe_out(0) => NLW_inst_ubdwe_out_UNCONNECTED(0),
      ubenable_in(0) => '0',
      ubgpi_in(0) => '0',
      ubintr_in(0) => '0',
      ubiolmbrst_in(0) => '0',
      ubmbrst_in(0) => '0',
      ubmdmcapture_in(0) => '0',
      ubmdmdbgrst_in(0) => '0',
      ubmdmdbgupdate_in(0) => '0',
      ubmdmregen_in(0) => '0',
      ubmdmshift_in(0) => '0',
      ubmdmsysrst_in(0) => '0',
      ubmdmtck_in(0) => '0',
      ubmdmtdi_in(0) => '0',
      ubmdmtdo_out(0) => NLW_inst_ubmdmtdo_out_UNCONNECTED(0),
      ubrsvdout_out(0) => NLW_inst_ubrsvdout_out_UNCONNECTED(0),
      ubtxuart_out(0) => NLW_inst_ubtxuart_out_UNCONNECTED(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_top is
  port (
    user_tph_stt_read_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    user_tph_stt_read_data_valid : out STD_LOGIC;
    PHY_RXPOLARITY : out STD_LOGIC_VECTOR ( 7 downto 0 );
    PHY_TXCOMPLIANCE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_txelecidle : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txctrl0_in : out STD_LOGIC_VECTOR ( 31 downto 0 );
    txdetectrx_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdeemph_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    txswing_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    sys_reset_0 : out STD_LOGIC;
    cfg_phy_link_status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CFGEXTREADRECEIVED : out STD_LOGIC;
    pipe_rx_eqcontrol : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pipe_rx_eq_lffs : out STD_LOGIC_VECTOR ( 47 downto 0 );
    pipe_rx_eq_txpreset : out STD_LOGIC_VECTOR ( 31 downto 0 );
    pipe_rx_eqpreset : out STD_LOGIC_VECTOR ( 23 downto 0 );
    PHY_TXDATAK : out STD_LOGIC_VECTOR ( 15 downto 0 );
    PHY_TXDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    phy_txeq_ctrl : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pipe_tx_eqdeemph : out STD_LOGIC_VECTOR ( 47 downto 0 );
    phy_txeq_preset : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pipe_stages_1.pipe_tx_margin_q_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \pipe_stages_1.pipe_tx_powerdown_q_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    src_arst : out STD_LOGIC;
    cfg_hot_reset_out : out STD_LOGIC;
    cfg_phy_link_down : out STD_LOGIC;
    sys_reset_1 : out STD_LOGIC;
    cfg_ext_register_number : out STD_LOGIC_VECTOR ( 9 downto 0 );
    cfg_err_cor_out : out STD_LOGIC;
    cfg_err_fatal_out : out STD_LOGIC;
    cfg_err_nonfatal_out : out STD_LOGIC;
    cfg_ext_write_received : out STD_LOGIC;
    cfg_interrupt_msi_fail : out STD_LOGIC;
    cfg_interrupt_msi_mask_update : out STD_LOGIC;
    cfg_interrupt_msi_sent : out STD_LOGIC;
    cfg_interrupt_msix_fail : out STD_LOGIC;
    cfg_interrupt_msix_sent : out STD_LOGIC;
    cfg_interrupt_sent : out STD_LOGIC;
    cfg_local_error : out STD_LOGIC;
    cfg_ltr_enable : out STD_LOGIC;
    cfg_mgmt_read_write_done : out STD_LOGIC;
    cfg_msg_received : out STD_LOGIC;
    cfg_msg_transmit_done : out STD_LOGIC;
    cfg_per_function_update_done : out STD_LOGIC;
    cfg_pl_status_change : out STD_LOGIC;
    cfg_power_state_change_interrupt : out STD_LOGIC;
    mcap_design_switch : out STD_LOGIC;
    cap_req : out STD_LOGIC;
    conf_req_ready : out STD_LOGIC;
    conf_resp_valid : out STD_LOGIC;
    drp_rdy : out STD_LOGIC;
    m_axis_cq_tlast : out STD_LOGIC;
    m_axis_cq_tvalid : out STD_LOGIC;
    m_axis_rc_tlast : out STD_LOGIC;
    m_axis_rc_tvalid : out STD_LOGIC;
    pcie_rq_seq_num_vld : out STD_LOGIC;
    pcie_rq_tag_vld : out STD_LOGIC;
    pl_eq_in_progress : out STD_LOGIC;
    cfg_fc_cpld : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_fc_npd : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_fc_pd : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_function_power_state : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_interrupt_msi_mmenable : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_tph_st_mode : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_function_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_per_func_status_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_vf_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_do : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_link_power_state : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_obff_enable : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcie_rq_tag_av : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcie_tfc_npd_av : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcie_tfc_nph_av : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pl_eq_phase : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_vf_power_state : out STD_LOGIC_VECTOR ( 23 downto 0 );
    cfg_vf_tph_st_mode : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_cq_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_rc_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    cfg_current_speed : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_max_payload : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_max_read_req : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_ext_write_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_interrupt_msi_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_mgmt_read_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    conf_resp_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_dpa_substate_change : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_ext_write_byte_enable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_flr_in_process : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msi_enable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msix_enable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msix_mask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_negotiated_width : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_rcb_status : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_tph_requester_enable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcie_rq_seq_num : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_cc_tready : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_rq_tready : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_msg_received_type : out STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_ltssm_state : out STD_LOGIC_VECTOR ( 5 downto 0 );
    pcie_cq_np_req_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    pcie_rq_tag : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axis_rc_tuser : out STD_LOGIC_VECTOR ( 74 downto 0 );
    cfg_ext_function_number : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_fc_cplh : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_fc_nph : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_fc_ph : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_interrupt_msi_vf_enable : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_interrupt_msix_vf_enable : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_interrupt_msix_vf_mask : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_msg_received_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_vf_flr_in_process : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_vf_tph_requester_enable : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_cq_tkeep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_rc_tkeep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_cq_tuser : out STD_LOGIC_VECTOR ( 84 downto 0 );
    CLK : in STD_LOGIC;
    user_tph_stt_read_enable : in STD_LOGIC;
    gt_rxvalid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pipe_stages_1.pipe_tx_rcvr_det_q_reg\ : in STD_LOGIC;
    rxctrl0_out : in STD_LOGIC_VECTOR ( 47 downto 0 );
    gt_phystatus : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PHY_RXELECIDLE : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PHY_RXEQ_DONE : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PHY_RXEQ_ADAPT_DONE : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PHY_RXEQ_LFFS_SEL : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PHY_TXEQ_DONE : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sys_reset : in STD_LOGIC;
    cap_rel : in STD_LOGIC;
    cap_gnt : in STD_LOGIC;
    cfg_ext_read_received_d1 : in STD_LOGIC;
    cfg_ext_read_data_valid : in STD_LOGIC;
    phy_rdy_out : in STD_LOGIC;
    PHY_RXDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    gt_rxstatus : in STD_LOGIC_VECTOR ( 23 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_4\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_5\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_ext_read_data_valid_dummy : in STD_LOGIC;
    user_tph_function_num : in STD_LOGIC_VECTOR ( 3 downto 0 );
    user_tph_stt_address : in STD_LOGIC_VECTOR ( 4 downto 0 );
    CORECLKMIREQUESTRAM : in STD_LOGIC;
    cfg_config_space_enable : in STD_LOGIC;
    cfg_err_cor_in : in STD_LOGIC;
    cfg_err_uncor_in : in STD_LOGIC;
    cfg_hot_reset_in : in STD_LOGIC;
    cfg_interrupt_msi_pending_status_data_enable : in STD_LOGIC;
    cfg_interrupt_msi_tph_present : in STD_LOGIC;
    cfg_interrupt_msix_int : in STD_LOGIC;
    cfg_link_training_enable : in STD_LOGIC;
    cfg_mgmt_read : in STD_LOGIC;
    cfg_mgmt_type1_cfg_reg_access : in STD_LOGIC;
    cfg_mgmt_write : in STD_LOGIC;
    cfg_msg_transmit : in STD_LOGIC;
    cfg_per_function_output_request : in STD_LOGIC;
    cfg_power_state_change_ack : in STD_LOGIC;
    cfg_req_pm_transition_l23_ready : in STD_LOGIC;
    conf_req_valid : in STD_LOGIC;
    drp_clk : in STD_LOGIC;
    drp_en : in STD_LOGIC;
    drp_we : in STD_LOGIC;
    MCAPCLK : in STD_LOGIC;
    pcie_cq_np_req : in STD_LOGIC;
    pl_eq_reset_eieos_count : in STD_LOGIC;
    pl_gen2_upstream_prefer_deemph : in STD_LOGIC;
    s_axis_cc_tlast : in STD_LOGIC;
    s_axis_cc_tvalid : in STD_LOGIC;
    s_axis_rq_tlast : in STD_LOGIC;
    s_axis_rq_tvalid : in STD_LOGIC;
    cfg_subsys_vend_id : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_di : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_mgmt_addr : in STD_LOGIC_VECTOR ( 18 downto 0 );
    cfg_interrupt_msi_tph_type : in STD_LOGIC_VECTOR ( 1 downto 0 );
    conf_req_type : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_cq_tready : in STD_LOGIC;
    m_axis_rc_tready : in STD_LOGIC;
    s_axis_cc_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_rq_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    cfg_ds_function_number : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_fc_sel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_interrupt_msi_attr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_msg_transmit_type : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_per_func_status_control : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_ext_read_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_interrupt_msi_int : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_interrupt_msi_pending_status : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_interrupt_msix_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_mgmt_write_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_msg_transmit_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    conf_req_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_cc_tuser : in STD_LOGIC_VECTOR ( 32 downto 0 );
    cfg_flr_done : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_int : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msi_function_number : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msi_pending_status_function_num : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msi_select : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_pending : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_mgmt_byte_enable : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_per_function_number : in STD_LOGIC_VECTOR ( 3 downto 0 );
    conf_req_reg_num : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_ds_device_number : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axis_rq_tuser : in STD_LOGIC_VECTOR ( 59 downto 0 );
    cfg_dsn : in STD_LOGIC_VECTOR ( 63 downto 0 );
    cfg_interrupt_msix_address : in STD_LOGIC_VECTOR ( 63 downto 0 );
    cfg_ds_bus_number : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_ds_port_number : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_vf_flr_done : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_cc_tkeep : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_rq_tkeep : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_interrupt_msi_tph_st_tag : in STD_LOGIC_VECTOR ( 8 downto 0 );
    drp_addr : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_top : entity is "pcie3_ultrascale_7038_pcie3_uscale_top";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_top;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_top is
  signal cfg_tph_function_num : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal cfg_tph_stt_address : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal cfg_tph_stt_read_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cfg_tph_stt_read_data_valid : STD_LOGIC;
  signal cfg_tph_stt_read_enable : STD_LOGIC;
  signal cfg_tph_stt_write_byte_valid : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal cfg_tph_stt_write_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cfg_tph_stt_write_enable : STD_LOGIC;
  signal init_ctrl_inst_n_0 : STD_LOGIC;
  signal init_ctrl_inst_n_1 : STD_LOGIC;
  signal pipe_reset_n : STD_LOGIC;
  signal pipe_rx0_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx0_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pipe_rx0_data_valid : STD_LOGIC;
  signal pipe_rx0_elec_idle : STD_LOGIC;
  signal pipe_rx0_eqcontrol : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx0_eqdone : STD_LOGIC;
  signal pipe_rx0_eqlp_adaptdone : STD_LOGIC;
  signal pipe_rx0_eqlp_lffs : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pipe_rx0_eqlp_lffs_sel : STD_LOGIC;
  signal pipe_rx0_eqlp_new_txcoef_forpreset : STD_LOGIC_VECTOR ( 2 to 2 );
  signal pipe_rx0_eqlp_txpreset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pipe_rx0_eqpreset : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pipe_rx0_phy_status : STD_LOGIC;
  signal pipe_rx0_polarity : STD_LOGIC;
  signal pipe_rx0_start_block : STD_LOGIC;
  signal pipe_rx0_status : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pipe_rx0_syncheader : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx0_valid : STD_LOGIC;
  signal pipe_rx1_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx1_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pipe_rx1_data_valid : STD_LOGIC;
  signal pipe_rx1_elec_idle : STD_LOGIC;
  signal pipe_rx1_eqcontrol : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx1_eqdone : STD_LOGIC;
  signal pipe_rx1_eqlp_adaptdone : STD_LOGIC;
  signal pipe_rx1_eqlp_lffs : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pipe_rx1_eqlp_lffs_sel : STD_LOGIC;
  signal pipe_rx1_eqlp_new_txcoef_forpreset : STD_LOGIC_VECTOR ( 2 to 2 );
  signal pipe_rx1_eqlp_txpreset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pipe_rx1_eqpreset : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pipe_rx1_phy_status : STD_LOGIC;
  signal pipe_rx1_polarity : STD_LOGIC;
  signal pipe_rx1_start_block : STD_LOGIC;
  signal pipe_rx1_status : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pipe_rx1_syncheader : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx1_valid : STD_LOGIC;
  signal pipe_rx2_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx2_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pipe_rx2_data_valid : STD_LOGIC;
  signal pipe_rx2_elec_idle : STD_LOGIC;
  signal pipe_rx2_eqcontrol : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx2_eqdone : STD_LOGIC;
  signal pipe_rx2_eqlp_adaptdone : STD_LOGIC;
  signal pipe_rx2_eqlp_lffs : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pipe_rx2_eqlp_lffs_sel : STD_LOGIC;
  signal pipe_rx2_eqlp_new_txcoef_forpreset : STD_LOGIC_VECTOR ( 2 to 2 );
  signal pipe_rx2_eqlp_txpreset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pipe_rx2_eqpreset : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pipe_rx2_phy_status : STD_LOGIC;
  signal pipe_rx2_polarity : STD_LOGIC;
  signal pipe_rx2_start_block : STD_LOGIC;
  signal pipe_rx2_status : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pipe_rx2_syncheader : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx2_valid : STD_LOGIC;
  signal pipe_rx3_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx3_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pipe_rx3_data_valid : STD_LOGIC;
  signal pipe_rx3_elec_idle : STD_LOGIC;
  signal pipe_rx3_eqcontrol : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx3_eqdone : STD_LOGIC;
  signal pipe_rx3_eqlp_adaptdone : STD_LOGIC;
  signal pipe_rx3_eqlp_lffs : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pipe_rx3_eqlp_lffs_sel : STD_LOGIC;
  signal pipe_rx3_eqlp_new_txcoef_forpreset : STD_LOGIC_VECTOR ( 2 to 2 );
  signal pipe_rx3_eqlp_txpreset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pipe_rx3_eqpreset : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pipe_rx3_phy_status : STD_LOGIC;
  signal pipe_rx3_polarity : STD_LOGIC;
  signal pipe_rx3_start_block : STD_LOGIC;
  signal pipe_rx3_status : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pipe_rx3_syncheader : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx3_valid : STD_LOGIC;
  signal pipe_rx4_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx4_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pipe_rx4_data_valid : STD_LOGIC;
  signal pipe_rx4_elec_idle : STD_LOGIC;
  signal pipe_rx4_eqcontrol : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx4_eqdone : STD_LOGIC;
  signal pipe_rx4_eqlp_adaptdone : STD_LOGIC;
  signal pipe_rx4_eqlp_lffs : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pipe_rx4_eqlp_lffs_sel : STD_LOGIC;
  signal pipe_rx4_eqlp_new_txcoef_forpreset : STD_LOGIC_VECTOR ( 2 to 2 );
  signal pipe_rx4_eqlp_txpreset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pipe_rx4_eqpreset : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pipe_rx4_phy_status : STD_LOGIC;
  signal pipe_rx4_polarity : STD_LOGIC;
  signal pipe_rx4_start_block : STD_LOGIC;
  signal pipe_rx4_status : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pipe_rx4_syncheader : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx4_valid : STD_LOGIC;
  signal pipe_rx5_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx5_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pipe_rx5_data_valid : STD_LOGIC;
  signal pipe_rx5_elec_idle : STD_LOGIC;
  signal pipe_rx5_eqcontrol : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx5_eqdone : STD_LOGIC;
  signal pipe_rx5_eqlp_adaptdone : STD_LOGIC;
  signal pipe_rx5_eqlp_lffs : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pipe_rx5_eqlp_lffs_sel : STD_LOGIC;
  signal pipe_rx5_eqlp_new_txcoef_forpreset : STD_LOGIC_VECTOR ( 2 to 2 );
  signal pipe_rx5_eqlp_txpreset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pipe_rx5_eqpreset : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pipe_rx5_phy_status : STD_LOGIC;
  signal pipe_rx5_polarity : STD_LOGIC;
  signal pipe_rx5_start_block : STD_LOGIC;
  signal pipe_rx5_status : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pipe_rx5_syncheader : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx5_valid : STD_LOGIC;
  signal pipe_rx6_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx6_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pipe_rx6_data_valid : STD_LOGIC;
  signal pipe_rx6_elec_idle : STD_LOGIC;
  signal pipe_rx6_eqcontrol : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx6_eqdone : STD_LOGIC;
  signal pipe_rx6_eqlp_adaptdone : STD_LOGIC;
  signal pipe_rx6_eqlp_lffs : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pipe_rx6_eqlp_lffs_sel : STD_LOGIC;
  signal pipe_rx6_eqlp_new_txcoef_forpreset : STD_LOGIC_VECTOR ( 2 to 2 );
  signal pipe_rx6_eqlp_txpreset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pipe_rx6_eqpreset : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pipe_rx6_phy_status : STD_LOGIC;
  signal pipe_rx6_polarity : STD_LOGIC;
  signal pipe_rx6_start_block : STD_LOGIC;
  signal pipe_rx6_status : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pipe_rx6_syncheader : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx6_valid : STD_LOGIC;
  signal pipe_rx7_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx7_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pipe_rx7_data_valid : STD_LOGIC;
  signal pipe_rx7_elec_idle : STD_LOGIC;
  signal pipe_rx7_eqcontrol : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx7_eqdone : STD_LOGIC;
  signal pipe_rx7_eqlp_adaptdone : STD_LOGIC;
  signal pipe_rx7_eqlp_lffs : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pipe_rx7_eqlp_lffs_sel : STD_LOGIC;
  signal pipe_rx7_eqlp_new_txcoef_forpreset : STD_LOGIC_VECTOR ( 2 to 2 );
  signal pipe_rx7_eqlp_txpreset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pipe_rx7_eqpreset : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pipe_rx7_phy_status : STD_LOGIC;
  signal pipe_rx7_polarity : STD_LOGIC;
  signal pipe_rx7_start_block : STD_LOGIC;
  signal pipe_rx7_status : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pipe_rx7_syncheader : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx7_valid : STD_LOGIC;
  signal pipe_tx0_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx0_compliance : STD_LOGIC;
  signal pipe_tx0_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pipe_tx0_data_valid : STD_LOGIC;
  signal pipe_tx0_deemph : STD_LOGIC;
  signal pipe_tx0_elec_idle : STD_LOGIC;
  signal pipe_tx0_eqcoeff : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal pipe_tx0_eqcontrol : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx0_eqdeemph : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pipe_tx0_eqdone : STD_LOGIC;
  signal pipe_tx0_eqpreset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pipe_tx0_margin : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pipe_tx0_powerdown : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx0_rate : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx0_rcvr_det : STD_LOGIC;
  signal pipe_tx0_start_block : STD_LOGIC;
  signal pipe_tx0_swing : STD_LOGIC;
  signal pipe_tx0_syncheader : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx1_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx1_compliance : STD_LOGIC;
  signal pipe_tx1_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pipe_tx1_data_valid : STD_LOGIC;
  signal pipe_tx1_elec_idle : STD_LOGIC;
  signal pipe_tx1_eqcoeff : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal pipe_tx1_eqcontrol : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx1_eqdeemph : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pipe_tx1_eqdone : STD_LOGIC;
  signal pipe_tx1_eqpreset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pipe_tx1_start_block : STD_LOGIC;
  signal pipe_tx1_syncheader : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx2_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx2_compliance : STD_LOGIC;
  signal pipe_tx2_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pipe_tx2_data_valid : STD_LOGIC;
  signal pipe_tx2_elec_idle : STD_LOGIC;
  signal pipe_tx2_eqcoeff : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal pipe_tx2_eqcontrol : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx2_eqdeemph : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pipe_tx2_eqdone : STD_LOGIC;
  signal pipe_tx2_eqpreset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pipe_tx2_start_block : STD_LOGIC;
  signal pipe_tx2_syncheader : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx3_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx3_compliance : STD_LOGIC;
  signal pipe_tx3_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pipe_tx3_data_valid : STD_LOGIC;
  signal pipe_tx3_elec_idle : STD_LOGIC;
  signal pipe_tx3_eqcoeff : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal pipe_tx3_eqcontrol : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx3_eqdeemph : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pipe_tx3_eqdone : STD_LOGIC;
  signal pipe_tx3_eqpreset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pipe_tx3_start_block : STD_LOGIC;
  signal pipe_tx3_syncheader : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx4_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx4_compliance : STD_LOGIC;
  signal pipe_tx4_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pipe_tx4_data_valid : STD_LOGIC;
  signal pipe_tx4_elec_idle : STD_LOGIC;
  signal pipe_tx4_eqcoeff : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal pipe_tx4_eqcontrol : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx4_eqdeemph : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pipe_tx4_eqdone : STD_LOGIC;
  signal pipe_tx4_eqpreset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pipe_tx4_start_block : STD_LOGIC;
  signal pipe_tx4_syncheader : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx5_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx5_compliance : STD_LOGIC;
  signal pipe_tx5_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pipe_tx5_data_valid : STD_LOGIC;
  signal pipe_tx5_elec_idle : STD_LOGIC;
  signal pipe_tx5_eqcoeff : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal pipe_tx5_eqcontrol : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx5_eqdeemph : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pipe_tx5_eqdone : STD_LOGIC;
  signal pipe_tx5_eqpreset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pipe_tx5_start_block : STD_LOGIC;
  signal pipe_tx5_syncheader : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx6_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx6_compliance : STD_LOGIC;
  signal pipe_tx6_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pipe_tx6_data_valid : STD_LOGIC;
  signal pipe_tx6_elec_idle : STD_LOGIC;
  signal pipe_tx6_eqcoeff : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal pipe_tx6_eqcontrol : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx6_eqdeemph : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pipe_tx6_eqdone : STD_LOGIC;
  signal pipe_tx6_eqpreset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pipe_tx6_start_block : STD_LOGIC;
  signal pipe_tx6_syncheader : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx7_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx7_compliance : STD_LOGIC;
  signal pipe_tx7_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pipe_tx7_data_valid : STD_LOGIC;
  signal pipe_tx7_elec_idle : STD_LOGIC;
  signal pipe_tx7_eqcoeff : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal pipe_tx7_eqcontrol : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx7_eqdeemph : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pipe_tx7_eqdone : STD_LOGIC;
  signal pipe_tx7_eqpreset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pipe_tx7_start_block : STD_LOGIC;
  signal pipe_tx7_syncheader : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx_eqfs : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal pipe_tx_eqlf : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
init_ctrl_inst: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_init_ctrl
     port map (
      CLK => CLK,
      MGMTSTICKYRESETN => init_ctrl_inst_n_0,
      RESETN => pipe_reset_n,
      SR(0) => init_ctrl_inst_n_1,
      phy_rdy_out => phy_rdy_out
    );
pcie3_uscale_wrapper_inst: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_wrapper
     port map (
      ADDRARDADDR(8 downto 5) => cfg_tph_function_num(3 downto 0),
      ADDRARDADDR(4 downto 0) => cfg_tph_stt_address(4 downto 0),
      CFGEXTREADRECEIVED => CFGEXTREADRECEIVED,
      CFGTPHSTTREADDATA(31 downto 0) => cfg_tph_stt_read_data(31 downto 0),
      CFGTPHSTTREADDATAVALID => cfg_tph_stt_read_data_valid,
      CFGTPHSTTREADENABLE => cfg_tph_stt_read_enable,
      CFGTPHSTTWRITEBYTEVALID(3 downto 0) => cfg_tph_stt_write_byte_valid(3 downto 0),
      CFGTPHSTTWRITEDATA(31 downto 0) => cfg_tph_stt_write_data(31 downto 0),
      CFGTPHSTTWRITEENABLE => cfg_tph_stt_write_enable,
      CLK => CLK,
      CORECLKMIREQUESTRAM => CORECLKMIREQUESTRAM,
      MCAPCLK => MCAPCLK,
      MGMTSTICKYRESETN => init_ctrl_inst_n_0,
      PIPERX0DATAVALID => pipe_rx0_data_valid,
      PIPERX0ELECIDLE => pipe_rx0_elec_idle,
      PIPERX0EQCONTROL(1 downto 0) => pipe_rx0_eqcontrol(1 downto 0),
      PIPERX0EQDONE => pipe_rx0_eqdone,
      PIPERX0EQLPADAPTDONE => pipe_rx0_eqlp_adaptdone,
      PIPERX0EQLPLFFS(5 downto 0) => pipe_rx0_eqlp_lffs(5 downto 0),
      PIPERX0EQLPLFFSSEL => pipe_rx0_eqlp_lffs_sel,
      PIPERX0EQLPNEWTXCOEFFORPRESET(0) => pipe_rx0_eqlp_new_txcoef_forpreset(2),
      PIPERX0EQLPTXPRESET(3 downto 0) => pipe_rx0_eqlp_txpreset(3 downto 0),
      PIPERX0EQPRESET(2 downto 0) => pipe_rx0_eqpreset(2 downto 0),
      PIPERX0PHYSTATUS => pipe_rx0_phy_status,
      PIPERX0POLARITY => pipe_rx0_polarity,
      PIPERX0STARTBLOCK => pipe_rx0_start_block,
      PIPERX0VALID => pipe_rx0_valid,
      PIPERX1DATAVALID => pipe_rx1_data_valid,
      PIPERX1ELECIDLE => pipe_rx1_elec_idle,
      PIPERX1EQCONTROL(1 downto 0) => pipe_rx1_eqcontrol(1 downto 0),
      PIPERX1EQDONE => pipe_rx1_eqdone,
      PIPERX1EQLPADAPTDONE => pipe_rx1_eqlp_adaptdone,
      PIPERX1EQLPLFFS(5 downto 0) => pipe_rx1_eqlp_lffs(5 downto 0),
      PIPERX1EQLPLFFSSEL => pipe_rx1_eqlp_lffs_sel,
      PIPERX1EQLPNEWTXCOEFFORPRESET(0) => pipe_rx1_eqlp_new_txcoef_forpreset(2),
      PIPERX1EQLPTXPRESET(3 downto 0) => pipe_rx1_eqlp_txpreset(3 downto 0),
      PIPERX1EQPRESET(2 downto 0) => pipe_rx1_eqpreset(2 downto 0),
      PIPERX1PHYSTATUS => pipe_rx1_phy_status,
      PIPERX1POLARITY => pipe_rx1_polarity,
      PIPERX1STARTBLOCK => pipe_rx1_start_block,
      PIPERX1VALID => pipe_rx1_valid,
      PIPERX2DATAVALID => pipe_rx2_data_valid,
      PIPERX2ELECIDLE => pipe_rx2_elec_idle,
      PIPERX2EQCONTROL(1 downto 0) => pipe_rx2_eqcontrol(1 downto 0),
      PIPERX2EQDONE => pipe_rx2_eqdone,
      PIPERX2EQLPADAPTDONE => pipe_rx2_eqlp_adaptdone,
      PIPERX2EQLPLFFS(5 downto 0) => pipe_rx2_eqlp_lffs(5 downto 0),
      PIPERX2EQLPLFFSSEL => pipe_rx2_eqlp_lffs_sel,
      PIPERX2EQLPNEWTXCOEFFORPRESET(0) => pipe_rx2_eqlp_new_txcoef_forpreset(2),
      PIPERX2EQLPTXPRESET(3 downto 0) => pipe_rx2_eqlp_txpreset(3 downto 0),
      PIPERX2EQPRESET(2 downto 0) => pipe_rx2_eqpreset(2 downto 0),
      PIPERX2PHYSTATUS => pipe_rx2_phy_status,
      PIPERX2POLARITY => pipe_rx2_polarity,
      PIPERX2STARTBLOCK => pipe_rx2_start_block,
      PIPERX2VALID => pipe_rx2_valid,
      PIPERX3DATAVALID => pipe_rx3_data_valid,
      PIPERX3ELECIDLE => pipe_rx3_elec_idle,
      PIPERX3EQCONTROL(1 downto 0) => pipe_rx3_eqcontrol(1 downto 0),
      PIPERX3EQDONE => pipe_rx3_eqdone,
      PIPERX3EQLPADAPTDONE => pipe_rx3_eqlp_adaptdone,
      PIPERX3EQLPLFFS(5 downto 0) => pipe_rx3_eqlp_lffs(5 downto 0),
      PIPERX3EQLPLFFSSEL => pipe_rx3_eqlp_lffs_sel,
      PIPERX3EQLPNEWTXCOEFFORPRESET(0) => pipe_rx3_eqlp_new_txcoef_forpreset(2),
      PIPERX3EQLPTXPRESET(3 downto 0) => pipe_rx3_eqlp_txpreset(3 downto 0),
      PIPERX3EQPRESET(2 downto 0) => pipe_rx3_eqpreset(2 downto 0),
      PIPERX3PHYSTATUS => pipe_rx3_phy_status,
      PIPERX3POLARITY => pipe_rx3_polarity,
      PIPERX3STARTBLOCK => pipe_rx3_start_block,
      PIPERX3VALID => pipe_rx3_valid,
      PIPERX4DATAVALID => pipe_rx4_data_valid,
      PIPERX4ELECIDLE => pipe_rx4_elec_idle,
      PIPERX4EQCONTROL(1 downto 0) => pipe_rx4_eqcontrol(1 downto 0),
      PIPERX4EQDONE => pipe_rx4_eqdone,
      PIPERX4EQLPADAPTDONE => pipe_rx4_eqlp_adaptdone,
      PIPERX4EQLPLFFS(5 downto 0) => pipe_rx4_eqlp_lffs(5 downto 0),
      PIPERX4EQLPLFFSSEL => pipe_rx4_eqlp_lffs_sel,
      PIPERX4EQLPNEWTXCOEFFORPRESET(0) => pipe_rx4_eqlp_new_txcoef_forpreset(2),
      PIPERX4EQLPTXPRESET(3 downto 0) => pipe_rx4_eqlp_txpreset(3 downto 0),
      PIPERX4EQPRESET(2 downto 0) => pipe_rx4_eqpreset(2 downto 0),
      PIPERX4PHYSTATUS => pipe_rx4_phy_status,
      PIPERX4POLARITY => pipe_rx4_polarity,
      PIPERX4STARTBLOCK => pipe_rx4_start_block,
      PIPERX4VALID => pipe_rx4_valid,
      PIPERX5DATAVALID => pipe_rx5_data_valid,
      PIPERX5ELECIDLE => pipe_rx5_elec_idle,
      PIPERX5EQCONTROL(1 downto 0) => pipe_rx5_eqcontrol(1 downto 0),
      PIPERX5EQDONE => pipe_rx5_eqdone,
      PIPERX5EQLPADAPTDONE => pipe_rx5_eqlp_adaptdone,
      PIPERX5EQLPLFFS(5 downto 0) => pipe_rx5_eqlp_lffs(5 downto 0),
      PIPERX5EQLPLFFSSEL => pipe_rx5_eqlp_lffs_sel,
      PIPERX5EQLPNEWTXCOEFFORPRESET(0) => pipe_rx5_eqlp_new_txcoef_forpreset(2),
      PIPERX5EQLPTXPRESET(3 downto 0) => pipe_rx5_eqlp_txpreset(3 downto 0),
      PIPERX5EQPRESET(2 downto 0) => pipe_rx5_eqpreset(2 downto 0),
      PIPERX5PHYSTATUS => pipe_rx5_phy_status,
      PIPERX5POLARITY => pipe_rx5_polarity,
      PIPERX5STARTBLOCK => pipe_rx5_start_block,
      PIPERX5VALID => pipe_rx5_valid,
      PIPERX6DATAVALID => pipe_rx6_data_valid,
      PIPERX6ELECIDLE => pipe_rx6_elec_idle,
      PIPERX6EQCONTROL(1 downto 0) => pipe_rx6_eqcontrol(1 downto 0),
      PIPERX6EQDONE => pipe_rx6_eqdone,
      PIPERX6EQLPADAPTDONE => pipe_rx6_eqlp_adaptdone,
      PIPERX6EQLPLFFS(5 downto 0) => pipe_rx6_eqlp_lffs(5 downto 0),
      PIPERX6EQLPLFFSSEL => pipe_rx6_eqlp_lffs_sel,
      PIPERX6EQLPNEWTXCOEFFORPRESET(0) => pipe_rx6_eqlp_new_txcoef_forpreset(2),
      PIPERX6EQLPTXPRESET(3 downto 0) => pipe_rx6_eqlp_txpreset(3 downto 0),
      PIPERX6EQPRESET(2 downto 0) => pipe_rx6_eqpreset(2 downto 0),
      PIPERX6PHYSTATUS => pipe_rx6_phy_status,
      PIPERX6POLARITY => pipe_rx6_polarity,
      PIPERX6STARTBLOCK => pipe_rx6_start_block,
      PIPERX6VALID => pipe_rx6_valid,
      PIPERX7DATAVALID => pipe_rx7_data_valid,
      PIPERX7ELECIDLE => pipe_rx7_elec_idle,
      PIPERX7EQCONTROL(1 downto 0) => pipe_rx7_eqcontrol(1 downto 0),
      PIPERX7EQDONE => pipe_rx7_eqdone,
      PIPERX7EQLPADAPTDONE => pipe_rx7_eqlp_adaptdone,
      PIPERX7EQLPLFFS(5 downto 0) => pipe_rx7_eqlp_lffs(5 downto 0),
      PIPERX7EQLPLFFSSEL => pipe_rx7_eqlp_lffs_sel,
      PIPERX7EQLPNEWTXCOEFFORPRESET(0) => pipe_rx7_eqlp_new_txcoef_forpreset(2),
      PIPERX7EQLPTXPRESET(3 downto 0) => pipe_rx7_eqlp_txpreset(3 downto 0),
      PIPERX7EQPRESET(2 downto 0) => pipe_rx7_eqpreset(2 downto 0),
      PIPERX7PHYSTATUS => pipe_rx7_phy_status,
      PIPERX7POLARITY => pipe_rx7_polarity,
      PIPERX7STARTBLOCK => pipe_rx7_start_block,
      PIPERX7VALID => pipe_rx7_valid,
      PIPETX0CHARISK(1 downto 0) => pipe_tx0_char_is_k(1 downto 0),
      PIPETX0COMPLIANCE => pipe_tx0_compliance,
      PIPETX0DATA(31 downto 0) => pipe_tx0_data(31 downto 0),
      PIPETX0DATAVALID => pipe_tx0_data_valid,
      PIPETX0DEEMPH => pipe_tx0_deemph,
      PIPETX0ELECIDLE => pipe_tx0_elec_idle,
      PIPETX0EQCONTROL(1 downto 0) => pipe_tx0_eqcontrol(1 downto 0),
      PIPETX0EQDEEMPH(5 downto 0) => pipe_tx0_eqdeemph(5 downto 0),
      PIPETX0EQDONE => pipe_tx0_eqdone,
      PIPETX0EQPRESET(3 downto 0) => pipe_tx0_eqpreset(3 downto 0),
      PIPETX0MARGIN(2 downto 0) => pipe_tx0_margin(2 downto 0),
      PIPETX0POWERDOWN(1 downto 0) => pipe_tx0_powerdown(1 downto 0),
      PIPETX0RATE(1 downto 0) => pipe_tx0_rate(1 downto 0),
      PIPETX0RCVRDET => pipe_tx0_rcvr_det,
      PIPETX0STARTBLOCK => pipe_tx0_start_block,
      PIPETX0SWING => pipe_tx0_swing,
      PIPETX0SYNCHEADER(1 downto 0) => pipe_tx0_syncheader(1 downto 0),
      PIPETX1CHARISK(1 downto 0) => pipe_tx1_char_is_k(1 downto 0),
      PIPETX1COMPLIANCE => pipe_tx1_compliance,
      PIPETX1DATA(31 downto 0) => pipe_tx1_data(31 downto 0),
      PIPETX1DATAVALID => pipe_tx1_data_valid,
      PIPETX1ELECIDLE => pipe_tx1_elec_idle,
      PIPETX1EQCONTROL(1 downto 0) => pipe_tx1_eqcontrol(1 downto 0),
      PIPETX1EQDEEMPH(5 downto 0) => pipe_tx1_eqdeemph(5 downto 0),
      PIPETX1EQDONE => pipe_tx1_eqdone,
      PIPETX1EQPRESET(3 downto 0) => pipe_tx1_eqpreset(3 downto 0),
      PIPETX1STARTBLOCK => pipe_tx1_start_block,
      PIPETX1SYNCHEADER(1 downto 0) => pipe_tx1_syncheader(1 downto 0),
      PIPETX2CHARISK(1 downto 0) => pipe_tx2_char_is_k(1 downto 0),
      PIPETX2COMPLIANCE => pipe_tx2_compliance,
      PIPETX2DATA(31 downto 0) => pipe_tx2_data(31 downto 0),
      PIPETX2DATAVALID => pipe_tx2_data_valid,
      PIPETX2ELECIDLE => pipe_tx2_elec_idle,
      PIPETX2EQCONTROL(1 downto 0) => pipe_tx2_eqcontrol(1 downto 0),
      PIPETX2EQDEEMPH(5 downto 0) => pipe_tx2_eqdeemph(5 downto 0),
      PIPETX2EQDONE => pipe_tx2_eqdone,
      PIPETX2EQPRESET(3 downto 0) => pipe_tx2_eqpreset(3 downto 0),
      PIPETX2STARTBLOCK => pipe_tx2_start_block,
      PIPETX2SYNCHEADER(1 downto 0) => pipe_tx2_syncheader(1 downto 0),
      PIPETX3CHARISK(1 downto 0) => pipe_tx3_char_is_k(1 downto 0),
      PIPETX3COMPLIANCE => pipe_tx3_compliance,
      PIPETX3DATA(31 downto 0) => pipe_tx3_data(31 downto 0),
      PIPETX3DATAVALID => pipe_tx3_data_valid,
      PIPETX3ELECIDLE => pipe_tx3_elec_idle,
      PIPETX3EQCONTROL(1 downto 0) => pipe_tx3_eqcontrol(1 downto 0),
      PIPETX3EQDEEMPH(5 downto 0) => pipe_tx3_eqdeemph(5 downto 0),
      PIPETX3EQDONE => pipe_tx3_eqdone,
      PIPETX3EQPRESET(3 downto 0) => pipe_tx3_eqpreset(3 downto 0),
      PIPETX3STARTBLOCK => pipe_tx3_start_block,
      PIPETX3SYNCHEADER(1 downto 0) => pipe_tx3_syncheader(1 downto 0),
      PIPETX4CHARISK(1 downto 0) => pipe_tx4_char_is_k(1 downto 0),
      PIPETX4COMPLIANCE => pipe_tx4_compliance,
      PIPETX4DATA(31 downto 0) => pipe_tx4_data(31 downto 0),
      PIPETX4DATAVALID => pipe_tx4_data_valid,
      PIPETX4ELECIDLE => pipe_tx4_elec_idle,
      PIPETX4EQCONTROL(1 downto 0) => pipe_tx4_eqcontrol(1 downto 0),
      PIPETX4EQDEEMPH(5 downto 0) => pipe_tx4_eqdeemph(5 downto 0),
      PIPETX4EQDONE => pipe_tx4_eqdone,
      PIPETX4EQPRESET(3 downto 0) => pipe_tx4_eqpreset(3 downto 0),
      PIPETX4STARTBLOCK => pipe_tx4_start_block,
      PIPETX4SYNCHEADER(1 downto 0) => pipe_tx4_syncheader(1 downto 0),
      PIPETX5CHARISK(1 downto 0) => pipe_tx5_char_is_k(1 downto 0),
      PIPETX5COMPLIANCE => pipe_tx5_compliance,
      PIPETX5DATA(31 downto 0) => pipe_tx5_data(31 downto 0),
      PIPETX5DATAVALID => pipe_tx5_data_valid,
      PIPETX5ELECIDLE => pipe_tx5_elec_idle,
      PIPETX5EQCONTROL(1 downto 0) => pipe_tx5_eqcontrol(1 downto 0),
      PIPETX5EQDEEMPH(5 downto 0) => pipe_tx5_eqdeemph(5 downto 0),
      PIPETX5EQDONE => pipe_tx5_eqdone,
      PIPETX5EQPRESET(3 downto 0) => pipe_tx5_eqpreset(3 downto 0),
      PIPETX5STARTBLOCK => pipe_tx5_start_block,
      PIPETX5SYNCHEADER(1 downto 0) => pipe_tx5_syncheader(1 downto 0),
      PIPETX6CHARISK(1 downto 0) => pipe_tx6_char_is_k(1 downto 0),
      PIPETX6COMPLIANCE => pipe_tx6_compliance,
      PIPETX6DATA(31 downto 0) => pipe_tx6_data(31 downto 0),
      PIPETX6DATAVALID => pipe_tx6_data_valid,
      PIPETX6ELECIDLE => pipe_tx6_elec_idle,
      PIPETX6EQCONTROL(1 downto 0) => pipe_tx6_eqcontrol(1 downto 0),
      PIPETX6EQDEEMPH(5 downto 0) => pipe_tx6_eqdeemph(5 downto 0),
      PIPETX6EQDONE => pipe_tx6_eqdone,
      PIPETX6EQPRESET(3 downto 0) => pipe_tx6_eqpreset(3 downto 0),
      PIPETX6STARTBLOCK => pipe_tx6_start_block,
      PIPETX6SYNCHEADER(1 downto 0) => pipe_tx6_syncheader(1 downto 0),
      PIPETX7CHARISK(1 downto 0) => pipe_tx7_char_is_k(1 downto 0),
      PIPETX7COMPLIANCE => pipe_tx7_compliance,
      PIPETX7DATA(31 downto 0) => pipe_tx7_data(31 downto 0),
      PIPETX7DATAVALID => pipe_tx7_data_valid,
      PIPETX7ELECIDLE => pipe_tx7_elec_idle,
      PIPETX7EQCONTROL(1 downto 0) => pipe_tx7_eqcontrol(1 downto 0),
      PIPETX7EQDEEMPH(5 downto 0) => pipe_tx7_eqdeemph(5 downto 0),
      PIPETX7EQDONE => pipe_tx7_eqdone,
      PIPETX7EQPRESET(3 downto 0) => pipe_tx7_eqpreset(3 downto 0),
      PIPETX7STARTBLOCK => pipe_tx7_start_block,
      PIPETX7SYNCHEADER(1 downto 0) => pipe_tx7_syncheader(1 downto 0),
      Q(15 downto 5) => pipe_tx0_eqcoeff(16 downto 6),
      Q(4 downto 0) => pipe_tx0_eqcoeff(4 downto 0),
      RESETN => pipe_reset_n,
      SR(1 downto 0) => SR(1 downto 0),
      cap_gnt => cap_gnt,
      cap_rel => cap_rel,
      cap_req => cap_req,
      cfg_config_space_enable => cfg_config_space_enable,
      cfg_current_speed(2 downto 0) => cfg_current_speed(2 downto 0),
      cfg_dpa_substate_change(3 downto 0) => cfg_dpa_substate_change(3 downto 0),
      cfg_ds_bus_number(7 downto 0) => cfg_ds_bus_number(7 downto 0),
      cfg_ds_device_number(4 downto 0) => cfg_ds_device_number(4 downto 0),
      cfg_ds_function_number(2 downto 0) => cfg_ds_function_number(2 downto 0),
      cfg_ds_port_number(7 downto 0) => cfg_ds_port_number(7 downto 0),
      cfg_dsn(63 downto 0) => cfg_dsn(63 downto 0),
      cfg_err_cor_in => cfg_err_cor_in,
      cfg_err_cor_out => cfg_err_cor_out,
      cfg_err_cor_out_0 => \pipe_stages_1.pipe_tx_rcvr_det_q_reg\,
      cfg_err_cor_out_1(15 downto 5) => pipe_tx1_eqcoeff(16 downto 6),
      cfg_err_cor_out_1(4 downto 0) => pipe_tx1_eqcoeff(4 downto 0),
      cfg_err_cor_out_10(1 downto 0) => pipe_rx1_char_is_k(1 downto 0),
      cfg_err_cor_out_11(1 downto 0) => pipe_rx1_syncheader(1 downto 0),
      cfg_err_cor_out_12(1 downto 0) => pipe_rx2_char_is_k(1 downto 0),
      cfg_err_cor_out_13(1 downto 0) => pipe_rx2_syncheader(1 downto 0),
      cfg_err_cor_out_14(1 downto 0) => pipe_rx3_char_is_k(1 downto 0),
      cfg_err_cor_out_15(1 downto 0) => pipe_rx3_syncheader(1 downto 0),
      cfg_err_cor_out_16(1 downto 0) => pipe_rx4_char_is_k(1 downto 0),
      cfg_err_cor_out_17(1 downto 0) => pipe_rx4_syncheader(1 downto 0),
      cfg_err_cor_out_18(1 downto 0) => pipe_rx5_char_is_k(1 downto 0),
      cfg_err_cor_out_19(1 downto 0) => pipe_rx5_syncheader(1 downto 0),
      cfg_err_cor_out_2(15 downto 5) => pipe_tx2_eqcoeff(16 downto 6),
      cfg_err_cor_out_2(4 downto 0) => pipe_tx2_eqcoeff(4 downto 0),
      cfg_err_cor_out_20(1 downto 0) => pipe_rx6_char_is_k(1 downto 0),
      cfg_err_cor_out_21(1 downto 0) => pipe_rx6_syncheader(1 downto 0),
      cfg_err_cor_out_22(1 downto 0) => pipe_rx7_char_is_k(1 downto 0),
      cfg_err_cor_out_23(1 downto 0) => pipe_rx7_syncheader(1 downto 0),
      cfg_err_cor_out_24(2 downto 0) => pipe_rx0_status(2 downto 0),
      cfg_err_cor_out_25(2 downto 0) => pipe_rx1_status(2 downto 0),
      cfg_err_cor_out_26(2 downto 0) => pipe_rx2_status(2 downto 0),
      cfg_err_cor_out_27(2 downto 0) => pipe_rx3_status(2 downto 0),
      cfg_err_cor_out_28(2 downto 0) => pipe_rx4_status(2 downto 0),
      cfg_err_cor_out_29(2 downto 0) => pipe_rx5_status(2 downto 0),
      cfg_err_cor_out_3(15 downto 5) => pipe_tx3_eqcoeff(16 downto 6),
      cfg_err_cor_out_3(4 downto 0) => pipe_tx3_eqcoeff(4 downto 0),
      cfg_err_cor_out_30(2 downto 0) => pipe_rx6_status(2 downto 0),
      cfg_err_cor_out_31(2 downto 0) => pipe_rx7_status(2 downto 0),
      cfg_err_cor_out_32(31 downto 0) => pipe_rx0_data(31 downto 0),
      cfg_err_cor_out_33(31 downto 0) => pipe_rx1_data(31 downto 0),
      cfg_err_cor_out_34(31 downto 0) => pipe_rx2_data(31 downto 0),
      cfg_err_cor_out_35(31 downto 0) => pipe_rx3_data(31 downto 0),
      cfg_err_cor_out_36(31 downto 0) => pipe_rx4_data(31 downto 0),
      cfg_err_cor_out_37(31 downto 0) => pipe_rx5_data(31 downto 0),
      cfg_err_cor_out_38(31 downto 0) => pipe_rx6_data(31 downto 0),
      cfg_err_cor_out_39(31 downto 0) => pipe_rx7_data(31 downto 0),
      cfg_err_cor_out_4(15 downto 5) => pipe_tx4_eqcoeff(16 downto 6),
      cfg_err_cor_out_4(4 downto 0) => pipe_tx4_eqcoeff(4 downto 0),
      cfg_err_cor_out_40(1) => pipe_tx_eqfs(5),
      cfg_err_cor_out_40(0) => pipe_tx_eqfs(3),
      cfg_err_cor_out_41(1 downto 0) => pipe_tx_eqlf(3 downto 2),
      cfg_err_cor_out_5(15 downto 5) => pipe_tx5_eqcoeff(16 downto 6),
      cfg_err_cor_out_5(4 downto 0) => pipe_tx5_eqcoeff(4 downto 0),
      cfg_err_cor_out_6(15 downto 5) => pipe_tx6_eqcoeff(16 downto 6),
      cfg_err_cor_out_6(4 downto 0) => pipe_tx6_eqcoeff(4 downto 0),
      cfg_err_cor_out_7(15 downto 5) => pipe_tx7_eqcoeff(16 downto 6),
      cfg_err_cor_out_7(4 downto 0) => pipe_tx7_eqcoeff(4 downto 0),
      cfg_err_cor_out_8(1 downto 0) => pipe_rx0_char_is_k(1 downto 0),
      cfg_err_cor_out_9(1 downto 0) => pipe_rx0_syncheader(1 downto 0),
      cfg_err_fatal_out => cfg_err_fatal_out,
      cfg_err_nonfatal_out => cfg_err_nonfatal_out,
      cfg_err_uncor_in => cfg_err_uncor_in,
      cfg_ext_function_number(7 downto 0) => cfg_ext_function_number(7 downto 0),
      cfg_ext_read_data(31 downto 0) => cfg_ext_read_data(31 downto 0),
      cfg_ext_read_data_valid => cfg_ext_read_data_valid,
      cfg_ext_read_data_valid_dummy => cfg_ext_read_data_valid_dummy,
      cfg_ext_read_received_d1 => cfg_ext_read_received_d1,
      cfg_ext_register_number(9 downto 0) => cfg_ext_register_number(9 downto 0),
      cfg_ext_write_byte_enable(3 downto 0) => cfg_ext_write_byte_enable(3 downto 0),
      cfg_ext_write_data(31 downto 0) => cfg_ext_write_data(31 downto 0),
      cfg_ext_write_received => cfg_ext_write_received,
      cfg_fc_cpld(11 downto 0) => cfg_fc_cpld(11 downto 0),
      cfg_fc_cplh(7 downto 0) => cfg_fc_cplh(7 downto 0),
      cfg_fc_npd(11 downto 0) => cfg_fc_npd(11 downto 0),
      cfg_fc_nph(7 downto 0) => cfg_fc_nph(7 downto 0),
      cfg_fc_pd(11 downto 0) => cfg_fc_pd(11 downto 0),
      cfg_fc_ph(7 downto 0) => cfg_fc_ph(7 downto 0),
      cfg_fc_sel(2 downto 0) => cfg_fc_sel(2 downto 0),
      cfg_flr_done(3 downto 0) => cfg_flr_done(3 downto 0),
      cfg_flr_in_process(3 downto 0) => cfg_flr_in_process(3 downto 0),
      cfg_function_power_state(11 downto 0) => cfg_function_power_state(11 downto 0),
      cfg_function_status(15 downto 0) => cfg_function_status(15 downto 0),
      cfg_hot_reset_in => cfg_hot_reset_in,
      cfg_hot_reset_out => cfg_hot_reset_out,
      cfg_interrupt_int(3 downto 0) => cfg_interrupt_int(3 downto 0),
      cfg_interrupt_msi_attr(2 downto 0) => cfg_interrupt_msi_attr(2 downto 0),
      cfg_interrupt_msi_data(31 downto 0) => cfg_interrupt_msi_data(31 downto 0),
      cfg_interrupt_msi_enable(3 downto 0) => cfg_interrupt_msi_enable(3 downto 0),
      cfg_interrupt_msi_fail => cfg_interrupt_msi_fail,
      cfg_interrupt_msi_function_number(3 downto 0) => cfg_interrupt_msi_function_number(3 downto 0),
      cfg_interrupt_msi_int(31 downto 0) => cfg_interrupt_msi_int(31 downto 0),
      cfg_interrupt_msi_mask_update => cfg_interrupt_msi_mask_update,
      cfg_interrupt_msi_mmenable(11 downto 0) => cfg_interrupt_msi_mmenable(11 downto 0),
      cfg_interrupt_msi_pending_status(31 downto 0) => cfg_interrupt_msi_pending_status(31 downto 0),
      cfg_interrupt_msi_pending_status_data_enable => cfg_interrupt_msi_pending_status_data_enable,
      cfg_interrupt_msi_pending_status_function_num(3 downto 0) => cfg_interrupt_msi_pending_status_function_num(3 downto 0),
      cfg_interrupt_msi_select(3 downto 0) => cfg_interrupt_msi_select(3 downto 0),
      cfg_interrupt_msi_sent => cfg_interrupt_msi_sent,
      cfg_interrupt_msi_tph_present => cfg_interrupt_msi_tph_present,
      cfg_interrupt_msi_tph_st_tag(8 downto 0) => cfg_interrupt_msi_tph_st_tag(8 downto 0),
      cfg_interrupt_msi_tph_type(1 downto 0) => cfg_interrupt_msi_tph_type(1 downto 0),
      cfg_interrupt_msi_vf_enable(7 downto 0) => cfg_interrupt_msi_vf_enable(7 downto 0),
      cfg_interrupt_msix_address(63 downto 0) => cfg_interrupt_msix_address(63 downto 0),
      cfg_interrupt_msix_data(31 downto 0) => cfg_interrupt_msix_data(31 downto 0),
      cfg_interrupt_msix_enable(3 downto 0) => cfg_interrupt_msix_enable(3 downto 0),
      cfg_interrupt_msix_fail => cfg_interrupt_msix_fail,
      cfg_interrupt_msix_int => cfg_interrupt_msix_int,
      cfg_interrupt_msix_mask(3 downto 0) => cfg_interrupt_msix_mask(3 downto 0),
      cfg_interrupt_msix_sent => cfg_interrupt_msix_sent,
      cfg_interrupt_msix_vf_enable(7 downto 0) => cfg_interrupt_msix_vf_enable(7 downto 0),
      cfg_interrupt_msix_vf_mask(7 downto 0) => cfg_interrupt_msix_vf_mask(7 downto 0),
      cfg_interrupt_pending(3 downto 0) => cfg_interrupt_pending(3 downto 0),
      cfg_interrupt_sent => cfg_interrupt_sent,
      cfg_link_power_state(1 downto 0) => cfg_link_power_state(1 downto 0),
      cfg_link_training_enable => cfg_link_training_enable,
      cfg_local_error => cfg_local_error,
      cfg_ltr_enable => cfg_ltr_enable,
      cfg_ltssm_state(5 downto 0) => cfg_ltssm_state(5 downto 0),
      cfg_max_payload(2 downto 0) => cfg_max_payload(2 downto 0),
      cfg_max_read_req(2 downto 0) => cfg_max_read_req(2 downto 0),
      cfg_mgmt_addr(18 downto 0) => cfg_mgmt_addr(18 downto 0),
      cfg_mgmt_byte_enable(3 downto 0) => cfg_mgmt_byte_enable(3 downto 0),
      cfg_mgmt_read => cfg_mgmt_read,
      cfg_mgmt_read_data(31 downto 0) => cfg_mgmt_read_data(31 downto 0),
      cfg_mgmt_read_write_done => cfg_mgmt_read_write_done,
      cfg_mgmt_type1_cfg_reg_access => cfg_mgmt_type1_cfg_reg_access,
      cfg_mgmt_write => cfg_mgmt_write,
      cfg_mgmt_write_data(31 downto 0) => cfg_mgmt_write_data(31 downto 0),
      cfg_msg_received => cfg_msg_received,
      cfg_msg_received_data(7 downto 0) => cfg_msg_received_data(7 downto 0),
      cfg_msg_received_type(4 downto 0) => cfg_msg_received_type(4 downto 0),
      cfg_msg_transmit => cfg_msg_transmit,
      cfg_msg_transmit_data(31 downto 0) => cfg_msg_transmit_data(31 downto 0),
      cfg_msg_transmit_done => cfg_msg_transmit_done,
      cfg_msg_transmit_type(2 downto 0) => cfg_msg_transmit_type(2 downto 0),
      cfg_negotiated_width(3 downto 0) => cfg_negotiated_width(3 downto 0),
      cfg_obff_enable(1 downto 0) => cfg_obff_enable(1 downto 0),
      cfg_per_func_status_control(2 downto 0) => cfg_per_func_status_control(2 downto 0),
      cfg_per_func_status_data(15 downto 0) => cfg_per_func_status_data(15 downto 0),
      cfg_per_function_number(3 downto 0) => cfg_per_function_number(3 downto 0),
      cfg_per_function_output_request => cfg_per_function_output_request,
      cfg_per_function_update_done => cfg_per_function_update_done,
      cfg_phy_link_down => cfg_phy_link_down,
      cfg_phy_link_status(1 downto 0) => cfg_phy_link_status(1 downto 0),
      cfg_pl_status_change => cfg_pl_status_change,
      cfg_power_state_change_ack => cfg_power_state_change_ack,
      cfg_power_state_change_interrupt => cfg_power_state_change_interrupt,
      cfg_rcb_status(3 downto 0) => cfg_rcb_status(3 downto 0),
      cfg_req_pm_transition_l23_ready => cfg_req_pm_transition_l23_ready,
      cfg_subsys_vend_id(15 downto 0) => cfg_subsys_vend_id(15 downto 0),
      cfg_tph_requester_enable(3 downto 0) => cfg_tph_requester_enable(3 downto 0),
      cfg_tph_st_mode(11 downto 0) => cfg_tph_st_mode(11 downto 0),
      cfg_vf_flr_done(7 downto 0) => cfg_vf_flr_done(7 downto 0),
      cfg_vf_flr_in_process(7 downto 0) => cfg_vf_flr_in_process(7 downto 0),
      cfg_vf_power_state(23 downto 0) => cfg_vf_power_state(23 downto 0),
      cfg_vf_status(15 downto 0) => cfg_vf_status(15 downto 0),
      cfg_vf_tph_requester_enable(7 downto 0) => cfg_vf_tph_requester_enable(7 downto 0),
      cfg_vf_tph_st_mode(23 downto 0) => cfg_vf_tph_st_mode(23 downto 0),
      conf_req_data(31 downto 0) => conf_req_data(31 downto 0),
      conf_req_ready => conf_req_ready,
      conf_req_reg_num(3 downto 0) => conf_req_reg_num(3 downto 0),
      conf_req_type(1 downto 0) => conf_req_type(1 downto 0),
      conf_req_valid => conf_req_valid,
      conf_resp_rdata(31 downto 0) => conf_resp_rdata(31 downto 0),
      conf_resp_valid => conf_resp_valid,
      drp_addr(9 downto 0) => drp_addr(9 downto 0),
      drp_clk => drp_clk,
      drp_di(15 downto 0) => drp_di(15 downto 0),
      drp_do(15 downto 0) => drp_do(15 downto 0),
      drp_en => drp_en,
      drp_rdy => drp_rdy,
      drp_we => drp_we,
      m_axis_cq_tdata(255 downto 0) => m_axis_cq_tdata(255 downto 0),
      m_axis_cq_tkeep(7 downto 0) => m_axis_cq_tkeep(7 downto 0),
      m_axis_cq_tlast => m_axis_cq_tlast,
      m_axis_cq_tready => m_axis_cq_tready,
      m_axis_cq_tuser(84 downto 0) => m_axis_cq_tuser(84 downto 0),
      m_axis_cq_tvalid => m_axis_cq_tvalid,
      m_axis_rc_tdata(255 downto 0) => m_axis_rc_tdata(255 downto 0),
      m_axis_rc_tkeep(7 downto 0) => m_axis_rc_tkeep(7 downto 0),
      m_axis_rc_tlast => m_axis_rc_tlast,
      m_axis_rc_tready => m_axis_rc_tready,
      m_axis_rc_tuser(74 downto 0) => m_axis_rc_tuser(74 downto 0),
      m_axis_rc_tvalid => m_axis_rc_tvalid,
      mcap_design_switch => mcap_design_switch,
      pcie_cq_np_req => pcie_cq_np_req,
      pcie_cq_np_req_count(5 downto 0) => pcie_cq_np_req_count(5 downto 0),
      pcie_rq_seq_num(3 downto 0) => pcie_rq_seq_num(3 downto 0),
      pcie_rq_seq_num_vld => pcie_rq_seq_num_vld,
      pcie_rq_tag(5 downto 0) => pcie_rq_tag(5 downto 0),
      pcie_rq_tag_av(1 downto 0) => pcie_rq_tag_av(1 downto 0),
      pcie_rq_tag_vld => pcie_rq_tag_vld,
      pcie_tfc_npd_av(1 downto 0) => pcie_tfc_npd_av(1 downto 0),
      pcie_tfc_nph_av(1 downto 0) => pcie_tfc_nph_av(1 downto 0),
      pl_eq_in_progress => pl_eq_in_progress,
      pl_eq_phase(1 downto 0) => pl_eq_phase(1 downto 0),
      pl_eq_reset_eieos_count => pl_eq_reset_eieos_count,
      pl_gen2_upstream_prefer_deemph => pl_gen2_upstream_prefer_deemph,
      s_axis_cc_tdata(255 downto 0) => s_axis_cc_tdata(255 downto 0),
      s_axis_cc_tkeep(7 downto 0) => s_axis_cc_tkeep(7 downto 0),
      s_axis_cc_tlast => s_axis_cc_tlast,
      s_axis_cc_tready(3 downto 0) => s_axis_cc_tready(3 downto 0),
      s_axis_cc_tuser(32 downto 0) => s_axis_cc_tuser(32 downto 0),
      s_axis_cc_tvalid => s_axis_cc_tvalid,
      s_axis_rq_tdata(255 downto 0) => s_axis_rq_tdata(255 downto 0),
      s_axis_rq_tkeep(7 downto 0) => s_axis_rq_tkeep(7 downto 0),
      s_axis_rq_tlast => s_axis_rq_tlast,
      s_axis_rq_tready(3 downto 0) => s_axis_rq_tready(3 downto 0),
      s_axis_rq_tuser(59 downto 0) => s_axis_rq_tuser(59 downto 0),
      s_axis_rq_tvalid => s_axis_rq_tvalid,
      src_arst => src_arst,
      sys_reset => sys_reset,
      sys_reset_0 => sys_reset_0,
      sys_reset_1 => sys_reset_1
    );
pipe_pipeline_inst: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_pipe_pipeline
     port map (
      D(15 downto 0) => D(15 downto 0),
      PHY_RXDATA(255 downto 0) => PHY_RXDATA(255 downto 0),
      PHY_RXELECIDLE(7 downto 0) => PHY_RXELECIDLE(7 downto 0),
      PHY_RXEQ_ADAPT_DONE(7 downto 0) => PHY_RXEQ_ADAPT_DONE(7 downto 0),
      PHY_RXEQ_DONE(7 downto 0) => PHY_RXEQ_DONE(7 downto 0),
      PHY_RXEQ_LFFS_SEL(7 downto 0) => PHY_RXEQ_LFFS_SEL(7 downto 0),
      PHY_RXPOLARITY(7 downto 0) => PHY_RXPOLARITY(7 downto 0),
      PHY_TXCOMPLIANCE(7 downto 0) => PHY_TXCOMPLIANCE(7 downto 0),
      PHY_TXDATA(255 downto 0) => PHY_TXDATA(255 downto 0),
      PHY_TXDATAK(15 downto 0) => PHY_TXDATAK(15 downto 0),
      PHY_TXEQ_DONE(7 downto 0) => PHY_TXEQ_DONE(7 downto 0),
      PIPERX0DATAVALID => pipe_rx0_data_valid,
      PIPERX0ELECIDLE => pipe_rx0_elec_idle,
      PIPERX0EQDONE => pipe_rx0_eqdone,
      PIPERX0EQLPADAPTDONE => pipe_rx0_eqlp_adaptdone,
      PIPERX0EQLPLFFSSEL => pipe_rx0_eqlp_lffs_sel,
      PIPERX0EQLPNEWTXCOEFFORPRESET(0) => pipe_rx0_eqlp_new_txcoef_forpreset(2),
      PIPERX0PHYSTATUS => pipe_rx0_phy_status,
      PIPERX0POLARITY => pipe_rx0_polarity,
      PIPERX0STARTBLOCK => pipe_rx0_start_block,
      PIPERX0VALID => pipe_rx0_valid,
      PIPERX1DATAVALID => pipe_rx1_data_valid,
      PIPERX1ELECIDLE => pipe_rx1_elec_idle,
      PIPERX1EQDONE => pipe_rx1_eqdone,
      PIPERX1EQLPADAPTDONE => pipe_rx1_eqlp_adaptdone,
      PIPERX1EQLPLFFSSEL => pipe_rx1_eqlp_lffs_sel,
      PIPERX1EQLPNEWTXCOEFFORPRESET(0) => pipe_rx1_eqlp_new_txcoef_forpreset(2),
      PIPERX1PHYSTATUS => pipe_rx1_phy_status,
      PIPERX1POLARITY => pipe_rx1_polarity,
      PIPERX1STARTBLOCK => pipe_rx1_start_block,
      PIPERX1VALID => pipe_rx1_valid,
      PIPERX2DATAVALID => pipe_rx2_data_valid,
      PIPERX2ELECIDLE => pipe_rx2_elec_idle,
      PIPERX2EQDONE => pipe_rx2_eqdone,
      PIPERX2EQLPADAPTDONE => pipe_rx2_eqlp_adaptdone,
      PIPERX2EQLPLFFSSEL => pipe_rx2_eqlp_lffs_sel,
      PIPERX2EQLPNEWTXCOEFFORPRESET(0) => pipe_rx2_eqlp_new_txcoef_forpreset(2),
      PIPERX2PHYSTATUS => pipe_rx2_phy_status,
      PIPERX2POLARITY => pipe_rx2_polarity,
      PIPERX2STARTBLOCK => pipe_rx2_start_block,
      PIPERX2VALID => pipe_rx2_valid,
      PIPERX3DATAVALID => pipe_rx3_data_valid,
      PIPERX3ELECIDLE => pipe_rx3_elec_idle,
      PIPERX3EQDONE => pipe_rx3_eqdone,
      PIPERX3EQLPADAPTDONE => pipe_rx3_eqlp_adaptdone,
      PIPERX3EQLPLFFSSEL => pipe_rx3_eqlp_lffs_sel,
      PIPERX3EQLPNEWTXCOEFFORPRESET(0) => pipe_rx3_eqlp_new_txcoef_forpreset(2),
      PIPERX3PHYSTATUS => pipe_rx3_phy_status,
      PIPERX3POLARITY => pipe_rx3_polarity,
      PIPERX3STARTBLOCK => pipe_rx3_start_block,
      PIPERX3VALID => pipe_rx3_valid,
      PIPERX4DATAVALID => pipe_rx4_data_valid,
      PIPERX4ELECIDLE => pipe_rx4_elec_idle,
      PIPERX4EQDONE => pipe_rx4_eqdone,
      PIPERX4EQLPADAPTDONE => pipe_rx4_eqlp_adaptdone,
      PIPERX4EQLPLFFSSEL => pipe_rx4_eqlp_lffs_sel,
      PIPERX4EQLPNEWTXCOEFFORPRESET(0) => pipe_rx4_eqlp_new_txcoef_forpreset(2),
      PIPERX4PHYSTATUS => pipe_rx4_phy_status,
      PIPERX4POLARITY => pipe_rx4_polarity,
      PIPERX4STARTBLOCK => pipe_rx4_start_block,
      PIPERX4VALID => pipe_rx4_valid,
      PIPERX5DATAVALID => pipe_rx5_data_valid,
      PIPERX5ELECIDLE => pipe_rx5_elec_idle,
      PIPERX5EQDONE => pipe_rx5_eqdone,
      PIPERX5EQLPADAPTDONE => pipe_rx5_eqlp_adaptdone,
      PIPERX5EQLPLFFSSEL => pipe_rx5_eqlp_lffs_sel,
      PIPERX5EQLPNEWTXCOEFFORPRESET(0) => pipe_rx5_eqlp_new_txcoef_forpreset(2),
      PIPERX5PHYSTATUS => pipe_rx5_phy_status,
      PIPERX5POLARITY => pipe_rx5_polarity,
      PIPERX5STARTBLOCK => pipe_rx5_start_block,
      PIPERX5VALID => pipe_rx5_valid,
      PIPERX6DATAVALID => pipe_rx6_data_valid,
      PIPERX6ELECIDLE => pipe_rx6_elec_idle,
      PIPERX6EQDONE => pipe_rx6_eqdone,
      PIPERX6EQLPADAPTDONE => pipe_rx6_eqlp_adaptdone,
      PIPERX6EQLPLFFSSEL => pipe_rx6_eqlp_lffs_sel,
      PIPERX6EQLPNEWTXCOEFFORPRESET(0) => pipe_rx6_eqlp_new_txcoef_forpreset(2),
      PIPERX6PHYSTATUS => pipe_rx6_phy_status,
      PIPERX6POLARITY => pipe_rx6_polarity,
      PIPERX6STARTBLOCK => pipe_rx6_start_block,
      PIPERX6VALID => pipe_rx6_valid,
      PIPERX7DATAVALID => pipe_rx7_data_valid,
      PIPERX7ELECIDLE => pipe_rx7_elec_idle,
      PIPERX7EQDONE => pipe_rx7_eqdone,
      PIPERX7EQLPADAPTDONE => pipe_rx7_eqlp_adaptdone,
      PIPERX7EQLPLFFSSEL => pipe_rx7_eqlp_lffs_sel,
      PIPERX7EQLPNEWTXCOEFFORPRESET(0) => pipe_rx7_eqlp_new_txcoef_forpreset(2),
      PIPERX7PHYSTATUS => pipe_rx7_phy_status,
      PIPERX7POLARITY => pipe_rx7_polarity,
      PIPERX7STARTBLOCK => pipe_rx7_start_block,
      PIPERX7VALID => pipe_rx7_valid,
      PIPETX0COMPLIANCE => pipe_tx0_compliance,
      PIPETX0DATAVALID => pipe_tx0_data_valid,
      PIPETX0DEEMPH => pipe_tx0_deemph,
      PIPETX0ELECIDLE => pipe_tx0_elec_idle,
      PIPETX0EQDONE => pipe_tx0_eqdone,
      PIPETX0RCVRDET => pipe_tx0_rcvr_det,
      PIPETX0STARTBLOCK => pipe_tx0_start_block,
      PIPETX0SWING => pipe_tx0_swing,
      PIPETX1COMPLIANCE => pipe_tx1_compliance,
      PIPETX1DATAVALID => pipe_tx1_data_valid,
      PIPETX1ELECIDLE => pipe_tx1_elec_idle,
      PIPETX1EQDONE => pipe_tx1_eqdone,
      PIPETX1STARTBLOCK => pipe_tx1_start_block,
      PIPETX2COMPLIANCE => pipe_tx2_compliance,
      PIPETX2DATAVALID => pipe_tx2_data_valid,
      PIPETX2ELECIDLE => pipe_tx2_elec_idle,
      PIPETX2EQDONE => pipe_tx2_eqdone,
      PIPETX2STARTBLOCK => pipe_tx2_start_block,
      PIPETX3COMPLIANCE => pipe_tx3_compliance,
      PIPETX3DATAVALID => pipe_tx3_data_valid,
      PIPETX3ELECIDLE => pipe_tx3_elec_idle,
      PIPETX3EQDONE => pipe_tx3_eqdone,
      PIPETX3STARTBLOCK => pipe_tx3_start_block,
      PIPETX4COMPLIANCE => pipe_tx4_compliance,
      PIPETX4DATAVALID => pipe_tx4_data_valid,
      PIPETX4ELECIDLE => pipe_tx4_elec_idle,
      PIPETX4EQDONE => pipe_tx4_eqdone,
      PIPETX4STARTBLOCK => pipe_tx4_start_block,
      PIPETX5COMPLIANCE => pipe_tx5_compliance,
      PIPETX5DATAVALID => pipe_tx5_data_valid,
      PIPETX5ELECIDLE => pipe_tx5_elec_idle,
      PIPETX5EQDONE => pipe_tx5_eqdone,
      PIPETX5STARTBLOCK => pipe_tx5_start_block,
      PIPETX6COMPLIANCE => pipe_tx6_compliance,
      PIPETX6DATAVALID => pipe_tx6_data_valid,
      PIPETX6ELECIDLE => pipe_tx6_elec_idle,
      PIPETX6EQDONE => pipe_tx6_eqdone,
      PIPETX6STARTBLOCK => pipe_tx6_start_block,
      PIPETX7COMPLIANCE => pipe_tx7_compliance,
      PIPETX7DATAVALID => pipe_tx7_data_valid,
      PIPETX7ELECIDLE => pipe_tx7_elec_idle,
      PIPETX7EQDONE => pipe_tx7_eqdone,
      PIPETX7STARTBLOCK => pipe_tx7_start_block,
      Q(1 downto 0) => pipe_rx1_char_is_k(1 downto 0),
      SR(0) => init_ctrl_inst_n_1,
      gt_phystatus(7 downto 0) => gt_phystatus(7 downto 0),
      gt_rxstatus(23 downto 0) => gt_rxstatus(23 downto 0),
      gt_rxvalid(7 downto 0) => gt_rxvalid(7 downto 0),
      gt_txelecidle(7 downto 0) => gt_txelecidle(7 downto 0),
      phy_txeq_ctrl(15 downto 0) => phy_txeq_ctrl(15 downto 0),
      phy_txeq_preset(31 downto 0) => phy_txeq_preset(31 downto 0),
      pipe_rx_eq_lffs(47 downto 0) => pipe_rx_eq_lffs(47 downto 0),
      pipe_rx_eq_txpreset(31 downto 0) => pipe_rx_eq_txpreset(31 downto 0),
      pipe_rx_eqcontrol(15 downto 0) => pipe_rx_eqcontrol(15 downto 0),
      pipe_rx_eqpreset(23 downto 0) => pipe_rx_eqpreset(23 downto 0),
      \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]\(1 downto 0) => pipe_rx2_char_is_k(1 downto 0),
      \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_0\(1 downto 0) => pipe_rx3_char_is_k(1 downto 0),
      \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_1\(1 downto 0) => pipe_rx4_char_is_k(1 downto 0),
      \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_2\(1 downto 0) => pipe_rx5_char_is_k(1 downto 0),
      \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_3\(1 downto 0) => pipe_rx6_char_is_k(1 downto 0),
      \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_4\(1 downto 0) => pipe_rx7_char_is_k(1 downto 0),
      \pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_5\(1 downto 0) => pipe_rx0_char_is_k(1 downto 0),
      \pipe_stages_1.pipe_rx_data_q_reg[31]\(31 downto 0) => pipe_rx1_data(31 downto 0),
      \pipe_stages_1.pipe_rx_data_q_reg[31]_0\(31 downto 0) => pipe_rx2_data(31 downto 0),
      \pipe_stages_1.pipe_rx_data_q_reg[31]_1\(31 downto 0) => pipe_rx3_data(31 downto 0),
      \pipe_stages_1.pipe_rx_data_q_reg[31]_2\(31 downto 0) => pipe_rx4_data(31 downto 0),
      \pipe_stages_1.pipe_rx_data_q_reg[31]_3\(31 downto 0) => pipe_rx5_data(31 downto 0),
      \pipe_stages_1.pipe_rx_data_q_reg[31]_4\(31 downto 0) => pipe_rx6_data(31 downto 0),
      \pipe_stages_1.pipe_rx_data_q_reg[31]_5\(31 downto 0) => pipe_rx7_data(31 downto 0),
      \pipe_stages_1.pipe_rx_data_q_reg[31]_6\(31 downto 0) => pipe_rx0_data(31 downto 0),
      \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]\(1 downto 0) => pipe_rx0_eqcontrol(1 downto 0),
      \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_0\(1 downto 0) => pipe_rx1_eqcontrol(1 downto 0),
      \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_1\(1 downto 0) => pipe_rx2_eqcontrol(1 downto 0),
      \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_2\(1 downto 0) => pipe_rx3_eqcontrol(1 downto 0),
      \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_3\(1 downto 0) => pipe_rx4_eqcontrol(1 downto 0),
      \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_4\(1 downto 0) => pipe_rx5_eqcontrol(1 downto 0),
      \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_5\(1 downto 0) => pipe_rx6_eqcontrol(1 downto 0),
      \pipe_stages_1.pipe_rx_eqcontrol_q_reg[1]_6\(1 downto 0) => pipe_rx7_eqcontrol(1 downto 0),
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]\(5 downto 0) => pipe_rx0_eqlp_lffs(5 downto 0),
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_0\(5 downto 0) => pipe_rx1_eqlp_lffs(5 downto 0),
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_1\(5 downto 0) => pipe_rx2_eqlp_lffs(5 downto 0),
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_2\(5 downto 0) => pipe_rx3_eqlp_lffs(5 downto 0),
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_3\(5 downto 0) => pipe_rx4_eqlp_lffs(5 downto 0),
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_4\(5 downto 0) => pipe_rx5_eqlp_lffs(5 downto 0),
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_5\(5 downto 0) => pipe_rx6_eqlp_lffs(5 downto 0),
      \pipe_stages_1.pipe_rx_eqlplffs_q_reg[5]_6\(5 downto 0) => pipe_rx7_eqlp_lffs(5 downto 0),
      \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]\(3 downto 0) => pipe_rx0_eqlp_txpreset(3 downto 0),
      \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_0\(3 downto 0) => pipe_rx1_eqlp_txpreset(3 downto 0),
      \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_1\(3 downto 0) => pipe_rx2_eqlp_txpreset(3 downto 0),
      \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_2\(3 downto 0) => pipe_rx3_eqlp_txpreset(3 downto 0),
      \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_3\(3 downto 0) => pipe_rx4_eqlp_txpreset(3 downto 0),
      \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_4\(3 downto 0) => pipe_rx5_eqlp_txpreset(3 downto 0),
      \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_5\(3 downto 0) => pipe_rx6_eqlp_txpreset(3 downto 0),
      \pipe_stages_1.pipe_rx_eqlptxpreset_q_reg[3]_6\(3 downto 0) => pipe_rx7_eqlp_txpreset(3 downto 0),
      \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]\(2 downto 0) => pipe_rx0_eqpreset(2 downto 0),
      \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_0\(2 downto 0) => pipe_rx1_eqpreset(2 downto 0),
      \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_1\(2 downto 0) => pipe_rx2_eqpreset(2 downto 0),
      \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_2\(2 downto 0) => pipe_rx3_eqpreset(2 downto 0),
      \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_3\(2 downto 0) => pipe_rx4_eqpreset(2 downto 0),
      \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_4\(2 downto 0) => pipe_rx5_eqpreset(2 downto 0),
      \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_5\(2 downto 0) => pipe_rx6_eqpreset(2 downto 0),
      \pipe_stages_1.pipe_rx_eqpreset_q_reg[2]_6\(2 downto 0) => pipe_rx7_eqpreset(2 downto 0),
      \pipe_stages_1.pipe_rx_status_q_reg[2]\(2 downto 0) => pipe_rx1_status(2 downto 0),
      \pipe_stages_1.pipe_rx_status_q_reg[2]_0\(2 downto 0) => pipe_rx2_status(2 downto 0),
      \pipe_stages_1.pipe_rx_status_q_reg[2]_1\(2 downto 0) => pipe_rx3_status(2 downto 0),
      \pipe_stages_1.pipe_rx_status_q_reg[2]_2\(2 downto 0) => pipe_rx4_status(2 downto 0),
      \pipe_stages_1.pipe_rx_status_q_reg[2]_3\(2 downto 0) => pipe_rx5_status(2 downto 0),
      \pipe_stages_1.pipe_rx_status_q_reg[2]_4\(2 downto 0) => pipe_rx6_status(2 downto 0),
      \pipe_stages_1.pipe_rx_status_q_reg[2]_5\(2 downto 0) => pipe_rx7_status(2 downto 0),
      \pipe_stages_1.pipe_rx_status_q_reg[2]_6\(2 downto 0) => pipe_rx0_status(2 downto 0),
      \pipe_stages_1.pipe_rx_syncheader_q_reg[1]\(1 downto 0) => pipe_rx1_syncheader(1 downto 0),
      \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_0\(1 downto 0) => pipe_rx2_syncheader(1 downto 0),
      \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_1\(1 downto 0) => pipe_rx3_syncheader(1 downto 0),
      \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_2\(1 downto 0) => pipe_rx4_syncheader(1 downto 0),
      \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_3\(1 downto 0) => pipe_rx5_syncheader(1 downto 0),
      \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_4\(1 downto 0) => pipe_rx6_syncheader(1 downto 0),
      \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_5\(1 downto 0) => pipe_rx7_syncheader(1 downto 0),
      \pipe_stages_1.pipe_rx_syncheader_q_reg[1]_6\(1 downto 0) => pipe_rx0_syncheader(1 downto 0),
      \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]\(1 downto 0) => pipe_tx0_char_is_k(1 downto 0),
      \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_0\(1 downto 0) => pipe_tx1_char_is_k(1 downto 0),
      \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_1\(1 downto 0) => pipe_tx2_char_is_k(1 downto 0),
      \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_2\(1 downto 0) => pipe_tx3_char_is_k(1 downto 0),
      \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_3\(1 downto 0) => pipe_tx4_char_is_k(1 downto 0),
      \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_4\(1 downto 0) => pipe_tx5_char_is_k(1 downto 0),
      \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_5\(1 downto 0) => pipe_tx6_char_is_k(1 downto 0),
      \pipe_stages_1.pipe_tx_char_is_k_q_reg[1]_6\(1 downto 0) => pipe_tx7_char_is_k(1 downto 0),
      \pipe_stages_1.pipe_tx_data_q_reg[31]\(31 downto 0) => pipe_tx0_data(31 downto 0),
      \pipe_stages_1.pipe_tx_data_q_reg[31]_0\(31 downto 0) => pipe_tx1_data(31 downto 0),
      \pipe_stages_1.pipe_tx_data_q_reg[31]_1\(31 downto 0) => pipe_tx2_data(31 downto 0),
      \pipe_stages_1.pipe_tx_data_q_reg[31]_2\(31 downto 0) => pipe_tx3_data(31 downto 0),
      \pipe_stages_1.pipe_tx_data_q_reg[31]_3\(31 downto 0) => pipe_tx4_data(31 downto 0),
      \pipe_stages_1.pipe_tx_data_q_reg[31]_4\(31 downto 0) => pipe_tx5_data(31 downto 0),
      \pipe_stages_1.pipe_tx_data_q_reg[31]_5\(31 downto 0) => pipe_tx6_data(31 downto 0),
      \pipe_stages_1.pipe_tx_data_q_reg[31]_6\(31 downto 0) => pipe_tx7_data(31 downto 0),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]\(15 downto 5) => pipe_tx1_eqcoeff(16 downto 6),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]\(4 downto 0) => pipe_tx1_eqcoeff(4 downto 0),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(15 downto 5) => pipe_tx2_eqcoeff(16 downto 6),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(4 downto 0) => pipe_tx2_eqcoeff(4 downto 0),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(15 downto 5) => pipe_tx3_eqcoeff(16 downto 6),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(4 downto 0) => pipe_tx3_eqcoeff(4 downto 0),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_10\(15 downto 0) => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_2\(15 downto 0),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_11\(15 downto 0) => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_3\(15 downto 0),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_12\(15 downto 0) => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_4\(15 downto 0),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_13\(15 downto 0) => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_5\(15 downto 0),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_2\(15 downto 5) => pipe_tx4_eqcoeff(16 downto 6),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_2\(4 downto 0) => pipe_tx4_eqcoeff(4 downto 0),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_3\(15 downto 5) => pipe_tx5_eqcoeff(16 downto 6),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_3\(4 downto 0) => pipe_tx5_eqcoeff(4 downto 0),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_4\(15 downto 5) => pipe_tx6_eqcoeff(16 downto 6),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_4\(4 downto 0) => pipe_tx6_eqcoeff(4 downto 0),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_5\(15 downto 5) => pipe_tx7_eqcoeff(16 downto 6),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_5\(4 downto 0) => pipe_tx7_eqcoeff(4 downto 0),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_6\(15 downto 5) => pipe_tx0_eqcoeff(16 downto 6),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_6\(4 downto 0) => pipe_tx0_eqcoeff(4 downto 0),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_7\(15 downto 0) => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]\(15 downto 0),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_8\(15 downto 0) => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(15 downto 0),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_9\(15 downto 0) => \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(15 downto 0),
      \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]\(1 downto 0) => pipe_tx0_eqcontrol(1 downto 0),
      \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_0\(1 downto 0) => pipe_tx1_eqcontrol(1 downto 0),
      \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_1\(1 downto 0) => pipe_tx2_eqcontrol(1 downto 0),
      \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_2\(1 downto 0) => pipe_tx3_eqcontrol(1 downto 0),
      \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_3\(1 downto 0) => pipe_tx4_eqcontrol(1 downto 0),
      \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_4\(1 downto 0) => pipe_tx5_eqcontrol(1 downto 0),
      \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_5\(1 downto 0) => pipe_tx6_eqcontrol(1 downto 0),
      \pipe_stages_1.pipe_tx_eqcontrol_q_reg[1]_6\(1 downto 0) => pipe_tx7_eqcontrol(1 downto 0),
      \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]\(5 downto 0) => pipe_tx0_eqdeemph(5 downto 0),
      \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_0\(5 downto 0) => pipe_tx1_eqdeemph(5 downto 0),
      \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_1\(5 downto 0) => pipe_tx2_eqdeemph(5 downto 0),
      \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_2\(5 downto 0) => pipe_tx3_eqdeemph(5 downto 0),
      \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_3\(5 downto 0) => pipe_tx4_eqdeemph(5 downto 0),
      \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_4\(5 downto 0) => pipe_tx5_eqdeemph(5 downto 0),
      \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_5\(5 downto 0) => pipe_tx6_eqdeemph(5 downto 0),
      \pipe_stages_1.pipe_tx_eqdeemph_q_reg[5]_6\(5 downto 0) => pipe_tx7_eqdeemph(5 downto 0),
      \pipe_stages_1.pipe_tx_eqfs_q_reg[5]\(1) => pipe_tx_eqfs(5),
      \pipe_stages_1.pipe_tx_eqfs_q_reg[5]\(0) => pipe_tx_eqfs(3),
      \pipe_stages_1.pipe_tx_eqlf_q_reg[3]\(1 downto 0) => pipe_tx_eqlf(3 downto 2),
      \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]\(3 downto 0) => pipe_tx0_eqpreset(3 downto 0),
      \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_0\(3 downto 0) => pipe_tx1_eqpreset(3 downto 0),
      \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_1\(3 downto 0) => pipe_tx2_eqpreset(3 downto 0),
      \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_2\(3 downto 0) => pipe_tx3_eqpreset(3 downto 0),
      \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_3\(3 downto 0) => pipe_tx4_eqpreset(3 downto 0),
      \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_4\(3 downto 0) => pipe_tx5_eqpreset(3 downto 0),
      \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_5\(3 downto 0) => pipe_tx6_eqpreset(3 downto 0),
      \pipe_stages_1.pipe_tx_eqpreset_q_reg[3]_6\(3 downto 0) => pipe_tx7_eqpreset(3 downto 0),
      \pipe_stages_1.pipe_tx_margin_q_reg[2]\(2 downto 0) => \pipe_stages_1.pipe_tx_margin_q_reg[2]\(2 downto 0),
      \pipe_stages_1.pipe_tx_margin_q_reg[2]_0\(2 downto 0) => pipe_tx0_margin(2 downto 0),
      \pipe_stages_1.pipe_tx_powerdown_q_reg[1]\(1 downto 0) => \pipe_stages_1.pipe_tx_powerdown_q_reg[1]\(1 downto 0),
      \pipe_stages_1.pipe_tx_powerdown_q_reg[1]_0\(1 downto 0) => pipe_tx0_powerdown(1 downto 0),
      \pipe_stages_1.pipe_tx_rate_q_reg[1]\(1 downto 0) => Q(1 downto 0),
      \pipe_stages_1.pipe_tx_rate_q_reg[1]_0\(1 downto 0) => pipe_tx0_rate(1 downto 0),
      \pipe_stages_1.pipe_tx_rcvr_det_q_reg\ => \pipe_stages_1.pipe_tx_rcvr_det_q_reg\,
      \pipe_stages_1.pipe_tx_syncheader_q_reg[1]\(1 downto 0) => pipe_tx0_syncheader(1 downto 0),
      \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_0\(1 downto 0) => pipe_tx1_syncheader(1 downto 0),
      \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_1\(1 downto 0) => pipe_tx2_syncheader(1 downto 0),
      \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_2\(1 downto 0) => pipe_tx3_syncheader(1 downto 0),
      \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_3\(1 downto 0) => pipe_tx4_syncheader(1 downto 0),
      \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_4\(1 downto 0) => pipe_tx5_syncheader(1 downto 0),
      \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_5\(1 downto 0) => pipe_tx6_syncheader(1 downto 0),
      \pipe_stages_1.pipe_tx_syncheader_q_reg[1]_6\(1 downto 0) => pipe_tx7_syncheader(1 downto 0),
      pipe_tx_eqdeemph(47 downto 0) => pipe_tx_eqdeemph(47 downto 0),
      rxctrl0_out(47 downto 0) => rxctrl0_out(47 downto 0),
      txctrl0_in(31 downto 0) => txctrl0_in(31 downto 0),
      txdeemph_in(0) => txdeemph_in(0),
      txdetectrx_in(0) => txdetectrx_in(0),
      txswing_in(0) => txswing_in(0)
    );
tph_tbl_inst: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_tph_tbl
     port map (
      ADDRARDADDR(8 downto 5) => cfg_tph_function_num(3 downto 0),
      ADDRARDADDR(4 downto 0) => cfg_tph_stt_address(4 downto 0),
      CFGTPHSTTREADDATA(31 downto 0) => cfg_tph_stt_read_data(31 downto 0),
      CFGTPHSTTREADDATAVALID => cfg_tph_stt_read_data_valid,
      CFGTPHSTTREADENABLE => cfg_tph_stt_read_enable,
      CFGTPHSTTWRITEBYTEVALID(3 downto 0) => cfg_tph_stt_write_byte_valid(3 downto 0),
      CFGTPHSTTWRITEDATA(31 downto 0) => cfg_tph_stt_write_data(31 downto 0),
      CFGTPHSTTWRITEENABLE => cfg_tph_stt_write_enable,
      CLK => CLK,
      SR(0) => init_ctrl_inst_n_1,
      user_tph_function_num(3 downto 0) => user_tph_function_num(3 downto 0),
      user_tph_stt_address(4 downto 0) => user_tph_stt_address(4 downto 0),
      user_tph_stt_read_data(31 downto 0) => user_tph_stt_read_data(31 downto 0),
      user_tph_stt_read_data_valid => user_tph_stt_read_data_valid,
      user_tph_stt_read_enable => user_tph_stt_read_enable
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_gtwizard_top is
  port (
    gt_qpll1lock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    int_qpll1outclk_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    int_qpll1outrefclk_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK_PCLK_CEMASK : out STD_LOGIC;
    gt_bufgtdiv : out STD_LOGIC_VECTOR ( 8 downto 0 );
    CLK_PCLK_MASK : out STD_LOGIC;
    cplllock_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_dmonitorout : out STD_LOGIC_VECTOR ( 135 downto 0 );
    ext_ch_gt_drpdo : out STD_LOGIC_VECTOR ( 127 downto 0 );
    ext_ch_gt_drprdy : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_eyescandataerror : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pci_exp_txn : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pci_exp_txp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_gtpowergood : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_pcierateidle : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pciesynctxsyncdone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_pcieuserratestart : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_phystatus : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_rxbufstatus : out STD_LOGIC_VECTOR ( 23 downto 0 );
    gt_rxcdrlock : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_rxcommadet : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 47 downto 0 );
    PHY_RXDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    gt_rxdlysresetdone : out STD_LOGIC_VECTOR ( 7 downto 0 );
    PHY_RXELECIDLE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_rxphaligndone : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_rxpmaresetdone : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_rxprbserr : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_rxresetdone : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_rxstatus : out STD_LOGIC_VECTOR ( 23 downto 0 );
    gt_rxsyncdone : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_rxvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_txdlysresetdone : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CLK_USERCLK_IN : out STD_LOGIC;
    gt_txphaligndone : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_txphinitdone : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_txresetdone : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CLK_PCLK_CE : out STD_LOGIC;
    CLK_USERCLK_CLR : out STD_LOGIC;
    sys_clk_gt : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rst_qpll1pd : in STD_LOGIC;
    gt_dmonfiforeset : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sync_reg[0]\ : in STD_LOGIC;
    ext_ch_gt_drpaddr : in STD_LOGIC_VECTOR ( 71 downto 0 );
    ext_ch_gt_drpdi : in STD_LOGIC_VECTOR ( 127 downto 0 );
    ext_ch_gt_drpen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ext_ch_gt_drpwe : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pci_exp_rxn : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pci_exp_rxp : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gtrxreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_loopback : in STD_LOGIC_VECTOR ( 23 downto 0 );
    pcierstidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pciersttxsyncstart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_pcieuserratedone : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    PHY_RXPOLARITY : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_rxprbscntreset : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_txprbssel : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rxprogdivreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_PCLK : in STD_LOGIC;
    txctrl0_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    PHY_TXCOMPLIANCE : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PHY_TXDATAK : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PHY_TXDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    txdeemph_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdetectrx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txelecidle : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_txinhibit : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txmaincursor_in : in STD_LOGIC_VECTOR ( 55 downto 0 );
    \sync_reg[0]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    gt_txprbsforceerr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    txswing_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gtwizard_top : entity is "pcie3_ultrascale_7038_gtwizard_top";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_gtwizard_top;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_gtwizard_top is
  signal \^cplllock_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gt_bufgtce : STD_LOGIC;
  signal gt_bufgtreset : STD_LOGIC;
  signal gt_pcierategen3_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gt_pcierateqpllpd : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal gt_pcierateqpllreset : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^gt_qpll1lock\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gt_rxprogdivresetdone : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^gt_txphaligndone\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pcie3_ultrascale_7038_gt_i_i_30_n_0 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_10 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_100 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_101 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_102 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_103 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_104 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_105 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_106 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_107 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_108 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_109 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_11 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_110 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_111 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_112 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_113 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_114 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_115 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_116 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_117 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_118 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_119 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_12 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_120 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_121 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_122 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_123 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_124 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_125 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_126 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_127 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_129 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_13 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_130 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_131 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_132 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_133 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_134 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_135 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_136 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_137 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_138 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_139 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_14 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_140 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_141 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_142 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_143 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_144 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_145 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_146 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_147 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_148 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_149 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_15 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_150 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_151 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_153 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_154 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_155 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_156 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_157 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_158 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_159 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_16 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_160 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_161 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_162 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_163 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_164 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_165 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_166 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_167 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_168 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_169 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_17 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_170 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_171 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_172 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_173 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_18 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_19 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_20 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_21 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_2198 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_2199 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_22 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_2200 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_2201 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_2202 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_2203 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_2204 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_2205 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_2214 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_2215 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_2216 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_2217 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_2218 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_2219 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_2220 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_2221 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_2279 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_2280 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_2281 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_2282 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_2283 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_2284 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_2285 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_23 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_24 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_25 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_26 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_27 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_28 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_29 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_30 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_31 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_33 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_34 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_35 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_36 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_37 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_38 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_39 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_40 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_41 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_42 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_43 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_44 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_45 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_46 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_47 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_48 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_49 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_50 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_51 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_510 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_512 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_513 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_514 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_515 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_516 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_517 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_52 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_526 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_528 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_529 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_53 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_530 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_531 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_532 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_533 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_542 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_543 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_544 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_545 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_546 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_547 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_548 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_549 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_550 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_551 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_552 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_553 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_554 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_555 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_556 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_557 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_6 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_63 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_64 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_65 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_66 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_67 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_68 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_69 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_7 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_70 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_71 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_72 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_73 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_74 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_75 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_76 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_77 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_78 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_79 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_80 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_81 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_82 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_83 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_84 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_85 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_86 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_87 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_88 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_89 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_9 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_90 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_91 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_92 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_93 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_94 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_95 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_96 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_97 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_98 : STD_LOGIC;
  signal pcie3_ultrascale_7038_gt_i_n_99 : STD_LOGIC;
  signal qpll1lock_all : STD_LOGIC;
  signal qpll1pd_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal qpll1reset_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rx8b10ben_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rxlpmen_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal txphdlypd_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal txpmaresetdone_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal txsyncallin_all : STD_LOGIC;
  signal txsyncout_out : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_pcie3_ultrascale_7038_gt_i_pcsrsvdout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 95 downto 0 );
  signal NLW_pcie3_ultrascale_7038_gt_i_rxbyteisaligned_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_pcie3_ultrascale_7038_gt_i_rxbyterealign_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_pcie3_ultrascale_7038_gt_i_rxclkcorcnt_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_pcie3_ultrascale_7038_gt_i_rxctrl0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 6 );
  signal NLW_pcie3_ultrascale_7038_gt_i_rxctrl1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_pcie3_ultrascale_7038_gt_i_rxctrl2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_pcie3_ultrascale_7038_gt_i_rxctrl3_out_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_pcie3_ultrascale_7038_gt_i_rxdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1023 downto 32 );
  signal NLW_pcie3_ultrascale_7038_gt_i_rxoutclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_pcie3_ultrascale_7038_gt_i_txsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_pcie3_ultrascale_7038_gt_i_txsyncout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of bufg_gt_userclk_i_2 : label is "soft_lutpair0";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of pcie3_ultrascale_7038_gt_i : label is "pcie3_ultrascale_7038_gt,pcie3_ultrascale_7038_gt_gtwizard_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of pcie3_ultrascale_7038_gt_i : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of pcie3_ultrascale_7038_gt_i : label is "pcie3_ultrascale_7038_gt_gtwizard_top,Vivado 2020.1";
  attribute SOFT_HLUTNM of pcie3_ultrascale_7038_gt_i_i_1 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of pcie3_ultrascale_7038_gt_i_i_14 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of pcie3_ultrascale_7038_gt_i_i_15 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of pcie3_ultrascale_7038_gt_i_i_16 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of pcie3_ultrascale_7038_gt_i_i_17 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of pcie3_ultrascale_7038_gt_i_i_18 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of pcie3_ultrascale_7038_gt_i_i_19 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of pcie3_ultrascale_7038_gt_i_i_2 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of pcie3_ultrascale_7038_gt_i_i_20 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of pcie3_ultrascale_7038_gt_i_i_21 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of pcie3_ultrascale_7038_gt_i_i_4 : label is "soft_lutpair1";
begin
  cplllock_out(7 downto 0) <= \^cplllock_out\(7 downto 0);
  gt_qpll1lock(1 downto 0) <= \^gt_qpll1lock\(1 downto 0);
  gt_txphaligndone(7 downto 0) <= \^gt_txphaligndone\(7 downto 0);
bufg_gt_userclk_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => gt_bufgtce,
      I1 => in0,
      O => CLK_PCLK_CE
    );
bufg_gt_userclk_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => gt_bufgtreset,
      I1 => rst_qpll1pd,
      O => CLK_USERCLK_CLR
    );
pcie3_ultrascale_7038_gt_i: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_gt
     port map (
      bufgtce_out(23) => pcie3_ultrascale_7038_gt_i_n_6,
      bufgtce_out(22) => pcie3_ultrascale_7038_gt_i_n_7,
      bufgtce_out(21) => gt_bufgtce,
      bufgtce_out(20) => pcie3_ultrascale_7038_gt_i_n_9,
      bufgtce_out(19) => pcie3_ultrascale_7038_gt_i_n_10,
      bufgtce_out(18) => pcie3_ultrascale_7038_gt_i_n_11,
      bufgtce_out(17) => pcie3_ultrascale_7038_gt_i_n_12,
      bufgtce_out(16) => pcie3_ultrascale_7038_gt_i_n_13,
      bufgtce_out(15) => pcie3_ultrascale_7038_gt_i_n_14,
      bufgtce_out(14) => pcie3_ultrascale_7038_gt_i_n_15,
      bufgtce_out(13) => pcie3_ultrascale_7038_gt_i_n_16,
      bufgtce_out(12) => pcie3_ultrascale_7038_gt_i_n_17,
      bufgtce_out(11) => pcie3_ultrascale_7038_gt_i_n_18,
      bufgtce_out(10) => pcie3_ultrascale_7038_gt_i_n_19,
      bufgtce_out(9) => pcie3_ultrascale_7038_gt_i_n_20,
      bufgtce_out(8) => pcie3_ultrascale_7038_gt_i_n_21,
      bufgtce_out(7) => pcie3_ultrascale_7038_gt_i_n_22,
      bufgtce_out(6) => pcie3_ultrascale_7038_gt_i_n_23,
      bufgtce_out(5) => pcie3_ultrascale_7038_gt_i_n_24,
      bufgtce_out(4) => pcie3_ultrascale_7038_gt_i_n_25,
      bufgtce_out(3) => pcie3_ultrascale_7038_gt_i_n_26,
      bufgtce_out(2) => pcie3_ultrascale_7038_gt_i_n_27,
      bufgtce_out(1) => pcie3_ultrascale_7038_gt_i_n_28,
      bufgtce_out(0) => pcie3_ultrascale_7038_gt_i_n_29,
      bufgtcemask_out(23) => pcie3_ultrascale_7038_gt_i_n_30,
      bufgtcemask_out(22) => pcie3_ultrascale_7038_gt_i_n_31,
      bufgtcemask_out(21) => CLK_PCLK_CEMASK,
      bufgtcemask_out(20) => pcie3_ultrascale_7038_gt_i_n_33,
      bufgtcemask_out(19) => pcie3_ultrascale_7038_gt_i_n_34,
      bufgtcemask_out(18) => pcie3_ultrascale_7038_gt_i_n_35,
      bufgtcemask_out(17) => pcie3_ultrascale_7038_gt_i_n_36,
      bufgtcemask_out(16) => pcie3_ultrascale_7038_gt_i_n_37,
      bufgtcemask_out(15) => pcie3_ultrascale_7038_gt_i_n_38,
      bufgtcemask_out(14) => pcie3_ultrascale_7038_gt_i_n_39,
      bufgtcemask_out(13) => pcie3_ultrascale_7038_gt_i_n_40,
      bufgtcemask_out(12) => pcie3_ultrascale_7038_gt_i_n_41,
      bufgtcemask_out(11) => pcie3_ultrascale_7038_gt_i_n_42,
      bufgtcemask_out(10) => pcie3_ultrascale_7038_gt_i_n_43,
      bufgtcemask_out(9) => pcie3_ultrascale_7038_gt_i_n_44,
      bufgtcemask_out(8) => pcie3_ultrascale_7038_gt_i_n_45,
      bufgtcemask_out(7) => pcie3_ultrascale_7038_gt_i_n_46,
      bufgtcemask_out(6) => pcie3_ultrascale_7038_gt_i_n_47,
      bufgtcemask_out(5) => pcie3_ultrascale_7038_gt_i_n_48,
      bufgtcemask_out(4) => pcie3_ultrascale_7038_gt_i_n_49,
      bufgtcemask_out(3) => pcie3_ultrascale_7038_gt_i_n_50,
      bufgtcemask_out(2) => pcie3_ultrascale_7038_gt_i_n_51,
      bufgtcemask_out(1) => pcie3_ultrascale_7038_gt_i_n_52,
      bufgtcemask_out(0) => pcie3_ultrascale_7038_gt_i_n_53,
      bufgtdiv_out(71 downto 63) => gt_bufgtdiv(8 downto 0),
      bufgtdiv_out(62) => pcie3_ultrascale_7038_gt_i_n_63,
      bufgtdiv_out(61) => pcie3_ultrascale_7038_gt_i_n_64,
      bufgtdiv_out(60) => pcie3_ultrascale_7038_gt_i_n_65,
      bufgtdiv_out(59) => pcie3_ultrascale_7038_gt_i_n_66,
      bufgtdiv_out(58) => pcie3_ultrascale_7038_gt_i_n_67,
      bufgtdiv_out(57) => pcie3_ultrascale_7038_gt_i_n_68,
      bufgtdiv_out(56) => pcie3_ultrascale_7038_gt_i_n_69,
      bufgtdiv_out(55) => pcie3_ultrascale_7038_gt_i_n_70,
      bufgtdiv_out(54) => pcie3_ultrascale_7038_gt_i_n_71,
      bufgtdiv_out(53) => pcie3_ultrascale_7038_gt_i_n_72,
      bufgtdiv_out(52) => pcie3_ultrascale_7038_gt_i_n_73,
      bufgtdiv_out(51) => pcie3_ultrascale_7038_gt_i_n_74,
      bufgtdiv_out(50) => pcie3_ultrascale_7038_gt_i_n_75,
      bufgtdiv_out(49) => pcie3_ultrascale_7038_gt_i_n_76,
      bufgtdiv_out(48) => pcie3_ultrascale_7038_gt_i_n_77,
      bufgtdiv_out(47) => pcie3_ultrascale_7038_gt_i_n_78,
      bufgtdiv_out(46) => pcie3_ultrascale_7038_gt_i_n_79,
      bufgtdiv_out(45) => pcie3_ultrascale_7038_gt_i_n_80,
      bufgtdiv_out(44) => pcie3_ultrascale_7038_gt_i_n_81,
      bufgtdiv_out(43) => pcie3_ultrascale_7038_gt_i_n_82,
      bufgtdiv_out(42) => pcie3_ultrascale_7038_gt_i_n_83,
      bufgtdiv_out(41) => pcie3_ultrascale_7038_gt_i_n_84,
      bufgtdiv_out(40) => pcie3_ultrascale_7038_gt_i_n_85,
      bufgtdiv_out(39) => pcie3_ultrascale_7038_gt_i_n_86,
      bufgtdiv_out(38) => pcie3_ultrascale_7038_gt_i_n_87,
      bufgtdiv_out(37) => pcie3_ultrascale_7038_gt_i_n_88,
      bufgtdiv_out(36) => pcie3_ultrascale_7038_gt_i_n_89,
      bufgtdiv_out(35) => pcie3_ultrascale_7038_gt_i_n_90,
      bufgtdiv_out(34) => pcie3_ultrascale_7038_gt_i_n_91,
      bufgtdiv_out(33) => pcie3_ultrascale_7038_gt_i_n_92,
      bufgtdiv_out(32) => pcie3_ultrascale_7038_gt_i_n_93,
      bufgtdiv_out(31) => pcie3_ultrascale_7038_gt_i_n_94,
      bufgtdiv_out(30) => pcie3_ultrascale_7038_gt_i_n_95,
      bufgtdiv_out(29) => pcie3_ultrascale_7038_gt_i_n_96,
      bufgtdiv_out(28) => pcie3_ultrascale_7038_gt_i_n_97,
      bufgtdiv_out(27) => pcie3_ultrascale_7038_gt_i_n_98,
      bufgtdiv_out(26) => pcie3_ultrascale_7038_gt_i_n_99,
      bufgtdiv_out(25) => pcie3_ultrascale_7038_gt_i_n_100,
      bufgtdiv_out(24) => pcie3_ultrascale_7038_gt_i_n_101,
      bufgtdiv_out(23) => pcie3_ultrascale_7038_gt_i_n_102,
      bufgtdiv_out(22) => pcie3_ultrascale_7038_gt_i_n_103,
      bufgtdiv_out(21) => pcie3_ultrascale_7038_gt_i_n_104,
      bufgtdiv_out(20) => pcie3_ultrascale_7038_gt_i_n_105,
      bufgtdiv_out(19) => pcie3_ultrascale_7038_gt_i_n_106,
      bufgtdiv_out(18) => pcie3_ultrascale_7038_gt_i_n_107,
      bufgtdiv_out(17) => pcie3_ultrascale_7038_gt_i_n_108,
      bufgtdiv_out(16) => pcie3_ultrascale_7038_gt_i_n_109,
      bufgtdiv_out(15) => pcie3_ultrascale_7038_gt_i_n_110,
      bufgtdiv_out(14) => pcie3_ultrascale_7038_gt_i_n_111,
      bufgtdiv_out(13) => pcie3_ultrascale_7038_gt_i_n_112,
      bufgtdiv_out(12) => pcie3_ultrascale_7038_gt_i_n_113,
      bufgtdiv_out(11) => pcie3_ultrascale_7038_gt_i_n_114,
      bufgtdiv_out(10) => pcie3_ultrascale_7038_gt_i_n_115,
      bufgtdiv_out(9) => pcie3_ultrascale_7038_gt_i_n_116,
      bufgtdiv_out(8) => pcie3_ultrascale_7038_gt_i_n_117,
      bufgtdiv_out(7) => pcie3_ultrascale_7038_gt_i_n_118,
      bufgtdiv_out(6) => pcie3_ultrascale_7038_gt_i_n_119,
      bufgtdiv_out(5) => pcie3_ultrascale_7038_gt_i_n_120,
      bufgtdiv_out(4) => pcie3_ultrascale_7038_gt_i_n_121,
      bufgtdiv_out(3) => pcie3_ultrascale_7038_gt_i_n_122,
      bufgtdiv_out(2) => pcie3_ultrascale_7038_gt_i_n_123,
      bufgtdiv_out(1) => pcie3_ultrascale_7038_gt_i_n_124,
      bufgtdiv_out(0) => pcie3_ultrascale_7038_gt_i_n_125,
      bufgtreset_out(23) => pcie3_ultrascale_7038_gt_i_n_126,
      bufgtreset_out(22) => pcie3_ultrascale_7038_gt_i_n_127,
      bufgtreset_out(21) => gt_bufgtreset,
      bufgtreset_out(20) => pcie3_ultrascale_7038_gt_i_n_129,
      bufgtreset_out(19) => pcie3_ultrascale_7038_gt_i_n_130,
      bufgtreset_out(18) => pcie3_ultrascale_7038_gt_i_n_131,
      bufgtreset_out(17) => pcie3_ultrascale_7038_gt_i_n_132,
      bufgtreset_out(16) => pcie3_ultrascale_7038_gt_i_n_133,
      bufgtreset_out(15) => pcie3_ultrascale_7038_gt_i_n_134,
      bufgtreset_out(14) => pcie3_ultrascale_7038_gt_i_n_135,
      bufgtreset_out(13) => pcie3_ultrascale_7038_gt_i_n_136,
      bufgtreset_out(12) => pcie3_ultrascale_7038_gt_i_n_137,
      bufgtreset_out(11) => pcie3_ultrascale_7038_gt_i_n_138,
      bufgtreset_out(10) => pcie3_ultrascale_7038_gt_i_n_139,
      bufgtreset_out(9) => pcie3_ultrascale_7038_gt_i_n_140,
      bufgtreset_out(8) => pcie3_ultrascale_7038_gt_i_n_141,
      bufgtreset_out(7) => pcie3_ultrascale_7038_gt_i_n_142,
      bufgtreset_out(6) => pcie3_ultrascale_7038_gt_i_n_143,
      bufgtreset_out(5) => pcie3_ultrascale_7038_gt_i_n_144,
      bufgtreset_out(4) => pcie3_ultrascale_7038_gt_i_n_145,
      bufgtreset_out(3) => pcie3_ultrascale_7038_gt_i_n_146,
      bufgtreset_out(2) => pcie3_ultrascale_7038_gt_i_n_147,
      bufgtreset_out(1) => pcie3_ultrascale_7038_gt_i_n_148,
      bufgtreset_out(0) => pcie3_ultrascale_7038_gt_i_n_149,
      bufgtrstmask_out(23) => pcie3_ultrascale_7038_gt_i_n_150,
      bufgtrstmask_out(22) => pcie3_ultrascale_7038_gt_i_n_151,
      bufgtrstmask_out(21) => CLK_PCLK_MASK,
      bufgtrstmask_out(20) => pcie3_ultrascale_7038_gt_i_n_153,
      bufgtrstmask_out(19) => pcie3_ultrascale_7038_gt_i_n_154,
      bufgtrstmask_out(18) => pcie3_ultrascale_7038_gt_i_n_155,
      bufgtrstmask_out(17) => pcie3_ultrascale_7038_gt_i_n_156,
      bufgtrstmask_out(16) => pcie3_ultrascale_7038_gt_i_n_157,
      bufgtrstmask_out(15) => pcie3_ultrascale_7038_gt_i_n_158,
      bufgtrstmask_out(14) => pcie3_ultrascale_7038_gt_i_n_159,
      bufgtrstmask_out(13) => pcie3_ultrascale_7038_gt_i_n_160,
      bufgtrstmask_out(12) => pcie3_ultrascale_7038_gt_i_n_161,
      bufgtrstmask_out(11) => pcie3_ultrascale_7038_gt_i_n_162,
      bufgtrstmask_out(10) => pcie3_ultrascale_7038_gt_i_n_163,
      bufgtrstmask_out(9) => pcie3_ultrascale_7038_gt_i_n_164,
      bufgtrstmask_out(8) => pcie3_ultrascale_7038_gt_i_n_165,
      bufgtrstmask_out(7) => pcie3_ultrascale_7038_gt_i_n_166,
      bufgtrstmask_out(6) => pcie3_ultrascale_7038_gt_i_n_167,
      bufgtrstmask_out(5) => pcie3_ultrascale_7038_gt_i_n_168,
      bufgtrstmask_out(4) => pcie3_ultrascale_7038_gt_i_n_169,
      bufgtrstmask_out(3) => pcie3_ultrascale_7038_gt_i_n_170,
      bufgtrstmask_out(2) => pcie3_ultrascale_7038_gt_i_n_171,
      bufgtrstmask_out(1) => pcie3_ultrascale_7038_gt_i_n_172,
      bufgtrstmask_out(0) => pcie3_ultrascale_7038_gt_i_n_173,
      cplllock_out(7 downto 0) => \^cplllock_out\(7 downto 0),
      cpllpd_in(7) => rst_qpll1pd,
      cpllpd_in(6) => rst_qpll1pd,
      cpllpd_in(5) => rst_qpll1pd,
      cpllpd_in(4) => rst_qpll1pd,
      cpllpd_in(3) => rst_qpll1pd,
      cpllpd_in(2) => rst_qpll1pd,
      cpllpd_in(1) => rst_qpll1pd,
      cpllpd_in(0) => rst_qpll1pd,
      cpllreset_in(7) => rst_qpll1pd,
      cpllreset_in(6) => rst_qpll1pd,
      cpllreset_in(5) => rst_qpll1pd,
      cpllreset_in(4) => rst_qpll1pd,
      cpllreset_in(3) => rst_qpll1pd,
      cpllreset_in(2) => rst_qpll1pd,
      cpllreset_in(1) => rst_qpll1pd,
      cpllreset_in(0) => rst_qpll1pd,
      dmonfiforeset_in(7) => gt_dmonfiforeset(0),
      dmonfiforeset_in(6) => gt_dmonfiforeset(1),
      dmonfiforeset_in(5) => gt_dmonfiforeset(2),
      dmonfiforeset_in(4) => gt_dmonfiforeset(3),
      dmonfiforeset_in(3) => gt_dmonfiforeset(4),
      dmonfiforeset_in(2) => gt_dmonfiforeset(5),
      dmonfiforeset_in(1) => gt_dmonfiforeset(6),
      dmonfiforeset_in(0) => gt_dmonfiforeset(7),
      dmonitorclk_in(7) => \sync_reg[0]\,
      dmonitorclk_in(6) => \sync_reg[0]\,
      dmonitorclk_in(5) => \sync_reg[0]\,
      dmonitorclk_in(4) => \sync_reg[0]\,
      dmonitorclk_in(3) => \sync_reg[0]\,
      dmonitorclk_in(2) => \sync_reg[0]\,
      dmonitorclk_in(1) => \sync_reg[0]\,
      dmonitorclk_in(0) => \sync_reg[0]\,
      dmonitorout_out(135 downto 119) => gt_dmonitorout(16 downto 0),
      dmonitorout_out(118 downto 102) => gt_dmonitorout(33 downto 17),
      dmonitorout_out(101 downto 85) => gt_dmonitorout(50 downto 34),
      dmonitorout_out(84 downto 68) => gt_dmonitorout(67 downto 51),
      dmonitorout_out(67 downto 51) => gt_dmonitorout(84 downto 68),
      dmonitorout_out(50 downto 34) => gt_dmonitorout(101 downto 85),
      dmonitorout_out(33 downto 17) => gt_dmonitorout(118 downto 102),
      dmonitorout_out(16 downto 0) => gt_dmonitorout(135 downto 119),
      drpaddr_in(71 downto 63) => ext_ch_gt_drpaddr(8 downto 0),
      drpaddr_in(62 downto 54) => ext_ch_gt_drpaddr(17 downto 9),
      drpaddr_in(53 downto 45) => ext_ch_gt_drpaddr(26 downto 18),
      drpaddr_in(44 downto 36) => ext_ch_gt_drpaddr(35 downto 27),
      drpaddr_in(35 downto 27) => ext_ch_gt_drpaddr(44 downto 36),
      drpaddr_in(26 downto 18) => ext_ch_gt_drpaddr(53 downto 45),
      drpaddr_in(17 downto 9) => ext_ch_gt_drpaddr(62 downto 54),
      drpaddr_in(8 downto 0) => ext_ch_gt_drpaddr(71 downto 63),
      drpclk_in(7) => \sync_reg[0]\,
      drpclk_in(6) => \sync_reg[0]\,
      drpclk_in(5) => \sync_reg[0]\,
      drpclk_in(4) => \sync_reg[0]\,
      drpclk_in(3) => \sync_reg[0]\,
      drpclk_in(2) => \sync_reg[0]\,
      drpclk_in(1) => \sync_reg[0]\,
      drpclk_in(0) => \sync_reg[0]\,
      drpdi_in(127 downto 112) => ext_ch_gt_drpdi(15 downto 0),
      drpdi_in(111 downto 96) => ext_ch_gt_drpdi(31 downto 16),
      drpdi_in(95 downto 80) => ext_ch_gt_drpdi(47 downto 32),
      drpdi_in(79 downto 64) => ext_ch_gt_drpdi(63 downto 48),
      drpdi_in(63 downto 48) => ext_ch_gt_drpdi(79 downto 64),
      drpdi_in(47 downto 32) => ext_ch_gt_drpdi(95 downto 80),
      drpdi_in(31 downto 16) => ext_ch_gt_drpdi(111 downto 96),
      drpdi_in(15 downto 0) => ext_ch_gt_drpdi(127 downto 112),
      drpdo_out(127 downto 112) => ext_ch_gt_drpdo(15 downto 0),
      drpdo_out(111 downto 96) => ext_ch_gt_drpdo(31 downto 16),
      drpdo_out(95 downto 80) => ext_ch_gt_drpdo(47 downto 32),
      drpdo_out(79 downto 64) => ext_ch_gt_drpdo(63 downto 48),
      drpdo_out(63 downto 48) => ext_ch_gt_drpdo(79 downto 64),
      drpdo_out(47 downto 32) => ext_ch_gt_drpdo(95 downto 80),
      drpdo_out(31 downto 16) => ext_ch_gt_drpdo(111 downto 96),
      drpdo_out(15 downto 0) => ext_ch_gt_drpdo(127 downto 112),
      drpen_in(7) => ext_ch_gt_drpen(0),
      drpen_in(6) => ext_ch_gt_drpen(1),
      drpen_in(5) => ext_ch_gt_drpen(2),
      drpen_in(4) => ext_ch_gt_drpen(3),
      drpen_in(3) => ext_ch_gt_drpen(4),
      drpen_in(2) => ext_ch_gt_drpen(5),
      drpen_in(1) => ext_ch_gt_drpen(6),
      drpen_in(0) => ext_ch_gt_drpen(7),
      drprdy_out(7) => ext_ch_gt_drprdy(0),
      drprdy_out(6) => ext_ch_gt_drprdy(1),
      drprdy_out(5) => ext_ch_gt_drprdy(2),
      drprdy_out(4) => ext_ch_gt_drprdy(3),
      drprdy_out(3) => ext_ch_gt_drprdy(4),
      drprdy_out(2) => ext_ch_gt_drprdy(5),
      drprdy_out(1) => ext_ch_gt_drprdy(6),
      drprdy_out(0) => ext_ch_gt_drprdy(7),
      drpwe_in(7) => ext_ch_gt_drpwe(0),
      drpwe_in(6) => ext_ch_gt_drpwe(1),
      drpwe_in(5) => ext_ch_gt_drpwe(2),
      drpwe_in(4) => ext_ch_gt_drpwe(3),
      drpwe_in(3) => ext_ch_gt_drpwe(4),
      drpwe_in(2) => ext_ch_gt_drpwe(5),
      drpwe_in(1) => ext_ch_gt_drpwe(6),
      drpwe_in(0) => ext_ch_gt_drpwe(7),
      eyescandataerror_out(7) => gt_eyescandataerror(0),
      eyescandataerror_out(6) => gt_eyescandataerror(1),
      eyescandataerror_out(5) => gt_eyescandataerror(2),
      eyescandataerror_out(4) => gt_eyescandataerror(3),
      eyescandataerror_out(3) => gt_eyescandataerror(4),
      eyescandataerror_out(2) => gt_eyescandataerror(5),
      eyescandataerror_out(1) => gt_eyescandataerror(6),
      eyescandataerror_out(0) => gt_eyescandataerror(7),
      eyescanreset_in(7 downto 0) => B"00000000",
      gthrxn_in(7) => pci_exp_rxn(0),
      gthrxn_in(6) => pci_exp_rxn(1),
      gthrxn_in(5) => pci_exp_rxn(2),
      gthrxn_in(4) => pci_exp_rxn(3),
      gthrxn_in(3) => pci_exp_rxn(4),
      gthrxn_in(2) => pci_exp_rxn(5),
      gthrxn_in(1) => pci_exp_rxn(6),
      gthrxn_in(0) => pci_exp_rxn(7),
      gthrxp_in(7) => pci_exp_rxp(0),
      gthrxp_in(6) => pci_exp_rxp(1),
      gthrxp_in(5) => pci_exp_rxp(2),
      gthrxp_in(4) => pci_exp_rxp(3),
      gthrxp_in(3) => pci_exp_rxp(4),
      gthrxp_in(2) => pci_exp_rxp(5),
      gthrxp_in(1) => pci_exp_rxp(6),
      gthrxp_in(0) => pci_exp_rxp(7),
      gthtxn_out(7) => pci_exp_txn(0),
      gthtxn_out(6) => pci_exp_txn(1),
      gthtxn_out(5) => pci_exp_txn(2),
      gthtxn_out(4) => pci_exp_txn(3),
      gthtxn_out(3) => pci_exp_txn(4),
      gthtxn_out(2) => pci_exp_txn(5),
      gthtxn_out(1) => pci_exp_txn(6),
      gthtxn_out(0) => pci_exp_txn(7),
      gthtxp_out(7) => pci_exp_txp(0),
      gthtxp_out(6) => pci_exp_txp(1),
      gthtxp_out(5) => pci_exp_txp(2),
      gthtxp_out(4) => pci_exp_txp(3),
      gthtxp_out(3) => pci_exp_txp(4),
      gthtxp_out(2) => pci_exp_txp(5),
      gthtxp_out(1) => pci_exp_txp(6),
      gthtxp_out(0) => pci_exp_txp(7),
      gtpowergood_out(7) => gt_gtpowergood(0),
      gtpowergood_out(6) => gt_gtpowergood(1),
      gtpowergood_out(5) => gt_gtpowergood(2),
      gtpowergood_out(4) => gt_gtpowergood(3),
      gtpowergood_out(3) => gt_gtpowergood(4),
      gtpowergood_out(2) => gt_gtpowergood(5),
      gtpowergood_out(1) => gt_gtpowergood(6),
      gtpowergood_out(0) => gt_gtpowergood(7),
      gtrefclk01_in(1) => sys_clk_gt,
      gtrefclk01_in(0) => sys_clk_gt,
      gtrefclk0_in(7) => sys_clk_gt,
      gtrefclk0_in(6) => sys_clk_gt,
      gtrefclk0_in(5) => sys_clk_gt,
      gtrefclk0_in(4) => sys_clk_gt,
      gtrefclk0_in(3) => sys_clk_gt,
      gtrefclk0_in(2) => sys_clk_gt,
      gtrefclk0_in(1) => sys_clk_gt,
      gtrefclk0_in(0) => sys_clk_gt,
      gtrxreset_in(7) => gtrxreset_in(0),
      gtrxreset_in(6) => gtrxreset_in(0),
      gtrxreset_in(5) => gtrxreset_in(0),
      gtrxreset_in(4) => gtrxreset_in(0),
      gtrxreset_in(3) => gtrxreset_in(0),
      gtrxreset_in(2) => gtrxreset_in(0),
      gtrxreset_in(1) => gtrxreset_in(0),
      gtrxreset_in(0) => gtrxreset_in(0),
      gttxreset_in(7) => gtrxreset_in(0),
      gttxreset_in(6) => gtrxreset_in(0),
      gttxreset_in(5) => gtrxreset_in(0),
      gttxreset_in(4) => gtrxreset_in(0),
      gttxreset_in(3) => gtrxreset_in(0),
      gttxreset_in(2) => gtrxreset_in(0),
      gttxreset_in(1) => gtrxreset_in(0),
      gttxreset_in(0) => gtrxreset_in(0),
      gtwiz_reset_rx_done_in(0) => '0',
      gtwiz_reset_tx_done_in(0) => '0',
      gtwiz_userclk_rx_active_in(0) => '0',
      gtwiz_userclk_tx_active_in(0) => '0',
      loopback_in(23 downto 21) => gt_loopback(2 downto 0),
      loopback_in(20 downto 18) => gt_loopback(5 downto 3),
      loopback_in(17 downto 15) => gt_loopback(8 downto 6),
      loopback_in(14 downto 12) => gt_loopback(11 downto 9),
      loopback_in(11 downto 9) => gt_loopback(14 downto 12),
      loopback_in(8 downto 6) => gt_loopback(17 downto 15),
      loopback_in(5 downto 3) => gt_loopback(20 downto 18),
      loopback_in(2 downto 0) => gt_loopback(23 downto 21),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      pcieeqrxeqadaptdone_in(7 downto 0) => B"00000000",
      pcierategen3_out(7) => gt_pcierategen3_o(0),
      pcierategen3_out(6) => gt_pcierategen3_o(1),
      pcierategen3_out(5) => gt_pcierategen3_o(2),
      pcierategen3_out(4) => gt_pcierategen3_o(3),
      pcierategen3_out(3) => gt_pcierategen3_o(4),
      pcierategen3_out(2) => gt_pcierategen3_o(5),
      pcierategen3_out(1) => gt_pcierategen3_o(6),
      pcierategen3_out(0) => gt_pcierategen3_o(7),
      pcierateidle_out(7) => gt_pcierateidle(0),
      pcierateidle_out(6) => gt_pcierateidle(1),
      pcierateidle_out(5) => gt_pcierateidle(2),
      pcierateidle_out(4) => gt_pcierateidle(3),
      pcierateidle_out(3) => gt_pcierateidle(4),
      pcierateidle_out(2) => gt_pcierateidle(5),
      pcierateidle_out(1) => gt_pcierateidle(6),
      pcierateidle_out(0) => gt_pcierateidle(7),
      pcierateqpllpd_out(15 downto 14) => gt_pcierateqpllpd(1 downto 0),
      pcierateqpllpd_out(13 downto 12) => gt_pcierateqpllpd(3 downto 2),
      pcierateqpllpd_out(11 downto 10) => gt_pcierateqpllpd(5 downto 4),
      pcierateqpllpd_out(9 downto 8) => gt_pcierateqpllpd(7 downto 6),
      pcierateqpllpd_out(7) => pcie3_ultrascale_7038_gt_i_n_510,
      pcierateqpllpd_out(6) => gt_pcierateqpllpd(8),
      pcierateqpllpd_out(5) => pcie3_ultrascale_7038_gt_i_n_512,
      pcierateqpllpd_out(4) => pcie3_ultrascale_7038_gt_i_n_513,
      pcierateqpllpd_out(3) => pcie3_ultrascale_7038_gt_i_n_514,
      pcierateqpllpd_out(2) => pcie3_ultrascale_7038_gt_i_n_515,
      pcierateqpllpd_out(1) => pcie3_ultrascale_7038_gt_i_n_516,
      pcierateqpllpd_out(0) => pcie3_ultrascale_7038_gt_i_n_517,
      pcierateqpllreset_out(15 downto 14) => gt_pcierateqpllreset(1 downto 0),
      pcierateqpllreset_out(13 downto 12) => gt_pcierateqpllreset(3 downto 2),
      pcierateqpllreset_out(11 downto 10) => gt_pcierateqpllreset(5 downto 4),
      pcierateqpllreset_out(9 downto 8) => gt_pcierateqpllreset(7 downto 6),
      pcierateqpllreset_out(7) => pcie3_ultrascale_7038_gt_i_n_526,
      pcierateqpllreset_out(6) => gt_pcierateqpllreset(8),
      pcierateqpllreset_out(5) => pcie3_ultrascale_7038_gt_i_n_528,
      pcierateqpllreset_out(4) => pcie3_ultrascale_7038_gt_i_n_529,
      pcierateqpllreset_out(3) => pcie3_ultrascale_7038_gt_i_n_530,
      pcierateqpllreset_out(2) => pcie3_ultrascale_7038_gt_i_n_531,
      pcierateqpllreset_out(1) => pcie3_ultrascale_7038_gt_i_n_532,
      pcierateqpllreset_out(0) => pcie3_ultrascale_7038_gt_i_n_533,
      pcierstidle_in(7) => pcierstidle_in(0),
      pcierstidle_in(6) => pcierstidle_in(0),
      pcierstidle_in(5) => pcierstidle_in(0),
      pcierstidle_in(4) => pcierstidle_in(0),
      pcierstidle_in(3) => pcierstidle_in(0),
      pcierstidle_in(2) => pcierstidle_in(0),
      pcierstidle_in(1) => pcierstidle_in(0),
      pcierstidle_in(0) => pcierstidle_in(0),
      pciersttxsyncstart_in(7) => pciersttxsyncstart_in(0),
      pciersttxsyncstart_in(6) => pciersttxsyncstart_in(0),
      pciersttxsyncstart_in(5) => pciersttxsyncstart_in(0),
      pciersttxsyncstart_in(4) => pciersttxsyncstart_in(0),
      pciersttxsyncstart_in(3) => pciersttxsyncstart_in(0),
      pciersttxsyncstart_in(2) => pciersttxsyncstart_in(0),
      pciersttxsyncstart_in(1) => pciersttxsyncstart_in(0),
      pciersttxsyncstart_in(0) => pciersttxsyncstart_in(0),
      pciesynctxsyncdone_out(7 downto 0) => pciesynctxsyncdone_out(7 downto 0),
      pcieusergen3rdy_out(7) => pcie3_ultrascale_7038_gt_i_n_542,
      pcieusergen3rdy_out(6) => pcie3_ultrascale_7038_gt_i_n_543,
      pcieusergen3rdy_out(5) => pcie3_ultrascale_7038_gt_i_n_544,
      pcieusergen3rdy_out(4) => pcie3_ultrascale_7038_gt_i_n_545,
      pcieusergen3rdy_out(3) => pcie3_ultrascale_7038_gt_i_n_546,
      pcieusergen3rdy_out(2) => pcie3_ultrascale_7038_gt_i_n_547,
      pcieusergen3rdy_out(1) => pcie3_ultrascale_7038_gt_i_n_548,
      pcieusergen3rdy_out(0) => pcie3_ultrascale_7038_gt_i_n_549,
      pcieuserphystatusrst_out(7) => pcie3_ultrascale_7038_gt_i_n_550,
      pcieuserphystatusrst_out(6) => pcie3_ultrascale_7038_gt_i_n_551,
      pcieuserphystatusrst_out(5) => pcie3_ultrascale_7038_gt_i_n_552,
      pcieuserphystatusrst_out(4) => pcie3_ultrascale_7038_gt_i_n_553,
      pcieuserphystatusrst_out(3) => pcie3_ultrascale_7038_gt_i_n_554,
      pcieuserphystatusrst_out(2) => pcie3_ultrascale_7038_gt_i_n_555,
      pcieuserphystatusrst_out(1) => pcie3_ultrascale_7038_gt_i_n_556,
      pcieuserphystatusrst_out(0) => pcie3_ultrascale_7038_gt_i_n_557,
      pcieuserratedone_in(7) => gt_pcieuserratedone(0),
      pcieuserratedone_in(6) => gt_pcieuserratedone(1),
      pcieuserratedone_in(5) => gt_pcieuserratedone(2),
      pcieuserratedone_in(4) => gt_pcieuserratedone(3),
      pcieuserratedone_in(3) => gt_pcieuserratedone(4),
      pcieuserratedone_in(2) => gt_pcieuserratedone(5),
      pcieuserratedone_in(1) => gt_pcieuserratedone(6),
      pcieuserratedone_in(0) => gt_pcieuserratedone(7),
      pcieuserratestart_out(7) => gt_pcieuserratestart(0),
      pcieuserratestart_out(6) => gt_pcieuserratestart(1),
      pcieuserratestart_out(5) => gt_pcieuserratestart(2),
      pcieuserratestart_out(4) => gt_pcieuserratestart(3),
      pcieuserratestart_out(3) => gt_pcieuserratestart(4),
      pcieuserratestart_out(2) => gt_pcieuserratestart(5),
      pcieuserratestart_out(1) => gt_pcieuserratestart(6),
      pcieuserratestart_out(0) => gt_pcieuserratestart(7),
      pcsrsvdin_in(127 downto 114) => B"00000000000000",
      pcsrsvdin_in(113) => \^cplllock_out\(7),
      pcsrsvdin_in(112) => qpll1lock_all,
      pcsrsvdin_in(111 downto 98) => B"00000000000000",
      pcsrsvdin_in(97) => \^cplllock_out\(7),
      pcsrsvdin_in(96) => qpll1lock_all,
      pcsrsvdin_in(95 downto 82) => B"00000000000000",
      pcsrsvdin_in(81) => \^cplllock_out\(7),
      pcsrsvdin_in(80) => qpll1lock_all,
      pcsrsvdin_in(79 downto 66) => B"00000000000000",
      pcsrsvdin_in(65) => \^cplllock_out\(7),
      pcsrsvdin_in(64) => qpll1lock_all,
      pcsrsvdin_in(63 downto 50) => B"00000000000000",
      pcsrsvdin_in(49) => \^cplllock_out\(7),
      pcsrsvdin_in(48) => qpll1lock_all,
      pcsrsvdin_in(47 downto 34) => B"00000000000000",
      pcsrsvdin_in(33) => \^cplllock_out\(7),
      pcsrsvdin_in(32) => qpll1lock_all,
      pcsrsvdin_in(31 downto 18) => B"00000000000000",
      pcsrsvdin_in(17) => \^cplllock_out\(7),
      pcsrsvdin_in(16) => qpll1lock_all,
      pcsrsvdin_in(15 downto 2) => B"00000000000000",
      pcsrsvdin_in(1) => \^cplllock_out\(7),
      pcsrsvdin_in(0) => qpll1lock_all,
      pcsrsvdout_out(95 downto 0) => NLW_pcie3_ultrascale_7038_gt_i_pcsrsvdout_out_UNCONNECTED(95 downto 0),
      phystatus_out(7) => gt_phystatus(0),
      phystatus_out(6) => gt_phystatus(1),
      phystatus_out(5) => gt_phystatus(2),
      phystatus_out(4) => gt_phystatus(3),
      phystatus_out(3) => gt_phystatus(4),
      phystatus_out(2) => gt_phystatus(5),
      phystatus_out(1) => gt_phystatus(6),
      phystatus_out(0) => gt_phystatus(7),
      qpll1lock_out(1 downto 0) => \^gt_qpll1lock\(1 downto 0),
      qpll1outclk_out(1 downto 0) => int_qpll1outclk_out(1 downto 0),
      qpll1outrefclk_out(1 downto 0) => int_qpll1outrefclk_out(1 downto 0),
      qpll1pd_in(1 downto 0) => qpll1pd_in(1 downto 0),
      qpll1reset_in(1 downto 0) => qpll1reset_in(1 downto 0),
      qpllrsvd2_in(9 downto 7) => B"001",
      qpllrsvd2_in(6 downto 5) => Q(1 downto 0),
      qpllrsvd2_in(4 downto 2) => B"001",
      qpllrsvd2_in(1 downto 0) => Q(1 downto 0),
      qpllrsvd3_in(9 downto 7) => B"001",
      qpllrsvd3_in(6 downto 5) => Q(1 downto 0),
      qpllrsvd3_in(4 downto 2) => B"001",
      qpllrsvd3_in(1 downto 0) => Q(1 downto 0),
      rx8b10ben_in(7 downto 0) => rx8b10ben_in(7 downto 0),
      rxbufreset_in(7 downto 0) => B"00000000",
      rxbufstatus_out(23 downto 21) => gt_rxbufstatus(2 downto 0),
      rxbufstatus_out(20 downto 18) => gt_rxbufstatus(5 downto 3),
      rxbufstatus_out(17 downto 15) => gt_rxbufstatus(8 downto 6),
      rxbufstatus_out(14 downto 12) => gt_rxbufstatus(11 downto 9),
      rxbufstatus_out(11 downto 9) => gt_rxbufstatus(14 downto 12),
      rxbufstatus_out(8 downto 6) => gt_rxbufstatus(17 downto 15),
      rxbufstatus_out(5 downto 3) => gt_rxbufstatus(20 downto 18),
      rxbufstatus_out(2 downto 0) => gt_rxbufstatus(23 downto 21),
      rxbyteisaligned_out(7 downto 0) => NLW_pcie3_ultrascale_7038_gt_i_rxbyteisaligned_out_UNCONNECTED(7 downto 0),
      rxbyterealign_out(7 downto 0) => NLW_pcie3_ultrascale_7038_gt_i_rxbyterealign_out_UNCONNECTED(7 downto 0),
      rxcdrhold_in(7) => rxcdrhold_in(0),
      rxcdrhold_in(6) => rxcdrhold_in(0),
      rxcdrhold_in(5) => rxcdrhold_in(0),
      rxcdrhold_in(4) => rxcdrhold_in(0),
      rxcdrhold_in(3) => rxcdrhold_in(0),
      rxcdrhold_in(2) => rxcdrhold_in(0),
      rxcdrhold_in(1) => rxcdrhold_in(0),
      rxcdrhold_in(0) => rxcdrhold_in(0),
      rxcdrlock_out(7) => gt_rxcdrlock(0),
      rxcdrlock_out(6) => gt_rxcdrlock(1),
      rxcdrlock_out(5) => gt_rxcdrlock(2),
      rxcdrlock_out(4) => gt_rxcdrlock(3),
      rxcdrlock_out(3) => gt_rxcdrlock(4),
      rxcdrlock_out(2) => gt_rxcdrlock(5),
      rxcdrlock_out(1) => gt_rxcdrlock(6),
      rxcdrlock_out(0) => gt_rxcdrlock(7),
      rxclkcorcnt_out(15 downto 0) => NLW_pcie3_ultrascale_7038_gt_i_rxclkcorcnt_out_UNCONNECTED(15 downto 0),
      rxcommadet_out(7) => gt_rxcommadet(0),
      rxcommadet_out(6) => gt_rxcommadet(1),
      rxcommadet_out(5) => gt_rxcommadet(2),
      rxcommadet_out(4) => gt_rxcommadet(3),
      rxcommadet_out(3) => gt_rxcommadet(4),
      rxcommadet_out(2) => gt_rxcommadet(5),
      rxcommadet_out(1) => gt_rxcommadet(6),
      rxcommadet_out(0) => gt_rxcommadet(7),
      rxcommadeten_in(7 downto 0) => B"11111111",
      rxctrl0_out(127 downto 118) => NLW_pcie3_ultrascale_7038_gt_i_rxctrl0_out_UNCONNECTED(127 downto 118),
      rxctrl0_out(117 downto 112) => rxctrl0_out(47 downto 42),
      rxctrl0_out(111 downto 102) => NLW_pcie3_ultrascale_7038_gt_i_rxctrl0_out_UNCONNECTED(111 downto 102),
      rxctrl0_out(101 downto 96) => rxctrl0_out(41 downto 36),
      rxctrl0_out(95 downto 86) => NLW_pcie3_ultrascale_7038_gt_i_rxctrl0_out_UNCONNECTED(95 downto 86),
      rxctrl0_out(85 downto 80) => rxctrl0_out(35 downto 30),
      rxctrl0_out(79 downto 70) => NLW_pcie3_ultrascale_7038_gt_i_rxctrl0_out_UNCONNECTED(79 downto 70),
      rxctrl0_out(69 downto 64) => rxctrl0_out(29 downto 24),
      rxctrl0_out(63 downto 54) => NLW_pcie3_ultrascale_7038_gt_i_rxctrl0_out_UNCONNECTED(63 downto 54),
      rxctrl0_out(53 downto 48) => rxctrl0_out(23 downto 18),
      rxctrl0_out(47 downto 38) => NLW_pcie3_ultrascale_7038_gt_i_rxctrl0_out_UNCONNECTED(47 downto 38),
      rxctrl0_out(37 downto 32) => rxctrl0_out(17 downto 12),
      rxctrl0_out(31 downto 22) => NLW_pcie3_ultrascale_7038_gt_i_rxctrl0_out_UNCONNECTED(31 downto 22),
      rxctrl0_out(21 downto 16) => rxctrl0_out(11 downto 6),
      rxctrl0_out(15 downto 6) => NLW_pcie3_ultrascale_7038_gt_i_rxctrl0_out_UNCONNECTED(15 downto 6),
      rxctrl0_out(5 downto 0) => rxctrl0_out(5 downto 0),
      rxctrl1_out(127 downto 0) => NLW_pcie3_ultrascale_7038_gt_i_rxctrl1_out_UNCONNECTED(127 downto 0),
      rxctrl2_out(63 downto 0) => NLW_pcie3_ultrascale_7038_gt_i_rxctrl2_out_UNCONNECTED(63 downto 0),
      rxctrl3_out(63 downto 0) => NLW_pcie3_ultrascale_7038_gt_i_rxctrl3_out_UNCONNECTED(63 downto 0),
      rxdata_out(1023 downto 928) => NLW_pcie3_ultrascale_7038_gt_i_rxdata_out_UNCONNECTED(1023 downto 928),
      rxdata_out(927 downto 896) => PHY_RXDATA(31 downto 0),
      rxdata_out(895 downto 800) => NLW_pcie3_ultrascale_7038_gt_i_rxdata_out_UNCONNECTED(895 downto 800),
      rxdata_out(799 downto 768) => PHY_RXDATA(63 downto 32),
      rxdata_out(767 downto 672) => NLW_pcie3_ultrascale_7038_gt_i_rxdata_out_UNCONNECTED(767 downto 672),
      rxdata_out(671 downto 640) => PHY_RXDATA(95 downto 64),
      rxdata_out(639 downto 544) => NLW_pcie3_ultrascale_7038_gt_i_rxdata_out_UNCONNECTED(639 downto 544),
      rxdata_out(543 downto 512) => PHY_RXDATA(127 downto 96),
      rxdata_out(511 downto 416) => NLW_pcie3_ultrascale_7038_gt_i_rxdata_out_UNCONNECTED(511 downto 416),
      rxdata_out(415 downto 384) => PHY_RXDATA(159 downto 128),
      rxdata_out(383 downto 288) => NLW_pcie3_ultrascale_7038_gt_i_rxdata_out_UNCONNECTED(383 downto 288),
      rxdata_out(287 downto 256) => PHY_RXDATA(191 downto 160),
      rxdata_out(255 downto 160) => NLW_pcie3_ultrascale_7038_gt_i_rxdata_out_UNCONNECTED(255 downto 160),
      rxdata_out(159 downto 128) => PHY_RXDATA(223 downto 192),
      rxdata_out(127 downto 32) => NLW_pcie3_ultrascale_7038_gt_i_rxdata_out_UNCONNECTED(127 downto 32),
      rxdata_out(31 downto 0) => PHY_RXDATA(255 downto 224),
      rxdfeagchold_in(7) => rxcdrhold_in(0),
      rxdfeagchold_in(6) => rxcdrhold_in(0),
      rxdfeagchold_in(5) => rxcdrhold_in(0),
      rxdfeagchold_in(4) => rxcdrhold_in(0),
      rxdfeagchold_in(3) => rxcdrhold_in(0),
      rxdfeagchold_in(2) => rxcdrhold_in(0),
      rxdfeagchold_in(1) => rxcdrhold_in(0),
      rxdfeagchold_in(0) => rxcdrhold_in(0),
      rxdfelfhold_in(7) => rxcdrhold_in(0),
      rxdfelfhold_in(6) => rxcdrhold_in(0),
      rxdfelfhold_in(5) => rxcdrhold_in(0),
      rxdfelfhold_in(4) => rxcdrhold_in(0),
      rxdfelfhold_in(3) => rxcdrhold_in(0),
      rxdfelfhold_in(2) => rxcdrhold_in(0),
      rxdfelfhold_in(1) => rxcdrhold_in(0),
      rxdfelfhold_in(0) => rxcdrhold_in(0),
      rxdfetap10hold_in(7) => rxcdrhold_in(0),
      rxdfetap10hold_in(6) => rxcdrhold_in(0),
      rxdfetap10hold_in(5) => rxcdrhold_in(0),
      rxdfetap10hold_in(4) => rxcdrhold_in(0),
      rxdfetap10hold_in(3) => rxcdrhold_in(0),
      rxdfetap10hold_in(2) => rxcdrhold_in(0),
      rxdfetap10hold_in(1) => rxcdrhold_in(0),
      rxdfetap10hold_in(0) => rxcdrhold_in(0),
      rxdfetap11hold_in(7) => rxcdrhold_in(0),
      rxdfetap11hold_in(6) => rxcdrhold_in(0),
      rxdfetap11hold_in(5) => rxcdrhold_in(0),
      rxdfetap11hold_in(4) => rxcdrhold_in(0),
      rxdfetap11hold_in(3) => rxcdrhold_in(0),
      rxdfetap11hold_in(2) => rxcdrhold_in(0),
      rxdfetap11hold_in(1) => rxcdrhold_in(0),
      rxdfetap11hold_in(0) => rxcdrhold_in(0),
      rxdfetap12hold_in(7) => rxcdrhold_in(0),
      rxdfetap12hold_in(6) => rxcdrhold_in(0),
      rxdfetap12hold_in(5) => rxcdrhold_in(0),
      rxdfetap12hold_in(4) => rxcdrhold_in(0),
      rxdfetap12hold_in(3) => rxcdrhold_in(0),
      rxdfetap12hold_in(2) => rxcdrhold_in(0),
      rxdfetap12hold_in(1) => rxcdrhold_in(0),
      rxdfetap12hold_in(0) => rxcdrhold_in(0),
      rxdfetap13hold_in(7) => rxcdrhold_in(0),
      rxdfetap13hold_in(6) => rxcdrhold_in(0),
      rxdfetap13hold_in(5) => rxcdrhold_in(0),
      rxdfetap13hold_in(4) => rxcdrhold_in(0),
      rxdfetap13hold_in(3) => rxcdrhold_in(0),
      rxdfetap13hold_in(2) => rxcdrhold_in(0),
      rxdfetap13hold_in(1) => rxcdrhold_in(0),
      rxdfetap13hold_in(0) => rxcdrhold_in(0),
      rxdfetap14hold_in(7) => rxcdrhold_in(0),
      rxdfetap14hold_in(6) => rxcdrhold_in(0),
      rxdfetap14hold_in(5) => rxcdrhold_in(0),
      rxdfetap14hold_in(4) => rxcdrhold_in(0),
      rxdfetap14hold_in(3) => rxcdrhold_in(0),
      rxdfetap14hold_in(2) => rxcdrhold_in(0),
      rxdfetap14hold_in(1) => rxcdrhold_in(0),
      rxdfetap14hold_in(0) => rxcdrhold_in(0),
      rxdfetap15hold_in(7) => rxcdrhold_in(0),
      rxdfetap15hold_in(6) => rxcdrhold_in(0),
      rxdfetap15hold_in(5) => rxcdrhold_in(0),
      rxdfetap15hold_in(4) => rxcdrhold_in(0),
      rxdfetap15hold_in(3) => rxcdrhold_in(0),
      rxdfetap15hold_in(2) => rxcdrhold_in(0),
      rxdfetap15hold_in(1) => rxcdrhold_in(0),
      rxdfetap15hold_in(0) => rxcdrhold_in(0),
      rxdfetap2hold_in(7) => rxcdrhold_in(0),
      rxdfetap2hold_in(6) => rxcdrhold_in(0),
      rxdfetap2hold_in(5) => rxcdrhold_in(0),
      rxdfetap2hold_in(4) => rxcdrhold_in(0),
      rxdfetap2hold_in(3) => rxcdrhold_in(0),
      rxdfetap2hold_in(2) => rxcdrhold_in(0),
      rxdfetap2hold_in(1) => rxcdrhold_in(0),
      rxdfetap2hold_in(0) => rxcdrhold_in(0),
      rxdfetap3hold_in(7) => rxcdrhold_in(0),
      rxdfetap3hold_in(6) => rxcdrhold_in(0),
      rxdfetap3hold_in(5) => rxcdrhold_in(0),
      rxdfetap3hold_in(4) => rxcdrhold_in(0),
      rxdfetap3hold_in(3) => rxcdrhold_in(0),
      rxdfetap3hold_in(2) => rxcdrhold_in(0),
      rxdfetap3hold_in(1) => rxcdrhold_in(0),
      rxdfetap3hold_in(0) => rxcdrhold_in(0),
      rxdfetap4hold_in(7) => rxcdrhold_in(0),
      rxdfetap4hold_in(6) => rxcdrhold_in(0),
      rxdfetap4hold_in(5) => rxcdrhold_in(0),
      rxdfetap4hold_in(4) => rxcdrhold_in(0),
      rxdfetap4hold_in(3) => rxcdrhold_in(0),
      rxdfetap4hold_in(2) => rxcdrhold_in(0),
      rxdfetap4hold_in(1) => rxcdrhold_in(0),
      rxdfetap4hold_in(0) => rxcdrhold_in(0),
      rxdfetap5hold_in(7) => rxcdrhold_in(0),
      rxdfetap5hold_in(6) => rxcdrhold_in(0),
      rxdfetap5hold_in(5) => rxcdrhold_in(0),
      rxdfetap5hold_in(4) => rxcdrhold_in(0),
      rxdfetap5hold_in(3) => rxcdrhold_in(0),
      rxdfetap5hold_in(2) => rxcdrhold_in(0),
      rxdfetap5hold_in(1) => rxcdrhold_in(0),
      rxdfetap5hold_in(0) => rxcdrhold_in(0),
      rxdfetap6hold_in(7) => rxcdrhold_in(0),
      rxdfetap6hold_in(6) => rxcdrhold_in(0),
      rxdfetap6hold_in(5) => rxcdrhold_in(0),
      rxdfetap6hold_in(4) => rxcdrhold_in(0),
      rxdfetap6hold_in(3) => rxcdrhold_in(0),
      rxdfetap6hold_in(2) => rxcdrhold_in(0),
      rxdfetap6hold_in(1) => rxcdrhold_in(0),
      rxdfetap6hold_in(0) => rxcdrhold_in(0),
      rxdfetap7hold_in(7) => rxcdrhold_in(0),
      rxdfetap7hold_in(6) => rxcdrhold_in(0),
      rxdfetap7hold_in(5) => rxcdrhold_in(0),
      rxdfetap7hold_in(4) => rxcdrhold_in(0),
      rxdfetap7hold_in(3) => rxcdrhold_in(0),
      rxdfetap7hold_in(2) => rxcdrhold_in(0),
      rxdfetap7hold_in(1) => rxcdrhold_in(0),
      rxdfetap7hold_in(0) => rxcdrhold_in(0),
      rxdfetap8hold_in(7) => rxcdrhold_in(0),
      rxdfetap8hold_in(6) => rxcdrhold_in(0),
      rxdfetap8hold_in(5) => rxcdrhold_in(0),
      rxdfetap8hold_in(4) => rxcdrhold_in(0),
      rxdfetap8hold_in(3) => rxcdrhold_in(0),
      rxdfetap8hold_in(2) => rxcdrhold_in(0),
      rxdfetap8hold_in(1) => rxcdrhold_in(0),
      rxdfetap8hold_in(0) => rxcdrhold_in(0),
      rxdfetap9hold_in(7) => rxcdrhold_in(0),
      rxdfetap9hold_in(6) => rxcdrhold_in(0),
      rxdfetap9hold_in(5) => rxcdrhold_in(0),
      rxdfetap9hold_in(4) => rxcdrhold_in(0),
      rxdfetap9hold_in(3) => rxcdrhold_in(0),
      rxdfetap9hold_in(2) => rxcdrhold_in(0),
      rxdfetap9hold_in(1) => rxcdrhold_in(0),
      rxdfetap9hold_in(0) => rxcdrhold_in(0),
      rxdfeuthold_in(7) => rxcdrhold_in(0),
      rxdfeuthold_in(6) => rxcdrhold_in(0),
      rxdfeuthold_in(5) => rxcdrhold_in(0),
      rxdfeuthold_in(4) => rxcdrhold_in(0),
      rxdfeuthold_in(3) => rxcdrhold_in(0),
      rxdfeuthold_in(2) => rxcdrhold_in(0),
      rxdfeuthold_in(1) => rxcdrhold_in(0),
      rxdfeuthold_in(0) => rxcdrhold_in(0),
      rxdfevphold_in(7) => rxcdrhold_in(0),
      rxdfevphold_in(6) => rxcdrhold_in(0),
      rxdfevphold_in(5) => rxcdrhold_in(0),
      rxdfevphold_in(4) => rxcdrhold_in(0),
      rxdfevphold_in(3) => rxcdrhold_in(0),
      rxdfevphold_in(2) => rxcdrhold_in(0),
      rxdfevphold_in(1) => rxcdrhold_in(0),
      rxdfevphold_in(0) => rxcdrhold_in(0),
      rxdlysresetdone_out(7) => gt_rxdlysresetdone(0),
      rxdlysresetdone_out(6) => gt_rxdlysresetdone(1),
      rxdlysresetdone_out(5) => gt_rxdlysresetdone(2),
      rxdlysresetdone_out(4) => gt_rxdlysresetdone(3),
      rxdlysresetdone_out(3) => gt_rxdlysresetdone(4),
      rxdlysresetdone_out(2) => gt_rxdlysresetdone(5),
      rxdlysresetdone_out(1) => gt_rxdlysresetdone(6),
      rxdlysresetdone_out(0) => gt_rxdlysresetdone(7),
      rxelecidle_out(7) => PHY_RXELECIDLE(0),
      rxelecidle_out(6) => PHY_RXELECIDLE(1),
      rxelecidle_out(5) => PHY_RXELECIDLE(2),
      rxelecidle_out(4) => PHY_RXELECIDLE(3),
      rxelecidle_out(3) => PHY_RXELECIDLE(4),
      rxelecidle_out(2) => PHY_RXELECIDLE(5),
      rxelecidle_out(1) => PHY_RXELECIDLE(6),
      rxelecidle_out(0) => PHY_RXELECIDLE(7),
      rxlpmen_in(7 downto 0) => rxlpmen_in(7 downto 0),
      rxlpmgchold_in(7) => rxcdrhold_in(0),
      rxlpmgchold_in(6) => rxcdrhold_in(0),
      rxlpmgchold_in(5) => rxcdrhold_in(0),
      rxlpmgchold_in(4) => rxcdrhold_in(0),
      rxlpmgchold_in(3) => rxcdrhold_in(0),
      rxlpmgchold_in(2) => rxcdrhold_in(0),
      rxlpmgchold_in(1) => rxcdrhold_in(0),
      rxlpmgchold_in(0) => rxcdrhold_in(0),
      rxlpmhfhold_in(7) => rxcdrhold_in(0),
      rxlpmhfhold_in(6) => rxcdrhold_in(0),
      rxlpmhfhold_in(5) => rxcdrhold_in(0),
      rxlpmhfhold_in(4) => rxcdrhold_in(0),
      rxlpmhfhold_in(3) => rxcdrhold_in(0),
      rxlpmhfhold_in(2) => rxcdrhold_in(0),
      rxlpmhfhold_in(1) => rxcdrhold_in(0),
      rxlpmhfhold_in(0) => rxcdrhold_in(0),
      rxlpmlfhold_in(7) => rxcdrhold_in(0),
      rxlpmlfhold_in(6) => rxcdrhold_in(0),
      rxlpmlfhold_in(5) => rxcdrhold_in(0),
      rxlpmlfhold_in(4) => rxcdrhold_in(0),
      rxlpmlfhold_in(3) => rxcdrhold_in(0),
      rxlpmlfhold_in(2) => rxcdrhold_in(0),
      rxlpmlfhold_in(1) => rxcdrhold_in(0),
      rxlpmlfhold_in(0) => rxcdrhold_in(0),
      rxlpmoshold_in(7) => rxcdrhold_in(0),
      rxlpmoshold_in(6) => rxcdrhold_in(0),
      rxlpmoshold_in(5) => rxcdrhold_in(0),
      rxlpmoshold_in(4) => rxcdrhold_in(0),
      rxlpmoshold_in(3) => rxcdrhold_in(0),
      rxlpmoshold_in(2) => rxcdrhold_in(0),
      rxlpmoshold_in(1) => rxcdrhold_in(0),
      rxlpmoshold_in(0) => rxcdrhold_in(0),
      rxmcommaalignen_in(7 downto 0) => rx8b10ben_in(7 downto 0),
      rxoshold_in(7) => rxcdrhold_in(0),
      rxoshold_in(6) => rxcdrhold_in(0),
      rxoshold_in(5) => rxcdrhold_in(0),
      rxoshold_in(4) => rxcdrhold_in(0),
      rxoshold_in(3) => rxcdrhold_in(0),
      rxoshold_in(2) => rxcdrhold_in(0),
      rxoshold_in(1) => rxcdrhold_in(0),
      rxoshold_in(0) => rxcdrhold_in(0),
      rxoutclk_out(7 downto 0) => NLW_pcie3_ultrascale_7038_gt_i_rxoutclk_out_UNCONNECTED(7 downto 0),
      rxpcommaalignen_in(7 downto 0) => rx8b10ben_in(7 downto 0),
      rxpd_in(15 downto 14) => \sync_reg[0]_0\(1 downto 0),
      rxpd_in(13 downto 12) => \sync_reg[0]_0\(1 downto 0),
      rxpd_in(11 downto 10) => \sync_reg[0]_0\(1 downto 0),
      rxpd_in(9 downto 8) => \sync_reg[0]_0\(1 downto 0),
      rxpd_in(7 downto 6) => \sync_reg[0]_0\(1 downto 0),
      rxpd_in(5 downto 4) => \sync_reg[0]_0\(1 downto 0),
      rxpd_in(3 downto 2) => \sync_reg[0]_0\(1 downto 0),
      rxpd_in(1 downto 0) => \sync_reg[0]_0\(1 downto 0),
      rxphaligndone_out(7) => gt_rxphaligndone(0),
      rxphaligndone_out(6) => gt_rxphaligndone(1),
      rxphaligndone_out(5) => gt_rxphaligndone(2),
      rxphaligndone_out(4) => gt_rxphaligndone(3),
      rxphaligndone_out(3) => gt_rxphaligndone(4),
      rxphaligndone_out(2) => gt_rxphaligndone(5),
      rxphaligndone_out(1) => gt_rxphaligndone(6),
      rxphaligndone_out(0) => gt_rxphaligndone(7),
      rxpmaresetdone_out(7) => gt_rxpmaresetdone(0),
      rxpmaresetdone_out(6) => gt_rxpmaresetdone(1),
      rxpmaresetdone_out(5) => gt_rxpmaresetdone(2),
      rxpmaresetdone_out(4) => gt_rxpmaresetdone(3),
      rxpmaresetdone_out(3) => gt_rxpmaresetdone(4),
      rxpmaresetdone_out(2) => gt_rxpmaresetdone(5),
      rxpmaresetdone_out(1) => gt_rxpmaresetdone(6),
      rxpmaresetdone_out(0) => gt_rxpmaresetdone(7),
      rxpolarity_in(7) => PHY_RXPOLARITY(0),
      rxpolarity_in(6) => PHY_RXPOLARITY(1),
      rxpolarity_in(5) => PHY_RXPOLARITY(2),
      rxpolarity_in(4) => PHY_RXPOLARITY(3),
      rxpolarity_in(3) => PHY_RXPOLARITY(4),
      rxpolarity_in(2) => PHY_RXPOLARITY(5),
      rxpolarity_in(1) => PHY_RXPOLARITY(6),
      rxpolarity_in(0) => PHY_RXPOLARITY(7),
      rxprbscntreset_in(7) => gt_rxprbscntreset(0),
      rxprbscntreset_in(6) => gt_rxprbscntreset(1),
      rxprbscntreset_in(5) => gt_rxprbscntreset(2),
      rxprbscntreset_in(4) => gt_rxprbscntreset(3),
      rxprbscntreset_in(3) => gt_rxprbscntreset(4),
      rxprbscntreset_in(2) => gt_rxprbscntreset(5),
      rxprbscntreset_in(1) => gt_rxprbscntreset(6),
      rxprbscntreset_in(0) => gt_rxprbscntreset(7),
      rxprbserr_out(7) => gt_rxprbserr(0),
      rxprbserr_out(6) => gt_rxprbserr(1),
      rxprbserr_out(5) => gt_rxprbserr(2),
      rxprbserr_out(4) => gt_rxprbserr(3),
      rxprbserr_out(3) => gt_rxprbserr(4),
      rxprbserr_out(2) => gt_rxprbserr(5),
      rxprbserr_out(1) => gt_rxprbserr(6),
      rxprbserr_out(0) => gt_rxprbserr(7),
      rxprbslocked_out(7) => pcie3_ultrascale_7038_gt_i_n_2198,
      rxprbslocked_out(6) => pcie3_ultrascale_7038_gt_i_n_2199,
      rxprbslocked_out(5) => pcie3_ultrascale_7038_gt_i_n_2200,
      rxprbslocked_out(4) => pcie3_ultrascale_7038_gt_i_n_2201,
      rxprbslocked_out(3) => pcie3_ultrascale_7038_gt_i_n_2202,
      rxprbslocked_out(2) => pcie3_ultrascale_7038_gt_i_n_2203,
      rxprbslocked_out(1) => pcie3_ultrascale_7038_gt_i_n_2204,
      rxprbslocked_out(0) => pcie3_ultrascale_7038_gt_i_n_2205,
      rxprbssel_in(31 downto 28) => gt_txprbssel(3 downto 0),
      rxprbssel_in(27 downto 24) => gt_txprbssel(7 downto 4),
      rxprbssel_in(23 downto 20) => gt_txprbssel(11 downto 8),
      rxprbssel_in(19 downto 16) => gt_txprbssel(15 downto 12),
      rxprbssel_in(15 downto 12) => gt_txprbssel(19 downto 16),
      rxprbssel_in(11 downto 8) => gt_txprbssel(23 downto 20),
      rxprbssel_in(7 downto 4) => gt_txprbssel(27 downto 24),
      rxprbssel_in(3 downto 0) => gt_txprbssel(31 downto 28),
      rxprgdivresetdone_out(7) => gt_rxprogdivresetdone(0),
      rxprgdivresetdone_out(6) => gt_rxprogdivresetdone(1),
      rxprgdivresetdone_out(5) => gt_rxprogdivresetdone(2),
      rxprgdivresetdone_out(4) => gt_rxprogdivresetdone(3),
      rxprgdivresetdone_out(3) => gt_rxprogdivresetdone(4),
      rxprgdivresetdone_out(2) => gt_rxprogdivresetdone(5),
      rxprgdivresetdone_out(1) => gt_rxprogdivresetdone(6),
      rxprgdivresetdone_out(0) => gt_rxprogdivresetdone(7),
      rxprogdivreset_in(7) => rxprogdivreset_in(0),
      rxprogdivreset_in(6) => rxprogdivreset_in(0),
      rxprogdivreset_in(5) => rxprogdivreset_in(0),
      rxprogdivreset_in(4) => rxprogdivreset_in(0),
      rxprogdivreset_in(3) => rxprogdivreset_in(0),
      rxprogdivreset_in(2) => rxprogdivreset_in(0),
      rxprogdivreset_in(1) => rxprogdivreset_in(0),
      rxprogdivreset_in(0) => rxprogdivreset_in(0),
      rxrate_in(23) => '0',
      rxrate_in(22 downto 21) => Q(1 downto 0),
      rxrate_in(20) => '0',
      rxrate_in(19 downto 18) => Q(1 downto 0),
      rxrate_in(17) => '0',
      rxrate_in(16 downto 15) => Q(1 downto 0),
      rxrate_in(14) => '0',
      rxrate_in(13 downto 12) => Q(1 downto 0),
      rxrate_in(11) => '0',
      rxrate_in(10 downto 9) => Q(1 downto 0),
      rxrate_in(8) => '0',
      rxrate_in(7 downto 6) => Q(1 downto 0),
      rxrate_in(5) => '0',
      rxrate_in(4 downto 3) => Q(1 downto 0),
      rxrate_in(2) => '0',
      rxrate_in(1 downto 0) => Q(1 downto 0),
      rxratedone_out(7) => pcie3_ultrascale_7038_gt_i_n_2214,
      rxratedone_out(6) => pcie3_ultrascale_7038_gt_i_n_2215,
      rxratedone_out(5) => pcie3_ultrascale_7038_gt_i_n_2216,
      rxratedone_out(4) => pcie3_ultrascale_7038_gt_i_n_2217,
      rxratedone_out(3) => pcie3_ultrascale_7038_gt_i_n_2218,
      rxratedone_out(2) => pcie3_ultrascale_7038_gt_i_n_2219,
      rxratedone_out(1) => pcie3_ultrascale_7038_gt_i_n_2220,
      rxratedone_out(0) => pcie3_ultrascale_7038_gt_i_n_2221,
      rxratemode_in(7 downto 0) => B"00000000",
      rxresetdone_out(7) => gt_rxresetdone(0),
      rxresetdone_out(6) => gt_rxresetdone(1),
      rxresetdone_out(5) => gt_rxresetdone(2),
      rxresetdone_out(4) => gt_rxresetdone(3),
      rxresetdone_out(3) => gt_rxresetdone(4),
      rxresetdone_out(2) => gt_rxresetdone(5),
      rxresetdone_out(1) => gt_rxresetdone(6),
      rxresetdone_out(0) => gt_rxresetdone(7),
      rxslide_in(7 downto 0) => B"00000000",
      rxstatus_out(23 downto 21) => gt_rxstatus(2 downto 0),
      rxstatus_out(20 downto 18) => gt_rxstatus(5 downto 3),
      rxstatus_out(17 downto 15) => gt_rxstatus(8 downto 6),
      rxstatus_out(14 downto 12) => gt_rxstatus(11 downto 9),
      rxstatus_out(11 downto 9) => gt_rxstatus(14 downto 12),
      rxstatus_out(8 downto 6) => gt_rxstatus(17 downto 15),
      rxstatus_out(5 downto 3) => gt_rxstatus(20 downto 18),
      rxstatus_out(2 downto 0) => gt_rxstatus(23 downto 21),
      rxsyncdone_out(7) => gt_rxsyncdone(0),
      rxsyncdone_out(6) => gt_rxsyncdone(1),
      rxsyncdone_out(5) => gt_rxsyncdone(2),
      rxsyncdone_out(4) => gt_rxsyncdone(3),
      rxsyncdone_out(3) => gt_rxsyncdone(4),
      rxsyncdone_out(2) => gt_rxsyncdone(5),
      rxsyncdone_out(1) => gt_rxsyncdone(6),
      rxsyncdone_out(0) => gt_rxsyncdone(7),
      rxuserrdy_in(7) => rxuserrdy_in(0),
      rxuserrdy_in(6) => rxuserrdy_in(0),
      rxuserrdy_in(5) => rxuserrdy_in(0),
      rxuserrdy_in(4) => rxuserrdy_in(0),
      rxuserrdy_in(3) => rxuserrdy_in(0),
      rxuserrdy_in(2) => rxuserrdy_in(0),
      rxuserrdy_in(1) => rxuserrdy_in(0),
      rxuserrdy_in(0) => rxuserrdy_in(0),
      rxusrclk2_in(7) => CLK_PCLK,
      rxusrclk2_in(6) => CLK_PCLK,
      rxusrclk2_in(5) => CLK_PCLK,
      rxusrclk2_in(4) => CLK_PCLK,
      rxusrclk2_in(3) => CLK_PCLK,
      rxusrclk2_in(2) => CLK_PCLK,
      rxusrclk2_in(1) => CLK_PCLK,
      rxusrclk2_in(0) => CLK_PCLK,
      rxusrclk_in(7) => CLK_PCLK,
      rxusrclk_in(6) => CLK_PCLK,
      rxusrclk_in(5) => CLK_PCLK,
      rxusrclk_in(4) => CLK_PCLK,
      rxusrclk_in(3) => CLK_PCLK,
      rxusrclk_in(2) => CLK_PCLK,
      rxusrclk_in(1) => CLK_PCLK,
      rxusrclk_in(0) => CLK_PCLK,
      rxvalid_out(7) => gt_rxvalid(0),
      rxvalid_out(6) => gt_rxvalid(1),
      rxvalid_out(5) => gt_rxvalid(2),
      rxvalid_out(4) => gt_rxvalid(3),
      rxvalid_out(3) => gt_rxvalid(4),
      rxvalid_out(2) => gt_rxvalid(5),
      rxvalid_out(1) => gt_rxvalid(6),
      rxvalid_out(0) => gt_rxvalid(7),
      tx8b10ben_in(7 downto 0) => rx8b10ben_in(7 downto 0),
      txctrl0_in(127 downto 118) => B"0000000000",
      txctrl0_in(117 downto 114) => txctrl0_in(31 downto 28),
      txctrl0_in(113 downto 102) => B"000000000000",
      txctrl0_in(101 downto 98) => txctrl0_in(27 downto 24),
      txctrl0_in(97 downto 86) => B"000000000000",
      txctrl0_in(85 downto 82) => txctrl0_in(23 downto 20),
      txctrl0_in(81 downto 70) => B"000000000000",
      txctrl0_in(69 downto 66) => txctrl0_in(19 downto 16),
      txctrl0_in(65 downto 54) => B"000000000000",
      txctrl0_in(53 downto 50) => txctrl0_in(15 downto 12),
      txctrl0_in(49 downto 38) => B"000000000000",
      txctrl0_in(37 downto 34) => txctrl0_in(11 downto 8),
      txctrl0_in(33 downto 22) => B"000000000000",
      txctrl0_in(21 downto 18) => txctrl0_in(7 downto 4),
      txctrl0_in(17 downto 6) => B"000000000000",
      txctrl0_in(5 downto 2) => txctrl0_in(3 downto 0),
      txctrl0_in(1 downto 0) => B"00",
      txctrl1_in(127 downto 113) => B"000000000000000",
      txctrl1_in(112) => PHY_TXCOMPLIANCE(0),
      txctrl1_in(111 downto 97) => B"000000000000000",
      txctrl1_in(96) => PHY_TXCOMPLIANCE(1),
      txctrl1_in(95 downto 81) => B"000000000000000",
      txctrl1_in(80) => PHY_TXCOMPLIANCE(2),
      txctrl1_in(79 downto 65) => B"000000000000000",
      txctrl1_in(64) => PHY_TXCOMPLIANCE(3),
      txctrl1_in(63 downto 49) => B"000000000000000",
      txctrl1_in(48) => PHY_TXCOMPLIANCE(4),
      txctrl1_in(47 downto 33) => B"000000000000000",
      txctrl1_in(32) => PHY_TXCOMPLIANCE(5),
      txctrl1_in(31 downto 17) => B"000000000000000",
      txctrl1_in(16) => PHY_TXCOMPLIANCE(6),
      txctrl1_in(15 downto 1) => B"000000000000000",
      txctrl1_in(0) => PHY_TXCOMPLIANCE(7),
      txctrl2_in(63 downto 58) => B"000000",
      txctrl2_in(57 downto 56) => PHY_TXDATAK(1 downto 0),
      txctrl2_in(55 downto 50) => B"000000",
      txctrl2_in(49 downto 48) => PHY_TXDATAK(3 downto 2),
      txctrl2_in(47 downto 42) => B"000000",
      txctrl2_in(41 downto 40) => PHY_TXDATAK(5 downto 4),
      txctrl2_in(39 downto 34) => B"000000",
      txctrl2_in(33 downto 32) => PHY_TXDATAK(7 downto 6),
      txctrl2_in(31 downto 26) => B"000000",
      txctrl2_in(25 downto 24) => PHY_TXDATAK(9 downto 8),
      txctrl2_in(23 downto 18) => B"000000",
      txctrl2_in(17 downto 16) => PHY_TXDATAK(11 downto 10),
      txctrl2_in(15 downto 10) => B"000000",
      txctrl2_in(9 downto 8) => PHY_TXDATAK(13 downto 12),
      txctrl2_in(7 downto 2) => B"000000",
      txctrl2_in(1 downto 0) => PHY_TXDATAK(15 downto 14),
      txdata_in(1023 downto 928) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      txdata_in(927 downto 896) => PHY_TXDATA(31 downto 0),
      txdata_in(895 downto 800) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      txdata_in(799 downto 768) => PHY_TXDATA(63 downto 32),
      txdata_in(767 downto 672) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      txdata_in(671 downto 640) => PHY_TXDATA(95 downto 64),
      txdata_in(639 downto 544) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      txdata_in(543 downto 512) => PHY_TXDATA(127 downto 96),
      txdata_in(511 downto 416) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      txdata_in(415 downto 384) => PHY_TXDATA(159 downto 128),
      txdata_in(383 downto 288) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      txdata_in(287 downto 256) => PHY_TXDATA(191 downto 160),
      txdata_in(255 downto 160) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      txdata_in(159 downto 128) => PHY_TXDATA(223 downto 192),
      txdata_in(127 downto 32) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      txdata_in(31 downto 0) => PHY_TXDATA(255 downto 224),
      txdeemph_in(7) => txdeemph_in(0),
      txdeemph_in(6) => txdeemph_in(0),
      txdeemph_in(5) => txdeemph_in(0),
      txdeemph_in(4) => txdeemph_in(0),
      txdeemph_in(3) => txdeemph_in(0),
      txdeemph_in(2) => txdeemph_in(0),
      txdeemph_in(1) => txdeemph_in(0),
      txdeemph_in(0) => txdeemph_in(0),
      txdetectrx_in(7) => txdetectrx_in(0),
      txdetectrx_in(6) => txdetectrx_in(0),
      txdetectrx_in(5) => txdetectrx_in(0),
      txdetectrx_in(4) => txdetectrx_in(0),
      txdetectrx_in(3) => txdetectrx_in(0),
      txdetectrx_in(2) => txdetectrx_in(0),
      txdetectrx_in(1) => txdetectrx_in(0),
      txdetectrx_in(0) => txdetectrx_in(0),
      txdiffctrl_in(31 downto 0) => B"11001100110011001100110011001100",
      txdlybypass_in(7 downto 0) => B"00000000",
      txdlyen_in(7 downto 0) => B"00000000",
      txdlyhold_in(7 downto 0) => B"00000000",
      txdlyovrden_in(7 downto 0) => B"00000000",
      txdlysreset_in(7 downto 0) => B"00000000",
      txdlysresetdone_out(7) => gt_txdlysresetdone(0),
      txdlysresetdone_out(6) => gt_txdlysresetdone(1),
      txdlysresetdone_out(5) => gt_txdlysresetdone(2),
      txdlysresetdone_out(4) => gt_txdlysresetdone(3),
      txdlysresetdone_out(3) => gt_txdlysresetdone(4),
      txdlysresetdone_out(2) => gt_txdlysresetdone(5),
      txdlysresetdone_out(1) => gt_txdlysresetdone(6),
      txdlysresetdone_out(0) => gt_txdlysresetdone(7),
      txdlyupdown_in(7 downto 0) => B"00000000",
      txelecidle_in(7) => gt_txelecidle(0),
      txelecidle_in(6) => gt_txelecidle(1),
      txelecidle_in(5) => gt_txelecidle(2),
      txelecidle_in(4) => gt_txelecidle(3),
      txelecidle_in(3) => gt_txelecidle(4),
      txelecidle_in(2) => gt_txelecidle(5),
      txelecidle_in(1) => gt_txelecidle(6),
      txelecidle_in(0) => gt_txelecidle(7),
      txinhibit_in(7) => gt_txinhibit(0),
      txinhibit_in(6) => gt_txinhibit(1),
      txinhibit_in(5) => gt_txinhibit(2),
      txinhibit_in(4) => gt_txinhibit(3),
      txinhibit_in(3) => gt_txinhibit(4),
      txinhibit_in(2) => gt_txinhibit(5),
      txinhibit_in(1) => gt_txinhibit(6),
      txinhibit_in(0) => gt_txinhibit(7),
      txmaincursor_in(55 downto 0) => txmaincursor_in(55 downto 0),
      txmargin_in(23 downto 21) => \sync_reg[0]_1\(2 downto 0),
      txmargin_in(20 downto 18) => \sync_reg[0]_1\(2 downto 0),
      txmargin_in(17 downto 15) => \sync_reg[0]_1\(2 downto 0),
      txmargin_in(14 downto 12) => \sync_reg[0]_1\(2 downto 0),
      txmargin_in(11 downto 9) => \sync_reg[0]_1\(2 downto 0),
      txmargin_in(8 downto 6) => \sync_reg[0]_1\(2 downto 0),
      txmargin_in(5 downto 3) => \sync_reg[0]_1\(2 downto 0),
      txmargin_in(2 downto 0) => \sync_reg[0]_1\(2 downto 0),
      txoutclk_out(7) => CLK_USERCLK_IN,
      txoutclk_out(6) => pcie3_ultrascale_7038_gt_i_n_2279,
      txoutclk_out(5) => pcie3_ultrascale_7038_gt_i_n_2280,
      txoutclk_out(4) => pcie3_ultrascale_7038_gt_i_n_2281,
      txoutclk_out(3) => pcie3_ultrascale_7038_gt_i_n_2282,
      txoutclk_out(2) => pcie3_ultrascale_7038_gt_i_n_2283,
      txoutclk_out(1) => pcie3_ultrascale_7038_gt_i_n_2284,
      txoutclk_out(0) => pcie3_ultrascale_7038_gt_i_n_2285,
      txoutclksel_in(23 downto 21) => \out\(2 downto 0),
      txoutclksel_in(20 downto 18) => \out\(2 downto 0),
      txoutclksel_in(17 downto 15) => \out\(2 downto 0),
      txoutclksel_in(14 downto 12) => \out\(2 downto 0),
      txoutclksel_in(11 downto 9) => \out\(2 downto 0),
      txoutclksel_in(8 downto 6) => \out\(2 downto 0),
      txoutclksel_in(5 downto 3) => \out\(2 downto 0),
      txoutclksel_in(2 downto 0) => \out\(2 downto 0),
      txpd_in(15 downto 14) => \sync_reg[0]_0\(1 downto 0),
      txpd_in(13 downto 12) => \sync_reg[0]_0\(1 downto 0),
      txpd_in(11 downto 10) => \sync_reg[0]_0\(1 downto 0),
      txpd_in(9 downto 8) => \sync_reg[0]_0\(1 downto 0),
      txpd_in(7 downto 6) => \sync_reg[0]_0\(1 downto 0),
      txpd_in(5 downto 4) => \sync_reg[0]_0\(1 downto 0),
      txpd_in(3 downto 2) => \sync_reg[0]_0\(1 downto 0),
      txpd_in(1 downto 0) => \sync_reg[0]_0\(1 downto 0),
      txphalign_in(7 downto 0) => B"00000000",
      txphaligndone_out(7) => \^gt_txphaligndone\(0),
      txphaligndone_out(6) => \^gt_txphaligndone\(1),
      txphaligndone_out(5) => \^gt_txphaligndone\(2),
      txphaligndone_out(4) => \^gt_txphaligndone\(3),
      txphaligndone_out(3) => \^gt_txphaligndone\(4),
      txphaligndone_out(2) => \^gt_txphaligndone\(5),
      txphaligndone_out(1) => \^gt_txphaligndone\(6),
      txphaligndone_out(0) => \^gt_txphaligndone\(7),
      txphalignen_in(7 downto 0) => B"00000000",
      txphdlypd_in(7) => '0',
      txphdlypd_in(6 downto 0) => txphdlypd_in(6 downto 0),
      txphdlyreset_in(7 downto 0) => B"00000000",
      txphdlytstclk_in(7 downto 0) => B"00000000",
      txphinit_in(7 downto 0) => B"00000000",
      txphinitdone_out(7) => gt_txphinitdone(0),
      txphinitdone_out(6) => gt_txphinitdone(1),
      txphinitdone_out(5) => gt_txphinitdone(2),
      txphinitdone_out(4) => gt_txphinitdone(3),
      txphinitdone_out(3) => gt_txphinitdone(4),
      txphinitdone_out(2) => gt_txphinitdone(5),
      txphinitdone_out(1) => gt_txphinitdone(6),
      txphinitdone_out(0) => gt_txphinitdone(7),
      txphovrden_in(7 downto 0) => B"00000000",
      txpmaresetdone_out(7 downto 0) => txpmaresetdone_out(7 downto 0),
      txpostcursor_in(39 downto 0) => txpostcursor_in(39 downto 0),
      txprbsforceerr_in(7) => gt_txprbsforceerr(0),
      txprbsforceerr_in(6) => gt_txprbsforceerr(1),
      txprbsforceerr_in(5) => gt_txprbsforceerr(2),
      txprbsforceerr_in(4) => gt_txprbsforceerr(3),
      txprbsforceerr_in(3) => gt_txprbsforceerr(4),
      txprbsforceerr_in(2) => gt_txprbsforceerr(5),
      txprbsforceerr_in(1) => gt_txprbsforceerr(6),
      txprbsforceerr_in(0) => gt_txprbsforceerr(7),
      txprbssel_in(31 downto 28) => gt_txprbssel(3 downto 0),
      txprbssel_in(27 downto 24) => gt_txprbssel(7 downto 4),
      txprbssel_in(23 downto 20) => gt_txprbssel(11 downto 8),
      txprbssel_in(19 downto 16) => gt_txprbssel(15 downto 12),
      txprbssel_in(15 downto 12) => gt_txprbssel(19 downto 16),
      txprbssel_in(11 downto 8) => gt_txprbssel(23 downto 20),
      txprbssel_in(7 downto 4) => gt_txprbssel(27 downto 24),
      txprbssel_in(3 downto 0) => gt_txprbssel(31 downto 28),
      txprecursor_in(39 downto 0) => txprecursor_in(39 downto 0),
      txprgdivresetdone_out(7 downto 0) => txprgdivresetdone_out(7 downto 0),
      txprogdivreset_in(7) => rxprogdivreset_in(0),
      txprogdivreset_in(6) => rxprogdivreset_in(0),
      txprogdivreset_in(5) => rxprogdivreset_in(0),
      txprogdivreset_in(4) => rxprogdivreset_in(0),
      txprogdivreset_in(3) => rxprogdivreset_in(0),
      txprogdivreset_in(2) => rxprogdivreset_in(0),
      txprogdivreset_in(1) => rxprogdivreset_in(0),
      txprogdivreset_in(0) => rxprogdivreset_in(0),
      txrate_in(23) => '0',
      txrate_in(22 downto 21) => Q(1 downto 0),
      txrate_in(20) => '0',
      txrate_in(19 downto 18) => Q(1 downto 0),
      txrate_in(17) => '0',
      txrate_in(16 downto 15) => Q(1 downto 0),
      txrate_in(14) => '0',
      txrate_in(13 downto 12) => Q(1 downto 0),
      txrate_in(11) => '0',
      txrate_in(10 downto 9) => Q(1 downto 0),
      txrate_in(8) => '0',
      txrate_in(7 downto 6) => Q(1 downto 0),
      txrate_in(5) => '0',
      txrate_in(4 downto 3) => Q(1 downto 0),
      txrate_in(2) => '0',
      txrate_in(1 downto 0) => Q(1 downto 0),
      txresetdone_out(7) => gt_txresetdone(0),
      txresetdone_out(6) => gt_txresetdone(1),
      txresetdone_out(5) => gt_txresetdone(2),
      txresetdone_out(4) => gt_txresetdone(3),
      txresetdone_out(3) => gt_txresetdone(4),
      txresetdone_out(2) => gt_txresetdone(5),
      txresetdone_out(1) => gt_txresetdone(6),
      txresetdone_out(0) => gt_txresetdone(7),
      txswing_in(7) => txswing_in(0),
      txswing_in(6) => txswing_in(0),
      txswing_in(5) => txswing_in(0),
      txswing_in(4) => txswing_in(0),
      txswing_in(3) => txswing_in(0),
      txswing_in(2) => txswing_in(0),
      txswing_in(1) => txswing_in(0),
      txswing_in(0) => txswing_in(0),
      txsyncallin_in(7) => txsyncallin_all,
      txsyncallin_in(6) => txsyncallin_all,
      txsyncallin_in(5) => txsyncallin_all,
      txsyncallin_in(4) => txsyncallin_all,
      txsyncallin_in(3) => txsyncallin_all,
      txsyncallin_in(2) => txsyncallin_all,
      txsyncallin_in(1) => txsyncallin_all,
      txsyncallin_in(0) => txsyncallin_all,
      txsyncdone_out(7 downto 0) => NLW_pcie3_ultrascale_7038_gt_i_txsyncdone_out_UNCONNECTED(7 downto 0),
      txsyncin_in(7) => txsyncout_out(7),
      txsyncin_in(6) => txsyncout_out(7),
      txsyncin_in(5) => txsyncout_out(7),
      txsyncin_in(4) => txsyncout_out(7),
      txsyncin_in(3) => txsyncout_out(7),
      txsyncin_in(2) => txsyncout_out(7),
      txsyncin_in(1) => txsyncout_out(7),
      txsyncin_in(0) => txsyncout_out(7),
      txsyncmode_in(7 downto 0) => B"10000000",
      txsyncout_out(7) => txsyncout_out(7),
      txsyncout_out(6 downto 0) => NLW_pcie3_ultrascale_7038_gt_i_txsyncout_out_UNCONNECTED(6 downto 0),
      txuserrdy_in(7) => rxuserrdy_in(0),
      txuserrdy_in(6) => rxuserrdy_in(0),
      txuserrdy_in(5) => rxuserrdy_in(0),
      txuserrdy_in(4) => rxuserrdy_in(0),
      txuserrdy_in(3) => rxuserrdy_in(0),
      txuserrdy_in(2) => rxuserrdy_in(0),
      txuserrdy_in(1) => rxuserrdy_in(0),
      txuserrdy_in(0) => rxuserrdy_in(0),
      txusrclk2_in(7) => CLK_PCLK,
      txusrclk2_in(6) => CLK_PCLK,
      txusrclk2_in(5) => CLK_PCLK,
      txusrclk2_in(4) => CLK_PCLK,
      txusrclk2_in(3) => CLK_PCLK,
      txusrclk2_in(2) => CLK_PCLK,
      txusrclk2_in(1) => CLK_PCLK,
      txusrclk2_in(0) => CLK_PCLK,
      txusrclk_in(7) => CLK_PCLK,
      txusrclk_in(6) => CLK_PCLK,
      txusrclk_in(5) => CLK_PCLK,
      txusrclk_in(4) => CLK_PCLK,
      txusrclk_in(3) => CLK_PCLK,
      txusrclk_in(2) => CLK_PCLK,
      txusrclk_in(1) => CLK_PCLK,
      txusrclk_in(0) => CLK_PCLK
    );
pcie3_ultrascale_7038_gt_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => gt_pcierateqpllpd(0),
      I1 => rst_qpll1pd,
      I2 => pcie3_ultrascale_7038_gt_i_n_517,
      O => qpll1pd_in(1)
    );
pcie3_ultrascale_7038_gt_i_i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gt_pcierategen3_o(4),
      O => rx8b10ben_in(3)
    );
pcie3_ultrascale_7038_gt_i_i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gt_pcierategen3_o(5),
      O => rx8b10ben_in(2)
    );
pcie3_ultrascale_7038_gt_i_i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gt_pcierategen3_o(6),
      O => rx8b10ben_in(1)
    );
pcie3_ultrascale_7038_gt_i_i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gt_pcierategen3_o(7),
      O => rx8b10ben_in(0)
    );
pcie3_ultrascale_7038_gt_i_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => gt_pcierategen3_o(0),
      O => rxlpmen_in(7)
    );
pcie3_ultrascale_7038_gt_i_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => gt_pcierategen3_o(1),
      O => rxlpmen_in(6)
    );
pcie3_ultrascale_7038_gt_i_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => gt_pcierategen3_o(2),
      O => rxlpmen_in(5)
    );
pcie3_ultrascale_7038_gt_i_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => gt_pcierategen3_o(3),
      O => rxlpmen_in(4)
    );
pcie3_ultrascale_7038_gt_i_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => gt_pcierategen3_o(4),
      O => rxlpmen_in(3)
    );
pcie3_ultrascale_7038_gt_i_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => gt_pcierategen3_o(5),
      O => rxlpmen_in(2)
    );
pcie3_ultrascale_7038_gt_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => gt_pcierateqpllpd(8),
      I1 => rst_qpll1pd,
      I2 => gt_pcierateqpllpd(6),
      O => qpll1pd_in(0)
    );
pcie3_ultrascale_7038_gt_i_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => gt_pcierategen3_o(6),
      O => rxlpmen_in(1)
    );
pcie3_ultrascale_7038_gt_i_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => gt_pcierategen3_o(7),
      O => rxlpmen_in(0)
    );
pcie3_ultrascale_7038_gt_i_i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => txpmaresetdone_out(1),
      O => txphdlypd_in(6)
    );
pcie3_ultrascale_7038_gt_i_i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => txpmaresetdone_out(2),
      O => txphdlypd_in(5)
    );
pcie3_ultrascale_7038_gt_i_i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => txpmaresetdone_out(3),
      O => txphdlypd_in(4)
    );
pcie3_ultrascale_7038_gt_i_i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => txpmaresetdone_out(4),
      O => txphdlypd_in(3)
    );
pcie3_ultrascale_7038_gt_i_i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => txpmaresetdone_out(5),
      O => txphdlypd_in(2)
    );
pcie3_ultrascale_7038_gt_i_i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => txpmaresetdone_out(6),
      O => txphdlypd_in(1)
    );
pcie3_ultrascale_7038_gt_i_i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => txpmaresetdone_out(7),
      O => txphdlypd_in(0)
    );
pcie3_ultrascale_7038_gt_i_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^gt_txphaligndone\(5),
      I1 => \^gt_txphaligndone\(4),
      I2 => \^gt_txphaligndone\(7),
      I3 => \^gt_txphaligndone\(6),
      I4 => pcie3_ultrascale_7038_gt_i_i_30_n_0,
      O => txsyncallin_all
    );
pcie3_ultrascale_7038_gt_i_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => gt_pcierateqpllreset(0),
      I1 => rst_qpll1pd,
      I2 => pcie3_ultrascale_7038_gt_i_n_533,
      O => qpll1reset_in(1)
    );
pcie3_ultrascale_7038_gt_i_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^gt_txphaligndone\(2),
      I1 => \^gt_txphaligndone\(3),
      I2 => \^gt_txphaligndone\(0),
      I3 => \^gt_txphaligndone\(1),
      O => pcie3_ultrascale_7038_gt_i_i_30_n_0
    );
pcie3_ultrascale_7038_gt_i_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => gt_pcierateqpllreset(8),
      I1 => rst_qpll1pd,
      I2 => gt_pcierateqpllreset(6),
      O => qpll1reset_in(0)
    );
pcie3_ultrascale_7038_gt_i_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gt_qpll1lock\(0),
      I1 => \^gt_qpll1lock\(1),
      O => qpll1lock_all
    );
pcie3_ultrascale_7038_gt_i_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gt_pcierategen3_o(0),
      O => rx8b10ben_in(7)
    );
pcie3_ultrascale_7038_gt_i_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gt_pcierategen3_o(1),
      O => rx8b10ben_in(6)
    );
pcie3_ultrascale_7038_gt_i_i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gt_pcierategen3_o(2),
      O => rx8b10ben_in(5)
    );
pcie3_ultrascale_7038_gt_i_i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gt_pcierategen3_o(3),
      O => rx8b10ben_in(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_wrapper is
  port (
    gt_qpll1lock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    int_qpll1outclk_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    int_qpll1outrefclk_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt_bufgtdiv : out STD_LOGIC_VECTOR ( 8 downto 0 );
    GT_CPLLLOCK : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_dmonitorout : out STD_LOGIC_VECTOR ( 135 downto 0 );
    ext_ch_gt_drpdo : out STD_LOGIC_VECTOR ( 127 downto 0 );
    ext_ch_gt_drprdy : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_eyescandataerror : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pci_exp_txn : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pci_exp_txp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_gtpowergood : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_pcierateidle : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_pcieuserratestart : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_phystatus : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_rxbufstatus : out STD_LOGIC_VECTOR ( 23 downto 0 );
    gt_rxcdrlock : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_rxcommadet : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 47 downto 0 );
    PHY_RXDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    gt_rxdlysresetdone : out STD_LOGIC_VECTOR ( 7 downto 0 );
    PHY_RXELECIDLE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_rxphaligndone : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_rxpmaresetdone : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_rxprbserr : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_rxresetdone : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_rxstatus : out STD_LOGIC_VECTOR ( 23 downto 0 );
    gt_rxsyncdone : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_rxvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_txdlysresetdone : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_txphaligndone : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_txphinitdone : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_txresetdone : out STD_LOGIC_VECTOR ( 7 downto 0 );
    phy_rdy_out : out STD_LOGIC;
    PHY_PCLK : out STD_LOGIC;
    txmaincursor_in : out STD_LOGIC_VECTOR ( 47 downto 0 );
    ibert_txpostcursor_in : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ibert_txprecursor_in : out STD_LOGIC_VECTOR ( 31 downto 0 );
    PHY_USERCLK : out STD_LOGIC;
    PHY_CORECLK : out STD_LOGIC;
    phy_rrst_n : out STD_LOGIC;
    phy_prst_n : out STD_LOGIC;
    \fsm_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_tx_eqcoeff : out STD_LOGIC_VECTOR ( 15 downto 0 );
    PHY_TXEQ_DONE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \FSM_onehot_fsm_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    PHY_RXEQ_LFFS_SEL : out STD_LOGIC_VECTOR ( 7 downto 0 );
    PHY_RXEQ_ADAPT_DONE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    PHY_RXEQ_DONE : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \FSM_onehot_fsm_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_fsm_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_fsm_reg[4]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_fsm_reg[4]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_fsm_reg[4]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_fsm_reg[4]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_fsm_reg[4]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    mcap_clk : out STD_LOGIC;
    phy_txeq_fsm : out STD_LOGIC_VECTOR ( 23 downto 0 );
    phy_rxeq_fsm : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \sync_reg[0]\ : in STD_LOGIC;
    sys_clk_gt : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt_dmonfiforeset : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ext_ch_gt_drpaddr : in STD_LOGIC_VECTOR ( 71 downto 0 );
    ext_ch_gt_drpdi : in STD_LOGIC_VECTOR ( 127 downto 0 );
    ext_ch_gt_drpen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ext_ch_gt_drpwe : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pci_exp_rxn : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pci_exp_rxp : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_loopback : in STD_LOGIC_VECTOR ( 23 downto 0 );
    gt_pcieuserratedone : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    PHY_RXPOLARITY : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_rxprbscntreset : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_txprbssel : in STD_LOGIC_VECTOR ( 31 downto 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    PHY_TXCOMPLIANCE : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PHY_TXDATAK : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PHY_TXDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    txdeemph_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdetectrx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txelecidle : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_txinhibit : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sync_reg[0]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt_txprbsforceerr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txswing_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sys_reset : in STD_LOGIC;
    phy_txeq_ctrl : in STD_LOGIC_VECTOR ( 15 downto 0 );
    phy_txeq_preset : in STD_LOGIC_VECTOR ( 31 downto 0 );
    pipe_tx_eqdeemph : in STD_LOGIC_VECTOR ( 47 downto 0 );
    pipe_rx_eqcontrol : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pipe_rx_eqpreset : in STD_LOGIC_VECTOR ( 23 downto 0 );
    pipe_rx_eq_txpreset : in STD_LOGIC_VECTOR ( 31 downto 0 );
    pipe_rx_eq_lffs : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_wrapper : entity is "pcie3_ultrascale_7038_phy_wrapper";
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_wrapper;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_wrapper is
  signal \^gt_cplllock\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^phy_pclk\ : STD_LOGIC;
  signal PHY_TXOUTCLKSEL : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of PHY_TXOUTCLKSEL : signal is "true";
  signal bufg_gt_clr : STD_LOGIC;
  signal gt_bufgtcemask : STD_LOGIC;
  signal \^gt_bufgtdiv\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal gt_bufgtrstmask : STD_LOGIC;
  signal \^gt_gtpowergood\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gt_pciesynctxsyncdone : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^gt_phystatus\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^gt_qpll1lock\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gt_rxresetdone\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gt_txoutclk : STD_LOGIC;
  signal gt_txprogdivresetdone : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^gt_txresetdone\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gt_wizard.gtwizard_top_i_n_834\ : STD_LOGIC;
  signal \^ibert_txpostcursor_in\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^ibert_txprecursor_in\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal \phy_lane[0].phy_rxeq_i_n_4\ : STD_LOGIC;
  signal \phy_lane[1].phy_rxeq_i_n_4\ : STD_LOGIC;
  signal \phy_lane[2].phy_rxeq_i_n_4\ : STD_LOGIC;
  signal \phy_lane[3].phy_rxeq_i_n_4\ : STD_LOGIC;
  signal \phy_lane[4].phy_rxeq_i_n_4\ : STD_LOGIC;
  signal \phy_lane[5].phy_rxeq_i_n_4\ : STD_LOGIC;
  signal \phy_lane[6].phy_rxeq_i_n_4\ : STD_LOGIC;
  signal \phy_lane[7].phy_rxeq_i_n_4\ : STD_LOGIC;
  signal \^phy_rdy_out\ : STD_LOGIC;
  signal phy_rst_i_n_10 : STD_LOGIC;
  signal phy_rst_i_n_11 : STD_LOGIC;
  signal phy_rst_i_n_12 : STD_LOGIC;
  signal phy_rst_i_n_13 : STD_LOGIC;
  signal phy_rst_i_n_14 : STD_LOGIC;
  signal phy_rst_i_n_5 : STD_LOGIC;
  signal phy_rst_i_n_7 : STD_LOGIC;
  signal phy_rst_i_n_8 : STD_LOGIC;
  signal phy_rst_i_n_9 : STD_LOGIC;
  signal prst_n_r_reg : STD_LOGIC;
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of prst_n_r_reg : signal is "500";
  attribute RTL_KEEP of prst_n_r_reg : signal is "true";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of prst_n_r_reg : signal is "found";
  attribute SHIFT_EXTRACT : string;
  attribute SHIFT_EXTRACT of prst_n_r_reg : signal is "NO";
  signal rrst_n_r_reg : STD_LOGIC;
  attribute MAX_FANOUT of rrst_n_r_reg : signal is "500";
  attribute RTL_MAX_FANOUT of rrst_n_r_reg : signal is "found";
  attribute SHIFT_EXTRACT of rrst_n_r_reg : signal is "NO";
  signal rst_gtreset : STD_LOGIC;
  signal rst_progdivreset : STD_LOGIC;
  signal rst_txsync_start : STD_LOGIC;
  signal rst_userrdy : STD_LOGIC;
  signal txeq_maincursor : STD_LOGIC_VECTOR ( 49 downto 0 );
  signal txeq_postcursor_o : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal txeq_precursor_o : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \^txmaincursor_in\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of bufg_mcap_clk : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of bufg_mcap_clk : label is "MLO";
begin
  GT_CPLLLOCK(7 downto 0) <= \^gt_cplllock\(7 downto 0);
  PHY_PCLK <= \^phy_pclk\;
  gt_bufgtdiv(8 downto 0) <= \^gt_bufgtdiv\(8 downto 0);
  gt_gtpowergood(7 downto 0) <= \^gt_gtpowergood\(7 downto 0);
  gt_phystatus(7 downto 0) <= \^gt_phystatus\(7 downto 0);
  gt_qpll1lock(1 downto 0) <= \^gt_qpll1lock\(1 downto 0);
  gt_rxresetdone(7 downto 0) <= \^gt_rxresetdone\(7 downto 0);
  gt_txresetdone(7 downto 0) <= \^gt_txresetdone\(7 downto 0);
  ibert_txpostcursor_in(31 downto 0) <= \^ibert_txpostcursor_in\(31 downto 0);
  ibert_txprecursor_in(31 downto 0) <= \^ibert_txprecursor_in\(31 downto 0);
  phy_rdy_out <= \^phy_rdy_out\;
  txmaincursor_in(47 downto 0) <= \^txmaincursor_in\(47 downto 0);
bufg_mcap_clk: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => lopt,
      CEMASK => '0',
      CLR => lopt_1,
      CLRMASK => '0',
      DIV(2 downto 0) => B"011",
      I => gt_txoutclk,
      O => mcap_clk
    );
\gt_wizard.gtwizard_top_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_gtwizard_top
     port map (
      CLK_PCLK => \^phy_pclk\,
      CLK_PCLK_CE => \gt_wizard.gtwizard_top_i_n_834\,
      CLK_PCLK_CEMASK => gt_bufgtcemask,
      CLK_PCLK_MASK => gt_bufgtrstmask,
      CLK_USERCLK_CLR => bufg_gt_clr,
      CLK_USERCLK_IN => gt_txoutclk,
      PHY_RXDATA(255 downto 0) => PHY_RXDATA(255 downto 0),
      PHY_RXELECIDLE(7 downto 0) => PHY_RXELECIDLE(7 downto 0),
      PHY_RXPOLARITY(7 downto 0) => PHY_RXPOLARITY(7 downto 0),
      PHY_TXCOMPLIANCE(7 downto 0) => PHY_TXCOMPLIANCE(7 downto 0),
      PHY_TXDATA(255 downto 0) => PHY_TXDATA(255 downto 0),
      PHY_TXDATAK(15 downto 0) => PHY_TXDATAK(15 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      cplllock_out(7) => \^gt_cplllock\(0),
      cplllock_out(6) => \^gt_cplllock\(1),
      cplllock_out(5) => \^gt_cplllock\(2),
      cplllock_out(4) => \^gt_cplllock\(3),
      cplllock_out(3) => \^gt_cplllock\(4),
      cplllock_out(2) => \^gt_cplllock\(5),
      cplllock_out(1) => \^gt_cplllock\(6),
      cplllock_out(0) => \^gt_cplllock\(7),
      ext_ch_gt_drpaddr(71 downto 0) => ext_ch_gt_drpaddr(71 downto 0),
      ext_ch_gt_drpdi(127 downto 0) => ext_ch_gt_drpdi(127 downto 0),
      ext_ch_gt_drpdo(127 downto 0) => ext_ch_gt_drpdo(127 downto 0),
      ext_ch_gt_drpen(7 downto 0) => ext_ch_gt_drpen(7 downto 0),
      ext_ch_gt_drprdy(7 downto 0) => ext_ch_gt_drprdy(7 downto 0),
      ext_ch_gt_drpwe(7 downto 0) => ext_ch_gt_drpwe(7 downto 0),
      gt_bufgtdiv(8 downto 0) => \^gt_bufgtdiv\(8 downto 0),
      gt_dmonfiforeset(7 downto 0) => gt_dmonfiforeset(7 downto 0),
      gt_dmonitorout(135 downto 0) => gt_dmonitorout(135 downto 0),
      gt_eyescandataerror(7 downto 0) => gt_eyescandataerror(7 downto 0),
      gt_gtpowergood(7 downto 0) => \^gt_gtpowergood\(7 downto 0),
      gt_loopback(23 downto 0) => gt_loopback(23 downto 0),
      gt_pcierateidle(7 downto 0) => gt_pcierateidle(7 downto 0),
      gt_pcieuserratedone(7 downto 0) => gt_pcieuserratedone(7 downto 0),
      gt_pcieuserratestart(7 downto 0) => gt_pcieuserratestart(7 downto 0),
      gt_phystatus(7 downto 0) => \^gt_phystatus\(7 downto 0),
      gt_qpll1lock(1 downto 0) => \^gt_qpll1lock\(1 downto 0),
      gt_rxbufstatus(23 downto 0) => gt_rxbufstatus(23 downto 0),
      gt_rxcdrlock(7 downto 0) => gt_rxcdrlock(7 downto 0),
      gt_rxcommadet(7 downto 0) => gt_rxcommadet(7 downto 0),
      gt_rxdlysresetdone(7 downto 0) => gt_rxdlysresetdone(7 downto 0),
      gt_rxphaligndone(7 downto 0) => gt_rxphaligndone(7 downto 0),
      gt_rxpmaresetdone(7 downto 0) => gt_rxpmaresetdone(7 downto 0),
      gt_rxprbscntreset(7 downto 0) => gt_rxprbscntreset(7 downto 0),
      gt_rxprbserr(7 downto 0) => gt_rxprbserr(7 downto 0),
      gt_rxresetdone(7 downto 0) => \^gt_rxresetdone\(7 downto 0),
      gt_rxstatus(23 downto 0) => gt_rxstatus(23 downto 0),
      gt_rxsyncdone(7 downto 0) => gt_rxsyncdone(7 downto 0),
      gt_rxvalid(7 downto 0) => gt_rxvalid(7 downto 0),
      gt_txdlysresetdone(7 downto 0) => gt_txdlysresetdone(7 downto 0),
      gt_txelecidle(7 downto 0) => gt_txelecidle(7 downto 0),
      gt_txinhibit(7 downto 0) => gt_txinhibit(7 downto 0),
      gt_txphaligndone(7 downto 0) => gt_txphaligndone(7 downto 0),
      gt_txphinitdone(7 downto 0) => gt_txphinitdone(7 downto 0),
      gt_txprbsforceerr(7 downto 0) => gt_txprbsforceerr(7 downto 0),
      gt_txprbssel(31 downto 0) => gt_txprbssel(31 downto 0),
      gt_txresetdone(7 downto 0) => \^gt_txresetdone\(7 downto 0),
      gtrxreset_in(0) => rst_gtreset,
      in0 => rrst_n_r_reg,
      int_qpll1outclk_out(1 downto 0) => int_qpll1outclk_out(1 downto 0),
      int_qpll1outrefclk_out(1 downto 0) => int_qpll1outrefclk_out(1 downto 0),
      lopt => \gt_wizard.gtwizard_top_i_n_834\,
      lopt_1 => bufg_gt_clr,
      lopt_2 => lopt,
      lopt_3 => lopt_1,
      \out\(2 downto 1) => PHY_TXOUTCLKSEL(2 downto 1),
      \out\(0) => '1',
      pci_exp_rxn(7 downto 0) => pci_exp_rxn(7 downto 0),
      pci_exp_rxp(7 downto 0) => pci_exp_rxp(7 downto 0),
      pci_exp_txn(7 downto 0) => pci_exp_txn(7 downto 0),
      pci_exp_txp(7 downto 0) => pci_exp_txp(7 downto 0),
      pcierstidle_in(0) => \^phy_rdy_out\,
      pciersttxsyncstart_in(0) => rst_txsync_start,
      pciesynctxsyncdone_out(7) => gt_pciesynctxsyncdone(0),
      pciesynctxsyncdone_out(6) => gt_pciesynctxsyncdone(1),
      pciesynctxsyncdone_out(5) => gt_pciesynctxsyncdone(2),
      pciesynctxsyncdone_out(4) => gt_pciesynctxsyncdone(3),
      pciesynctxsyncdone_out(3) => gt_pciesynctxsyncdone(4),
      pciesynctxsyncdone_out(2) => gt_pciesynctxsyncdone(5),
      pciesynctxsyncdone_out(1) => gt_pciesynctxsyncdone(6),
      pciesynctxsyncdone_out(0) => gt_pciesynctxsyncdone(7),
      rst_qpll1pd => PHY_TXOUTCLKSEL(1),
      rxcdrhold_in(0) => rxcdrhold_in(0),
      rxctrl0_out(47 downto 0) => rxctrl0_out(47 downto 0),
      rxprogdivreset_in(0) => rst_progdivreset,
      rxuserrdy_in(0) => rst_userrdy,
      \sync_reg[0]\ => \sync_reg[0]\,
      \sync_reg[0]_0\(1 downto 0) => \sync_reg[0]_0\(1 downto 0),
      \sync_reg[0]_1\(2 downto 0) => \sync_reg[0]_1\(2 downto 0),
      sys_clk_gt => sys_clk_gt,
      txctrl0_in(31 downto 0) => txctrl0_in(31 downto 0),
      txdeemph_in(0) => txdeemph_in(0),
      txdetectrx_in(0) => txdetectrx_in(0),
      txmaincursor_in(55 downto 50) => \^txmaincursor_in\(47 downto 42),
      txmaincursor_in(49) => txeq_maincursor(0),
      txmaincursor_in(48 downto 43) => \^txmaincursor_in\(41 downto 36),
      txmaincursor_in(42) => txeq_maincursor(7),
      txmaincursor_in(41 downto 36) => \^txmaincursor_in\(35 downto 30),
      txmaincursor_in(35) => txeq_maincursor(14),
      txmaincursor_in(34 downto 29) => \^txmaincursor_in\(29 downto 24),
      txmaincursor_in(28) => txeq_maincursor(21),
      txmaincursor_in(27 downto 22) => \^txmaincursor_in\(23 downto 18),
      txmaincursor_in(21) => txeq_maincursor(28),
      txmaincursor_in(20 downto 15) => \^txmaincursor_in\(17 downto 12),
      txmaincursor_in(14) => txeq_maincursor(35),
      txmaincursor_in(13 downto 8) => \^txmaincursor_in\(11 downto 6),
      txmaincursor_in(7) => txeq_maincursor(42),
      txmaincursor_in(6 downto 1) => \^txmaincursor_in\(5 downto 0),
      txmaincursor_in(0) => txeq_maincursor(49),
      txpostcursor_in(39 downto 36) => \^ibert_txpostcursor_in\(3 downto 0),
      txpostcursor_in(35) => txeq_postcursor_o(0),
      txpostcursor_in(34 downto 31) => \^ibert_txpostcursor_in\(7 downto 4),
      txpostcursor_in(30) => txeq_postcursor_o(5),
      txpostcursor_in(29 downto 26) => \^ibert_txpostcursor_in\(11 downto 8),
      txpostcursor_in(25) => txeq_postcursor_o(10),
      txpostcursor_in(24 downto 21) => \^ibert_txpostcursor_in\(15 downto 12),
      txpostcursor_in(20) => txeq_postcursor_o(15),
      txpostcursor_in(19 downto 16) => \^ibert_txpostcursor_in\(19 downto 16),
      txpostcursor_in(15) => txeq_postcursor_o(20),
      txpostcursor_in(14 downto 11) => \^ibert_txpostcursor_in\(23 downto 20),
      txpostcursor_in(10) => txeq_postcursor_o(25),
      txpostcursor_in(9 downto 6) => \^ibert_txpostcursor_in\(27 downto 24),
      txpostcursor_in(5) => txeq_postcursor_o(30),
      txpostcursor_in(4 downto 1) => \^ibert_txpostcursor_in\(31 downto 28),
      txpostcursor_in(0) => txeq_postcursor_o(35),
      txprecursor_in(39 downto 36) => \^ibert_txprecursor_in\(3 downto 0),
      txprecursor_in(35) => txeq_precursor_o(0),
      txprecursor_in(34 downto 31) => \^ibert_txprecursor_in\(7 downto 4),
      txprecursor_in(30) => txeq_precursor_o(5),
      txprecursor_in(29 downto 26) => \^ibert_txprecursor_in\(11 downto 8),
      txprecursor_in(25) => txeq_precursor_o(10),
      txprecursor_in(24 downto 21) => \^ibert_txprecursor_in\(15 downto 12),
      txprecursor_in(20) => txeq_precursor_o(15),
      txprecursor_in(19 downto 16) => \^ibert_txprecursor_in\(19 downto 16),
      txprecursor_in(15) => txeq_precursor_o(20),
      txprecursor_in(14 downto 11) => \^ibert_txprecursor_in\(23 downto 20),
      txprecursor_in(10) => txeq_precursor_o(25),
      txprecursor_in(9 downto 6) => \^ibert_txprecursor_in\(27 downto 24),
      txprecursor_in(5) => txeq_precursor_o(30),
      txprecursor_in(4 downto 1) => \^ibert_txprecursor_in\(31 downto 28),
      txprecursor_in(0) => txeq_precursor_o(35),
      txprgdivresetdone_out(7) => gt_txprogdivresetdone(0),
      txprgdivresetdone_out(6) => gt_txprogdivresetdone(1),
      txprgdivresetdone_out(5) => gt_txprogdivresetdone(2),
      txprgdivresetdone_out(4) => gt_txprogdivresetdone(3),
      txprgdivresetdone_out(3) => gt_txprogdivresetdone(4),
      txprgdivresetdone_out(2) => gt_txprogdivresetdone(5),
      txprgdivresetdone_out(1) => gt_txprogdivresetdone(6),
      txprgdivresetdone_out(0) => gt_txprogdivresetdone(7),
      txswing_in(0) => txswing_in(0)
    );
phy_clk_i: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_clk
     port map (
      CLK_PCLK => \^phy_pclk\,
      CLK_PCLK_CE => \gt_wizard.gtwizard_top_i_n_834\,
      CLK_PCLK_CEMASK => gt_bufgtcemask,
      CLK_PCLK_MASK => gt_bufgtrstmask,
      CLK_USERCLK_CEMASK => \^phy_rdy_out\,
      CLK_USERCLK_CLR => bufg_gt_clr,
      CLK_USERCLK_IN => gt_txoutclk,
      PHY_CORECLK => PHY_CORECLK,
      PHY_USERCLK => PHY_USERCLK,
      gt_bufgtdiv(8 downto 0) => \^gt_bufgtdiv\(8 downto 0),
      lopt => lopt,
      lopt_1 => lopt_1
    );
\phy_lane[0].phy_rxeq_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_rxeq
     port map (
      CLK_PCLK => \^phy_pclk\,
      PHY_RXEQ_ADAPT_DONE(0) => PHY_RXEQ_ADAPT_DONE(0),
      PHY_RXEQ_DONE(0) => PHY_RXEQ_DONE(0),
      PHY_RXEQ_LFFS_SEL(0) => PHY_RXEQ_LFFS_SEL(0),
      Q(1) => \FSM_onehot_fsm_reg[4]\(0),
      Q(0) => \phy_lane[0].phy_rxeq_i_n_4\,
      SR(0) => phy_rst_i_n_5,
      \adapt_cnt_reg[21]_0\ => phy_rst_i_n_7,
      phy_rxeq_fsm(1 downto 0) => phy_rxeq_fsm(1 downto 0),
      pipe_rx_eq_lffs(5 downto 0) => pipe_rx_eq_lffs(5 downto 0),
      pipe_rx_eq_txpreset(3 downto 0) => pipe_rx_eq_txpreset(3 downto 0),
      pipe_rx_eqcontrol(1 downto 0) => pipe_rx_eqcontrol(1 downto 0),
      pipe_rx_eqpreset(2 downto 0) => pipe_rx_eqpreset(2 downto 0),
      pipe_tx_eqdeemph(5 downto 0) => pipe_tx_eqdeemph(5 downto 0)
    );
\phy_lane[0].phy_txeq_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_txeq
     port map (
      CLK_PCLK => \^phy_pclk\,
      D(0) => prst_n_r_reg,
      PHY_TXEQ_DONE(0) => PHY_TXEQ_DONE(0),
      SR(0) => phy_rst_i_n_5,
      phy_txeq_ctrl(1 downto 0) => phy_txeq_ctrl(1 downto 0),
      phy_txeq_fsm(2 downto 0) => phy_txeq_fsm(2 downto 0),
      phy_txeq_preset(3 downto 0) => phy_txeq_preset(3 downto 0),
      pipe_tx_eqcoeff(1 downto 0) => pipe_tx_eqcoeff(1 downto 0),
      pipe_tx_eqdeemph(5 downto 0) => pipe_tx_eqdeemph(5 downto 0),
      txmaincursor_in(6 downto 1) => \^txmaincursor_in\(47 downto 42),
      txmaincursor_in(0) => txeq_maincursor(0),
      txpostcursor_in(4 downto 1) => \^ibert_txpostcursor_in\(3 downto 0),
      txpostcursor_in(0) => txeq_postcursor_o(0),
      txprecursor_in(4 downto 1) => \^ibert_txprecursor_in\(3 downto 0),
      txprecursor_in(0) => txeq_precursor_o(0)
    );
\phy_lane[1].phy_rxeq_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_rxeq_7
     port map (
      CLK_PCLK => \^phy_pclk\,
      PHY_RXEQ_ADAPT_DONE(0) => PHY_RXEQ_ADAPT_DONE(1),
      PHY_RXEQ_DONE(0) => PHY_RXEQ_DONE(1),
      PHY_RXEQ_LFFS_SEL(0) => PHY_RXEQ_LFFS_SEL(1),
      Q(1) => \FSM_onehot_fsm_reg[4]_0\(0),
      Q(0) => \phy_lane[1].phy_rxeq_i_n_4\,
      SR(0) => phy_rst_i_n_5,
      \adapt_cnt_reg[21]_0\ => phy_rst_i_n_8,
      phy_rxeq_fsm(1 downto 0) => phy_rxeq_fsm(3 downto 2),
      pipe_rx_eq_lffs(5 downto 0) => pipe_rx_eq_lffs(11 downto 6),
      pipe_rx_eq_txpreset(3 downto 0) => pipe_rx_eq_txpreset(7 downto 4),
      pipe_rx_eqcontrol(1 downto 0) => pipe_rx_eqcontrol(3 downto 2),
      pipe_rx_eqpreset(2 downto 0) => pipe_rx_eqpreset(5 downto 3),
      pipe_tx_eqdeemph(5 downto 0) => pipe_tx_eqdeemph(11 downto 6)
    );
\phy_lane[1].phy_txeq_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_txeq_8
     port map (
      CLK_PCLK => \^phy_pclk\,
      D(0) => prst_n_r_reg,
      PHY_TXEQ_DONE(0) => PHY_TXEQ_DONE(1),
      SR(0) => phy_rst_i_n_5,
      phy_txeq_ctrl(1 downto 0) => phy_txeq_ctrl(3 downto 2),
      phy_txeq_fsm(2 downto 0) => phy_txeq_fsm(5 downto 3),
      phy_txeq_preset(3 downto 0) => phy_txeq_preset(7 downto 4),
      pipe_tx_eqcoeff(1 downto 0) => pipe_tx_eqcoeff(3 downto 2),
      pipe_tx_eqdeemph(5 downto 0) => pipe_tx_eqdeemph(11 downto 6),
      txmaincursor_in(6 downto 1) => \^txmaincursor_in\(41 downto 36),
      txmaincursor_in(0) => txeq_maincursor(7),
      txpostcursor_in(4 downto 1) => \^ibert_txpostcursor_in\(7 downto 4),
      txpostcursor_in(0) => txeq_postcursor_o(5),
      txprecursor_in(4 downto 1) => \^ibert_txprecursor_in\(7 downto 4),
      txprecursor_in(0) => txeq_precursor_o(5)
    );
\phy_lane[2].phy_rxeq_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_rxeq_9
     port map (
      CLK_PCLK => \^phy_pclk\,
      PHY_RXEQ_ADAPT_DONE(0) => PHY_RXEQ_ADAPT_DONE(2),
      PHY_RXEQ_DONE(0) => PHY_RXEQ_DONE(2),
      PHY_RXEQ_LFFS_SEL(0) => PHY_RXEQ_LFFS_SEL(2),
      Q(1) => \FSM_onehot_fsm_reg[4]_1\(0),
      Q(0) => \phy_lane[2].phy_rxeq_i_n_4\,
      SR(0) => phy_rst_i_n_5,
      \adapt_cnt_reg[21]_0\ => phy_rst_i_n_9,
      phy_rxeq_fsm(1 downto 0) => phy_rxeq_fsm(5 downto 4),
      pipe_rx_eq_lffs(5 downto 0) => pipe_rx_eq_lffs(17 downto 12),
      pipe_rx_eq_txpreset(3 downto 0) => pipe_rx_eq_txpreset(11 downto 8),
      pipe_rx_eqcontrol(1 downto 0) => pipe_rx_eqcontrol(5 downto 4),
      pipe_rx_eqpreset(2 downto 0) => pipe_rx_eqpreset(8 downto 6),
      pipe_tx_eqdeemph(5 downto 0) => pipe_tx_eqdeemph(17 downto 12)
    );
\phy_lane[2].phy_txeq_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_txeq_10
     port map (
      CLK_PCLK => \^phy_pclk\,
      D(0) => prst_n_r_reg,
      PHY_TXEQ_DONE(0) => PHY_TXEQ_DONE(2),
      SR(0) => phy_rst_i_n_5,
      phy_txeq_ctrl(1 downto 0) => phy_txeq_ctrl(5 downto 4),
      phy_txeq_fsm(2 downto 0) => phy_txeq_fsm(8 downto 6),
      phy_txeq_preset(3 downto 0) => phy_txeq_preset(11 downto 8),
      pipe_tx_eqcoeff(1 downto 0) => pipe_tx_eqcoeff(5 downto 4),
      pipe_tx_eqdeemph(5 downto 0) => pipe_tx_eqdeemph(17 downto 12),
      txmaincursor_in(6 downto 1) => \^txmaincursor_in\(35 downto 30),
      txmaincursor_in(0) => txeq_maincursor(14),
      txpostcursor_in(4 downto 1) => \^ibert_txpostcursor_in\(11 downto 8),
      txpostcursor_in(0) => txeq_postcursor_o(10),
      txprecursor_in(4 downto 1) => \^ibert_txprecursor_in\(11 downto 8),
      txprecursor_in(0) => txeq_precursor_o(10)
    );
\phy_lane[3].phy_rxeq_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_rxeq_11
     port map (
      CLK_PCLK => \^phy_pclk\,
      PHY_RXEQ_ADAPT_DONE(0) => PHY_RXEQ_ADAPT_DONE(3),
      PHY_RXEQ_DONE(0) => PHY_RXEQ_DONE(3),
      PHY_RXEQ_LFFS_SEL(0) => PHY_RXEQ_LFFS_SEL(3),
      Q(1) => \FSM_onehot_fsm_reg[4]_2\(0),
      Q(0) => \phy_lane[3].phy_rxeq_i_n_4\,
      SR(0) => phy_rst_i_n_5,
      \adapt_cnt_reg[21]_0\ => phy_rst_i_n_10,
      phy_rxeq_fsm(1 downto 0) => phy_rxeq_fsm(7 downto 6),
      pipe_rx_eq_lffs(5 downto 0) => pipe_rx_eq_lffs(23 downto 18),
      pipe_rx_eq_txpreset(3 downto 0) => pipe_rx_eq_txpreset(15 downto 12),
      pipe_rx_eqcontrol(1 downto 0) => pipe_rx_eqcontrol(7 downto 6),
      pipe_rx_eqpreset(2 downto 0) => pipe_rx_eqpreset(11 downto 9),
      pipe_tx_eqdeemph(5 downto 0) => pipe_tx_eqdeemph(23 downto 18)
    );
\phy_lane[3].phy_txeq_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_txeq_12
     port map (
      CLK_PCLK => \^phy_pclk\,
      D(0) => prst_n_r_reg,
      PHY_TXEQ_DONE(0) => PHY_TXEQ_DONE(3),
      SR(0) => phy_rst_i_n_5,
      phy_txeq_ctrl(1 downto 0) => phy_txeq_ctrl(7 downto 6),
      phy_txeq_fsm(2 downto 0) => phy_txeq_fsm(11 downto 9),
      phy_txeq_preset(3 downto 0) => phy_txeq_preset(15 downto 12),
      pipe_tx_eqcoeff(1 downto 0) => pipe_tx_eqcoeff(7 downto 6),
      pipe_tx_eqdeemph(5 downto 0) => pipe_tx_eqdeemph(23 downto 18),
      txmaincursor_in(6 downto 1) => \^txmaincursor_in\(29 downto 24),
      txmaincursor_in(0) => txeq_maincursor(21),
      txpostcursor_in(4 downto 1) => \^ibert_txpostcursor_in\(15 downto 12),
      txpostcursor_in(0) => txeq_postcursor_o(15),
      txprecursor_in(4 downto 1) => \^ibert_txprecursor_in\(15 downto 12),
      txprecursor_in(0) => txeq_precursor_o(15)
    );
\phy_lane[4].phy_rxeq_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_rxeq_13
     port map (
      CLK_PCLK => \^phy_pclk\,
      PHY_RXEQ_ADAPT_DONE(0) => PHY_RXEQ_ADAPT_DONE(4),
      PHY_RXEQ_DONE(0) => PHY_RXEQ_DONE(4),
      PHY_RXEQ_LFFS_SEL(0) => PHY_RXEQ_LFFS_SEL(4),
      Q(1) => \FSM_onehot_fsm_reg[4]_3\(0),
      Q(0) => \phy_lane[4].phy_rxeq_i_n_4\,
      SR(0) => phy_rst_i_n_5,
      \adapt_cnt_reg[21]_0\ => phy_rst_i_n_11,
      phy_rxeq_fsm(1 downto 0) => phy_rxeq_fsm(9 downto 8),
      pipe_rx_eq_lffs(5 downto 0) => pipe_rx_eq_lffs(29 downto 24),
      pipe_rx_eq_txpreset(3 downto 0) => pipe_rx_eq_txpreset(19 downto 16),
      pipe_rx_eqcontrol(1 downto 0) => pipe_rx_eqcontrol(9 downto 8),
      pipe_rx_eqpreset(2 downto 0) => pipe_rx_eqpreset(14 downto 12),
      pipe_tx_eqdeemph(5 downto 0) => pipe_tx_eqdeemph(29 downto 24)
    );
\phy_lane[4].phy_txeq_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_txeq_14
     port map (
      CLK_PCLK => \^phy_pclk\,
      D(0) => prst_n_r_reg,
      PHY_TXEQ_DONE(0) => PHY_TXEQ_DONE(4),
      SR(0) => phy_rst_i_n_5,
      phy_txeq_ctrl(1 downto 0) => phy_txeq_ctrl(9 downto 8),
      phy_txeq_fsm(2 downto 0) => phy_txeq_fsm(14 downto 12),
      phy_txeq_preset(3 downto 0) => phy_txeq_preset(19 downto 16),
      pipe_tx_eqcoeff(1 downto 0) => pipe_tx_eqcoeff(9 downto 8),
      pipe_tx_eqdeemph(5 downto 0) => pipe_tx_eqdeemph(29 downto 24),
      txmaincursor_in(6 downto 1) => \^txmaincursor_in\(23 downto 18),
      txmaincursor_in(0) => txeq_maincursor(28),
      txpostcursor_in(4 downto 1) => \^ibert_txpostcursor_in\(19 downto 16),
      txpostcursor_in(0) => txeq_postcursor_o(20),
      txprecursor_in(4 downto 1) => \^ibert_txprecursor_in\(19 downto 16),
      txprecursor_in(0) => txeq_precursor_o(20)
    );
\phy_lane[5].phy_rxeq_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_rxeq_15
     port map (
      CLK_PCLK => \^phy_pclk\,
      PHY_RXEQ_ADAPT_DONE(0) => PHY_RXEQ_ADAPT_DONE(5),
      PHY_RXEQ_DONE(0) => PHY_RXEQ_DONE(5),
      PHY_RXEQ_LFFS_SEL(0) => PHY_RXEQ_LFFS_SEL(5),
      Q(1) => \FSM_onehot_fsm_reg[4]_4\(0),
      Q(0) => \phy_lane[5].phy_rxeq_i_n_4\,
      SR(0) => phy_rst_i_n_5,
      \adapt_cnt_reg[21]_0\ => phy_rst_i_n_12,
      phy_rxeq_fsm(1 downto 0) => phy_rxeq_fsm(11 downto 10),
      pipe_rx_eq_lffs(5 downto 0) => pipe_rx_eq_lffs(35 downto 30),
      pipe_rx_eq_txpreset(3 downto 0) => pipe_rx_eq_txpreset(23 downto 20),
      pipe_rx_eqcontrol(1 downto 0) => pipe_rx_eqcontrol(11 downto 10),
      pipe_rx_eqpreset(2 downto 0) => pipe_rx_eqpreset(17 downto 15),
      pipe_tx_eqdeemph(5 downto 0) => pipe_tx_eqdeemph(35 downto 30)
    );
\phy_lane[5].phy_txeq_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_txeq_16
     port map (
      CLK_PCLK => \^phy_pclk\,
      D(0) => prst_n_r_reg,
      PHY_TXEQ_DONE(0) => PHY_TXEQ_DONE(5),
      SR(0) => phy_rst_i_n_5,
      phy_txeq_ctrl(1 downto 0) => phy_txeq_ctrl(11 downto 10),
      phy_txeq_fsm(2 downto 0) => phy_txeq_fsm(17 downto 15),
      phy_txeq_preset(3 downto 0) => phy_txeq_preset(23 downto 20),
      pipe_tx_eqcoeff(1 downto 0) => pipe_tx_eqcoeff(11 downto 10),
      pipe_tx_eqdeemph(5 downto 0) => pipe_tx_eqdeemph(35 downto 30),
      txmaincursor_in(6 downto 1) => \^txmaincursor_in\(17 downto 12),
      txmaincursor_in(0) => txeq_maincursor(35),
      txpostcursor_in(4 downto 1) => \^ibert_txpostcursor_in\(23 downto 20),
      txpostcursor_in(0) => txeq_postcursor_o(25),
      txprecursor_in(4 downto 1) => \^ibert_txprecursor_in\(23 downto 20),
      txprecursor_in(0) => txeq_precursor_o(25)
    );
\phy_lane[6].phy_rxeq_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_rxeq_17
     port map (
      CLK_PCLK => \^phy_pclk\,
      PHY_RXEQ_ADAPT_DONE(0) => PHY_RXEQ_ADAPT_DONE(6),
      PHY_RXEQ_DONE(0) => PHY_RXEQ_DONE(6),
      PHY_RXEQ_LFFS_SEL(0) => PHY_RXEQ_LFFS_SEL(6),
      Q(1) => \FSM_onehot_fsm_reg[4]_5\(0),
      Q(0) => \phy_lane[6].phy_rxeq_i_n_4\,
      SR(0) => phy_rst_i_n_5,
      \adapt_cnt_reg[21]_0\ => phy_rst_i_n_13,
      phy_rxeq_fsm(1 downto 0) => phy_rxeq_fsm(13 downto 12),
      pipe_rx_eq_lffs(5 downto 0) => pipe_rx_eq_lffs(41 downto 36),
      pipe_rx_eq_txpreset(3 downto 0) => pipe_rx_eq_txpreset(27 downto 24),
      pipe_rx_eqcontrol(1 downto 0) => pipe_rx_eqcontrol(13 downto 12),
      pipe_rx_eqpreset(2 downto 0) => pipe_rx_eqpreset(20 downto 18),
      pipe_tx_eqdeemph(5 downto 0) => pipe_tx_eqdeemph(41 downto 36)
    );
\phy_lane[6].phy_txeq_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_txeq_18
     port map (
      CLK_PCLK => \^phy_pclk\,
      D(0) => prst_n_r_reg,
      PHY_TXEQ_DONE(0) => PHY_TXEQ_DONE(6),
      SR(0) => phy_rst_i_n_5,
      phy_txeq_ctrl(1 downto 0) => phy_txeq_ctrl(13 downto 12),
      phy_txeq_fsm(2 downto 0) => phy_txeq_fsm(20 downto 18),
      phy_txeq_preset(3 downto 0) => phy_txeq_preset(27 downto 24),
      pipe_tx_eqcoeff(1 downto 0) => pipe_tx_eqcoeff(13 downto 12),
      pipe_tx_eqdeemph(5 downto 0) => pipe_tx_eqdeemph(41 downto 36),
      txmaincursor_in(6 downto 1) => \^txmaincursor_in\(11 downto 6),
      txmaincursor_in(0) => txeq_maincursor(42),
      txpostcursor_in(4 downto 1) => \^ibert_txpostcursor_in\(27 downto 24),
      txpostcursor_in(0) => txeq_postcursor_o(30),
      txprecursor_in(4 downto 1) => \^ibert_txprecursor_in\(27 downto 24),
      txprecursor_in(0) => txeq_precursor_o(30)
    );
\phy_lane[7].phy_rxeq_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_rxeq_19
     port map (
      CLK_PCLK => \^phy_pclk\,
      PHY_RXEQ_ADAPT_DONE(0) => PHY_RXEQ_ADAPT_DONE(7),
      PHY_RXEQ_DONE(0) => PHY_RXEQ_DONE(7),
      PHY_RXEQ_LFFS_SEL(0) => PHY_RXEQ_LFFS_SEL(7),
      Q(1) => \FSM_onehot_fsm_reg[4]_6\(0),
      Q(0) => \phy_lane[7].phy_rxeq_i_n_4\,
      SR(0) => phy_rst_i_n_5,
      \adapt_cnt_reg[21]_0\ => phy_rst_i_n_14,
      phy_rxeq_fsm(1 downto 0) => phy_rxeq_fsm(15 downto 14),
      pipe_rx_eq_lffs(5 downto 0) => pipe_rx_eq_lffs(47 downto 42),
      pipe_rx_eq_txpreset(3 downto 0) => pipe_rx_eq_txpreset(31 downto 28),
      pipe_rx_eqcontrol(1 downto 0) => pipe_rx_eqcontrol(15 downto 14),
      pipe_rx_eqpreset(2 downto 0) => pipe_rx_eqpreset(23 downto 21),
      pipe_tx_eqdeemph(5 downto 0) => pipe_tx_eqdeemph(47 downto 42)
    );
\phy_lane[7].phy_txeq_i\: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_txeq_20
     port map (
      CLK_PCLK => \^phy_pclk\,
      D(0) => prst_n_r_reg,
      PHY_TXEQ_DONE(0) => PHY_TXEQ_DONE(7),
      SR(0) => phy_rst_i_n_5,
      phy_txeq_ctrl(1 downto 0) => phy_txeq_ctrl(15 downto 14),
      phy_txeq_fsm(2 downto 0) => phy_txeq_fsm(23 downto 21),
      phy_txeq_preset(3 downto 0) => phy_txeq_preset(31 downto 28),
      pipe_tx_eqcoeff(1 downto 0) => pipe_tx_eqcoeff(15 downto 14),
      pipe_tx_eqdeemph(5 downto 0) => pipe_tx_eqdeemph(47 downto 42),
      txmaincursor_in(6 downto 1) => \^txmaincursor_in\(5 downto 0),
      txmaincursor_in(0) => txeq_maincursor(49),
      txpostcursor_in(4 downto 1) => \^ibert_txpostcursor_in\(31 downto 28),
      txpostcursor_in(0) => txeq_postcursor_o(35),
      txprecursor_in(4 downto 1) => \^ibert_txprecursor_in\(31 downto 28),
      txprecursor_in(0) => txeq_precursor_o(35)
    );
phy_rst_i: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_rst
     port map (
      CLK_PCLK => \^phy_pclk\,
      CLK_USERCLK_CEMASK => \^phy_rdy_out\,
      D(0) => prst_n_r_reg,
      GT_CPLLLOCK(7 downto 0) => \^gt_cplllock\(7 downto 0),
      Q(0) => \phy_lane[0].phy_rxeq_i_n_4\,
      RST_TXPROGDIVRESETDONE(7 downto 0) => gt_txprogdivresetdone(7 downto 0),
      RST_TXSYNC_DONE(7 downto 0) => gt_pciesynctxsyncdone(7 downto 0),
      SR(0) => phy_rst_i_n_5,
      \adapt_cnt_reg[21]\(0) => \phy_lane[1].phy_rxeq_i_n_4\,
      \adapt_cnt_reg[21]_0\(0) => \phy_lane[2].phy_rxeq_i_n_4\,
      \adapt_cnt_reg[21]_1\(0) => \phy_lane[3].phy_rxeq_i_n_4\,
      \adapt_cnt_reg[21]_2\(0) => \phy_lane[4].phy_rxeq_i_n_4\,
      \adapt_cnt_reg[21]_3\(0) => \phy_lane[5].phy_rxeq_i_n_4\,
      \adapt_cnt_reg[21]_4\(0) => \phy_lane[6].phy_rxeq_i_n_4\,
      \adapt_cnt_reg[21]_5\(0) => \phy_lane[7].phy_rxeq_i_n_4\,
      gt_gtpowergood(7 downto 0) => \^gt_gtpowergood\(7 downto 0),
      gt_phystatus(7 downto 0) => \^gt_phystatus\(7 downto 0),
      gt_qpll1lock(1 downto 0) => \^gt_qpll1lock\(1 downto 0),
      gt_rxresetdone(7 downto 0) => \^gt_rxresetdone\(7 downto 0),
      gt_txresetdone(7 downto 0) => \^gt_txresetdone\(7 downto 0),
      gtrxreset_in(0) => rst_gtreset,
      in0(1 downto 0) => PHY_TXOUTCLKSEL(2 downto 1),
      pciersttxsyncstart_in(0) => rst_txsync_start,
      phy_prst_n => phy_prst_n,
      phy_rrst_n => phy_rrst_n,
      phy_rst_fsm(2 downto 0) => \fsm_reg[2]\(2 downto 0),
      prst_n_r_reg_reg_0 => phy_rst_i_n_7,
      prst_n_r_reg_reg_1 => phy_rst_i_n_8,
      prst_n_r_reg_reg_2 => phy_rst_i_n_9,
      prst_n_r_reg_reg_3 => phy_rst_i_n_10,
      prst_n_r_reg_reg_4 => phy_rst_i_n_11,
      prst_n_r_reg_reg_5 => phy_rst_i_n_12,
      prst_n_r_reg_reg_6 => phy_rst_i_n_13,
      prst_n_r_reg_reg_7 => phy_rst_i_n_14,
      rrst_n_r_reg_reg_0 => rrst_n_r_reg,
      rxprogdivreset_in(0) => rst_progdivreset,
      rxuserrdy_in(0) => rst_userrdy,
      \sync_reg[0]\ => \sync_reg[0]\,
      sys_reset => sys_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top is
  port (
    pci_exp_txn : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pci_exp_txp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pci_exp_rxn : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pci_exp_rxp : in STD_LOGIC_VECTOR ( 7 downto 0 );
    user_clk : out STD_LOGIC;
    user_reset : out STD_LOGIC;
    user_lnk_up : out STD_LOGIC;
    gt_tx_powerdown : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_rq_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_rq_tkeep : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_rq_tlast : in STD_LOGIC;
    s_axis_rq_tready : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_rq_tuser : in STD_LOGIC_VECTOR ( 59 downto 0 );
    s_axis_rq_tvalid : in STD_LOGIC;
    m_axis_rc_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_rc_tkeep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_rc_tlast : out STD_LOGIC;
    m_axis_rc_tready : in STD_LOGIC;
    m_axis_rc_tuser : out STD_LOGIC_VECTOR ( 74 downto 0 );
    m_axis_rc_tvalid : out STD_LOGIC;
    m_axis_cq_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_cq_tkeep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_cq_tlast : out STD_LOGIC;
    m_axis_cq_tready : in STD_LOGIC;
    m_axis_cq_tuser : out STD_LOGIC_VECTOR ( 84 downto 0 );
    m_axis_cq_tvalid : out STD_LOGIC;
    s_axis_cc_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_cc_tkeep : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_cc_tlast : in STD_LOGIC;
    s_axis_cc_tready : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_cc_tuser : in STD_LOGIC_VECTOR ( 32 downto 0 );
    s_axis_cc_tvalid : in STD_LOGIC;
    pcie_rq_seq_num : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcie_rq_seq_num_vld : out STD_LOGIC;
    pcie_rq_tag : out STD_LOGIC_VECTOR ( 5 downto 0 );
    pcie_rq_tag_av : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcie_rq_tag_vld : out STD_LOGIC;
    pcie_tfc_nph_av : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcie_tfc_npd_av : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcie_cq_np_req : in STD_LOGIC;
    pcie_cq_np_req_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_phy_link_down : out STD_LOGIC;
    cfg_phy_link_status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_negotiated_width : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_current_speed : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_max_payload : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_max_read_req : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_function_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_function_power_state : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_vf_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_vf_power_state : out STD_LOGIC_VECTOR ( 23 downto 0 );
    cfg_link_power_state : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_mgmt_addr : in STD_LOGIC_VECTOR ( 18 downto 0 );
    cfg_mgmt_write : in STD_LOGIC;
    cfg_mgmt_write_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_mgmt_byte_enable : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_mgmt_read : in STD_LOGIC;
    cfg_mgmt_read_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_mgmt_read_write_done : out STD_LOGIC;
    cfg_mgmt_type1_cfg_reg_access : in STD_LOGIC;
    cfg_err_cor_out : out STD_LOGIC;
    cfg_err_nonfatal_out : out STD_LOGIC;
    cfg_err_fatal_out : out STD_LOGIC;
    cfg_local_error : out STD_LOGIC;
    cfg_ltr_enable : out STD_LOGIC;
    cfg_ltssm_state : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_rcb_status : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_dpa_substate_change : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_obff_enable : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_pl_status_change : out STD_LOGIC;
    cfg_tph_requester_enable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_tph_st_mode : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_vf_tph_requester_enable : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_vf_tph_st_mode : out STD_LOGIC_VECTOR ( 23 downto 0 );
    cfg_msg_received : out STD_LOGIC;
    cfg_msg_received_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_msg_received_type : out STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_msg_transmit : in STD_LOGIC;
    cfg_msg_transmit_type : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_msg_transmit_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_msg_transmit_done : out STD_LOGIC;
    cfg_fc_ph : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_fc_pd : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_fc_nph : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_fc_npd : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_fc_cplh : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_fc_cpld : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_fc_sel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_per_func_status_control : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_per_func_status_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_per_function_number : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_per_function_output_request : in STD_LOGIC;
    cfg_per_function_update_done : out STD_LOGIC;
    cfg_dsn : in STD_LOGIC_VECTOR ( 63 downto 0 );
    cfg_power_state_change_ack : in STD_LOGIC;
    cfg_power_state_change_interrupt : out STD_LOGIC;
    cfg_err_cor_in : in STD_LOGIC;
    cfg_err_uncor_in : in STD_LOGIC;
    cfg_flr_in_process : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_flr_done : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_vf_flr_in_process : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_vf_flr_done : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_link_training_enable : in STD_LOGIC;
    cfg_ext_read_received : out STD_LOGIC;
    cfg_ext_write_received : out STD_LOGIC;
    cfg_ext_register_number : out STD_LOGIC_VECTOR ( 9 downto 0 );
    cfg_ext_function_number : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_ext_write_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_ext_write_byte_enable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_ext_read_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_ext_read_data_valid : in STD_LOGIC;
    cfg_interrupt_int : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_pending : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_sent : out STD_LOGIC;
    cfg_interrupt_msi_enable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msi_vf_enable : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_interrupt_msi_mmenable : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_interrupt_msi_mask_update : out STD_LOGIC;
    cfg_interrupt_msi_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_interrupt_msi_select : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msi_int : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_interrupt_msi_pending_status : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_interrupt_msi_pending_status_data_enable : in STD_LOGIC;
    cfg_interrupt_msi_pending_status_function_num : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msi_sent : out STD_LOGIC;
    cfg_interrupt_msi_fail : out STD_LOGIC;
    cfg_interrupt_msix_enable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msix_mask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msix_vf_enable : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_interrupt_msix_vf_mask : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_interrupt_msix_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_interrupt_msix_address : in STD_LOGIC_VECTOR ( 63 downto 0 );
    cfg_interrupt_msix_int : in STD_LOGIC;
    cfg_interrupt_msix_sent : out STD_LOGIC;
    cfg_interrupt_msix_fail : out STD_LOGIC;
    cfg_interrupt_msi_attr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_interrupt_msi_tph_present : in STD_LOGIC;
    cfg_interrupt_msi_tph_type : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_interrupt_msi_tph_st_tag : in STD_LOGIC_VECTOR ( 8 downto 0 );
    cfg_interrupt_msi_function_number : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_hot_reset_out : out STD_LOGIC;
    cfg_config_space_enable : in STD_LOGIC;
    cfg_req_pm_transition_l23_ready : in STD_LOGIC;
    cfg_hot_reset_in : in STD_LOGIC;
    cfg_ds_port_number : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_ds_bus_number : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_ds_device_number : in STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_ds_function_number : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_subsys_vend_id : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_rdy : out STD_LOGIC;
    drp_do : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_clk : in STD_LOGIC;
    drp_en : in STD_LOGIC;
    drp_we : in STD_LOGIC;
    drp_addr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    drp_di : in STD_LOGIC_VECTOR ( 15 downto 0 );
    user_tph_stt_address : in STD_LOGIC_VECTOR ( 4 downto 0 );
    user_tph_function_num : in STD_LOGIC_VECTOR ( 3 downto 0 );
    user_tph_stt_read_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    user_tph_stt_read_data_valid : out STD_LOGIC;
    user_tph_stt_read_enable : in STD_LOGIC;
    sys_clk : in STD_LOGIC;
    sys_clk_gt : in STD_LOGIC;
    sys_reset : in STD_LOGIC;
    common_commands_in : in STD_LOGIC_VECTOR ( 25 downto 0 );
    pipe_rx_0_sigs : in STD_LOGIC_VECTOR ( 83 downto 0 );
    pipe_rx_1_sigs : in STD_LOGIC_VECTOR ( 83 downto 0 );
    pipe_rx_2_sigs : in STD_LOGIC_VECTOR ( 83 downto 0 );
    pipe_rx_3_sigs : in STD_LOGIC_VECTOR ( 83 downto 0 );
    pipe_rx_4_sigs : in STD_LOGIC_VECTOR ( 83 downto 0 );
    pipe_rx_5_sigs : in STD_LOGIC_VECTOR ( 83 downto 0 );
    pipe_rx_6_sigs : in STD_LOGIC_VECTOR ( 83 downto 0 );
    pipe_rx_7_sigs : in STD_LOGIC_VECTOR ( 83 downto 0 );
    common_commands_out : out STD_LOGIC_VECTOR ( 25 downto 0 );
    pipe_tx_0_sigs : out STD_LOGIC_VECTOR ( 83 downto 0 );
    pipe_tx_1_sigs : out STD_LOGIC_VECTOR ( 83 downto 0 );
    pipe_tx_2_sigs : out STD_LOGIC_VECTOR ( 83 downto 0 );
    pipe_tx_3_sigs : out STD_LOGIC_VECTOR ( 83 downto 0 );
    pipe_tx_4_sigs : out STD_LOGIC_VECTOR ( 83 downto 0 );
    pipe_tx_5_sigs : out STD_LOGIC_VECTOR ( 83 downto 0 );
    pipe_tx_6_sigs : out STD_LOGIC_VECTOR ( 83 downto 0 );
    pipe_tx_7_sigs : out STD_LOGIC_VECTOR ( 83 downto 0 );
    int_qpll1lock_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    int_qpll1outrefclk_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    int_qpll1outclk_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ext_qpll1refclk : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ext_qpll1pd : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ext_qpll1rate : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ext_qpll1reset : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ext_qpll1lock_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ext_qpll1outclk_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ext_qpll1outrefclk_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ext_ch_gt_drpclk : out STD_LOGIC;
    ext_ch_gt_drpaddr : in STD_LOGIC_VECTOR ( 71 downto 0 );
    ext_ch_gt_drpen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ext_ch_gt_drpwe : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ext_ch_gt_drpdi : in STD_LOGIC_VECTOR ( 127 downto 0 );
    ext_ch_gt_drprdy : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ext_ch_gt_drpdo : out STD_LOGIC_VECTOR ( 127 downto 0 );
    gt_pcieuserratedone : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_loopback : in STD_LOGIC_VECTOR ( 23 downto 0 );
    gt_txprbsforceerr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_txinhibit : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_txprbssel : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt_rxprbssel : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt_rxprbscntreset : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_txelecidle : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_txresetdone : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_rxresetdone : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_rxpmaresetdone : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_txphaligndone : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_txphinitdone : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_txdlysresetdone : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_rxphaligndone : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_rxdlysresetdone : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_rxsyncdone : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_eyescandataerror : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_rxprbserr : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_dmonitorout : out STD_LOGIC_VECTOR ( 135 downto 0 );
    gt_dmonfiforeset : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_dmonitorclk : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_rxcommadet : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_phystatus : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_rxvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_rxcdrlock : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_pcierateidle : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_pcieuserratestart : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_gtpowergood : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_cplllock : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_rxoutclk : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_rxrecclkout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_qpll1lock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt_rxstatus : out STD_LOGIC_VECTOR ( 23 downto 0 );
    gt_rxbufstatus : out STD_LOGIC_VECTOR ( 23 downto 0 );
    gt_bufgtdiv : out STD_LOGIC_VECTOR ( 8 downto 0 );
    phy_txeq_ctrl : out STD_LOGIC_VECTOR ( 15 downto 0 );
    phy_txeq_preset : out STD_LOGIC_VECTOR ( 31 downto 0 );
    phy_rst_fsm : out STD_LOGIC_VECTOR ( 3 downto 0 );
    phy_txeq_fsm : out STD_LOGIC_VECTOR ( 23 downto 0 );
    phy_rxeq_fsm : out STD_LOGIC_VECTOR ( 23 downto 0 );
    phy_rst_idle : out STD_LOGIC;
    phy_rrst_n : out STD_LOGIC;
    phy_prst_n : out STD_LOGIC;
    free_run_clock : in STD_LOGIC;
    bufgtce_out : in STD_LOGIC_VECTOR ( 23 downto 0 );
    bufgtcemask_out : in STD_LOGIC_VECTOR ( 23 downto 0 );
    bufgtdiv_out : in STD_LOGIC_VECTOR ( 71 downto 0 );
    bufgtreset_out : in STD_LOGIC_VECTOR ( 23 downto 0 );
    bufgtrstmask_out : in STD_LOGIC_VECTOR ( 23 downto 0 );
    cplllock_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dmonitorout_out : in STD_LOGIC_VECTOR ( 135 downto 0 );
    drpdo_out : in STD_LOGIC_VECTOR ( 127 downto 0 );
    drprdy_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    eyescandataerror_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gthtxn_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gthtxp_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gtpowergood_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pcierategen3_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pcierateidle_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pcierateqpllpd_out : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pcierateqpllreset_out : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pciesynctxsyncdone_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pcieusergen3rdy_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pcieuserphystatusrst_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pcieuserratestart_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pcsrsvdout_out : in STD_LOGIC_VECTOR ( 95 downto 0 );
    phystatus_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxbufstatus_out : in STD_LOGIC_VECTOR ( 23 downto 0 );
    rxbyteisaligned_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxbyterealign_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxcdrlock_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxclkcorcnt_out : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rxcommadet_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxctrl0_out : in STD_LOGIC_VECTOR ( 127 downto 0 );
    rxctrl1_out : in STD_LOGIC_VECTOR ( 127 downto 0 );
    rxctrl2_out : in STD_LOGIC_VECTOR ( 63 downto 0 );
    rxctrl3_out : in STD_LOGIC_VECTOR ( 63 downto 0 );
    rxdata_out : in STD_LOGIC_VECTOR ( 1023 downto 0 );
    rxdfeagchold_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfecfokhold_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfelfhold_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfekhhold_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap2hold_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap3hold_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap4hold_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap5hold_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap6hold_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap7hold_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap8hold_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap9hold_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap10hold_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap11hold_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap12hold_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap13hold_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap14hold_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfetap15hold_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfeuthold_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdfevphold_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxoshold_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxlpmgchold_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxlpmhfhold_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxlpmlfhold_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxlpmoshold_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdlysresetdone_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxelecidle_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxoutclk_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxphaligndone_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxpmaresetdone_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxprbserr_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxprbslocked_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxprgdivresetdone_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxratedone_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxresetdone_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxstatus_out : in STD_LOGIC_VECTOR ( 23 downto 0 );
    rxsyncdone_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxvalid_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdlysresetdone_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txoutclk_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txphaligndone_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txphinitdone_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txpmaresetdone_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txprgdivresetdone_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txresetdone_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txsyncout_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txsyncdone_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cpllpd_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cpllreset_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dmonfiforeset_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dmonitorclk_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    drpclk_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    drpaddr_in : out STD_LOGIC_VECTOR ( 71 downto 0 );
    drpdi_in : out STD_LOGIC_VECTOR ( 127 downto 0 );
    drpen_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    drpwe_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    eyescanreset_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gthrxn_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gthrxp_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gtrefclk0_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gtrxreset_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gttxreset_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gtwiz_reset_rx_done_in : out STD_LOGIC;
    gtwiz_reset_tx_done_in : out STD_LOGIC;
    gtwiz_userclk_rx_active_in : out STD_LOGIC;
    gtwiz_userclk_tx_active_in : out STD_LOGIC;
    gtwiz_userclk_tx_reset_in : out STD_LOGIC;
    loopback_in : out STD_LOGIC_VECTOR ( 23 downto 0 );
    pcieeqrxeqadaptdone_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pcierstidle_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pciersttxsyncstart_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pcieuserratedone_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pcsrsvdin_in : out STD_LOGIC_VECTOR ( 127 downto 0 );
    rx8b10ben_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxbufreset_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxcdrhold_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxcommadeten_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxlpmen_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxmcommaalignen_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxpcommaalignen_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxpd_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxpolarity_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxprbscntreset_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxprbssel_in : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rxprogdivreset_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxrate_in : out STD_LOGIC_VECTOR ( 23 downto 0 );
    rxratemode_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxslide_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxuserrdy_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxusrclk2_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxusrclk_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    tx8b10ben_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txctrl0_in : out STD_LOGIC_VECTOR ( 127 downto 0 );
    txctrl1_in : out STD_LOGIC_VECTOR ( 127 downto 0 );
    txctrl2_in : out STD_LOGIC_VECTOR ( 63 downto 0 );
    txdata_in : out STD_LOGIC_VECTOR ( 1023 downto 0 );
    txdeemph_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txdetectrx_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txdiffctrl_in : out STD_LOGIC_VECTOR ( 31 downto 0 );
    txdlybypass_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txdlyen_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txdlyhold_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txdlyovrden_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txdlysreset_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txdlyupdown_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txelecidle_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txinhibit_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txmaincursor_in : out STD_LOGIC_VECTOR ( 55 downto 0 );
    txmargin_in : out STD_LOGIC_VECTOR ( 23 downto 0 );
    txoutclksel_in : out STD_LOGIC_VECTOR ( 23 downto 0 );
    txpd_in : out STD_LOGIC_VECTOR ( 15 downto 0 );
    txphalign_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txphalignen_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txphdlypd_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txphdlyreset_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txphdlytstclk_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txphinit_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txphovrden_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txpostcursor_in : out STD_LOGIC_VECTOR ( 39 downto 0 );
    txprbsforceerr_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txprbssel_in : out STD_LOGIC_VECTOR ( 31 downto 0 );
    txprecursor_in : out STD_LOGIC_VECTOR ( 39 downto 0 );
    txprogdivreset_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txrate_in : out STD_LOGIC_VECTOR ( 23 downto 0 );
    txswing_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txsyncallin_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txsyncin_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txsyncmode_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txuserrdy_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txusrclk2_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txusrclk_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0clk_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0refclk_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll1clk_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll1refclk_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gtrefclk01_in : out STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll1pd_in : out STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll1reset_in : out STD_LOGIC_VECTOR ( 1 downto 0 );
    qpllrsvd2_in : out STD_LOGIC_VECTOR ( 9 downto 0 );
    qpllrsvd3_in : out STD_LOGIC_VECTOR ( 9 downto 0 );
    qpll1lock_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll1outclk_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll1outrefclk_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    conf_req_type : in STD_LOGIC_VECTOR ( 1 downto 0 );
    conf_req_reg_num : in STD_LOGIC_VECTOR ( 3 downto 0 );
    conf_req_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    conf_req_valid : in STD_LOGIC;
    conf_req_ready : out STD_LOGIC;
    conf_resp_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    conf_resp_valid : out STD_LOGIC;
    mcap_design_switch : out STD_LOGIC;
    mcap_eos_in : in STD_LOGIC;
    startup_cfgclk : out STD_LOGIC;
    startup_cfgmclk : out STD_LOGIC;
    startup_di : out STD_LOGIC_VECTOR ( 3 downto 0 );
    startup_eos : out STD_LOGIC;
    startup_preq : out STD_LOGIC;
    startup_do : in STD_LOGIC_VECTOR ( 3 downto 0 );
    startup_dts : in STD_LOGIC_VECTOR ( 3 downto 0 );
    startup_fcsbo : in STD_LOGIC;
    startup_fcsbts : in STD_LOGIC;
    startup_gsr : in STD_LOGIC;
    startup_gts : in STD_LOGIC;
    startup_keyclearb : in STD_LOGIC;
    startup_pack : in STD_LOGIC;
    startup_usrcclko : in STD_LOGIC;
    startup_usrcclkts : in STD_LOGIC;
    startup_usrdoneo : in STD_LOGIC;
    startup_usrdonets : in STD_LOGIC;
    cap_req : out STD_LOGIC;
    cap_gnt : in STD_LOGIC;
    cap_rel : in STD_LOGIC;
    pl_eq_reset_eieos_count : in STD_LOGIC;
    pl_gen2_upstream_prefer_deemph : in STD_LOGIC;
    pl_eq_in_progress : out STD_LOGIC;
    pl_eq_phase : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcie_perstn1_in : in STD_LOGIC;
    pcie_perstn0_out : out STD_LOGIC;
    pcie_perstn1_out : out STD_LOGIC;
    phy_rdy_out : out STD_LOGIC
  );
  attribute ACS_CAP_NEXTPTR : string;
  attribute ACS_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute ACS_EXT_CAP_ENABLE : string;
  attribute ACS_EXT_CAP_ENABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute ARI_CAP_ENABLE : string;
  attribute ARI_CAP_ENABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute AXISTEN_IF_CC_ALIGNMENT_MODE : string;
  attribute AXISTEN_IF_CC_ALIGNMENT_MODE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute AXISTEN_IF_CC_PARITY_CHK : string;
  attribute AXISTEN_IF_CC_PARITY_CHK of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute AXISTEN_IF_CQ_ALIGNMENT_MODE : string;
  attribute AXISTEN_IF_CQ_ALIGNMENT_MODE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute AXISTEN_IF_ENABLE_CLIENT_TAG : string;
  attribute AXISTEN_IF_ENABLE_CLIENT_TAG of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute AXISTEN_IF_ENABLE_MSG_ROUTE : string;
  attribute AXISTEN_IF_ENABLE_MSG_ROUTE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "20'b00000000000000000000";
  attribute AXISTEN_IF_ENABLE_RX_MSG_INTFC : string;
  attribute AXISTEN_IF_ENABLE_RX_MSG_INTFC of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute AXISTEN_IF_RC_ALIGNMENT_MODE : string;
  attribute AXISTEN_IF_RC_ALIGNMENT_MODE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute AXISTEN_IF_RC_STRADDLE : string;
  attribute AXISTEN_IF_RC_STRADDLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute AXISTEN_IF_RQ_ALIGNMENT_MODE : string;
  attribute AXISTEN_IF_RQ_ALIGNMENT_MODE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute AXISTEN_IF_RQ_PARITY_CHK : string;
  attribute AXISTEN_IF_RQ_PARITY_CHK of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute AXISTEN_IF_WIDTH : string;
  attribute AXISTEN_IF_WIDTH of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "2'b10";
  attribute BMD_PIO_MODE : string;
  attribute BMD_PIO_MODE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute CFG_CTL_IF : string;
  attribute CFG_CTL_IF of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "TRUE";
  attribute CFG_EXT_IF : string;
  attribute CFG_EXT_IF of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "TRUE";
  attribute CFG_FC_IF : string;
  attribute CFG_FC_IF of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "TRUE";
  attribute CFG_MGMT_IF : string;
  attribute CFG_MGMT_IF of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "TRUE";
  attribute CFG_STATUS_IF : string;
  attribute CFG_STATUS_IF of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "TRUE";
  attribute CFG_TX_MSG_IF : string;
  attribute CFG_TX_MSG_IF of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "TRUE";
  attribute COMPLETION_SPACE : string;
  attribute COMPLETION_SPACE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "16KB";
  attribute CORE_CLK_FREQ : integer;
  attribute CORE_CLK_FREQ of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 2;
  attribute CRM_CORE_CLK_FREQ_500 : string;
  attribute CRM_CORE_CLK_FREQ_500 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "TRUE";
  attribute CRM_USER_CLK_FREQ : string;
  attribute CRM_USER_CLK_FREQ of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "2'b10";
  attribute C_DATA_WIDTH : integer;
  attribute C_DATA_WIDTH of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 256;
  attribute DBG_DESCRAMBLE_EN : string;
  attribute DBG_DESCRAMBLE_EN of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute DEBUG_CFG_LOCAL_MGMT_REG_ACCESS_OVERRIDE : string;
  attribute DEBUG_CFG_LOCAL_MGMT_REG_ACCESS_OVERRIDE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute DEBUG_PL_DISABLE_EI_INFER_IN_L0 : string;
  attribute DEBUG_PL_DISABLE_EI_INFER_IN_L0 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS : string;
  attribute DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute DEDICATE_PERST : string;
  attribute DEDICATE_PERST of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute DEV_PORT_TYPE : integer;
  attribute DEV_PORT_TYPE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute DIS_GT_WIZARD : string;
  attribute DIS_GT_WIZARD of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute DNSTREAM_LINK_NUM : string;
  attribute DNSTREAM_LINK_NUM of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute ENABLE_AUTO_RXEQ : string;
  attribute ENABLE_AUTO_RXEQ of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute ENABLE_GT_V1_5 : string;
  attribute ENABLE_GT_V1_5 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute ENABLE_IBERT : string;
  attribute ENABLE_IBERT of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute ENABLE_JTAG_DBG : string;
  attribute ENABLE_JTAG_DBG of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute ENABLE_LTSSM_DBG : string;
  attribute ENABLE_LTSSM_DBG of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute EN_GT_SELECTION : string;
  attribute EN_GT_SELECTION of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute EXT_CH_GT_DRP : string;
  attribute EXT_CH_GT_DRP of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute EXT_PIPE_SIM : string;
  attribute EXT_PIPE_SIM of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute EXT_STARTUP_PRIMITIVE : string;
  attribute EXT_STARTUP_PRIMITIVE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute EXT_XVC_VSEC_ENABLE : string;
  attribute EXT_XVC_VSEC_ENABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute FREE_RUN_FREQ : integer;
  attribute FREE_RUN_FREQ of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute GEN_VALID_AT_WATCHDOG_CNT : string;
  attribute GEN_VALID_AT_WATCHDOG_CNT of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "20'b01000000000000000000";
  attribute GTWIZ_IN_CORE : integer;
  attribute GTWIZ_IN_CORE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 1;
  attribute GT_DRP_CLK_SRC : integer;
  attribute GT_DRP_CLK_SRC of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute GT_TX_PD : string;
  attribute GT_TX_PD of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute INS_LOSS_PROFILE : string;
  attribute INS_LOSS_PROFILE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "Add-in_Card";
  attribute INTERFACE_SPEED : string;
  attribute INTERFACE_SPEED of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "500MHZ";
  attribute KEEP_WIDTH : integer;
  attribute KEEP_WIDTH of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 8;
  attribute LL_ACK_TIMEOUT : string;
  attribute LL_ACK_TIMEOUT of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "9'b000000000";
  attribute LL_ACK_TIMEOUT_EN : string;
  attribute LL_ACK_TIMEOUT_EN of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute LL_ACK_TIMEOUT_FUNC : integer;
  attribute LL_ACK_TIMEOUT_FUNC of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute LL_CPL_FC_UPDATE_TIMER : string;
  attribute LL_CPL_FC_UPDATE_TIMER of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute LL_CPL_FC_UPDATE_TIMER_OVERRIDE : string;
  attribute LL_CPL_FC_UPDATE_TIMER_OVERRIDE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute LL_FC_UPDATE_TIMER : string;
  attribute LL_FC_UPDATE_TIMER of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute LL_FC_UPDATE_TIMER_OVERRIDE : string;
  attribute LL_FC_UPDATE_TIMER_OVERRIDE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute LL_NP_FC_UPDATE_TIMER : string;
  attribute LL_NP_FC_UPDATE_TIMER of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute LL_NP_FC_UPDATE_TIMER_OVERRIDE : string;
  attribute LL_NP_FC_UPDATE_TIMER_OVERRIDE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute LL_P_FC_UPDATE_TIMER : string;
  attribute LL_P_FC_UPDATE_TIMER of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute LL_P_FC_UPDATE_TIMER_OVERRIDE : string;
  attribute LL_P_FC_UPDATE_TIMER_OVERRIDE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute LL_REPLAY_TIMEOUT : string;
  attribute LL_REPLAY_TIMEOUT of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "9'b000000000";
  attribute LL_REPLAY_TIMEOUT_EN : string;
  attribute LL_REPLAY_TIMEOUT_EN of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute LL_REPLAY_TIMEOUT_FUNC : integer;
  attribute LL_REPLAY_TIMEOUT_FUNC of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute LTR_TX_MESSAGE_MINIMUM_INTERVAL : string;
  attribute LTR_TX_MESSAGE_MINIMUM_INTERVAL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "10'b0011111010";
  attribute LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE : string;
  attribute LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute LTR_TX_MESSAGE_ON_LTR_ENABLE : string;
  attribute LTR_TX_MESSAGE_ON_LTR_ENABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute MAX_WATCHDOG_CNT : string;
  attribute MAX_WATCHDOG_CNT of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "20'b01001111111111111111";
  attribute MCAP_CAP_NEXTPTR : string;
  attribute MCAP_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute MCAP_CONFIGURE_OVERRIDE : string;
  attribute MCAP_CONFIGURE_OVERRIDE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute MCAP_ENABLE : string;
  attribute MCAP_ENABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute MCAP_ENABLEMENT : string;
  attribute MCAP_ENABLEMENT of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "NONE";
  attribute MCAP_EOS_DESIGN_SWITCH : string;
  attribute MCAP_EOS_DESIGN_SWITCH of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute MCAP_FPGA_BITSTREAM_VERSION : string;
  attribute MCAP_FPGA_BITSTREAM_VERSION of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "32'b00000000000000000000000000000000";
  attribute MCAP_GATE_IO_ENABLE_DESIGN_SWITCH : string;
  attribute MCAP_GATE_IO_ENABLE_DESIGN_SWITCH of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH : string;
  attribute MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute MCAP_INPUT_GATE_DESIGN_SWITCH : string;
  attribute MCAP_INPUT_GATE_DESIGN_SWITCH of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute MCAP_INTERRUPT_ON_MCAP_EOS : string;
  attribute MCAP_INTERRUPT_ON_MCAP_EOS of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute MCAP_INTERRUPT_ON_MCAP_ERROR : string;
  attribute MCAP_INTERRUPT_ON_MCAP_ERROR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute MCAP_VSEC_ID : string;
  attribute MCAP_VSEC_ID of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "16'b0000000000000001";
  attribute MCAP_VSEC_LEN : string;
  attribute MCAP_VSEC_LEN of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000101100";
  attribute MCAP_VSEC_REV : string;
  attribute MCAP_VSEC_REV of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0000";
  attribute MSIX_EN : string;
  attribute MSIX_EN of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "TRUE";
  attribute MSI_EN : string;
  attribute MSI_EN of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute MULT_PF_DES : string;
  attribute MULT_PF_DES of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "TRUE";
  attribute NO_DECODE_LOGIC : string;
  attribute NO_DECODE_LOGIC of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "pcie3_ultrascale_7038_pcie3_uscale_core_top";
  attribute PCIE3_DRP : string;
  attribute PCIE3_DRP of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PCIE_CHAN_BOND : integer;
  attribute PCIE_CHAN_BOND of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute PCIE_CHAN_BOND_EN : string;
  attribute PCIE_CHAN_BOND_EN of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PCIE_CONFIGURATION : string;
  attribute PCIE_CONFIGURATION of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PCIE_EXT_CLK : string;
  attribute PCIE_EXT_CLK of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PCIE_FAST_CONFIG : string;
  attribute PCIE_FAST_CONFIG of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "NONE";
  attribute PCIE_GT_DEVICE : string;
  attribute PCIE_GT_DEVICE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "GTH";
  attribute PCIE_LINK_SPEED : integer;
  attribute PCIE_LINK_SPEED of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 3;
  attribute PCIE_LPM_DFE : string;
  attribute PCIE_LPM_DFE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "LPM";
  attribute PCIE_TXBUF_EN : string;
  attribute PCIE_TXBUF_EN of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PCIE_USE_MODE : string;
  attribute PCIE_USE_MODE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "2.0";
  attribute PER_FUNC_STATUS_IF : string;
  attribute PER_FUNC_STATUS_IF of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "TRUE";
  attribute PF0_AER_CAP_ECRC_CHECK_CAPABLE : string;
  attribute PF0_AER_CAP_ECRC_CHECK_CAPABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF0_AER_CAP_ECRC_GEN_CAPABLE : string;
  attribute PF0_AER_CAP_ECRC_GEN_CAPABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF0_AER_CAP_NEXTPTR : string;
  attribute PF0_AER_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b001100000000";
  attribute PF0_ARI_CAP_NEXTPTR : string;
  attribute PF0_ARI_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF0_ARI_CAP_NEXT_FUNC : string;
  attribute PF0_ARI_CAP_NEXT_FUNC of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF0_ARI_CAP_VER : string;
  attribute PF0_ARI_CAP_VER of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0001";
  attribute PF0_BAR0_APERTURE_SIZE : string;
  attribute PF0_BAR0_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00001101";
  attribute PF0_BAR0_CONTROL : string;
  attribute PF0_BAR0_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0100";
  attribute PF0_BAR1_APERTURE_SIZE : string;
  attribute PF0_BAR1_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00001101";
  attribute PF0_BAR1_CONTROL : string;
  attribute PF0_BAR1_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0100";
  attribute PF0_BAR2_APERTURE_SIZE : string;
  attribute PF0_BAR2_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00001101";
  attribute PF0_BAR2_CONTROL : string;
  attribute PF0_BAR2_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0100";
  attribute PF0_BAR3_APERTURE_SIZE : string;
  attribute PF0_BAR3_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF0_BAR3_CONTROL : string;
  attribute PF0_BAR3_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF0_BAR4_APERTURE_SIZE : string;
  attribute PF0_BAR4_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF0_BAR4_CONTROL : string;
  attribute PF0_BAR4_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF0_BAR5_APERTURE_SIZE : string;
  attribute PF0_BAR5_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF0_BAR5_CONTROL : string;
  attribute PF0_BAR5_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF0_BIST_REGISTER : string;
  attribute PF0_BIST_REGISTER of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF0_CAPABILITY_POINTER : string;
  attribute PF0_CAPABILITY_POINTER of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b10000000";
  attribute PF0_CLASS_CODE : string;
  attribute PF0_CLASS_CODE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "24'b000001111000000000000000";
  attribute PF0_DEVICE_ID : string;
  attribute PF0_DEVICE_ID of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "16'b0111000000111000";
  attribute PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT : string;
  attribute PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT : string;
  attribute PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT : string;
  attribute PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF0_DEV_CAP2_ARI_FORWARD_ENABLE : string;
  attribute PF0_DEV_CAP2_ARI_FORWARD_ENABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE : string;
  attribute PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "TRUE";
  attribute PF0_DEV_CAP2_LTR_SUPPORT : string;
  attribute PF0_DEV_CAP2_LTR_SUPPORT of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF0_DEV_CAP2_OBFF_SUPPORT : string;
  attribute PF0_DEV_CAP2_OBFF_SUPPORT of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT : string;
  attribute PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF0_DEV_CAP_ENDPOINT_L0S_LATENCY : integer;
  attribute PF0_DEV_CAP_ENDPOINT_L0S_LATENCY of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute PF0_DEV_CAP_ENDPOINT_L1_LATENCY : integer;
  attribute PF0_DEV_CAP_ENDPOINT_L1_LATENCY of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute PF0_DEV_CAP_EXT_TAG_SUPPORTED : string;
  attribute PF0_DEV_CAP_EXT_TAG_SUPPORTED of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE : string;
  attribute PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF0_DEV_CAP_MAX_PAYLOAD_SIZE : string;
  attribute PF0_DEV_CAP_MAX_PAYLOAD_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0011";
  attribute PF0_DPA_CAP_NEXTPTR : string;
  attribute PF0_DPA_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b001100000000";
  attribute PF0_DPA_CAP_SUB_STATE_CONTROL : string;
  attribute PF0_DPA_CAP_SUB_STATE_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "5'b00000";
  attribute PF0_DPA_CAP_SUB_STATE_CONTROL_EN : string;
  attribute PF0_DPA_CAP_SUB_STATE_CONTROL_EN of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "TRUE";
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 : string;
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 : string;
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 : string;
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 : string;
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 : string;
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 : string;
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 : string;
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 : string;
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF0_DPA_CAP_VER : string;
  attribute PF0_DPA_CAP_VER of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0001";
  attribute PF0_DSN_CAP_NEXTPTR : string;
  attribute PF0_DSN_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b001100000000";
  attribute PF0_EXPANSION_ROM_APERTURE_SIZE : string;
  attribute PF0_EXPANSION_ROM_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF0_EXPANSION_ROM_ENABLE : string;
  attribute PF0_EXPANSION_ROM_ENABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF0_INTERRUPT_LINE : string;
  attribute PF0_INTERRUPT_LINE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF0_INTERRUPT_PIN : string;
  attribute PF0_INTERRUPT_PIN of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF0_LINK_CAP_ASPM_SUPPORT : integer;
  attribute PF0_LINK_CAP_ASPM_SUPPORT of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 : integer;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 7;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 : integer;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 7;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 : integer;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 7;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 : integer;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 7;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 : integer;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 7;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 : integer;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 7;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 : integer;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 7;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 : integer;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 7;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 : integer;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 7;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 : integer;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 7;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 : integer;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 7;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 : integer;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 7;
  attribute PF0_LINK_STATUS_SLOT_CLOCK_CONFIG : string;
  attribute PF0_LINK_STATUS_SLOT_CLOCK_CONFIG of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "TRUE";
  attribute PF0_LTR_CAP_MAX_NOSNOOP_LAT : string;
  attribute PF0_LTR_CAP_MAX_NOSNOOP_LAT of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "10'b0000000000";
  attribute PF0_LTR_CAP_MAX_SNOOP_LAT : string;
  attribute PF0_LTR_CAP_MAX_SNOOP_LAT of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "10'b0000000000";
  attribute PF0_LTR_CAP_NEXTPTR : string;
  attribute PF0_LTR_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b001100000000";
  attribute PF0_LTR_CAP_VER : string;
  attribute PF0_LTR_CAP_VER of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0001";
  attribute PF0_MSIX_CAP_NEXTPTR : string;
  attribute PF0_MSIX_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b11000000";
  attribute PF0_MSIX_CAP_PBA_BIR : integer;
  attribute PF0_MSIX_CAP_PBA_BIR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 1;
  attribute PF0_MSIX_CAP_PBA_OFFSET : integer;
  attribute PF0_MSIX_CAP_PBA_OFFSET of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 1024;
  attribute PF0_MSIX_CAP_TABLE_BIR : integer;
  attribute PF0_MSIX_CAP_TABLE_BIR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 1;
  attribute PF0_MSIX_CAP_TABLE_OFFSET : integer;
  attribute PF0_MSIX_CAP_TABLE_OFFSET of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute PF0_MSIX_CAP_TABLE_SIZE : string;
  attribute PF0_MSIX_CAP_TABLE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000111";
  attribute PF0_MSI_CAP_MULTIMSGCAP : integer;
  attribute PF0_MSI_CAP_MULTIMSGCAP of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute PF0_MSI_CAP_NEXTPTR : string;
  attribute PF0_MSI_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF0_MSI_CAP_PERVECMASKCAP : string;
  attribute PF0_MSI_CAP_PERVECMASKCAP of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF0_PB_CAP_DATA_REG_D0 : integer;
  attribute PF0_PB_CAP_DATA_REG_D0 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute PF0_PB_CAP_DATA_REG_D0_SUSTAINED : integer;
  attribute PF0_PB_CAP_DATA_REG_D0_SUSTAINED of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute PF0_PB_CAP_DATA_REG_D1 : integer;
  attribute PF0_PB_CAP_DATA_REG_D1 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute PF0_PB_CAP_DATA_REG_D3HOT : integer;
  attribute PF0_PB_CAP_DATA_REG_D3HOT of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute PF0_PB_CAP_NEXTPTR : string;
  attribute PF0_PB_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b001001110100";
  attribute PF0_PB_CAP_SYSTEM_ALLOCATED : string;
  attribute PF0_PB_CAP_SYSTEM_ALLOCATED of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF0_PB_CAP_VER : string;
  attribute PF0_PB_CAP_VER of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0001";
  attribute PF0_PM_CAP_ID : string;
  attribute PF0_PM_CAP_ID of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000001";
  attribute PF0_PM_CAP_NEXTPTR : string;
  attribute PF0_PM_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b10110000";
  attribute PF0_PM_CAP_PMESUPPORT_D0 : string;
  attribute PF0_PM_CAP_PMESUPPORT_D0 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF0_PM_CAP_PMESUPPORT_D1 : string;
  attribute PF0_PM_CAP_PMESUPPORT_D1 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF0_PM_CAP_PMESUPPORT_D3HOT : string;
  attribute PF0_PM_CAP_PMESUPPORT_D3HOT of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF0_PM_CAP_SUPP_D1_STATE : string;
  attribute PF0_PM_CAP_SUPP_D1_STATE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF0_PM_CAP_VER_ID : string;
  attribute PF0_PM_CAP_VER_ID of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b011";
  attribute PF0_PM_CSR_NOSOFTRESET : string;
  attribute PF0_PM_CSR_NOSOFTRESET of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "TRUE";
  attribute PF0_RBAR_CAP_ENABLE : string;
  attribute PF0_RBAR_CAP_ENABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF0_RBAR_CAP_NEXTPTR : string;
  attribute PF0_RBAR_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b001100000000";
  attribute PF0_RBAR_CAP_SIZE0 : string;
  attribute PF0_RBAR_CAP_SIZE0 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "20'b00000000000000000000";
  attribute PF0_RBAR_CAP_SIZE1 : string;
  attribute PF0_RBAR_CAP_SIZE1 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "20'b00000000000000000000";
  attribute PF0_RBAR_CAP_SIZE2 : string;
  attribute PF0_RBAR_CAP_SIZE2 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "20'b00000000000000000000";
  attribute PF0_RBAR_CAP_VER : string;
  attribute PF0_RBAR_CAP_VER of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0001";
  attribute PF0_RBAR_CONTROL_INDEX0 : string;
  attribute PF0_RBAR_CONTROL_INDEX0 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF0_RBAR_CONTROL_INDEX1 : string;
  attribute PF0_RBAR_CONTROL_INDEX1 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF0_RBAR_CONTROL_INDEX2 : string;
  attribute PF0_RBAR_CONTROL_INDEX2 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF0_RBAR_CONTROL_SIZE0 : string;
  attribute PF0_RBAR_CONTROL_SIZE0 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "5'b00000";
  attribute PF0_RBAR_CONTROL_SIZE1 : string;
  attribute PF0_RBAR_CONTROL_SIZE1 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "5'b00000";
  attribute PF0_RBAR_CONTROL_SIZE2 : string;
  attribute PF0_RBAR_CONTROL_SIZE2 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "5'b00000";
  attribute PF0_RBAR_NUM : string;
  attribute PF0_RBAR_NUM of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b001";
  attribute PF0_REVISION_ID : string;
  attribute PF0_REVISION_ID of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF0_SECONDARY_PCIE_CAP_NEXTPTR : string;
  attribute PF0_SECONDARY_PCIE_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF0_SRIOV_BAR0_APERTURE_SIZE : string;
  attribute PF0_SRIOV_BAR0_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF0_SRIOV_BAR0_CONTROL : string;
  attribute PF0_SRIOV_BAR0_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF0_SRIOV_BAR1_APERTURE_SIZE : string;
  attribute PF0_SRIOV_BAR1_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF0_SRIOV_BAR1_CONTROL : string;
  attribute PF0_SRIOV_BAR1_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF0_SRIOV_BAR2_APERTURE_SIZE : string;
  attribute PF0_SRIOV_BAR2_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF0_SRIOV_BAR2_CONTROL : string;
  attribute PF0_SRIOV_BAR2_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF0_SRIOV_BAR3_APERTURE_SIZE : string;
  attribute PF0_SRIOV_BAR3_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF0_SRIOV_BAR3_CONTROL : string;
  attribute PF0_SRIOV_BAR3_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF0_SRIOV_BAR4_APERTURE_SIZE : string;
  attribute PF0_SRIOV_BAR4_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF0_SRIOV_BAR4_CONTROL : string;
  attribute PF0_SRIOV_BAR4_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF0_SRIOV_BAR5_APERTURE_SIZE : string;
  attribute PF0_SRIOV_BAR5_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF0_SRIOV_BAR5_CONTROL : string;
  attribute PF0_SRIOV_BAR5_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF0_SRIOV_CAP_INITIAL_VF : string;
  attribute PF0_SRIOV_CAP_INITIAL_VF of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute PF0_SRIOV_CAP_NEXTPTR : string;
  attribute PF0_SRIOV_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b001100000000";
  attribute PF0_SRIOV_CAP_TOTAL_VF : string;
  attribute PF0_SRIOV_CAP_TOTAL_VF of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute PF0_SRIOV_CAP_VER : string;
  attribute PF0_SRIOV_CAP_VER of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF0_SRIOV_FIRST_VF_OFFSET : string;
  attribute PF0_SRIOV_FIRST_VF_OFFSET of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute PF0_SRIOV_FUNC_DEP_LINK : string;
  attribute PF0_SRIOV_FUNC_DEP_LINK of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute PF0_SRIOV_SUPPORTED_PAGE_SIZE : integer;
  attribute PF0_SRIOV_SUPPORTED_PAGE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 1363;
  attribute PF0_SRIOV_VF_DEVICE_ID : string;
  attribute PF0_SRIOV_VF_DEVICE_ID of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute PF0_SUBSYSTEM_ID : string;
  attribute PF0_SUBSYSTEM_ID of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "16'b0000000000111000";
  attribute PF0_SUBSYSTEM_VENDOR_ID : string;
  attribute PF0_SUBSYSTEM_VENDOR_ID of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "16'b0001000011101110";
  attribute PF0_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute PF0_TPHR_CAP_DEV_SPECIFIC_MODE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF0_TPHR_CAP_ENABLE : string;
  attribute PF0_TPHR_CAP_ENABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF0_TPHR_CAP_INT_VEC_MODE : string;
  attribute PF0_TPHR_CAP_INT_VEC_MODE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "TRUE";
  attribute PF0_TPHR_CAP_NEXTPTR : string;
  attribute PF0_TPHR_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b001100000000";
  attribute PF0_TPHR_CAP_ST_MODE_SEL : string;
  attribute PF0_TPHR_CAP_ST_MODE_SEL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0010";
  attribute PF0_TPHR_CAP_ST_TABLE_LOC : string;
  attribute PF0_TPHR_CAP_ST_TABLE_LOC of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0010";
  attribute PF0_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute PF0_TPHR_CAP_ST_TABLE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF0_TPHR_CAP_VER : string;
  attribute PF0_TPHR_CAP_VER of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0001";
  attribute PF0_VC_CAP_ENABLE : string;
  attribute PF0_VC_CAP_ENABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF0_VC_CAP_NEXTPTR : string;
  attribute PF0_VC_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF0_VC_CAP_VER : string;
  attribute PF0_VC_CAP_VER of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0001";
  attribute PF0_VENDOR_ID : string;
  attribute PF0_VENDOR_ID of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "16'b0001000011101110";
  attribute PF1_AER_CAP_ECRC_CHECK_CAPABLE : string;
  attribute PF1_AER_CAP_ECRC_CHECK_CAPABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF1_AER_CAP_ECRC_GEN_CAPABLE : string;
  attribute PF1_AER_CAP_ECRC_GEN_CAPABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF1_AER_CAP_NEXTPTR : string;
  attribute PF1_AER_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF1_ARI_CAP_NEXTPTR : string;
  attribute PF1_ARI_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF1_ARI_CAP_NEXT_FUNC : string;
  attribute PF1_ARI_CAP_NEXT_FUNC of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_BAR0_APERTURE_SIZE : string;
  attribute PF1_BAR0_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_BAR0_CONTROL : string;
  attribute PF1_BAR0_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF1_BAR1_APERTURE_SIZE : string;
  attribute PF1_BAR1_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_BAR1_CONTROL : string;
  attribute PF1_BAR1_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF1_BAR2_APERTURE_SIZE : string;
  attribute PF1_BAR2_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_BAR2_CONTROL : string;
  attribute PF1_BAR2_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF1_BAR3_APERTURE_SIZE : string;
  attribute PF1_BAR3_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_BAR3_CONTROL : string;
  attribute PF1_BAR3_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF1_BAR4_APERTURE_SIZE : string;
  attribute PF1_BAR4_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_BAR4_CONTROL : string;
  attribute PF1_BAR4_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF1_BAR5_APERTURE_SIZE : string;
  attribute PF1_BAR5_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_BAR5_CONTROL : string;
  attribute PF1_BAR5_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF1_BIST_REGISTER : string;
  attribute PF1_BIST_REGISTER of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_CAPABILITY_POINTER : string;
  attribute PF1_CAPABILITY_POINTER of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b10000000";
  attribute PF1_CLASS_CODE : string;
  attribute PF1_CLASS_CODE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "24'b000001011000000000000000";
  attribute PF1_DEVICE_ID : string;
  attribute PF1_DEVICE_ID of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "16'b1000000000010001";
  attribute PF1_DEV_CAP_MAX_PAYLOAD_SIZE : string;
  attribute PF1_DEV_CAP_MAX_PAYLOAD_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0010";
  attribute PF1_DPA_CAP_NEXTPTR : string;
  attribute PF1_DPA_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF1_DPA_CAP_SUB_STATE_CONTROL : string;
  attribute PF1_DPA_CAP_SUB_STATE_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "5'b00000";
  attribute PF1_DPA_CAP_SUB_STATE_CONTROL_EN : string;
  attribute PF1_DPA_CAP_SUB_STATE_CONTROL_EN of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "TRUE";
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 : string;
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 : string;
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 : string;
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 : string;
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 : string;
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 : string;
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 : string;
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 : string;
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_DPA_CAP_VER : string;
  attribute PF1_DPA_CAP_VER of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0001";
  attribute PF1_DSN_CAP_NEXTPTR : string;
  attribute PF1_DSN_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF1_EXPANSION_ROM_APERTURE_SIZE : string;
  attribute PF1_EXPANSION_ROM_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_EXPANSION_ROM_ENABLE : string;
  attribute PF1_EXPANSION_ROM_ENABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF1_INTERRUPT_LINE : string;
  attribute PF1_INTERRUPT_LINE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_INTERRUPT_PIN : string;
  attribute PF1_INTERRUPT_PIN of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF1_MSIX_CAP_NEXTPTR : string;
  attribute PF1_MSIX_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_MSIX_CAP_PBA_BIR : integer;
  attribute PF1_MSIX_CAP_PBA_BIR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute PF1_MSIX_CAP_PBA_OFFSET : integer;
  attribute PF1_MSIX_CAP_PBA_OFFSET of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute PF1_MSIX_CAP_TABLE_BIR : integer;
  attribute PF1_MSIX_CAP_TABLE_BIR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute PF1_MSIX_CAP_TABLE_OFFSET : integer;
  attribute PF1_MSIX_CAP_TABLE_OFFSET of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute PF1_MSIX_CAP_TABLE_SIZE : string;
  attribute PF1_MSIX_CAP_TABLE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF1_MSI_CAP_MULTIMSGCAP : integer;
  attribute PF1_MSI_CAP_MULTIMSGCAP of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute PF1_MSI_CAP_NEXTPTR : string;
  attribute PF1_MSI_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_MSI_CAP_PERVECMASKCAP : string;
  attribute PF1_MSI_CAP_PERVECMASKCAP of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF1_PB_CAP_DATA_REG_D0 : integer;
  attribute PF1_PB_CAP_DATA_REG_D0 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute PF1_PB_CAP_DATA_REG_D0_SUSTAINED : integer;
  attribute PF1_PB_CAP_DATA_REG_D0_SUSTAINED of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute PF1_PB_CAP_DATA_REG_D1 : integer;
  attribute PF1_PB_CAP_DATA_REG_D1 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute PF1_PB_CAP_DATA_REG_D3HOT : integer;
  attribute PF1_PB_CAP_DATA_REG_D3HOT of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute PF1_PB_CAP_NEXTPTR : string;
  attribute PF1_PB_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF1_PB_CAP_SYSTEM_ALLOCATED : string;
  attribute PF1_PB_CAP_SYSTEM_ALLOCATED of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF1_PB_CAP_VER : string;
  attribute PF1_PB_CAP_VER of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0001";
  attribute PF1_PM_CAP_ID : string;
  attribute PF1_PM_CAP_ID of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000001";
  attribute PF1_PM_CAP_NEXTPTR : string;
  attribute PF1_PM_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_PM_CAP_VER_ID : string;
  attribute PF1_PM_CAP_VER_ID of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b011";
  attribute PF1_RBAR_CAP_ENABLE : string;
  attribute PF1_RBAR_CAP_ENABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF1_RBAR_CAP_NEXTPTR : string;
  attribute PF1_RBAR_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF1_RBAR_CAP_SIZE0 : string;
  attribute PF1_RBAR_CAP_SIZE0 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "20'b00000000000000000000";
  attribute PF1_RBAR_CAP_SIZE1 : string;
  attribute PF1_RBAR_CAP_SIZE1 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "20'b00000000000000000000";
  attribute PF1_RBAR_CAP_SIZE2 : string;
  attribute PF1_RBAR_CAP_SIZE2 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "20'b00000000000000000000";
  attribute PF1_RBAR_CAP_VER : string;
  attribute PF1_RBAR_CAP_VER of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0001";
  attribute PF1_RBAR_CONTROL_INDEX0 : string;
  attribute PF1_RBAR_CONTROL_INDEX0 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF1_RBAR_CONTROL_INDEX1 : string;
  attribute PF1_RBAR_CONTROL_INDEX1 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF1_RBAR_CONTROL_INDEX2 : string;
  attribute PF1_RBAR_CONTROL_INDEX2 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF1_RBAR_CONTROL_SIZE0 : string;
  attribute PF1_RBAR_CONTROL_SIZE0 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "5'b00000";
  attribute PF1_RBAR_CONTROL_SIZE1 : string;
  attribute PF1_RBAR_CONTROL_SIZE1 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "5'b00000";
  attribute PF1_RBAR_CONTROL_SIZE2 : string;
  attribute PF1_RBAR_CONTROL_SIZE2 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "5'b00000";
  attribute PF1_RBAR_NUM : string;
  attribute PF1_RBAR_NUM of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b001";
  attribute PF1_REVISION_ID : string;
  attribute PF1_REVISION_ID of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_SRIOV_BAR0_APERTURE_SIZE : string;
  attribute PF1_SRIOV_BAR0_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_SRIOV_BAR0_CONTROL : string;
  attribute PF1_SRIOV_BAR0_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF1_SRIOV_BAR1_APERTURE_SIZE : string;
  attribute PF1_SRIOV_BAR1_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_SRIOV_BAR1_CONTROL : string;
  attribute PF1_SRIOV_BAR1_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF1_SRIOV_BAR2_APERTURE_SIZE : string;
  attribute PF1_SRIOV_BAR2_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_SRIOV_BAR2_CONTROL : string;
  attribute PF1_SRIOV_BAR2_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF1_SRIOV_BAR3_APERTURE_SIZE : string;
  attribute PF1_SRIOV_BAR3_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_SRIOV_BAR3_CONTROL : string;
  attribute PF1_SRIOV_BAR3_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF1_SRIOV_BAR4_APERTURE_SIZE : string;
  attribute PF1_SRIOV_BAR4_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_SRIOV_BAR4_CONTROL : string;
  attribute PF1_SRIOV_BAR4_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF1_SRIOV_BAR5_APERTURE_SIZE : string;
  attribute PF1_SRIOV_BAR5_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF1_SRIOV_BAR5_CONTROL : string;
  attribute PF1_SRIOV_BAR5_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF1_SRIOV_CAP_INITIAL_VF : string;
  attribute PF1_SRIOV_CAP_INITIAL_VF of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute PF1_SRIOV_CAP_NEXTPTR : string;
  attribute PF1_SRIOV_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF1_SRIOV_CAP_TOTAL_VF : string;
  attribute PF1_SRIOV_CAP_TOTAL_VF of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute PF1_SRIOV_CAP_VER : string;
  attribute PF1_SRIOV_CAP_VER of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF1_SRIOV_FIRST_VF_OFFSET : string;
  attribute PF1_SRIOV_FIRST_VF_OFFSET of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute PF1_SRIOV_FUNC_DEP_LINK : string;
  attribute PF1_SRIOV_FUNC_DEP_LINK of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "16'b0000000000000001";
  attribute PF1_SRIOV_SUPPORTED_PAGE_SIZE : integer;
  attribute PF1_SRIOV_SUPPORTED_PAGE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 1363;
  attribute PF1_SRIOV_VF_DEVICE_ID : string;
  attribute PF1_SRIOV_VF_DEVICE_ID of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute PF1_SUBSYSTEM_ID : string;
  attribute PF1_SUBSYSTEM_ID of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "16'b0000000000000111";
  attribute PF1_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute PF1_TPHR_CAP_DEV_SPECIFIC_MODE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "TRUE";
  attribute PF1_TPHR_CAP_ENABLE : string;
  attribute PF1_TPHR_CAP_ENABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF1_TPHR_CAP_INT_VEC_MODE : string;
  attribute PF1_TPHR_CAP_INT_VEC_MODE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF1_TPHR_CAP_NEXTPTR : string;
  attribute PF1_TPHR_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF1_TPHR_CAP_ST_MODE_SEL : string;
  attribute PF1_TPHR_CAP_ST_MODE_SEL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF1_TPHR_CAP_ST_TABLE_LOC : string;
  attribute PF1_TPHR_CAP_ST_TABLE_LOC of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0000";
  attribute PF1_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute PF1_TPHR_CAP_ST_TABLE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF1_TPHR_CAP_VER : string;
  attribute PF1_TPHR_CAP_VER of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0001";
  attribute PF2_AER_CAP_ECRC_CHECK_CAPABLE : string;
  attribute PF2_AER_CAP_ECRC_CHECK_CAPABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF2_AER_CAP_ECRC_GEN_CAPABLE : string;
  attribute PF2_AER_CAP_ECRC_GEN_CAPABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF2_AER_CAP_NEXTPTR : string;
  attribute PF2_AER_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF2_ARI_CAP_NEXTPTR : string;
  attribute PF2_ARI_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF2_ARI_CAP_NEXT_FUNC : string;
  attribute PF2_ARI_CAP_NEXT_FUNC of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF2_BAR0_APERTURE_SIZE : string;
  attribute PF2_BAR0_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "6'b000011";
  attribute PF2_BAR0_CONTROL : string;
  attribute PF2_BAR0_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b100";
  attribute PF2_BAR1_APERTURE_SIZE : string;
  attribute PF2_BAR1_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "6'b000000";
  attribute PF2_BAR1_CONTROL : string;
  attribute PF2_BAR1_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF2_BAR2_APERTURE_SIZE : string;
  attribute PF2_BAR2_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "5'b00011";
  attribute PF2_BAR2_CONTROL : string;
  attribute PF2_BAR2_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b100";
  attribute PF2_BAR3_APERTURE_SIZE : string;
  attribute PF2_BAR3_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "5'b00011";
  attribute PF2_BAR3_CONTROL : string;
  attribute PF2_BAR3_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF2_BAR4_APERTURE_SIZE : string;
  attribute PF2_BAR4_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "5'b00011";
  attribute PF2_BAR4_CONTROL : string;
  attribute PF2_BAR4_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b100";
  attribute PF2_BAR5_APERTURE_SIZE : string;
  attribute PF2_BAR5_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "5'b00011";
  attribute PF2_BAR5_CONTROL : string;
  attribute PF2_BAR5_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF2_BIST_REGISTER : string;
  attribute PF2_BIST_REGISTER of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF2_CAPABILITY_POINTER : string;
  attribute PF2_CAPABILITY_POINTER of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b01010000";
  attribute PF2_CLASS_CODE : string;
  attribute PF2_CLASS_CODE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "24'b000000000000000000000000";
  attribute PF2_DEVICE_ID : string;
  attribute PF2_DEVICE_ID of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute PF2_DEV_CAP_MAX_PAYLOAD_SIZE : string;
  attribute PF2_DEV_CAP_MAX_PAYLOAD_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b011";
  attribute PF2_DPA_CAP_NEXTPTR : string;
  attribute PF2_DPA_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF2_DPA_CAP_SUB_STATE_CONTROL : string;
  attribute PF2_DPA_CAP_SUB_STATE_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "5'b00000";
  attribute PF2_DPA_CAP_SUB_STATE_CONTROL_EN : string;
  attribute PF2_DPA_CAP_SUB_STATE_CONTROL_EN of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "TRUE";
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 : string;
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 : string;
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 : string;
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 : string;
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 : string;
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 : string;
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 : string;
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 : string;
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF2_DPA_CAP_VER : string;
  attribute PF2_DPA_CAP_VER of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0001";
  attribute PF2_DSN_CAP_NEXTPTR : string;
  attribute PF2_DSN_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000100001100";
  attribute PF2_EXPANSION_ROM_APERTURE_SIZE : string;
  attribute PF2_EXPANSION_ROM_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "5'b00011";
  attribute PF2_EXPANSION_ROM_ENABLE : string;
  attribute PF2_EXPANSION_ROM_ENABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF2_INTERRUPT_LINE : string;
  attribute PF2_INTERRUPT_LINE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF2_INTERRUPT_PIN : string;
  attribute PF2_INTERRUPT_PIN of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b001";
  attribute PF2_MSIX_CAP_NEXTPTR : string;
  attribute PF2_MSIX_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF2_MSIX_CAP_PBA_BIR : integer;
  attribute PF2_MSIX_CAP_PBA_BIR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute PF2_MSIX_CAP_PBA_OFFSET : string;
  attribute PF2_MSIX_CAP_PBA_OFFSET of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "29'b00000000000000000000001010000";
  attribute PF2_MSIX_CAP_TABLE_BIR : integer;
  attribute PF2_MSIX_CAP_TABLE_BIR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute PF2_MSIX_CAP_TABLE_OFFSET : string;
  attribute PF2_MSIX_CAP_TABLE_OFFSET of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "29'b00000000000000000000001000000";
  attribute PF2_MSIX_CAP_TABLE_SIZE : string;
  attribute PF2_MSIX_CAP_TABLE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "11'b00000000000";
  attribute PF2_MSI_CAP_MULTIMSGCAP : integer;
  attribute PF2_MSI_CAP_MULTIMSGCAP of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute PF2_MSI_CAP_NEXTPTR : string;
  attribute PF2_MSI_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF2_MSI_CAP_PERVECMASKCAP : string;
  attribute PF2_MSI_CAP_PERVECMASKCAP of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF2_PB_CAP_DATA_REG_D0 : integer;
  attribute PF2_PB_CAP_DATA_REG_D0 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute PF2_PB_CAP_DATA_REG_D0_SUSTAINED : integer;
  attribute PF2_PB_CAP_DATA_REG_D0_SUSTAINED of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute PF2_PB_CAP_DATA_REG_D1 : integer;
  attribute PF2_PB_CAP_DATA_REG_D1 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute PF2_PB_CAP_DATA_REG_D3HOT : integer;
  attribute PF2_PB_CAP_DATA_REG_D3HOT of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute PF2_PB_CAP_NEXTPTR : string;
  attribute PF2_PB_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF2_PB_CAP_SYSTEM_ALLOCATED : string;
  attribute PF2_PB_CAP_SYSTEM_ALLOCATED of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF2_PB_CAP_VER : string;
  attribute PF2_PB_CAP_VER of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0001";
  attribute PF2_PM_CAP_ID : string;
  attribute PF2_PM_CAP_ID of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000001";
  attribute PF2_PM_CAP_NEXTPTR : string;
  attribute PF2_PM_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF2_PM_CAP_VER_ID : string;
  attribute PF2_PM_CAP_VER_ID of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b011";
  attribute PF2_RBAR_CAP_ENABLE : string;
  attribute PF2_RBAR_CAP_ENABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF2_RBAR_CAP_NEXTPTR : string;
  attribute PF2_RBAR_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF2_RBAR_CAP_SIZE0 : string;
  attribute PF2_RBAR_CAP_SIZE0 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "20'b00000000000000000000";
  attribute PF2_RBAR_CAP_SIZE1 : string;
  attribute PF2_RBAR_CAP_SIZE1 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "20'b00000000000000000000";
  attribute PF2_RBAR_CAP_SIZE2 : string;
  attribute PF2_RBAR_CAP_SIZE2 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "20'b00000000000000000000";
  attribute PF2_RBAR_CAP_VER : string;
  attribute PF2_RBAR_CAP_VER of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0001";
  attribute PF2_RBAR_CONTROL_INDEX0 : string;
  attribute PF2_RBAR_CONTROL_INDEX0 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF2_RBAR_CONTROL_INDEX1 : string;
  attribute PF2_RBAR_CONTROL_INDEX1 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF2_RBAR_CONTROL_INDEX2 : string;
  attribute PF2_RBAR_CONTROL_INDEX2 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF2_RBAR_CONTROL_SIZE0 : string;
  attribute PF2_RBAR_CONTROL_SIZE0 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "5'b00000";
  attribute PF2_RBAR_CONTROL_SIZE1 : string;
  attribute PF2_RBAR_CONTROL_SIZE1 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "5'b00000";
  attribute PF2_RBAR_CONTROL_SIZE2 : string;
  attribute PF2_RBAR_CONTROL_SIZE2 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "5'b00000";
  attribute PF2_RBAR_NUM : string;
  attribute PF2_RBAR_NUM of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b001";
  attribute PF2_REVISION_ID : string;
  attribute PF2_REVISION_ID of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF2_SRIOV_BAR0_APERTURE_SIZE : string;
  attribute PF2_SRIOV_BAR0_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "5'b00011";
  attribute PF2_SRIOV_BAR0_CONTROL : string;
  attribute PF2_SRIOV_BAR0_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b100";
  attribute PF2_SRIOV_BAR1_APERTURE_SIZE : string;
  attribute PF2_SRIOV_BAR1_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "5'b00000";
  attribute PF2_SRIOV_BAR1_CONTROL : string;
  attribute PF2_SRIOV_BAR1_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF2_SRIOV_BAR2_APERTURE_SIZE : string;
  attribute PF2_SRIOV_BAR2_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "5'b00011";
  attribute PF2_SRIOV_BAR2_CONTROL : string;
  attribute PF2_SRIOV_BAR2_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b100";
  attribute PF2_SRIOV_BAR3_APERTURE_SIZE : string;
  attribute PF2_SRIOV_BAR3_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "5'b00011";
  attribute PF2_SRIOV_BAR3_CONTROL : string;
  attribute PF2_SRIOV_BAR3_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF2_SRIOV_BAR4_APERTURE_SIZE : string;
  attribute PF2_SRIOV_BAR4_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "5'b00011";
  attribute PF2_SRIOV_BAR4_CONTROL : string;
  attribute PF2_SRIOV_BAR4_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b100";
  attribute PF2_SRIOV_BAR5_APERTURE_SIZE : string;
  attribute PF2_SRIOV_BAR5_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "5'b00011";
  attribute PF2_SRIOV_BAR5_CONTROL : string;
  attribute PF2_SRIOV_BAR5_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF2_SRIOV_CAP_INITIAL_VF : string;
  attribute PF2_SRIOV_CAP_INITIAL_VF of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute PF2_SRIOV_CAP_NEXTPTR : string;
  attribute PF2_SRIOV_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF2_SRIOV_CAP_TOTAL_VF : string;
  attribute PF2_SRIOV_CAP_TOTAL_VF of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute PF2_SRIOV_CAP_VER : string;
  attribute PF2_SRIOV_CAP_VER of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0001";
  attribute PF2_SRIOV_FIRST_VF_OFFSET : string;
  attribute PF2_SRIOV_FIRST_VF_OFFSET of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute PF2_SRIOV_FUNC_DEP_LINK : string;
  attribute PF2_SRIOV_FUNC_DEP_LINK of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute PF2_SRIOV_SUPPORTED_PAGE_SIZE : integer;
  attribute PF2_SRIOV_SUPPORTED_PAGE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute PF2_SRIOV_VF_DEVICE_ID : string;
  attribute PF2_SRIOV_VF_DEVICE_ID of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute PF2_SUBSYSTEM_ID : string;
  attribute PF2_SUBSYSTEM_ID of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute PF2_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute PF2_TPHR_CAP_DEV_SPECIFIC_MODE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "TRUE";
  attribute PF2_TPHR_CAP_ENABLE : string;
  attribute PF2_TPHR_CAP_ENABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF2_TPHR_CAP_INT_VEC_MODE : string;
  attribute PF2_TPHR_CAP_INT_VEC_MODE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "TRUE";
  attribute PF2_TPHR_CAP_NEXTPTR : string;
  attribute PF2_TPHR_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF2_TPHR_CAP_ST_MODE_SEL : string;
  attribute PF2_TPHR_CAP_ST_MODE_SEL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF2_TPHR_CAP_ST_TABLE_LOC : string;
  attribute PF2_TPHR_CAP_ST_TABLE_LOC of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "2'b00";
  attribute PF2_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute PF2_TPHR_CAP_ST_TABLE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "11'b00000000000";
  attribute PF2_TPHR_CAP_VER : string;
  attribute PF2_TPHR_CAP_VER of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0001";
  attribute PF3_AER_CAP_ECRC_CHECK_CAPABLE : string;
  attribute PF3_AER_CAP_ECRC_CHECK_CAPABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF3_AER_CAP_ECRC_GEN_CAPABLE : string;
  attribute PF3_AER_CAP_ECRC_GEN_CAPABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF3_AER_CAP_NEXTPTR : string;
  attribute PF3_AER_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF3_ARI_CAP_NEXTPTR : string;
  attribute PF3_ARI_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF3_ARI_CAP_NEXT_FUNC : string;
  attribute PF3_ARI_CAP_NEXT_FUNC of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF3_BAR0_APERTURE_SIZE : string;
  attribute PF3_BAR0_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "6'b000011";
  attribute PF3_BAR0_CONTROL : string;
  attribute PF3_BAR0_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b100";
  attribute PF3_BAR1_APERTURE_SIZE : string;
  attribute PF3_BAR1_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "6'b000000";
  attribute PF3_BAR1_CONTROL : string;
  attribute PF3_BAR1_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF3_BAR2_APERTURE_SIZE : string;
  attribute PF3_BAR2_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "5'b00011";
  attribute PF3_BAR2_CONTROL : string;
  attribute PF3_BAR2_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b100";
  attribute PF3_BAR3_APERTURE_SIZE : string;
  attribute PF3_BAR3_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "5'b00011";
  attribute PF3_BAR3_CONTROL : string;
  attribute PF3_BAR3_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF3_BAR4_APERTURE_SIZE : string;
  attribute PF3_BAR4_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "5'b00011";
  attribute PF3_BAR4_CONTROL : string;
  attribute PF3_BAR4_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b100";
  attribute PF3_BAR5_APERTURE_SIZE : string;
  attribute PF3_BAR5_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "5'b00011";
  attribute PF3_BAR5_CONTROL : string;
  attribute PF3_BAR5_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF3_BIST_REGISTER : string;
  attribute PF3_BIST_REGISTER of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF3_CAPABILITY_POINTER : string;
  attribute PF3_CAPABILITY_POINTER of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b01010000";
  attribute PF3_CLASS_CODE : string;
  attribute PF3_CLASS_CODE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "24'b000000000000000000000000";
  attribute PF3_DEVICE_ID : string;
  attribute PF3_DEVICE_ID of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute PF3_DEV_CAP_MAX_PAYLOAD_SIZE : string;
  attribute PF3_DEV_CAP_MAX_PAYLOAD_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b011";
  attribute PF3_DPA_CAP_NEXTPTR : string;
  attribute PF3_DPA_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF3_DPA_CAP_SUB_STATE_CONTROL : string;
  attribute PF3_DPA_CAP_SUB_STATE_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "5'b00000";
  attribute PF3_DPA_CAP_SUB_STATE_CONTROL_EN : string;
  attribute PF3_DPA_CAP_SUB_STATE_CONTROL_EN of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "TRUE";
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 : string;
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 : string;
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 : string;
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 : string;
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 : string;
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 : string;
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 : string;
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 : string;
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF3_DPA_CAP_VER : string;
  attribute PF3_DPA_CAP_VER of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0001";
  attribute PF3_DSN_CAP_NEXTPTR : string;
  attribute PF3_DSN_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000100001100";
  attribute PF3_EXPANSION_ROM_APERTURE_SIZE : string;
  attribute PF3_EXPANSION_ROM_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "5'b00011";
  attribute PF3_EXPANSION_ROM_ENABLE : string;
  attribute PF3_EXPANSION_ROM_ENABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF3_INTERRUPT_LINE : string;
  attribute PF3_INTERRUPT_LINE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF3_INTERRUPT_PIN : string;
  attribute PF3_INTERRUPT_PIN of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b001";
  attribute PF3_MSIX_CAP_NEXTPTR : string;
  attribute PF3_MSIX_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF3_MSIX_CAP_PBA_BIR : integer;
  attribute PF3_MSIX_CAP_PBA_BIR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute PF3_MSIX_CAP_PBA_OFFSET : string;
  attribute PF3_MSIX_CAP_PBA_OFFSET of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "29'b00000000000000000000001010000";
  attribute PF3_MSIX_CAP_TABLE_BIR : integer;
  attribute PF3_MSIX_CAP_TABLE_BIR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute PF3_MSIX_CAP_TABLE_OFFSET : string;
  attribute PF3_MSIX_CAP_TABLE_OFFSET of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "29'b00000000000000000000001000000";
  attribute PF3_MSIX_CAP_TABLE_SIZE : string;
  attribute PF3_MSIX_CAP_TABLE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "11'b00000000000";
  attribute PF3_MSI_CAP_MULTIMSGCAP : integer;
  attribute PF3_MSI_CAP_MULTIMSGCAP of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute PF3_MSI_CAP_NEXTPTR : string;
  attribute PF3_MSI_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF3_MSI_CAP_PERVECMASKCAP : string;
  attribute PF3_MSI_CAP_PERVECMASKCAP of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF3_PB_CAP_DATA_REG_D0 : integer;
  attribute PF3_PB_CAP_DATA_REG_D0 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute PF3_PB_CAP_DATA_REG_D0_SUSTAINED : integer;
  attribute PF3_PB_CAP_DATA_REG_D0_SUSTAINED of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute PF3_PB_CAP_DATA_REG_D1 : integer;
  attribute PF3_PB_CAP_DATA_REG_D1 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute PF3_PB_CAP_DATA_REG_D3HOT : integer;
  attribute PF3_PB_CAP_DATA_REG_D3HOT of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute PF3_PB_CAP_NEXTPTR : string;
  attribute PF3_PB_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF3_PB_CAP_SYSTEM_ALLOCATED : string;
  attribute PF3_PB_CAP_SYSTEM_ALLOCATED of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF3_PB_CAP_VER : string;
  attribute PF3_PB_CAP_VER of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0001";
  attribute PF3_PM_CAP_ID : string;
  attribute PF3_PM_CAP_ID of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000001";
  attribute PF3_PM_CAP_NEXTPTR : string;
  attribute PF3_PM_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF3_PM_CAP_VER_ID : string;
  attribute PF3_PM_CAP_VER_ID of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b011";
  attribute PF3_RBAR_CAP_ENABLE : string;
  attribute PF3_RBAR_CAP_ENABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF3_RBAR_CAP_NEXTPTR : string;
  attribute PF3_RBAR_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF3_RBAR_CAP_SIZE0 : string;
  attribute PF3_RBAR_CAP_SIZE0 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "20'b00000000000000000000";
  attribute PF3_RBAR_CAP_SIZE1 : string;
  attribute PF3_RBAR_CAP_SIZE1 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "20'b00000000000000000000";
  attribute PF3_RBAR_CAP_SIZE2 : string;
  attribute PF3_RBAR_CAP_SIZE2 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "20'b00000000000000000000";
  attribute PF3_RBAR_CAP_VER : string;
  attribute PF3_RBAR_CAP_VER of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0001";
  attribute PF3_RBAR_CONTROL_INDEX0 : string;
  attribute PF3_RBAR_CONTROL_INDEX0 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF3_RBAR_CONTROL_INDEX1 : string;
  attribute PF3_RBAR_CONTROL_INDEX1 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF3_RBAR_CONTROL_INDEX2 : string;
  attribute PF3_RBAR_CONTROL_INDEX2 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF3_RBAR_CONTROL_SIZE0 : string;
  attribute PF3_RBAR_CONTROL_SIZE0 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "5'b00000";
  attribute PF3_RBAR_CONTROL_SIZE1 : string;
  attribute PF3_RBAR_CONTROL_SIZE1 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "5'b00000";
  attribute PF3_RBAR_CONTROL_SIZE2 : string;
  attribute PF3_RBAR_CONTROL_SIZE2 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "5'b00000";
  attribute PF3_RBAR_NUM : string;
  attribute PF3_RBAR_NUM of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b001";
  attribute PF3_REVISION_ID : string;
  attribute PF3_REVISION_ID of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute PF3_SRIOV_BAR0_APERTURE_SIZE : string;
  attribute PF3_SRIOV_BAR0_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "5'b00011";
  attribute PF3_SRIOV_BAR0_CONTROL : string;
  attribute PF3_SRIOV_BAR0_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b100";
  attribute PF3_SRIOV_BAR1_APERTURE_SIZE : string;
  attribute PF3_SRIOV_BAR1_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "5'b00000";
  attribute PF3_SRIOV_BAR1_CONTROL : string;
  attribute PF3_SRIOV_BAR1_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF3_SRIOV_BAR2_APERTURE_SIZE : string;
  attribute PF3_SRIOV_BAR2_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "5'b00011";
  attribute PF3_SRIOV_BAR2_CONTROL : string;
  attribute PF3_SRIOV_BAR2_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b100";
  attribute PF3_SRIOV_BAR3_APERTURE_SIZE : string;
  attribute PF3_SRIOV_BAR3_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "5'b00011";
  attribute PF3_SRIOV_BAR3_CONTROL : string;
  attribute PF3_SRIOV_BAR3_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF3_SRIOV_BAR4_APERTURE_SIZE : string;
  attribute PF3_SRIOV_BAR4_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "5'b00011";
  attribute PF3_SRIOV_BAR4_CONTROL : string;
  attribute PF3_SRIOV_BAR4_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b100";
  attribute PF3_SRIOV_BAR5_APERTURE_SIZE : string;
  attribute PF3_SRIOV_BAR5_APERTURE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "5'b00011";
  attribute PF3_SRIOV_BAR5_CONTROL : string;
  attribute PF3_SRIOV_BAR5_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF3_SRIOV_CAP_INITIAL_VF : string;
  attribute PF3_SRIOV_CAP_INITIAL_VF of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute PF3_SRIOV_CAP_NEXTPTR : string;
  attribute PF3_SRIOV_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF3_SRIOV_CAP_TOTAL_VF : string;
  attribute PF3_SRIOV_CAP_TOTAL_VF of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute PF3_SRIOV_CAP_VER : string;
  attribute PF3_SRIOV_CAP_VER of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0001";
  attribute PF3_SRIOV_FIRST_VF_OFFSET : string;
  attribute PF3_SRIOV_FIRST_VF_OFFSET of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute PF3_SRIOV_FUNC_DEP_LINK : string;
  attribute PF3_SRIOV_FUNC_DEP_LINK of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute PF3_SRIOV_SUPPORTED_PAGE_SIZE : integer;
  attribute PF3_SRIOV_SUPPORTED_PAGE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute PF3_SRIOV_VF_DEVICE_ID : string;
  attribute PF3_SRIOV_VF_DEVICE_ID of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute PF3_SUBSYSTEM_ID : string;
  attribute PF3_SUBSYSTEM_ID of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "16'b0000000000000000";
  attribute PF3_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute PF3_TPHR_CAP_DEV_SPECIFIC_MODE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "TRUE";
  attribute PF3_TPHR_CAP_ENABLE : string;
  attribute PF3_TPHR_CAP_ENABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PF3_TPHR_CAP_INT_VEC_MODE : string;
  attribute PF3_TPHR_CAP_INT_VEC_MODE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "TRUE";
  attribute PF3_TPHR_CAP_NEXTPTR : string;
  attribute PF3_TPHR_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute PF3_TPHR_CAP_ST_MODE_SEL : string;
  attribute PF3_TPHR_CAP_ST_MODE_SEL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b000";
  attribute PF3_TPHR_CAP_ST_TABLE_LOC : string;
  attribute PF3_TPHR_CAP_ST_TABLE_LOC of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "2'b00";
  attribute PF3_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute PF3_TPHR_CAP_ST_TABLE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "11'b00000000000";
  attribute PF3_TPHR_CAP_VER : string;
  attribute PF3_TPHR_CAP_VER of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0001";
  attribute PHY_LP_TXPRESET : integer;
  attribute PHY_LP_TXPRESET of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 4;
  attribute PIPE_PIPELINE_STAGES : integer;
  attribute PIPE_PIPELINE_STAGES of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 1;
  attribute PIPE_SIM : string;
  attribute PIPE_SIM of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PLL_TYPE : integer;
  attribute PLL_TYPE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 2;
  attribute PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3 : string;
  attribute PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2 : string;
  attribute PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PL_DISABLE_EI_INFER_IN_L0 : string;
  attribute PL_DISABLE_EI_INFER_IN_L0 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PL_DISABLE_GEN3_DC_BALANCE : string;
  attribute PL_DISABLE_GEN3_DC_BALANCE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PL_DISABLE_GEN3_LFSR_UPDATE_ON_SKP : string;
  attribute PL_DISABLE_GEN3_LFSR_UPDATE_ON_SKP of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "TRUE";
  attribute PL_DISABLE_RETRAIN_ON_FRAMING_ERROR : string;
  attribute PL_DISABLE_RETRAIN_ON_FRAMING_ERROR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PL_DISABLE_SCRAMBLING : string;
  attribute PL_DISABLE_SCRAMBLING of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PL_DISABLE_SYNC_HEADER_FRAMING_ERROR : string;
  attribute PL_DISABLE_SYNC_HEADER_FRAMING_ERROR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PL_DISABLE_UPCONFIG_CAPABLE : string;
  attribute PL_DISABLE_UPCONFIG_CAPABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PL_EQ_ADAPT_DISABLE_COEFF_CHECK : string;
  attribute PL_EQ_ADAPT_DISABLE_COEFF_CHECK of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PL_EQ_ADAPT_DISABLE_PRESET_CHECK : string;
  attribute PL_EQ_ADAPT_DISABLE_PRESET_CHECK of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PL_EQ_ADAPT_ITER_COUNT : string;
  attribute PL_EQ_ADAPT_ITER_COUNT of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "5'b00010";
  attribute PL_EQ_ADAPT_REJECT_RETRY_COUNT : string;
  attribute PL_EQ_ADAPT_REJECT_RETRY_COUNT of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "2'b01";
  attribute PL_EQ_BYPASS_PHASE23 : string;
  attribute PL_EQ_BYPASS_PHASE23 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PL_EQ_DEFAULT_GEN3_RX_PRESET_HINT : string;
  attribute PL_EQ_DEFAULT_GEN3_RX_PRESET_HINT of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b011";
  attribute PL_EQ_DEFAULT_GEN3_TX_PRESET : string;
  attribute PL_EQ_DEFAULT_GEN3_TX_PRESET of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0100";
  attribute PL_EQ_PHASE01_RX_ADAPT : string;
  attribute PL_EQ_PHASE01_RX_ADAPT of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PL_EQ_SHORT_ADAPT_PHASE : string;
  attribute PL_EQ_SHORT_ADAPT_PHASE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PL_INTERFACE : string;
  attribute PL_INTERFACE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PL_LANE0_EQ_CONTROL : string;
  attribute PL_LANE0_EQ_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "16'b0011010000000000";
  attribute PL_LANE1_EQ_CONTROL : string;
  attribute PL_LANE1_EQ_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "16'b0011010000000000";
  attribute PL_LANE2_EQ_CONTROL : string;
  attribute PL_LANE2_EQ_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "16'b0011010000000000";
  attribute PL_LANE3_EQ_CONTROL : string;
  attribute PL_LANE3_EQ_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "16'b0011010000000000";
  attribute PL_LANE4_EQ_CONTROL : string;
  attribute PL_LANE4_EQ_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "16'b0011010000000000";
  attribute PL_LANE5_EQ_CONTROL : string;
  attribute PL_LANE5_EQ_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "16'b0011010000000000";
  attribute PL_LANE6_EQ_CONTROL : string;
  attribute PL_LANE6_EQ_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "16'b0011010000000000";
  attribute PL_LANE7_EQ_CONTROL : string;
  attribute PL_LANE7_EQ_CONTROL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "16'b0011010000000000";
  attribute PL_LINK_CAP_MAX_LINK_SPEED : integer;
  attribute PL_LINK_CAP_MAX_LINK_SPEED of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 4;
  attribute PL_LINK_CAP_MAX_LINK_WIDTH : integer;
  attribute PL_LINK_CAP_MAX_LINK_WIDTH of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 8;
  attribute PL_N_FTS_COMCLK_GEN1 : integer;
  attribute PL_N_FTS_COMCLK_GEN1 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 255;
  attribute PL_N_FTS_COMCLK_GEN2 : integer;
  attribute PL_N_FTS_COMCLK_GEN2 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 255;
  attribute PL_N_FTS_COMCLK_GEN3 : integer;
  attribute PL_N_FTS_COMCLK_GEN3 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 255;
  attribute PL_N_FTS_GEN1 : integer;
  attribute PL_N_FTS_GEN1 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 255;
  attribute PL_N_FTS_GEN2 : integer;
  attribute PL_N_FTS_GEN2 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 255;
  attribute PL_N_FTS_GEN3 : integer;
  attribute PL_N_FTS_GEN3 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 255;
  attribute PL_REPORT_ALL_PHY_ERRORS : string;
  attribute PL_REPORT_ALL_PHY_ERRORS of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "TRUE";
  attribute PL_SIM_FAST_LINK_TRAINING : string;
  attribute PL_SIM_FAST_LINK_TRAINING of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "TRUE";
  attribute PL_UPSTREAM_FACING : string;
  attribute PL_UPSTREAM_FACING of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "TRUE";
  attribute PM_ASPML0S_TIMEOUT : string;
  attribute PM_ASPML0S_TIMEOUT of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "16'b0000010111011100";
  attribute PM_ASPML1_ENTRY_DELAY : string;
  attribute PM_ASPML1_ENTRY_DELAY of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "20'b00000001110101001100";
  attribute PM_ENABLE_L23_ENTRY : string;
  attribute PM_ENABLE_L23_ENTRY of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute PM_ENABLE_SLOT_POWER_CAPTURE : string;
  attribute PM_ENABLE_SLOT_POWER_CAPTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "TRUE";
  attribute PM_L1_REENTRY_DELAY : integer;
  attribute PM_L1_REENTRY_DELAY of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 25000;
  attribute PM_PME_SERVICE_TIMEOUT_DELAY : string;
  attribute PM_PME_SERVICE_TIMEOUT_DELAY of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "20'b00011000011010100000";
  attribute PM_PME_TURNOFF_ACK_DELAY : string;
  attribute PM_PME_TURNOFF_ACK_DELAY of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "16'b0000000001100100";
  attribute RCV_MSG_IF : string;
  attribute RCV_MSG_IF of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "TRUE";
  attribute REF_CLK_FREQ : integer;
  attribute REF_CLK_FREQ of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute RX_DETECT : integer;
  attribute RX_DETECT of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute SELECT_QUAD : string;
  attribute SELECT_QUAD of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "GTH_Quad_225";
  attribute SHARED_LOGIC : integer;
  attribute SHARED_LOGIC of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 1;
  attribute SIM_JTAG_IDCODE : integer;
  attribute SIM_JTAG_IDCODE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute SIM_VERSION : string;
  attribute SIM_VERSION of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "1.0";
  attribute SPARE_BIT0 : integer;
  attribute SPARE_BIT0 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute SPARE_BIT1 : integer;
  attribute SPARE_BIT1 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute SPARE_BIT2 : integer;
  attribute SPARE_BIT2 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute SPARE_BIT3 : integer;
  attribute SPARE_BIT3 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute SPARE_BIT4 : integer;
  attribute SPARE_BIT4 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute SPARE_BIT5 : integer;
  attribute SPARE_BIT5 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute SPARE_BIT6 : integer;
  attribute SPARE_BIT6 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute SPARE_BIT7 : integer;
  attribute SPARE_BIT7 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute SPARE_BIT8 : integer;
  attribute SPARE_BIT8 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute SPARE_BYTE0 : string;
  attribute SPARE_BYTE0 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute SPARE_BYTE1 : string;
  attribute SPARE_BYTE1 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute SPARE_BYTE2 : string;
  attribute SPARE_BYTE2 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute SPARE_BYTE3 : string;
  attribute SPARE_BYTE3 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute SPARE_WORD0 : integer;
  attribute SPARE_WORD0 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute SPARE_WORD1 : integer;
  attribute SPARE_WORD1 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute SPARE_WORD2 : integer;
  attribute SPARE_WORD2 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute SPARE_WORD3 : integer;
  attribute SPARE_WORD3 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute SRIOV_CAP_ENABLE : string;
  attribute SRIOV_CAP_ENABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute SYS_RESET_POLARITY : integer;
  attribute SYS_RESET_POLARITY of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute TCQ : integer;
  attribute TCQ of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 100;
  attribute TL_COMPL_TIMEOUT_REG0 : string;
  attribute TL_COMPL_TIMEOUT_REG0 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "24'b101111101011110000100000";
  attribute TL_COMPL_TIMEOUT_REG1 : string;
  attribute TL_COMPL_TIMEOUT_REG1 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "28'b0010111110101111000010000000";
  attribute TL_CREDITS_CD : string;
  attribute TL_CREDITS_CD of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute TL_CREDITS_CH : string;
  attribute TL_CREDITS_CH of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute TL_CREDITS_NPD : string;
  attribute TL_CREDITS_NPD of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000101000";
  attribute TL_CREDITS_NPH : string;
  attribute TL_CREDITS_NPH of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00100000";
  attribute TL_CREDITS_PD : string;
  attribute TL_CREDITS_PD of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000110011000";
  attribute TL_CREDITS_PH : string;
  attribute TL_CREDITS_PH of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00100000";
  attribute TL_ENABLE_MESSAGE_RID_CHECK_ENABLE : string;
  attribute TL_ENABLE_MESSAGE_RID_CHECK_ENABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "TRUE";
  attribute TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE : string;
  attribute TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE : string;
  attribute TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute TL_LEGACY_MODE_ENABLE : string;
  attribute TL_LEGACY_MODE_ENABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute TL_PF_ENABLE_REG : string;
  attribute TL_PF_ENABLE_REG of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0000";
  attribute TL_TX_MUX_STRICT_PRIORITY : string;
  attribute TL_TX_MUX_STRICT_PRIORITY of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "TRUE";
  attribute TRANSCEIVER_CTRL_STATUS_PORTS : string;
  attribute TRANSCEIVER_CTRL_STATUS_PORTS of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute TWO_LAYER_MODE_DLCMSM_ENABLE : string;
  attribute TWO_LAYER_MODE_DLCMSM_ENABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "TRUE";
  attribute TWO_LAYER_MODE_ENABLE : string;
  attribute TWO_LAYER_MODE_ENABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute TWO_LAYER_MODE_WIDTH_256 : string;
  attribute TWO_LAYER_MODE_WIDTH_256 of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "TRUE";
  attribute TX_FC_IF : string;
  attribute TX_FC_IF of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "TRUE";
  attribute USER_CLK_FREQ : integer;
  attribute USER_CLK_FREQ of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 3;
  attribute VF0_ARI_CAP_NEXTPTR : string;
  attribute VF0_ARI_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF0_CAPABILITY_POINTER : string;
  attribute VF0_CAPABILITY_POINTER of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b10000000";
  attribute VF0_MSIX_CAP_PBA_BIR : integer;
  attribute VF0_MSIX_CAP_PBA_BIR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute VF0_MSIX_CAP_PBA_OFFSET : integer;
  attribute VF0_MSIX_CAP_PBA_OFFSET of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute VF0_MSIX_CAP_TABLE_BIR : integer;
  attribute VF0_MSIX_CAP_TABLE_BIR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute VF0_MSIX_CAP_TABLE_OFFSET : integer;
  attribute VF0_MSIX_CAP_TABLE_OFFSET of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute VF0_MSIX_CAP_TABLE_SIZE : string;
  attribute VF0_MSIX_CAP_TABLE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF0_MSI_CAP_MULTIMSGCAP : integer;
  attribute VF0_MSI_CAP_MULTIMSGCAP of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute VF0_PM_CAP_ID : string;
  attribute VF0_PM_CAP_ID of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000001";
  attribute VF0_PM_CAP_NEXTPTR : string;
  attribute VF0_PM_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute VF0_PM_CAP_VER_ID : string;
  attribute VF0_PM_CAP_VER_ID of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b011";
  attribute VF0_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute VF0_TPHR_CAP_DEV_SPECIFIC_MODE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "TRUE";
  attribute VF0_TPHR_CAP_ENABLE : string;
  attribute VF0_TPHR_CAP_ENABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute VF0_TPHR_CAP_INT_VEC_MODE : string;
  attribute VF0_TPHR_CAP_INT_VEC_MODE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute VF0_TPHR_CAP_NEXTPTR : string;
  attribute VF0_TPHR_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF0_TPHR_CAP_ST_MODE_SEL : string;
  attribute VF0_TPHR_CAP_ST_MODE_SEL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0000";
  attribute VF0_TPHR_CAP_ST_TABLE_LOC : string;
  attribute VF0_TPHR_CAP_ST_TABLE_LOC of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0000";
  attribute VF0_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute VF0_TPHR_CAP_ST_TABLE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF0_TPHR_CAP_VER : string;
  attribute VF0_TPHR_CAP_VER of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0001";
  attribute VF1_ARI_CAP_NEXTPTR : string;
  attribute VF1_ARI_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF1_MSIX_CAP_PBA_BIR : integer;
  attribute VF1_MSIX_CAP_PBA_BIR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute VF1_MSIX_CAP_PBA_OFFSET : integer;
  attribute VF1_MSIX_CAP_PBA_OFFSET of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute VF1_MSIX_CAP_TABLE_BIR : integer;
  attribute VF1_MSIX_CAP_TABLE_BIR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute VF1_MSIX_CAP_TABLE_OFFSET : integer;
  attribute VF1_MSIX_CAP_TABLE_OFFSET of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute VF1_MSIX_CAP_TABLE_SIZE : string;
  attribute VF1_MSIX_CAP_TABLE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF1_MSI_CAP_MULTIMSGCAP : integer;
  attribute VF1_MSI_CAP_MULTIMSGCAP of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute VF1_PM_CAP_ID : string;
  attribute VF1_PM_CAP_ID of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000001";
  attribute VF1_PM_CAP_NEXTPTR : string;
  attribute VF1_PM_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute VF1_PM_CAP_VER_ID : string;
  attribute VF1_PM_CAP_VER_ID of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b011";
  attribute VF1_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute VF1_TPHR_CAP_DEV_SPECIFIC_MODE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "TRUE";
  attribute VF1_TPHR_CAP_ENABLE : string;
  attribute VF1_TPHR_CAP_ENABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute VF1_TPHR_CAP_INT_VEC_MODE : string;
  attribute VF1_TPHR_CAP_INT_VEC_MODE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute VF1_TPHR_CAP_NEXTPTR : string;
  attribute VF1_TPHR_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF1_TPHR_CAP_ST_MODE_SEL : string;
  attribute VF1_TPHR_CAP_ST_MODE_SEL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0000";
  attribute VF1_TPHR_CAP_ST_TABLE_LOC : string;
  attribute VF1_TPHR_CAP_ST_TABLE_LOC of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0000";
  attribute VF1_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute VF1_TPHR_CAP_ST_TABLE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF1_TPHR_CAP_VER : string;
  attribute VF1_TPHR_CAP_VER of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0001";
  attribute VF2_ARI_CAP_NEXTPTR : string;
  attribute VF2_ARI_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF2_MSIX_CAP_PBA_BIR : integer;
  attribute VF2_MSIX_CAP_PBA_BIR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute VF2_MSIX_CAP_PBA_OFFSET : integer;
  attribute VF2_MSIX_CAP_PBA_OFFSET of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute VF2_MSIX_CAP_TABLE_BIR : integer;
  attribute VF2_MSIX_CAP_TABLE_BIR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute VF2_MSIX_CAP_TABLE_OFFSET : integer;
  attribute VF2_MSIX_CAP_TABLE_OFFSET of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute VF2_MSIX_CAP_TABLE_SIZE : string;
  attribute VF2_MSIX_CAP_TABLE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF2_MSI_CAP_MULTIMSGCAP : integer;
  attribute VF2_MSI_CAP_MULTIMSGCAP of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute VF2_PM_CAP_ID : string;
  attribute VF2_PM_CAP_ID of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000001";
  attribute VF2_PM_CAP_NEXTPTR : string;
  attribute VF2_PM_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute VF2_PM_CAP_VER_ID : string;
  attribute VF2_PM_CAP_VER_ID of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b011";
  attribute VF2_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute VF2_TPHR_CAP_DEV_SPECIFIC_MODE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "TRUE";
  attribute VF2_TPHR_CAP_ENABLE : string;
  attribute VF2_TPHR_CAP_ENABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute VF2_TPHR_CAP_INT_VEC_MODE : string;
  attribute VF2_TPHR_CAP_INT_VEC_MODE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute VF2_TPHR_CAP_NEXTPTR : string;
  attribute VF2_TPHR_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF2_TPHR_CAP_ST_MODE_SEL : string;
  attribute VF2_TPHR_CAP_ST_MODE_SEL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0000";
  attribute VF2_TPHR_CAP_ST_TABLE_LOC : string;
  attribute VF2_TPHR_CAP_ST_TABLE_LOC of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0000";
  attribute VF2_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute VF2_TPHR_CAP_ST_TABLE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF2_TPHR_CAP_VER : string;
  attribute VF2_TPHR_CAP_VER of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0001";
  attribute VF3_ARI_CAP_NEXTPTR : string;
  attribute VF3_ARI_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF3_MSIX_CAP_PBA_BIR : integer;
  attribute VF3_MSIX_CAP_PBA_BIR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute VF3_MSIX_CAP_PBA_OFFSET : integer;
  attribute VF3_MSIX_CAP_PBA_OFFSET of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute VF3_MSIX_CAP_TABLE_BIR : integer;
  attribute VF3_MSIX_CAP_TABLE_BIR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute VF3_MSIX_CAP_TABLE_OFFSET : integer;
  attribute VF3_MSIX_CAP_TABLE_OFFSET of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute VF3_MSIX_CAP_TABLE_SIZE : string;
  attribute VF3_MSIX_CAP_TABLE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF3_MSI_CAP_MULTIMSGCAP : integer;
  attribute VF3_MSI_CAP_MULTIMSGCAP of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute VF3_PM_CAP_ID : string;
  attribute VF3_PM_CAP_ID of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000001";
  attribute VF3_PM_CAP_NEXTPTR : string;
  attribute VF3_PM_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute VF3_PM_CAP_VER_ID : string;
  attribute VF3_PM_CAP_VER_ID of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b011";
  attribute VF3_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute VF3_TPHR_CAP_DEV_SPECIFIC_MODE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "TRUE";
  attribute VF3_TPHR_CAP_ENABLE : string;
  attribute VF3_TPHR_CAP_ENABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute VF3_TPHR_CAP_INT_VEC_MODE : string;
  attribute VF3_TPHR_CAP_INT_VEC_MODE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute VF3_TPHR_CAP_NEXTPTR : string;
  attribute VF3_TPHR_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF3_TPHR_CAP_ST_MODE_SEL : string;
  attribute VF3_TPHR_CAP_ST_MODE_SEL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0000";
  attribute VF3_TPHR_CAP_ST_TABLE_LOC : string;
  attribute VF3_TPHR_CAP_ST_TABLE_LOC of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0000";
  attribute VF3_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute VF3_TPHR_CAP_ST_TABLE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF3_TPHR_CAP_VER : string;
  attribute VF3_TPHR_CAP_VER of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0001";
  attribute VF4_ARI_CAP_NEXTPTR : string;
  attribute VF4_ARI_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF4_MSIX_CAP_PBA_BIR : integer;
  attribute VF4_MSIX_CAP_PBA_BIR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute VF4_MSIX_CAP_PBA_OFFSET : integer;
  attribute VF4_MSIX_CAP_PBA_OFFSET of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute VF4_MSIX_CAP_TABLE_BIR : integer;
  attribute VF4_MSIX_CAP_TABLE_BIR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute VF4_MSIX_CAP_TABLE_OFFSET : integer;
  attribute VF4_MSIX_CAP_TABLE_OFFSET of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute VF4_MSIX_CAP_TABLE_SIZE : string;
  attribute VF4_MSIX_CAP_TABLE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF4_MSI_CAP_MULTIMSGCAP : integer;
  attribute VF4_MSI_CAP_MULTIMSGCAP of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute VF4_PM_CAP_ID : string;
  attribute VF4_PM_CAP_ID of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000001";
  attribute VF4_PM_CAP_NEXTPTR : string;
  attribute VF4_PM_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute VF4_PM_CAP_VER_ID : string;
  attribute VF4_PM_CAP_VER_ID of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b011";
  attribute VF4_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute VF4_TPHR_CAP_DEV_SPECIFIC_MODE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "TRUE";
  attribute VF4_TPHR_CAP_ENABLE : string;
  attribute VF4_TPHR_CAP_ENABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute VF4_TPHR_CAP_INT_VEC_MODE : string;
  attribute VF4_TPHR_CAP_INT_VEC_MODE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute VF4_TPHR_CAP_NEXTPTR : string;
  attribute VF4_TPHR_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF4_TPHR_CAP_ST_MODE_SEL : string;
  attribute VF4_TPHR_CAP_ST_MODE_SEL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0000";
  attribute VF4_TPHR_CAP_ST_TABLE_LOC : string;
  attribute VF4_TPHR_CAP_ST_TABLE_LOC of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0000";
  attribute VF4_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute VF4_TPHR_CAP_ST_TABLE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF4_TPHR_CAP_VER : string;
  attribute VF4_TPHR_CAP_VER of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0001";
  attribute VF5_ARI_CAP_NEXTPTR : string;
  attribute VF5_ARI_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF5_MSIX_CAP_PBA_BIR : integer;
  attribute VF5_MSIX_CAP_PBA_BIR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute VF5_MSIX_CAP_PBA_OFFSET : integer;
  attribute VF5_MSIX_CAP_PBA_OFFSET of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute VF5_MSIX_CAP_TABLE_BIR : integer;
  attribute VF5_MSIX_CAP_TABLE_BIR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute VF5_MSIX_CAP_TABLE_OFFSET : integer;
  attribute VF5_MSIX_CAP_TABLE_OFFSET of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute VF5_MSIX_CAP_TABLE_SIZE : string;
  attribute VF5_MSIX_CAP_TABLE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF5_MSI_CAP_MULTIMSGCAP : integer;
  attribute VF5_MSI_CAP_MULTIMSGCAP of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute VF5_PM_CAP_ID : string;
  attribute VF5_PM_CAP_ID of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000001";
  attribute VF5_PM_CAP_NEXTPTR : string;
  attribute VF5_PM_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute VF5_PM_CAP_VER_ID : string;
  attribute VF5_PM_CAP_VER_ID of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b011";
  attribute VF5_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute VF5_TPHR_CAP_DEV_SPECIFIC_MODE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "TRUE";
  attribute VF5_TPHR_CAP_ENABLE : string;
  attribute VF5_TPHR_CAP_ENABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute VF5_TPHR_CAP_INT_VEC_MODE : string;
  attribute VF5_TPHR_CAP_INT_VEC_MODE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute VF5_TPHR_CAP_NEXTPTR : string;
  attribute VF5_TPHR_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF5_TPHR_CAP_ST_MODE_SEL : string;
  attribute VF5_TPHR_CAP_ST_MODE_SEL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0000";
  attribute VF5_TPHR_CAP_ST_TABLE_LOC : string;
  attribute VF5_TPHR_CAP_ST_TABLE_LOC of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0000";
  attribute VF5_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute VF5_TPHR_CAP_ST_TABLE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF5_TPHR_CAP_VER : string;
  attribute VF5_TPHR_CAP_VER of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0001";
  attribute VF6_ARI_CAP_NEXTPTR : string;
  attribute VF6_ARI_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF6_MSIX_CAP_PBA_BIR : integer;
  attribute VF6_MSIX_CAP_PBA_BIR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute VF6_MSIX_CAP_PBA_OFFSET : string;
  attribute VF6_MSIX_CAP_PBA_OFFSET of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "29'b00000000000000000000001010000";
  attribute VF6_MSIX_CAP_TABLE_BIR : integer;
  attribute VF6_MSIX_CAP_TABLE_BIR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute VF6_MSIX_CAP_TABLE_OFFSET : string;
  attribute VF6_MSIX_CAP_TABLE_OFFSET of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "29'b00000000000000000000001000000";
  attribute VF6_MSIX_CAP_TABLE_SIZE : string;
  attribute VF6_MSIX_CAP_TABLE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "11'b00000000000";
  attribute VF6_MSI_CAP_MULTIMSGCAP : integer;
  attribute VF6_MSI_CAP_MULTIMSGCAP of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute VF6_PM_CAP_ID : string;
  attribute VF6_PM_CAP_ID of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000001";
  attribute VF6_PM_CAP_NEXTPTR : string;
  attribute VF6_PM_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute VF6_PM_CAP_VER_ID : string;
  attribute VF6_PM_CAP_VER_ID of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b011";
  attribute VF6_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute VF6_TPHR_CAP_DEV_SPECIFIC_MODE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "TRUE";
  attribute VF6_TPHR_CAP_ENABLE : string;
  attribute VF6_TPHR_CAP_ENABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute VF6_TPHR_CAP_INT_VEC_MODE : string;
  attribute VF6_TPHR_CAP_INT_VEC_MODE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "TRUE";
  attribute VF6_TPHR_CAP_NEXTPTR : string;
  attribute VF6_TPHR_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF6_TPHR_CAP_ST_MODE_SEL : string;
  attribute VF6_TPHR_CAP_ST_MODE_SEL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b000";
  attribute VF6_TPHR_CAP_ST_TABLE_LOC : string;
  attribute VF6_TPHR_CAP_ST_TABLE_LOC of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "2'b00";
  attribute VF6_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute VF6_TPHR_CAP_ST_TABLE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "11'b00000000000";
  attribute VF6_TPHR_CAP_VER : string;
  attribute VF6_TPHR_CAP_VER of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0001";
  attribute VF7_ARI_CAP_NEXTPTR : string;
  attribute VF7_ARI_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF7_MSIX_CAP_PBA_BIR : integer;
  attribute VF7_MSIX_CAP_PBA_BIR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute VF7_MSIX_CAP_PBA_OFFSET : string;
  attribute VF7_MSIX_CAP_PBA_OFFSET of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "29'b00000000000000000000001010000";
  attribute VF7_MSIX_CAP_TABLE_BIR : integer;
  attribute VF7_MSIX_CAP_TABLE_BIR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute VF7_MSIX_CAP_TABLE_OFFSET : string;
  attribute VF7_MSIX_CAP_TABLE_OFFSET of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "29'b00000000000000000000001000000";
  attribute VF7_MSIX_CAP_TABLE_SIZE : string;
  attribute VF7_MSIX_CAP_TABLE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "11'b00000000000";
  attribute VF7_MSI_CAP_MULTIMSGCAP : integer;
  attribute VF7_MSI_CAP_MULTIMSGCAP of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute VF7_PM_CAP_ID : string;
  attribute VF7_PM_CAP_ID of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000001";
  attribute VF7_PM_CAP_NEXTPTR : string;
  attribute VF7_PM_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "8'b00000000";
  attribute VF7_PM_CAP_VER_ID : string;
  attribute VF7_PM_CAP_VER_ID of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b011";
  attribute VF7_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute VF7_TPHR_CAP_DEV_SPECIFIC_MODE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "TRUE";
  attribute VF7_TPHR_CAP_ENABLE : string;
  attribute VF7_TPHR_CAP_ENABLE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute VF7_TPHR_CAP_INT_VEC_MODE : string;
  attribute VF7_TPHR_CAP_INT_VEC_MODE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "TRUE";
  attribute VF7_TPHR_CAP_NEXTPTR : string;
  attribute VF7_TPHR_CAP_NEXTPTR of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "12'b000000000000";
  attribute VF7_TPHR_CAP_ST_MODE_SEL : string;
  attribute VF7_TPHR_CAP_ST_MODE_SEL of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "3'b000";
  attribute VF7_TPHR_CAP_ST_TABLE_LOC : string;
  attribute VF7_TPHR_CAP_ST_TABLE_LOC of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "2'b00";
  attribute VF7_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute VF7_TPHR_CAP_ST_TABLE_SIZE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "11'b00000000000";
  attribute VF7_TPHR_CAP_VER : string;
  attribute VF7_TPHR_CAP_VER of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "4'b0001";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "yes";
  attribute en_msi_per_vec_masking : string;
  attribute en_msi_per_vec_masking of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "FALSE";
  attribute gen_x0y0_xdc : integer;
  attribute gen_x0y0_xdc of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 1;
  attribute gen_x0y1_xdc : integer;
  attribute gen_x0y1_xdc of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute gen_x0y2_xdc : integer;
  attribute gen_x0y2_xdc of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute gen_x0y3_xdc : integer;
  attribute gen_x0y3_xdc of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute gen_x0y4_xdc : integer;
  attribute gen_x0y4_xdc of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute gen_x0y5_xdc : integer;
  attribute gen_x0y5_xdc of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute pcie_blk_locn : integer;
  attribute pcie_blk_locn of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
  attribute silicon_revision : string;
  attribute silicon_revision of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is "Production";
  attribute xlnx_ref_board : integer;
  attribute xlnx_ref_board of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top : entity is 0;
end pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top;

architecture STRUCTURE of pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top is
  signal \<const0>\ : STD_LOGIC;
  signal cfg_ext_read_data_valid_dummy : STD_LOGIC;
  signal cfg_ext_read_data_valid_dummy_i_1_n_0 : STD_LOGIC;
  signal cfg_ext_read_data_valid_dummy_i_2_n_0 : STD_LOGIC;
  signal cfg_ext_read_data_valid_dummy_i_3_n_0 : STD_LOGIC;
  signal cfg_ext_read_data_valid_dummy_i_4_n_0 : STD_LOGIC;
  signal cfg_ext_read_data_valid_dummy_i_5_n_0 : STD_LOGIC;
  signal \^cfg_ext_read_received\ : STD_LOGIC;
  signal cfg_ext_read_received_d1 : STD_LOGIC;
  signal \^cfg_ltssm_state\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal cfg_ltssm_state_reg0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of cfg_ltssm_state_reg0 : signal is std.standard.true;
  signal core_clk : STD_LOGIC;
  signal \^ext_ch_gt_drpclk\ : STD_LOGIC;
  signal \^gt_phystatus\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^gt_qpll1lock\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gt_rxstatus\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^gt_rxvalid\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^gt_txelecidle\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mcap_clk : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal pcie3_ultrascale_7038_pcie3_uscale_top_inst_n_92 : STD_LOGIC;
  signal pcie3_ultrascale_7038_pcie3_uscale_top_inst_n_95 : STD_LOGIC;
  signal pcie3_ultrascale_7038_pcie3_uscale_top_inst_n_96 : STD_LOGIC;
  signal \^phy_rdy_out\ : STD_LOGIC;
  signal \^phy_rst_fsm\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal phy_rxcdrhold : STD_LOGIC;
  signal \^phy_txeq_ctrl\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^phy_txeq_preset\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pipe_clk : STD_LOGIC;
  signal pipe_rx_char_is_k : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pipe_rx_data : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal pipe_rx_data_valid : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pipe_rx_elec_idle : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pipe_rx_eq_adapt_done : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pipe_rx_eq_lffs : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal pipe_rx_eq_lffs_sel : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pipe_rx_eq_txpreset : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pipe_rx_eqcontrol : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pipe_rx_eqdone : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pipe_rx_eqpreset : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal pipe_rx_polarity : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pipe_rx_start_block : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pipe_rx_syncheader : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pipe_tx0_deemph : STD_LOGIC;
  signal pipe_tx0_margin : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pipe_tx0_powerdown : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx0_rcvr_det : STD_LOGIC;
  signal pipe_tx0_swing : STD_LOGIC;
  signal pipe_tx_char_is_k : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pipe_tx_compliance : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pipe_tx_data_valid : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pipe_tx_eqcoeff : STD_LOGIC_VECTOR ( 142 downto 4 );
  signal pipe_tx_eqdeemph : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal pipe_tx_eqdone : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pipe_tx_rate_o : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx_start_block : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pipe_tx_syncheader : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pipe_txdata : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal read_rcvd_watchDog_cnt : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \read_rcvd_watchDog_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt[10]_i_1_n_0\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt[11]_i_1_n_0\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt[12]_i_1_n_0\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt[13]_i_1_n_0\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt[14]_i_1_n_0\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt[15]_i_1_n_0\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt[18]_i_2_n_0\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt[18]_i_3_n_0\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt[19]_i_2_n_0\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt[19]_i_5_n_0\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt[19]_i_6_n_0\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt[19]_i_7_n_0\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt[19]_i_8_n_0\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt[8]_i_1_n_0\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt[9]_i_1_n_0\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt_reg[19]_i_3_n_6\ : STD_LOGIC;
  signal \read_rcvd_watchDog_cnt_reg[19]_i_3_n_7\ : STD_LOGIC;
  signal sync_sc_ce : STD_LOGIC;
  signal sync_sc_clr : STD_LOGIC;
  signal txeq_maincursor : STD_LOGIC_VECTOR ( 55 downto 1 );
  signal txeq_postcursor_o : STD_LOGIC_VECTOR ( 39 downto 1 );
  signal txeq_precursor_o : STD_LOGIC_VECTOR ( 39 downto 1 );
  signal \^user_clk\ : STD_LOGIC;
  signal user_lnk_up_cdc_o : STD_LOGIC;
  signal user_lnk_up_int : STD_LOGIC;
  signal user_reset_cdc_o : STD_LOGIC;
  signal user_reset_int : STD_LOGIC;
  signal \NLW_read_rcvd_watchDog_cnt_reg[19]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_read_rcvd_watchDog_cnt_reg[19]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of bufg_gt_sysclk : label is "PRIMITIVE";
  attribute KEEP : string;
  attribute KEEP of \cfg_ltssm_state_reg0_reg[0]\ : label is "yes";
  attribute KEEP of \cfg_ltssm_state_reg0_reg[1]\ : label is "yes";
  attribute KEEP of \cfg_ltssm_state_reg0_reg[2]\ : label is "yes";
  attribute KEEP of \cfg_ltssm_state_reg0_reg[3]\ : label is "yes";
  attribute KEEP of \cfg_ltssm_state_reg0_reg[4]\ : label is "yes";
  attribute KEEP of \cfg_ltssm_state_reg0_reg[5]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \read_rcvd_watchDog_cnt[0]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \read_rcvd_watchDog_cnt[10]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \read_rcvd_watchDog_cnt[11]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \read_rcvd_watchDog_cnt[12]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \read_rcvd_watchDog_cnt[13]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \read_rcvd_watchDog_cnt[14]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \read_rcvd_watchDog_cnt[15]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \read_rcvd_watchDog_cnt[18]_i_3\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \read_rcvd_watchDog_cnt[19]_i_8\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \read_rcvd_watchDog_cnt[1]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \read_rcvd_watchDog_cnt[2]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \read_rcvd_watchDog_cnt[3]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \read_rcvd_watchDog_cnt[4]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \read_rcvd_watchDog_cnt[5]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \read_rcvd_watchDog_cnt[6]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \read_rcvd_watchDog_cnt[7]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \read_rcvd_watchDog_cnt[8]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \read_rcvd_watchDog_cnt[9]_i_1\ : label is "soft_lutpair137";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \read_rcvd_watchDog_cnt_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \read_rcvd_watchDog_cnt_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \read_rcvd_watchDog_cnt_reg[19]_i_3\ : label is 35;
  attribute BOX_TYPE of sync_sys_clk : label is "PRIMITIVE";
  attribute DEF_VAL : string;
  attribute DEF_VAL of user_lnk_up_cdc : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of user_lnk_up_cdc : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of user_lnk_up_cdc : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of user_lnk_up_cdc : label is "1'b0";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of user_lnk_up_cdc : label is "true";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of user_lnk_up_cdc : label is 0;
  attribute VERSION : integer;
  attribute VERSION of user_lnk_up_cdc : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of user_lnk_up_cdc : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of user_lnk_up_cdc : label is "TRUE";
  attribute DEF_VAL of user_reset_cdc : label is "1'b0";
  attribute DEST_SYNC_FF of user_reset_cdc : label is 2;
  attribute INIT_SYNC_FF of user_reset_cdc : label is 0;
  attribute INV_DEF_VAL of user_reset_cdc : label is "1'b1";
  attribute KEEP_HIERARCHY of user_reset_cdc : label is "true";
  attribute RST_ACTIVE_HIGH of user_reset_cdc : label is 1;
  attribute VERSION of user_reset_cdc : label is 0;
  attribute XPM_CDC of user_reset_cdc : label is "ASYNC_RST";
  attribute XPM_MODULE of user_reset_cdc : label is "TRUE";
begin
  cfg_ext_read_received <= \^cfg_ext_read_received\;
  cfg_ltssm_state(5 downto 0) <= \^cfg_ltssm_state\(5 downto 0);
  common_commands_out(25) <= \<const0>\;
  common_commands_out(24) <= \<const0>\;
  common_commands_out(23) <= \<const0>\;
  common_commands_out(22) <= \<const0>\;
  common_commands_out(21) <= \<const0>\;
  common_commands_out(20) <= \<const0>\;
  common_commands_out(19) <= \<const0>\;
  common_commands_out(18) <= \<const0>\;
  common_commands_out(17) <= \<const0>\;
  common_commands_out(16) <= \<const0>\;
  common_commands_out(15) <= \<const0>\;
  common_commands_out(14) <= \<const0>\;
  common_commands_out(13) <= \<const0>\;
  common_commands_out(12) <= \<const0>\;
  common_commands_out(11) <= \<const0>\;
  common_commands_out(10) <= \<const0>\;
  common_commands_out(9) <= \<const0>\;
  common_commands_out(8) <= \<const0>\;
  common_commands_out(7) <= \<const0>\;
  common_commands_out(6) <= \<const0>\;
  common_commands_out(5) <= \<const0>\;
  common_commands_out(4) <= \<const0>\;
  common_commands_out(3) <= \<const0>\;
  common_commands_out(2) <= \<const0>\;
  common_commands_out(1) <= \<const0>\;
  common_commands_out(0) <= \<const0>\;
  cpllpd_in(7) <= \<const0>\;
  cpllpd_in(6) <= \<const0>\;
  cpllpd_in(5) <= \<const0>\;
  cpllpd_in(4) <= \<const0>\;
  cpllpd_in(3) <= \<const0>\;
  cpllpd_in(2) <= \<const0>\;
  cpllpd_in(1) <= \<const0>\;
  cpllpd_in(0) <= \<const0>\;
  cpllreset_in(7) <= \<const0>\;
  cpllreset_in(6) <= \<const0>\;
  cpllreset_in(5) <= \<const0>\;
  cpllreset_in(4) <= \<const0>\;
  cpllreset_in(3) <= \<const0>\;
  cpllreset_in(2) <= \<const0>\;
  cpllreset_in(1) <= \<const0>\;
  cpllreset_in(0) <= \<const0>\;
  dmonfiforeset_in(7) <= \<const0>\;
  dmonfiforeset_in(6) <= \<const0>\;
  dmonfiforeset_in(5) <= \<const0>\;
  dmonfiforeset_in(4) <= \<const0>\;
  dmonfiforeset_in(3) <= \<const0>\;
  dmonfiforeset_in(2) <= \<const0>\;
  dmonfiforeset_in(1) <= \<const0>\;
  dmonfiforeset_in(0) <= \<const0>\;
  dmonitorclk_in(7) <= \<const0>\;
  dmonitorclk_in(6) <= \<const0>\;
  dmonitorclk_in(5) <= \<const0>\;
  dmonitorclk_in(4) <= \<const0>\;
  dmonitorclk_in(3) <= \<const0>\;
  dmonitorclk_in(2) <= \<const0>\;
  dmonitorclk_in(1) <= \<const0>\;
  dmonitorclk_in(0) <= \<const0>\;
  drpaddr_in(71) <= \<const0>\;
  drpaddr_in(70) <= \<const0>\;
  drpaddr_in(69) <= \<const0>\;
  drpaddr_in(68) <= \<const0>\;
  drpaddr_in(67) <= \<const0>\;
  drpaddr_in(66) <= \<const0>\;
  drpaddr_in(65) <= \<const0>\;
  drpaddr_in(64) <= \<const0>\;
  drpaddr_in(63) <= \<const0>\;
  drpaddr_in(62) <= \<const0>\;
  drpaddr_in(61) <= \<const0>\;
  drpaddr_in(60) <= \<const0>\;
  drpaddr_in(59) <= \<const0>\;
  drpaddr_in(58) <= \<const0>\;
  drpaddr_in(57) <= \<const0>\;
  drpaddr_in(56) <= \<const0>\;
  drpaddr_in(55) <= \<const0>\;
  drpaddr_in(54) <= \<const0>\;
  drpaddr_in(53) <= \<const0>\;
  drpaddr_in(52) <= \<const0>\;
  drpaddr_in(51) <= \<const0>\;
  drpaddr_in(50) <= \<const0>\;
  drpaddr_in(49) <= \<const0>\;
  drpaddr_in(48) <= \<const0>\;
  drpaddr_in(47) <= \<const0>\;
  drpaddr_in(46) <= \<const0>\;
  drpaddr_in(45) <= \<const0>\;
  drpaddr_in(44) <= \<const0>\;
  drpaddr_in(43) <= \<const0>\;
  drpaddr_in(42) <= \<const0>\;
  drpaddr_in(41) <= \<const0>\;
  drpaddr_in(40) <= \<const0>\;
  drpaddr_in(39) <= \<const0>\;
  drpaddr_in(38) <= \<const0>\;
  drpaddr_in(37) <= \<const0>\;
  drpaddr_in(36) <= \<const0>\;
  drpaddr_in(35) <= \<const0>\;
  drpaddr_in(34) <= \<const0>\;
  drpaddr_in(33) <= \<const0>\;
  drpaddr_in(32) <= \<const0>\;
  drpaddr_in(31) <= \<const0>\;
  drpaddr_in(30) <= \<const0>\;
  drpaddr_in(29) <= \<const0>\;
  drpaddr_in(28) <= \<const0>\;
  drpaddr_in(27) <= \<const0>\;
  drpaddr_in(26) <= \<const0>\;
  drpaddr_in(25) <= \<const0>\;
  drpaddr_in(24) <= \<const0>\;
  drpaddr_in(23) <= \<const0>\;
  drpaddr_in(22) <= \<const0>\;
  drpaddr_in(21) <= \<const0>\;
  drpaddr_in(20) <= \<const0>\;
  drpaddr_in(19) <= \<const0>\;
  drpaddr_in(18) <= \<const0>\;
  drpaddr_in(17) <= \<const0>\;
  drpaddr_in(16) <= \<const0>\;
  drpaddr_in(15) <= \<const0>\;
  drpaddr_in(14) <= \<const0>\;
  drpaddr_in(13) <= \<const0>\;
  drpaddr_in(12) <= \<const0>\;
  drpaddr_in(11) <= \<const0>\;
  drpaddr_in(10) <= \<const0>\;
  drpaddr_in(9) <= \<const0>\;
  drpaddr_in(8) <= \<const0>\;
  drpaddr_in(7) <= \<const0>\;
  drpaddr_in(6) <= \<const0>\;
  drpaddr_in(5) <= \<const0>\;
  drpaddr_in(4) <= \<const0>\;
  drpaddr_in(3) <= \<const0>\;
  drpaddr_in(2) <= \<const0>\;
  drpaddr_in(1) <= \<const0>\;
  drpaddr_in(0) <= \<const0>\;
  drpclk_in(7) <= \<const0>\;
  drpclk_in(6) <= \<const0>\;
  drpclk_in(5) <= \<const0>\;
  drpclk_in(4) <= \<const0>\;
  drpclk_in(3) <= \<const0>\;
  drpclk_in(2) <= \<const0>\;
  drpclk_in(1) <= \<const0>\;
  drpclk_in(0) <= \<const0>\;
  drpdi_in(127) <= \<const0>\;
  drpdi_in(126) <= \<const0>\;
  drpdi_in(125) <= \<const0>\;
  drpdi_in(124) <= \<const0>\;
  drpdi_in(123) <= \<const0>\;
  drpdi_in(122) <= \<const0>\;
  drpdi_in(121) <= \<const0>\;
  drpdi_in(120) <= \<const0>\;
  drpdi_in(119) <= \<const0>\;
  drpdi_in(118) <= \<const0>\;
  drpdi_in(117) <= \<const0>\;
  drpdi_in(116) <= \<const0>\;
  drpdi_in(115) <= \<const0>\;
  drpdi_in(114) <= \<const0>\;
  drpdi_in(113) <= \<const0>\;
  drpdi_in(112) <= \<const0>\;
  drpdi_in(111) <= \<const0>\;
  drpdi_in(110) <= \<const0>\;
  drpdi_in(109) <= \<const0>\;
  drpdi_in(108) <= \<const0>\;
  drpdi_in(107) <= \<const0>\;
  drpdi_in(106) <= \<const0>\;
  drpdi_in(105) <= \<const0>\;
  drpdi_in(104) <= \<const0>\;
  drpdi_in(103) <= \<const0>\;
  drpdi_in(102) <= \<const0>\;
  drpdi_in(101) <= \<const0>\;
  drpdi_in(100) <= \<const0>\;
  drpdi_in(99) <= \<const0>\;
  drpdi_in(98) <= \<const0>\;
  drpdi_in(97) <= \<const0>\;
  drpdi_in(96) <= \<const0>\;
  drpdi_in(95) <= \<const0>\;
  drpdi_in(94) <= \<const0>\;
  drpdi_in(93) <= \<const0>\;
  drpdi_in(92) <= \<const0>\;
  drpdi_in(91) <= \<const0>\;
  drpdi_in(90) <= \<const0>\;
  drpdi_in(89) <= \<const0>\;
  drpdi_in(88) <= \<const0>\;
  drpdi_in(87) <= \<const0>\;
  drpdi_in(86) <= \<const0>\;
  drpdi_in(85) <= \<const0>\;
  drpdi_in(84) <= \<const0>\;
  drpdi_in(83) <= \<const0>\;
  drpdi_in(82) <= \<const0>\;
  drpdi_in(81) <= \<const0>\;
  drpdi_in(80) <= \<const0>\;
  drpdi_in(79) <= \<const0>\;
  drpdi_in(78) <= \<const0>\;
  drpdi_in(77) <= \<const0>\;
  drpdi_in(76) <= \<const0>\;
  drpdi_in(75) <= \<const0>\;
  drpdi_in(74) <= \<const0>\;
  drpdi_in(73) <= \<const0>\;
  drpdi_in(72) <= \<const0>\;
  drpdi_in(71) <= \<const0>\;
  drpdi_in(70) <= \<const0>\;
  drpdi_in(69) <= \<const0>\;
  drpdi_in(68) <= \<const0>\;
  drpdi_in(67) <= \<const0>\;
  drpdi_in(66) <= \<const0>\;
  drpdi_in(65) <= \<const0>\;
  drpdi_in(64) <= \<const0>\;
  drpdi_in(63) <= \<const0>\;
  drpdi_in(62) <= \<const0>\;
  drpdi_in(61) <= \<const0>\;
  drpdi_in(60) <= \<const0>\;
  drpdi_in(59) <= \<const0>\;
  drpdi_in(58) <= \<const0>\;
  drpdi_in(57) <= \<const0>\;
  drpdi_in(56) <= \<const0>\;
  drpdi_in(55) <= \<const0>\;
  drpdi_in(54) <= \<const0>\;
  drpdi_in(53) <= \<const0>\;
  drpdi_in(52) <= \<const0>\;
  drpdi_in(51) <= \<const0>\;
  drpdi_in(50) <= \<const0>\;
  drpdi_in(49) <= \<const0>\;
  drpdi_in(48) <= \<const0>\;
  drpdi_in(47) <= \<const0>\;
  drpdi_in(46) <= \<const0>\;
  drpdi_in(45) <= \<const0>\;
  drpdi_in(44) <= \<const0>\;
  drpdi_in(43) <= \<const0>\;
  drpdi_in(42) <= \<const0>\;
  drpdi_in(41) <= \<const0>\;
  drpdi_in(40) <= \<const0>\;
  drpdi_in(39) <= \<const0>\;
  drpdi_in(38) <= \<const0>\;
  drpdi_in(37) <= \<const0>\;
  drpdi_in(36) <= \<const0>\;
  drpdi_in(35) <= \<const0>\;
  drpdi_in(34) <= \<const0>\;
  drpdi_in(33) <= \<const0>\;
  drpdi_in(32) <= \<const0>\;
  drpdi_in(31) <= \<const0>\;
  drpdi_in(30) <= \<const0>\;
  drpdi_in(29) <= \<const0>\;
  drpdi_in(28) <= \<const0>\;
  drpdi_in(27) <= \<const0>\;
  drpdi_in(26) <= \<const0>\;
  drpdi_in(25) <= \<const0>\;
  drpdi_in(24) <= \<const0>\;
  drpdi_in(23) <= \<const0>\;
  drpdi_in(22) <= \<const0>\;
  drpdi_in(21) <= \<const0>\;
  drpdi_in(20) <= \<const0>\;
  drpdi_in(19) <= \<const0>\;
  drpdi_in(18) <= \<const0>\;
  drpdi_in(17) <= \<const0>\;
  drpdi_in(16) <= \<const0>\;
  drpdi_in(15) <= \<const0>\;
  drpdi_in(14) <= \<const0>\;
  drpdi_in(13) <= \<const0>\;
  drpdi_in(12) <= \<const0>\;
  drpdi_in(11) <= \<const0>\;
  drpdi_in(10) <= \<const0>\;
  drpdi_in(9) <= \<const0>\;
  drpdi_in(8) <= \<const0>\;
  drpdi_in(7) <= \<const0>\;
  drpdi_in(6) <= \<const0>\;
  drpdi_in(5) <= \<const0>\;
  drpdi_in(4) <= \<const0>\;
  drpdi_in(3) <= \<const0>\;
  drpdi_in(2) <= \<const0>\;
  drpdi_in(1) <= \<const0>\;
  drpdi_in(0) <= \<const0>\;
  drpen_in(7) <= \<const0>\;
  drpen_in(6) <= \<const0>\;
  drpen_in(5) <= \<const0>\;
  drpen_in(4) <= \<const0>\;
  drpen_in(3) <= \<const0>\;
  drpen_in(2) <= \<const0>\;
  drpen_in(1) <= \<const0>\;
  drpen_in(0) <= \<const0>\;
  drpwe_in(7) <= \<const0>\;
  drpwe_in(6) <= \<const0>\;
  drpwe_in(5) <= \<const0>\;
  drpwe_in(4) <= \<const0>\;
  drpwe_in(3) <= \<const0>\;
  drpwe_in(2) <= \<const0>\;
  drpwe_in(1) <= \<const0>\;
  drpwe_in(0) <= \<const0>\;
  ext_ch_gt_drpclk <= \^ext_ch_gt_drpclk\;
  ext_qpll1pd(1) <= \<const0>\;
  ext_qpll1pd(0) <= \<const0>\;
  ext_qpll1rate(5) <= \<const0>\;
  ext_qpll1rate(4) <= \<const0>\;
  ext_qpll1rate(3) <= \<const0>\;
  ext_qpll1rate(2) <= \<const0>\;
  ext_qpll1rate(1) <= \<const0>\;
  ext_qpll1rate(0) <= \<const0>\;
  ext_qpll1refclk(1) <= \<const0>\;
  ext_qpll1refclk(0) <= \<const0>\;
  ext_qpll1reset(1) <= \<const0>\;
  ext_qpll1reset(0) <= \<const0>\;
  eyescanreset_in(7) <= \<const0>\;
  eyescanreset_in(6) <= \<const0>\;
  eyescanreset_in(5) <= \<const0>\;
  eyescanreset_in(4) <= \<const0>\;
  eyescanreset_in(3) <= \<const0>\;
  eyescanreset_in(2) <= \<const0>\;
  eyescanreset_in(1) <= \<const0>\;
  eyescanreset_in(0) <= \<const0>\;
  gt_phystatus(7 downto 0) <= \^gt_phystatus\(7 downto 0);
  gt_qpll1lock(1 downto 0) <= \^gt_qpll1lock\(1 downto 0);
  gt_rxoutclk(7) <= \<const0>\;
  gt_rxoutclk(6) <= \<const0>\;
  gt_rxoutclk(5) <= \<const0>\;
  gt_rxoutclk(4) <= \<const0>\;
  gt_rxoutclk(3) <= \<const0>\;
  gt_rxoutclk(2) <= \<const0>\;
  gt_rxoutclk(1) <= \<const0>\;
  gt_rxoutclk(0) <= \<const0>\;
  gt_rxrecclkout(7) <= \<const0>\;
  gt_rxrecclkout(6) <= \<const0>\;
  gt_rxrecclkout(5) <= \<const0>\;
  gt_rxrecclkout(4) <= \<const0>\;
  gt_rxrecclkout(3) <= \<const0>\;
  gt_rxrecclkout(2) <= \<const0>\;
  gt_rxrecclkout(1) <= \<const0>\;
  gt_rxrecclkout(0) <= \<const0>\;
  gt_rxstatus(23 downto 0) <= \^gt_rxstatus\(23 downto 0);
  gt_rxvalid(7 downto 0) <= \^gt_rxvalid\(7 downto 0);
  gt_txelecidle(7 downto 0) <= \^gt_txelecidle\(7 downto 0);
  gthrxn_in(7) <= \<const0>\;
  gthrxn_in(6) <= \<const0>\;
  gthrxn_in(5) <= \<const0>\;
  gthrxn_in(4) <= \<const0>\;
  gthrxn_in(3) <= \<const0>\;
  gthrxn_in(2) <= \<const0>\;
  gthrxn_in(1) <= \<const0>\;
  gthrxn_in(0) <= \<const0>\;
  gthrxp_in(7) <= \<const0>\;
  gthrxp_in(6) <= \<const0>\;
  gthrxp_in(5) <= \<const0>\;
  gthrxp_in(4) <= \<const0>\;
  gthrxp_in(3) <= \<const0>\;
  gthrxp_in(2) <= \<const0>\;
  gthrxp_in(1) <= \<const0>\;
  gthrxp_in(0) <= \<const0>\;
  gtrefclk01_in(1) <= \<const0>\;
  gtrefclk01_in(0) <= \<const0>\;
  gtrefclk0_in(7) <= \<const0>\;
  gtrefclk0_in(6) <= \<const0>\;
  gtrefclk0_in(5) <= \<const0>\;
  gtrefclk0_in(4) <= \<const0>\;
  gtrefclk0_in(3) <= \<const0>\;
  gtrefclk0_in(2) <= \<const0>\;
  gtrefclk0_in(1) <= \<const0>\;
  gtrefclk0_in(0) <= \<const0>\;
  gtrxreset_in(7) <= \<const0>\;
  gtrxreset_in(6) <= \<const0>\;
  gtrxreset_in(5) <= \<const0>\;
  gtrxreset_in(4) <= \<const0>\;
  gtrxreset_in(3) <= \<const0>\;
  gtrxreset_in(2) <= \<const0>\;
  gtrxreset_in(1) <= \<const0>\;
  gtrxreset_in(0) <= \<const0>\;
  gttxreset_in(7) <= \<const0>\;
  gttxreset_in(6) <= \<const0>\;
  gttxreset_in(5) <= \<const0>\;
  gttxreset_in(4) <= \<const0>\;
  gttxreset_in(3) <= \<const0>\;
  gttxreset_in(2) <= \<const0>\;
  gttxreset_in(1) <= \<const0>\;
  gttxreset_in(0) <= \<const0>\;
  gtwiz_reset_rx_done_in <= \<const0>\;
  gtwiz_reset_tx_done_in <= \<const0>\;
  gtwiz_userclk_rx_active_in <= \<const0>\;
  gtwiz_userclk_tx_active_in <= \<const0>\;
  gtwiz_userclk_tx_reset_in <= \<const0>\;
  int_qpll1lock_out(1 downto 0) <= \^gt_qpll1lock\(1 downto 0);
  loopback_in(23) <= \<const0>\;
  loopback_in(22) <= \<const0>\;
  loopback_in(21) <= \<const0>\;
  loopback_in(20) <= \<const0>\;
  loopback_in(19) <= \<const0>\;
  loopback_in(18) <= \<const0>\;
  loopback_in(17) <= \<const0>\;
  loopback_in(16) <= \<const0>\;
  loopback_in(15) <= \<const0>\;
  loopback_in(14) <= \<const0>\;
  loopback_in(13) <= \<const0>\;
  loopback_in(12) <= \<const0>\;
  loopback_in(11) <= \<const0>\;
  loopback_in(10) <= \<const0>\;
  loopback_in(9) <= \<const0>\;
  loopback_in(8) <= \<const0>\;
  loopback_in(7) <= \<const0>\;
  loopback_in(6) <= \<const0>\;
  loopback_in(5) <= \<const0>\;
  loopback_in(4) <= \<const0>\;
  loopback_in(3) <= \<const0>\;
  loopback_in(2) <= \<const0>\;
  loopback_in(1) <= \<const0>\;
  loopback_in(0) <= \<const0>\;
  pcie_perstn0_out <= \<const0>\;
  pcie_perstn1_out <= \<const0>\;
  pcieeqrxeqadaptdone_in(7) <= \<const0>\;
  pcieeqrxeqadaptdone_in(6) <= \<const0>\;
  pcieeqrxeqadaptdone_in(5) <= \<const0>\;
  pcieeqrxeqadaptdone_in(4) <= \<const0>\;
  pcieeqrxeqadaptdone_in(3) <= \<const0>\;
  pcieeqrxeqadaptdone_in(2) <= \<const0>\;
  pcieeqrxeqadaptdone_in(1) <= \<const0>\;
  pcieeqrxeqadaptdone_in(0) <= \<const0>\;
  pcierstidle_in(7) <= \<const0>\;
  pcierstidle_in(6) <= \<const0>\;
  pcierstidle_in(5) <= \<const0>\;
  pcierstidle_in(4) <= \<const0>\;
  pcierstidle_in(3) <= \<const0>\;
  pcierstidle_in(2) <= \<const0>\;
  pcierstidle_in(1) <= \<const0>\;
  pcierstidle_in(0) <= \<const0>\;
  pciersttxsyncstart_in(7) <= \<const0>\;
  pciersttxsyncstart_in(6) <= \<const0>\;
  pciersttxsyncstart_in(5) <= \<const0>\;
  pciersttxsyncstart_in(4) <= \<const0>\;
  pciersttxsyncstart_in(3) <= \<const0>\;
  pciersttxsyncstart_in(2) <= \<const0>\;
  pciersttxsyncstart_in(1) <= \<const0>\;
  pciersttxsyncstart_in(0) <= \<const0>\;
  pcieuserratedone_in(7) <= \<const0>\;
  pcieuserratedone_in(6) <= \<const0>\;
  pcieuserratedone_in(5) <= \<const0>\;
  pcieuserratedone_in(4) <= \<const0>\;
  pcieuserratedone_in(3) <= \<const0>\;
  pcieuserratedone_in(2) <= \<const0>\;
  pcieuserratedone_in(1) <= \<const0>\;
  pcieuserratedone_in(0) <= \<const0>\;
  pcsrsvdin_in(127) <= \<const0>\;
  pcsrsvdin_in(126) <= \<const0>\;
  pcsrsvdin_in(125) <= \<const0>\;
  pcsrsvdin_in(124) <= \<const0>\;
  pcsrsvdin_in(123) <= \<const0>\;
  pcsrsvdin_in(122) <= \<const0>\;
  pcsrsvdin_in(121) <= \<const0>\;
  pcsrsvdin_in(120) <= \<const0>\;
  pcsrsvdin_in(119) <= \<const0>\;
  pcsrsvdin_in(118) <= \<const0>\;
  pcsrsvdin_in(117) <= \<const0>\;
  pcsrsvdin_in(116) <= \<const0>\;
  pcsrsvdin_in(115) <= \<const0>\;
  pcsrsvdin_in(114) <= \<const0>\;
  pcsrsvdin_in(113) <= \<const0>\;
  pcsrsvdin_in(112) <= \<const0>\;
  pcsrsvdin_in(111) <= \<const0>\;
  pcsrsvdin_in(110) <= \<const0>\;
  pcsrsvdin_in(109) <= \<const0>\;
  pcsrsvdin_in(108) <= \<const0>\;
  pcsrsvdin_in(107) <= \<const0>\;
  pcsrsvdin_in(106) <= \<const0>\;
  pcsrsvdin_in(105) <= \<const0>\;
  pcsrsvdin_in(104) <= \<const0>\;
  pcsrsvdin_in(103) <= \<const0>\;
  pcsrsvdin_in(102) <= \<const0>\;
  pcsrsvdin_in(101) <= \<const0>\;
  pcsrsvdin_in(100) <= \<const0>\;
  pcsrsvdin_in(99) <= \<const0>\;
  pcsrsvdin_in(98) <= \<const0>\;
  pcsrsvdin_in(97) <= \<const0>\;
  pcsrsvdin_in(96) <= \<const0>\;
  pcsrsvdin_in(95) <= \<const0>\;
  pcsrsvdin_in(94) <= \<const0>\;
  pcsrsvdin_in(93) <= \<const0>\;
  pcsrsvdin_in(92) <= \<const0>\;
  pcsrsvdin_in(91) <= \<const0>\;
  pcsrsvdin_in(90) <= \<const0>\;
  pcsrsvdin_in(89) <= \<const0>\;
  pcsrsvdin_in(88) <= \<const0>\;
  pcsrsvdin_in(87) <= \<const0>\;
  pcsrsvdin_in(86) <= \<const0>\;
  pcsrsvdin_in(85) <= \<const0>\;
  pcsrsvdin_in(84) <= \<const0>\;
  pcsrsvdin_in(83) <= \<const0>\;
  pcsrsvdin_in(82) <= \<const0>\;
  pcsrsvdin_in(81) <= \<const0>\;
  pcsrsvdin_in(80) <= \<const0>\;
  pcsrsvdin_in(79) <= \<const0>\;
  pcsrsvdin_in(78) <= \<const0>\;
  pcsrsvdin_in(77) <= \<const0>\;
  pcsrsvdin_in(76) <= \<const0>\;
  pcsrsvdin_in(75) <= \<const0>\;
  pcsrsvdin_in(74) <= \<const0>\;
  pcsrsvdin_in(73) <= \<const0>\;
  pcsrsvdin_in(72) <= \<const0>\;
  pcsrsvdin_in(71) <= \<const0>\;
  pcsrsvdin_in(70) <= \<const0>\;
  pcsrsvdin_in(69) <= \<const0>\;
  pcsrsvdin_in(68) <= \<const0>\;
  pcsrsvdin_in(67) <= \<const0>\;
  pcsrsvdin_in(66) <= \<const0>\;
  pcsrsvdin_in(65) <= \<const0>\;
  pcsrsvdin_in(64) <= \<const0>\;
  pcsrsvdin_in(63) <= \<const0>\;
  pcsrsvdin_in(62) <= \<const0>\;
  pcsrsvdin_in(61) <= \<const0>\;
  pcsrsvdin_in(60) <= \<const0>\;
  pcsrsvdin_in(59) <= \<const0>\;
  pcsrsvdin_in(58) <= \<const0>\;
  pcsrsvdin_in(57) <= \<const0>\;
  pcsrsvdin_in(56) <= \<const0>\;
  pcsrsvdin_in(55) <= \<const0>\;
  pcsrsvdin_in(54) <= \<const0>\;
  pcsrsvdin_in(53) <= \<const0>\;
  pcsrsvdin_in(52) <= \<const0>\;
  pcsrsvdin_in(51) <= \<const0>\;
  pcsrsvdin_in(50) <= \<const0>\;
  pcsrsvdin_in(49) <= \<const0>\;
  pcsrsvdin_in(48) <= \<const0>\;
  pcsrsvdin_in(47) <= \<const0>\;
  pcsrsvdin_in(46) <= \<const0>\;
  pcsrsvdin_in(45) <= \<const0>\;
  pcsrsvdin_in(44) <= \<const0>\;
  pcsrsvdin_in(43) <= \<const0>\;
  pcsrsvdin_in(42) <= \<const0>\;
  pcsrsvdin_in(41) <= \<const0>\;
  pcsrsvdin_in(40) <= \<const0>\;
  pcsrsvdin_in(39) <= \<const0>\;
  pcsrsvdin_in(38) <= \<const0>\;
  pcsrsvdin_in(37) <= \<const0>\;
  pcsrsvdin_in(36) <= \<const0>\;
  pcsrsvdin_in(35) <= \<const0>\;
  pcsrsvdin_in(34) <= \<const0>\;
  pcsrsvdin_in(33) <= \<const0>\;
  pcsrsvdin_in(32) <= \<const0>\;
  pcsrsvdin_in(31) <= \<const0>\;
  pcsrsvdin_in(30) <= \<const0>\;
  pcsrsvdin_in(29) <= \<const0>\;
  pcsrsvdin_in(28) <= \<const0>\;
  pcsrsvdin_in(27) <= \<const0>\;
  pcsrsvdin_in(26) <= \<const0>\;
  pcsrsvdin_in(25) <= \<const0>\;
  pcsrsvdin_in(24) <= \<const0>\;
  pcsrsvdin_in(23) <= \<const0>\;
  pcsrsvdin_in(22) <= \<const0>\;
  pcsrsvdin_in(21) <= \<const0>\;
  pcsrsvdin_in(20) <= \<const0>\;
  pcsrsvdin_in(19) <= \<const0>\;
  pcsrsvdin_in(18) <= \<const0>\;
  pcsrsvdin_in(17) <= \<const0>\;
  pcsrsvdin_in(16) <= \<const0>\;
  pcsrsvdin_in(15) <= \<const0>\;
  pcsrsvdin_in(14) <= \<const0>\;
  pcsrsvdin_in(13) <= \<const0>\;
  pcsrsvdin_in(12) <= \<const0>\;
  pcsrsvdin_in(11) <= \<const0>\;
  pcsrsvdin_in(10) <= \<const0>\;
  pcsrsvdin_in(9) <= \<const0>\;
  pcsrsvdin_in(8) <= \<const0>\;
  pcsrsvdin_in(7) <= \<const0>\;
  pcsrsvdin_in(6) <= \<const0>\;
  pcsrsvdin_in(5) <= \<const0>\;
  pcsrsvdin_in(4) <= \<const0>\;
  pcsrsvdin_in(3) <= \<const0>\;
  pcsrsvdin_in(2) <= \<const0>\;
  pcsrsvdin_in(1) <= \<const0>\;
  pcsrsvdin_in(0) <= \<const0>\;
  phy_rdy_out <= \^phy_rdy_out\;
  phy_rst_fsm(3) <= \<const0>\;
  phy_rst_fsm(2 downto 0) <= \^phy_rst_fsm\(2 downto 0);
  phy_rst_idle <= \^phy_rdy_out\;
  phy_txeq_ctrl(15 downto 0) <= \^phy_txeq_ctrl\(15 downto 0);
  phy_txeq_preset(31 downto 0) <= \^phy_txeq_preset\(31 downto 0);
  pipe_tx_0_sigs(83) <= \<const0>\;
  pipe_tx_0_sigs(82) <= \<const0>\;
  pipe_tx_0_sigs(81) <= \<const0>\;
  pipe_tx_0_sigs(80) <= \<const0>\;
  pipe_tx_0_sigs(79) <= \<const0>\;
  pipe_tx_0_sigs(78) <= \<const0>\;
  pipe_tx_0_sigs(77) <= \<const0>\;
  pipe_tx_0_sigs(76) <= \<const0>\;
  pipe_tx_0_sigs(75) <= \<const0>\;
  pipe_tx_0_sigs(74) <= \<const0>\;
  pipe_tx_0_sigs(73) <= \<const0>\;
  pipe_tx_0_sigs(72) <= \<const0>\;
  pipe_tx_0_sigs(71) <= \<const0>\;
  pipe_tx_0_sigs(70) <= \<const0>\;
  pipe_tx_0_sigs(69) <= \<const0>\;
  pipe_tx_0_sigs(68) <= \<const0>\;
  pipe_tx_0_sigs(67) <= \<const0>\;
  pipe_tx_0_sigs(66) <= \<const0>\;
  pipe_tx_0_sigs(65) <= \<const0>\;
  pipe_tx_0_sigs(64) <= \<const0>\;
  pipe_tx_0_sigs(63) <= \<const0>\;
  pipe_tx_0_sigs(62) <= \<const0>\;
  pipe_tx_0_sigs(61) <= \<const0>\;
  pipe_tx_0_sigs(60) <= \<const0>\;
  pipe_tx_0_sigs(59) <= \<const0>\;
  pipe_tx_0_sigs(58) <= \<const0>\;
  pipe_tx_0_sigs(57) <= \<const0>\;
  pipe_tx_0_sigs(56) <= \<const0>\;
  pipe_tx_0_sigs(55) <= \<const0>\;
  pipe_tx_0_sigs(54) <= \<const0>\;
  pipe_tx_0_sigs(53) <= \<const0>\;
  pipe_tx_0_sigs(52) <= \<const0>\;
  pipe_tx_0_sigs(51) <= \<const0>\;
  pipe_tx_0_sigs(50) <= \<const0>\;
  pipe_tx_0_sigs(49) <= \<const0>\;
  pipe_tx_0_sigs(48) <= \<const0>\;
  pipe_tx_0_sigs(47) <= \<const0>\;
  pipe_tx_0_sigs(46) <= \<const0>\;
  pipe_tx_0_sigs(45) <= \<const0>\;
  pipe_tx_0_sigs(44) <= \<const0>\;
  pipe_tx_0_sigs(43) <= \<const0>\;
  pipe_tx_0_sigs(42) <= \<const0>\;
  pipe_tx_0_sigs(41) <= \<const0>\;
  pipe_tx_0_sigs(40) <= \<const0>\;
  pipe_tx_0_sigs(39) <= \<const0>\;
  pipe_tx_0_sigs(38) <= \<const0>\;
  pipe_tx_0_sigs(37) <= \<const0>\;
  pipe_tx_0_sigs(36) <= \<const0>\;
  pipe_tx_0_sigs(35) <= \<const0>\;
  pipe_tx_0_sigs(34) <= \<const0>\;
  pipe_tx_0_sigs(33) <= \<const0>\;
  pipe_tx_0_sigs(32) <= \<const0>\;
  pipe_tx_0_sigs(31) <= \<const0>\;
  pipe_tx_0_sigs(30) <= \<const0>\;
  pipe_tx_0_sigs(29) <= \<const0>\;
  pipe_tx_0_sigs(28) <= \<const0>\;
  pipe_tx_0_sigs(27) <= \<const0>\;
  pipe_tx_0_sigs(26) <= \<const0>\;
  pipe_tx_0_sigs(25) <= \<const0>\;
  pipe_tx_0_sigs(24) <= \<const0>\;
  pipe_tx_0_sigs(23) <= \<const0>\;
  pipe_tx_0_sigs(22) <= \<const0>\;
  pipe_tx_0_sigs(21) <= \<const0>\;
  pipe_tx_0_sigs(20) <= \<const0>\;
  pipe_tx_0_sigs(19) <= \<const0>\;
  pipe_tx_0_sigs(18) <= \<const0>\;
  pipe_tx_0_sigs(17) <= \<const0>\;
  pipe_tx_0_sigs(16) <= \<const0>\;
  pipe_tx_0_sigs(15) <= \<const0>\;
  pipe_tx_0_sigs(14) <= \<const0>\;
  pipe_tx_0_sigs(13) <= \<const0>\;
  pipe_tx_0_sigs(12) <= \<const0>\;
  pipe_tx_0_sigs(11) <= \<const0>\;
  pipe_tx_0_sigs(10) <= \<const0>\;
  pipe_tx_0_sigs(9) <= \<const0>\;
  pipe_tx_0_sigs(8) <= \<const0>\;
  pipe_tx_0_sigs(7) <= \<const0>\;
  pipe_tx_0_sigs(6) <= \<const0>\;
  pipe_tx_0_sigs(5) <= \<const0>\;
  pipe_tx_0_sigs(4) <= \<const0>\;
  pipe_tx_0_sigs(3) <= \<const0>\;
  pipe_tx_0_sigs(2) <= \<const0>\;
  pipe_tx_0_sigs(1) <= \<const0>\;
  pipe_tx_0_sigs(0) <= \<const0>\;
  pipe_tx_1_sigs(83) <= \<const0>\;
  pipe_tx_1_sigs(82) <= \<const0>\;
  pipe_tx_1_sigs(81) <= \<const0>\;
  pipe_tx_1_sigs(80) <= \<const0>\;
  pipe_tx_1_sigs(79) <= \<const0>\;
  pipe_tx_1_sigs(78) <= \<const0>\;
  pipe_tx_1_sigs(77) <= \<const0>\;
  pipe_tx_1_sigs(76) <= \<const0>\;
  pipe_tx_1_sigs(75) <= \<const0>\;
  pipe_tx_1_sigs(74) <= \<const0>\;
  pipe_tx_1_sigs(73) <= \<const0>\;
  pipe_tx_1_sigs(72) <= \<const0>\;
  pipe_tx_1_sigs(71) <= \<const0>\;
  pipe_tx_1_sigs(70) <= \<const0>\;
  pipe_tx_1_sigs(69) <= \<const0>\;
  pipe_tx_1_sigs(68) <= \<const0>\;
  pipe_tx_1_sigs(67) <= \<const0>\;
  pipe_tx_1_sigs(66) <= \<const0>\;
  pipe_tx_1_sigs(65) <= \<const0>\;
  pipe_tx_1_sigs(64) <= \<const0>\;
  pipe_tx_1_sigs(63) <= \<const0>\;
  pipe_tx_1_sigs(62) <= \<const0>\;
  pipe_tx_1_sigs(61) <= \<const0>\;
  pipe_tx_1_sigs(60) <= \<const0>\;
  pipe_tx_1_sigs(59) <= \<const0>\;
  pipe_tx_1_sigs(58) <= \<const0>\;
  pipe_tx_1_sigs(57) <= \<const0>\;
  pipe_tx_1_sigs(56) <= \<const0>\;
  pipe_tx_1_sigs(55) <= \<const0>\;
  pipe_tx_1_sigs(54) <= \<const0>\;
  pipe_tx_1_sigs(53) <= \<const0>\;
  pipe_tx_1_sigs(52) <= \<const0>\;
  pipe_tx_1_sigs(51) <= \<const0>\;
  pipe_tx_1_sigs(50) <= \<const0>\;
  pipe_tx_1_sigs(49) <= \<const0>\;
  pipe_tx_1_sigs(48) <= \<const0>\;
  pipe_tx_1_sigs(47) <= \<const0>\;
  pipe_tx_1_sigs(46) <= \<const0>\;
  pipe_tx_1_sigs(45) <= \<const0>\;
  pipe_tx_1_sigs(44) <= \<const0>\;
  pipe_tx_1_sigs(43) <= \<const0>\;
  pipe_tx_1_sigs(42) <= \<const0>\;
  pipe_tx_1_sigs(41) <= \<const0>\;
  pipe_tx_1_sigs(40) <= \<const0>\;
  pipe_tx_1_sigs(39) <= \<const0>\;
  pipe_tx_1_sigs(38) <= \<const0>\;
  pipe_tx_1_sigs(37) <= \<const0>\;
  pipe_tx_1_sigs(36) <= \<const0>\;
  pipe_tx_1_sigs(35) <= \<const0>\;
  pipe_tx_1_sigs(34) <= \<const0>\;
  pipe_tx_1_sigs(33) <= \<const0>\;
  pipe_tx_1_sigs(32) <= \<const0>\;
  pipe_tx_1_sigs(31) <= \<const0>\;
  pipe_tx_1_sigs(30) <= \<const0>\;
  pipe_tx_1_sigs(29) <= \<const0>\;
  pipe_tx_1_sigs(28) <= \<const0>\;
  pipe_tx_1_sigs(27) <= \<const0>\;
  pipe_tx_1_sigs(26) <= \<const0>\;
  pipe_tx_1_sigs(25) <= \<const0>\;
  pipe_tx_1_sigs(24) <= \<const0>\;
  pipe_tx_1_sigs(23) <= \<const0>\;
  pipe_tx_1_sigs(22) <= \<const0>\;
  pipe_tx_1_sigs(21) <= \<const0>\;
  pipe_tx_1_sigs(20) <= \<const0>\;
  pipe_tx_1_sigs(19) <= \<const0>\;
  pipe_tx_1_sigs(18) <= \<const0>\;
  pipe_tx_1_sigs(17) <= \<const0>\;
  pipe_tx_1_sigs(16) <= \<const0>\;
  pipe_tx_1_sigs(15) <= \<const0>\;
  pipe_tx_1_sigs(14) <= \<const0>\;
  pipe_tx_1_sigs(13) <= \<const0>\;
  pipe_tx_1_sigs(12) <= \<const0>\;
  pipe_tx_1_sigs(11) <= \<const0>\;
  pipe_tx_1_sigs(10) <= \<const0>\;
  pipe_tx_1_sigs(9) <= \<const0>\;
  pipe_tx_1_sigs(8) <= \<const0>\;
  pipe_tx_1_sigs(7) <= \<const0>\;
  pipe_tx_1_sigs(6) <= \<const0>\;
  pipe_tx_1_sigs(5) <= \<const0>\;
  pipe_tx_1_sigs(4) <= \<const0>\;
  pipe_tx_1_sigs(3) <= \<const0>\;
  pipe_tx_1_sigs(2) <= \<const0>\;
  pipe_tx_1_sigs(1) <= \<const0>\;
  pipe_tx_1_sigs(0) <= \<const0>\;
  pipe_tx_2_sigs(83) <= \<const0>\;
  pipe_tx_2_sigs(82) <= \<const0>\;
  pipe_tx_2_sigs(81) <= \<const0>\;
  pipe_tx_2_sigs(80) <= \<const0>\;
  pipe_tx_2_sigs(79) <= \<const0>\;
  pipe_tx_2_sigs(78) <= \<const0>\;
  pipe_tx_2_sigs(77) <= \<const0>\;
  pipe_tx_2_sigs(76) <= \<const0>\;
  pipe_tx_2_sigs(75) <= \<const0>\;
  pipe_tx_2_sigs(74) <= \<const0>\;
  pipe_tx_2_sigs(73) <= \<const0>\;
  pipe_tx_2_sigs(72) <= \<const0>\;
  pipe_tx_2_sigs(71) <= \<const0>\;
  pipe_tx_2_sigs(70) <= \<const0>\;
  pipe_tx_2_sigs(69) <= \<const0>\;
  pipe_tx_2_sigs(68) <= \<const0>\;
  pipe_tx_2_sigs(67) <= \<const0>\;
  pipe_tx_2_sigs(66) <= \<const0>\;
  pipe_tx_2_sigs(65) <= \<const0>\;
  pipe_tx_2_sigs(64) <= \<const0>\;
  pipe_tx_2_sigs(63) <= \<const0>\;
  pipe_tx_2_sigs(62) <= \<const0>\;
  pipe_tx_2_sigs(61) <= \<const0>\;
  pipe_tx_2_sigs(60) <= \<const0>\;
  pipe_tx_2_sigs(59) <= \<const0>\;
  pipe_tx_2_sigs(58) <= \<const0>\;
  pipe_tx_2_sigs(57) <= \<const0>\;
  pipe_tx_2_sigs(56) <= \<const0>\;
  pipe_tx_2_sigs(55) <= \<const0>\;
  pipe_tx_2_sigs(54) <= \<const0>\;
  pipe_tx_2_sigs(53) <= \<const0>\;
  pipe_tx_2_sigs(52) <= \<const0>\;
  pipe_tx_2_sigs(51) <= \<const0>\;
  pipe_tx_2_sigs(50) <= \<const0>\;
  pipe_tx_2_sigs(49) <= \<const0>\;
  pipe_tx_2_sigs(48) <= \<const0>\;
  pipe_tx_2_sigs(47) <= \<const0>\;
  pipe_tx_2_sigs(46) <= \<const0>\;
  pipe_tx_2_sigs(45) <= \<const0>\;
  pipe_tx_2_sigs(44) <= \<const0>\;
  pipe_tx_2_sigs(43) <= \<const0>\;
  pipe_tx_2_sigs(42) <= \<const0>\;
  pipe_tx_2_sigs(41) <= \<const0>\;
  pipe_tx_2_sigs(40) <= \<const0>\;
  pipe_tx_2_sigs(39) <= \<const0>\;
  pipe_tx_2_sigs(38) <= \<const0>\;
  pipe_tx_2_sigs(37) <= \<const0>\;
  pipe_tx_2_sigs(36) <= \<const0>\;
  pipe_tx_2_sigs(35) <= \<const0>\;
  pipe_tx_2_sigs(34) <= \<const0>\;
  pipe_tx_2_sigs(33) <= \<const0>\;
  pipe_tx_2_sigs(32) <= \<const0>\;
  pipe_tx_2_sigs(31) <= \<const0>\;
  pipe_tx_2_sigs(30) <= \<const0>\;
  pipe_tx_2_sigs(29) <= \<const0>\;
  pipe_tx_2_sigs(28) <= \<const0>\;
  pipe_tx_2_sigs(27) <= \<const0>\;
  pipe_tx_2_sigs(26) <= \<const0>\;
  pipe_tx_2_sigs(25) <= \<const0>\;
  pipe_tx_2_sigs(24) <= \<const0>\;
  pipe_tx_2_sigs(23) <= \<const0>\;
  pipe_tx_2_sigs(22) <= \<const0>\;
  pipe_tx_2_sigs(21) <= \<const0>\;
  pipe_tx_2_sigs(20) <= \<const0>\;
  pipe_tx_2_sigs(19) <= \<const0>\;
  pipe_tx_2_sigs(18) <= \<const0>\;
  pipe_tx_2_sigs(17) <= \<const0>\;
  pipe_tx_2_sigs(16) <= \<const0>\;
  pipe_tx_2_sigs(15) <= \<const0>\;
  pipe_tx_2_sigs(14) <= \<const0>\;
  pipe_tx_2_sigs(13) <= \<const0>\;
  pipe_tx_2_sigs(12) <= \<const0>\;
  pipe_tx_2_sigs(11) <= \<const0>\;
  pipe_tx_2_sigs(10) <= \<const0>\;
  pipe_tx_2_sigs(9) <= \<const0>\;
  pipe_tx_2_sigs(8) <= \<const0>\;
  pipe_tx_2_sigs(7) <= \<const0>\;
  pipe_tx_2_sigs(6) <= \<const0>\;
  pipe_tx_2_sigs(5) <= \<const0>\;
  pipe_tx_2_sigs(4) <= \<const0>\;
  pipe_tx_2_sigs(3) <= \<const0>\;
  pipe_tx_2_sigs(2) <= \<const0>\;
  pipe_tx_2_sigs(1) <= \<const0>\;
  pipe_tx_2_sigs(0) <= \<const0>\;
  pipe_tx_3_sigs(83) <= \<const0>\;
  pipe_tx_3_sigs(82) <= \<const0>\;
  pipe_tx_3_sigs(81) <= \<const0>\;
  pipe_tx_3_sigs(80) <= \<const0>\;
  pipe_tx_3_sigs(79) <= \<const0>\;
  pipe_tx_3_sigs(78) <= \<const0>\;
  pipe_tx_3_sigs(77) <= \<const0>\;
  pipe_tx_3_sigs(76) <= \<const0>\;
  pipe_tx_3_sigs(75) <= \<const0>\;
  pipe_tx_3_sigs(74) <= \<const0>\;
  pipe_tx_3_sigs(73) <= \<const0>\;
  pipe_tx_3_sigs(72) <= \<const0>\;
  pipe_tx_3_sigs(71) <= \<const0>\;
  pipe_tx_3_sigs(70) <= \<const0>\;
  pipe_tx_3_sigs(69) <= \<const0>\;
  pipe_tx_3_sigs(68) <= \<const0>\;
  pipe_tx_3_sigs(67) <= \<const0>\;
  pipe_tx_3_sigs(66) <= \<const0>\;
  pipe_tx_3_sigs(65) <= \<const0>\;
  pipe_tx_3_sigs(64) <= \<const0>\;
  pipe_tx_3_sigs(63) <= \<const0>\;
  pipe_tx_3_sigs(62) <= \<const0>\;
  pipe_tx_3_sigs(61) <= \<const0>\;
  pipe_tx_3_sigs(60) <= \<const0>\;
  pipe_tx_3_sigs(59) <= \<const0>\;
  pipe_tx_3_sigs(58) <= \<const0>\;
  pipe_tx_3_sigs(57) <= \<const0>\;
  pipe_tx_3_sigs(56) <= \<const0>\;
  pipe_tx_3_sigs(55) <= \<const0>\;
  pipe_tx_3_sigs(54) <= \<const0>\;
  pipe_tx_3_sigs(53) <= \<const0>\;
  pipe_tx_3_sigs(52) <= \<const0>\;
  pipe_tx_3_sigs(51) <= \<const0>\;
  pipe_tx_3_sigs(50) <= \<const0>\;
  pipe_tx_3_sigs(49) <= \<const0>\;
  pipe_tx_3_sigs(48) <= \<const0>\;
  pipe_tx_3_sigs(47) <= \<const0>\;
  pipe_tx_3_sigs(46) <= \<const0>\;
  pipe_tx_3_sigs(45) <= \<const0>\;
  pipe_tx_3_sigs(44) <= \<const0>\;
  pipe_tx_3_sigs(43) <= \<const0>\;
  pipe_tx_3_sigs(42) <= \<const0>\;
  pipe_tx_3_sigs(41) <= \<const0>\;
  pipe_tx_3_sigs(40) <= \<const0>\;
  pipe_tx_3_sigs(39) <= \<const0>\;
  pipe_tx_3_sigs(38) <= \<const0>\;
  pipe_tx_3_sigs(37) <= \<const0>\;
  pipe_tx_3_sigs(36) <= \<const0>\;
  pipe_tx_3_sigs(35) <= \<const0>\;
  pipe_tx_3_sigs(34) <= \<const0>\;
  pipe_tx_3_sigs(33) <= \<const0>\;
  pipe_tx_3_sigs(32) <= \<const0>\;
  pipe_tx_3_sigs(31) <= \<const0>\;
  pipe_tx_3_sigs(30) <= \<const0>\;
  pipe_tx_3_sigs(29) <= \<const0>\;
  pipe_tx_3_sigs(28) <= \<const0>\;
  pipe_tx_3_sigs(27) <= \<const0>\;
  pipe_tx_3_sigs(26) <= \<const0>\;
  pipe_tx_3_sigs(25) <= \<const0>\;
  pipe_tx_3_sigs(24) <= \<const0>\;
  pipe_tx_3_sigs(23) <= \<const0>\;
  pipe_tx_3_sigs(22) <= \<const0>\;
  pipe_tx_3_sigs(21) <= \<const0>\;
  pipe_tx_3_sigs(20) <= \<const0>\;
  pipe_tx_3_sigs(19) <= \<const0>\;
  pipe_tx_3_sigs(18) <= \<const0>\;
  pipe_tx_3_sigs(17) <= \<const0>\;
  pipe_tx_3_sigs(16) <= \<const0>\;
  pipe_tx_3_sigs(15) <= \<const0>\;
  pipe_tx_3_sigs(14) <= \<const0>\;
  pipe_tx_3_sigs(13) <= \<const0>\;
  pipe_tx_3_sigs(12) <= \<const0>\;
  pipe_tx_3_sigs(11) <= \<const0>\;
  pipe_tx_3_sigs(10) <= \<const0>\;
  pipe_tx_3_sigs(9) <= \<const0>\;
  pipe_tx_3_sigs(8) <= \<const0>\;
  pipe_tx_3_sigs(7) <= \<const0>\;
  pipe_tx_3_sigs(6) <= \<const0>\;
  pipe_tx_3_sigs(5) <= \<const0>\;
  pipe_tx_3_sigs(4) <= \<const0>\;
  pipe_tx_3_sigs(3) <= \<const0>\;
  pipe_tx_3_sigs(2) <= \<const0>\;
  pipe_tx_3_sigs(1) <= \<const0>\;
  pipe_tx_3_sigs(0) <= \<const0>\;
  pipe_tx_4_sigs(83) <= \<const0>\;
  pipe_tx_4_sigs(82) <= \<const0>\;
  pipe_tx_4_sigs(81) <= \<const0>\;
  pipe_tx_4_sigs(80) <= \<const0>\;
  pipe_tx_4_sigs(79) <= \<const0>\;
  pipe_tx_4_sigs(78) <= \<const0>\;
  pipe_tx_4_sigs(77) <= \<const0>\;
  pipe_tx_4_sigs(76) <= \<const0>\;
  pipe_tx_4_sigs(75) <= \<const0>\;
  pipe_tx_4_sigs(74) <= \<const0>\;
  pipe_tx_4_sigs(73) <= \<const0>\;
  pipe_tx_4_sigs(72) <= \<const0>\;
  pipe_tx_4_sigs(71) <= \<const0>\;
  pipe_tx_4_sigs(70) <= \<const0>\;
  pipe_tx_4_sigs(69) <= \<const0>\;
  pipe_tx_4_sigs(68) <= \<const0>\;
  pipe_tx_4_sigs(67) <= \<const0>\;
  pipe_tx_4_sigs(66) <= \<const0>\;
  pipe_tx_4_sigs(65) <= \<const0>\;
  pipe_tx_4_sigs(64) <= \<const0>\;
  pipe_tx_4_sigs(63) <= \<const0>\;
  pipe_tx_4_sigs(62) <= \<const0>\;
  pipe_tx_4_sigs(61) <= \<const0>\;
  pipe_tx_4_sigs(60) <= \<const0>\;
  pipe_tx_4_sigs(59) <= \<const0>\;
  pipe_tx_4_sigs(58) <= \<const0>\;
  pipe_tx_4_sigs(57) <= \<const0>\;
  pipe_tx_4_sigs(56) <= \<const0>\;
  pipe_tx_4_sigs(55) <= \<const0>\;
  pipe_tx_4_sigs(54) <= \<const0>\;
  pipe_tx_4_sigs(53) <= \<const0>\;
  pipe_tx_4_sigs(52) <= \<const0>\;
  pipe_tx_4_sigs(51) <= \<const0>\;
  pipe_tx_4_sigs(50) <= \<const0>\;
  pipe_tx_4_sigs(49) <= \<const0>\;
  pipe_tx_4_sigs(48) <= \<const0>\;
  pipe_tx_4_sigs(47) <= \<const0>\;
  pipe_tx_4_sigs(46) <= \<const0>\;
  pipe_tx_4_sigs(45) <= \<const0>\;
  pipe_tx_4_sigs(44) <= \<const0>\;
  pipe_tx_4_sigs(43) <= \<const0>\;
  pipe_tx_4_sigs(42) <= \<const0>\;
  pipe_tx_4_sigs(41) <= \<const0>\;
  pipe_tx_4_sigs(40) <= \<const0>\;
  pipe_tx_4_sigs(39) <= \<const0>\;
  pipe_tx_4_sigs(38) <= \<const0>\;
  pipe_tx_4_sigs(37) <= \<const0>\;
  pipe_tx_4_sigs(36) <= \<const0>\;
  pipe_tx_4_sigs(35) <= \<const0>\;
  pipe_tx_4_sigs(34) <= \<const0>\;
  pipe_tx_4_sigs(33) <= \<const0>\;
  pipe_tx_4_sigs(32) <= \<const0>\;
  pipe_tx_4_sigs(31) <= \<const0>\;
  pipe_tx_4_sigs(30) <= \<const0>\;
  pipe_tx_4_sigs(29) <= \<const0>\;
  pipe_tx_4_sigs(28) <= \<const0>\;
  pipe_tx_4_sigs(27) <= \<const0>\;
  pipe_tx_4_sigs(26) <= \<const0>\;
  pipe_tx_4_sigs(25) <= \<const0>\;
  pipe_tx_4_sigs(24) <= \<const0>\;
  pipe_tx_4_sigs(23) <= \<const0>\;
  pipe_tx_4_sigs(22) <= \<const0>\;
  pipe_tx_4_sigs(21) <= \<const0>\;
  pipe_tx_4_sigs(20) <= \<const0>\;
  pipe_tx_4_sigs(19) <= \<const0>\;
  pipe_tx_4_sigs(18) <= \<const0>\;
  pipe_tx_4_sigs(17) <= \<const0>\;
  pipe_tx_4_sigs(16) <= \<const0>\;
  pipe_tx_4_sigs(15) <= \<const0>\;
  pipe_tx_4_sigs(14) <= \<const0>\;
  pipe_tx_4_sigs(13) <= \<const0>\;
  pipe_tx_4_sigs(12) <= \<const0>\;
  pipe_tx_4_sigs(11) <= \<const0>\;
  pipe_tx_4_sigs(10) <= \<const0>\;
  pipe_tx_4_sigs(9) <= \<const0>\;
  pipe_tx_4_sigs(8) <= \<const0>\;
  pipe_tx_4_sigs(7) <= \<const0>\;
  pipe_tx_4_sigs(6) <= \<const0>\;
  pipe_tx_4_sigs(5) <= \<const0>\;
  pipe_tx_4_sigs(4) <= \<const0>\;
  pipe_tx_4_sigs(3) <= \<const0>\;
  pipe_tx_4_sigs(2) <= \<const0>\;
  pipe_tx_4_sigs(1) <= \<const0>\;
  pipe_tx_4_sigs(0) <= \<const0>\;
  pipe_tx_5_sigs(83) <= \<const0>\;
  pipe_tx_5_sigs(82) <= \<const0>\;
  pipe_tx_5_sigs(81) <= \<const0>\;
  pipe_tx_5_sigs(80) <= \<const0>\;
  pipe_tx_5_sigs(79) <= \<const0>\;
  pipe_tx_5_sigs(78) <= \<const0>\;
  pipe_tx_5_sigs(77) <= \<const0>\;
  pipe_tx_5_sigs(76) <= \<const0>\;
  pipe_tx_5_sigs(75) <= \<const0>\;
  pipe_tx_5_sigs(74) <= \<const0>\;
  pipe_tx_5_sigs(73) <= \<const0>\;
  pipe_tx_5_sigs(72) <= \<const0>\;
  pipe_tx_5_sigs(71) <= \<const0>\;
  pipe_tx_5_sigs(70) <= \<const0>\;
  pipe_tx_5_sigs(69) <= \<const0>\;
  pipe_tx_5_sigs(68) <= \<const0>\;
  pipe_tx_5_sigs(67) <= \<const0>\;
  pipe_tx_5_sigs(66) <= \<const0>\;
  pipe_tx_5_sigs(65) <= \<const0>\;
  pipe_tx_5_sigs(64) <= \<const0>\;
  pipe_tx_5_sigs(63) <= \<const0>\;
  pipe_tx_5_sigs(62) <= \<const0>\;
  pipe_tx_5_sigs(61) <= \<const0>\;
  pipe_tx_5_sigs(60) <= \<const0>\;
  pipe_tx_5_sigs(59) <= \<const0>\;
  pipe_tx_5_sigs(58) <= \<const0>\;
  pipe_tx_5_sigs(57) <= \<const0>\;
  pipe_tx_5_sigs(56) <= \<const0>\;
  pipe_tx_5_sigs(55) <= \<const0>\;
  pipe_tx_5_sigs(54) <= \<const0>\;
  pipe_tx_5_sigs(53) <= \<const0>\;
  pipe_tx_5_sigs(52) <= \<const0>\;
  pipe_tx_5_sigs(51) <= \<const0>\;
  pipe_tx_5_sigs(50) <= \<const0>\;
  pipe_tx_5_sigs(49) <= \<const0>\;
  pipe_tx_5_sigs(48) <= \<const0>\;
  pipe_tx_5_sigs(47) <= \<const0>\;
  pipe_tx_5_sigs(46) <= \<const0>\;
  pipe_tx_5_sigs(45) <= \<const0>\;
  pipe_tx_5_sigs(44) <= \<const0>\;
  pipe_tx_5_sigs(43) <= \<const0>\;
  pipe_tx_5_sigs(42) <= \<const0>\;
  pipe_tx_5_sigs(41) <= \<const0>\;
  pipe_tx_5_sigs(40) <= \<const0>\;
  pipe_tx_5_sigs(39) <= \<const0>\;
  pipe_tx_5_sigs(38) <= \<const0>\;
  pipe_tx_5_sigs(37) <= \<const0>\;
  pipe_tx_5_sigs(36) <= \<const0>\;
  pipe_tx_5_sigs(35) <= \<const0>\;
  pipe_tx_5_sigs(34) <= \<const0>\;
  pipe_tx_5_sigs(33) <= \<const0>\;
  pipe_tx_5_sigs(32) <= \<const0>\;
  pipe_tx_5_sigs(31) <= \<const0>\;
  pipe_tx_5_sigs(30) <= \<const0>\;
  pipe_tx_5_sigs(29) <= \<const0>\;
  pipe_tx_5_sigs(28) <= \<const0>\;
  pipe_tx_5_sigs(27) <= \<const0>\;
  pipe_tx_5_sigs(26) <= \<const0>\;
  pipe_tx_5_sigs(25) <= \<const0>\;
  pipe_tx_5_sigs(24) <= \<const0>\;
  pipe_tx_5_sigs(23) <= \<const0>\;
  pipe_tx_5_sigs(22) <= \<const0>\;
  pipe_tx_5_sigs(21) <= \<const0>\;
  pipe_tx_5_sigs(20) <= \<const0>\;
  pipe_tx_5_sigs(19) <= \<const0>\;
  pipe_tx_5_sigs(18) <= \<const0>\;
  pipe_tx_5_sigs(17) <= \<const0>\;
  pipe_tx_5_sigs(16) <= \<const0>\;
  pipe_tx_5_sigs(15) <= \<const0>\;
  pipe_tx_5_sigs(14) <= \<const0>\;
  pipe_tx_5_sigs(13) <= \<const0>\;
  pipe_tx_5_sigs(12) <= \<const0>\;
  pipe_tx_5_sigs(11) <= \<const0>\;
  pipe_tx_5_sigs(10) <= \<const0>\;
  pipe_tx_5_sigs(9) <= \<const0>\;
  pipe_tx_5_sigs(8) <= \<const0>\;
  pipe_tx_5_sigs(7) <= \<const0>\;
  pipe_tx_5_sigs(6) <= \<const0>\;
  pipe_tx_5_sigs(5) <= \<const0>\;
  pipe_tx_5_sigs(4) <= \<const0>\;
  pipe_tx_5_sigs(3) <= \<const0>\;
  pipe_tx_5_sigs(2) <= \<const0>\;
  pipe_tx_5_sigs(1) <= \<const0>\;
  pipe_tx_5_sigs(0) <= \<const0>\;
  pipe_tx_6_sigs(83) <= \<const0>\;
  pipe_tx_6_sigs(82) <= \<const0>\;
  pipe_tx_6_sigs(81) <= \<const0>\;
  pipe_tx_6_sigs(80) <= \<const0>\;
  pipe_tx_6_sigs(79) <= \<const0>\;
  pipe_tx_6_sigs(78) <= \<const0>\;
  pipe_tx_6_sigs(77) <= \<const0>\;
  pipe_tx_6_sigs(76) <= \<const0>\;
  pipe_tx_6_sigs(75) <= \<const0>\;
  pipe_tx_6_sigs(74) <= \<const0>\;
  pipe_tx_6_sigs(73) <= \<const0>\;
  pipe_tx_6_sigs(72) <= \<const0>\;
  pipe_tx_6_sigs(71) <= \<const0>\;
  pipe_tx_6_sigs(70) <= \<const0>\;
  pipe_tx_6_sigs(69) <= \<const0>\;
  pipe_tx_6_sigs(68) <= \<const0>\;
  pipe_tx_6_sigs(67) <= \<const0>\;
  pipe_tx_6_sigs(66) <= \<const0>\;
  pipe_tx_6_sigs(65) <= \<const0>\;
  pipe_tx_6_sigs(64) <= \<const0>\;
  pipe_tx_6_sigs(63) <= \<const0>\;
  pipe_tx_6_sigs(62) <= \<const0>\;
  pipe_tx_6_sigs(61) <= \<const0>\;
  pipe_tx_6_sigs(60) <= \<const0>\;
  pipe_tx_6_sigs(59) <= \<const0>\;
  pipe_tx_6_sigs(58) <= \<const0>\;
  pipe_tx_6_sigs(57) <= \<const0>\;
  pipe_tx_6_sigs(56) <= \<const0>\;
  pipe_tx_6_sigs(55) <= \<const0>\;
  pipe_tx_6_sigs(54) <= \<const0>\;
  pipe_tx_6_sigs(53) <= \<const0>\;
  pipe_tx_6_sigs(52) <= \<const0>\;
  pipe_tx_6_sigs(51) <= \<const0>\;
  pipe_tx_6_sigs(50) <= \<const0>\;
  pipe_tx_6_sigs(49) <= \<const0>\;
  pipe_tx_6_sigs(48) <= \<const0>\;
  pipe_tx_6_sigs(47) <= \<const0>\;
  pipe_tx_6_sigs(46) <= \<const0>\;
  pipe_tx_6_sigs(45) <= \<const0>\;
  pipe_tx_6_sigs(44) <= \<const0>\;
  pipe_tx_6_sigs(43) <= \<const0>\;
  pipe_tx_6_sigs(42) <= \<const0>\;
  pipe_tx_6_sigs(41) <= \<const0>\;
  pipe_tx_6_sigs(40) <= \<const0>\;
  pipe_tx_6_sigs(39) <= \<const0>\;
  pipe_tx_6_sigs(38) <= \<const0>\;
  pipe_tx_6_sigs(37) <= \<const0>\;
  pipe_tx_6_sigs(36) <= \<const0>\;
  pipe_tx_6_sigs(35) <= \<const0>\;
  pipe_tx_6_sigs(34) <= \<const0>\;
  pipe_tx_6_sigs(33) <= \<const0>\;
  pipe_tx_6_sigs(32) <= \<const0>\;
  pipe_tx_6_sigs(31) <= \<const0>\;
  pipe_tx_6_sigs(30) <= \<const0>\;
  pipe_tx_6_sigs(29) <= \<const0>\;
  pipe_tx_6_sigs(28) <= \<const0>\;
  pipe_tx_6_sigs(27) <= \<const0>\;
  pipe_tx_6_sigs(26) <= \<const0>\;
  pipe_tx_6_sigs(25) <= \<const0>\;
  pipe_tx_6_sigs(24) <= \<const0>\;
  pipe_tx_6_sigs(23) <= \<const0>\;
  pipe_tx_6_sigs(22) <= \<const0>\;
  pipe_tx_6_sigs(21) <= \<const0>\;
  pipe_tx_6_sigs(20) <= \<const0>\;
  pipe_tx_6_sigs(19) <= \<const0>\;
  pipe_tx_6_sigs(18) <= \<const0>\;
  pipe_tx_6_sigs(17) <= \<const0>\;
  pipe_tx_6_sigs(16) <= \<const0>\;
  pipe_tx_6_sigs(15) <= \<const0>\;
  pipe_tx_6_sigs(14) <= \<const0>\;
  pipe_tx_6_sigs(13) <= \<const0>\;
  pipe_tx_6_sigs(12) <= \<const0>\;
  pipe_tx_6_sigs(11) <= \<const0>\;
  pipe_tx_6_sigs(10) <= \<const0>\;
  pipe_tx_6_sigs(9) <= \<const0>\;
  pipe_tx_6_sigs(8) <= \<const0>\;
  pipe_tx_6_sigs(7) <= \<const0>\;
  pipe_tx_6_sigs(6) <= \<const0>\;
  pipe_tx_6_sigs(5) <= \<const0>\;
  pipe_tx_6_sigs(4) <= \<const0>\;
  pipe_tx_6_sigs(3) <= \<const0>\;
  pipe_tx_6_sigs(2) <= \<const0>\;
  pipe_tx_6_sigs(1) <= \<const0>\;
  pipe_tx_6_sigs(0) <= \<const0>\;
  pipe_tx_7_sigs(83) <= \<const0>\;
  pipe_tx_7_sigs(82) <= \<const0>\;
  pipe_tx_7_sigs(81) <= \<const0>\;
  pipe_tx_7_sigs(80) <= \<const0>\;
  pipe_tx_7_sigs(79) <= \<const0>\;
  pipe_tx_7_sigs(78) <= \<const0>\;
  pipe_tx_7_sigs(77) <= \<const0>\;
  pipe_tx_7_sigs(76) <= \<const0>\;
  pipe_tx_7_sigs(75) <= \<const0>\;
  pipe_tx_7_sigs(74) <= \<const0>\;
  pipe_tx_7_sigs(73) <= \<const0>\;
  pipe_tx_7_sigs(72) <= \<const0>\;
  pipe_tx_7_sigs(71) <= \<const0>\;
  pipe_tx_7_sigs(70) <= \<const0>\;
  pipe_tx_7_sigs(69) <= \<const0>\;
  pipe_tx_7_sigs(68) <= \<const0>\;
  pipe_tx_7_sigs(67) <= \<const0>\;
  pipe_tx_7_sigs(66) <= \<const0>\;
  pipe_tx_7_sigs(65) <= \<const0>\;
  pipe_tx_7_sigs(64) <= \<const0>\;
  pipe_tx_7_sigs(63) <= \<const0>\;
  pipe_tx_7_sigs(62) <= \<const0>\;
  pipe_tx_7_sigs(61) <= \<const0>\;
  pipe_tx_7_sigs(60) <= \<const0>\;
  pipe_tx_7_sigs(59) <= \<const0>\;
  pipe_tx_7_sigs(58) <= \<const0>\;
  pipe_tx_7_sigs(57) <= \<const0>\;
  pipe_tx_7_sigs(56) <= \<const0>\;
  pipe_tx_7_sigs(55) <= \<const0>\;
  pipe_tx_7_sigs(54) <= \<const0>\;
  pipe_tx_7_sigs(53) <= \<const0>\;
  pipe_tx_7_sigs(52) <= \<const0>\;
  pipe_tx_7_sigs(51) <= \<const0>\;
  pipe_tx_7_sigs(50) <= \<const0>\;
  pipe_tx_7_sigs(49) <= \<const0>\;
  pipe_tx_7_sigs(48) <= \<const0>\;
  pipe_tx_7_sigs(47) <= \<const0>\;
  pipe_tx_7_sigs(46) <= \<const0>\;
  pipe_tx_7_sigs(45) <= \<const0>\;
  pipe_tx_7_sigs(44) <= \<const0>\;
  pipe_tx_7_sigs(43) <= \<const0>\;
  pipe_tx_7_sigs(42) <= \<const0>\;
  pipe_tx_7_sigs(41) <= \<const0>\;
  pipe_tx_7_sigs(40) <= \<const0>\;
  pipe_tx_7_sigs(39) <= \<const0>\;
  pipe_tx_7_sigs(38) <= \<const0>\;
  pipe_tx_7_sigs(37) <= \<const0>\;
  pipe_tx_7_sigs(36) <= \<const0>\;
  pipe_tx_7_sigs(35) <= \<const0>\;
  pipe_tx_7_sigs(34) <= \<const0>\;
  pipe_tx_7_sigs(33) <= \<const0>\;
  pipe_tx_7_sigs(32) <= \<const0>\;
  pipe_tx_7_sigs(31) <= \<const0>\;
  pipe_tx_7_sigs(30) <= \<const0>\;
  pipe_tx_7_sigs(29) <= \<const0>\;
  pipe_tx_7_sigs(28) <= \<const0>\;
  pipe_tx_7_sigs(27) <= \<const0>\;
  pipe_tx_7_sigs(26) <= \<const0>\;
  pipe_tx_7_sigs(25) <= \<const0>\;
  pipe_tx_7_sigs(24) <= \<const0>\;
  pipe_tx_7_sigs(23) <= \<const0>\;
  pipe_tx_7_sigs(22) <= \<const0>\;
  pipe_tx_7_sigs(21) <= \<const0>\;
  pipe_tx_7_sigs(20) <= \<const0>\;
  pipe_tx_7_sigs(19) <= \<const0>\;
  pipe_tx_7_sigs(18) <= \<const0>\;
  pipe_tx_7_sigs(17) <= \<const0>\;
  pipe_tx_7_sigs(16) <= \<const0>\;
  pipe_tx_7_sigs(15) <= \<const0>\;
  pipe_tx_7_sigs(14) <= \<const0>\;
  pipe_tx_7_sigs(13) <= \<const0>\;
  pipe_tx_7_sigs(12) <= \<const0>\;
  pipe_tx_7_sigs(11) <= \<const0>\;
  pipe_tx_7_sigs(10) <= \<const0>\;
  pipe_tx_7_sigs(9) <= \<const0>\;
  pipe_tx_7_sigs(8) <= \<const0>\;
  pipe_tx_7_sigs(7) <= \<const0>\;
  pipe_tx_7_sigs(6) <= \<const0>\;
  pipe_tx_7_sigs(5) <= \<const0>\;
  pipe_tx_7_sigs(4) <= \<const0>\;
  pipe_tx_7_sigs(3) <= \<const0>\;
  pipe_tx_7_sigs(2) <= \<const0>\;
  pipe_tx_7_sigs(1) <= \<const0>\;
  pipe_tx_7_sigs(0) <= \<const0>\;
  qpll0clk_in(7) <= \<const0>\;
  qpll0clk_in(6) <= \<const0>\;
  qpll0clk_in(5) <= \<const0>\;
  qpll0clk_in(4) <= \<const0>\;
  qpll0clk_in(3) <= \<const0>\;
  qpll0clk_in(2) <= \<const0>\;
  qpll0clk_in(1) <= \<const0>\;
  qpll0clk_in(0) <= \<const0>\;
  qpll0refclk_in(7) <= \<const0>\;
  qpll0refclk_in(6) <= \<const0>\;
  qpll0refclk_in(5) <= \<const0>\;
  qpll0refclk_in(4) <= \<const0>\;
  qpll0refclk_in(3) <= \<const0>\;
  qpll0refclk_in(2) <= \<const0>\;
  qpll0refclk_in(1) <= \<const0>\;
  qpll0refclk_in(0) <= \<const0>\;
  qpll1clk_in(7) <= \<const0>\;
  qpll1clk_in(6) <= \<const0>\;
  qpll1clk_in(5) <= \<const0>\;
  qpll1clk_in(4) <= \<const0>\;
  qpll1clk_in(3) <= \<const0>\;
  qpll1clk_in(2) <= \<const0>\;
  qpll1clk_in(1) <= \<const0>\;
  qpll1clk_in(0) <= \<const0>\;
  qpll1pd_in(1) <= \<const0>\;
  qpll1pd_in(0) <= \<const0>\;
  qpll1refclk_in(7) <= \<const0>\;
  qpll1refclk_in(6) <= \<const0>\;
  qpll1refclk_in(5) <= \<const0>\;
  qpll1refclk_in(4) <= \<const0>\;
  qpll1refclk_in(3) <= \<const0>\;
  qpll1refclk_in(2) <= \<const0>\;
  qpll1refclk_in(1) <= \<const0>\;
  qpll1refclk_in(0) <= \<const0>\;
  qpll1reset_in(1) <= \<const0>\;
  qpll1reset_in(0) <= \<const0>\;
  qpllrsvd2_in(9) <= \<const0>\;
  qpllrsvd2_in(8) <= \<const0>\;
  qpllrsvd2_in(7) <= \<const0>\;
  qpllrsvd2_in(6) <= \<const0>\;
  qpllrsvd2_in(5) <= \<const0>\;
  qpllrsvd2_in(4) <= \<const0>\;
  qpllrsvd2_in(3) <= \<const0>\;
  qpllrsvd2_in(2) <= \<const0>\;
  qpllrsvd2_in(1) <= \<const0>\;
  qpllrsvd2_in(0) <= \<const0>\;
  qpllrsvd3_in(9) <= \<const0>\;
  qpllrsvd3_in(8) <= \<const0>\;
  qpllrsvd3_in(7) <= \<const0>\;
  qpllrsvd3_in(6) <= \<const0>\;
  qpllrsvd3_in(5) <= \<const0>\;
  qpllrsvd3_in(4) <= \<const0>\;
  qpllrsvd3_in(3) <= \<const0>\;
  qpllrsvd3_in(2) <= \<const0>\;
  qpllrsvd3_in(1) <= \<const0>\;
  qpllrsvd3_in(0) <= \<const0>\;
  rx8b10ben_in(7) <= \<const0>\;
  rx8b10ben_in(6) <= \<const0>\;
  rx8b10ben_in(5) <= \<const0>\;
  rx8b10ben_in(4) <= \<const0>\;
  rx8b10ben_in(3) <= \<const0>\;
  rx8b10ben_in(2) <= \<const0>\;
  rx8b10ben_in(1) <= \<const0>\;
  rx8b10ben_in(0) <= \<const0>\;
  rxbufreset_in(7) <= \<const0>\;
  rxbufreset_in(6) <= \<const0>\;
  rxbufreset_in(5) <= \<const0>\;
  rxbufreset_in(4) <= \<const0>\;
  rxbufreset_in(3) <= \<const0>\;
  rxbufreset_in(2) <= \<const0>\;
  rxbufreset_in(1) <= \<const0>\;
  rxbufreset_in(0) <= \<const0>\;
  rxcdrhold_in(7) <= \<const0>\;
  rxcdrhold_in(6) <= \<const0>\;
  rxcdrhold_in(5) <= \<const0>\;
  rxcdrhold_in(4) <= \<const0>\;
  rxcdrhold_in(3) <= \<const0>\;
  rxcdrhold_in(2) <= \<const0>\;
  rxcdrhold_in(1) <= \<const0>\;
  rxcdrhold_in(0) <= \<const0>\;
  rxcommadeten_in(7) <= \<const0>\;
  rxcommadeten_in(6) <= \<const0>\;
  rxcommadeten_in(5) <= \<const0>\;
  rxcommadeten_in(4) <= \<const0>\;
  rxcommadeten_in(3) <= \<const0>\;
  rxcommadeten_in(2) <= \<const0>\;
  rxcommadeten_in(1) <= \<const0>\;
  rxcommadeten_in(0) <= \<const0>\;
  rxdfeagchold_in(7) <= \<const0>\;
  rxdfeagchold_in(6) <= \<const0>\;
  rxdfeagchold_in(5) <= \<const0>\;
  rxdfeagchold_in(4) <= \<const0>\;
  rxdfeagchold_in(3) <= \<const0>\;
  rxdfeagchold_in(2) <= \<const0>\;
  rxdfeagchold_in(1) <= \<const0>\;
  rxdfeagchold_in(0) <= \<const0>\;
  rxdfecfokhold_in(7) <= \<const0>\;
  rxdfecfokhold_in(6) <= \<const0>\;
  rxdfecfokhold_in(5) <= \<const0>\;
  rxdfecfokhold_in(4) <= \<const0>\;
  rxdfecfokhold_in(3) <= \<const0>\;
  rxdfecfokhold_in(2) <= \<const0>\;
  rxdfecfokhold_in(1) <= \<const0>\;
  rxdfecfokhold_in(0) <= \<const0>\;
  rxdfekhhold_in(7) <= \<const0>\;
  rxdfekhhold_in(6) <= \<const0>\;
  rxdfekhhold_in(5) <= \<const0>\;
  rxdfekhhold_in(4) <= \<const0>\;
  rxdfekhhold_in(3) <= \<const0>\;
  rxdfekhhold_in(2) <= \<const0>\;
  rxdfekhhold_in(1) <= \<const0>\;
  rxdfekhhold_in(0) <= \<const0>\;
  rxdfelfhold_in(7) <= \<const0>\;
  rxdfelfhold_in(6) <= \<const0>\;
  rxdfelfhold_in(5) <= \<const0>\;
  rxdfelfhold_in(4) <= \<const0>\;
  rxdfelfhold_in(3) <= \<const0>\;
  rxdfelfhold_in(2) <= \<const0>\;
  rxdfelfhold_in(1) <= \<const0>\;
  rxdfelfhold_in(0) <= \<const0>\;
  rxdfetap10hold_in(7) <= \<const0>\;
  rxdfetap10hold_in(6) <= \<const0>\;
  rxdfetap10hold_in(5) <= \<const0>\;
  rxdfetap10hold_in(4) <= \<const0>\;
  rxdfetap10hold_in(3) <= \<const0>\;
  rxdfetap10hold_in(2) <= \<const0>\;
  rxdfetap10hold_in(1) <= \<const0>\;
  rxdfetap10hold_in(0) <= \<const0>\;
  rxdfetap11hold_in(7) <= \<const0>\;
  rxdfetap11hold_in(6) <= \<const0>\;
  rxdfetap11hold_in(5) <= \<const0>\;
  rxdfetap11hold_in(4) <= \<const0>\;
  rxdfetap11hold_in(3) <= \<const0>\;
  rxdfetap11hold_in(2) <= \<const0>\;
  rxdfetap11hold_in(1) <= \<const0>\;
  rxdfetap11hold_in(0) <= \<const0>\;
  rxdfetap12hold_in(7) <= \<const0>\;
  rxdfetap12hold_in(6) <= \<const0>\;
  rxdfetap12hold_in(5) <= \<const0>\;
  rxdfetap12hold_in(4) <= \<const0>\;
  rxdfetap12hold_in(3) <= \<const0>\;
  rxdfetap12hold_in(2) <= \<const0>\;
  rxdfetap12hold_in(1) <= \<const0>\;
  rxdfetap12hold_in(0) <= \<const0>\;
  rxdfetap13hold_in(7) <= \<const0>\;
  rxdfetap13hold_in(6) <= \<const0>\;
  rxdfetap13hold_in(5) <= \<const0>\;
  rxdfetap13hold_in(4) <= \<const0>\;
  rxdfetap13hold_in(3) <= \<const0>\;
  rxdfetap13hold_in(2) <= \<const0>\;
  rxdfetap13hold_in(1) <= \<const0>\;
  rxdfetap13hold_in(0) <= \<const0>\;
  rxdfetap14hold_in(7) <= \<const0>\;
  rxdfetap14hold_in(6) <= \<const0>\;
  rxdfetap14hold_in(5) <= \<const0>\;
  rxdfetap14hold_in(4) <= \<const0>\;
  rxdfetap14hold_in(3) <= \<const0>\;
  rxdfetap14hold_in(2) <= \<const0>\;
  rxdfetap14hold_in(1) <= \<const0>\;
  rxdfetap14hold_in(0) <= \<const0>\;
  rxdfetap15hold_in(7) <= \<const0>\;
  rxdfetap15hold_in(6) <= \<const0>\;
  rxdfetap15hold_in(5) <= \<const0>\;
  rxdfetap15hold_in(4) <= \<const0>\;
  rxdfetap15hold_in(3) <= \<const0>\;
  rxdfetap15hold_in(2) <= \<const0>\;
  rxdfetap15hold_in(1) <= \<const0>\;
  rxdfetap15hold_in(0) <= \<const0>\;
  rxdfetap2hold_in(7) <= \<const0>\;
  rxdfetap2hold_in(6) <= \<const0>\;
  rxdfetap2hold_in(5) <= \<const0>\;
  rxdfetap2hold_in(4) <= \<const0>\;
  rxdfetap2hold_in(3) <= \<const0>\;
  rxdfetap2hold_in(2) <= \<const0>\;
  rxdfetap2hold_in(1) <= \<const0>\;
  rxdfetap2hold_in(0) <= \<const0>\;
  rxdfetap3hold_in(7) <= \<const0>\;
  rxdfetap3hold_in(6) <= \<const0>\;
  rxdfetap3hold_in(5) <= \<const0>\;
  rxdfetap3hold_in(4) <= \<const0>\;
  rxdfetap3hold_in(3) <= \<const0>\;
  rxdfetap3hold_in(2) <= \<const0>\;
  rxdfetap3hold_in(1) <= \<const0>\;
  rxdfetap3hold_in(0) <= \<const0>\;
  rxdfetap4hold_in(7) <= \<const0>\;
  rxdfetap4hold_in(6) <= \<const0>\;
  rxdfetap4hold_in(5) <= \<const0>\;
  rxdfetap4hold_in(4) <= \<const0>\;
  rxdfetap4hold_in(3) <= \<const0>\;
  rxdfetap4hold_in(2) <= \<const0>\;
  rxdfetap4hold_in(1) <= \<const0>\;
  rxdfetap4hold_in(0) <= \<const0>\;
  rxdfetap5hold_in(7) <= \<const0>\;
  rxdfetap5hold_in(6) <= \<const0>\;
  rxdfetap5hold_in(5) <= \<const0>\;
  rxdfetap5hold_in(4) <= \<const0>\;
  rxdfetap5hold_in(3) <= \<const0>\;
  rxdfetap5hold_in(2) <= \<const0>\;
  rxdfetap5hold_in(1) <= \<const0>\;
  rxdfetap5hold_in(0) <= \<const0>\;
  rxdfetap6hold_in(7) <= \<const0>\;
  rxdfetap6hold_in(6) <= \<const0>\;
  rxdfetap6hold_in(5) <= \<const0>\;
  rxdfetap6hold_in(4) <= \<const0>\;
  rxdfetap6hold_in(3) <= \<const0>\;
  rxdfetap6hold_in(2) <= \<const0>\;
  rxdfetap6hold_in(1) <= \<const0>\;
  rxdfetap6hold_in(0) <= \<const0>\;
  rxdfetap7hold_in(7) <= \<const0>\;
  rxdfetap7hold_in(6) <= \<const0>\;
  rxdfetap7hold_in(5) <= \<const0>\;
  rxdfetap7hold_in(4) <= \<const0>\;
  rxdfetap7hold_in(3) <= \<const0>\;
  rxdfetap7hold_in(2) <= \<const0>\;
  rxdfetap7hold_in(1) <= \<const0>\;
  rxdfetap7hold_in(0) <= \<const0>\;
  rxdfetap8hold_in(7) <= \<const0>\;
  rxdfetap8hold_in(6) <= \<const0>\;
  rxdfetap8hold_in(5) <= \<const0>\;
  rxdfetap8hold_in(4) <= \<const0>\;
  rxdfetap8hold_in(3) <= \<const0>\;
  rxdfetap8hold_in(2) <= \<const0>\;
  rxdfetap8hold_in(1) <= \<const0>\;
  rxdfetap8hold_in(0) <= \<const0>\;
  rxdfetap9hold_in(7) <= \<const0>\;
  rxdfetap9hold_in(6) <= \<const0>\;
  rxdfetap9hold_in(5) <= \<const0>\;
  rxdfetap9hold_in(4) <= \<const0>\;
  rxdfetap9hold_in(3) <= \<const0>\;
  rxdfetap9hold_in(2) <= \<const0>\;
  rxdfetap9hold_in(1) <= \<const0>\;
  rxdfetap9hold_in(0) <= \<const0>\;
  rxdfeuthold_in(7) <= \<const0>\;
  rxdfeuthold_in(6) <= \<const0>\;
  rxdfeuthold_in(5) <= \<const0>\;
  rxdfeuthold_in(4) <= \<const0>\;
  rxdfeuthold_in(3) <= \<const0>\;
  rxdfeuthold_in(2) <= \<const0>\;
  rxdfeuthold_in(1) <= \<const0>\;
  rxdfeuthold_in(0) <= \<const0>\;
  rxdfevphold_in(7) <= \<const0>\;
  rxdfevphold_in(6) <= \<const0>\;
  rxdfevphold_in(5) <= \<const0>\;
  rxdfevphold_in(4) <= \<const0>\;
  rxdfevphold_in(3) <= \<const0>\;
  rxdfevphold_in(2) <= \<const0>\;
  rxdfevphold_in(1) <= \<const0>\;
  rxdfevphold_in(0) <= \<const0>\;
  rxlpmen_in(7) <= \<const0>\;
  rxlpmen_in(6) <= \<const0>\;
  rxlpmen_in(5) <= \<const0>\;
  rxlpmen_in(4) <= \<const0>\;
  rxlpmen_in(3) <= \<const0>\;
  rxlpmen_in(2) <= \<const0>\;
  rxlpmen_in(1) <= \<const0>\;
  rxlpmen_in(0) <= \<const0>\;
  rxlpmgchold_in(7) <= \<const0>\;
  rxlpmgchold_in(6) <= \<const0>\;
  rxlpmgchold_in(5) <= \<const0>\;
  rxlpmgchold_in(4) <= \<const0>\;
  rxlpmgchold_in(3) <= \<const0>\;
  rxlpmgchold_in(2) <= \<const0>\;
  rxlpmgchold_in(1) <= \<const0>\;
  rxlpmgchold_in(0) <= \<const0>\;
  rxlpmhfhold_in(7) <= \<const0>\;
  rxlpmhfhold_in(6) <= \<const0>\;
  rxlpmhfhold_in(5) <= \<const0>\;
  rxlpmhfhold_in(4) <= \<const0>\;
  rxlpmhfhold_in(3) <= \<const0>\;
  rxlpmhfhold_in(2) <= \<const0>\;
  rxlpmhfhold_in(1) <= \<const0>\;
  rxlpmhfhold_in(0) <= \<const0>\;
  rxlpmlfhold_in(7) <= \<const0>\;
  rxlpmlfhold_in(6) <= \<const0>\;
  rxlpmlfhold_in(5) <= \<const0>\;
  rxlpmlfhold_in(4) <= \<const0>\;
  rxlpmlfhold_in(3) <= \<const0>\;
  rxlpmlfhold_in(2) <= \<const0>\;
  rxlpmlfhold_in(1) <= \<const0>\;
  rxlpmlfhold_in(0) <= \<const0>\;
  rxlpmoshold_in(7) <= \<const0>\;
  rxlpmoshold_in(6) <= \<const0>\;
  rxlpmoshold_in(5) <= \<const0>\;
  rxlpmoshold_in(4) <= \<const0>\;
  rxlpmoshold_in(3) <= \<const0>\;
  rxlpmoshold_in(2) <= \<const0>\;
  rxlpmoshold_in(1) <= \<const0>\;
  rxlpmoshold_in(0) <= \<const0>\;
  rxmcommaalignen_in(7) <= \<const0>\;
  rxmcommaalignen_in(6) <= \<const0>\;
  rxmcommaalignen_in(5) <= \<const0>\;
  rxmcommaalignen_in(4) <= \<const0>\;
  rxmcommaalignen_in(3) <= \<const0>\;
  rxmcommaalignen_in(2) <= \<const0>\;
  rxmcommaalignen_in(1) <= \<const0>\;
  rxmcommaalignen_in(0) <= \<const0>\;
  rxoshold_in(7) <= \<const0>\;
  rxoshold_in(6) <= \<const0>\;
  rxoshold_in(5) <= \<const0>\;
  rxoshold_in(4) <= \<const0>\;
  rxoshold_in(3) <= \<const0>\;
  rxoshold_in(2) <= \<const0>\;
  rxoshold_in(1) <= \<const0>\;
  rxoshold_in(0) <= \<const0>\;
  rxpcommaalignen_in(7) <= \<const0>\;
  rxpcommaalignen_in(6) <= \<const0>\;
  rxpcommaalignen_in(5) <= \<const0>\;
  rxpcommaalignen_in(4) <= \<const0>\;
  rxpcommaalignen_in(3) <= \<const0>\;
  rxpcommaalignen_in(2) <= \<const0>\;
  rxpcommaalignen_in(1) <= \<const0>\;
  rxpcommaalignen_in(0) <= \<const0>\;
  rxpd_in(15) <= \<const0>\;
  rxpd_in(14) <= \<const0>\;
  rxpd_in(13) <= \<const0>\;
  rxpd_in(12) <= \<const0>\;
  rxpd_in(11) <= \<const0>\;
  rxpd_in(10) <= \<const0>\;
  rxpd_in(9) <= \<const0>\;
  rxpd_in(8) <= \<const0>\;
  rxpd_in(7) <= \<const0>\;
  rxpd_in(6) <= \<const0>\;
  rxpd_in(5) <= \<const0>\;
  rxpd_in(4) <= \<const0>\;
  rxpd_in(3) <= \<const0>\;
  rxpd_in(2) <= \<const0>\;
  rxpd_in(1) <= \<const0>\;
  rxpd_in(0) <= \<const0>\;
  rxpolarity_in(7) <= \<const0>\;
  rxpolarity_in(6) <= \<const0>\;
  rxpolarity_in(5) <= \<const0>\;
  rxpolarity_in(4) <= \<const0>\;
  rxpolarity_in(3) <= \<const0>\;
  rxpolarity_in(2) <= \<const0>\;
  rxpolarity_in(1) <= \<const0>\;
  rxpolarity_in(0) <= \<const0>\;
  rxprbscntreset_in(7) <= \<const0>\;
  rxprbscntreset_in(6) <= \<const0>\;
  rxprbscntreset_in(5) <= \<const0>\;
  rxprbscntreset_in(4) <= \<const0>\;
  rxprbscntreset_in(3) <= \<const0>\;
  rxprbscntreset_in(2) <= \<const0>\;
  rxprbscntreset_in(1) <= \<const0>\;
  rxprbscntreset_in(0) <= \<const0>\;
  rxprbssel_in(31) <= \<const0>\;
  rxprbssel_in(30) <= \<const0>\;
  rxprbssel_in(29) <= \<const0>\;
  rxprbssel_in(28) <= \<const0>\;
  rxprbssel_in(27) <= \<const0>\;
  rxprbssel_in(26) <= \<const0>\;
  rxprbssel_in(25) <= \<const0>\;
  rxprbssel_in(24) <= \<const0>\;
  rxprbssel_in(23) <= \<const0>\;
  rxprbssel_in(22) <= \<const0>\;
  rxprbssel_in(21) <= \<const0>\;
  rxprbssel_in(20) <= \<const0>\;
  rxprbssel_in(19) <= \<const0>\;
  rxprbssel_in(18) <= \<const0>\;
  rxprbssel_in(17) <= \<const0>\;
  rxprbssel_in(16) <= \<const0>\;
  rxprbssel_in(15) <= \<const0>\;
  rxprbssel_in(14) <= \<const0>\;
  rxprbssel_in(13) <= \<const0>\;
  rxprbssel_in(12) <= \<const0>\;
  rxprbssel_in(11) <= \<const0>\;
  rxprbssel_in(10) <= \<const0>\;
  rxprbssel_in(9) <= \<const0>\;
  rxprbssel_in(8) <= \<const0>\;
  rxprbssel_in(7) <= \<const0>\;
  rxprbssel_in(6) <= \<const0>\;
  rxprbssel_in(5) <= \<const0>\;
  rxprbssel_in(4) <= \<const0>\;
  rxprbssel_in(3) <= \<const0>\;
  rxprbssel_in(2) <= \<const0>\;
  rxprbssel_in(1) <= \<const0>\;
  rxprbssel_in(0) <= \<const0>\;
  rxprogdivreset_in(7) <= \<const0>\;
  rxprogdivreset_in(6) <= \<const0>\;
  rxprogdivreset_in(5) <= \<const0>\;
  rxprogdivreset_in(4) <= \<const0>\;
  rxprogdivreset_in(3) <= \<const0>\;
  rxprogdivreset_in(2) <= \<const0>\;
  rxprogdivreset_in(1) <= \<const0>\;
  rxprogdivreset_in(0) <= \<const0>\;
  rxrate_in(23) <= \<const0>\;
  rxrate_in(22) <= \<const0>\;
  rxrate_in(21) <= \<const0>\;
  rxrate_in(20) <= \<const0>\;
  rxrate_in(19) <= \<const0>\;
  rxrate_in(18) <= \<const0>\;
  rxrate_in(17) <= \<const0>\;
  rxrate_in(16) <= \<const0>\;
  rxrate_in(15) <= \<const0>\;
  rxrate_in(14) <= \<const0>\;
  rxrate_in(13) <= \<const0>\;
  rxrate_in(12) <= \<const0>\;
  rxrate_in(11) <= \<const0>\;
  rxrate_in(10) <= \<const0>\;
  rxrate_in(9) <= \<const0>\;
  rxrate_in(8) <= \<const0>\;
  rxrate_in(7) <= \<const0>\;
  rxrate_in(6) <= \<const0>\;
  rxrate_in(5) <= \<const0>\;
  rxrate_in(4) <= \<const0>\;
  rxrate_in(3) <= \<const0>\;
  rxrate_in(2) <= \<const0>\;
  rxrate_in(1) <= \<const0>\;
  rxrate_in(0) <= \<const0>\;
  rxratemode_in(7) <= \<const0>\;
  rxratemode_in(6) <= \<const0>\;
  rxratemode_in(5) <= \<const0>\;
  rxratemode_in(4) <= \<const0>\;
  rxratemode_in(3) <= \<const0>\;
  rxratemode_in(2) <= \<const0>\;
  rxratemode_in(1) <= \<const0>\;
  rxratemode_in(0) <= \<const0>\;
  rxslide_in(7) <= \<const0>\;
  rxslide_in(6) <= \<const0>\;
  rxslide_in(5) <= \<const0>\;
  rxslide_in(4) <= \<const0>\;
  rxslide_in(3) <= \<const0>\;
  rxslide_in(2) <= \<const0>\;
  rxslide_in(1) <= \<const0>\;
  rxslide_in(0) <= \<const0>\;
  rxuserrdy_in(7) <= \<const0>\;
  rxuserrdy_in(6) <= \<const0>\;
  rxuserrdy_in(5) <= \<const0>\;
  rxuserrdy_in(4) <= \<const0>\;
  rxuserrdy_in(3) <= \<const0>\;
  rxuserrdy_in(2) <= \<const0>\;
  rxuserrdy_in(1) <= \<const0>\;
  rxuserrdy_in(0) <= \<const0>\;
  rxusrclk2_in(7) <= \<const0>\;
  rxusrclk2_in(6) <= \<const0>\;
  rxusrclk2_in(5) <= \<const0>\;
  rxusrclk2_in(4) <= \<const0>\;
  rxusrclk2_in(3) <= \<const0>\;
  rxusrclk2_in(2) <= \<const0>\;
  rxusrclk2_in(1) <= \<const0>\;
  rxusrclk2_in(0) <= \<const0>\;
  rxusrclk_in(7) <= \<const0>\;
  rxusrclk_in(6) <= \<const0>\;
  rxusrclk_in(5) <= \<const0>\;
  rxusrclk_in(4) <= \<const0>\;
  rxusrclk_in(3) <= \<const0>\;
  rxusrclk_in(2) <= \<const0>\;
  rxusrclk_in(1) <= \<const0>\;
  rxusrclk_in(0) <= \<const0>\;
  startup_cfgclk <= \<const0>\;
  startup_cfgmclk <= \<const0>\;
  startup_di(3) <= \<const0>\;
  startup_di(2) <= \<const0>\;
  startup_di(1) <= \<const0>\;
  startup_di(0) <= \<const0>\;
  startup_eos <= \<const0>\;
  startup_preq <= \<const0>\;
  tx8b10ben_in(7) <= \<const0>\;
  tx8b10ben_in(6) <= \<const0>\;
  tx8b10ben_in(5) <= \<const0>\;
  tx8b10ben_in(4) <= \<const0>\;
  tx8b10ben_in(3) <= \<const0>\;
  tx8b10ben_in(2) <= \<const0>\;
  tx8b10ben_in(1) <= \<const0>\;
  tx8b10ben_in(0) <= \<const0>\;
  txctrl0_in(127) <= \<const0>\;
  txctrl0_in(126) <= \<const0>\;
  txctrl0_in(125) <= \<const0>\;
  txctrl0_in(124) <= \<const0>\;
  txctrl0_in(123) <= \<const0>\;
  txctrl0_in(122) <= \<const0>\;
  txctrl0_in(121) <= \<const0>\;
  txctrl0_in(120) <= \<const0>\;
  txctrl0_in(119) <= \<const0>\;
  txctrl0_in(118) <= \<const0>\;
  txctrl0_in(117) <= \<const0>\;
  txctrl0_in(116) <= \<const0>\;
  txctrl0_in(115) <= \<const0>\;
  txctrl0_in(114) <= \<const0>\;
  txctrl0_in(113) <= \<const0>\;
  txctrl0_in(112) <= \<const0>\;
  txctrl0_in(111) <= \<const0>\;
  txctrl0_in(110) <= \<const0>\;
  txctrl0_in(109) <= \<const0>\;
  txctrl0_in(108) <= \<const0>\;
  txctrl0_in(107) <= \<const0>\;
  txctrl0_in(106) <= \<const0>\;
  txctrl0_in(105) <= \<const0>\;
  txctrl0_in(104) <= \<const0>\;
  txctrl0_in(103) <= \<const0>\;
  txctrl0_in(102) <= \<const0>\;
  txctrl0_in(101) <= \<const0>\;
  txctrl0_in(100) <= \<const0>\;
  txctrl0_in(99) <= \<const0>\;
  txctrl0_in(98) <= \<const0>\;
  txctrl0_in(97) <= \<const0>\;
  txctrl0_in(96) <= \<const0>\;
  txctrl0_in(95) <= \<const0>\;
  txctrl0_in(94) <= \<const0>\;
  txctrl0_in(93) <= \<const0>\;
  txctrl0_in(92) <= \<const0>\;
  txctrl0_in(91) <= \<const0>\;
  txctrl0_in(90) <= \<const0>\;
  txctrl0_in(89) <= \<const0>\;
  txctrl0_in(88) <= \<const0>\;
  txctrl0_in(87) <= \<const0>\;
  txctrl0_in(86) <= \<const0>\;
  txctrl0_in(85) <= \<const0>\;
  txctrl0_in(84) <= \<const0>\;
  txctrl0_in(83) <= \<const0>\;
  txctrl0_in(82) <= \<const0>\;
  txctrl0_in(81) <= \<const0>\;
  txctrl0_in(80) <= \<const0>\;
  txctrl0_in(79) <= \<const0>\;
  txctrl0_in(78) <= \<const0>\;
  txctrl0_in(77) <= \<const0>\;
  txctrl0_in(76) <= \<const0>\;
  txctrl0_in(75) <= \<const0>\;
  txctrl0_in(74) <= \<const0>\;
  txctrl0_in(73) <= \<const0>\;
  txctrl0_in(72) <= \<const0>\;
  txctrl0_in(71) <= \<const0>\;
  txctrl0_in(70) <= \<const0>\;
  txctrl0_in(69) <= \<const0>\;
  txctrl0_in(68) <= \<const0>\;
  txctrl0_in(67) <= \<const0>\;
  txctrl0_in(66) <= \<const0>\;
  txctrl0_in(65) <= \<const0>\;
  txctrl0_in(64) <= \<const0>\;
  txctrl0_in(63) <= \<const0>\;
  txctrl0_in(62) <= \<const0>\;
  txctrl0_in(61) <= \<const0>\;
  txctrl0_in(60) <= \<const0>\;
  txctrl0_in(59) <= \<const0>\;
  txctrl0_in(58) <= \<const0>\;
  txctrl0_in(57) <= \<const0>\;
  txctrl0_in(56) <= \<const0>\;
  txctrl0_in(55) <= \<const0>\;
  txctrl0_in(54) <= \<const0>\;
  txctrl0_in(53) <= \<const0>\;
  txctrl0_in(52) <= \<const0>\;
  txctrl0_in(51) <= \<const0>\;
  txctrl0_in(50) <= \<const0>\;
  txctrl0_in(49) <= \<const0>\;
  txctrl0_in(48) <= \<const0>\;
  txctrl0_in(47) <= \<const0>\;
  txctrl0_in(46) <= \<const0>\;
  txctrl0_in(45) <= \<const0>\;
  txctrl0_in(44) <= \<const0>\;
  txctrl0_in(43) <= \<const0>\;
  txctrl0_in(42) <= \<const0>\;
  txctrl0_in(41) <= \<const0>\;
  txctrl0_in(40) <= \<const0>\;
  txctrl0_in(39) <= \<const0>\;
  txctrl0_in(38) <= \<const0>\;
  txctrl0_in(37) <= \<const0>\;
  txctrl0_in(36) <= \<const0>\;
  txctrl0_in(35) <= \<const0>\;
  txctrl0_in(34) <= \<const0>\;
  txctrl0_in(33) <= \<const0>\;
  txctrl0_in(32) <= \<const0>\;
  txctrl0_in(31) <= \<const0>\;
  txctrl0_in(30) <= \<const0>\;
  txctrl0_in(29) <= \<const0>\;
  txctrl0_in(28) <= \<const0>\;
  txctrl0_in(27) <= \<const0>\;
  txctrl0_in(26) <= \<const0>\;
  txctrl0_in(25) <= \<const0>\;
  txctrl0_in(24) <= \<const0>\;
  txctrl0_in(23) <= \<const0>\;
  txctrl0_in(22) <= \<const0>\;
  txctrl0_in(21) <= \<const0>\;
  txctrl0_in(20) <= \<const0>\;
  txctrl0_in(19) <= \<const0>\;
  txctrl0_in(18) <= \<const0>\;
  txctrl0_in(17) <= \<const0>\;
  txctrl0_in(16) <= \<const0>\;
  txctrl0_in(15) <= \<const0>\;
  txctrl0_in(14) <= \<const0>\;
  txctrl0_in(13) <= \<const0>\;
  txctrl0_in(12) <= \<const0>\;
  txctrl0_in(11) <= \<const0>\;
  txctrl0_in(10) <= \<const0>\;
  txctrl0_in(9) <= \<const0>\;
  txctrl0_in(8) <= \<const0>\;
  txctrl0_in(7) <= \<const0>\;
  txctrl0_in(6) <= \<const0>\;
  txctrl0_in(5) <= \<const0>\;
  txctrl0_in(4) <= \<const0>\;
  txctrl0_in(3) <= \<const0>\;
  txctrl0_in(2) <= \<const0>\;
  txctrl0_in(1) <= \<const0>\;
  txctrl0_in(0) <= \<const0>\;
  txctrl1_in(127) <= \<const0>\;
  txctrl1_in(126) <= \<const0>\;
  txctrl1_in(125) <= \<const0>\;
  txctrl1_in(124) <= \<const0>\;
  txctrl1_in(123) <= \<const0>\;
  txctrl1_in(122) <= \<const0>\;
  txctrl1_in(121) <= \<const0>\;
  txctrl1_in(120) <= \<const0>\;
  txctrl1_in(119) <= \<const0>\;
  txctrl1_in(118) <= \<const0>\;
  txctrl1_in(117) <= \<const0>\;
  txctrl1_in(116) <= \<const0>\;
  txctrl1_in(115) <= \<const0>\;
  txctrl1_in(114) <= \<const0>\;
  txctrl1_in(113) <= \<const0>\;
  txctrl1_in(112) <= \<const0>\;
  txctrl1_in(111) <= \<const0>\;
  txctrl1_in(110) <= \<const0>\;
  txctrl1_in(109) <= \<const0>\;
  txctrl1_in(108) <= \<const0>\;
  txctrl1_in(107) <= \<const0>\;
  txctrl1_in(106) <= \<const0>\;
  txctrl1_in(105) <= \<const0>\;
  txctrl1_in(104) <= \<const0>\;
  txctrl1_in(103) <= \<const0>\;
  txctrl1_in(102) <= \<const0>\;
  txctrl1_in(101) <= \<const0>\;
  txctrl1_in(100) <= \<const0>\;
  txctrl1_in(99) <= \<const0>\;
  txctrl1_in(98) <= \<const0>\;
  txctrl1_in(97) <= \<const0>\;
  txctrl1_in(96) <= \<const0>\;
  txctrl1_in(95) <= \<const0>\;
  txctrl1_in(94) <= \<const0>\;
  txctrl1_in(93) <= \<const0>\;
  txctrl1_in(92) <= \<const0>\;
  txctrl1_in(91) <= \<const0>\;
  txctrl1_in(90) <= \<const0>\;
  txctrl1_in(89) <= \<const0>\;
  txctrl1_in(88) <= \<const0>\;
  txctrl1_in(87) <= \<const0>\;
  txctrl1_in(86) <= \<const0>\;
  txctrl1_in(85) <= \<const0>\;
  txctrl1_in(84) <= \<const0>\;
  txctrl1_in(83) <= \<const0>\;
  txctrl1_in(82) <= \<const0>\;
  txctrl1_in(81) <= \<const0>\;
  txctrl1_in(80) <= \<const0>\;
  txctrl1_in(79) <= \<const0>\;
  txctrl1_in(78) <= \<const0>\;
  txctrl1_in(77) <= \<const0>\;
  txctrl1_in(76) <= \<const0>\;
  txctrl1_in(75) <= \<const0>\;
  txctrl1_in(74) <= \<const0>\;
  txctrl1_in(73) <= \<const0>\;
  txctrl1_in(72) <= \<const0>\;
  txctrl1_in(71) <= \<const0>\;
  txctrl1_in(70) <= \<const0>\;
  txctrl1_in(69) <= \<const0>\;
  txctrl1_in(68) <= \<const0>\;
  txctrl1_in(67) <= \<const0>\;
  txctrl1_in(66) <= \<const0>\;
  txctrl1_in(65) <= \<const0>\;
  txctrl1_in(64) <= \<const0>\;
  txctrl1_in(63) <= \<const0>\;
  txctrl1_in(62) <= \<const0>\;
  txctrl1_in(61) <= \<const0>\;
  txctrl1_in(60) <= \<const0>\;
  txctrl1_in(59) <= \<const0>\;
  txctrl1_in(58) <= \<const0>\;
  txctrl1_in(57) <= \<const0>\;
  txctrl1_in(56) <= \<const0>\;
  txctrl1_in(55) <= \<const0>\;
  txctrl1_in(54) <= \<const0>\;
  txctrl1_in(53) <= \<const0>\;
  txctrl1_in(52) <= \<const0>\;
  txctrl1_in(51) <= \<const0>\;
  txctrl1_in(50) <= \<const0>\;
  txctrl1_in(49) <= \<const0>\;
  txctrl1_in(48) <= \<const0>\;
  txctrl1_in(47) <= \<const0>\;
  txctrl1_in(46) <= \<const0>\;
  txctrl1_in(45) <= \<const0>\;
  txctrl1_in(44) <= \<const0>\;
  txctrl1_in(43) <= \<const0>\;
  txctrl1_in(42) <= \<const0>\;
  txctrl1_in(41) <= \<const0>\;
  txctrl1_in(40) <= \<const0>\;
  txctrl1_in(39) <= \<const0>\;
  txctrl1_in(38) <= \<const0>\;
  txctrl1_in(37) <= \<const0>\;
  txctrl1_in(36) <= \<const0>\;
  txctrl1_in(35) <= \<const0>\;
  txctrl1_in(34) <= \<const0>\;
  txctrl1_in(33) <= \<const0>\;
  txctrl1_in(32) <= \<const0>\;
  txctrl1_in(31) <= \<const0>\;
  txctrl1_in(30) <= \<const0>\;
  txctrl1_in(29) <= \<const0>\;
  txctrl1_in(28) <= \<const0>\;
  txctrl1_in(27) <= \<const0>\;
  txctrl1_in(26) <= \<const0>\;
  txctrl1_in(25) <= \<const0>\;
  txctrl1_in(24) <= \<const0>\;
  txctrl1_in(23) <= \<const0>\;
  txctrl1_in(22) <= \<const0>\;
  txctrl1_in(21) <= \<const0>\;
  txctrl1_in(20) <= \<const0>\;
  txctrl1_in(19) <= \<const0>\;
  txctrl1_in(18) <= \<const0>\;
  txctrl1_in(17) <= \<const0>\;
  txctrl1_in(16) <= \<const0>\;
  txctrl1_in(15) <= \<const0>\;
  txctrl1_in(14) <= \<const0>\;
  txctrl1_in(13) <= \<const0>\;
  txctrl1_in(12) <= \<const0>\;
  txctrl1_in(11) <= \<const0>\;
  txctrl1_in(10) <= \<const0>\;
  txctrl1_in(9) <= \<const0>\;
  txctrl1_in(8) <= \<const0>\;
  txctrl1_in(7) <= \<const0>\;
  txctrl1_in(6) <= \<const0>\;
  txctrl1_in(5) <= \<const0>\;
  txctrl1_in(4) <= \<const0>\;
  txctrl1_in(3) <= \<const0>\;
  txctrl1_in(2) <= \<const0>\;
  txctrl1_in(1) <= \<const0>\;
  txctrl1_in(0) <= \<const0>\;
  txctrl2_in(63) <= \<const0>\;
  txctrl2_in(62) <= \<const0>\;
  txctrl2_in(61) <= \<const0>\;
  txctrl2_in(60) <= \<const0>\;
  txctrl2_in(59) <= \<const0>\;
  txctrl2_in(58) <= \<const0>\;
  txctrl2_in(57) <= \<const0>\;
  txctrl2_in(56) <= \<const0>\;
  txctrl2_in(55) <= \<const0>\;
  txctrl2_in(54) <= \<const0>\;
  txctrl2_in(53) <= \<const0>\;
  txctrl2_in(52) <= \<const0>\;
  txctrl2_in(51) <= \<const0>\;
  txctrl2_in(50) <= \<const0>\;
  txctrl2_in(49) <= \<const0>\;
  txctrl2_in(48) <= \<const0>\;
  txctrl2_in(47) <= \<const0>\;
  txctrl2_in(46) <= \<const0>\;
  txctrl2_in(45) <= \<const0>\;
  txctrl2_in(44) <= \<const0>\;
  txctrl2_in(43) <= \<const0>\;
  txctrl2_in(42) <= \<const0>\;
  txctrl2_in(41) <= \<const0>\;
  txctrl2_in(40) <= \<const0>\;
  txctrl2_in(39) <= \<const0>\;
  txctrl2_in(38) <= \<const0>\;
  txctrl2_in(37) <= \<const0>\;
  txctrl2_in(36) <= \<const0>\;
  txctrl2_in(35) <= \<const0>\;
  txctrl2_in(34) <= \<const0>\;
  txctrl2_in(33) <= \<const0>\;
  txctrl2_in(32) <= \<const0>\;
  txctrl2_in(31) <= \<const0>\;
  txctrl2_in(30) <= \<const0>\;
  txctrl2_in(29) <= \<const0>\;
  txctrl2_in(28) <= \<const0>\;
  txctrl2_in(27) <= \<const0>\;
  txctrl2_in(26) <= \<const0>\;
  txctrl2_in(25) <= \<const0>\;
  txctrl2_in(24) <= \<const0>\;
  txctrl2_in(23) <= \<const0>\;
  txctrl2_in(22) <= \<const0>\;
  txctrl2_in(21) <= \<const0>\;
  txctrl2_in(20) <= \<const0>\;
  txctrl2_in(19) <= \<const0>\;
  txctrl2_in(18) <= \<const0>\;
  txctrl2_in(17) <= \<const0>\;
  txctrl2_in(16) <= \<const0>\;
  txctrl2_in(15) <= \<const0>\;
  txctrl2_in(14) <= \<const0>\;
  txctrl2_in(13) <= \<const0>\;
  txctrl2_in(12) <= \<const0>\;
  txctrl2_in(11) <= \<const0>\;
  txctrl2_in(10) <= \<const0>\;
  txctrl2_in(9) <= \<const0>\;
  txctrl2_in(8) <= \<const0>\;
  txctrl2_in(7) <= \<const0>\;
  txctrl2_in(6) <= \<const0>\;
  txctrl2_in(5) <= \<const0>\;
  txctrl2_in(4) <= \<const0>\;
  txctrl2_in(3) <= \<const0>\;
  txctrl2_in(2) <= \<const0>\;
  txctrl2_in(1) <= \<const0>\;
  txctrl2_in(0) <= \<const0>\;
  txdata_in(1023) <= \<const0>\;
  txdata_in(1022) <= \<const0>\;
  txdata_in(1021) <= \<const0>\;
  txdata_in(1020) <= \<const0>\;
  txdata_in(1019) <= \<const0>\;
  txdata_in(1018) <= \<const0>\;
  txdata_in(1017) <= \<const0>\;
  txdata_in(1016) <= \<const0>\;
  txdata_in(1015) <= \<const0>\;
  txdata_in(1014) <= \<const0>\;
  txdata_in(1013) <= \<const0>\;
  txdata_in(1012) <= \<const0>\;
  txdata_in(1011) <= \<const0>\;
  txdata_in(1010) <= \<const0>\;
  txdata_in(1009) <= \<const0>\;
  txdata_in(1008) <= \<const0>\;
  txdata_in(1007) <= \<const0>\;
  txdata_in(1006) <= \<const0>\;
  txdata_in(1005) <= \<const0>\;
  txdata_in(1004) <= \<const0>\;
  txdata_in(1003) <= \<const0>\;
  txdata_in(1002) <= \<const0>\;
  txdata_in(1001) <= \<const0>\;
  txdata_in(1000) <= \<const0>\;
  txdata_in(999) <= \<const0>\;
  txdata_in(998) <= \<const0>\;
  txdata_in(997) <= \<const0>\;
  txdata_in(996) <= \<const0>\;
  txdata_in(995) <= \<const0>\;
  txdata_in(994) <= \<const0>\;
  txdata_in(993) <= \<const0>\;
  txdata_in(992) <= \<const0>\;
  txdata_in(991) <= \<const0>\;
  txdata_in(990) <= \<const0>\;
  txdata_in(989) <= \<const0>\;
  txdata_in(988) <= \<const0>\;
  txdata_in(987) <= \<const0>\;
  txdata_in(986) <= \<const0>\;
  txdata_in(985) <= \<const0>\;
  txdata_in(984) <= \<const0>\;
  txdata_in(983) <= \<const0>\;
  txdata_in(982) <= \<const0>\;
  txdata_in(981) <= \<const0>\;
  txdata_in(980) <= \<const0>\;
  txdata_in(979) <= \<const0>\;
  txdata_in(978) <= \<const0>\;
  txdata_in(977) <= \<const0>\;
  txdata_in(976) <= \<const0>\;
  txdata_in(975) <= \<const0>\;
  txdata_in(974) <= \<const0>\;
  txdata_in(973) <= \<const0>\;
  txdata_in(972) <= \<const0>\;
  txdata_in(971) <= \<const0>\;
  txdata_in(970) <= \<const0>\;
  txdata_in(969) <= \<const0>\;
  txdata_in(968) <= \<const0>\;
  txdata_in(967) <= \<const0>\;
  txdata_in(966) <= \<const0>\;
  txdata_in(965) <= \<const0>\;
  txdata_in(964) <= \<const0>\;
  txdata_in(963) <= \<const0>\;
  txdata_in(962) <= \<const0>\;
  txdata_in(961) <= \<const0>\;
  txdata_in(960) <= \<const0>\;
  txdata_in(959) <= \<const0>\;
  txdata_in(958) <= \<const0>\;
  txdata_in(957) <= \<const0>\;
  txdata_in(956) <= \<const0>\;
  txdata_in(955) <= \<const0>\;
  txdata_in(954) <= \<const0>\;
  txdata_in(953) <= \<const0>\;
  txdata_in(952) <= \<const0>\;
  txdata_in(951) <= \<const0>\;
  txdata_in(950) <= \<const0>\;
  txdata_in(949) <= \<const0>\;
  txdata_in(948) <= \<const0>\;
  txdata_in(947) <= \<const0>\;
  txdata_in(946) <= \<const0>\;
  txdata_in(945) <= \<const0>\;
  txdata_in(944) <= \<const0>\;
  txdata_in(943) <= \<const0>\;
  txdata_in(942) <= \<const0>\;
  txdata_in(941) <= \<const0>\;
  txdata_in(940) <= \<const0>\;
  txdata_in(939) <= \<const0>\;
  txdata_in(938) <= \<const0>\;
  txdata_in(937) <= \<const0>\;
  txdata_in(936) <= \<const0>\;
  txdata_in(935) <= \<const0>\;
  txdata_in(934) <= \<const0>\;
  txdata_in(933) <= \<const0>\;
  txdata_in(932) <= \<const0>\;
  txdata_in(931) <= \<const0>\;
  txdata_in(930) <= \<const0>\;
  txdata_in(929) <= \<const0>\;
  txdata_in(928) <= \<const0>\;
  txdata_in(927) <= \<const0>\;
  txdata_in(926) <= \<const0>\;
  txdata_in(925) <= \<const0>\;
  txdata_in(924) <= \<const0>\;
  txdata_in(923) <= \<const0>\;
  txdata_in(922) <= \<const0>\;
  txdata_in(921) <= \<const0>\;
  txdata_in(920) <= \<const0>\;
  txdata_in(919) <= \<const0>\;
  txdata_in(918) <= \<const0>\;
  txdata_in(917) <= \<const0>\;
  txdata_in(916) <= \<const0>\;
  txdata_in(915) <= \<const0>\;
  txdata_in(914) <= \<const0>\;
  txdata_in(913) <= \<const0>\;
  txdata_in(912) <= \<const0>\;
  txdata_in(911) <= \<const0>\;
  txdata_in(910) <= \<const0>\;
  txdata_in(909) <= \<const0>\;
  txdata_in(908) <= \<const0>\;
  txdata_in(907) <= \<const0>\;
  txdata_in(906) <= \<const0>\;
  txdata_in(905) <= \<const0>\;
  txdata_in(904) <= \<const0>\;
  txdata_in(903) <= \<const0>\;
  txdata_in(902) <= \<const0>\;
  txdata_in(901) <= \<const0>\;
  txdata_in(900) <= \<const0>\;
  txdata_in(899) <= \<const0>\;
  txdata_in(898) <= \<const0>\;
  txdata_in(897) <= \<const0>\;
  txdata_in(896) <= \<const0>\;
  txdata_in(895) <= \<const0>\;
  txdata_in(894) <= \<const0>\;
  txdata_in(893) <= \<const0>\;
  txdata_in(892) <= \<const0>\;
  txdata_in(891) <= \<const0>\;
  txdata_in(890) <= \<const0>\;
  txdata_in(889) <= \<const0>\;
  txdata_in(888) <= \<const0>\;
  txdata_in(887) <= \<const0>\;
  txdata_in(886) <= \<const0>\;
  txdata_in(885) <= \<const0>\;
  txdata_in(884) <= \<const0>\;
  txdata_in(883) <= \<const0>\;
  txdata_in(882) <= \<const0>\;
  txdata_in(881) <= \<const0>\;
  txdata_in(880) <= \<const0>\;
  txdata_in(879) <= \<const0>\;
  txdata_in(878) <= \<const0>\;
  txdata_in(877) <= \<const0>\;
  txdata_in(876) <= \<const0>\;
  txdata_in(875) <= \<const0>\;
  txdata_in(874) <= \<const0>\;
  txdata_in(873) <= \<const0>\;
  txdata_in(872) <= \<const0>\;
  txdata_in(871) <= \<const0>\;
  txdata_in(870) <= \<const0>\;
  txdata_in(869) <= \<const0>\;
  txdata_in(868) <= \<const0>\;
  txdata_in(867) <= \<const0>\;
  txdata_in(866) <= \<const0>\;
  txdata_in(865) <= \<const0>\;
  txdata_in(864) <= \<const0>\;
  txdata_in(863) <= \<const0>\;
  txdata_in(862) <= \<const0>\;
  txdata_in(861) <= \<const0>\;
  txdata_in(860) <= \<const0>\;
  txdata_in(859) <= \<const0>\;
  txdata_in(858) <= \<const0>\;
  txdata_in(857) <= \<const0>\;
  txdata_in(856) <= \<const0>\;
  txdata_in(855) <= \<const0>\;
  txdata_in(854) <= \<const0>\;
  txdata_in(853) <= \<const0>\;
  txdata_in(852) <= \<const0>\;
  txdata_in(851) <= \<const0>\;
  txdata_in(850) <= \<const0>\;
  txdata_in(849) <= \<const0>\;
  txdata_in(848) <= \<const0>\;
  txdata_in(847) <= \<const0>\;
  txdata_in(846) <= \<const0>\;
  txdata_in(845) <= \<const0>\;
  txdata_in(844) <= \<const0>\;
  txdata_in(843) <= \<const0>\;
  txdata_in(842) <= \<const0>\;
  txdata_in(841) <= \<const0>\;
  txdata_in(840) <= \<const0>\;
  txdata_in(839) <= \<const0>\;
  txdata_in(838) <= \<const0>\;
  txdata_in(837) <= \<const0>\;
  txdata_in(836) <= \<const0>\;
  txdata_in(835) <= \<const0>\;
  txdata_in(834) <= \<const0>\;
  txdata_in(833) <= \<const0>\;
  txdata_in(832) <= \<const0>\;
  txdata_in(831) <= \<const0>\;
  txdata_in(830) <= \<const0>\;
  txdata_in(829) <= \<const0>\;
  txdata_in(828) <= \<const0>\;
  txdata_in(827) <= \<const0>\;
  txdata_in(826) <= \<const0>\;
  txdata_in(825) <= \<const0>\;
  txdata_in(824) <= \<const0>\;
  txdata_in(823) <= \<const0>\;
  txdata_in(822) <= \<const0>\;
  txdata_in(821) <= \<const0>\;
  txdata_in(820) <= \<const0>\;
  txdata_in(819) <= \<const0>\;
  txdata_in(818) <= \<const0>\;
  txdata_in(817) <= \<const0>\;
  txdata_in(816) <= \<const0>\;
  txdata_in(815) <= \<const0>\;
  txdata_in(814) <= \<const0>\;
  txdata_in(813) <= \<const0>\;
  txdata_in(812) <= \<const0>\;
  txdata_in(811) <= \<const0>\;
  txdata_in(810) <= \<const0>\;
  txdata_in(809) <= \<const0>\;
  txdata_in(808) <= \<const0>\;
  txdata_in(807) <= \<const0>\;
  txdata_in(806) <= \<const0>\;
  txdata_in(805) <= \<const0>\;
  txdata_in(804) <= \<const0>\;
  txdata_in(803) <= \<const0>\;
  txdata_in(802) <= \<const0>\;
  txdata_in(801) <= \<const0>\;
  txdata_in(800) <= \<const0>\;
  txdata_in(799) <= \<const0>\;
  txdata_in(798) <= \<const0>\;
  txdata_in(797) <= \<const0>\;
  txdata_in(796) <= \<const0>\;
  txdata_in(795) <= \<const0>\;
  txdata_in(794) <= \<const0>\;
  txdata_in(793) <= \<const0>\;
  txdata_in(792) <= \<const0>\;
  txdata_in(791) <= \<const0>\;
  txdata_in(790) <= \<const0>\;
  txdata_in(789) <= \<const0>\;
  txdata_in(788) <= \<const0>\;
  txdata_in(787) <= \<const0>\;
  txdata_in(786) <= \<const0>\;
  txdata_in(785) <= \<const0>\;
  txdata_in(784) <= \<const0>\;
  txdata_in(783) <= \<const0>\;
  txdata_in(782) <= \<const0>\;
  txdata_in(781) <= \<const0>\;
  txdata_in(780) <= \<const0>\;
  txdata_in(779) <= \<const0>\;
  txdata_in(778) <= \<const0>\;
  txdata_in(777) <= \<const0>\;
  txdata_in(776) <= \<const0>\;
  txdata_in(775) <= \<const0>\;
  txdata_in(774) <= \<const0>\;
  txdata_in(773) <= \<const0>\;
  txdata_in(772) <= \<const0>\;
  txdata_in(771) <= \<const0>\;
  txdata_in(770) <= \<const0>\;
  txdata_in(769) <= \<const0>\;
  txdata_in(768) <= \<const0>\;
  txdata_in(767) <= \<const0>\;
  txdata_in(766) <= \<const0>\;
  txdata_in(765) <= \<const0>\;
  txdata_in(764) <= \<const0>\;
  txdata_in(763) <= \<const0>\;
  txdata_in(762) <= \<const0>\;
  txdata_in(761) <= \<const0>\;
  txdata_in(760) <= \<const0>\;
  txdata_in(759) <= \<const0>\;
  txdata_in(758) <= \<const0>\;
  txdata_in(757) <= \<const0>\;
  txdata_in(756) <= \<const0>\;
  txdata_in(755) <= \<const0>\;
  txdata_in(754) <= \<const0>\;
  txdata_in(753) <= \<const0>\;
  txdata_in(752) <= \<const0>\;
  txdata_in(751) <= \<const0>\;
  txdata_in(750) <= \<const0>\;
  txdata_in(749) <= \<const0>\;
  txdata_in(748) <= \<const0>\;
  txdata_in(747) <= \<const0>\;
  txdata_in(746) <= \<const0>\;
  txdata_in(745) <= \<const0>\;
  txdata_in(744) <= \<const0>\;
  txdata_in(743) <= \<const0>\;
  txdata_in(742) <= \<const0>\;
  txdata_in(741) <= \<const0>\;
  txdata_in(740) <= \<const0>\;
  txdata_in(739) <= \<const0>\;
  txdata_in(738) <= \<const0>\;
  txdata_in(737) <= \<const0>\;
  txdata_in(736) <= \<const0>\;
  txdata_in(735) <= \<const0>\;
  txdata_in(734) <= \<const0>\;
  txdata_in(733) <= \<const0>\;
  txdata_in(732) <= \<const0>\;
  txdata_in(731) <= \<const0>\;
  txdata_in(730) <= \<const0>\;
  txdata_in(729) <= \<const0>\;
  txdata_in(728) <= \<const0>\;
  txdata_in(727) <= \<const0>\;
  txdata_in(726) <= \<const0>\;
  txdata_in(725) <= \<const0>\;
  txdata_in(724) <= \<const0>\;
  txdata_in(723) <= \<const0>\;
  txdata_in(722) <= \<const0>\;
  txdata_in(721) <= \<const0>\;
  txdata_in(720) <= \<const0>\;
  txdata_in(719) <= \<const0>\;
  txdata_in(718) <= \<const0>\;
  txdata_in(717) <= \<const0>\;
  txdata_in(716) <= \<const0>\;
  txdata_in(715) <= \<const0>\;
  txdata_in(714) <= \<const0>\;
  txdata_in(713) <= \<const0>\;
  txdata_in(712) <= \<const0>\;
  txdata_in(711) <= \<const0>\;
  txdata_in(710) <= \<const0>\;
  txdata_in(709) <= \<const0>\;
  txdata_in(708) <= \<const0>\;
  txdata_in(707) <= \<const0>\;
  txdata_in(706) <= \<const0>\;
  txdata_in(705) <= \<const0>\;
  txdata_in(704) <= \<const0>\;
  txdata_in(703) <= \<const0>\;
  txdata_in(702) <= \<const0>\;
  txdata_in(701) <= \<const0>\;
  txdata_in(700) <= \<const0>\;
  txdata_in(699) <= \<const0>\;
  txdata_in(698) <= \<const0>\;
  txdata_in(697) <= \<const0>\;
  txdata_in(696) <= \<const0>\;
  txdata_in(695) <= \<const0>\;
  txdata_in(694) <= \<const0>\;
  txdata_in(693) <= \<const0>\;
  txdata_in(692) <= \<const0>\;
  txdata_in(691) <= \<const0>\;
  txdata_in(690) <= \<const0>\;
  txdata_in(689) <= \<const0>\;
  txdata_in(688) <= \<const0>\;
  txdata_in(687) <= \<const0>\;
  txdata_in(686) <= \<const0>\;
  txdata_in(685) <= \<const0>\;
  txdata_in(684) <= \<const0>\;
  txdata_in(683) <= \<const0>\;
  txdata_in(682) <= \<const0>\;
  txdata_in(681) <= \<const0>\;
  txdata_in(680) <= \<const0>\;
  txdata_in(679) <= \<const0>\;
  txdata_in(678) <= \<const0>\;
  txdata_in(677) <= \<const0>\;
  txdata_in(676) <= \<const0>\;
  txdata_in(675) <= \<const0>\;
  txdata_in(674) <= \<const0>\;
  txdata_in(673) <= \<const0>\;
  txdata_in(672) <= \<const0>\;
  txdata_in(671) <= \<const0>\;
  txdata_in(670) <= \<const0>\;
  txdata_in(669) <= \<const0>\;
  txdata_in(668) <= \<const0>\;
  txdata_in(667) <= \<const0>\;
  txdata_in(666) <= \<const0>\;
  txdata_in(665) <= \<const0>\;
  txdata_in(664) <= \<const0>\;
  txdata_in(663) <= \<const0>\;
  txdata_in(662) <= \<const0>\;
  txdata_in(661) <= \<const0>\;
  txdata_in(660) <= \<const0>\;
  txdata_in(659) <= \<const0>\;
  txdata_in(658) <= \<const0>\;
  txdata_in(657) <= \<const0>\;
  txdata_in(656) <= \<const0>\;
  txdata_in(655) <= \<const0>\;
  txdata_in(654) <= \<const0>\;
  txdata_in(653) <= \<const0>\;
  txdata_in(652) <= \<const0>\;
  txdata_in(651) <= \<const0>\;
  txdata_in(650) <= \<const0>\;
  txdata_in(649) <= \<const0>\;
  txdata_in(648) <= \<const0>\;
  txdata_in(647) <= \<const0>\;
  txdata_in(646) <= \<const0>\;
  txdata_in(645) <= \<const0>\;
  txdata_in(644) <= \<const0>\;
  txdata_in(643) <= \<const0>\;
  txdata_in(642) <= \<const0>\;
  txdata_in(641) <= \<const0>\;
  txdata_in(640) <= \<const0>\;
  txdata_in(639) <= \<const0>\;
  txdata_in(638) <= \<const0>\;
  txdata_in(637) <= \<const0>\;
  txdata_in(636) <= \<const0>\;
  txdata_in(635) <= \<const0>\;
  txdata_in(634) <= \<const0>\;
  txdata_in(633) <= \<const0>\;
  txdata_in(632) <= \<const0>\;
  txdata_in(631) <= \<const0>\;
  txdata_in(630) <= \<const0>\;
  txdata_in(629) <= \<const0>\;
  txdata_in(628) <= \<const0>\;
  txdata_in(627) <= \<const0>\;
  txdata_in(626) <= \<const0>\;
  txdata_in(625) <= \<const0>\;
  txdata_in(624) <= \<const0>\;
  txdata_in(623) <= \<const0>\;
  txdata_in(622) <= \<const0>\;
  txdata_in(621) <= \<const0>\;
  txdata_in(620) <= \<const0>\;
  txdata_in(619) <= \<const0>\;
  txdata_in(618) <= \<const0>\;
  txdata_in(617) <= \<const0>\;
  txdata_in(616) <= \<const0>\;
  txdata_in(615) <= \<const0>\;
  txdata_in(614) <= \<const0>\;
  txdata_in(613) <= \<const0>\;
  txdata_in(612) <= \<const0>\;
  txdata_in(611) <= \<const0>\;
  txdata_in(610) <= \<const0>\;
  txdata_in(609) <= \<const0>\;
  txdata_in(608) <= \<const0>\;
  txdata_in(607) <= \<const0>\;
  txdata_in(606) <= \<const0>\;
  txdata_in(605) <= \<const0>\;
  txdata_in(604) <= \<const0>\;
  txdata_in(603) <= \<const0>\;
  txdata_in(602) <= \<const0>\;
  txdata_in(601) <= \<const0>\;
  txdata_in(600) <= \<const0>\;
  txdata_in(599) <= \<const0>\;
  txdata_in(598) <= \<const0>\;
  txdata_in(597) <= \<const0>\;
  txdata_in(596) <= \<const0>\;
  txdata_in(595) <= \<const0>\;
  txdata_in(594) <= \<const0>\;
  txdata_in(593) <= \<const0>\;
  txdata_in(592) <= \<const0>\;
  txdata_in(591) <= \<const0>\;
  txdata_in(590) <= \<const0>\;
  txdata_in(589) <= \<const0>\;
  txdata_in(588) <= \<const0>\;
  txdata_in(587) <= \<const0>\;
  txdata_in(586) <= \<const0>\;
  txdata_in(585) <= \<const0>\;
  txdata_in(584) <= \<const0>\;
  txdata_in(583) <= \<const0>\;
  txdata_in(582) <= \<const0>\;
  txdata_in(581) <= \<const0>\;
  txdata_in(580) <= \<const0>\;
  txdata_in(579) <= \<const0>\;
  txdata_in(578) <= \<const0>\;
  txdata_in(577) <= \<const0>\;
  txdata_in(576) <= \<const0>\;
  txdata_in(575) <= \<const0>\;
  txdata_in(574) <= \<const0>\;
  txdata_in(573) <= \<const0>\;
  txdata_in(572) <= \<const0>\;
  txdata_in(571) <= \<const0>\;
  txdata_in(570) <= \<const0>\;
  txdata_in(569) <= \<const0>\;
  txdata_in(568) <= \<const0>\;
  txdata_in(567) <= \<const0>\;
  txdata_in(566) <= \<const0>\;
  txdata_in(565) <= \<const0>\;
  txdata_in(564) <= \<const0>\;
  txdata_in(563) <= \<const0>\;
  txdata_in(562) <= \<const0>\;
  txdata_in(561) <= \<const0>\;
  txdata_in(560) <= \<const0>\;
  txdata_in(559) <= \<const0>\;
  txdata_in(558) <= \<const0>\;
  txdata_in(557) <= \<const0>\;
  txdata_in(556) <= \<const0>\;
  txdata_in(555) <= \<const0>\;
  txdata_in(554) <= \<const0>\;
  txdata_in(553) <= \<const0>\;
  txdata_in(552) <= \<const0>\;
  txdata_in(551) <= \<const0>\;
  txdata_in(550) <= \<const0>\;
  txdata_in(549) <= \<const0>\;
  txdata_in(548) <= \<const0>\;
  txdata_in(547) <= \<const0>\;
  txdata_in(546) <= \<const0>\;
  txdata_in(545) <= \<const0>\;
  txdata_in(544) <= \<const0>\;
  txdata_in(543) <= \<const0>\;
  txdata_in(542) <= \<const0>\;
  txdata_in(541) <= \<const0>\;
  txdata_in(540) <= \<const0>\;
  txdata_in(539) <= \<const0>\;
  txdata_in(538) <= \<const0>\;
  txdata_in(537) <= \<const0>\;
  txdata_in(536) <= \<const0>\;
  txdata_in(535) <= \<const0>\;
  txdata_in(534) <= \<const0>\;
  txdata_in(533) <= \<const0>\;
  txdata_in(532) <= \<const0>\;
  txdata_in(531) <= \<const0>\;
  txdata_in(530) <= \<const0>\;
  txdata_in(529) <= \<const0>\;
  txdata_in(528) <= \<const0>\;
  txdata_in(527) <= \<const0>\;
  txdata_in(526) <= \<const0>\;
  txdata_in(525) <= \<const0>\;
  txdata_in(524) <= \<const0>\;
  txdata_in(523) <= \<const0>\;
  txdata_in(522) <= \<const0>\;
  txdata_in(521) <= \<const0>\;
  txdata_in(520) <= \<const0>\;
  txdata_in(519) <= \<const0>\;
  txdata_in(518) <= \<const0>\;
  txdata_in(517) <= \<const0>\;
  txdata_in(516) <= \<const0>\;
  txdata_in(515) <= \<const0>\;
  txdata_in(514) <= \<const0>\;
  txdata_in(513) <= \<const0>\;
  txdata_in(512) <= \<const0>\;
  txdata_in(511) <= \<const0>\;
  txdata_in(510) <= \<const0>\;
  txdata_in(509) <= \<const0>\;
  txdata_in(508) <= \<const0>\;
  txdata_in(507) <= \<const0>\;
  txdata_in(506) <= \<const0>\;
  txdata_in(505) <= \<const0>\;
  txdata_in(504) <= \<const0>\;
  txdata_in(503) <= \<const0>\;
  txdata_in(502) <= \<const0>\;
  txdata_in(501) <= \<const0>\;
  txdata_in(500) <= \<const0>\;
  txdata_in(499) <= \<const0>\;
  txdata_in(498) <= \<const0>\;
  txdata_in(497) <= \<const0>\;
  txdata_in(496) <= \<const0>\;
  txdata_in(495) <= \<const0>\;
  txdata_in(494) <= \<const0>\;
  txdata_in(493) <= \<const0>\;
  txdata_in(492) <= \<const0>\;
  txdata_in(491) <= \<const0>\;
  txdata_in(490) <= \<const0>\;
  txdata_in(489) <= \<const0>\;
  txdata_in(488) <= \<const0>\;
  txdata_in(487) <= \<const0>\;
  txdata_in(486) <= \<const0>\;
  txdata_in(485) <= \<const0>\;
  txdata_in(484) <= \<const0>\;
  txdata_in(483) <= \<const0>\;
  txdata_in(482) <= \<const0>\;
  txdata_in(481) <= \<const0>\;
  txdata_in(480) <= \<const0>\;
  txdata_in(479) <= \<const0>\;
  txdata_in(478) <= \<const0>\;
  txdata_in(477) <= \<const0>\;
  txdata_in(476) <= \<const0>\;
  txdata_in(475) <= \<const0>\;
  txdata_in(474) <= \<const0>\;
  txdata_in(473) <= \<const0>\;
  txdata_in(472) <= \<const0>\;
  txdata_in(471) <= \<const0>\;
  txdata_in(470) <= \<const0>\;
  txdata_in(469) <= \<const0>\;
  txdata_in(468) <= \<const0>\;
  txdata_in(467) <= \<const0>\;
  txdata_in(466) <= \<const0>\;
  txdata_in(465) <= \<const0>\;
  txdata_in(464) <= \<const0>\;
  txdata_in(463) <= \<const0>\;
  txdata_in(462) <= \<const0>\;
  txdata_in(461) <= \<const0>\;
  txdata_in(460) <= \<const0>\;
  txdata_in(459) <= \<const0>\;
  txdata_in(458) <= \<const0>\;
  txdata_in(457) <= \<const0>\;
  txdata_in(456) <= \<const0>\;
  txdata_in(455) <= \<const0>\;
  txdata_in(454) <= \<const0>\;
  txdata_in(453) <= \<const0>\;
  txdata_in(452) <= \<const0>\;
  txdata_in(451) <= \<const0>\;
  txdata_in(450) <= \<const0>\;
  txdata_in(449) <= \<const0>\;
  txdata_in(448) <= \<const0>\;
  txdata_in(447) <= \<const0>\;
  txdata_in(446) <= \<const0>\;
  txdata_in(445) <= \<const0>\;
  txdata_in(444) <= \<const0>\;
  txdata_in(443) <= \<const0>\;
  txdata_in(442) <= \<const0>\;
  txdata_in(441) <= \<const0>\;
  txdata_in(440) <= \<const0>\;
  txdata_in(439) <= \<const0>\;
  txdata_in(438) <= \<const0>\;
  txdata_in(437) <= \<const0>\;
  txdata_in(436) <= \<const0>\;
  txdata_in(435) <= \<const0>\;
  txdata_in(434) <= \<const0>\;
  txdata_in(433) <= \<const0>\;
  txdata_in(432) <= \<const0>\;
  txdata_in(431) <= \<const0>\;
  txdata_in(430) <= \<const0>\;
  txdata_in(429) <= \<const0>\;
  txdata_in(428) <= \<const0>\;
  txdata_in(427) <= \<const0>\;
  txdata_in(426) <= \<const0>\;
  txdata_in(425) <= \<const0>\;
  txdata_in(424) <= \<const0>\;
  txdata_in(423) <= \<const0>\;
  txdata_in(422) <= \<const0>\;
  txdata_in(421) <= \<const0>\;
  txdata_in(420) <= \<const0>\;
  txdata_in(419) <= \<const0>\;
  txdata_in(418) <= \<const0>\;
  txdata_in(417) <= \<const0>\;
  txdata_in(416) <= \<const0>\;
  txdata_in(415) <= \<const0>\;
  txdata_in(414) <= \<const0>\;
  txdata_in(413) <= \<const0>\;
  txdata_in(412) <= \<const0>\;
  txdata_in(411) <= \<const0>\;
  txdata_in(410) <= \<const0>\;
  txdata_in(409) <= \<const0>\;
  txdata_in(408) <= \<const0>\;
  txdata_in(407) <= \<const0>\;
  txdata_in(406) <= \<const0>\;
  txdata_in(405) <= \<const0>\;
  txdata_in(404) <= \<const0>\;
  txdata_in(403) <= \<const0>\;
  txdata_in(402) <= \<const0>\;
  txdata_in(401) <= \<const0>\;
  txdata_in(400) <= \<const0>\;
  txdata_in(399) <= \<const0>\;
  txdata_in(398) <= \<const0>\;
  txdata_in(397) <= \<const0>\;
  txdata_in(396) <= \<const0>\;
  txdata_in(395) <= \<const0>\;
  txdata_in(394) <= \<const0>\;
  txdata_in(393) <= \<const0>\;
  txdata_in(392) <= \<const0>\;
  txdata_in(391) <= \<const0>\;
  txdata_in(390) <= \<const0>\;
  txdata_in(389) <= \<const0>\;
  txdata_in(388) <= \<const0>\;
  txdata_in(387) <= \<const0>\;
  txdata_in(386) <= \<const0>\;
  txdata_in(385) <= \<const0>\;
  txdata_in(384) <= \<const0>\;
  txdata_in(383) <= \<const0>\;
  txdata_in(382) <= \<const0>\;
  txdata_in(381) <= \<const0>\;
  txdata_in(380) <= \<const0>\;
  txdata_in(379) <= \<const0>\;
  txdata_in(378) <= \<const0>\;
  txdata_in(377) <= \<const0>\;
  txdata_in(376) <= \<const0>\;
  txdata_in(375) <= \<const0>\;
  txdata_in(374) <= \<const0>\;
  txdata_in(373) <= \<const0>\;
  txdata_in(372) <= \<const0>\;
  txdata_in(371) <= \<const0>\;
  txdata_in(370) <= \<const0>\;
  txdata_in(369) <= \<const0>\;
  txdata_in(368) <= \<const0>\;
  txdata_in(367) <= \<const0>\;
  txdata_in(366) <= \<const0>\;
  txdata_in(365) <= \<const0>\;
  txdata_in(364) <= \<const0>\;
  txdata_in(363) <= \<const0>\;
  txdata_in(362) <= \<const0>\;
  txdata_in(361) <= \<const0>\;
  txdata_in(360) <= \<const0>\;
  txdata_in(359) <= \<const0>\;
  txdata_in(358) <= \<const0>\;
  txdata_in(357) <= \<const0>\;
  txdata_in(356) <= \<const0>\;
  txdata_in(355) <= \<const0>\;
  txdata_in(354) <= \<const0>\;
  txdata_in(353) <= \<const0>\;
  txdata_in(352) <= \<const0>\;
  txdata_in(351) <= \<const0>\;
  txdata_in(350) <= \<const0>\;
  txdata_in(349) <= \<const0>\;
  txdata_in(348) <= \<const0>\;
  txdata_in(347) <= \<const0>\;
  txdata_in(346) <= \<const0>\;
  txdata_in(345) <= \<const0>\;
  txdata_in(344) <= \<const0>\;
  txdata_in(343) <= \<const0>\;
  txdata_in(342) <= \<const0>\;
  txdata_in(341) <= \<const0>\;
  txdata_in(340) <= \<const0>\;
  txdata_in(339) <= \<const0>\;
  txdata_in(338) <= \<const0>\;
  txdata_in(337) <= \<const0>\;
  txdata_in(336) <= \<const0>\;
  txdata_in(335) <= \<const0>\;
  txdata_in(334) <= \<const0>\;
  txdata_in(333) <= \<const0>\;
  txdata_in(332) <= \<const0>\;
  txdata_in(331) <= \<const0>\;
  txdata_in(330) <= \<const0>\;
  txdata_in(329) <= \<const0>\;
  txdata_in(328) <= \<const0>\;
  txdata_in(327) <= \<const0>\;
  txdata_in(326) <= \<const0>\;
  txdata_in(325) <= \<const0>\;
  txdata_in(324) <= \<const0>\;
  txdata_in(323) <= \<const0>\;
  txdata_in(322) <= \<const0>\;
  txdata_in(321) <= \<const0>\;
  txdata_in(320) <= \<const0>\;
  txdata_in(319) <= \<const0>\;
  txdata_in(318) <= \<const0>\;
  txdata_in(317) <= \<const0>\;
  txdata_in(316) <= \<const0>\;
  txdata_in(315) <= \<const0>\;
  txdata_in(314) <= \<const0>\;
  txdata_in(313) <= \<const0>\;
  txdata_in(312) <= \<const0>\;
  txdata_in(311) <= \<const0>\;
  txdata_in(310) <= \<const0>\;
  txdata_in(309) <= \<const0>\;
  txdata_in(308) <= \<const0>\;
  txdata_in(307) <= \<const0>\;
  txdata_in(306) <= \<const0>\;
  txdata_in(305) <= \<const0>\;
  txdata_in(304) <= \<const0>\;
  txdata_in(303) <= \<const0>\;
  txdata_in(302) <= \<const0>\;
  txdata_in(301) <= \<const0>\;
  txdata_in(300) <= \<const0>\;
  txdata_in(299) <= \<const0>\;
  txdata_in(298) <= \<const0>\;
  txdata_in(297) <= \<const0>\;
  txdata_in(296) <= \<const0>\;
  txdata_in(295) <= \<const0>\;
  txdata_in(294) <= \<const0>\;
  txdata_in(293) <= \<const0>\;
  txdata_in(292) <= \<const0>\;
  txdata_in(291) <= \<const0>\;
  txdata_in(290) <= \<const0>\;
  txdata_in(289) <= \<const0>\;
  txdata_in(288) <= \<const0>\;
  txdata_in(287) <= \<const0>\;
  txdata_in(286) <= \<const0>\;
  txdata_in(285) <= \<const0>\;
  txdata_in(284) <= \<const0>\;
  txdata_in(283) <= \<const0>\;
  txdata_in(282) <= \<const0>\;
  txdata_in(281) <= \<const0>\;
  txdata_in(280) <= \<const0>\;
  txdata_in(279) <= \<const0>\;
  txdata_in(278) <= \<const0>\;
  txdata_in(277) <= \<const0>\;
  txdata_in(276) <= \<const0>\;
  txdata_in(275) <= \<const0>\;
  txdata_in(274) <= \<const0>\;
  txdata_in(273) <= \<const0>\;
  txdata_in(272) <= \<const0>\;
  txdata_in(271) <= \<const0>\;
  txdata_in(270) <= \<const0>\;
  txdata_in(269) <= \<const0>\;
  txdata_in(268) <= \<const0>\;
  txdata_in(267) <= \<const0>\;
  txdata_in(266) <= \<const0>\;
  txdata_in(265) <= \<const0>\;
  txdata_in(264) <= \<const0>\;
  txdata_in(263) <= \<const0>\;
  txdata_in(262) <= \<const0>\;
  txdata_in(261) <= \<const0>\;
  txdata_in(260) <= \<const0>\;
  txdata_in(259) <= \<const0>\;
  txdata_in(258) <= \<const0>\;
  txdata_in(257) <= \<const0>\;
  txdata_in(256) <= \<const0>\;
  txdata_in(255) <= \<const0>\;
  txdata_in(254) <= \<const0>\;
  txdata_in(253) <= \<const0>\;
  txdata_in(252) <= \<const0>\;
  txdata_in(251) <= \<const0>\;
  txdata_in(250) <= \<const0>\;
  txdata_in(249) <= \<const0>\;
  txdata_in(248) <= \<const0>\;
  txdata_in(247) <= \<const0>\;
  txdata_in(246) <= \<const0>\;
  txdata_in(245) <= \<const0>\;
  txdata_in(244) <= \<const0>\;
  txdata_in(243) <= \<const0>\;
  txdata_in(242) <= \<const0>\;
  txdata_in(241) <= \<const0>\;
  txdata_in(240) <= \<const0>\;
  txdata_in(239) <= \<const0>\;
  txdata_in(238) <= \<const0>\;
  txdata_in(237) <= \<const0>\;
  txdata_in(236) <= \<const0>\;
  txdata_in(235) <= \<const0>\;
  txdata_in(234) <= \<const0>\;
  txdata_in(233) <= \<const0>\;
  txdata_in(232) <= \<const0>\;
  txdata_in(231) <= \<const0>\;
  txdata_in(230) <= \<const0>\;
  txdata_in(229) <= \<const0>\;
  txdata_in(228) <= \<const0>\;
  txdata_in(227) <= \<const0>\;
  txdata_in(226) <= \<const0>\;
  txdata_in(225) <= \<const0>\;
  txdata_in(224) <= \<const0>\;
  txdata_in(223) <= \<const0>\;
  txdata_in(222) <= \<const0>\;
  txdata_in(221) <= \<const0>\;
  txdata_in(220) <= \<const0>\;
  txdata_in(219) <= \<const0>\;
  txdata_in(218) <= \<const0>\;
  txdata_in(217) <= \<const0>\;
  txdata_in(216) <= \<const0>\;
  txdata_in(215) <= \<const0>\;
  txdata_in(214) <= \<const0>\;
  txdata_in(213) <= \<const0>\;
  txdata_in(212) <= \<const0>\;
  txdata_in(211) <= \<const0>\;
  txdata_in(210) <= \<const0>\;
  txdata_in(209) <= \<const0>\;
  txdata_in(208) <= \<const0>\;
  txdata_in(207) <= \<const0>\;
  txdata_in(206) <= \<const0>\;
  txdata_in(205) <= \<const0>\;
  txdata_in(204) <= \<const0>\;
  txdata_in(203) <= \<const0>\;
  txdata_in(202) <= \<const0>\;
  txdata_in(201) <= \<const0>\;
  txdata_in(200) <= \<const0>\;
  txdata_in(199) <= \<const0>\;
  txdata_in(198) <= \<const0>\;
  txdata_in(197) <= \<const0>\;
  txdata_in(196) <= \<const0>\;
  txdata_in(195) <= \<const0>\;
  txdata_in(194) <= \<const0>\;
  txdata_in(193) <= \<const0>\;
  txdata_in(192) <= \<const0>\;
  txdata_in(191) <= \<const0>\;
  txdata_in(190) <= \<const0>\;
  txdata_in(189) <= \<const0>\;
  txdata_in(188) <= \<const0>\;
  txdata_in(187) <= \<const0>\;
  txdata_in(186) <= \<const0>\;
  txdata_in(185) <= \<const0>\;
  txdata_in(184) <= \<const0>\;
  txdata_in(183) <= \<const0>\;
  txdata_in(182) <= \<const0>\;
  txdata_in(181) <= \<const0>\;
  txdata_in(180) <= \<const0>\;
  txdata_in(179) <= \<const0>\;
  txdata_in(178) <= \<const0>\;
  txdata_in(177) <= \<const0>\;
  txdata_in(176) <= \<const0>\;
  txdata_in(175) <= \<const0>\;
  txdata_in(174) <= \<const0>\;
  txdata_in(173) <= \<const0>\;
  txdata_in(172) <= \<const0>\;
  txdata_in(171) <= \<const0>\;
  txdata_in(170) <= \<const0>\;
  txdata_in(169) <= \<const0>\;
  txdata_in(168) <= \<const0>\;
  txdata_in(167) <= \<const0>\;
  txdata_in(166) <= \<const0>\;
  txdata_in(165) <= \<const0>\;
  txdata_in(164) <= \<const0>\;
  txdata_in(163) <= \<const0>\;
  txdata_in(162) <= \<const0>\;
  txdata_in(161) <= \<const0>\;
  txdata_in(160) <= \<const0>\;
  txdata_in(159) <= \<const0>\;
  txdata_in(158) <= \<const0>\;
  txdata_in(157) <= \<const0>\;
  txdata_in(156) <= \<const0>\;
  txdata_in(155) <= \<const0>\;
  txdata_in(154) <= \<const0>\;
  txdata_in(153) <= \<const0>\;
  txdata_in(152) <= \<const0>\;
  txdata_in(151) <= \<const0>\;
  txdata_in(150) <= \<const0>\;
  txdata_in(149) <= \<const0>\;
  txdata_in(148) <= \<const0>\;
  txdata_in(147) <= \<const0>\;
  txdata_in(146) <= \<const0>\;
  txdata_in(145) <= \<const0>\;
  txdata_in(144) <= \<const0>\;
  txdata_in(143) <= \<const0>\;
  txdata_in(142) <= \<const0>\;
  txdata_in(141) <= \<const0>\;
  txdata_in(140) <= \<const0>\;
  txdata_in(139) <= \<const0>\;
  txdata_in(138) <= \<const0>\;
  txdata_in(137) <= \<const0>\;
  txdata_in(136) <= \<const0>\;
  txdata_in(135) <= \<const0>\;
  txdata_in(134) <= \<const0>\;
  txdata_in(133) <= \<const0>\;
  txdata_in(132) <= \<const0>\;
  txdata_in(131) <= \<const0>\;
  txdata_in(130) <= \<const0>\;
  txdata_in(129) <= \<const0>\;
  txdata_in(128) <= \<const0>\;
  txdata_in(127) <= \<const0>\;
  txdata_in(126) <= \<const0>\;
  txdata_in(125) <= \<const0>\;
  txdata_in(124) <= \<const0>\;
  txdata_in(123) <= \<const0>\;
  txdata_in(122) <= \<const0>\;
  txdata_in(121) <= \<const0>\;
  txdata_in(120) <= \<const0>\;
  txdata_in(119) <= \<const0>\;
  txdata_in(118) <= \<const0>\;
  txdata_in(117) <= \<const0>\;
  txdata_in(116) <= \<const0>\;
  txdata_in(115) <= \<const0>\;
  txdata_in(114) <= \<const0>\;
  txdata_in(113) <= \<const0>\;
  txdata_in(112) <= \<const0>\;
  txdata_in(111) <= \<const0>\;
  txdata_in(110) <= \<const0>\;
  txdata_in(109) <= \<const0>\;
  txdata_in(108) <= \<const0>\;
  txdata_in(107) <= \<const0>\;
  txdata_in(106) <= \<const0>\;
  txdata_in(105) <= \<const0>\;
  txdata_in(104) <= \<const0>\;
  txdata_in(103) <= \<const0>\;
  txdata_in(102) <= \<const0>\;
  txdata_in(101) <= \<const0>\;
  txdata_in(100) <= \<const0>\;
  txdata_in(99) <= \<const0>\;
  txdata_in(98) <= \<const0>\;
  txdata_in(97) <= \<const0>\;
  txdata_in(96) <= \<const0>\;
  txdata_in(95) <= \<const0>\;
  txdata_in(94) <= \<const0>\;
  txdata_in(93) <= \<const0>\;
  txdata_in(92) <= \<const0>\;
  txdata_in(91) <= \<const0>\;
  txdata_in(90) <= \<const0>\;
  txdata_in(89) <= \<const0>\;
  txdata_in(88) <= \<const0>\;
  txdata_in(87) <= \<const0>\;
  txdata_in(86) <= \<const0>\;
  txdata_in(85) <= \<const0>\;
  txdata_in(84) <= \<const0>\;
  txdata_in(83) <= \<const0>\;
  txdata_in(82) <= \<const0>\;
  txdata_in(81) <= \<const0>\;
  txdata_in(80) <= \<const0>\;
  txdata_in(79) <= \<const0>\;
  txdata_in(78) <= \<const0>\;
  txdata_in(77) <= \<const0>\;
  txdata_in(76) <= \<const0>\;
  txdata_in(75) <= \<const0>\;
  txdata_in(74) <= \<const0>\;
  txdata_in(73) <= \<const0>\;
  txdata_in(72) <= \<const0>\;
  txdata_in(71) <= \<const0>\;
  txdata_in(70) <= \<const0>\;
  txdata_in(69) <= \<const0>\;
  txdata_in(68) <= \<const0>\;
  txdata_in(67) <= \<const0>\;
  txdata_in(66) <= \<const0>\;
  txdata_in(65) <= \<const0>\;
  txdata_in(64) <= \<const0>\;
  txdata_in(63) <= \<const0>\;
  txdata_in(62) <= \<const0>\;
  txdata_in(61) <= \<const0>\;
  txdata_in(60) <= \<const0>\;
  txdata_in(59) <= \<const0>\;
  txdata_in(58) <= \<const0>\;
  txdata_in(57) <= \<const0>\;
  txdata_in(56) <= \<const0>\;
  txdata_in(55) <= \<const0>\;
  txdata_in(54) <= \<const0>\;
  txdata_in(53) <= \<const0>\;
  txdata_in(52) <= \<const0>\;
  txdata_in(51) <= \<const0>\;
  txdata_in(50) <= \<const0>\;
  txdata_in(49) <= \<const0>\;
  txdata_in(48) <= \<const0>\;
  txdata_in(47) <= \<const0>\;
  txdata_in(46) <= \<const0>\;
  txdata_in(45) <= \<const0>\;
  txdata_in(44) <= \<const0>\;
  txdata_in(43) <= \<const0>\;
  txdata_in(42) <= \<const0>\;
  txdata_in(41) <= \<const0>\;
  txdata_in(40) <= \<const0>\;
  txdata_in(39) <= \<const0>\;
  txdata_in(38) <= \<const0>\;
  txdata_in(37) <= \<const0>\;
  txdata_in(36) <= \<const0>\;
  txdata_in(35) <= \<const0>\;
  txdata_in(34) <= \<const0>\;
  txdata_in(33) <= \<const0>\;
  txdata_in(32) <= \<const0>\;
  txdata_in(31) <= \<const0>\;
  txdata_in(30) <= \<const0>\;
  txdata_in(29) <= \<const0>\;
  txdata_in(28) <= \<const0>\;
  txdata_in(27) <= \<const0>\;
  txdata_in(26) <= \<const0>\;
  txdata_in(25) <= \<const0>\;
  txdata_in(24) <= \<const0>\;
  txdata_in(23) <= \<const0>\;
  txdata_in(22) <= \<const0>\;
  txdata_in(21) <= \<const0>\;
  txdata_in(20) <= \<const0>\;
  txdata_in(19) <= \<const0>\;
  txdata_in(18) <= \<const0>\;
  txdata_in(17) <= \<const0>\;
  txdata_in(16) <= \<const0>\;
  txdata_in(15) <= \<const0>\;
  txdata_in(14) <= \<const0>\;
  txdata_in(13) <= \<const0>\;
  txdata_in(12) <= \<const0>\;
  txdata_in(11) <= \<const0>\;
  txdata_in(10) <= \<const0>\;
  txdata_in(9) <= \<const0>\;
  txdata_in(8) <= \<const0>\;
  txdata_in(7) <= \<const0>\;
  txdata_in(6) <= \<const0>\;
  txdata_in(5) <= \<const0>\;
  txdata_in(4) <= \<const0>\;
  txdata_in(3) <= \<const0>\;
  txdata_in(2) <= \<const0>\;
  txdata_in(1) <= \<const0>\;
  txdata_in(0) <= \<const0>\;
  txdeemph_in(7) <= \<const0>\;
  txdeemph_in(6) <= \<const0>\;
  txdeemph_in(5) <= \<const0>\;
  txdeemph_in(4) <= \<const0>\;
  txdeemph_in(3) <= \<const0>\;
  txdeemph_in(2) <= \<const0>\;
  txdeemph_in(1) <= \<const0>\;
  txdeemph_in(0) <= \<const0>\;
  txdetectrx_in(7) <= \<const0>\;
  txdetectrx_in(6) <= \<const0>\;
  txdetectrx_in(5) <= \<const0>\;
  txdetectrx_in(4) <= \<const0>\;
  txdetectrx_in(3) <= \<const0>\;
  txdetectrx_in(2) <= \<const0>\;
  txdetectrx_in(1) <= \<const0>\;
  txdetectrx_in(0) <= \<const0>\;
  txdiffctrl_in(31) <= \<const0>\;
  txdiffctrl_in(30) <= \<const0>\;
  txdiffctrl_in(29) <= \<const0>\;
  txdiffctrl_in(28) <= \<const0>\;
  txdiffctrl_in(27) <= \<const0>\;
  txdiffctrl_in(26) <= \<const0>\;
  txdiffctrl_in(25) <= \<const0>\;
  txdiffctrl_in(24) <= \<const0>\;
  txdiffctrl_in(23) <= \<const0>\;
  txdiffctrl_in(22) <= \<const0>\;
  txdiffctrl_in(21) <= \<const0>\;
  txdiffctrl_in(20) <= \<const0>\;
  txdiffctrl_in(19) <= \<const0>\;
  txdiffctrl_in(18) <= \<const0>\;
  txdiffctrl_in(17) <= \<const0>\;
  txdiffctrl_in(16) <= \<const0>\;
  txdiffctrl_in(15) <= \<const0>\;
  txdiffctrl_in(14) <= \<const0>\;
  txdiffctrl_in(13) <= \<const0>\;
  txdiffctrl_in(12) <= \<const0>\;
  txdiffctrl_in(11) <= \<const0>\;
  txdiffctrl_in(10) <= \<const0>\;
  txdiffctrl_in(9) <= \<const0>\;
  txdiffctrl_in(8) <= \<const0>\;
  txdiffctrl_in(7) <= \<const0>\;
  txdiffctrl_in(6) <= \<const0>\;
  txdiffctrl_in(5) <= \<const0>\;
  txdiffctrl_in(4) <= \<const0>\;
  txdiffctrl_in(3) <= \<const0>\;
  txdiffctrl_in(2) <= \<const0>\;
  txdiffctrl_in(1) <= \<const0>\;
  txdiffctrl_in(0) <= \<const0>\;
  txdlybypass_in(7) <= \<const0>\;
  txdlybypass_in(6) <= \<const0>\;
  txdlybypass_in(5) <= \<const0>\;
  txdlybypass_in(4) <= \<const0>\;
  txdlybypass_in(3) <= \<const0>\;
  txdlybypass_in(2) <= \<const0>\;
  txdlybypass_in(1) <= \<const0>\;
  txdlybypass_in(0) <= \<const0>\;
  txdlyen_in(7) <= \<const0>\;
  txdlyen_in(6) <= \<const0>\;
  txdlyen_in(5) <= \<const0>\;
  txdlyen_in(4) <= \<const0>\;
  txdlyen_in(3) <= \<const0>\;
  txdlyen_in(2) <= \<const0>\;
  txdlyen_in(1) <= \<const0>\;
  txdlyen_in(0) <= \<const0>\;
  txdlyhold_in(7) <= \<const0>\;
  txdlyhold_in(6) <= \<const0>\;
  txdlyhold_in(5) <= \<const0>\;
  txdlyhold_in(4) <= \<const0>\;
  txdlyhold_in(3) <= \<const0>\;
  txdlyhold_in(2) <= \<const0>\;
  txdlyhold_in(1) <= \<const0>\;
  txdlyhold_in(0) <= \<const0>\;
  txdlyovrden_in(7) <= \<const0>\;
  txdlyovrden_in(6) <= \<const0>\;
  txdlyovrden_in(5) <= \<const0>\;
  txdlyovrden_in(4) <= \<const0>\;
  txdlyovrden_in(3) <= \<const0>\;
  txdlyovrden_in(2) <= \<const0>\;
  txdlyovrden_in(1) <= \<const0>\;
  txdlyovrden_in(0) <= \<const0>\;
  txdlysreset_in(7) <= \<const0>\;
  txdlysreset_in(6) <= \<const0>\;
  txdlysreset_in(5) <= \<const0>\;
  txdlysreset_in(4) <= \<const0>\;
  txdlysreset_in(3) <= \<const0>\;
  txdlysreset_in(2) <= \<const0>\;
  txdlysreset_in(1) <= \<const0>\;
  txdlysreset_in(0) <= \<const0>\;
  txdlyupdown_in(7) <= \<const0>\;
  txdlyupdown_in(6) <= \<const0>\;
  txdlyupdown_in(5) <= \<const0>\;
  txdlyupdown_in(4) <= \<const0>\;
  txdlyupdown_in(3) <= \<const0>\;
  txdlyupdown_in(2) <= \<const0>\;
  txdlyupdown_in(1) <= \<const0>\;
  txdlyupdown_in(0) <= \<const0>\;
  txelecidle_in(7) <= \<const0>\;
  txelecidle_in(6) <= \<const0>\;
  txelecidle_in(5) <= \<const0>\;
  txelecidle_in(4) <= \<const0>\;
  txelecidle_in(3) <= \<const0>\;
  txelecidle_in(2) <= \<const0>\;
  txelecidle_in(1) <= \<const0>\;
  txelecidle_in(0) <= \<const0>\;
  txinhibit_in(7) <= \<const0>\;
  txinhibit_in(6) <= \<const0>\;
  txinhibit_in(5) <= \<const0>\;
  txinhibit_in(4) <= \<const0>\;
  txinhibit_in(3) <= \<const0>\;
  txinhibit_in(2) <= \<const0>\;
  txinhibit_in(1) <= \<const0>\;
  txinhibit_in(0) <= \<const0>\;
  txmaincursor_in(55) <= \<const0>\;
  txmaincursor_in(54) <= \<const0>\;
  txmaincursor_in(53) <= \<const0>\;
  txmaincursor_in(52) <= \<const0>\;
  txmaincursor_in(51) <= \<const0>\;
  txmaincursor_in(50) <= \<const0>\;
  txmaincursor_in(49) <= \<const0>\;
  txmaincursor_in(48) <= \<const0>\;
  txmaincursor_in(47) <= \<const0>\;
  txmaincursor_in(46) <= \<const0>\;
  txmaincursor_in(45) <= \<const0>\;
  txmaincursor_in(44) <= \<const0>\;
  txmaincursor_in(43) <= \<const0>\;
  txmaincursor_in(42) <= \<const0>\;
  txmaincursor_in(41) <= \<const0>\;
  txmaincursor_in(40) <= \<const0>\;
  txmaincursor_in(39) <= \<const0>\;
  txmaincursor_in(38) <= \<const0>\;
  txmaincursor_in(37) <= \<const0>\;
  txmaincursor_in(36) <= \<const0>\;
  txmaincursor_in(35) <= \<const0>\;
  txmaincursor_in(34) <= \<const0>\;
  txmaincursor_in(33) <= \<const0>\;
  txmaincursor_in(32) <= \<const0>\;
  txmaincursor_in(31) <= \<const0>\;
  txmaincursor_in(30) <= \<const0>\;
  txmaincursor_in(29) <= \<const0>\;
  txmaincursor_in(28) <= \<const0>\;
  txmaincursor_in(27) <= \<const0>\;
  txmaincursor_in(26) <= \<const0>\;
  txmaincursor_in(25) <= \<const0>\;
  txmaincursor_in(24) <= \<const0>\;
  txmaincursor_in(23) <= \<const0>\;
  txmaincursor_in(22) <= \<const0>\;
  txmaincursor_in(21) <= \<const0>\;
  txmaincursor_in(20) <= \<const0>\;
  txmaincursor_in(19) <= \<const0>\;
  txmaincursor_in(18) <= \<const0>\;
  txmaincursor_in(17) <= \<const0>\;
  txmaincursor_in(16) <= \<const0>\;
  txmaincursor_in(15) <= \<const0>\;
  txmaincursor_in(14) <= \<const0>\;
  txmaincursor_in(13) <= \<const0>\;
  txmaincursor_in(12) <= \<const0>\;
  txmaincursor_in(11) <= \<const0>\;
  txmaincursor_in(10) <= \<const0>\;
  txmaincursor_in(9) <= \<const0>\;
  txmaincursor_in(8) <= \<const0>\;
  txmaincursor_in(7) <= \<const0>\;
  txmaincursor_in(6) <= \<const0>\;
  txmaincursor_in(5) <= \<const0>\;
  txmaincursor_in(4) <= \<const0>\;
  txmaincursor_in(3) <= \<const0>\;
  txmaincursor_in(2) <= \<const0>\;
  txmaincursor_in(1) <= \<const0>\;
  txmaincursor_in(0) <= \<const0>\;
  txmargin_in(23) <= \<const0>\;
  txmargin_in(22) <= \<const0>\;
  txmargin_in(21) <= \<const0>\;
  txmargin_in(20) <= \<const0>\;
  txmargin_in(19) <= \<const0>\;
  txmargin_in(18) <= \<const0>\;
  txmargin_in(17) <= \<const0>\;
  txmargin_in(16) <= \<const0>\;
  txmargin_in(15) <= \<const0>\;
  txmargin_in(14) <= \<const0>\;
  txmargin_in(13) <= \<const0>\;
  txmargin_in(12) <= \<const0>\;
  txmargin_in(11) <= \<const0>\;
  txmargin_in(10) <= \<const0>\;
  txmargin_in(9) <= \<const0>\;
  txmargin_in(8) <= \<const0>\;
  txmargin_in(7) <= \<const0>\;
  txmargin_in(6) <= \<const0>\;
  txmargin_in(5) <= \<const0>\;
  txmargin_in(4) <= \<const0>\;
  txmargin_in(3) <= \<const0>\;
  txmargin_in(2) <= \<const0>\;
  txmargin_in(1) <= \<const0>\;
  txmargin_in(0) <= \<const0>\;
  txoutclksel_in(23) <= \<const0>\;
  txoutclksel_in(22) <= \<const0>\;
  txoutclksel_in(21) <= \<const0>\;
  txoutclksel_in(20) <= \<const0>\;
  txoutclksel_in(19) <= \<const0>\;
  txoutclksel_in(18) <= \<const0>\;
  txoutclksel_in(17) <= \<const0>\;
  txoutclksel_in(16) <= \<const0>\;
  txoutclksel_in(15) <= \<const0>\;
  txoutclksel_in(14) <= \<const0>\;
  txoutclksel_in(13) <= \<const0>\;
  txoutclksel_in(12) <= \<const0>\;
  txoutclksel_in(11) <= \<const0>\;
  txoutclksel_in(10) <= \<const0>\;
  txoutclksel_in(9) <= \<const0>\;
  txoutclksel_in(8) <= \<const0>\;
  txoutclksel_in(7) <= \<const0>\;
  txoutclksel_in(6) <= \<const0>\;
  txoutclksel_in(5) <= \<const0>\;
  txoutclksel_in(4) <= \<const0>\;
  txoutclksel_in(3) <= \<const0>\;
  txoutclksel_in(2) <= \<const0>\;
  txoutclksel_in(1) <= \<const0>\;
  txoutclksel_in(0) <= \<const0>\;
  txpd_in(15) <= \<const0>\;
  txpd_in(14) <= \<const0>\;
  txpd_in(13) <= \<const0>\;
  txpd_in(12) <= \<const0>\;
  txpd_in(11) <= \<const0>\;
  txpd_in(10) <= \<const0>\;
  txpd_in(9) <= \<const0>\;
  txpd_in(8) <= \<const0>\;
  txpd_in(7) <= \<const0>\;
  txpd_in(6) <= \<const0>\;
  txpd_in(5) <= \<const0>\;
  txpd_in(4) <= \<const0>\;
  txpd_in(3) <= \<const0>\;
  txpd_in(2) <= \<const0>\;
  txpd_in(1) <= \<const0>\;
  txpd_in(0) <= \<const0>\;
  txphalign_in(7) <= \<const0>\;
  txphalign_in(6) <= \<const0>\;
  txphalign_in(5) <= \<const0>\;
  txphalign_in(4) <= \<const0>\;
  txphalign_in(3) <= \<const0>\;
  txphalign_in(2) <= \<const0>\;
  txphalign_in(1) <= \<const0>\;
  txphalign_in(0) <= \<const0>\;
  txphalignen_in(7) <= \<const0>\;
  txphalignen_in(6) <= \<const0>\;
  txphalignen_in(5) <= \<const0>\;
  txphalignen_in(4) <= \<const0>\;
  txphalignen_in(3) <= \<const0>\;
  txphalignen_in(2) <= \<const0>\;
  txphalignen_in(1) <= \<const0>\;
  txphalignen_in(0) <= \<const0>\;
  txphdlypd_in(7) <= \<const0>\;
  txphdlypd_in(6) <= \<const0>\;
  txphdlypd_in(5) <= \<const0>\;
  txphdlypd_in(4) <= \<const0>\;
  txphdlypd_in(3) <= \<const0>\;
  txphdlypd_in(2) <= \<const0>\;
  txphdlypd_in(1) <= \<const0>\;
  txphdlypd_in(0) <= \<const0>\;
  txphdlyreset_in(7) <= \<const0>\;
  txphdlyreset_in(6) <= \<const0>\;
  txphdlyreset_in(5) <= \<const0>\;
  txphdlyreset_in(4) <= \<const0>\;
  txphdlyreset_in(3) <= \<const0>\;
  txphdlyreset_in(2) <= \<const0>\;
  txphdlyreset_in(1) <= \<const0>\;
  txphdlyreset_in(0) <= \<const0>\;
  txphdlytstclk_in(7) <= \<const0>\;
  txphdlytstclk_in(6) <= \<const0>\;
  txphdlytstclk_in(5) <= \<const0>\;
  txphdlytstclk_in(4) <= \<const0>\;
  txphdlytstclk_in(3) <= \<const0>\;
  txphdlytstclk_in(2) <= \<const0>\;
  txphdlytstclk_in(1) <= \<const0>\;
  txphdlytstclk_in(0) <= \<const0>\;
  txphinit_in(7) <= \<const0>\;
  txphinit_in(6) <= \<const0>\;
  txphinit_in(5) <= \<const0>\;
  txphinit_in(4) <= \<const0>\;
  txphinit_in(3) <= \<const0>\;
  txphinit_in(2) <= \<const0>\;
  txphinit_in(1) <= \<const0>\;
  txphinit_in(0) <= \<const0>\;
  txphovrden_in(7) <= \<const0>\;
  txphovrden_in(6) <= \<const0>\;
  txphovrden_in(5) <= \<const0>\;
  txphovrden_in(4) <= \<const0>\;
  txphovrden_in(3) <= \<const0>\;
  txphovrden_in(2) <= \<const0>\;
  txphovrden_in(1) <= \<const0>\;
  txphovrden_in(0) <= \<const0>\;
  txpostcursor_in(39) <= \<const0>\;
  txpostcursor_in(38) <= \<const0>\;
  txpostcursor_in(37) <= \<const0>\;
  txpostcursor_in(36) <= \<const0>\;
  txpostcursor_in(35) <= \<const0>\;
  txpostcursor_in(34) <= \<const0>\;
  txpostcursor_in(33) <= \<const0>\;
  txpostcursor_in(32) <= \<const0>\;
  txpostcursor_in(31) <= \<const0>\;
  txpostcursor_in(30) <= \<const0>\;
  txpostcursor_in(29) <= \<const0>\;
  txpostcursor_in(28) <= \<const0>\;
  txpostcursor_in(27) <= \<const0>\;
  txpostcursor_in(26) <= \<const0>\;
  txpostcursor_in(25) <= \<const0>\;
  txpostcursor_in(24) <= \<const0>\;
  txpostcursor_in(23) <= \<const0>\;
  txpostcursor_in(22) <= \<const0>\;
  txpostcursor_in(21) <= \<const0>\;
  txpostcursor_in(20) <= \<const0>\;
  txpostcursor_in(19) <= \<const0>\;
  txpostcursor_in(18) <= \<const0>\;
  txpostcursor_in(17) <= \<const0>\;
  txpostcursor_in(16) <= \<const0>\;
  txpostcursor_in(15) <= \<const0>\;
  txpostcursor_in(14) <= \<const0>\;
  txpostcursor_in(13) <= \<const0>\;
  txpostcursor_in(12) <= \<const0>\;
  txpostcursor_in(11) <= \<const0>\;
  txpostcursor_in(10) <= \<const0>\;
  txpostcursor_in(9) <= \<const0>\;
  txpostcursor_in(8) <= \<const0>\;
  txpostcursor_in(7) <= \<const0>\;
  txpostcursor_in(6) <= \<const0>\;
  txpostcursor_in(5) <= \<const0>\;
  txpostcursor_in(4) <= \<const0>\;
  txpostcursor_in(3) <= \<const0>\;
  txpostcursor_in(2) <= \<const0>\;
  txpostcursor_in(1) <= \<const0>\;
  txpostcursor_in(0) <= \<const0>\;
  txprbsforceerr_in(7) <= \<const0>\;
  txprbsforceerr_in(6) <= \<const0>\;
  txprbsforceerr_in(5) <= \<const0>\;
  txprbsforceerr_in(4) <= \<const0>\;
  txprbsforceerr_in(3) <= \<const0>\;
  txprbsforceerr_in(2) <= \<const0>\;
  txprbsforceerr_in(1) <= \<const0>\;
  txprbsforceerr_in(0) <= \<const0>\;
  txprbssel_in(31) <= \<const0>\;
  txprbssel_in(30) <= \<const0>\;
  txprbssel_in(29) <= \<const0>\;
  txprbssel_in(28) <= \<const0>\;
  txprbssel_in(27) <= \<const0>\;
  txprbssel_in(26) <= \<const0>\;
  txprbssel_in(25) <= \<const0>\;
  txprbssel_in(24) <= \<const0>\;
  txprbssel_in(23) <= \<const0>\;
  txprbssel_in(22) <= \<const0>\;
  txprbssel_in(21) <= \<const0>\;
  txprbssel_in(20) <= \<const0>\;
  txprbssel_in(19) <= \<const0>\;
  txprbssel_in(18) <= \<const0>\;
  txprbssel_in(17) <= \<const0>\;
  txprbssel_in(16) <= \<const0>\;
  txprbssel_in(15) <= \<const0>\;
  txprbssel_in(14) <= \<const0>\;
  txprbssel_in(13) <= \<const0>\;
  txprbssel_in(12) <= \<const0>\;
  txprbssel_in(11) <= \<const0>\;
  txprbssel_in(10) <= \<const0>\;
  txprbssel_in(9) <= \<const0>\;
  txprbssel_in(8) <= \<const0>\;
  txprbssel_in(7) <= \<const0>\;
  txprbssel_in(6) <= \<const0>\;
  txprbssel_in(5) <= \<const0>\;
  txprbssel_in(4) <= \<const0>\;
  txprbssel_in(3) <= \<const0>\;
  txprbssel_in(2) <= \<const0>\;
  txprbssel_in(1) <= \<const0>\;
  txprbssel_in(0) <= \<const0>\;
  txprecursor_in(39) <= \<const0>\;
  txprecursor_in(38) <= \<const0>\;
  txprecursor_in(37) <= \<const0>\;
  txprecursor_in(36) <= \<const0>\;
  txprecursor_in(35) <= \<const0>\;
  txprecursor_in(34) <= \<const0>\;
  txprecursor_in(33) <= \<const0>\;
  txprecursor_in(32) <= \<const0>\;
  txprecursor_in(31) <= \<const0>\;
  txprecursor_in(30) <= \<const0>\;
  txprecursor_in(29) <= \<const0>\;
  txprecursor_in(28) <= \<const0>\;
  txprecursor_in(27) <= \<const0>\;
  txprecursor_in(26) <= \<const0>\;
  txprecursor_in(25) <= \<const0>\;
  txprecursor_in(24) <= \<const0>\;
  txprecursor_in(23) <= \<const0>\;
  txprecursor_in(22) <= \<const0>\;
  txprecursor_in(21) <= \<const0>\;
  txprecursor_in(20) <= \<const0>\;
  txprecursor_in(19) <= \<const0>\;
  txprecursor_in(18) <= \<const0>\;
  txprecursor_in(17) <= \<const0>\;
  txprecursor_in(16) <= \<const0>\;
  txprecursor_in(15) <= \<const0>\;
  txprecursor_in(14) <= \<const0>\;
  txprecursor_in(13) <= \<const0>\;
  txprecursor_in(12) <= \<const0>\;
  txprecursor_in(11) <= \<const0>\;
  txprecursor_in(10) <= \<const0>\;
  txprecursor_in(9) <= \<const0>\;
  txprecursor_in(8) <= \<const0>\;
  txprecursor_in(7) <= \<const0>\;
  txprecursor_in(6) <= \<const0>\;
  txprecursor_in(5) <= \<const0>\;
  txprecursor_in(4) <= \<const0>\;
  txprecursor_in(3) <= \<const0>\;
  txprecursor_in(2) <= \<const0>\;
  txprecursor_in(1) <= \<const0>\;
  txprecursor_in(0) <= \<const0>\;
  txprogdivreset_in(7) <= \<const0>\;
  txprogdivreset_in(6) <= \<const0>\;
  txprogdivreset_in(5) <= \<const0>\;
  txprogdivreset_in(4) <= \<const0>\;
  txprogdivreset_in(3) <= \<const0>\;
  txprogdivreset_in(2) <= \<const0>\;
  txprogdivreset_in(1) <= \<const0>\;
  txprogdivreset_in(0) <= \<const0>\;
  txrate_in(23) <= \<const0>\;
  txrate_in(22) <= \<const0>\;
  txrate_in(21) <= \<const0>\;
  txrate_in(20) <= \<const0>\;
  txrate_in(19) <= \<const0>\;
  txrate_in(18) <= \<const0>\;
  txrate_in(17) <= \<const0>\;
  txrate_in(16) <= \<const0>\;
  txrate_in(15) <= \<const0>\;
  txrate_in(14) <= \<const0>\;
  txrate_in(13) <= \<const0>\;
  txrate_in(12) <= \<const0>\;
  txrate_in(11) <= \<const0>\;
  txrate_in(10) <= \<const0>\;
  txrate_in(9) <= \<const0>\;
  txrate_in(8) <= \<const0>\;
  txrate_in(7) <= \<const0>\;
  txrate_in(6) <= \<const0>\;
  txrate_in(5) <= \<const0>\;
  txrate_in(4) <= \<const0>\;
  txrate_in(3) <= \<const0>\;
  txrate_in(2) <= \<const0>\;
  txrate_in(1) <= \<const0>\;
  txrate_in(0) <= \<const0>\;
  txswing_in(7) <= \<const0>\;
  txswing_in(6) <= \<const0>\;
  txswing_in(5) <= \<const0>\;
  txswing_in(4) <= \<const0>\;
  txswing_in(3) <= \<const0>\;
  txswing_in(2) <= \<const0>\;
  txswing_in(1) <= \<const0>\;
  txswing_in(0) <= \<const0>\;
  txsyncallin_in(7) <= \<const0>\;
  txsyncallin_in(6) <= \<const0>\;
  txsyncallin_in(5) <= \<const0>\;
  txsyncallin_in(4) <= \<const0>\;
  txsyncallin_in(3) <= \<const0>\;
  txsyncallin_in(2) <= \<const0>\;
  txsyncallin_in(1) <= \<const0>\;
  txsyncallin_in(0) <= \<const0>\;
  txsyncin_in(7) <= \<const0>\;
  txsyncin_in(6) <= \<const0>\;
  txsyncin_in(5) <= \<const0>\;
  txsyncin_in(4) <= \<const0>\;
  txsyncin_in(3) <= \<const0>\;
  txsyncin_in(2) <= \<const0>\;
  txsyncin_in(1) <= \<const0>\;
  txsyncin_in(0) <= \<const0>\;
  txsyncmode_in(7) <= \<const0>\;
  txsyncmode_in(6) <= \<const0>\;
  txsyncmode_in(5) <= \<const0>\;
  txsyncmode_in(4) <= \<const0>\;
  txsyncmode_in(3) <= \<const0>\;
  txsyncmode_in(2) <= \<const0>\;
  txsyncmode_in(1) <= \<const0>\;
  txsyncmode_in(0) <= \<const0>\;
  txuserrdy_in(7) <= \<const0>\;
  txuserrdy_in(6) <= \<const0>\;
  txuserrdy_in(5) <= \<const0>\;
  txuserrdy_in(4) <= \<const0>\;
  txuserrdy_in(3) <= \<const0>\;
  txuserrdy_in(2) <= \<const0>\;
  txuserrdy_in(1) <= \<const0>\;
  txuserrdy_in(0) <= \<const0>\;
  txusrclk2_in(7) <= \<const0>\;
  txusrclk2_in(6) <= \<const0>\;
  txusrclk2_in(5) <= \<const0>\;
  txusrclk2_in(4) <= \<const0>\;
  txusrclk2_in(3) <= \<const0>\;
  txusrclk2_in(2) <= \<const0>\;
  txusrclk2_in(1) <= \<const0>\;
  txusrclk2_in(0) <= \<const0>\;
  txusrclk_in(7) <= \<const0>\;
  txusrclk_in(6) <= \<const0>\;
  txusrclk_in(5) <= \<const0>\;
  txusrclk_in(4) <= \<const0>\;
  txusrclk_in(3) <= \<const0>\;
  txusrclk_in(2) <= \<const0>\;
  txusrclk_in(1) <= \<const0>\;
  txusrclk_in(0) <= \<const0>\;
  user_clk <= \^user_clk\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
bufg_gt_sysclk: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => sync_sc_ce,
      CEMASK => '0',
      CLR => sync_sc_clr,
      CLRMASK => '0',
      DIV(2 downto 0) => B"000",
      I => sys_clk,
      O => \^ext_ch_gt_drpclk\
    );
cfg_ext_read_data_valid_dummy_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => read_rcvd_watchDog_cnt(17),
      I1 => read_rcvd_watchDog_cnt(16),
      I2 => read_rcvd_watchDog_cnt(0),
      I3 => read_rcvd_watchDog_cnt(19),
      I4 => cfg_ext_read_data_valid_dummy_i_2_n_0,
      I5 => cfg_ext_read_data_valid_dummy_i_3_n_0,
      O => cfg_ext_read_data_valid_dummy_i_1_n_0
    );
cfg_ext_read_data_valid_dummy_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => read_rcvd_watchDog_cnt(5),
      I1 => read_rcvd_watchDog_cnt(4),
      I2 => read_rcvd_watchDog_cnt(7),
      I3 => read_rcvd_watchDog_cnt(6),
      I4 => cfg_ext_read_data_valid_dummy_i_4_n_0,
      O => cfg_ext_read_data_valid_dummy_i_2_n_0
    );
cfg_ext_read_data_valid_dummy_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => read_rcvd_watchDog_cnt(13),
      I1 => read_rcvd_watchDog_cnt(12),
      I2 => read_rcvd_watchDog_cnt(15),
      I3 => read_rcvd_watchDog_cnt(14),
      I4 => cfg_ext_read_data_valid_dummy_i_5_n_0,
      O => cfg_ext_read_data_valid_dummy_i_3_n_0
    );
cfg_ext_read_data_valid_dummy_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => read_rcvd_watchDog_cnt(2),
      I1 => read_rcvd_watchDog_cnt(3),
      I2 => read_rcvd_watchDog_cnt(18),
      I3 => read_rcvd_watchDog_cnt(1),
      O => cfg_ext_read_data_valid_dummy_i_4_n_0
    );
cfg_ext_read_data_valid_dummy_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => read_rcvd_watchDog_cnt(10),
      I1 => read_rcvd_watchDog_cnt(11),
      I2 => read_rcvd_watchDog_cnt(8),
      I3 => read_rcvd_watchDog_cnt(9),
      O => cfg_ext_read_data_valid_dummy_i_5_n_0
    );
cfg_ext_read_data_valid_dummy_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^user_clk\,
      CE => '1',
      D => cfg_ext_read_data_valid_dummy_i_1_n_0,
      Q => cfg_ext_read_data_valid_dummy,
      R => '0'
    );
cfg_ext_read_received_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^user_clk\,
      CE => '1',
      D => \^cfg_ext_read_received\,
      Q => cfg_ext_read_received_d1,
      R => '0'
    );
\cfg_ltssm_state_reg0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^user_clk\,
      CE => '1',
      D => \^cfg_ltssm_state\(0),
      Q => cfg_ltssm_state_reg0(0),
      R => '0'
    );
\cfg_ltssm_state_reg0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^user_clk\,
      CE => '1',
      D => \^cfg_ltssm_state\(1),
      Q => cfg_ltssm_state_reg0(1),
      R => '0'
    );
\cfg_ltssm_state_reg0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^user_clk\,
      CE => '1',
      D => \^cfg_ltssm_state\(2),
      Q => cfg_ltssm_state_reg0(2),
      R => '0'
    );
\cfg_ltssm_state_reg0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^user_clk\,
      CE => '1',
      D => \^cfg_ltssm_state\(3),
      Q => cfg_ltssm_state_reg0(3),
      R => '0'
    );
\cfg_ltssm_state_reg0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^user_clk\,
      CE => '1',
      D => \^cfg_ltssm_state\(4),
      Q => cfg_ltssm_state_reg0(4),
      R => '0'
    );
\cfg_ltssm_state_reg0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^user_clk\,
      CE => '1',
      D => \^cfg_ltssm_state\(5),
      Q => cfg_ltssm_state_reg0(5),
      R => '0'
    );
pcie3_ultrascale_7038_gt_top_i: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_phy_wrapper
     port map (
      \FSM_onehot_fsm_reg[4]\(0) => phy_rxeq_fsm(2),
      \FSM_onehot_fsm_reg[4]_0\(0) => phy_rxeq_fsm(5),
      \FSM_onehot_fsm_reg[4]_1\(0) => phy_rxeq_fsm(8),
      \FSM_onehot_fsm_reg[4]_2\(0) => phy_rxeq_fsm(11),
      \FSM_onehot_fsm_reg[4]_3\(0) => phy_rxeq_fsm(14),
      \FSM_onehot_fsm_reg[4]_4\(0) => phy_rxeq_fsm(17),
      \FSM_onehot_fsm_reg[4]_5\(0) => phy_rxeq_fsm(20),
      \FSM_onehot_fsm_reg[4]_6\(0) => phy_rxeq_fsm(23),
      GT_CPLLLOCK(7 downto 0) => gt_cplllock(7 downto 0),
      PHY_CORECLK => core_clk,
      PHY_PCLK => pipe_clk,
      PHY_RXDATA(255 downto 0) => pipe_rx_data(255 downto 0),
      PHY_RXELECIDLE(7 downto 0) => pipe_rx_elec_idle(7 downto 0),
      PHY_RXEQ_ADAPT_DONE(7 downto 0) => pipe_rx_eq_adapt_done(7 downto 0),
      PHY_RXEQ_DONE(7 downto 0) => pipe_rx_eqdone(7 downto 0),
      PHY_RXEQ_LFFS_SEL(7 downto 0) => pipe_rx_eq_lffs_sel(7 downto 0),
      PHY_RXPOLARITY(7 downto 0) => pipe_rx_polarity(7 downto 0),
      PHY_TXCOMPLIANCE(7 downto 0) => pipe_tx_compliance(7 downto 0),
      PHY_TXDATA(255 downto 0) => pipe_txdata(255 downto 0),
      PHY_TXDATAK(15 downto 0) => pipe_tx_char_is_k(15 downto 0),
      PHY_TXEQ_DONE(7 downto 0) => pipe_tx_eqdone(7 downto 0),
      PHY_USERCLK => \^user_clk\,
      Q(1 downto 0) => pipe_tx_rate_o(1 downto 0),
      ext_ch_gt_drpaddr(71 downto 0) => ext_ch_gt_drpaddr(71 downto 0),
      ext_ch_gt_drpdi(127 downto 0) => ext_ch_gt_drpdi(127 downto 0),
      ext_ch_gt_drpdo(127 downto 0) => ext_ch_gt_drpdo(127 downto 0),
      ext_ch_gt_drpen(7 downto 0) => ext_ch_gt_drpen(7 downto 0),
      ext_ch_gt_drprdy(7 downto 0) => ext_ch_gt_drprdy(7 downto 0),
      ext_ch_gt_drpwe(7 downto 0) => ext_ch_gt_drpwe(7 downto 0),
      \fsm_reg[2]\(2 downto 0) => \^phy_rst_fsm\(2 downto 0),
      gt_bufgtdiv(8 downto 0) => gt_bufgtdiv(8 downto 0),
      gt_dmonfiforeset(7 downto 0) => gt_dmonfiforeset(7 downto 0),
      gt_dmonitorout(135 downto 0) => gt_dmonitorout(135 downto 0),
      gt_eyescandataerror(7 downto 0) => gt_eyescandataerror(7 downto 0),
      gt_gtpowergood(7 downto 0) => gt_gtpowergood(7 downto 0),
      gt_loopback(23 downto 0) => gt_loopback(23 downto 0),
      gt_pcierateidle(7 downto 0) => gt_pcierateidle(7 downto 0),
      gt_pcieuserratedone(7 downto 0) => gt_pcieuserratedone(7 downto 0),
      gt_pcieuserratestart(7 downto 0) => gt_pcieuserratestart(7 downto 0),
      gt_phystatus(7 downto 0) => \^gt_phystatus\(7 downto 0),
      gt_qpll1lock(1 downto 0) => \^gt_qpll1lock\(1 downto 0),
      gt_rxbufstatus(23 downto 0) => gt_rxbufstatus(23 downto 0),
      gt_rxcdrlock(7 downto 0) => gt_rxcdrlock(7 downto 0),
      gt_rxcommadet(7 downto 0) => gt_rxcommadet(7 downto 0),
      gt_rxdlysresetdone(7 downto 0) => gt_rxdlysresetdone(7 downto 0),
      gt_rxphaligndone(7 downto 0) => gt_rxphaligndone(7 downto 0),
      gt_rxpmaresetdone(7 downto 0) => gt_rxpmaresetdone(7 downto 0),
      gt_rxprbscntreset(7 downto 0) => gt_rxprbscntreset(7 downto 0),
      gt_rxprbserr(7 downto 0) => gt_rxprbserr(7 downto 0),
      gt_rxresetdone(7 downto 0) => gt_rxresetdone(7 downto 0),
      gt_rxstatus(23 downto 0) => \^gt_rxstatus\(23 downto 0),
      gt_rxsyncdone(7 downto 0) => gt_rxsyncdone(7 downto 0),
      gt_rxvalid(7 downto 0) => \^gt_rxvalid\(7 downto 0),
      gt_txdlysresetdone(7 downto 0) => gt_txdlysresetdone(7 downto 0),
      gt_txelecidle(7 downto 0) => \^gt_txelecidle\(7 downto 0),
      gt_txinhibit(7 downto 0) => gt_txinhibit(7 downto 0),
      gt_txphaligndone(7 downto 0) => gt_txphaligndone(7 downto 0),
      gt_txphinitdone(7 downto 0) => gt_txphinitdone(7 downto 0),
      gt_txprbsforceerr(7 downto 0) => gt_txprbsforceerr(7 downto 0),
      gt_txprbssel(31 downto 0) => gt_txprbssel(31 downto 0),
      gt_txresetdone(7 downto 0) => gt_txresetdone(7 downto 0),
      ibert_txpostcursor_in(31 downto 28) => txeq_postcursor_o(39 downto 36),
      ibert_txpostcursor_in(27 downto 24) => txeq_postcursor_o(34 downto 31),
      ibert_txpostcursor_in(23 downto 20) => txeq_postcursor_o(29 downto 26),
      ibert_txpostcursor_in(19 downto 16) => txeq_postcursor_o(24 downto 21),
      ibert_txpostcursor_in(15 downto 12) => txeq_postcursor_o(19 downto 16),
      ibert_txpostcursor_in(11 downto 8) => txeq_postcursor_o(14 downto 11),
      ibert_txpostcursor_in(7 downto 4) => txeq_postcursor_o(9 downto 6),
      ibert_txpostcursor_in(3 downto 0) => txeq_postcursor_o(4 downto 1),
      ibert_txprecursor_in(31 downto 28) => txeq_precursor_o(39 downto 36),
      ibert_txprecursor_in(27 downto 24) => txeq_precursor_o(34 downto 31),
      ibert_txprecursor_in(23 downto 20) => txeq_precursor_o(29 downto 26),
      ibert_txprecursor_in(19 downto 16) => txeq_precursor_o(24 downto 21),
      ibert_txprecursor_in(15 downto 12) => txeq_precursor_o(19 downto 16),
      ibert_txprecursor_in(11 downto 8) => txeq_precursor_o(14 downto 11),
      ibert_txprecursor_in(7 downto 4) => txeq_precursor_o(9 downto 6),
      ibert_txprecursor_in(3 downto 0) => txeq_precursor_o(4 downto 1),
      int_qpll1outclk_out(1 downto 0) => int_qpll1outclk_out(1 downto 0),
      int_qpll1outrefclk_out(1 downto 0) => int_qpll1outrefclk_out(1 downto 0),
      mcap_clk => mcap_clk,
      pci_exp_rxn(7 downto 0) => pci_exp_rxn(7 downto 0),
      pci_exp_rxp(7 downto 0) => pci_exp_rxp(7 downto 0),
      pci_exp_txn(7 downto 0) => pci_exp_txn(7 downto 0),
      pci_exp_txp(7 downto 0) => pci_exp_txp(7 downto 0),
      phy_prst_n => phy_prst_n,
      phy_rdy_out => \^phy_rdy_out\,
      phy_rrst_n => phy_rrst_n,
      phy_rxeq_fsm(15 downto 14) => phy_rxeq_fsm(22 downto 21),
      phy_rxeq_fsm(13 downto 12) => phy_rxeq_fsm(19 downto 18),
      phy_rxeq_fsm(11 downto 10) => phy_rxeq_fsm(16 downto 15),
      phy_rxeq_fsm(9 downto 8) => phy_rxeq_fsm(13 downto 12),
      phy_rxeq_fsm(7 downto 6) => phy_rxeq_fsm(10 downto 9),
      phy_rxeq_fsm(5 downto 4) => phy_rxeq_fsm(7 downto 6),
      phy_rxeq_fsm(3 downto 2) => phy_rxeq_fsm(4 downto 3),
      phy_rxeq_fsm(1 downto 0) => phy_rxeq_fsm(1 downto 0),
      phy_txeq_ctrl(15 downto 0) => \^phy_txeq_ctrl\(15 downto 0),
      phy_txeq_fsm(23 downto 0) => phy_txeq_fsm(23 downto 0),
      phy_txeq_preset(31 downto 0) => \^phy_txeq_preset\(31 downto 0),
      pipe_rx_eq_lffs(47 downto 0) => pipe_rx_eq_lffs(47 downto 0),
      pipe_rx_eq_txpreset(31 downto 0) => pipe_rx_eq_txpreset(31 downto 0),
      pipe_rx_eqcontrol(15 downto 0) => pipe_rx_eqcontrol(15 downto 0),
      pipe_rx_eqpreset(23 downto 0) => pipe_rx_eqpreset(23 downto 0),
      pipe_tx_eqcoeff(15) => pipe_tx_eqcoeff(142),
      pipe_tx_eqcoeff(14) => pipe_tx_eqcoeff(130),
      pipe_tx_eqcoeff(13) => pipe_tx_eqcoeff(124),
      pipe_tx_eqcoeff(12) => pipe_tx_eqcoeff(112),
      pipe_tx_eqcoeff(11) => pipe_tx_eqcoeff(106),
      pipe_tx_eqcoeff(10) => pipe_tx_eqcoeff(94),
      pipe_tx_eqcoeff(9) => pipe_tx_eqcoeff(88),
      pipe_tx_eqcoeff(8) => pipe_tx_eqcoeff(76),
      pipe_tx_eqcoeff(7) => pipe_tx_eqcoeff(70),
      pipe_tx_eqcoeff(6) => pipe_tx_eqcoeff(58),
      pipe_tx_eqcoeff(5) => pipe_tx_eqcoeff(52),
      pipe_tx_eqcoeff(4) => pipe_tx_eqcoeff(40),
      pipe_tx_eqcoeff(3) => pipe_tx_eqcoeff(34),
      pipe_tx_eqcoeff(2) => pipe_tx_eqcoeff(22),
      pipe_tx_eqcoeff(1) => pipe_tx_eqcoeff(16),
      pipe_tx_eqcoeff(0) => pipe_tx_eqcoeff(4),
      pipe_tx_eqdeemph(47 downto 0) => pipe_tx_eqdeemph(47 downto 0),
      rxcdrhold_in(0) => phy_rxcdrhold,
      rxctrl0_out(47 downto 46) => pipe_rx_syncheader(1 downto 0),
      rxctrl0_out(45) => pipe_rx_start_block(0),
      rxctrl0_out(44) => pipe_rx_data_valid(0),
      rxctrl0_out(43 downto 42) => pipe_rx_char_is_k(1 downto 0),
      rxctrl0_out(41 downto 40) => pipe_rx_syncheader(3 downto 2),
      rxctrl0_out(39) => pipe_rx_start_block(1),
      rxctrl0_out(38) => pipe_rx_data_valid(1),
      rxctrl0_out(37 downto 36) => pipe_rx_char_is_k(3 downto 2),
      rxctrl0_out(35 downto 34) => pipe_rx_syncheader(5 downto 4),
      rxctrl0_out(33) => pipe_rx_start_block(2),
      rxctrl0_out(32) => pipe_rx_data_valid(2),
      rxctrl0_out(31 downto 30) => pipe_rx_char_is_k(5 downto 4),
      rxctrl0_out(29 downto 28) => pipe_rx_syncheader(7 downto 6),
      rxctrl0_out(27) => pipe_rx_start_block(3),
      rxctrl0_out(26) => pipe_rx_data_valid(3),
      rxctrl0_out(25 downto 24) => pipe_rx_char_is_k(7 downto 6),
      rxctrl0_out(23 downto 22) => pipe_rx_syncheader(9 downto 8),
      rxctrl0_out(21) => pipe_rx_start_block(4),
      rxctrl0_out(20) => pipe_rx_data_valid(4),
      rxctrl0_out(19 downto 18) => pipe_rx_char_is_k(9 downto 8),
      rxctrl0_out(17 downto 16) => pipe_rx_syncheader(11 downto 10),
      rxctrl0_out(15) => pipe_rx_start_block(5),
      rxctrl0_out(14) => pipe_rx_data_valid(5),
      rxctrl0_out(13 downto 12) => pipe_rx_char_is_k(11 downto 10),
      rxctrl0_out(11 downto 10) => pipe_rx_syncheader(13 downto 12),
      rxctrl0_out(9) => pipe_rx_start_block(6),
      rxctrl0_out(8) => pipe_rx_data_valid(6),
      rxctrl0_out(7 downto 6) => pipe_rx_char_is_k(13 downto 12),
      rxctrl0_out(5 downto 4) => pipe_rx_syncheader(15 downto 14),
      rxctrl0_out(3) => pipe_rx_start_block(7),
      rxctrl0_out(2) => pipe_rx_data_valid(7),
      rxctrl0_out(1 downto 0) => pipe_rx_char_is_k(15 downto 14),
      \sync_reg[0]\ => \^ext_ch_gt_drpclk\,
      \sync_reg[0]_0\(1 downto 0) => pipe_tx0_powerdown(1 downto 0),
      \sync_reg[0]_1\(2 downto 0) => pipe_tx0_margin(2 downto 0),
      sys_clk_gt => sys_clk_gt,
      sys_reset => sys_reset,
      txctrl0_in(31 downto 30) => pipe_tx_syncheader(1 downto 0),
      txctrl0_in(29) => pipe_tx_start_block(0),
      txctrl0_in(28) => pipe_tx_data_valid(0),
      txctrl0_in(27 downto 26) => pipe_tx_syncheader(3 downto 2),
      txctrl0_in(25) => pipe_tx_start_block(1),
      txctrl0_in(24) => pipe_tx_data_valid(1),
      txctrl0_in(23 downto 22) => pipe_tx_syncheader(5 downto 4),
      txctrl0_in(21) => pipe_tx_start_block(2),
      txctrl0_in(20) => pipe_tx_data_valid(2),
      txctrl0_in(19 downto 18) => pipe_tx_syncheader(7 downto 6),
      txctrl0_in(17) => pipe_tx_start_block(3),
      txctrl0_in(16) => pipe_tx_data_valid(3),
      txctrl0_in(15 downto 14) => pipe_tx_syncheader(9 downto 8),
      txctrl0_in(13) => pipe_tx_start_block(4),
      txctrl0_in(12) => pipe_tx_data_valid(4),
      txctrl0_in(11 downto 10) => pipe_tx_syncheader(11 downto 10),
      txctrl0_in(9) => pipe_tx_start_block(5),
      txctrl0_in(8) => pipe_tx_data_valid(5),
      txctrl0_in(7 downto 6) => pipe_tx_syncheader(13 downto 12),
      txctrl0_in(5) => pipe_tx_start_block(6),
      txctrl0_in(4) => pipe_tx_data_valid(6),
      txctrl0_in(3 downto 2) => pipe_tx_syncheader(15 downto 14),
      txctrl0_in(1) => pipe_tx_start_block(7),
      txctrl0_in(0) => pipe_tx_data_valid(7),
      txdeemph_in(0) => pipe_tx0_deemph,
      txdetectrx_in(0) => pipe_tx0_rcvr_det,
      txmaincursor_in(47 downto 42) => txeq_maincursor(6 downto 1),
      txmaincursor_in(41 downto 36) => txeq_maincursor(13 downto 8),
      txmaincursor_in(35 downto 30) => txeq_maincursor(20 downto 15),
      txmaincursor_in(29 downto 24) => txeq_maincursor(27 downto 22),
      txmaincursor_in(23 downto 18) => txeq_maincursor(34 downto 29),
      txmaincursor_in(17 downto 12) => txeq_maincursor(41 downto 36),
      txmaincursor_in(11 downto 6) => txeq_maincursor(48 downto 43),
      txmaincursor_in(5 downto 0) => txeq_maincursor(55 downto 50),
      txswing_in(0) => pipe_tx0_swing
    );
pcie3_ultrascale_7038_pcie3_uscale_top_inst: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_top
     port map (
      CFGEXTREADRECEIVED => \^cfg_ext_read_received\,
      CLK => \^user_clk\,
      CORECLKMIREQUESTRAM => core_clk,
      D(15) => pipe_tx_eqcoeff(34),
      D(14 downto 11) => txeq_postcursor_o(9 downto 6),
      D(10 downto 5) => txeq_maincursor(13 downto 8),
      D(4) => pipe_tx_eqcoeff(22),
      D(3 downto 0) => txeq_precursor_o(9 downto 6),
      MCAPCLK => mcap_clk,
      PHY_RXDATA(255 downto 0) => pipe_rx_data(255 downto 0),
      PHY_RXELECIDLE(7 downto 0) => pipe_rx_elec_idle(7 downto 0),
      PHY_RXEQ_ADAPT_DONE(7 downto 0) => pipe_rx_eq_adapt_done(7 downto 0),
      PHY_RXEQ_DONE(7 downto 0) => pipe_rx_eqdone(7 downto 0),
      PHY_RXEQ_LFFS_SEL(7 downto 0) => pipe_rx_eq_lffs_sel(7 downto 0),
      PHY_RXPOLARITY(7 downto 0) => pipe_rx_polarity(7 downto 0),
      PHY_TXCOMPLIANCE(7 downto 0) => pipe_tx_compliance(7 downto 0),
      PHY_TXDATA(255 downto 0) => pipe_txdata(255 downto 0),
      PHY_TXDATAK(15 downto 0) => pipe_tx_char_is_k(15 downto 0),
      PHY_TXEQ_DONE(7 downto 0) => pipe_tx_eqdone(7 downto 0),
      Q(1 downto 0) => pipe_tx_rate_o(1 downto 0),
      SR(1) => pcie3_ultrascale_7038_pcie3_uscale_top_inst_n_95,
      SR(0) => pcie3_ultrascale_7038_pcie3_uscale_top_inst_n_96,
      cap_gnt => cap_gnt,
      cap_rel => cap_rel,
      cap_req => cap_req,
      cfg_config_space_enable => cfg_config_space_enable,
      cfg_current_speed(2 downto 0) => cfg_current_speed(2 downto 0),
      cfg_dpa_substate_change(3 downto 0) => cfg_dpa_substate_change(3 downto 0),
      cfg_ds_bus_number(7 downto 0) => cfg_ds_bus_number(7 downto 0),
      cfg_ds_device_number(4 downto 0) => cfg_ds_device_number(4 downto 0),
      cfg_ds_function_number(2 downto 0) => cfg_ds_function_number(2 downto 0),
      cfg_ds_port_number(7 downto 0) => cfg_ds_port_number(7 downto 0),
      cfg_dsn(63 downto 0) => cfg_dsn(63 downto 0),
      cfg_err_cor_in => cfg_err_cor_in,
      cfg_err_cor_out => cfg_err_cor_out,
      cfg_err_fatal_out => cfg_err_fatal_out,
      cfg_err_nonfatal_out => cfg_err_nonfatal_out,
      cfg_err_uncor_in => cfg_err_uncor_in,
      cfg_ext_function_number(7 downto 0) => cfg_ext_function_number(7 downto 0),
      cfg_ext_read_data(31 downto 0) => cfg_ext_read_data(31 downto 0),
      cfg_ext_read_data_valid => cfg_ext_read_data_valid,
      cfg_ext_read_data_valid_dummy => cfg_ext_read_data_valid_dummy,
      cfg_ext_read_received_d1 => cfg_ext_read_received_d1,
      cfg_ext_register_number(9 downto 0) => cfg_ext_register_number(9 downto 0),
      cfg_ext_write_byte_enable(3 downto 0) => cfg_ext_write_byte_enable(3 downto 0),
      cfg_ext_write_data(31 downto 0) => cfg_ext_write_data(31 downto 0),
      cfg_ext_write_received => cfg_ext_write_received,
      cfg_fc_cpld(11 downto 0) => cfg_fc_cpld(11 downto 0),
      cfg_fc_cplh(7 downto 0) => cfg_fc_cplh(7 downto 0),
      cfg_fc_npd(11 downto 0) => cfg_fc_npd(11 downto 0),
      cfg_fc_nph(7 downto 0) => cfg_fc_nph(7 downto 0),
      cfg_fc_pd(11 downto 0) => cfg_fc_pd(11 downto 0),
      cfg_fc_ph(7 downto 0) => cfg_fc_ph(7 downto 0),
      cfg_fc_sel(2 downto 0) => cfg_fc_sel(2 downto 0),
      cfg_flr_done(3 downto 0) => cfg_flr_done(3 downto 0),
      cfg_flr_in_process(3 downto 0) => cfg_flr_in_process(3 downto 0),
      cfg_function_power_state(11 downto 0) => cfg_function_power_state(11 downto 0),
      cfg_function_status(15 downto 0) => cfg_function_status(15 downto 0),
      cfg_hot_reset_in => cfg_hot_reset_in,
      cfg_hot_reset_out => cfg_hot_reset_out,
      cfg_interrupt_int(3 downto 0) => cfg_interrupt_int(3 downto 0),
      cfg_interrupt_msi_attr(2 downto 0) => cfg_interrupt_msi_attr(2 downto 0),
      cfg_interrupt_msi_data(31 downto 0) => cfg_interrupt_msi_data(31 downto 0),
      cfg_interrupt_msi_enable(3 downto 0) => cfg_interrupt_msi_enable(3 downto 0),
      cfg_interrupt_msi_fail => cfg_interrupt_msi_fail,
      cfg_interrupt_msi_function_number(3 downto 0) => cfg_interrupt_msi_function_number(3 downto 0),
      cfg_interrupt_msi_int(31 downto 0) => cfg_interrupt_msi_int(31 downto 0),
      cfg_interrupt_msi_mask_update => cfg_interrupt_msi_mask_update,
      cfg_interrupt_msi_mmenable(11 downto 0) => cfg_interrupt_msi_mmenable(11 downto 0),
      cfg_interrupt_msi_pending_status(31 downto 0) => cfg_interrupt_msi_pending_status(31 downto 0),
      cfg_interrupt_msi_pending_status_data_enable => cfg_interrupt_msi_pending_status_data_enable,
      cfg_interrupt_msi_pending_status_function_num(3 downto 0) => cfg_interrupt_msi_pending_status_function_num(3 downto 0),
      cfg_interrupt_msi_select(3 downto 0) => cfg_interrupt_msi_select(3 downto 0),
      cfg_interrupt_msi_sent => cfg_interrupt_msi_sent,
      cfg_interrupt_msi_tph_present => cfg_interrupt_msi_tph_present,
      cfg_interrupt_msi_tph_st_tag(8 downto 0) => cfg_interrupt_msi_tph_st_tag(8 downto 0),
      cfg_interrupt_msi_tph_type(1 downto 0) => cfg_interrupt_msi_tph_type(1 downto 0),
      cfg_interrupt_msi_vf_enable(7 downto 0) => cfg_interrupt_msi_vf_enable(7 downto 0),
      cfg_interrupt_msix_address(63 downto 0) => cfg_interrupt_msix_address(63 downto 0),
      cfg_interrupt_msix_data(31 downto 0) => cfg_interrupt_msix_data(31 downto 0),
      cfg_interrupt_msix_enable(3 downto 0) => cfg_interrupt_msix_enable(3 downto 0),
      cfg_interrupt_msix_fail => cfg_interrupt_msix_fail,
      cfg_interrupt_msix_int => cfg_interrupt_msix_int,
      cfg_interrupt_msix_mask(3 downto 0) => cfg_interrupt_msix_mask(3 downto 0),
      cfg_interrupt_msix_sent => cfg_interrupt_msix_sent,
      cfg_interrupt_msix_vf_enable(7 downto 0) => cfg_interrupt_msix_vf_enable(7 downto 0),
      cfg_interrupt_msix_vf_mask(7 downto 0) => cfg_interrupt_msix_vf_mask(7 downto 0),
      cfg_interrupt_pending(3 downto 0) => cfg_interrupt_pending(3 downto 0),
      cfg_interrupt_sent => cfg_interrupt_sent,
      cfg_link_power_state(1 downto 0) => cfg_link_power_state(1 downto 0),
      cfg_link_training_enable => cfg_link_training_enable,
      cfg_local_error => cfg_local_error,
      cfg_ltr_enable => cfg_ltr_enable,
      cfg_ltssm_state(5 downto 0) => \^cfg_ltssm_state\(5 downto 0),
      cfg_max_payload(2 downto 0) => cfg_max_payload(2 downto 0),
      cfg_max_read_req(2 downto 0) => cfg_max_read_req(2 downto 0),
      cfg_mgmt_addr(18 downto 0) => cfg_mgmt_addr(18 downto 0),
      cfg_mgmt_byte_enable(3 downto 0) => cfg_mgmt_byte_enable(3 downto 0),
      cfg_mgmt_read => cfg_mgmt_read,
      cfg_mgmt_read_data(31 downto 0) => cfg_mgmt_read_data(31 downto 0),
      cfg_mgmt_read_write_done => cfg_mgmt_read_write_done,
      cfg_mgmt_type1_cfg_reg_access => cfg_mgmt_type1_cfg_reg_access,
      cfg_mgmt_write => cfg_mgmt_write,
      cfg_mgmt_write_data(31 downto 0) => cfg_mgmt_write_data(31 downto 0),
      cfg_msg_received => cfg_msg_received,
      cfg_msg_received_data(7 downto 0) => cfg_msg_received_data(7 downto 0),
      cfg_msg_received_type(4 downto 0) => cfg_msg_received_type(4 downto 0),
      cfg_msg_transmit => cfg_msg_transmit,
      cfg_msg_transmit_data(31 downto 0) => cfg_msg_transmit_data(31 downto 0),
      cfg_msg_transmit_done => cfg_msg_transmit_done,
      cfg_msg_transmit_type(2 downto 0) => cfg_msg_transmit_type(2 downto 0),
      cfg_negotiated_width(3 downto 0) => cfg_negotiated_width(3 downto 0),
      cfg_obff_enable(1 downto 0) => cfg_obff_enable(1 downto 0),
      cfg_per_func_status_control(2 downto 0) => cfg_per_func_status_control(2 downto 0),
      cfg_per_func_status_data(15 downto 0) => cfg_per_func_status_data(15 downto 0),
      cfg_per_function_number(3 downto 0) => cfg_per_function_number(3 downto 0),
      cfg_per_function_output_request => cfg_per_function_output_request,
      cfg_per_function_update_done => cfg_per_function_update_done,
      cfg_phy_link_down => cfg_phy_link_down,
      cfg_phy_link_status(1 downto 0) => cfg_phy_link_status(1 downto 0),
      cfg_pl_status_change => cfg_pl_status_change,
      cfg_power_state_change_ack => cfg_power_state_change_ack,
      cfg_power_state_change_interrupt => cfg_power_state_change_interrupt,
      cfg_rcb_status(3 downto 0) => cfg_rcb_status(3 downto 0),
      cfg_req_pm_transition_l23_ready => cfg_req_pm_transition_l23_ready,
      cfg_subsys_vend_id(15 downto 0) => cfg_subsys_vend_id(15 downto 0),
      cfg_tph_requester_enable(3 downto 0) => cfg_tph_requester_enable(3 downto 0),
      cfg_tph_st_mode(11 downto 0) => cfg_tph_st_mode(11 downto 0),
      cfg_vf_flr_done(7 downto 0) => cfg_vf_flr_done(7 downto 0),
      cfg_vf_flr_in_process(7 downto 0) => cfg_vf_flr_in_process(7 downto 0),
      cfg_vf_power_state(23 downto 0) => cfg_vf_power_state(23 downto 0),
      cfg_vf_status(15 downto 0) => cfg_vf_status(15 downto 0),
      cfg_vf_tph_requester_enable(7 downto 0) => cfg_vf_tph_requester_enable(7 downto 0),
      cfg_vf_tph_st_mode(23 downto 0) => cfg_vf_tph_st_mode(23 downto 0),
      conf_req_data(31 downto 0) => conf_req_data(31 downto 0),
      conf_req_ready => conf_req_ready,
      conf_req_reg_num(3 downto 0) => conf_req_reg_num(3 downto 0),
      conf_req_type(1 downto 0) => conf_req_type(1 downto 0),
      conf_req_valid => conf_req_valid,
      conf_resp_rdata(31 downto 0) => conf_resp_rdata(31 downto 0),
      conf_resp_valid => conf_resp_valid,
      drp_addr(9 downto 0) => drp_addr(9 downto 0),
      drp_clk => drp_clk,
      drp_di(15 downto 0) => drp_di(15 downto 0),
      drp_do(15 downto 0) => drp_do(15 downto 0),
      drp_en => drp_en,
      drp_rdy => drp_rdy,
      drp_we => drp_we,
      gt_phystatus(7 downto 0) => \^gt_phystatus\(7 downto 0),
      gt_rxstatus(23 downto 0) => \^gt_rxstatus\(23 downto 0),
      gt_rxvalid(7 downto 0) => \^gt_rxvalid\(7 downto 0),
      gt_txelecidle(7 downto 0) => \^gt_txelecidle\(7 downto 0),
      m_axis_cq_tdata(255 downto 0) => m_axis_cq_tdata(255 downto 0),
      m_axis_cq_tkeep(7 downto 0) => m_axis_cq_tkeep(7 downto 0),
      m_axis_cq_tlast => m_axis_cq_tlast,
      m_axis_cq_tready => m_axis_cq_tready,
      m_axis_cq_tuser(84 downto 0) => m_axis_cq_tuser(84 downto 0),
      m_axis_cq_tvalid => m_axis_cq_tvalid,
      m_axis_rc_tdata(255 downto 0) => m_axis_rc_tdata(255 downto 0),
      m_axis_rc_tkeep(7 downto 0) => m_axis_rc_tkeep(7 downto 0),
      m_axis_rc_tlast => m_axis_rc_tlast,
      m_axis_rc_tready => m_axis_rc_tready,
      m_axis_rc_tuser(74 downto 0) => m_axis_rc_tuser(74 downto 0),
      m_axis_rc_tvalid => m_axis_rc_tvalid,
      mcap_design_switch => mcap_design_switch,
      pcie_cq_np_req => pcie_cq_np_req,
      pcie_cq_np_req_count(5 downto 0) => pcie_cq_np_req_count(5 downto 0),
      pcie_rq_seq_num(3 downto 0) => pcie_rq_seq_num(3 downto 0),
      pcie_rq_seq_num_vld => pcie_rq_seq_num_vld,
      pcie_rq_tag(5 downto 0) => pcie_rq_tag(5 downto 0),
      pcie_rq_tag_av(1 downto 0) => pcie_rq_tag_av(1 downto 0),
      pcie_rq_tag_vld => pcie_rq_tag_vld,
      pcie_tfc_npd_av(1 downto 0) => pcie_tfc_npd_av(1 downto 0),
      pcie_tfc_nph_av(1 downto 0) => pcie_tfc_nph_av(1 downto 0),
      phy_rdy_out => \^phy_rdy_out\,
      phy_txeq_ctrl(15 downto 0) => \^phy_txeq_ctrl\(15 downto 0),
      phy_txeq_preset(31 downto 0) => \^phy_txeq_preset\(31 downto 0),
      pipe_rx_eq_lffs(47 downto 0) => pipe_rx_eq_lffs(47 downto 0),
      pipe_rx_eq_txpreset(31 downto 0) => pipe_rx_eq_txpreset(31 downto 0),
      pipe_rx_eqcontrol(15 downto 0) => pipe_rx_eqcontrol(15 downto 0),
      pipe_rx_eqpreset(23 downto 0) => pipe_rx_eqpreset(23 downto 0),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]\(15) => pipe_tx_eqcoeff(52),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]\(14 downto 11) => txeq_postcursor_o(14 downto 11),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]\(10 downto 5) => txeq_maincursor(20 downto 15),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]\(4) => pipe_tx_eqcoeff(40),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]\(3 downto 0) => txeq_precursor_o(14 downto 11),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(15) => pipe_tx_eqcoeff(70),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(14 downto 11) => txeq_postcursor_o(19 downto 16),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(10 downto 5) => txeq_maincursor(27 downto 22),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(4) => pipe_tx_eqcoeff(58),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_0\(3 downto 0) => txeq_precursor_o(19 downto 16),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(15) => pipe_tx_eqcoeff(88),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(14 downto 11) => txeq_postcursor_o(24 downto 21),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(10 downto 5) => txeq_maincursor(34 downto 29),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(4) => pipe_tx_eqcoeff(76),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_1\(3 downto 0) => txeq_precursor_o(24 downto 21),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_2\(15) => pipe_tx_eqcoeff(106),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_2\(14 downto 11) => txeq_postcursor_o(29 downto 26),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_2\(10 downto 5) => txeq_maincursor(41 downto 36),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_2\(4) => pipe_tx_eqcoeff(94),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_2\(3 downto 0) => txeq_precursor_o(29 downto 26),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_3\(15) => pipe_tx_eqcoeff(124),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_3\(14 downto 11) => txeq_postcursor_o(34 downto 31),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_3\(10 downto 5) => txeq_maincursor(48 downto 43),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_3\(4) => pipe_tx_eqcoeff(112),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_3\(3 downto 0) => txeq_precursor_o(34 downto 31),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_4\(15) => pipe_tx_eqcoeff(142),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_4\(14 downto 11) => txeq_postcursor_o(39 downto 36),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_4\(10 downto 5) => txeq_maincursor(55 downto 50),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_4\(4) => pipe_tx_eqcoeff(130),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_4\(3 downto 0) => txeq_precursor_o(39 downto 36),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_5\(15) => pipe_tx_eqcoeff(16),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_5\(14 downto 11) => txeq_postcursor_o(4 downto 1),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_5\(10 downto 5) => txeq_maincursor(6 downto 1),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_5\(4) => pipe_tx_eqcoeff(4),
      \pipe_stages_1.pipe_tx_eqcoeff_q_reg[16]_5\(3 downto 0) => txeq_precursor_o(4 downto 1),
      \pipe_stages_1.pipe_tx_margin_q_reg[2]\(2 downto 0) => pipe_tx0_margin(2 downto 0),
      \pipe_stages_1.pipe_tx_powerdown_q_reg[1]\(1 downto 0) => pipe_tx0_powerdown(1 downto 0),
      \pipe_stages_1.pipe_tx_rcvr_det_q_reg\ => pipe_clk,
      pipe_tx_eqdeemph(47 downto 0) => pipe_tx_eqdeemph(47 downto 0),
      pl_eq_in_progress => pl_eq_in_progress,
      pl_eq_phase(1 downto 0) => pl_eq_phase(1 downto 0),
      pl_eq_reset_eieos_count => pl_eq_reset_eieos_count,
      pl_gen2_upstream_prefer_deemph => pl_gen2_upstream_prefer_deemph,
      rxctrl0_out(47 downto 46) => pipe_rx_syncheader(1 downto 0),
      rxctrl0_out(45) => pipe_rx_start_block(0),
      rxctrl0_out(44) => pipe_rx_data_valid(0),
      rxctrl0_out(43 downto 42) => pipe_rx_char_is_k(1 downto 0),
      rxctrl0_out(41 downto 40) => pipe_rx_syncheader(3 downto 2),
      rxctrl0_out(39) => pipe_rx_start_block(1),
      rxctrl0_out(38) => pipe_rx_data_valid(1),
      rxctrl0_out(37 downto 36) => pipe_rx_char_is_k(3 downto 2),
      rxctrl0_out(35 downto 34) => pipe_rx_syncheader(5 downto 4),
      rxctrl0_out(33) => pipe_rx_start_block(2),
      rxctrl0_out(32) => pipe_rx_data_valid(2),
      rxctrl0_out(31 downto 30) => pipe_rx_char_is_k(5 downto 4),
      rxctrl0_out(29 downto 28) => pipe_rx_syncheader(7 downto 6),
      rxctrl0_out(27) => pipe_rx_start_block(3),
      rxctrl0_out(26) => pipe_rx_data_valid(3),
      rxctrl0_out(25 downto 24) => pipe_rx_char_is_k(7 downto 6),
      rxctrl0_out(23 downto 22) => pipe_rx_syncheader(9 downto 8),
      rxctrl0_out(21) => pipe_rx_start_block(4),
      rxctrl0_out(20) => pipe_rx_data_valid(4),
      rxctrl0_out(19 downto 18) => pipe_rx_char_is_k(9 downto 8),
      rxctrl0_out(17 downto 16) => pipe_rx_syncheader(11 downto 10),
      rxctrl0_out(15) => pipe_rx_start_block(5),
      rxctrl0_out(14) => pipe_rx_data_valid(5),
      rxctrl0_out(13 downto 12) => pipe_rx_char_is_k(11 downto 10),
      rxctrl0_out(11 downto 10) => pipe_rx_syncheader(13 downto 12),
      rxctrl0_out(9) => pipe_rx_start_block(6),
      rxctrl0_out(8) => pipe_rx_data_valid(6),
      rxctrl0_out(7 downto 6) => pipe_rx_char_is_k(13 downto 12),
      rxctrl0_out(5 downto 4) => pipe_rx_syncheader(15 downto 14),
      rxctrl0_out(3) => pipe_rx_start_block(7),
      rxctrl0_out(2) => pipe_rx_data_valid(7),
      rxctrl0_out(1 downto 0) => pipe_rx_char_is_k(15 downto 14),
      s_axis_cc_tdata(255 downto 0) => s_axis_cc_tdata(255 downto 0),
      s_axis_cc_tkeep(7 downto 0) => s_axis_cc_tkeep(7 downto 0),
      s_axis_cc_tlast => s_axis_cc_tlast,
      s_axis_cc_tready(3 downto 0) => s_axis_cc_tready(3 downto 0),
      s_axis_cc_tuser(32 downto 0) => s_axis_cc_tuser(32 downto 0),
      s_axis_cc_tvalid => s_axis_cc_tvalid,
      s_axis_rq_tdata(255 downto 0) => s_axis_rq_tdata(255 downto 0),
      s_axis_rq_tkeep(7 downto 0) => s_axis_rq_tkeep(7 downto 0),
      s_axis_rq_tlast => s_axis_rq_tlast,
      s_axis_rq_tready(3 downto 0) => s_axis_rq_tready(3 downto 0),
      s_axis_rq_tuser(59 downto 0) => s_axis_rq_tuser(59 downto 0),
      s_axis_rq_tvalid => s_axis_rq_tvalid,
      src_arst => user_reset_int,
      sys_reset => sys_reset,
      sys_reset_0 => pcie3_ultrascale_7038_pcie3_uscale_top_inst_n_92,
      sys_reset_1 => user_lnk_up_int,
      txctrl0_in(31 downto 30) => pipe_tx_syncheader(1 downto 0),
      txctrl0_in(29) => pipe_tx_start_block(0),
      txctrl0_in(28) => pipe_tx_data_valid(0),
      txctrl0_in(27 downto 26) => pipe_tx_syncheader(3 downto 2),
      txctrl0_in(25) => pipe_tx_start_block(1),
      txctrl0_in(24) => pipe_tx_data_valid(1),
      txctrl0_in(23 downto 22) => pipe_tx_syncheader(5 downto 4),
      txctrl0_in(21) => pipe_tx_start_block(2),
      txctrl0_in(20) => pipe_tx_data_valid(2),
      txctrl0_in(19 downto 18) => pipe_tx_syncheader(7 downto 6),
      txctrl0_in(17) => pipe_tx_start_block(3),
      txctrl0_in(16) => pipe_tx_data_valid(3),
      txctrl0_in(15 downto 14) => pipe_tx_syncheader(9 downto 8),
      txctrl0_in(13) => pipe_tx_start_block(4),
      txctrl0_in(12) => pipe_tx_data_valid(4),
      txctrl0_in(11 downto 10) => pipe_tx_syncheader(11 downto 10),
      txctrl0_in(9) => pipe_tx_start_block(5),
      txctrl0_in(8) => pipe_tx_data_valid(5),
      txctrl0_in(7 downto 6) => pipe_tx_syncheader(13 downto 12),
      txctrl0_in(5) => pipe_tx_start_block(6),
      txctrl0_in(4) => pipe_tx_data_valid(6),
      txctrl0_in(3 downto 2) => pipe_tx_syncheader(15 downto 14),
      txctrl0_in(1) => pipe_tx_start_block(7),
      txctrl0_in(0) => pipe_tx_data_valid(7),
      txdeemph_in(0) => pipe_tx0_deemph,
      txdetectrx_in(0) => pipe_tx0_rcvr_det,
      txswing_in(0) => pipe_tx0_swing,
      user_tph_function_num(3 downto 0) => user_tph_function_num(3 downto 0),
      user_tph_stt_address(4 downto 0) => user_tph_stt_address(4 downto 0),
      user_tph_stt_read_data(31 downto 0) => user_tph_stt_read_data(31 downto 0),
      user_tph_stt_read_data_valid => user_tph_stt_read_data_valid,
      user_tph_stt_read_enable => user_tph_stt_read_enable
    );
\read_rcvd_watchDog_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => cfg_ext_read_data_valid,
      I1 => read_rcvd_watchDog_cnt(0),
      O => \read_rcvd_watchDog_cnt[0]_i_1_n_0\
    );
\read_rcvd_watchDog_cnt[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in(10),
      I1 => cfg_ext_read_data_valid,
      O => \read_rcvd_watchDog_cnt[10]_i_1_n_0\
    );
\read_rcvd_watchDog_cnt[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in(11),
      I1 => cfg_ext_read_data_valid,
      O => \read_rcvd_watchDog_cnt[11]_i_1_n_0\
    );
\read_rcvd_watchDog_cnt[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in(12),
      I1 => cfg_ext_read_data_valid,
      O => \read_rcvd_watchDog_cnt[12]_i_1_n_0\
    );
\read_rcvd_watchDog_cnt[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in(13),
      I1 => cfg_ext_read_data_valid,
      O => \read_rcvd_watchDog_cnt[13]_i_1_n_0\
    );
\read_rcvd_watchDog_cnt[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in(14),
      I1 => cfg_ext_read_data_valid,
      O => \read_rcvd_watchDog_cnt[14]_i_1_n_0\
    );
\read_rcvd_watchDog_cnt[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in(15),
      I1 => cfg_ext_read_data_valid,
      O => \read_rcvd_watchDog_cnt[15]_i_1_n_0\
    );
\read_rcvd_watchDog_cnt[18]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \read_rcvd_watchDog_cnt[19]_i_2_n_0\,
      I1 => cfg_ext_read_data_valid,
      O => \read_rcvd_watchDog_cnt[18]_i_2_n_0\
    );
\read_rcvd_watchDog_cnt[18]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in(18),
      I1 => cfg_ext_read_data_valid,
      O => \read_rcvd_watchDog_cnt[18]_i_3_n_0\
    );
\read_rcvd_watchDog_cnt[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111055555555"
    )
        port map (
      I0 => read_rcvd_watchDog_cnt(19),
      I1 => read_rcvd_watchDog_cnt(16),
      I2 => \read_rcvd_watchDog_cnt[19]_i_5_n_0\,
      I3 => \read_rcvd_watchDog_cnt[19]_i_6_n_0\,
      I4 => read_rcvd_watchDog_cnt(17),
      I5 => read_rcvd_watchDog_cnt(18),
      O => \read_rcvd_watchDog_cnt[19]_i_2_n_0\
    );
\read_rcvd_watchDog_cnt[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => read_rcvd_watchDog_cnt(3),
      I1 => read_rcvd_watchDog_cnt(4),
      I2 => read_rcvd_watchDog_cnt(1),
      I3 => read_rcvd_watchDog_cnt(2),
      I4 => \read_rcvd_watchDog_cnt[19]_i_7_n_0\,
      O => \read_rcvd_watchDog_cnt[19]_i_5_n_0\
    );
\read_rcvd_watchDog_cnt[19]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => read_rcvd_watchDog_cnt(11),
      I1 => read_rcvd_watchDog_cnt(12),
      I2 => read_rcvd_watchDog_cnt(9),
      I3 => read_rcvd_watchDog_cnt(10),
      I4 => \read_rcvd_watchDog_cnt[19]_i_8_n_0\,
      O => \read_rcvd_watchDog_cnt[19]_i_6_n_0\
    );
\read_rcvd_watchDog_cnt[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => read_rcvd_watchDog_cnt(6),
      I1 => read_rcvd_watchDog_cnt(5),
      I2 => read_rcvd_watchDog_cnt(8),
      I3 => read_rcvd_watchDog_cnt(7),
      O => \read_rcvd_watchDog_cnt[19]_i_7_n_0\
    );
\read_rcvd_watchDog_cnt[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => read_rcvd_watchDog_cnt(14),
      I1 => read_rcvd_watchDog_cnt(13),
      I2 => read_rcvd_watchDog_cnt(0),
      I3 => read_rcvd_watchDog_cnt(15),
      O => \read_rcvd_watchDog_cnt[19]_i_8_n_0\
    );
\read_rcvd_watchDog_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in(1),
      I1 => cfg_ext_read_data_valid,
      O => \read_rcvd_watchDog_cnt[1]_i_1_n_0\
    );
\read_rcvd_watchDog_cnt[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in(2),
      I1 => cfg_ext_read_data_valid,
      O => \read_rcvd_watchDog_cnt[2]_i_1_n_0\
    );
\read_rcvd_watchDog_cnt[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in(3),
      I1 => cfg_ext_read_data_valid,
      O => \read_rcvd_watchDog_cnt[3]_i_1_n_0\
    );
\read_rcvd_watchDog_cnt[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in(4),
      I1 => cfg_ext_read_data_valid,
      O => \read_rcvd_watchDog_cnt[4]_i_1_n_0\
    );
\read_rcvd_watchDog_cnt[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in(5),
      I1 => cfg_ext_read_data_valid,
      O => \read_rcvd_watchDog_cnt[5]_i_1_n_0\
    );
\read_rcvd_watchDog_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in(6),
      I1 => cfg_ext_read_data_valid,
      O => \read_rcvd_watchDog_cnt[6]_i_1_n_0\
    );
\read_rcvd_watchDog_cnt[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in(7),
      I1 => cfg_ext_read_data_valid,
      O => \read_rcvd_watchDog_cnt[7]_i_1_n_0\
    );
\read_rcvd_watchDog_cnt[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in(8),
      I1 => cfg_ext_read_data_valid,
      O => \read_rcvd_watchDog_cnt[8]_i_1_n_0\
    );
\read_rcvd_watchDog_cnt[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in(9),
      I1 => cfg_ext_read_data_valid,
      O => \read_rcvd_watchDog_cnt[9]_i_1_n_0\
    );
\read_rcvd_watchDog_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^user_clk\,
      CE => \read_rcvd_watchDog_cnt[18]_i_2_n_0\,
      D => \read_rcvd_watchDog_cnt[0]_i_1_n_0\,
      Q => read_rcvd_watchDog_cnt(0),
      R => pcie3_ultrascale_7038_pcie3_uscale_top_inst_n_96
    );
\read_rcvd_watchDog_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^user_clk\,
      CE => \read_rcvd_watchDog_cnt[18]_i_2_n_0\,
      D => \read_rcvd_watchDog_cnt[10]_i_1_n_0\,
      Q => read_rcvd_watchDog_cnt(10),
      R => pcie3_ultrascale_7038_pcie3_uscale_top_inst_n_96
    );
\read_rcvd_watchDog_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^user_clk\,
      CE => \read_rcvd_watchDog_cnt[18]_i_2_n_0\,
      D => \read_rcvd_watchDog_cnt[11]_i_1_n_0\,
      Q => read_rcvd_watchDog_cnt(11),
      R => pcie3_ultrascale_7038_pcie3_uscale_top_inst_n_96
    );
\read_rcvd_watchDog_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^user_clk\,
      CE => \read_rcvd_watchDog_cnt[18]_i_2_n_0\,
      D => \read_rcvd_watchDog_cnt[12]_i_1_n_0\,
      Q => read_rcvd_watchDog_cnt(12),
      R => pcie3_ultrascale_7038_pcie3_uscale_top_inst_n_96
    );
\read_rcvd_watchDog_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^user_clk\,
      CE => \read_rcvd_watchDog_cnt[18]_i_2_n_0\,
      D => \read_rcvd_watchDog_cnt[13]_i_1_n_0\,
      Q => read_rcvd_watchDog_cnt(13),
      R => pcie3_ultrascale_7038_pcie3_uscale_top_inst_n_96
    );
\read_rcvd_watchDog_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^user_clk\,
      CE => \read_rcvd_watchDog_cnt[18]_i_2_n_0\,
      D => \read_rcvd_watchDog_cnt[14]_i_1_n_0\,
      Q => read_rcvd_watchDog_cnt(14),
      R => pcie3_ultrascale_7038_pcie3_uscale_top_inst_n_96
    );
\read_rcvd_watchDog_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^user_clk\,
      CE => \read_rcvd_watchDog_cnt[18]_i_2_n_0\,
      D => \read_rcvd_watchDog_cnt[15]_i_1_n_0\,
      Q => read_rcvd_watchDog_cnt(15),
      R => pcie3_ultrascale_7038_pcie3_uscale_top_inst_n_96
    );
\read_rcvd_watchDog_cnt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^user_clk\,
      CE => \read_rcvd_watchDog_cnt[19]_i_2_n_0\,
      D => p_2_in(16),
      Q => read_rcvd_watchDog_cnt(16),
      R => pcie3_ultrascale_7038_pcie3_uscale_top_inst_n_95
    );
\read_rcvd_watchDog_cnt_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \read_rcvd_watchDog_cnt_reg[16]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \read_rcvd_watchDog_cnt_reg[16]_i_1_n_0\,
      CO(6) => \read_rcvd_watchDog_cnt_reg[16]_i_1_n_1\,
      CO(5) => \read_rcvd_watchDog_cnt_reg[16]_i_1_n_2\,
      CO(4) => \read_rcvd_watchDog_cnt_reg[16]_i_1_n_3\,
      CO(3) => \read_rcvd_watchDog_cnt_reg[16]_i_1_n_4\,
      CO(2) => \read_rcvd_watchDog_cnt_reg[16]_i_1_n_5\,
      CO(1) => \read_rcvd_watchDog_cnt_reg[16]_i_1_n_6\,
      CO(0) => \read_rcvd_watchDog_cnt_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => p_2_in(16 downto 9),
      S(7 downto 0) => read_rcvd_watchDog_cnt(16 downto 9)
    );
\read_rcvd_watchDog_cnt_reg[16]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => read_rcvd_watchDog_cnt(0),
      CI_TOP => '0',
      CO(7) => \read_rcvd_watchDog_cnt_reg[16]_i_2_n_0\,
      CO(6) => \read_rcvd_watchDog_cnt_reg[16]_i_2_n_1\,
      CO(5) => \read_rcvd_watchDog_cnt_reg[16]_i_2_n_2\,
      CO(4) => \read_rcvd_watchDog_cnt_reg[16]_i_2_n_3\,
      CO(3) => \read_rcvd_watchDog_cnt_reg[16]_i_2_n_4\,
      CO(2) => \read_rcvd_watchDog_cnt_reg[16]_i_2_n_5\,
      CO(1) => \read_rcvd_watchDog_cnt_reg[16]_i_2_n_6\,
      CO(0) => \read_rcvd_watchDog_cnt_reg[16]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => p_2_in(8 downto 1),
      S(7 downto 0) => read_rcvd_watchDog_cnt(8 downto 1)
    );
\read_rcvd_watchDog_cnt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^user_clk\,
      CE => \read_rcvd_watchDog_cnt[19]_i_2_n_0\,
      D => p_2_in(17),
      Q => read_rcvd_watchDog_cnt(17),
      R => pcie3_ultrascale_7038_pcie3_uscale_top_inst_n_95
    );
\read_rcvd_watchDog_cnt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^user_clk\,
      CE => \read_rcvd_watchDog_cnt[18]_i_2_n_0\,
      D => \read_rcvd_watchDog_cnt[18]_i_3_n_0\,
      Q => read_rcvd_watchDog_cnt(18),
      R => pcie3_ultrascale_7038_pcie3_uscale_top_inst_n_96
    );
\read_rcvd_watchDog_cnt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^user_clk\,
      CE => \read_rcvd_watchDog_cnt[19]_i_2_n_0\,
      D => p_2_in(19),
      Q => read_rcvd_watchDog_cnt(19),
      R => pcie3_ultrascale_7038_pcie3_uscale_top_inst_n_95
    );
\read_rcvd_watchDog_cnt_reg[19]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \read_rcvd_watchDog_cnt_reg[16]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_read_rcvd_watchDog_cnt_reg[19]_i_3_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \read_rcvd_watchDog_cnt_reg[19]_i_3_n_6\,
      CO(0) => \read_rcvd_watchDog_cnt_reg[19]_i_3_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_read_rcvd_watchDog_cnt_reg[19]_i_3_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => p_2_in(19 downto 17),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => read_rcvd_watchDog_cnt(19 downto 17)
    );
\read_rcvd_watchDog_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^user_clk\,
      CE => \read_rcvd_watchDog_cnt[18]_i_2_n_0\,
      D => \read_rcvd_watchDog_cnt[1]_i_1_n_0\,
      Q => read_rcvd_watchDog_cnt(1),
      R => pcie3_ultrascale_7038_pcie3_uscale_top_inst_n_96
    );
\read_rcvd_watchDog_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^user_clk\,
      CE => \read_rcvd_watchDog_cnt[18]_i_2_n_0\,
      D => \read_rcvd_watchDog_cnt[2]_i_1_n_0\,
      Q => read_rcvd_watchDog_cnt(2),
      R => pcie3_ultrascale_7038_pcie3_uscale_top_inst_n_96
    );
\read_rcvd_watchDog_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^user_clk\,
      CE => \read_rcvd_watchDog_cnt[18]_i_2_n_0\,
      D => \read_rcvd_watchDog_cnt[3]_i_1_n_0\,
      Q => read_rcvd_watchDog_cnt(3),
      R => pcie3_ultrascale_7038_pcie3_uscale_top_inst_n_96
    );
\read_rcvd_watchDog_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^user_clk\,
      CE => \read_rcvd_watchDog_cnt[18]_i_2_n_0\,
      D => \read_rcvd_watchDog_cnt[4]_i_1_n_0\,
      Q => read_rcvd_watchDog_cnt(4),
      R => pcie3_ultrascale_7038_pcie3_uscale_top_inst_n_96
    );
\read_rcvd_watchDog_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^user_clk\,
      CE => \read_rcvd_watchDog_cnt[18]_i_2_n_0\,
      D => \read_rcvd_watchDog_cnt[5]_i_1_n_0\,
      Q => read_rcvd_watchDog_cnt(5),
      R => pcie3_ultrascale_7038_pcie3_uscale_top_inst_n_96
    );
\read_rcvd_watchDog_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^user_clk\,
      CE => \read_rcvd_watchDog_cnt[18]_i_2_n_0\,
      D => \read_rcvd_watchDog_cnt[6]_i_1_n_0\,
      Q => read_rcvd_watchDog_cnt(6),
      R => pcie3_ultrascale_7038_pcie3_uscale_top_inst_n_96
    );
\read_rcvd_watchDog_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^user_clk\,
      CE => \read_rcvd_watchDog_cnt[18]_i_2_n_0\,
      D => \read_rcvd_watchDog_cnt[7]_i_1_n_0\,
      Q => read_rcvd_watchDog_cnt(7),
      R => pcie3_ultrascale_7038_pcie3_uscale_top_inst_n_96
    );
\read_rcvd_watchDog_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^user_clk\,
      CE => \read_rcvd_watchDog_cnt[18]_i_2_n_0\,
      D => \read_rcvd_watchDog_cnt[8]_i_1_n_0\,
      Q => read_rcvd_watchDog_cnt(8),
      R => pcie3_ultrascale_7038_pcie3_uscale_top_inst_n_96
    );
\read_rcvd_watchDog_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^user_clk\,
      CE => \read_rcvd_watchDog_cnt[18]_i_2_n_0\,
      D => \read_rcvd_watchDog_cnt[9]_i_1_n_0\,
      Q => read_rcvd_watchDog_cnt(9),
      R => pcie3_ultrascale_7038_pcie3_uscale_top_inst_n_96
    );
rxcdrhold_i: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_rxcdrhold
     port map (
      CLK => \^user_clk\,
      PHY_PCLK => pipe_clk,
      PHY_RXELECIDLE(0) => pipe_rx_elec_idle(0),
      cfg_ltssm_state(5 downto 0) => \^cfg_ltssm_state\(5 downto 0),
      rxcdrhold_in(0) => phy_rxcdrhold
    );
sync_sys_clk: unisim.vcomponents.BUFG_GT_SYNC
     port map (
      CE => '1',
      CESYNC => sync_sc_ce,
      CLK => sys_clk,
      CLR => '0',
      CLRSYNC => sync_sc_clr
    );
user_lnk_up_cdc: entity work.pcie3_ultrascale_7038_xpm_cdc_async_rst
     port map (
      dest_arst => user_lnk_up_cdc_o,
      dest_clk => \^user_clk\,
      src_arst => user_lnk_up_int
    );
user_lnk_up_reg: unisim.vcomponents.FDCE
     port map (
      C => \^user_clk\,
      CE => '1',
      CLR => pcie3_ultrascale_7038_pcie3_uscale_top_inst_n_92,
      D => user_lnk_up_cdc_o,
      Q => user_lnk_up
    );
user_reset_cdc: entity work.\pcie3_ultrascale_7038_xpm_cdc_async_rst__parameterized0\
     port map (
      dest_arst => user_reset_cdc_o,
      dest_clk => \^user_clk\,
      src_arst => user_reset_int
    );
user_reset_reg: unisim.vcomponents.FDPE
     port map (
      C => \^user_clk\,
      CE => '1',
      D => user_reset_cdc_o,
      PRE => user_reset_int,
      Q => user_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pcie3_ultrascale_7038 is
  port (
    pci_exp_txn : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pci_exp_txp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pci_exp_rxn : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pci_exp_rxp : in STD_LOGIC_VECTOR ( 7 downto 0 );
    user_clk : out STD_LOGIC;
    user_reset : out STD_LOGIC;
    user_lnk_up : out STD_LOGIC;
    s_axis_rq_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_rq_tkeep : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_rq_tlast : in STD_LOGIC;
    s_axis_rq_tready : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_rq_tuser : in STD_LOGIC_VECTOR ( 59 downto 0 );
    s_axis_rq_tvalid : in STD_LOGIC;
    m_axis_rc_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_rc_tkeep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_rc_tlast : out STD_LOGIC;
    m_axis_rc_tready : in STD_LOGIC;
    m_axis_rc_tuser : out STD_LOGIC_VECTOR ( 74 downto 0 );
    m_axis_rc_tvalid : out STD_LOGIC;
    m_axis_cq_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_cq_tkeep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_cq_tlast : out STD_LOGIC;
    m_axis_cq_tready : in STD_LOGIC;
    m_axis_cq_tuser : out STD_LOGIC_VECTOR ( 84 downto 0 );
    m_axis_cq_tvalid : out STD_LOGIC;
    s_axis_cc_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_cc_tkeep : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_cc_tlast : in STD_LOGIC;
    s_axis_cc_tready : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_cc_tuser : in STD_LOGIC_VECTOR ( 32 downto 0 );
    s_axis_cc_tvalid : in STD_LOGIC;
    pcie_rq_seq_num : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcie_rq_seq_num_vld : out STD_LOGIC;
    pcie_rq_tag : out STD_LOGIC_VECTOR ( 5 downto 0 );
    pcie_rq_tag_av : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcie_rq_tag_vld : out STD_LOGIC;
    pcie_tfc_nph_av : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcie_tfc_npd_av : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcie_cq_np_req : in STD_LOGIC;
    pcie_cq_np_req_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_phy_link_down : out STD_LOGIC;
    cfg_phy_link_status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_negotiated_width : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_current_speed : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_max_payload : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_max_read_req : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_function_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_function_power_state : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_vf_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_vf_power_state : out STD_LOGIC_VECTOR ( 23 downto 0 );
    cfg_link_power_state : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_mgmt_addr : in STD_LOGIC_VECTOR ( 18 downto 0 );
    cfg_mgmt_write : in STD_LOGIC;
    cfg_mgmt_write_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_mgmt_byte_enable : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_mgmt_read : in STD_LOGIC;
    cfg_mgmt_read_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_mgmt_read_write_done : out STD_LOGIC;
    cfg_mgmt_type1_cfg_reg_access : in STD_LOGIC;
    cfg_err_cor_out : out STD_LOGIC;
    cfg_err_nonfatal_out : out STD_LOGIC;
    cfg_err_fatal_out : out STD_LOGIC;
    cfg_local_error : out STD_LOGIC;
    cfg_ltr_enable : out STD_LOGIC;
    cfg_ltssm_state : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_rcb_status : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_dpa_substate_change : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_obff_enable : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_pl_status_change : out STD_LOGIC;
    cfg_tph_requester_enable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_tph_st_mode : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_vf_tph_requester_enable : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_vf_tph_st_mode : out STD_LOGIC_VECTOR ( 23 downto 0 );
    cfg_msg_received : out STD_LOGIC;
    cfg_msg_received_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_msg_received_type : out STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_msg_transmit : in STD_LOGIC;
    cfg_msg_transmit_type : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_msg_transmit_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_msg_transmit_done : out STD_LOGIC;
    cfg_fc_ph : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_fc_pd : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_fc_nph : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_fc_npd : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_fc_cplh : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_fc_cpld : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_fc_sel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_per_func_status_control : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_per_func_status_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_per_function_number : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_per_function_output_request : in STD_LOGIC;
    cfg_per_function_update_done : out STD_LOGIC;
    cfg_dsn : in STD_LOGIC_VECTOR ( 63 downto 0 );
    cfg_power_state_change_ack : in STD_LOGIC;
    cfg_power_state_change_interrupt : out STD_LOGIC;
    cfg_err_cor_in : in STD_LOGIC;
    cfg_err_uncor_in : in STD_LOGIC;
    cfg_flr_in_process : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_flr_done : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_vf_flr_in_process : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_vf_flr_done : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_link_training_enable : in STD_LOGIC;
    cfg_interrupt_int : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_pending : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_sent : out STD_LOGIC;
    cfg_interrupt_msi_function_number : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msix_enable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msix_mask : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msix_vf_enable : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_interrupt_msix_vf_mask : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_interrupt_msix_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_interrupt_msix_address : in STD_LOGIC_VECTOR ( 63 downto 0 );
    cfg_interrupt_msix_int : in STD_LOGIC;
    cfg_interrupt_msix_sent : out STD_LOGIC;
    cfg_interrupt_msix_fail : out STD_LOGIC;
    cfg_hot_reset_out : out STD_LOGIC;
    cfg_config_space_enable : in STD_LOGIC;
    cfg_req_pm_transition_l23_ready : in STD_LOGIC;
    cfg_hot_reset_in : in STD_LOGIC;
    cfg_ds_port_number : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_ds_bus_number : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_ds_device_number : in STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_ds_function_number : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_subsys_vend_id : in STD_LOGIC_VECTOR ( 15 downto 0 );
    sys_clk : in STD_LOGIC;
    sys_clk_gt : in STD_LOGIC;
    sys_reset : in STD_LOGIC;
    int_qpll1lock_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    int_qpll1outrefclk_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    int_qpll1outclk_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    phy_rdy_out : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of pcie3_ultrascale_7038 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of pcie3_ultrascale_7038 : entity is "pcie3_ultrascale_7038,pcie3_ultrascale_7038_pcie3_uscale_core_top,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of pcie3_ultrascale_7038 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of pcie3_ultrascale_7038 : entity is "pcie3_ultrascale_7038_pcie3_uscale_core_top,Vivado 2020.1";
end pcie3_ultrascale_7038;

architecture STRUCTURE of pcie3_ultrascale_7038 is
  signal NLW_U0_cap_req_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_cfg_ext_read_received_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_cfg_ext_write_received_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_cfg_interrupt_msi_fail_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_cfg_interrupt_msi_mask_update_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_cfg_interrupt_msi_sent_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_conf_req_ready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_conf_resp_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_drp_rdy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ext_ch_gt_drpclk_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_gtwiz_reset_rx_done_in_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_gtwiz_reset_tx_done_in_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_gtwiz_userclk_rx_active_in_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_gtwiz_userclk_tx_active_in_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_gtwiz_userclk_tx_reset_in_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mcap_design_switch_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_pcie_perstn0_out_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_pcie_perstn1_out_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_phy_prst_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_phy_rrst_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_phy_rst_idle_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_pl_eq_in_progress_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_startup_cfgclk_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_startup_cfgmclk_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_startup_eos_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_startup_preq_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_user_tph_stt_read_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_cfg_ext_function_number_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_cfg_ext_register_number_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_cfg_ext_write_byte_enable_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_cfg_ext_write_data_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_cfg_interrupt_msi_data_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_cfg_interrupt_msi_enable_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_cfg_interrupt_msi_mmenable_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_cfg_interrupt_msi_vf_enable_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_common_commands_out_UNCONNECTED : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal NLW_U0_conf_resp_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_cpllpd_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_cpllreset_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_dmonfiforeset_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_dmonitorclk_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_drp_do_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_drpaddr_in_UNCONNECTED : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal NLW_U0_drpclk_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_drpdi_in_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_U0_drpen_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_drpwe_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_ext_ch_gt_drpdo_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_U0_ext_ch_gt_drprdy_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_ext_qpll1pd_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_ext_qpll1rate_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_U0_ext_qpll1refclk_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_ext_qpll1reset_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_eyescanreset_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_gt_bufgtdiv_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_U0_gt_cplllock_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_gt_dmonitorout_UNCONNECTED : STD_LOGIC_VECTOR ( 135 downto 0 );
  signal NLW_U0_gt_eyescandataerror_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_gt_gtpowergood_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_gt_pcierateidle_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_gt_pcieuserratestart_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_gt_phystatus_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_gt_qpll1lock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_gt_rxbufstatus_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_U0_gt_rxcdrlock_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_gt_rxcommadet_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_gt_rxdlysresetdone_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_gt_rxoutclk_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_gt_rxphaligndone_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_gt_rxpmaresetdone_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_gt_rxprbserr_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_gt_rxrecclkout_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_gt_rxresetdone_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_gt_rxstatus_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_U0_gt_rxsyncdone_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_gt_rxvalid_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_gt_txdlysresetdone_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_gt_txelecidle_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_gt_txphaligndone_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_gt_txphinitdone_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_gt_txresetdone_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_gthrxn_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_gthrxp_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_gtrefclk01_in_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_gtrefclk0_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_gtrxreset_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_gttxreset_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_loopback_in_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_U0_pcieeqrxeqadaptdone_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_pcierstidle_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_pciersttxsyncstart_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_pcieuserratedone_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_pcsrsvdin_in_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_U0_phy_rst_fsm_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_phy_rxeq_fsm_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_U0_phy_txeq_ctrl_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_phy_txeq_fsm_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_U0_phy_txeq_preset_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_pipe_tx_0_sigs_UNCONNECTED : STD_LOGIC_VECTOR ( 83 downto 0 );
  signal NLW_U0_pipe_tx_1_sigs_UNCONNECTED : STD_LOGIC_VECTOR ( 83 downto 0 );
  signal NLW_U0_pipe_tx_2_sigs_UNCONNECTED : STD_LOGIC_VECTOR ( 83 downto 0 );
  signal NLW_U0_pipe_tx_3_sigs_UNCONNECTED : STD_LOGIC_VECTOR ( 83 downto 0 );
  signal NLW_U0_pipe_tx_4_sigs_UNCONNECTED : STD_LOGIC_VECTOR ( 83 downto 0 );
  signal NLW_U0_pipe_tx_5_sigs_UNCONNECTED : STD_LOGIC_VECTOR ( 83 downto 0 );
  signal NLW_U0_pipe_tx_6_sigs_UNCONNECTED : STD_LOGIC_VECTOR ( 83 downto 0 );
  signal NLW_U0_pipe_tx_7_sigs_UNCONNECTED : STD_LOGIC_VECTOR ( 83 downto 0 );
  signal NLW_U0_pl_eq_phase_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_qpll0clk_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_qpll0refclk_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_qpll1clk_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_qpll1pd_in_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_qpll1refclk_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_qpll1reset_in_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_qpllrsvd2_in_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_qpllrsvd3_in_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_rx8b10ben_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rxbufreset_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rxcdrhold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rxcommadeten_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rxdfeagchold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rxdfecfokhold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rxdfekhhold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rxdfelfhold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rxdfetap10hold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rxdfetap11hold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rxdfetap12hold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rxdfetap13hold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rxdfetap14hold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rxdfetap15hold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rxdfetap2hold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rxdfetap3hold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rxdfetap4hold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rxdfetap5hold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rxdfetap6hold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rxdfetap7hold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rxdfetap8hold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rxdfetap9hold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rxdfeuthold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rxdfevphold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rxlpmen_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rxlpmgchold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rxlpmhfhold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rxlpmlfhold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rxlpmoshold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rxmcommaalignen_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rxoshold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rxpcommaalignen_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rxpd_in_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_rxpolarity_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rxprbscntreset_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rxprbssel_in_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_rxprogdivreset_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rxrate_in_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_U0_rxratemode_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rxslide_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rxuserrdy_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rxusrclk2_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rxusrclk_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_startup_di_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_tx8b10ben_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_txctrl0_in_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_U0_txctrl1_in_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_U0_txctrl2_in_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_txdata_in_UNCONNECTED : STD_LOGIC_VECTOR ( 1023 downto 0 );
  signal NLW_U0_txdeemph_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_txdetectrx_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_txdiffctrl_in_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_txdlybypass_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_txdlyen_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_txdlyhold_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_txdlyovrden_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_txdlysreset_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_txdlyupdown_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_txelecidle_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_txinhibit_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_txmaincursor_in_UNCONNECTED : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal NLW_U0_txmargin_in_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_U0_txoutclksel_in_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_U0_txpd_in_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_txphalign_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_txphalignen_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_txphdlypd_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_txphdlyreset_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_txphdlytstclk_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_txphinit_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_txphovrden_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_txpostcursor_in_UNCONNECTED : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal NLW_U0_txprbsforceerr_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_txprbssel_in_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_txprecursor_in_UNCONNECTED : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal NLW_U0_txprogdivreset_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_txrate_in_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_U0_txswing_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_txsyncallin_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_txsyncin_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_txsyncmode_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_txuserrdy_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_txusrclk2_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_txusrclk_in_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_user_tph_stt_read_data_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute ACS_CAP_NEXTPTR : string;
  attribute ACS_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute ACS_EXT_CAP_ENABLE : string;
  attribute ACS_EXT_CAP_ENABLE of U0 : label is "FALSE";
  attribute ARI_CAP_ENABLE : string;
  attribute ARI_CAP_ENABLE of U0 : label is "FALSE";
  attribute AXISTEN_IF_CC_ALIGNMENT_MODE : string;
  attribute AXISTEN_IF_CC_ALIGNMENT_MODE of U0 : label is "FALSE";
  attribute AXISTEN_IF_CC_PARITY_CHK : string;
  attribute AXISTEN_IF_CC_PARITY_CHK of U0 : label is "FALSE";
  attribute AXISTEN_IF_CQ_ALIGNMENT_MODE : string;
  attribute AXISTEN_IF_CQ_ALIGNMENT_MODE of U0 : label is "FALSE";
  attribute AXISTEN_IF_ENABLE_CLIENT_TAG : string;
  attribute AXISTEN_IF_ENABLE_CLIENT_TAG of U0 : label is "FALSE";
  attribute AXISTEN_IF_ENABLE_MSG_ROUTE : string;
  attribute AXISTEN_IF_ENABLE_MSG_ROUTE of U0 : label is "20'b00000000000000000000";
  attribute AXISTEN_IF_ENABLE_RX_MSG_INTFC : string;
  attribute AXISTEN_IF_ENABLE_RX_MSG_INTFC of U0 : label is "FALSE";
  attribute AXISTEN_IF_RC_ALIGNMENT_MODE : string;
  attribute AXISTEN_IF_RC_ALIGNMENT_MODE of U0 : label is "FALSE";
  attribute AXISTEN_IF_RC_STRADDLE : string;
  attribute AXISTEN_IF_RC_STRADDLE of U0 : label is "FALSE";
  attribute AXISTEN_IF_RQ_ALIGNMENT_MODE : string;
  attribute AXISTEN_IF_RQ_ALIGNMENT_MODE of U0 : label is "FALSE";
  attribute AXISTEN_IF_RQ_PARITY_CHK : string;
  attribute AXISTEN_IF_RQ_PARITY_CHK of U0 : label is "FALSE";
  attribute AXISTEN_IF_WIDTH : string;
  attribute AXISTEN_IF_WIDTH of U0 : label is "2'b10";
  attribute BMD_PIO_MODE : string;
  attribute BMD_PIO_MODE of U0 : label is "FALSE";
  attribute CFG_CTL_IF : string;
  attribute CFG_CTL_IF of U0 : label is "TRUE";
  attribute CFG_EXT_IF : string;
  attribute CFG_EXT_IF of U0 : label is "TRUE";
  attribute CFG_FC_IF : string;
  attribute CFG_FC_IF of U0 : label is "TRUE";
  attribute CFG_MGMT_IF : string;
  attribute CFG_MGMT_IF of U0 : label is "TRUE";
  attribute CFG_STATUS_IF : string;
  attribute CFG_STATUS_IF of U0 : label is "TRUE";
  attribute CFG_TX_MSG_IF : string;
  attribute CFG_TX_MSG_IF of U0 : label is "TRUE";
  attribute COMPLETION_SPACE : string;
  attribute COMPLETION_SPACE of U0 : label is "16KB";
  attribute CORE_CLK_FREQ : integer;
  attribute CORE_CLK_FREQ of U0 : label is 2;
  attribute CRM_CORE_CLK_FREQ_500 : string;
  attribute CRM_CORE_CLK_FREQ_500 of U0 : label is "TRUE";
  attribute CRM_USER_CLK_FREQ : string;
  attribute CRM_USER_CLK_FREQ of U0 : label is "2'b10";
  attribute C_DATA_WIDTH : integer;
  attribute C_DATA_WIDTH of U0 : label is 256;
  attribute DBG_DESCRAMBLE_EN : string;
  attribute DBG_DESCRAMBLE_EN of U0 : label is "FALSE";
  attribute DEBUG_CFG_LOCAL_MGMT_REG_ACCESS_OVERRIDE : string;
  attribute DEBUG_CFG_LOCAL_MGMT_REG_ACCESS_OVERRIDE of U0 : label is "FALSE";
  attribute DEBUG_PL_DISABLE_EI_INFER_IN_L0 : string;
  attribute DEBUG_PL_DISABLE_EI_INFER_IN_L0 of U0 : label is "FALSE";
  attribute DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS : string;
  attribute DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS of U0 : label is "FALSE";
  attribute DEDICATE_PERST : string;
  attribute DEDICATE_PERST of U0 : label is "FALSE";
  attribute DEV_PORT_TYPE : integer;
  attribute DEV_PORT_TYPE of U0 : label is 0;
  attribute DIS_GT_WIZARD : string;
  attribute DIS_GT_WIZARD of U0 : label is "FALSE";
  attribute DNSTREAM_LINK_NUM : string;
  attribute DNSTREAM_LINK_NUM of U0 : label is "8'b00000000";
  attribute DowngradeIPIdentifiedWarnings of U0 : label is "yes";
  attribute ENABLE_AUTO_RXEQ : string;
  attribute ENABLE_AUTO_RXEQ of U0 : label is "FALSE";
  attribute ENABLE_GT_V1_5 : string;
  attribute ENABLE_GT_V1_5 of U0 : label is "FALSE";
  attribute ENABLE_IBERT : string;
  attribute ENABLE_IBERT of U0 : label is "FALSE";
  attribute ENABLE_JTAG_DBG : string;
  attribute ENABLE_JTAG_DBG of U0 : label is "FALSE";
  attribute ENABLE_LTSSM_DBG : string;
  attribute ENABLE_LTSSM_DBG of U0 : label is "FALSE";
  attribute EN_GT_SELECTION : string;
  attribute EN_GT_SELECTION of U0 : label is "FALSE";
  attribute EXT_CH_GT_DRP : string;
  attribute EXT_CH_GT_DRP of U0 : label is "FALSE";
  attribute EXT_PIPE_SIM : string;
  attribute EXT_PIPE_SIM of U0 : label is "FALSE";
  attribute EXT_STARTUP_PRIMITIVE : string;
  attribute EXT_STARTUP_PRIMITIVE of U0 : label is "FALSE";
  attribute EXT_XVC_VSEC_ENABLE : string;
  attribute EXT_XVC_VSEC_ENABLE of U0 : label is "FALSE";
  attribute FREE_RUN_FREQ : integer;
  attribute FREE_RUN_FREQ of U0 : label is 0;
  attribute GEN_VALID_AT_WATCHDOG_CNT : string;
  attribute GEN_VALID_AT_WATCHDOG_CNT of U0 : label is "20'b01000000000000000000";
  attribute GTWIZ_IN_CORE : integer;
  attribute GTWIZ_IN_CORE of U0 : label is 1;
  attribute GT_DRP_CLK_SRC : integer;
  attribute GT_DRP_CLK_SRC of U0 : label is 0;
  attribute GT_TX_PD : string;
  attribute GT_TX_PD of U0 : label is "FALSE";
  attribute INS_LOSS_PROFILE : string;
  attribute INS_LOSS_PROFILE of U0 : label is "Add-in_Card";
  attribute INTERFACE_SPEED : string;
  attribute INTERFACE_SPEED of U0 : label is "500MHZ";
  attribute KEEP_WIDTH : integer;
  attribute KEEP_WIDTH of U0 : label is 8;
  attribute LL_ACK_TIMEOUT : string;
  attribute LL_ACK_TIMEOUT of U0 : label is "9'b000000000";
  attribute LL_ACK_TIMEOUT_EN : string;
  attribute LL_ACK_TIMEOUT_EN of U0 : label is "FALSE";
  attribute LL_ACK_TIMEOUT_FUNC : integer;
  attribute LL_ACK_TIMEOUT_FUNC of U0 : label is 0;
  attribute LL_CPL_FC_UPDATE_TIMER : string;
  attribute LL_CPL_FC_UPDATE_TIMER of U0 : label is "16'b0000000000000000";
  attribute LL_CPL_FC_UPDATE_TIMER_OVERRIDE : string;
  attribute LL_CPL_FC_UPDATE_TIMER_OVERRIDE of U0 : label is "FALSE";
  attribute LL_FC_UPDATE_TIMER : string;
  attribute LL_FC_UPDATE_TIMER of U0 : label is "16'b0000000000000000";
  attribute LL_FC_UPDATE_TIMER_OVERRIDE : string;
  attribute LL_FC_UPDATE_TIMER_OVERRIDE of U0 : label is "FALSE";
  attribute LL_NP_FC_UPDATE_TIMER : string;
  attribute LL_NP_FC_UPDATE_TIMER of U0 : label is "16'b0000000000000000";
  attribute LL_NP_FC_UPDATE_TIMER_OVERRIDE : string;
  attribute LL_NP_FC_UPDATE_TIMER_OVERRIDE of U0 : label is "FALSE";
  attribute LL_P_FC_UPDATE_TIMER : string;
  attribute LL_P_FC_UPDATE_TIMER of U0 : label is "16'b0000000000000000";
  attribute LL_P_FC_UPDATE_TIMER_OVERRIDE : string;
  attribute LL_P_FC_UPDATE_TIMER_OVERRIDE of U0 : label is "FALSE";
  attribute LL_REPLAY_TIMEOUT : string;
  attribute LL_REPLAY_TIMEOUT of U0 : label is "9'b000000000";
  attribute LL_REPLAY_TIMEOUT_EN : string;
  attribute LL_REPLAY_TIMEOUT_EN of U0 : label is "FALSE";
  attribute LL_REPLAY_TIMEOUT_FUNC : integer;
  attribute LL_REPLAY_TIMEOUT_FUNC of U0 : label is 0;
  attribute LTR_TX_MESSAGE_MINIMUM_INTERVAL : string;
  attribute LTR_TX_MESSAGE_MINIMUM_INTERVAL of U0 : label is "10'b0011111010";
  attribute LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE : string;
  attribute LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE of U0 : label is "FALSE";
  attribute LTR_TX_MESSAGE_ON_LTR_ENABLE : string;
  attribute LTR_TX_MESSAGE_ON_LTR_ENABLE of U0 : label is "FALSE";
  attribute MAX_WATCHDOG_CNT : string;
  attribute MAX_WATCHDOG_CNT of U0 : label is "20'b01001111111111111111";
  attribute MCAP_CAP_NEXTPTR : string;
  attribute MCAP_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute MCAP_CONFIGURE_OVERRIDE : string;
  attribute MCAP_CONFIGURE_OVERRIDE of U0 : label is "FALSE";
  attribute MCAP_ENABLE : string;
  attribute MCAP_ENABLE of U0 : label is "FALSE";
  attribute MCAP_ENABLEMENT : string;
  attribute MCAP_ENABLEMENT of U0 : label is "NONE";
  attribute MCAP_EOS_DESIGN_SWITCH : string;
  attribute MCAP_EOS_DESIGN_SWITCH of U0 : label is "FALSE";
  attribute MCAP_FPGA_BITSTREAM_VERSION : string;
  attribute MCAP_FPGA_BITSTREAM_VERSION of U0 : label is "32'b00000000000000000000000000000000";
  attribute MCAP_GATE_IO_ENABLE_DESIGN_SWITCH : string;
  attribute MCAP_GATE_IO_ENABLE_DESIGN_SWITCH of U0 : label is "FALSE";
  attribute MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH : string;
  attribute MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH of U0 : label is "FALSE";
  attribute MCAP_INPUT_GATE_DESIGN_SWITCH : string;
  attribute MCAP_INPUT_GATE_DESIGN_SWITCH of U0 : label is "FALSE";
  attribute MCAP_INTERRUPT_ON_MCAP_EOS : string;
  attribute MCAP_INTERRUPT_ON_MCAP_EOS of U0 : label is "FALSE";
  attribute MCAP_INTERRUPT_ON_MCAP_ERROR : string;
  attribute MCAP_INTERRUPT_ON_MCAP_ERROR of U0 : label is "FALSE";
  attribute MCAP_VSEC_ID : string;
  attribute MCAP_VSEC_ID of U0 : label is "16'b0000000000000001";
  attribute MCAP_VSEC_LEN : string;
  attribute MCAP_VSEC_LEN of U0 : label is "12'b000000101100";
  attribute MCAP_VSEC_REV : string;
  attribute MCAP_VSEC_REV of U0 : label is "4'b0000";
  attribute MSIX_EN : string;
  attribute MSIX_EN of U0 : label is "TRUE";
  attribute MSI_EN : string;
  attribute MSI_EN of U0 : label is "FALSE";
  attribute MULT_PF_DES : string;
  attribute MULT_PF_DES of U0 : label is "TRUE";
  attribute NO_DECODE_LOGIC : string;
  attribute NO_DECODE_LOGIC of U0 : label is "FALSE";
  attribute PCIE3_DRP : string;
  attribute PCIE3_DRP of U0 : label is "FALSE";
  attribute PCIE_CHAN_BOND : integer;
  attribute PCIE_CHAN_BOND of U0 : label is 0;
  attribute PCIE_CHAN_BOND_EN : string;
  attribute PCIE_CHAN_BOND_EN of U0 : label is "FALSE";
  attribute PCIE_CONFIGURATION : string;
  attribute PCIE_CONFIGURATION of U0 : label is "FALSE";
  attribute PCIE_EXT_CLK : string;
  attribute PCIE_EXT_CLK of U0 : label is "FALSE";
  attribute PCIE_FAST_CONFIG : string;
  attribute PCIE_FAST_CONFIG of U0 : label is "NONE";
  attribute PCIE_GT_DEVICE : string;
  attribute PCIE_GT_DEVICE of U0 : label is "GTH";
  attribute PCIE_LINK_SPEED : integer;
  attribute PCIE_LINK_SPEED of U0 : label is 3;
  attribute PCIE_LPM_DFE : string;
  attribute PCIE_LPM_DFE of U0 : label is "LPM";
  attribute PCIE_TXBUF_EN : string;
  attribute PCIE_TXBUF_EN of U0 : label is "FALSE";
  attribute PCIE_USE_MODE : string;
  attribute PCIE_USE_MODE of U0 : label is "2.0";
  attribute PER_FUNC_STATUS_IF : string;
  attribute PER_FUNC_STATUS_IF of U0 : label is "TRUE";
  attribute PF0_AER_CAP_ECRC_CHECK_CAPABLE : string;
  attribute PF0_AER_CAP_ECRC_CHECK_CAPABLE of U0 : label is "FALSE";
  attribute PF0_AER_CAP_ECRC_GEN_CAPABLE : string;
  attribute PF0_AER_CAP_ECRC_GEN_CAPABLE of U0 : label is "FALSE";
  attribute PF0_AER_CAP_NEXTPTR : string;
  attribute PF0_AER_CAP_NEXTPTR of U0 : label is "12'b001100000000";
  attribute PF0_ARI_CAP_NEXTPTR : string;
  attribute PF0_ARI_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF0_ARI_CAP_NEXT_FUNC : string;
  attribute PF0_ARI_CAP_NEXT_FUNC of U0 : label is "8'b00000000";
  attribute PF0_ARI_CAP_VER : string;
  attribute PF0_ARI_CAP_VER of U0 : label is "4'b0001";
  attribute PF0_BAR0_APERTURE_SIZE : string;
  attribute PF0_BAR0_APERTURE_SIZE of U0 : label is "8'b00001101";
  attribute PF0_BAR0_CONTROL : string;
  attribute PF0_BAR0_CONTROL of U0 : label is "4'b0100";
  attribute PF0_BAR1_APERTURE_SIZE : string;
  attribute PF0_BAR1_APERTURE_SIZE of U0 : label is "8'b00001101";
  attribute PF0_BAR1_CONTROL : string;
  attribute PF0_BAR1_CONTROL of U0 : label is "4'b0100";
  attribute PF0_BAR2_APERTURE_SIZE : string;
  attribute PF0_BAR2_APERTURE_SIZE of U0 : label is "8'b00001101";
  attribute PF0_BAR2_CONTROL : string;
  attribute PF0_BAR2_CONTROL of U0 : label is "4'b0100";
  attribute PF0_BAR3_APERTURE_SIZE : string;
  attribute PF0_BAR3_APERTURE_SIZE of U0 : label is "8'b00000000";
  attribute PF0_BAR3_CONTROL : string;
  attribute PF0_BAR3_CONTROL of U0 : label is "4'b0000";
  attribute PF0_BAR4_APERTURE_SIZE : string;
  attribute PF0_BAR4_APERTURE_SIZE of U0 : label is "8'b00000000";
  attribute PF0_BAR4_CONTROL : string;
  attribute PF0_BAR4_CONTROL of U0 : label is "4'b0000";
  attribute PF0_BAR5_APERTURE_SIZE : string;
  attribute PF0_BAR5_APERTURE_SIZE of U0 : label is "8'b00000000";
  attribute PF0_BAR5_CONTROL : string;
  attribute PF0_BAR5_CONTROL of U0 : label is "4'b0000";
  attribute PF0_BIST_REGISTER : string;
  attribute PF0_BIST_REGISTER of U0 : label is "8'b00000000";
  attribute PF0_CAPABILITY_POINTER : string;
  attribute PF0_CAPABILITY_POINTER of U0 : label is "8'b10000000";
  attribute PF0_CLASS_CODE : string;
  attribute PF0_CLASS_CODE of U0 : label is "24'b000001111000000000000000";
  attribute PF0_DEVICE_ID : string;
  attribute PF0_DEVICE_ID of U0 : label is "16'b0111000000111000";
  attribute PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT : string;
  attribute PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT of U0 : label is "FALSE";
  attribute PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT : string;
  attribute PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT of U0 : label is "FALSE";
  attribute PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT : string;
  attribute PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT of U0 : label is "FALSE";
  attribute PF0_DEV_CAP2_ARI_FORWARD_ENABLE : string;
  attribute PF0_DEV_CAP2_ARI_FORWARD_ENABLE of U0 : label is "FALSE";
  attribute PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE : string;
  attribute PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE of U0 : label is "TRUE";
  attribute PF0_DEV_CAP2_LTR_SUPPORT : string;
  attribute PF0_DEV_CAP2_LTR_SUPPORT of U0 : label is "FALSE";
  attribute PF0_DEV_CAP2_OBFF_SUPPORT : string;
  attribute PF0_DEV_CAP2_OBFF_SUPPORT of U0 : label is "4'b0000";
  attribute PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT : string;
  attribute PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT of U0 : label is "FALSE";
  attribute PF0_DEV_CAP_ENDPOINT_L0S_LATENCY : integer;
  attribute PF0_DEV_CAP_ENDPOINT_L0S_LATENCY of U0 : label is 0;
  attribute PF0_DEV_CAP_ENDPOINT_L1_LATENCY : integer;
  attribute PF0_DEV_CAP_ENDPOINT_L1_LATENCY of U0 : label is 0;
  attribute PF0_DEV_CAP_EXT_TAG_SUPPORTED : string;
  attribute PF0_DEV_CAP_EXT_TAG_SUPPORTED of U0 : label is "FALSE";
  attribute PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE : string;
  attribute PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE of U0 : label is "FALSE";
  attribute PF0_DEV_CAP_MAX_PAYLOAD_SIZE : string;
  attribute PF0_DEV_CAP_MAX_PAYLOAD_SIZE of U0 : label is "4'b0011";
  attribute PF0_DPA_CAP_NEXTPTR : string;
  attribute PF0_DPA_CAP_NEXTPTR of U0 : label is "12'b001100000000";
  attribute PF0_DPA_CAP_SUB_STATE_CONTROL : string;
  attribute PF0_DPA_CAP_SUB_STATE_CONTROL of U0 : label is "5'b00000";
  attribute PF0_DPA_CAP_SUB_STATE_CONTROL_EN : string;
  attribute PF0_DPA_CAP_SUB_STATE_CONTROL_EN of U0 : label is "TRUE";
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 : string;
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 of U0 : label is "8'b00000000";
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 : string;
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 of U0 : label is "8'b00000000";
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 : string;
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 of U0 : label is "8'b00000000";
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 : string;
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 of U0 : label is "8'b00000000";
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 : string;
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 of U0 : label is "8'b00000000";
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 : string;
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 of U0 : label is "8'b00000000";
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 : string;
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 of U0 : label is "8'b00000000";
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 : string;
  attribute PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 of U0 : label is "8'b00000000";
  attribute PF0_DPA_CAP_VER : string;
  attribute PF0_DPA_CAP_VER of U0 : label is "4'b0001";
  attribute PF0_DSN_CAP_NEXTPTR : string;
  attribute PF0_DSN_CAP_NEXTPTR of U0 : label is "12'b001100000000";
  attribute PF0_EXPANSION_ROM_APERTURE_SIZE : string;
  attribute PF0_EXPANSION_ROM_APERTURE_SIZE of U0 : label is "8'b00000000";
  attribute PF0_EXPANSION_ROM_ENABLE : string;
  attribute PF0_EXPANSION_ROM_ENABLE of U0 : label is "FALSE";
  attribute PF0_INTERRUPT_LINE : string;
  attribute PF0_INTERRUPT_LINE of U0 : label is "8'b00000000";
  attribute PF0_INTERRUPT_PIN : string;
  attribute PF0_INTERRUPT_PIN of U0 : label is "4'b0000";
  attribute PF0_LINK_CAP_ASPM_SUPPORT : integer;
  attribute PF0_LINK_CAP_ASPM_SUPPORT of U0 : label is 0;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 : integer;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 of U0 : label is 7;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 : integer;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 of U0 : label is 7;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 : integer;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 of U0 : label is 7;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 : integer;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 of U0 : label is 7;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 : integer;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 of U0 : label is 7;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 : integer;
  attribute PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 of U0 : label is 7;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 : integer;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 of U0 : label is 7;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 : integer;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 of U0 : label is 7;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 : integer;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 of U0 : label is 7;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 : integer;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 of U0 : label is 7;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 : integer;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 of U0 : label is 7;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 : integer;
  attribute PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 of U0 : label is 7;
  attribute PF0_LINK_STATUS_SLOT_CLOCK_CONFIG : string;
  attribute PF0_LINK_STATUS_SLOT_CLOCK_CONFIG of U0 : label is "TRUE";
  attribute PF0_LTR_CAP_MAX_NOSNOOP_LAT : string;
  attribute PF0_LTR_CAP_MAX_NOSNOOP_LAT of U0 : label is "10'b0000000000";
  attribute PF0_LTR_CAP_MAX_SNOOP_LAT : string;
  attribute PF0_LTR_CAP_MAX_SNOOP_LAT of U0 : label is "10'b0000000000";
  attribute PF0_LTR_CAP_NEXTPTR : string;
  attribute PF0_LTR_CAP_NEXTPTR of U0 : label is "12'b001100000000";
  attribute PF0_LTR_CAP_VER : string;
  attribute PF0_LTR_CAP_VER of U0 : label is "4'b0001";
  attribute PF0_MSIX_CAP_NEXTPTR : string;
  attribute PF0_MSIX_CAP_NEXTPTR of U0 : label is "8'b11000000";
  attribute PF0_MSIX_CAP_PBA_BIR : integer;
  attribute PF0_MSIX_CAP_PBA_BIR of U0 : label is 1;
  attribute PF0_MSIX_CAP_PBA_OFFSET : integer;
  attribute PF0_MSIX_CAP_PBA_OFFSET of U0 : label is 1024;
  attribute PF0_MSIX_CAP_TABLE_BIR : integer;
  attribute PF0_MSIX_CAP_TABLE_BIR of U0 : label is 1;
  attribute PF0_MSIX_CAP_TABLE_OFFSET : integer;
  attribute PF0_MSIX_CAP_TABLE_OFFSET of U0 : label is 0;
  attribute PF0_MSIX_CAP_TABLE_SIZE : string;
  attribute PF0_MSIX_CAP_TABLE_SIZE of U0 : label is "12'b000000000111";
  attribute PF0_MSI_CAP_MULTIMSGCAP : integer;
  attribute PF0_MSI_CAP_MULTIMSGCAP of U0 : label is 0;
  attribute PF0_MSI_CAP_NEXTPTR : string;
  attribute PF0_MSI_CAP_NEXTPTR of U0 : label is "8'b00000000";
  attribute PF0_MSI_CAP_PERVECMASKCAP : string;
  attribute PF0_MSI_CAP_PERVECMASKCAP of U0 : label is "FALSE";
  attribute PF0_PB_CAP_DATA_REG_D0 : integer;
  attribute PF0_PB_CAP_DATA_REG_D0 of U0 : label is 0;
  attribute PF0_PB_CAP_DATA_REG_D0_SUSTAINED : integer;
  attribute PF0_PB_CAP_DATA_REG_D0_SUSTAINED of U0 : label is 0;
  attribute PF0_PB_CAP_DATA_REG_D1 : integer;
  attribute PF0_PB_CAP_DATA_REG_D1 of U0 : label is 0;
  attribute PF0_PB_CAP_DATA_REG_D3HOT : integer;
  attribute PF0_PB_CAP_DATA_REG_D3HOT of U0 : label is 0;
  attribute PF0_PB_CAP_NEXTPTR : string;
  attribute PF0_PB_CAP_NEXTPTR of U0 : label is "12'b001001110100";
  attribute PF0_PB_CAP_SYSTEM_ALLOCATED : string;
  attribute PF0_PB_CAP_SYSTEM_ALLOCATED of U0 : label is "FALSE";
  attribute PF0_PB_CAP_VER : string;
  attribute PF0_PB_CAP_VER of U0 : label is "4'b0001";
  attribute PF0_PM_CAP_ID : string;
  attribute PF0_PM_CAP_ID of U0 : label is "8'b00000001";
  attribute PF0_PM_CAP_NEXTPTR : string;
  attribute PF0_PM_CAP_NEXTPTR of U0 : label is "8'b10110000";
  attribute PF0_PM_CAP_PMESUPPORT_D0 : string;
  attribute PF0_PM_CAP_PMESUPPORT_D0 of U0 : label is "FALSE";
  attribute PF0_PM_CAP_PMESUPPORT_D1 : string;
  attribute PF0_PM_CAP_PMESUPPORT_D1 of U0 : label is "FALSE";
  attribute PF0_PM_CAP_PMESUPPORT_D3HOT : string;
  attribute PF0_PM_CAP_PMESUPPORT_D3HOT of U0 : label is "FALSE";
  attribute PF0_PM_CAP_SUPP_D1_STATE : string;
  attribute PF0_PM_CAP_SUPP_D1_STATE of U0 : label is "FALSE";
  attribute PF0_PM_CAP_VER_ID : string;
  attribute PF0_PM_CAP_VER_ID of U0 : label is "3'b011";
  attribute PF0_PM_CSR_NOSOFTRESET : string;
  attribute PF0_PM_CSR_NOSOFTRESET of U0 : label is "TRUE";
  attribute PF0_RBAR_CAP_ENABLE : string;
  attribute PF0_RBAR_CAP_ENABLE of U0 : label is "FALSE";
  attribute PF0_RBAR_CAP_NEXTPTR : string;
  attribute PF0_RBAR_CAP_NEXTPTR of U0 : label is "12'b001100000000";
  attribute PF0_RBAR_CAP_SIZE0 : string;
  attribute PF0_RBAR_CAP_SIZE0 of U0 : label is "20'b00000000000000000000";
  attribute PF0_RBAR_CAP_SIZE1 : string;
  attribute PF0_RBAR_CAP_SIZE1 of U0 : label is "20'b00000000000000000000";
  attribute PF0_RBAR_CAP_SIZE2 : string;
  attribute PF0_RBAR_CAP_SIZE2 of U0 : label is "20'b00000000000000000000";
  attribute PF0_RBAR_CAP_VER : string;
  attribute PF0_RBAR_CAP_VER of U0 : label is "4'b0001";
  attribute PF0_RBAR_CONTROL_INDEX0 : string;
  attribute PF0_RBAR_CONTROL_INDEX0 of U0 : label is "3'b000";
  attribute PF0_RBAR_CONTROL_INDEX1 : string;
  attribute PF0_RBAR_CONTROL_INDEX1 of U0 : label is "3'b000";
  attribute PF0_RBAR_CONTROL_INDEX2 : string;
  attribute PF0_RBAR_CONTROL_INDEX2 of U0 : label is "3'b000";
  attribute PF0_RBAR_CONTROL_SIZE0 : string;
  attribute PF0_RBAR_CONTROL_SIZE0 of U0 : label is "5'b00000";
  attribute PF0_RBAR_CONTROL_SIZE1 : string;
  attribute PF0_RBAR_CONTROL_SIZE1 of U0 : label is "5'b00000";
  attribute PF0_RBAR_CONTROL_SIZE2 : string;
  attribute PF0_RBAR_CONTROL_SIZE2 of U0 : label is "5'b00000";
  attribute PF0_RBAR_NUM : string;
  attribute PF0_RBAR_NUM of U0 : label is "3'b001";
  attribute PF0_REVISION_ID : string;
  attribute PF0_REVISION_ID of U0 : label is "8'b00000000";
  attribute PF0_SECONDARY_PCIE_CAP_NEXTPTR : string;
  attribute PF0_SECONDARY_PCIE_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF0_SRIOV_BAR0_APERTURE_SIZE : string;
  attribute PF0_SRIOV_BAR0_APERTURE_SIZE of U0 : label is "8'b00000000";
  attribute PF0_SRIOV_BAR0_CONTROL : string;
  attribute PF0_SRIOV_BAR0_CONTROL of U0 : label is "4'b0000";
  attribute PF0_SRIOV_BAR1_APERTURE_SIZE : string;
  attribute PF0_SRIOV_BAR1_APERTURE_SIZE of U0 : label is "8'b00000000";
  attribute PF0_SRIOV_BAR1_CONTROL : string;
  attribute PF0_SRIOV_BAR1_CONTROL of U0 : label is "4'b0000";
  attribute PF0_SRIOV_BAR2_APERTURE_SIZE : string;
  attribute PF0_SRIOV_BAR2_APERTURE_SIZE of U0 : label is "8'b00000000";
  attribute PF0_SRIOV_BAR2_CONTROL : string;
  attribute PF0_SRIOV_BAR2_CONTROL of U0 : label is "4'b0000";
  attribute PF0_SRIOV_BAR3_APERTURE_SIZE : string;
  attribute PF0_SRIOV_BAR3_APERTURE_SIZE of U0 : label is "8'b00000000";
  attribute PF0_SRIOV_BAR3_CONTROL : string;
  attribute PF0_SRIOV_BAR3_CONTROL of U0 : label is "4'b0000";
  attribute PF0_SRIOV_BAR4_APERTURE_SIZE : string;
  attribute PF0_SRIOV_BAR4_APERTURE_SIZE of U0 : label is "8'b00000000";
  attribute PF0_SRIOV_BAR4_CONTROL : string;
  attribute PF0_SRIOV_BAR4_CONTROL of U0 : label is "4'b0000";
  attribute PF0_SRIOV_BAR5_APERTURE_SIZE : string;
  attribute PF0_SRIOV_BAR5_APERTURE_SIZE of U0 : label is "8'b00000000";
  attribute PF0_SRIOV_BAR5_CONTROL : string;
  attribute PF0_SRIOV_BAR5_CONTROL of U0 : label is "4'b0000";
  attribute PF0_SRIOV_CAP_INITIAL_VF : string;
  attribute PF0_SRIOV_CAP_INITIAL_VF of U0 : label is "16'b0000000000000000";
  attribute PF0_SRIOV_CAP_NEXTPTR : string;
  attribute PF0_SRIOV_CAP_NEXTPTR of U0 : label is "12'b001100000000";
  attribute PF0_SRIOV_CAP_TOTAL_VF : string;
  attribute PF0_SRIOV_CAP_TOTAL_VF of U0 : label is "16'b0000000000000000";
  attribute PF0_SRIOV_CAP_VER : string;
  attribute PF0_SRIOV_CAP_VER of U0 : label is "4'b0000";
  attribute PF0_SRIOV_FIRST_VF_OFFSET : string;
  attribute PF0_SRIOV_FIRST_VF_OFFSET of U0 : label is "16'b0000000000000000";
  attribute PF0_SRIOV_FUNC_DEP_LINK : string;
  attribute PF0_SRIOV_FUNC_DEP_LINK of U0 : label is "16'b0000000000000000";
  attribute PF0_SRIOV_SUPPORTED_PAGE_SIZE : integer;
  attribute PF0_SRIOV_SUPPORTED_PAGE_SIZE of U0 : label is 1363;
  attribute PF0_SRIOV_VF_DEVICE_ID : string;
  attribute PF0_SRIOV_VF_DEVICE_ID of U0 : label is "16'b0000000000000000";
  attribute PF0_SUBSYSTEM_ID : string;
  attribute PF0_SUBSYSTEM_ID of U0 : label is "16'b0000000000111000";
  attribute PF0_SUBSYSTEM_VENDOR_ID : string;
  attribute PF0_SUBSYSTEM_VENDOR_ID of U0 : label is "16'b0001000011101110";
  attribute PF0_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute PF0_TPHR_CAP_DEV_SPECIFIC_MODE of U0 : label is "FALSE";
  attribute PF0_TPHR_CAP_ENABLE : string;
  attribute PF0_TPHR_CAP_ENABLE of U0 : label is "FALSE";
  attribute PF0_TPHR_CAP_INT_VEC_MODE : string;
  attribute PF0_TPHR_CAP_INT_VEC_MODE of U0 : label is "TRUE";
  attribute PF0_TPHR_CAP_NEXTPTR : string;
  attribute PF0_TPHR_CAP_NEXTPTR of U0 : label is "12'b001100000000";
  attribute PF0_TPHR_CAP_ST_MODE_SEL : string;
  attribute PF0_TPHR_CAP_ST_MODE_SEL of U0 : label is "4'b0010";
  attribute PF0_TPHR_CAP_ST_TABLE_LOC : string;
  attribute PF0_TPHR_CAP_ST_TABLE_LOC of U0 : label is "4'b0010";
  attribute PF0_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute PF0_TPHR_CAP_ST_TABLE_SIZE of U0 : label is "12'b000000000000";
  attribute PF0_TPHR_CAP_VER : string;
  attribute PF0_TPHR_CAP_VER of U0 : label is "4'b0001";
  attribute PF0_VC_CAP_ENABLE : string;
  attribute PF0_VC_CAP_ENABLE of U0 : label is "FALSE";
  attribute PF0_VC_CAP_NEXTPTR : string;
  attribute PF0_VC_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF0_VC_CAP_VER : string;
  attribute PF0_VC_CAP_VER of U0 : label is "4'b0001";
  attribute PF0_VENDOR_ID : string;
  attribute PF0_VENDOR_ID of U0 : label is "16'b0001000011101110";
  attribute PF1_AER_CAP_ECRC_CHECK_CAPABLE : string;
  attribute PF1_AER_CAP_ECRC_CHECK_CAPABLE of U0 : label is "FALSE";
  attribute PF1_AER_CAP_ECRC_GEN_CAPABLE : string;
  attribute PF1_AER_CAP_ECRC_GEN_CAPABLE of U0 : label is "FALSE";
  attribute PF1_AER_CAP_NEXTPTR : string;
  attribute PF1_AER_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF1_ARI_CAP_NEXTPTR : string;
  attribute PF1_ARI_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF1_ARI_CAP_NEXT_FUNC : string;
  attribute PF1_ARI_CAP_NEXT_FUNC of U0 : label is "8'b00000000";
  attribute PF1_BAR0_APERTURE_SIZE : string;
  attribute PF1_BAR0_APERTURE_SIZE of U0 : label is "8'b00000000";
  attribute PF1_BAR0_CONTROL : string;
  attribute PF1_BAR0_CONTROL of U0 : label is "4'b0000";
  attribute PF1_BAR1_APERTURE_SIZE : string;
  attribute PF1_BAR1_APERTURE_SIZE of U0 : label is "8'b00000000";
  attribute PF1_BAR1_CONTROL : string;
  attribute PF1_BAR1_CONTROL of U0 : label is "4'b0000";
  attribute PF1_BAR2_APERTURE_SIZE : string;
  attribute PF1_BAR2_APERTURE_SIZE of U0 : label is "8'b00000000";
  attribute PF1_BAR2_CONTROL : string;
  attribute PF1_BAR2_CONTROL of U0 : label is "4'b0000";
  attribute PF1_BAR3_APERTURE_SIZE : string;
  attribute PF1_BAR3_APERTURE_SIZE of U0 : label is "8'b00000000";
  attribute PF1_BAR3_CONTROL : string;
  attribute PF1_BAR3_CONTROL of U0 : label is "4'b0000";
  attribute PF1_BAR4_APERTURE_SIZE : string;
  attribute PF1_BAR4_APERTURE_SIZE of U0 : label is "8'b00000000";
  attribute PF1_BAR4_CONTROL : string;
  attribute PF1_BAR4_CONTROL of U0 : label is "4'b0000";
  attribute PF1_BAR5_APERTURE_SIZE : string;
  attribute PF1_BAR5_APERTURE_SIZE of U0 : label is "8'b00000000";
  attribute PF1_BAR5_CONTROL : string;
  attribute PF1_BAR5_CONTROL of U0 : label is "4'b0000";
  attribute PF1_BIST_REGISTER : string;
  attribute PF1_BIST_REGISTER of U0 : label is "8'b00000000";
  attribute PF1_CAPABILITY_POINTER : string;
  attribute PF1_CAPABILITY_POINTER of U0 : label is "8'b10000000";
  attribute PF1_CLASS_CODE : string;
  attribute PF1_CLASS_CODE of U0 : label is "24'b000001011000000000000000";
  attribute PF1_DEVICE_ID : string;
  attribute PF1_DEVICE_ID of U0 : label is "16'b1000000000010001";
  attribute PF1_DEV_CAP_MAX_PAYLOAD_SIZE : string;
  attribute PF1_DEV_CAP_MAX_PAYLOAD_SIZE of U0 : label is "4'b0010";
  attribute PF1_DPA_CAP_NEXTPTR : string;
  attribute PF1_DPA_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF1_DPA_CAP_SUB_STATE_CONTROL : string;
  attribute PF1_DPA_CAP_SUB_STATE_CONTROL of U0 : label is "5'b00000";
  attribute PF1_DPA_CAP_SUB_STATE_CONTROL_EN : string;
  attribute PF1_DPA_CAP_SUB_STATE_CONTROL_EN of U0 : label is "TRUE";
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 : string;
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 of U0 : label is "8'b00000000";
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 : string;
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 of U0 : label is "8'b00000000";
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 : string;
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 of U0 : label is "8'b00000000";
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 : string;
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 of U0 : label is "8'b00000000";
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 : string;
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 of U0 : label is "8'b00000000";
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 : string;
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 of U0 : label is "8'b00000000";
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 : string;
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 of U0 : label is "8'b00000000";
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 : string;
  attribute PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 of U0 : label is "8'b00000000";
  attribute PF1_DPA_CAP_VER : string;
  attribute PF1_DPA_CAP_VER of U0 : label is "4'b0001";
  attribute PF1_DSN_CAP_NEXTPTR : string;
  attribute PF1_DSN_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF1_EXPANSION_ROM_APERTURE_SIZE : string;
  attribute PF1_EXPANSION_ROM_APERTURE_SIZE of U0 : label is "8'b00000000";
  attribute PF1_EXPANSION_ROM_ENABLE : string;
  attribute PF1_EXPANSION_ROM_ENABLE of U0 : label is "FALSE";
  attribute PF1_INTERRUPT_LINE : string;
  attribute PF1_INTERRUPT_LINE of U0 : label is "8'b00000000";
  attribute PF1_INTERRUPT_PIN : string;
  attribute PF1_INTERRUPT_PIN of U0 : label is "4'b0000";
  attribute PF1_MSIX_CAP_NEXTPTR : string;
  attribute PF1_MSIX_CAP_NEXTPTR of U0 : label is "8'b00000000";
  attribute PF1_MSIX_CAP_PBA_BIR : integer;
  attribute PF1_MSIX_CAP_PBA_BIR of U0 : label is 0;
  attribute PF1_MSIX_CAP_PBA_OFFSET : integer;
  attribute PF1_MSIX_CAP_PBA_OFFSET of U0 : label is 0;
  attribute PF1_MSIX_CAP_TABLE_BIR : integer;
  attribute PF1_MSIX_CAP_TABLE_BIR of U0 : label is 0;
  attribute PF1_MSIX_CAP_TABLE_OFFSET : integer;
  attribute PF1_MSIX_CAP_TABLE_OFFSET of U0 : label is 0;
  attribute PF1_MSIX_CAP_TABLE_SIZE : string;
  attribute PF1_MSIX_CAP_TABLE_SIZE of U0 : label is "12'b000000000000";
  attribute PF1_MSI_CAP_MULTIMSGCAP : integer;
  attribute PF1_MSI_CAP_MULTIMSGCAP of U0 : label is 0;
  attribute PF1_MSI_CAP_NEXTPTR : string;
  attribute PF1_MSI_CAP_NEXTPTR of U0 : label is "8'b00000000";
  attribute PF1_MSI_CAP_PERVECMASKCAP : string;
  attribute PF1_MSI_CAP_PERVECMASKCAP of U0 : label is "FALSE";
  attribute PF1_PB_CAP_DATA_REG_D0 : integer;
  attribute PF1_PB_CAP_DATA_REG_D0 of U0 : label is 0;
  attribute PF1_PB_CAP_DATA_REG_D0_SUSTAINED : integer;
  attribute PF1_PB_CAP_DATA_REG_D0_SUSTAINED of U0 : label is 0;
  attribute PF1_PB_CAP_DATA_REG_D1 : integer;
  attribute PF1_PB_CAP_DATA_REG_D1 of U0 : label is 0;
  attribute PF1_PB_CAP_DATA_REG_D3HOT : integer;
  attribute PF1_PB_CAP_DATA_REG_D3HOT of U0 : label is 0;
  attribute PF1_PB_CAP_NEXTPTR : string;
  attribute PF1_PB_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF1_PB_CAP_SYSTEM_ALLOCATED : string;
  attribute PF1_PB_CAP_SYSTEM_ALLOCATED of U0 : label is "FALSE";
  attribute PF1_PB_CAP_VER : string;
  attribute PF1_PB_CAP_VER of U0 : label is "4'b0001";
  attribute PF1_PM_CAP_ID : string;
  attribute PF1_PM_CAP_ID of U0 : label is "8'b00000001";
  attribute PF1_PM_CAP_NEXTPTR : string;
  attribute PF1_PM_CAP_NEXTPTR of U0 : label is "8'b00000000";
  attribute PF1_PM_CAP_VER_ID : string;
  attribute PF1_PM_CAP_VER_ID of U0 : label is "3'b011";
  attribute PF1_RBAR_CAP_ENABLE : string;
  attribute PF1_RBAR_CAP_ENABLE of U0 : label is "FALSE";
  attribute PF1_RBAR_CAP_NEXTPTR : string;
  attribute PF1_RBAR_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF1_RBAR_CAP_SIZE0 : string;
  attribute PF1_RBAR_CAP_SIZE0 of U0 : label is "20'b00000000000000000000";
  attribute PF1_RBAR_CAP_SIZE1 : string;
  attribute PF1_RBAR_CAP_SIZE1 of U0 : label is "20'b00000000000000000000";
  attribute PF1_RBAR_CAP_SIZE2 : string;
  attribute PF1_RBAR_CAP_SIZE2 of U0 : label is "20'b00000000000000000000";
  attribute PF1_RBAR_CAP_VER : string;
  attribute PF1_RBAR_CAP_VER of U0 : label is "4'b0001";
  attribute PF1_RBAR_CONTROL_INDEX0 : string;
  attribute PF1_RBAR_CONTROL_INDEX0 of U0 : label is "3'b000";
  attribute PF1_RBAR_CONTROL_INDEX1 : string;
  attribute PF1_RBAR_CONTROL_INDEX1 of U0 : label is "3'b000";
  attribute PF1_RBAR_CONTROL_INDEX2 : string;
  attribute PF1_RBAR_CONTROL_INDEX2 of U0 : label is "3'b000";
  attribute PF1_RBAR_CONTROL_SIZE0 : string;
  attribute PF1_RBAR_CONTROL_SIZE0 of U0 : label is "5'b00000";
  attribute PF1_RBAR_CONTROL_SIZE1 : string;
  attribute PF1_RBAR_CONTROL_SIZE1 of U0 : label is "5'b00000";
  attribute PF1_RBAR_CONTROL_SIZE2 : string;
  attribute PF1_RBAR_CONTROL_SIZE2 of U0 : label is "5'b00000";
  attribute PF1_RBAR_NUM : string;
  attribute PF1_RBAR_NUM of U0 : label is "3'b001";
  attribute PF1_REVISION_ID : string;
  attribute PF1_REVISION_ID of U0 : label is "8'b00000000";
  attribute PF1_SRIOV_BAR0_APERTURE_SIZE : string;
  attribute PF1_SRIOV_BAR0_APERTURE_SIZE of U0 : label is "8'b00000000";
  attribute PF1_SRIOV_BAR0_CONTROL : string;
  attribute PF1_SRIOV_BAR0_CONTROL of U0 : label is "4'b0000";
  attribute PF1_SRIOV_BAR1_APERTURE_SIZE : string;
  attribute PF1_SRIOV_BAR1_APERTURE_SIZE of U0 : label is "8'b00000000";
  attribute PF1_SRIOV_BAR1_CONTROL : string;
  attribute PF1_SRIOV_BAR1_CONTROL of U0 : label is "4'b0000";
  attribute PF1_SRIOV_BAR2_APERTURE_SIZE : string;
  attribute PF1_SRIOV_BAR2_APERTURE_SIZE of U0 : label is "8'b00000000";
  attribute PF1_SRIOV_BAR2_CONTROL : string;
  attribute PF1_SRIOV_BAR2_CONTROL of U0 : label is "4'b0000";
  attribute PF1_SRIOV_BAR3_APERTURE_SIZE : string;
  attribute PF1_SRIOV_BAR3_APERTURE_SIZE of U0 : label is "8'b00000000";
  attribute PF1_SRIOV_BAR3_CONTROL : string;
  attribute PF1_SRIOV_BAR3_CONTROL of U0 : label is "4'b0000";
  attribute PF1_SRIOV_BAR4_APERTURE_SIZE : string;
  attribute PF1_SRIOV_BAR4_APERTURE_SIZE of U0 : label is "8'b00000000";
  attribute PF1_SRIOV_BAR4_CONTROL : string;
  attribute PF1_SRIOV_BAR4_CONTROL of U0 : label is "4'b0000";
  attribute PF1_SRIOV_BAR5_APERTURE_SIZE : string;
  attribute PF1_SRIOV_BAR5_APERTURE_SIZE of U0 : label is "8'b00000000";
  attribute PF1_SRIOV_BAR5_CONTROL : string;
  attribute PF1_SRIOV_BAR5_CONTROL of U0 : label is "4'b0000";
  attribute PF1_SRIOV_CAP_INITIAL_VF : string;
  attribute PF1_SRIOV_CAP_INITIAL_VF of U0 : label is "16'b0000000000000000";
  attribute PF1_SRIOV_CAP_NEXTPTR : string;
  attribute PF1_SRIOV_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF1_SRIOV_CAP_TOTAL_VF : string;
  attribute PF1_SRIOV_CAP_TOTAL_VF of U0 : label is "16'b0000000000000000";
  attribute PF1_SRIOV_CAP_VER : string;
  attribute PF1_SRIOV_CAP_VER of U0 : label is "4'b0000";
  attribute PF1_SRIOV_FIRST_VF_OFFSET : string;
  attribute PF1_SRIOV_FIRST_VF_OFFSET of U0 : label is "16'b0000000000000000";
  attribute PF1_SRIOV_FUNC_DEP_LINK : string;
  attribute PF1_SRIOV_FUNC_DEP_LINK of U0 : label is "16'b0000000000000001";
  attribute PF1_SRIOV_SUPPORTED_PAGE_SIZE : integer;
  attribute PF1_SRIOV_SUPPORTED_PAGE_SIZE of U0 : label is 1363;
  attribute PF1_SRIOV_VF_DEVICE_ID : string;
  attribute PF1_SRIOV_VF_DEVICE_ID of U0 : label is "16'b0000000000000000";
  attribute PF1_SUBSYSTEM_ID : string;
  attribute PF1_SUBSYSTEM_ID of U0 : label is "16'b0000000000000111";
  attribute PF1_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute PF1_TPHR_CAP_DEV_SPECIFIC_MODE of U0 : label is "TRUE";
  attribute PF1_TPHR_CAP_ENABLE : string;
  attribute PF1_TPHR_CAP_ENABLE of U0 : label is "FALSE";
  attribute PF1_TPHR_CAP_INT_VEC_MODE : string;
  attribute PF1_TPHR_CAP_INT_VEC_MODE of U0 : label is "FALSE";
  attribute PF1_TPHR_CAP_NEXTPTR : string;
  attribute PF1_TPHR_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF1_TPHR_CAP_ST_MODE_SEL : string;
  attribute PF1_TPHR_CAP_ST_MODE_SEL of U0 : label is "4'b0000";
  attribute PF1_TPHR_CAP_ST_TABLE_LOC : string;
  attribute PF1_TPHR_CAP_ST_TABLE_LOC of U0 : label is "4'b0000";
  attribute PF1_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute PF1_TPHR_CAP_ST_TABLE_SIZE of U0 : label is "12'b000000000000";
  attribute PF1_TPHR_CAP_VER : string;
  attribute PF1_TPHR_CAP_VER of U0 : label is "4'b0001";
  attribute PF2_AER_CAP_ECRC_CHECK_CAPABLE : string;
  attribute PF2_AER_CAP_ECRC_CHECK_CAPABLE of U0 : label is "FALSE";
  attribute PF2_AER_CAP_ECRC_GEN_CAPABLE : string;
  attribute PF2_AER_CAP_ECRC_GEN_CAPABLE of U0 : label is "FALSE";
  attribute PF2_AER_CAP_NEXTPTR : string;
  attribute PF2_AER_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF2_ARI_CAP_NEXTPTR : string;
  attribute PF2_ARI_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF2_ARI_CAP_NEXT_FUNC : string;
  attribute PF2_ARI_CAP_NEXT_FUNC of U0 : label is "8'b00000000";
  attribute PF2_BAR0_APERTURE_SIZE : string;
  attribute PF2_BAR0_APERTURE_SIZE of U0 : label is "6'b000011";
  attribute PF2_BAR0_CONTROL : string;
  attribute PF2_BAR0_CONTROL of U0 : label is "3'b100";
  attribute PF2_BAR1_APERTURE_SIZE : string;
  attribute PF2_BAR1_APERTURE_SIZE of U0 : label is "6'b000000";
  attribute PF2_BAR1_CONTROL : string;
  attribute PF2_BAR1_CONTROL of U0 : label is "3'b000";
  attribute PF2_BAR2_APERTURE_SIZE : string;
  attribute PF2_BAR2_APERTURE_SIZE of U0 : label is "5'b00011";
  attribute PF2_BAR2_CONTROL : string;
  attribute PF2_BAR2_CONTROL of U0 : label is "3'b100";
  attribute PF2_BAR3_APERTURE_SIZE : string;
  attribute PF2_BAR3_APERTURE_SIZE of U0 : label is "5'b00011";
  attribute PF2_BAR3_CONTROL : string;
  attribute PF2_BAR3_CONTROL of U0 : label is "3'b000";
  attribute PF2_BAR4_APERTURE_SIZE : string;
  attribute PF2_BAR4_APERTURE_SIZE of U0 : label is "5'b00011";
  attribute PF2_BAR4_CONTROL : string;
  attribute PF2_BAR4_CONTROL of U0 : label is "3'b100";
  attribute PF2_BAR5_APERTURE_SIZE : string;
  attribute PF2_BAR5_APERTURE_SIZE of U0 : label is "5'b00011";
  attribute PF2_BAR5_CONTROL : string;
  attribute PF2_BAR5_CONTROL of U0 : label is "3'b000";
  attribute PF2_BIST_REGISTER : string;
  attribute PF2_BIST_REGISTER of U0 : label is "8'b00000000";
  attribute PF2_CAPABILITY_POINTER : string;
  attribute PF2_CAPABILITY_POINTER of U0 : label is "8'b01010000";
  attribute PF2_CLASS_CODE : string;
  attribute PF2_CLASS_CODE of U0 : label is "24'b000000000000000000000000";
  attribute PF2_DEVICE_ID : string;
  attribute PF2_DEVICE_ID of U0 : label is "16'b0000000000000000";
  attribute PF2_DEV_CAP_MAX_PAYLOAD_SIZE : string;
  attribute PF2_DEV_CAP_MAX_PAYLOAD_SIZE of U0 : label is "3'b011";
  attribute PF2_DPA_CAP_NEXTPTR : string;
  attribute PF2_DPA_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF2_DPA_CAP_SUB_STATE_CONTROL : string;
  attribute PF2_DPA_CAP_SUB_STATE_CONTROL of U0 : label is "5'b00000";
  attribute PF2_DPA_CAP_SUB_STATE_CONTROL_EN : string;
  attribute PF2_DPA_CAP_SUB_STATE_CONTROL_EN of U0 : label is "TRUE";
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 : string;
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 of U0 : label is "8'b00000000";
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 : string;
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 of U0 : label is "8'b00000000";
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 : string;
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 of U0 : label is "8'b00000000";
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 : string;
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 of U0 : label is "8'b00000000";
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 : string;
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 of U0 : label is "8'b00000000";
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 : string;
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 of U0 : label is "8'b00000000";
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 : string;
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 of U0 : label is "8'b00000000";
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 : string;
  attribute PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 of U0 : label is "8'b00000000";
  attribute PF2_DPA_CAP_VER : string;
  attribute PF2_DPA_CAP_VER of U0 : label is "4'b0001";
  attribute PF2_DSN_CAP_NEXTPTR : string;
  attribute PF2_DSN_CAP_NEXTPTR of U0 : label is "12'b000100001100";
  attribute PF2_EXPANSION_ROM_APERTURE_SIZE : string;
  attribute PF2_EXPANSION_ROM_APERTURE_SIZE of U0 : label is "5'b00011";
  attribute PF2_EXPANSION_ROM_ENABLE : string;
  attribute PF2_EXPANSION_ROM_ENABLE of U0 : label is "FALSE";
  attribute PF2_INTERRUPT_LINE : string;
  attribute PF2_INTERRUPT_LINE of U0 : label is "8'b00000000";
  attribute PF2_INTERRUPT_PIN : string;
  attribute PF2_INTERRUPT_PIN of U0 : label is "3'b001";
  attribute PF2_MSIX_CAP_NEXTPTR : string;
  attribute PF2_MSIX_CAP_NEXTPTR of U0 : label is "8'b00000000";
  attribute PF2_MSIX_CAP_PBA_BIR : integer;
  attribute PF2_MSIX_CAP_PBA_BIR of U0 : label is 0;
  attribute PF2_MSIX_CAP_PBA_OFFSET : string;
  attribute PF2_MSIX_CAP_PBA_OFFSET of U0 : label is "29'b00000000000000000000001010000";
  attribute PF2_MSIX_CAP_TABLE_BIR : integer;
  attribute PF2_MSIX_CAP_TABLE_BIR of U0 : label is 0;
  attribute PF2_MSIX_CAP_TABLE_OFFSET : string;
  attribute PF2_MSIX_CAP_TABLE_OFFSET of U0 : label is "29'b00000000000000000000001000000";
  attribute PF2_MSIX_CAP_TABLE_SIZE : string;
  attribute PF2_MSIX_CAP_TABLE_SIZE of U0 : label is "11'b00000000000";
  attribute PF2_MSI_CAP_MULTIMSGCAP : integer;
  attribute PF2_MSI_CAP_MULTIMSGCAP of U0 : label is 0;
  attribute PF2_MSI_CAP_NEXTPTR : string;
  attribute PF2_MSI_CAP_NEXTPTR of U0 : label is "8'b00000000";
  attribute PF2_MSI_CAP_PERVECMASKCAP : string;
  attribute PF2_MSI_CAP_PERVECMASKCAP of U0 : label is "FALSE";
  attribute PF2_PB_CAP_DATA_REG_D0 : integer;
  attribute PF2_PB_CAP_DATA_REG_D0 of U0 : label is 0;
  attribute PF2_PB_CAP_DATA_REG_D0_SUSTAINED : integer;
  attribute PF2_PB_CAP_DATA_REG_D0_SUSTAINED of U0 : label is 0;
  attribute PF2_PB_CAP_DATA_REG_D1 : integer;
  attribute PF2_PB_CAP_DATA_REG_D1 of U0 : label is 0;
  attribute PF2_PB_CAP_DATA_REG_D3HOT : integer;
  attribute PF2_PB_CAP_DATA_REG_D3HOT of U0 : label is 0;
  attribute PF2_PB_CAP_NEXTPTR : string;
  attribute PF2_PB_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF2_PB_CAP_SYSTEM_ALLOCATED : string;
  attribute PF2_PB_CAP_SYSTEM_ALLOCATED of U0 : label is "FALSE";
  attribute PF2_PB_CAP_VER : string;
  attribute PF2_PB_CAP_VER of U0 : label is "4'b0001";
  attribute PF2_PM_CAP_ID : string;
  attribute PF2_PM_CAP_ID of U0 : label is "8'b00000001";
  attribute PF2_PM_CAP_NEXTPTR : string;
  attribute PF2_PM_CAP_NEXTPTR of U0 : label is "8'b00000000";
  attribute PF2_PM_CAP_VER_ID : string;
  attribute PF2_PM_CAP_VER_ID of U0 : label is "3'b011";
  attribute PF2_RBAR_CAP_ENABLE : string;
  attribute PF2_RBAR_CAP_ENABLE of U0 : label is "FALSE";
  attribute PF2_RBAR_CAP_NEXTPTR : string;
  attribute PF2_RBAR_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF2_RBAR_CAP_SIZE0 : string;
  attribute PF2_RBAR_CAP_SIZE0 of U0 : label is "20'b00000000000000000000";
  attribute PF2_RBAR_CAP_SIZE1 : string;
  attribute PF2_RBAR_CAP_SIZE1 of U0 : label is "20'b00000000000000000000";
  attribute PF2_RBAR_CAP_SIZE2 : string;
  attribute PF2_RBAR_CAP_SIZE2 of U0 : label is "20'b00000000000000000000";
  attribute PF2_RBAR_CAP_VER : string;
  attribute PF2_RBAR_CAP_VER of U0 : label is "4'b0001";
  attribute PF2_RBAR_CONTROL_INDEX0 : string;
  attribute PF2_RBAR_CONTROL_INDEX0 of U0 : label is "3'b000";
  attribute PF2_RBAR_CONTROL_INDEX1 : string;
  attribute PF2_RBAR_CONTROL_INDEX1 of U0 : label is "3'b000";
  attribute PF2_RBAR_CONTROL_INDEX2 : string;
  attribute PF2_RBAR_CONTROL_INDEX2 of U0 : label is "3'b000";
  attribute PF2_RBAR_CONTROL_SIZE0 : string;
  attribute PF2_RBAR_CONTROL_SIZE0 of U0 : label is "5'b00000";
  attribute PF2_RBAR_CONTROL_SIZE1 : string;
  attribute PF2_RBAR_CONTROL_SIZE1 of U0 : label is "5'b00000";
  attribute PF2_RBAR_CONTROL_SIZE2 : string;
  attribute PF2_RBAR_CONTROL_SIZE2 of U0 : label is "5'b00000";
  attribute PF2_RBAR_NUM : string;
  attribute PF2_RBAR_NUM of U0 : label is "3'b001";
  attribute PF2_REVISION_ID : string;
  attribute PF2_REVISION_ID of U0 : label is "8'b00000000";
  attribute PF2_SRIOV_BAR0_APERTURE_SIZE : string;
  attribute PF2_SRIOV_BAR0_APERTURE_SIZE of U0 : label is "5'b00011";
  attribute PF2_SRIOV_BAR0_CONTROL : string;
  attribute PF2_SRIOV_BAR0_CONTROL of U0 : label is "3'b100";
  attribute PF2_SRIOV_BAR1_APERTURE_SIZE : string;
  attribute PF2_SRIOV_BAR1_APERTURE_SIZE of U0 : label is "5'b00000";
  attribute PF2_SRIOV_BAR1_CONTROL : string;
  attribute PF2_SRIOV_BAR1_CONTROL of U0 : label is "3'b000";
  attribute PF2_SRIOV_BAR2_APERTURE_SIZE : string;
  attribute PF2_SRIOV_BAR2_APERTURE_SIZE of U0 : label is "5'b00011";
  attribute PF2_SRIOV_BAR2_CONTROL : string;
  attribute PF2_SRIOV_BAR2_CONTROL of U0 : label is "3'b100";
  attribute PF2_SRIOV_BAR3_APERTURE_SIZE : string;
  attribute PF2_SRIOV_BAR3_APERTURE_SIZE of U0 : label is "5'b00011";
  attribute PF2_SRIOV_BAR3_CONTROL : string;
  attribute PF2_SRIOV_BAR3_CONTROL of U0 : label is "3'b000";
  attribute PF2_SRIOV_BAR4_APERTURE_SIZE : string;
  attribute PF2_SRIOV_BAR4_APERTURE_SIZE of U0 : label is "5'b00011";
  attribute PF2_SRIOV_BAR4_CONTROL : string;
  attribute PF2_SRIOV_BAR4_CONTROL of U0 : label is "3'b100";
  attribute PF2_SRIOV_BAR5_APERTURE_SIZE : string;
  attribute PF2_SRIOV_BAR5_APERTURE_SIZE of U0 : label is "5'b00011";
  attribute PF2_SRIOV_BAR5_CONTROL : string;
  attribute PF2_SRIOV_BAR5_CONTROL of U0 : label is "3'b000";
  attribute PF2_SRIOV_CAP_INITIAL_VF : string;
  attribute PF2_SRIOV_CAP_INITIAL_VF of U0 : label is "16'b0000000000000000";
  attribute PF2_SRIOV_CAP_NEXTPTR : string;
  attribute PF2_SRIOV_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF2_SRIOV_CAP_TOTAL_VF : string;
  attribute PF2_SRIOV_CAP_TOTAL_VF of U0 : label is "16'b0000000000000000";
  attribute PF2_SRIOV_CAP_VER : string;
  attribute PF2_SRIOV_CAP_VER of U0 : label is "4'b0001";
  attribute PF2_SRIOV_FIRST_VF_OFFSET : string;
  attribute PF2_SRIOV_FIRST_VF_OFFSET of U0 : label is "16'b0000000000000000";
  attribute PF2_SRIOV_FUNC_DEP_LINK : string;
  attribute PF2_SRIOV_FUNC_DEP_LINK of U0 : label is "16'b0000000000000000";
  attribute PF2_SRIOV_SUPPORTED_PAGE_SIZE : integer;
  attribute PF2_SRIOV_SUPPORTED_PAGE_SIZE of U0 : label is 0;
  attribute PF2_SRIOV_VF_DEVICE_ID : string;
  attribute PF2_SRIOV_VF_DEVICE_ID of U0 : label is "16'b0000000000000000";
  attribute PF2_SUBSYSTEM_ID : string;
  attribute PF2_SUBSYSTEM_ID of U0 : label is "16'b0000000000000000";
  attribute PF2_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute PF2_TPHR_CAP_DEV_SPECIFIC_MODE of U0 : label is "TRUE";
  attribute PF2_TPHR_CAP_ENABLE : string;
  attribute PF2_TPHR_CAP_ENABLE of U0 : label is "FALSE";
  attribute PF2_TPHR_CAP_INT_VEC_MODE : string;
  attribute PF2_TPHR_CAP_INT_VEC_MODE of U0 : label is "TRUE";
  attribute PF2_TPHR_CAP_NEXTPTR : string;
  attribute PF2_TPHR_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF2_TPHR_CAP_ST_MODE_SEL : string;
  attribute PF2_TPHR_CAP_ST_MODE_SEL of U0 : label is "3'b000";
  attribute PF2_TPHR_CAP_ST_TABLE_LOC : string;
  attribute PF2_TPHR_CAP_ST_TABLE_LOC of U0 : label is "2'b00";
  attribute PF2_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute PF2_TPHR_CAP_ST_TABLE_SIZE of U0 : label is "11'b00000000000";
  attribute PF2_TPHR_CAP_VER : string;
  attribute PF2_TPHR_CAP_VER of U0 : label is "4'b0001";
  attribute PF3_AER_CAP_ECRC_CHECK_CAPABLE : string;
  attribute PF3_AER_CAP_ECRC_CHECK_CAPABLE of U0 : label is "FALSE";
  attribute PF3_AER_CAP_ECRC_GEN_CAPABLE : string;
  attribute PF3_AER_CAP_ECRC_GEN_CAPABLE of U0 : label is "FALSE";
  attribute PF3_AER_CAP_NEXTPTR : string;
  attribute PF3_AER_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF3_ARI_CAP_NEXTPTR : string;
  attribute PF3_ARI_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF3_ARI_CAP_NEXT_FUNC : string;
  attribute PF3_ARI_CAP_NEXT_FUNC of U0 : label is "8'b00000000";
  attribute PF3_BAR0_APERTURE_SIZE : string;
  attribute PF3_BAR0_APERTURE_SIZE of U0 : label is "6'b000011";
  attribute PF3_BAR0_CONTROL : string;
  attribute PF3_BAR0_CONTROL of U0 : label is "3'b100";
  attribute PF3_BAR1_APERTURE_SIZE : string;
  attribute PF3_BAR1_APERTURE_SIZE of U0 : label is "6'b000000";
  attribute PF3_BAR1_CONTROL : string;
  attribute PF3_BAR1_CONTROL of U0 : label is "3'b000";
  attribute PF3_BAR2_APERTURE_SIZE : string;
  attribute PF3_BAR2_APERTURE_SIZE of U0 : label is "5'b00011";
  attribute PF3_BAR2_CONTROL : string;
  attribute PF3_BAR2_CONTROL of U0 : label is "3'b100";
  attribute PF3_BAR3_APERTURE_SIZE : string;
  attribute PF3_BAR3_APERTURE_SIZE of U0 : label is "5'b00011";
  attribute PF3_BAR3_CONTROL : string;
  attribute PF3_BAR3_CONTROL of U0 : label is "3'b000";
  attribute PF3_BAR4_APERTURE_SIZE : string;
  attribute PF3_BAR4_APERTURE_SIZE of U0 : label is "5'b00011";
  attribute PF3_BAR4_CONTROL : string;
  attribute PF3_BAR4_CONTROL of U0 : label is "3'b100";
  attribute PF3_BAR5_APERTURE_SIZE : string;
  attribute PF3_BAR5_APERTURE_SIZE of U0 : label is "5'b00011";
  attribute PF3_BAR5_CONTROL : string;
  attribute PF3_BAR5_CONTROL of U0 : label is "3'b000";
  attribute PF3_BIST_REGISTER : string;
  attribute PF3_BIST_REGISTER of U0 : label is "8'b00000000";
  attribute PF3_CAPABILITY_POINTER : string;
  attribute PF3_CAPABILITY_POINTER of U0 : label is "8'b01010000";
  attribute PF3_CLASS_CODE : string;
  attribute PF3_CLASS_CODE of U0 : label is "24'b000000000000000000000000";
  attribute PF3_DEVICE_ID : string;
  attribute PF3_DEVICE_ID of U0 : label is "16'b0000000000000000";
  attribute PF3_DEV_CAP_MAX_PAYLOAD_SIZE : string;
  attribute PF3_DEV_CAP_MAX_PAYLOAD_SIZE of U0 : label is "3'b011";
  attribute PF3_DPA_CAP_NEXTPTR : string;
  attribute PF3_DPA_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF3_DPA_CAP_SUB_STATE_CONTROL : string;
  attribute PF3_DPA_CAP_SUB_STATE_CONTROL of U0 : label is "5'b00000";
  attribute PF3_DPA_CAP_SUB_STATE_CONTROL_EN : string;
  attribute PF3_DPA_CAP_SUB_STATE_CONTROL_EN of U0 : label is "TRUE";
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 : string;
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 of U0 : label is "8'b00000000";
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 : string;
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 of U0 : label is "8'b00000000";
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 : string;
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 of U0 : label is "8'b00000000";
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 : string;
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 of U0 : label is "8'b00000000";
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 : string;
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 of U0 : label is "8'b00000000";
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 : string;
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 of U0 : label is "8'b00000000";
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 : string;
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 of U0 : label is "8'b00000000";
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 : string;
  attribute PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 of U0 : label is "8'b00000000";
  attribute PF3_DPA_CAP_VER : string;
  attribute PF3_DPA_CAP_VER of U0 : label is "4'b0001";
  attribute PF3_DSN_CAP_NEXTPTR : string;
  attribute PF3_DSN_CAP_NEXTPTR of U0 : label is "12'b000100001100";
  attribute PF3_EXPANSION_ROM_APERTURE_SIZE : string;
  attribute PF3_EXPANSION_ROM_APERTURE_SIZE of U0 : label is "5'b00011";
  attribute PF3_EXPANSION_ROM_ENABLE : string;
  attribute PF3_EXPANSION_ROM_ENABLE of U0 : label is "FALSE";
  attribute PF3_INTERRUPT_LINE : string;
  attribute PF3_INTERRUPT_LINE of U0 : label is "8'b00000000";
  attribute PF3_INTERRUPT_PIN : string;
  attribute PF3_INTERRUPT_PIN of U0 : label is "3'b001";
  attribute PF3_MSIX_CAP_NEXTPTR : string;
  attribute PF3_MSIX_CAP_NEXTPTR of U0 : label is "8'b00000000";
  attribute PF3_MSIX_CAP_PBA_BIR : integer;
  attribute PF3_MSIX_CAP_PBA_BIR of U0 : label is 0;
  attribute PF3_MSIX_CAP_PBA_OFFSET : string;
  attribute PF3_MSIX_CAP_PBA_OFFSET of U0 : label is "29'b00000000000000000000001010000";
  attribute PF3_MSIX_CAP_TABLE_BIR : integer;
  attribute PF3_MSIX_CAP_TABLE_BIR of U0 : label is 0;
  attribute PF3_MSIX_CAP_TABLE_OFFSET : string;
  attribute PF3_MSIX_CAP_TABLE_OFFSET of U0 : label is "29'b00000000000000000000001000000";
  attribute PF3_MSIX_CAP_TABLE_SIZE : string;
  attribute PF3_MSIX_CAP_TABLE_SIZE of U0 : label is "11'b00000000000";
  attribute PF3_MSI_CAP_MULTIMSGCAP : integer;
  attribute PF3_MSI_CAP_MULTIMSGCAP of U0 : label is 0;
  attribute PF3_MSI_CAP_NEXTPTR : string;
  attribute PF3_MSI_CAP_NEXTPTR of U0 : label is "8'b00000000";
  attribute PF3_MSI_CAP_PERVECMASKCAP : string;
  attribute PF3_MSI_CAP_PERVECMASKCAP of U0 : label is "FALSE";
  attribute PF3_PB_CAP_DATA_REG_D0 : integer;
  attribute PF3_PB_CAP_DATA_REG_D0 of U0 : label is 0;
  attribute PF3_PB_CAP_DATA_REG_D0_SUSTAINED : integer;
  attribute PF3_PB_CAP_DATA_REG_D0_SUSTAINED of U0 : label is 0;
  attribute PF3_PB_CAP_DATA_REG_D1 : integer;
  attribute PF3_PB_CAP_DATA_REG_D1 of U0 : label is 0;
  attribute PF3_PB_CAP_DATA_REG_D3HOT : integer;
  attribute PF3_PB_CAP_DATA_REG_D3HOT of U0 : label is 0;
  attribute PF3_PB_CAP_NEXTPTR : string;
  attribute PF3_PB_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF3_PB_CAP_SYSTEM_ALLOCATED : string;
  attribute PF3_PB_CAP_SYSTEM_ALLOCATED of U0 : label is "FALSE";
  attribute PF3_PB_CAP_VER : string;
  attribute PF3_PB_CAP_VER of U0 : label is "4'b0001";
  attribute PF3_PM_CAP_ID : string;
  attribute PF3_PM_CAP_ID of U0 : label is "8'b00000001";
  attribute PF3_PM_CAP_NEXTPTR : string;
  attribute PF3_PM_CAP_NEXTPTR of U0 : label is "8'b00000000";
  attribute PF3_PM_CAP_VER_ID : string;
  attribute PF3_PM_CAP_VER_ID of U0 : label is "3'b011";
  attribute PF3_RBAR_CAP_ENABLE : string;
  attribute PF3_RBAR_CAP_ENABLE of U0 : label is "FALSE";
  attribute PF3_RBAR_CAP_NEXTPTR : string;
  attribute PF3_RBAR_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF3_RBAR_CAP_SIZE0 : string;
  attribute PF3_RBAR_CAP_SIZE0 of U0 : label is "20'b00000000000000000000";
  attribute PF3_RBAR_CAP_SIZE1 : string;
  attribute PF3_RBAR_CAP_SIZE1 of U0 : label is "20'b00000000000000000000";
  attribute PF3_RBAR_CAP_SIZE2 : string;
  attribute PF3_RBAR_CAP_SIZE2 of U0 : label is "20'b00000000000000000000";
  attribute PF3_RBAR_CAP_VER : string;
  attribute PF3_RBAR_CAP_VER of U0 : label is "4'b0001";
  attribute PF3_RBAR_CONTROL_INDEX0 : string;
  attribute PF3_RBAR_CONTROL_INDEX0 of U0 : label is "3'b000";
  attribute PF3_RBAR_CONTROL_INDEX1 : string;
  attribute PF3_RBAR_CONTROL_INDEX1 of U0 : label is "3'b000";
  attribute PF3_RBAR_CONTROL_INDEX2 : string;
  attribute PF3_RBAR_CONTROL_INDEX2 of U0 : label is "3'b000";
  attribute PF3_RBAR_CONTROL_SIZE0 : string;
  attribute PF3_RBAR_CONTROL_SIZE0 of U0 : label is "5'b00000";
  attribute PF3_RBAR_CONTROL_SIZE1 : string;
  attribute PF3_RBAR_CONTROL_SIZE1 of U0 : label is "5'b00000";
  attribute PF3_RBAR_CONTROL_SIZE2 : string;
  attribute PF3_RBAR_CONTROL_SIZE2 of U0 : label is "5'b00000";
  attribute PF3_RBAR_NUM : string;
  attribute PF3_RBAR_NUM of U0 : label is "3'b001";
  attribute PF3_REVISION_ID : string;
  attribute PF3_REVISION_ID of U0 : label is "8'b00000000";
  attribute PF3_SRIOV_BAR0_APERTURE_SIZE : string;
  attribute PF3_SRIOV_BAR0_APERTURE_SIZE of U0 : label is "5'b00011";
  attribute PF3_SRIOV_BAR0_CONTROL : string;
  attribute PF3_SRIOV_BAR0_CONTROL of U0 : label is "3'b100";
  attribute PF3_SRIOV_BAR1_APERTURE_SIZE : string;
  attribute PF3_SRIOV_BAR1_APERTURE_SIZE of U0 : label is "5'b00000";
  attribute PF3_SRIOV_BAR1_CONTROL : string;
  attribute PF3_SRIOV_BAR1_CONTROL of U0 : label is "3'b000";
  attribute PF3_SRIOV_BAR2_APERTURE_SIZE : string;
  attribute PF3_SRIOV_BAR2_APERTURE_SIZE of U0 : label is "5'b00011";
  attribute PF3_SRIOV_BAR2_CONTROL : string;
  attribute PF3_SRIOV_BAR2_CONTROL of U0 : label is "3'b100";
  attribute PF3_SRIOV_BAR3_APERTURE_SIZE : string;
  attribute PF3_SRIOV_BAR3_APERTURE_SIZE of U0 : label is "5'b00011";
  attribute PF3_SRIOV_BAR3_CONTROL : string;
  attribute PF3_SRIOV_BAR3_CONTROL of U0 : label is "3'b000";
  attribute PF3_SRIOV_BAR4_APERTURE_SIZE : string;
  attribute PF3_SRIOV_BAR4_APERTURE_SIZE of U0 : label is "5'b00011";
  attribute PF3_SRIOV_BAR4_CONTROL : string;
  attribute PF3_SRIOV_BAR4_CONTROL of U0 : label is "3'b100";
  attribute PF3_SRIOV_BAR5_APERTURE_SIZE : string;
  attribute PF3_SRIOV_BAR5_APERTURE_SIZE of U0 : label is "5'b00011";
  attribute PF3_SRIOV_BAR5_CONTROL : string;
  attribute PF3_SRIOV_BAR5_CONTROL of U0 : label is "3'b000";
  attribute PF3_SRIOV_CAP_INITIAL_VF : string;
  attribute PF3_SRIOV_CAP_INITIAL_VF of U0 : label is "16'b0000000000000000";
  attribute PF3_SRIOV_CAP_NEXTPTR : string;
  attribute PF3_SRIOV_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF3_SRIOV_CAP_TOTAL_VF : string;
  attribute PF3_SRIOV_CAP_TOTAL_VF of U0 : label is "16'b0000000000000000";
  attribute PF3_SRIOV_CAP_VER : string;
  attribute PF3_SRIOV_CAP_VER of U0 : label is "4'b0001";
  attribute PF3_SRIOV_FIRST_VF_OFFSET : string;
  attribute PF3_SRIOV_FIRST_VF_OFFSET of U0 : label is "16'b0000000000000000";
  attribute PF3_SRIOV_FUNC_DEP_LINK : string;
  attribute PF3_SRIOV_FUNC_DEP_LINK of U0 : label is "16'b0000000000000000";
  attribute PF3_SRIOV_SUPPORTED_PAGE_SIZE : integer;
  attribute PF3_SRIOV_SUPPORTED_PAGE_SIZE of U0 : label is 0;
  attribute PF3_SRIOV_VF_DEVICE_ID : string;
  attribute PF3_SRIOV_VF_DEVICE_ID of U0 : label is "16'b0000000000000000";
  attribute PF3_SUBSYSTEM_ID : string;
  attribute PF3_SUBSYSTEM_ID of U0 : label is "16'b0000000000000000";
  attribute PF3_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute PF3_TPHR_CAP_DEV_SPECIFIC_MODE of U0 : label is "TRUE";
  attribute PF3_TPHR_CAP_ENABLE : string;
  attribute PF3_TPHR_CAP_ENABLE of U0 : label is "FALSE";
  attribute PF3_TPHR_CAP_INT_VEC_MODE : string;
  attribute PF3_TPHR_CAP_INT_VEC_MODE of U0 : label is "TRUE";
  attribute PF3_TPHR_CAP_NEXTPTR : string;
  attribute PF3_TPHR_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute PF3_TPHR_CAP_ST_MODE_SEL : string;
  attribute PF3_TPHR_CAP_ST_MODE_SEL of U0 : label is "3'b000";
  attribute PF3_TPHR_CAP_ST_TABLE_LOC : string;
  attribute PF3_TPHR_CAP_ST_TABLE_LOC of U0 : label is "2'b00";
  attribute PF3_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute PF3_TPHR_CAP_ST_TABLE_SIZE of U0 : label is "11'b00000000000";
  attribute PF3_TPHR_CAP_VER : string;
  attribute PF3_TPHR_CAP_VER of U0 : label is "4'b0001";
  attribute PHY_LP_TXPRESET : integer;
  attribute PHY_LP_TXPRESET of U0 : label is 4;
  attribute PIPE_PIPELINE_STAGES : integer;
  attribute PIPE_PIPELINE_STAGES of U0 : label is 1;
  attribute PIPE_SIM : string;
  attribute PIPE_SIM of U0 : label is "FALSE";
  attribute PLL_TYPE : integer;
  attribute PLL_TYPE of U0 : label is 2;
  attribute PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3 : string;
  attribute PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3 of U0 : label is "FALSE";
  attribute PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2 : string;
  attribute PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2 of U0 : label is "FALSE";
  attribute PL_DISABLE_EI_INFER_IN_L0 : string;
  attribute PL_DISABLE_EI_INFER_IN_L0 of U0 : label is "FALSE";
  attribute PL_DISABLE_GEN3_DC_BALANCE : string;
  attribute PL_DISABLE_GEN3_DC_BALANCE of U0 : label is "FALSE";
  attribute PL_DISABLE_GEN3_LFSR_UPDATE_ON_SKP : string;
  attribute PL_DISABLE_GEN3_LFSR_UPDATE_ON_SKP of U0 : label is "TRUE";
  attribute PL_DISABLE_RETRAIN_ON_FRAMING_ERROR : string;
  attribute PL_DISABLE_RETRAIN_ON_FRAMING_ERROR of U0 : label is "FALSE";
  attribute PL_DISABLE_SCRAMBLING : string;
  attribute PL_DISABLE_SCRAMBLING of U0 : label is "FALSE";
  attribute PL_DISABLE_SYNC_HEADER_FRAMING_ERROR : string;
  attribute PL_DISABLE_SYNC_HEADER_FRAMING_ERROR of U0 : label is "FALSE";
  attribute PL_DISABLE_UPCONFIG_CAPABLE : string;
  attribute PL_DISABLE_UPCONFIG_CAPABLE of U0 : label is "FALSE";
  attribute PL_EQ_ADAPT_DISABLE_COEFF_CHECK : string;
  attribute PL_EQ_ADAPT_DISABLE_COEFF_CHECK of U0 : label is "FALSE";
  attribute PL_EQ_ADAPT_DISABLE_PRESET_CHECK : string;
  attribute PL_EQ_ADAPT_DISABLE_PRESET_CHECK of U0 : label is "FALSE";
  attribute PL_EQ_ADAPT_ITER_COUNT : string;
  attribute PL_EQ_ADAPT_ITER_COUNT of U0 : label is "5'b00010";
  attribute PL_EQ_ADAPT_REJECT_RETRY_COUNT : string;
  attribute PL_EQ_ADAPT_REJECT_RETRY_COUNT of U0 : label is "2'b01";
  attribute PL_EQ_BYPASS_PHASE23 : string;
  attribute PL_EQ_BYPASS_PHASE23 of U0 : label is "FALSE";
  attribute PL_EQ_DEFAULT_GEN3_RX_PRESET_HINT : string;
  attribute PL_EQ_DEFAULT_GEN3_RX_PRESET_HINT of U0 : label is "3'b011";
  attribute PL_EQ_DEFAULT_GEN3_TX_PRESET : string;
  attribute PL_EQ_DEFAULT_GEN3_TX_PRESET of U0 : label is "4'b0100";
  attribute PL_EQ_PHASE01_RX_ADAPT : string;
  attribute PL_EQ_PHASE01_RX_ADAPT of U0 : label is "FALSE";
  attribute PL_EQ_SHORT_ADAPT_PHASE : string;
  attribute PL_EQ_SHORT_ADAPT_PHASE of U0 : label is "FALSE";
  attribute PL_INTERFACE : string;
  attribute PL_INTERFACE of U0 : label is "FALSE";
  attribute PL_LANE0_EQ_CONTROL : string;
  attribute PL_LANE0_EQ_CONTROL of U0 : label is "16'b0011010000000000";
  attribute PL_LANE1_EQ_CONTROL : string;
  attribute PL_LANE1_EQ_CONTROL of U0 : label is "16'b0011010000000000";
  attribute PL_LANE2_EQ_CONTROL : string;
  attribute PL_LANE2_EQ_CONTROL of U0 : label is "16'b0011010000000000";
  attribute PL_LANE3_EQ_CONTROL : string;
  attribute PL_LANE3_EQ_CONTROL of U0 : label is "16'b0011010000000000";
  attribute PL_LANE4_EQ_CONTROL : string;
  attribute PL_LANE4_EQ_CONTROL of U0 : label is "16'b0011010000000000";
  attribute PL_LANE5_EQ_CONTROL : string;
  attribute PL_LANE5_EQ_CONTROL of U0 : label is "16'b0011010000000000";
  attribute PL_LANE6_EQ_CONTROL : string;
  attribute PL_LANE6_EQ_CONTROL of U0 : label is "16'b0011010000000000";
  attribute PL_LANE7_EQ_CONTROL : string;
  attribute PL_LANE7_EQ_CONTROL of U0 : label is "16'b0011010000000000";
  attribute PL_LINK_CAP_MAX_LINK_SPEED : integer;
  attribute PL_LINK_CAP_MAX_LINK_SPEED of U0 : label is 4;
  attribute PL_LINK_CAP_MAX_LINK_WIDTH : integer;
  attribute PL_LINK_CAP_MAX_LINK_WIDTH of U0 : label is 8;
  attribute PL_N_FTS_COMCLK_GEN1 : integer;
  attribute PL_N_FTS_COMCLK_GEN1 of U0 : label is 255;
  attribute PL_N_FTS_COMCLK_GEN2 : integer;
  attribute PL_N_FTS_COMCLK_GEN2 of U0 : label is 255;
  attribute PL_N_FTS_COMCLK_GEN3 : integer;
  attribute PL_N_FTS_COMCLK_GEN3 of U0 : label is 255;
  attribute PL_N_FTS_GEN1 : integer;
  attribute PL_N_FTS_GEN1 of U0 : label is 255;
  attribute PL_N_FTS_GEN2 : integer;
  attribute PL_N_FTS_GEN2 of U0 : label is 255;
  attribute PL_N_FTS_GEN3 : integer;
  attribute PL_N_FTS_GEN3 of U0 : label is 255;
  attribute PL_REPORT_ALL_PHY_ERRORS : string;
  attribute PL_REPORT_ALL_PHY_ERRORS of U0 : label is "TRUE";
  attribute PL_SIM_FAST_LINK_TRAINING : string;
  attribute PL_SIM_FAST_LINK_TRAINING of U0 : label is "TRUE";
  attribute PL_UPSTREAM_FACING : string;
  attribute PL_UPSTREAM_FACING of U0 : label is "TRUE";
  attribute PM_ASPML0S_TIMEOUT : string;
  attribute PM_ASPML0S_TIMEOUT of U0 : label is "16'b0000010111011100";
  attribute PM_ASPML1_ENTRY_DELAY : string;
  attribute PM_ASPML1_ENTRY_DELAY of U0 : label is "20'b00000001110101001100";
  attribute PM_ENABLE_L23_ENTRY : string;
  attribute PM_ENABLE_L23_ENTRY of U0 : label is "FALSE";
  attribute PM_ENABLE_SLOT_POWER_CAPTURE : string;
  attribute PM_ENABLE_SLOT_POWER_CAPTURE of U0 : label is "TRUE";
  attribute PM_L1_REENTRY_DELAY : integer;
  attribute PM_L1_REENTRY_DELAY of U0 : label is 25000;
  attribute PM_PME_SERVICE_TIMEOUT_DELAY : string;
  attribute PM_PME_SERVICE_TIMEOUT_DELAY of U0 : label is "20'b00011000011010100000";
  attribute PM_PME_TURNOFF_ACK_DELAY : string;
  attribute PM_PME_TURNOFF_ACK_DELAY of U0 : label is "16'b0000000001100100";
  attribute RCV_MSG_IF : string;
  attribute RCV_MSG_IF of U0 : label is "TRUE";
  attribute REF_CLK_FREQ : integer;
  attribute REF_CLK_FREQ of U0 : label is 0;
  attribute RX_DETECT : integer;
  attribute RX_DETECT of U0 : label is 0;
  attribute SELECT_QUAD : string;
  attribute SELECT_QUAD of U0 : label is "GTH_Quad_225";
  attribute SHARED_LOGIC : integer;
  attribute SHARED_LOGIC of U0 : label is 1;
  attribute SIM_JTAG_IDCODE : integer;
  attribute SIM_JTAG_IDCODE of U0 : label is 0;
  attribute SIM_VERSION : string;
  attribute SIM_VERSION of U0 : label is "1.0";
  attribute SPARE_BIT0 : integer;
  attribute SPARE_BIT0 of U0 : label is 0;
  attribute SPARE_BIT1 : integer;
  attribute SPARE_BIT1 of U0 : label is 0;
  attribute SPARE_BIT2 : integer;
  attribute SPARE_BIT2 of U0 : label is 0;
  attribute SPARE_BIT3 : integer;
  attribute SPARE_BIT3 of U0 : label is 0;
  attribute SPARE_BIT4 : integer;
  attribute SPARE_BIT4 of U0 : label is 0;
  attribute SPARE_BIT5 : integer;
  attribute SPARE_BIT5 of U0 : label is 0;
  attribute SPARE_BIT6 : integer;
  attribute SPARE_BIT6 of U0 : label is 0;
  attribute SPARE_BIT7 : integer;
  attribute SPARE_BIT7 of U0 : label is 0;
  attribute SPARE_BIT8 : integer;
  attribute SPARE_BIT8 of U0 : label is 0;
  attribute SPARE_BYTE0 : string;
  attribute SPARE_BYTE0 of U0 : label is "8'b00000000";
  attribute SPARE_BYTE1 : string;
  attribute SPARE_BYTE1 of U0 : label is "8'b00000000";
  attribute SPARE_BYTE2 : string;
  attribute SPARE_BYTE2 of U0 : label is "8'b00000000";
  attribute SPARE_BYTE3 : string;
  attribute SPARE_BYTE3 of U0 : label is "8'b00000000";
  attribute SPARE_WORD0 : integer;
  attribute SPARE_WORD0 of U0 : label is 0;
  attribute SPARE_WORD1 : integer;
  attribute SPARE_WORD1 of U0 : label is 0;
  attribute SPARE_WORD2 : integer;
  attribute SPARE_WORD2 of U0 : label is 0;
  attribute SPARE_WORD3 : integer;
  attribute SPARE_WORD3 of U0 : label is 0;
  attribute SRIOV_CAP_ENABLE : string;
  attribute SRIOV_CAP_ENABLE of U0 : label is "FALSE";
  attribute SYS_RESET_POLARITY : integer;
  attribute SYS_RESET_POLARITY of U0 : label is 0;
  attribute TCQ : integer;
  attribute TCQ of U0 : label is 100;
  attribute TL_COMPL_TIMEOUT_REG0 : string;
  attribute TL_COMPL_TIMEOUT_REG0 of U0 : label is "24'b101111101011110000100000";
  attribute TL_COMPL_TIMEOUT_REG1 : string;
  attribute TL_COMPL_TIMEOUT_REG1 of U0 : label is "28'b0010111110101111000010000000";
  attribute TL_CREDITS_CD : string;
  attribute TL_CREDITS_CD of U0 : label is "12'b000000000000";
  attribute TL_CREDITS_CH : string;
  attribute TL_CREDITS_CH of U0 : label is "8'b00000000";
  attribute TL_CREDITS_NPD : string;
  attribute TL_CREDITS_NPD of U0 : label is "12'b000000101000";
  attribute TL_CREDITS_NPH : string;
  attribute TL_CREDITS_NPH of U0 : label is "8'b00100000";
  attribute TL_CREDITS_PD : string;
  attribute TL_CREDITS_PD of U0 : label is "12'b000110011000";
  attribute TL_CREDITS_PH : string;
  attribute TL_CREDITS_PH of U0 : label is "8'b00100000";
  attribute TL_ENABLE_MESSAGE_RID_CHECK_ENABLE : string;
  attribute TL_ENABLE_MESSAGE_RID_CHECK_ENABLE of U0 : label is "TRUE";
  attribute TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE : string;
  attribute TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE of U0 : label is "FALSE";
  attribute TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE : string;
  attribute TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE of U0 : label is "FALSE";
  attribute TL_LEGACY_MODE_ENABLE : string;
  attribute TL_LEGACY_MODE_ENABLE of U0 : label is "FALSE";
  attribute TL_PF_ENABLE_REG : string;
  attribute TL_PF_ENABLE_REG of U0 : label is "4'b0000";
  attribute TL_TX_MUX_STRICT_PRIORITY : string;
  attribute TL_TX_MUX_STRICT_PRIORITY of U0 : label is "TRUE";
  attribute TRANSCEIVER_CTRL_STATUS_PORTS : string;
  attribute TRANSCEIVER_CTRL_STATUS_PORTS of U0 : label is "FALSE";
  attribute TWO_LAYER_MODE_DLCMSM_ENABLE : string;
  attribute TWO_LAYER_MODE_DLCMSM_ENABLE of U0 : label is "TRUE";
  attribute TWO_LAYER_MODE_ENABLE : string;
  attribute TWO_LAYER_MODE_ENABLE of U0 : label is "FALSE";
  attribute TWO_LAYER_MODE_WIDTH_256 : string;
  attribute TWO_LAYER_MODE_WIDTH_256 of U0 : label is "TRUE";
  attribute TX_FC_IF : string;
  attribute TX_FC_IF of U0 : label is "TRUE";
  attribute USER_CLK_FREQ : integer;
  attribute USER_CLK_FREQ of U0 : label is 3;
  attribute VF0_ARI_CAP_NEXTPTR : string;
  attribute VF0_ARI_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute VF0_CAPABILITY_POINTER : string;
  attribute VF0_CAPABILITY_POINTER of U0 : label is "8'b10000000";
  attribute VF0_MSIX_CAP_PBA_BIR : integer;
  attribute VF0_MSIX_CAP_PBA_BIR of U0 : label is 0;
  attribute VF0_MSIX_CAP_PBA_OFFSET : integer;
  attribute VF0_MSIX_CAP_PBA_OFFSET of U0 : label is 0;
  attribute VF0_MSIX_CAP_TABLE_BIR : integer;
  attribute VF0_MSIX_CAP_TABLE_BIR of U0 : label is 0;
  attribute VF0_MSIX_CAP_TABLE_OFFSET : integer;
  attribute VF0_MSIX_CAP_TABLE_OFFSET of U0 : label is 0;
  attribute VF0_MSIX_CAP_TABLE_SIZE : string;
  attribute VF0_MSIX_CAP_TABLE_SIZE of U0 : label is "12'b000000000000";
  attribute VF0_MSI_CAP_MULTIMSGCAP : integer;
  attribute VF0_MSI_CAP_MULTIMSGCAP of U0 : label is 0;
  attribute VF0_PM_CAP_ID : string;
  attribute VF0_PM_CAP_ID of U0 : label is "8'b00000001";
  attribute VF0_PM_CAP_NEXTPTR : string;
  attribute VF0_PM_CAP_NEXTPTR of U0 : label is "8'b00000000";
  attribute VF0_PM_CAP_VER_ID : string;
  attribute VF0_PM_CAP_VER_ID of U0 : label is "3'b011";
  attribute VF0_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute VF0_TPHR_CAP_DEV_SPECIFIC_MODE of U0 : label is "TRUE";
  attribute VF0_TPHR_CAP_ENABLE : string;
  attribute VF0_TPHR_CAP_ENABLE of U0 : label is "FALSE";
  attribute VF0_TPHR_CAP_INT_VEC_MODE : string;
  attribute VF0_TPHR_CAP_INT_VEC_MODE of U0 : label is "FALSE";
  attribute VF0_TPHR_CAP_NEXTPTR : string;
  attribute VF0_TPHR_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute VF0_TPHR_CAP_ST_MODE_SEL : string;
  attribute VF0_TPHR_CAP_ST_MODE_SEL of U0 : label is "4'b0000";
  attribute VF0_TPHR_CAP_ST_TABLE_LOC : string;
  attribute VF0_TPHR_CAP_ST_TABLE_LOC of U0 : label is "4'b0000";
  attribute VF0_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute VF0_TPHR_CAP_ST_TABLE_SIZE of U0 : label is "12'b000000000000";
  attribute VF0_TPHR_CAP_VER : string;
  attribute VF0_TPHR_CAP_VER of U0 : label is "4'b0001";
  attribute VF1_ARI_CAP_NEXTPTR : string;
  attribute VF1_ARI_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute VF1_MSIX_CAP_PBA_BIR : integer;
  attribute VF1_MSIX_CAP_PBA_BIR of U0 : label is 0;
  attribute VF1_MSIX_CAP_PBA_OFFSET : integer;
  attribute VF1_MSIX_CAP_PBA_OFFSET of U0 : label is 0;
  attribute VF1_MSIX_CAP_TABLE_BIR : integer;
  attribute VF1_MSIX_CAP_TABLE_BIR of U0 : label is 0;
  attribute VF1_MSIX_CAP_TABLE_OFFSET : integer;
  attribute VF1_MSIX_CAP_TABLE_OFFSET of U0 : label is 0;
  attribute VF1_MSIX_CAP_TABLE_SIZE : string;
  attribute VF1_MSIX_CAP_TABLE_SIZE of U0 : label is "12'b000000000000";
  attribute VF1_MSI_CAP_MULTIMSGCAP : integer;
  attribute VF1_MSI_CAP_MULTIMSGCAP of U0 : label is 0;
  attribute VF1_PM_CAP_ID : string;
  attribute VF1_PM_CAP_ID of U0 : label is "8'b00000001";
  attribute VF1_PM_CAP_NEXTPTR : string;
  attribute VF1_PM_CAP_NEXTPTR of U0 : label is "8'b00000000";
  attribute VF1_PM_CAP_VER_ID : string;
  attribute VF1_PM_CAP_VER_ID of U0 : label is "3'b011";
  attribute VF1_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute VF1_TPHR_CAP_DEV_SPECIFIC_MODE of U0 : label is "TRUE";
  attribute VF1_TPHR_CAP_ENABLE : string;
  attribute VF1_TPHR_CAP_ENABLE of U0 : label is "FALSE";
  attribute VF1_TPHR_CAP_INT_VEC_MODE : string;
  attribute VF1_TPHR_CAP_INT_VEC_MODE of U0 : label is "FALSE";
  attribute VF1_TPHR_CAP_NEXTPTR : string;
  attribute VF1_TPHR_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute VF1_TPHR_CAP_ST_MODE_SEL : string;
  attribute VF1_TPHR_CAP_ST_MODE_SEL of U0 : label is "4'b0000";
  attribute VF1_TPHR_CAP_ST_TABLE_LOC : string;
  attribute VF1_TPHR_CAP_ST_TABLE_LOC of U0 : label is "4'b0000";
  attribute VF1_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute VF1_TPHR_CAP_ST_TABLE_SIZE of U0 : label is "12'b000000000000";
  attribute VF1_TPHR_CAP_VER : string;
  attribute VF1_TPHR_CAP_VER of U0 : label is "4'b0001";
  attribute VF2_ARI_CAP_NEXTPTR : string;
  attribute VF2_ARI_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute VF2_MSIX_CAP_PBA_BIR : integer;
  attribute VF2_MSIX_CAP_PBA_BIR of U0 : label is 0;
  attribute VF2_MSIX_CAP_PBA_OFFSET : integer;
  attribute VF2_MSIX_CAP_PBA_OFFSET of U0 : label is 0;
  attribute VF2_MSIX_CAP_TABLE_BIR : integer;
  attribute VF2_MSIX_CAP_TABLE_BIR of U0 : label is 0;
  attribute VF2_MSIX_CAP_TABLE_OFFSET : integer;
  attribute VF2_MSIX_CAP_TABLE_OFFSET of U0 : label is 0;
  attribute VF2_MSIX_CAP_TABLE_SIZE : string;
  attribute VF2_MSIX_CAP_TABLE_SIZE of U0 : label is "12'b000000000000";
  attribute VF2_MSI_CAP_MULTIMSGCAP : integer;
  attribute VF2_MSI_CAP_MULTIMSGCAP of U0 : label is 0;
  attribute VF2_PM_CAP_ID : string;
  attribute VF2_PM_CAP_ID of U0 : label is "8'b00000001";
  attribute VF2_PM_CAP_NEXTPTR : string;
  attribute VF2_PM_CAP_NEXTPTR of U0 : label is "8'b00000000";
  attribute VF2_PM_CAP_VER_ID : string;
  attribute VF2_PM_CAP_VER_ID of U0 : label is "3'b011";
  attribute VF2_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute VF2_TPHR_CAP_DEV_SPECIFIC_MODE of U0 : label is "TRUE";
  attribute VF2_TPHR_CAP_ENABLE : string;
  attribute VF2_TPHR_CAP_ENABLE of U0 : label is "FALSE";
  attribute VF2_TPHR_CAP_INT_VEC_MODE : string;
  attribute VF2_TPHR_CAP_INT_VEC_MODE of U0 : label is "FALSE";
  attribute VF2_TPHR_CAP_NEXTPTR : string;
  attribute VF2_TPHR_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute VF2_TPHR_CAP_ST_MODE_SEL : string;
  attribute VF2_TPHR_CAP_ST_MODE_SEL of U0 : label is "4'b0000";
  attribute VF2_TPHR_CAP_ST_TABLE_LOC : string;
  attribute VF2_TPHR_CAP_ST_TABLE_LOC of U0 : label is "4'b0000";
  attribute VF2_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute VF2_TPHR_CAP_ST_TABLE_SIZE of U0 : label is "12'b000000000000";
  attribute VF2_TPHR_CAP_VER : string;
  attribute VF2_TPHR_CAP_VER of U0 : label is "4'b0001";
  attribute VF3_ARI_CAP_NEXTPTR : string;
  attribute VF3_ARI_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute VF3_MSIX_CAP_PBA_BIR : integer;
  attribute VF3_MSIX_CAP_PBA_BIR of U0 : label is 0;
  attribute VF3_MSIX_CAP_PBA_OFFSET : integer;
  attribute VF3_MSIX_CAP_PBA_OFFSET of U0 : label is 0;
  attribute VF3_MSIX_CAP_TABLE_BIR : integer;
  attribute VF3_MSIX_CAP_TABLE_BIR of U0 : label is 0;
  attribute VF3_MSIX_CAP_TABLE_OFFSET : integer;
  attribute VF3_MSIX_CAP_TABLE_OFFSET of U0 : label is 0;
  attribute VF3_MSIX_CAP_TABLE_SIZE : string;
  attribute VF3_MSIX_CAP_TABLE_SIZE of U0 : label is "12'b000000000000";
  attribute VF3_MSI_CAP_MULTIMSGCAP : integer;
  attribute VF3_MSI_CAP_MULTIMSGCAP of U0 : label is 0;
  attribute VF3_PM_CAP_ID : string;
  attribute VF3_PM_CAP_ID of U0 : label is "8'b00000001";
  attribute VF3_PM_CAP_NEXTPTR : string;
  attribute VF3_PM_CAP_NEXTPTR of U0 : label is "8'b00000000";
  attribute VF3_PM_CAP_VER_ID : string;
  attribute VF3_PM_CAP_VER_ID of U0 : label is "3'b011";
  attribute VF3_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute VF3_TPHR_CAP_DEV_SPECIFIC_MODE of U0 : label is "TRUE";
  attribute VF3_TPHR_CAP_ENABLE : string;
  attribute VF3_TPHR_CAP_ENABLE of U0 : label is "FALSE";
  attribute VF3_TPHR_CAP_INT_VEC_MODE : string;
  attribute VF3_TPHR_CAP_INT_VEC_MODE of U0 : label is "FALSE";
  attribute VF3_TPHR_CAP_NEXTPTR : string;
  attribute VF3_TPHR_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute VF3_TPHR_CAP_ST_MODE_SEL : string;
  attribute VF3_TPHR_CAP_ST_MODE_SEL of U0 : label is "4'b0000";
  attribute VF3_TPHR_CAP_ST_TABLE_LOC : string;
  attribute VF3_TPHR_CAP_ST_TABLE_LOC of U0 : label is "4'b0000";
  attribute VF3_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute VF3_TPHR_CAP_ST_TABLE_SIZE of U0 : label is "12'b000000000000";
  attribute VF3_TPHR_CAP_VER : string;
  attribute VF3_TPHR_CAP_VER of U0 : label is "4'b0001";
  attribute VF4_ARI_CAP_NEXTPTR : string;
  attribute VF4_ARI_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute VF4_MSIX_CAP_PBA_BIR : integer;
  attribute VF4_MSIX_CAP_PBA_BIR of U0 : label is 0;
  attribute VF4_MSIX_CAP_PBA_OFFSET : integer;
  attribute VF4_MSIX_CAP_PBA_OFFSET of U0 : label is 0;
  attribute VF4_MSIX_CAP_TABLE_BIR : integer;
  attribute VF4_MSIX_CAP_TABLE_BIR of U0 : label is 0;
  attribute VF4_MSIX_CAP_TABLE_OFFSET : integer;
  attribute VF4_MSIX_CAP_TABLE_OFFSET of U0 : label is 0;
  attribute VF4_MSIX_CAP_TABLE_SIZE : string;
  attribute VF4_MSIX_CAP_TABLE_SIZE of U0 : label is "12'b000000000000";
  attribute VF4_MSI_CAP_MULTIMSGCAP : integer;
  attribute VF4_MSI_CAP_MULTIMSGCAP of U0 : label is 0;
  attribute VF4_PM_CAP_ID : string;
  attribute VF4_PM_CAP_ID of U0 : label is "8'b00000001";
  attribute VF4_PM_CAP_NEXTPTR : string;
  attribute VF4_PM_CAP_NEXTPTR of U0 : label is "8'b00000000";
  attribute VF4_PM_CAP_VER_ID : string;
  attribute VF4_PM_CAP_VER_ID of U0 : label is "3'b011";
  attribute VF4_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute VF4_TPHR_CAP_DEV_SPECIFIC_MODE of U0 : label is "TRUE";
  attribute VF4_TPHR_CAP_ENABLE : string;
  attribute VF4_TPHR_CAP_ENABLE of U0 : label is "FALSE";
  attribute VF4_TPHR_CAP_INT_VEC_MODE : string;
  attribute VF4_TPHR_CAP_INT_VEC_MODE of U0 : label is "FALSE";
  attribute VF4_TPHR_CAP_NEXTPTR : string;
  attribute VF4_TPHR_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute VF4_TPHR_CAP_ST_MODE_SEL : string;
  attribute VF4_TPHR_CAP_ST_MODE_SEL of U0 : label is "4'b0000";
  attribute VF4_TPHR_CAP_ST_TABLE_LOC : string;
  attribute VF4_TPHR_CAP_ST_TABLE_LOC of U0 : label is "4'b0000";
  attribute VF4_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute VF4_TPHR_CAP_ST_TABLE_SIZE of U0 : label is "12'b000000000000";
  attribute VF4_TPHR_CAP_VER : string;
  attribute VF4_TPHR_CAP_VER of U0 : label is "4'b0001";
  attribute VF5_ARI_CAP_NEXTPTR : string;
  attribute VF5_ARI_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute VF5_MSIX_CAP_PBA_BIR : integer;
  attribute VF5_MSIX_CAP_PBA_BIR of U0 : label is 0;
  attribute VF5_MSIX_CAP_PBA_OFFSET : integer;
  attribute VF5_MSIX_CAP_PBA_OFFSET of U0 : label is 0;
  attribute VF5_MSIX_CAP_TABLE_BIR : integer;
  attribute VF5_MSIX_CAP_TABLE_BIR of U0 : label is 0;
  attribute VF5_MSIX_CAP_TABLE_OFFSET : integer;
  attribute VF5_MSIX_CAP_TABLE_OFFSET of U0 : label is 0;
  attribute VF5_MSIX_CAP_TABLE_SIZE : string;
  attribute VF5_MSIX_CAP_TABLE_SIZE of U0 : label is "12'b000000000000";
  attribute VF5_MSI_CAP_MULTIMSGCAP : integer;
  attribute VF5_MSI_CAP_MULTIMSGCAP of U0 : label is 0;
  attribute VF5_PM_CAP_ID : string;
  attribute VF5_PM_CAP_ID of U0 : label is "8'b00000001";
  attribute VF5_PM_CAP_NEXTPTR : string;
  attribute VF5_PM_CAP_NEXTPTR of U0 : label is "8'b00000000";
  attribute VF5_PM_CAP_VER_ID : string;
  attribute VF5_PM_CAP_VER_ID of U0 : label is "3'b011";
  attribute VF5_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute VF5_TPHR_CAP_DEV_SPECIFIC_MODE of U0 : label is "TRUE";
  attribute VF5_TPHR_CAP_ENABLE : string;
  attribute VF5_TPHR_CAP_ENABLE of U0 : label is "FALSE";
  attribute VF5_TPHR_CAP_INT_VEC_MODE : string;
  attribute VF5_TPHR_CAP_INT_VEC_MODE of U0 : label is "FALSE";
  attribute VF5_TPHR_CAP_NEXTPTR : string;
  attribute VF5_TPHR_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute VF5_TPHR_CAP_ST_MODE_SEL : string;
  attribute VF5_TPHR_CAP_ST_MODE_SEL of U0 : label is "4'b0000";
  attribute VF5_TPHR_CAP_ST_TABLE_LOC : string;
  attribute VF5_TPHR_CAP_ST_TABLE_LOC of U0 : label is "4'b0000";
  attribute VF5_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute VF5_TPHR_CAP_ST_TABLE_SIZE of U0 : label is "12'b000000000000";
  attribute VF5_TPHR_CAP_VER : string;
  attribute VF5_TPHR_CAP_VER of U0 : label is "4'b0001";
  attribute VF6_ARI_CAP_NEXTPTR : string;
  attribute VF6_ARI_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute VF6_MSIX_CAP_PBA_BIR : integer;
  attribute VF6_MSIX_CAP_PBA_BIR of U0 : label is 0;
  attribute VF6_MSIX_CAP_PBA_OFFSET : string;
  attribute VF6_MSIX_CAP_PBA_OFFSET of U0 : label is "29'b00000000000000000000001010000";
  attribute VF6_MSIX_CAP_TABLE_BIR : integer;
  attribute VF6_MSIX_CAP_TABLE_BIR of U0 : label is 0;
  attribute VF6_MSIX_CAP_TABLE_OFFSET : string;
  attribute VF6_MSIX_CAP_TABLE_OFFSET of U0 : label is "29'b00000000000000000000001000000";
  attribute VF6_MSIX_CAP_TABLE_SIZE : string;
  attribute VF6_MSIX_CAP_TABLE_SIZE of U0 : label is "11'b00000000000";
  attribute VF6_MSI_CAP_MULTIMSGCAP : integer;
  attribute VF6_MSI_CAP_MULTIMSGCAP of U0 : label is 0;
  attribute VF6_PM_CAP_ID : string;
  attribute VF6_PM_CAP_ID of U0 : label is "8'b00000001";
  attribute VF6_PM_CAP_NEXTPTR : string;
  attribute VF6_PM_CAP_NEXTPTR of U0 : label is "8'b00000000";
  attribute VF6_PM_CAP_VER_ID : string;
  attribute VF6_PM_CAP_VER_ID of U0 : label is "3'b011";
  attribute VF6_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute VF6_TPHR_CAP_DEV_SPECIFIC_MODE of U0 : label is "TRUE";
  attribute VF6_TPHR_CAP_ENABLE : string;
  attribute VF6_TPHR_CAP_ENABLE of U0 : label is "FALSE";
  attribute VF6_TPHR_CAP_INT_VEC_MODE : string;
  attribute VF6_TPHR_CAP_INT_VEC_MODE of U0 : label is "TRUE";
  attribute VF6_TPHR_CAP_NEXTPTR : string;
  attribute VF6_TPHR_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute VF6_TPHR_CAP_ST_MODE_SEL : string;
  attribute VF6_TPHR_CAP_ST_MODE_SEL of U0 : label is "3'b000";
  attribute VF6_TPHR_CAP_ST_TABLE_LOC : string;
  attribute VF6_TPHR_CAP_ST_TABLE_LOC of U0 : label is "2'b00";
  attribute VF6_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute VF6_TPHR_CAP_ST_TABLE_SIZE of U0 : label is "11'b00000000000";
  attribute VF6_TPHR_CAP_VER : string;
  attribute VF6_TPHR_CAP_VER of U0 : label is "4'b0001";
  attribute VF7_ARI_CAP_NEXTPTR : string;
  attribute VF7_ARI_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute VF7_MSIX_CAP_PBA_BIR : integer;
  attribute VF7_MSIX_CAP_PBA_BIR of U0 : label is 0;
  attribute VF7_MSIX_CAP_PBA_OFFSET : string;
  attribute VF7_MSIX_CAP_PBA_OFFSET of U0 : label is "29'b00000000000000000000001010000";
  attribute VF7_MSIX_CAP_TABLE_BIR : integer;
  attribute VF7_MSIX_CAP_TABLE_BIR of U0 : label is 0;
  attribute VF7_MSIX_CAP_TABLE_OFFSET : string;
  attribute VF7_MSIX_CAP_TABLE_OFFSET of U0 : label is "29'b00000000000000000000001000000";
  attribute VF7_MSIX_CAP_TABLE_SIZE : string;
  attribute VF7_MSIX_CAP_TABLE_SIZE of U0 : label is "11'b00000000000";
  attribute VF7_MSI_CAP_MULTIMSGCAP : integer;
  attribute VF7_MSI_CAP_MULTIMSGCAP of U0 : label is 0;
  attribute VF7_PM_CAP_ID : string;
  attribute VF7_PM_CAP_ID of U0 : label is "8'b00000001";
  attribute VF7_PM_CAP_NEXTPTR : string;
  attribute VF7_PM_CAP_NEXTPTR of U0 : label is "8'b00000000";
  attribute VF7_PM_CAP_VER_ID : string;
  attribute VF7_PM_CAP_VER_ID of U0 : label is "3'b011";
  attribute VF7_TPHR_CAP_DEV_SPECIFIC_MODE : string;
  attribute VF7_TPHR_CAP_DEV_SPECIFIC_MODE of U0 : label is "TRUE";
  attribute VF7_TPHR_CAP_ENABLE : string;
  attribute VF7_TPHR_CAP_ENABLE of U0 : label is "FALSE";
  attribute VF7_TPHR_CAP_INT_VEC_MODE : string;
  attribute VF7_TPHR_CAP_INT_VEC_MODE of U0 : label is "TRUE";
  attribute VF7_TPHR_CAP_NEXTPTR : string;
  attribute VF7_TPHR_CAP_NEXTPTR of U0 : label is "12'b000000000000";
  attribute VF7_TPHR_CAP_ST_MODE_SEL : string;
  attribute VF7_TPHR_CAP_ST_MODE_SEL of U0 : label is "3'b000";
  attribute VF7_TPHR_CAP_ST_TABLE_LOC : string;
  attribute VF7_TPHR_CAP_ST_TABLE_LOC of U0 : label is "2'b00";
  attribute VF7_TPHR_CAP_ST_TABLE_SIZE : string;
  attribute VF7_TPHR_CAP_ST_TABLE_SIZE of U0 : label is "11'b00000000000";
  attribute VF7_TPHR_CAP_VER : string;
  attribute VF7_TPHR_CAP_VER of U0 : label is "4'b0001";
  attribute en_msi_per_vec_masking : string;
  attribute en_msi_per_vec_masking of U0 : label is "FALSE";
  attribute gen_x0y0_xdc : integer;
  attribute gen_x0y0_xdc of U0 : label is 1;
  attribute gen_x0y1_xdc : integer;
  attribute gen_x0y1_xdc of U0 : label is 0;
  attribute gen_x0y2_xdc : integer;
  attribute gen_x0y2_xdc of U0 : label is 0;
  attribute gen_x0y3_xdc : integer;
  attribute gen_x0y3_xdc of U0 : label is 0;
  attribute gen_x0y4_xdc : integer;
  attribute gen_x0y4_xdc of U0 : label is 0;
  attribute gen_x0y5_xdc : integer;
  attribute gen_x0y5_xdc of U0 : label is 0;
  attribute pcie_blk_locn : integer;
  attribute pcie_blk_locn of U0 : label is 0;
  attribute silicon_revision : string;
  attribute silicon_revision of U0 : label is "Production";
  attribute xlnx_ref_board : integer;
  attribute xlnx_ref_board of U0 : label is 0;
  attribute x_interface_info : string;
  attribute x_interface_info of cfg_config_space_enable : signal is "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control config_space_enable";
  attribute x_interface_info of cfg_err_cor_in : signal is "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control err_cor_in";
  attribute x_interface_info of cfg_err_cor_out : signal is "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status err_cor_out";
  attribute x_interface_info of cfg_err_fatal_out : signal is "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status err_fatal_out";
  attribute x_interface_info of cfg_err_nonfatal_out : signal is "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status err_nonfatal_out";
  attribute x_interface_info of cfg_err_uncor_in : signal is "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control err_uncor_in";
  attribute x_interface_info of cfg_hot_reset_in : signal is "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control hot_reset_in";
  attribute x_interface_info of cfg_hot_reset_out : signal is "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control hot_reset_out";
  attribute x_interface_info of cfg_interrupt_msix_fail : signal is "xilinx.com:interface:pcie3_cfg_msix:1.0 pcie3_cfg_msix fail";
  attribute x_interface_info of cfg_interrupt_msix_int : signal is "xilinx.com:interface:pcie3_cfg_msix:1.0 pcie3_cfg_msix int_vector";
  attribute x_interface_info of cfg_interrupt_msix_sent : signal is "xilinx.com:interface:pcie3_cfg_msix:1.0 pcie3_cfg_msix sent";
  attribute x_interface_info of cfg_interrupt_sent : signal is "xilinx.com:interface:pcie3_cfg_interrupt:1.0 pcie3_cfg_interrupt SENT";
  attribute x_interface_info of cfg_link_training_enable : signal is "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control link_training_enable";
  attribute x_interface_info of cfg_local_error : signal is "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control local_error";
  attribute x_interface_info of cfg_ltr_enable : signal is "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status ltr_enable";
  attribute x_interface_info of cfg_mgmt_read : signal is "xilinx.com:interface:pcie_cfg_mgmt:1.0 pcie_cfg_mgmt READ_EN";
  attribute x_interface_info of cfg_mgmt_read_write_done : signal is "xilinx.com:interface:pcie_cfg_mgmt:1.0 pcie_cfg_mgmt READ_WRITE_DONE";
  attribute x_interface_info of cfg_mgmt_type1_cfg_reg_access : signal is "xilinx.com:interface:pcie_cfg_mgmt:1.0 pcie_cfg_mgmt TYPE1_CFG_REG_ACCESS";
  attribute x_interface_info of cfg_mgmt_write : signal is "xilinx.com:interface:pcie_cfg_mgmt:1.0 pcie_cfg_mgmt WRITE_EN";
  attribute x_interface_info of cfg_msg_received : signal is "xilinx.com:interface:pcie3_cfg_msg_received:1.0 pcie3_cfg_mesg_rcvd recd";
  attribute x_interface_info of cfg_msg_transmit : signal is "xilinx.com:interface:pcie3_cfg_mesg_tx:1.0 pcie3_cfg_mesg_tx TRANSMIT";
  attribute x_interface_info of cfg_msg_transmit_done : signal is "xilinx.com:interface:pcie3_cfg_mesg_tx:1.0 pcie3_cfg_mesg_tx TRANSMIT_DONE";
  attribute x_interface_info of cfg_per_function_output_request : signal is "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control per_function_output_request";
  attribute x_interface_info of cfg_per_function_update_done : signal is "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control per_function_update_done";
  attribute x_interface_info of cfg_phy_link_down : signal is "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status phy_link_down";
  attribute x_interface_info of cfg_pl_status_change : signal is "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status pl_status_change";
  attribute x_interface_info of cfg_power_state_change_ack : signal is "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control power_state_change_ack";
  attribute x_interface_info of cfg_power_state_change_interrupt : signal is "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control power_state_change_interrupt";
  attribute x_interface_info of cfg_req_pm_transition_l23_ready : signal is "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control req_pm_transition_l23_ready";
  attribute x_interface_info of m_axis_cq_tlast : signal is "xilinx.com:interface:axis:1.0 m_axis_cq TLAST";
  attribute x_interface_info of m_axis_cq_tready : signal is "xilinx.com:interface:axis:1.0 m_axis_cq TREADY";
  attribute x_interface_info of m_axis_cq_tvalid : signal is "xilinx.com:interface:axis:1.0 m_axis_cq TVALID";
  attribute x_interface_info of m_axis_rc_tlast : signal is "xilinx.com:interface:axis:1.0 m_axis_rc TLAST";
  attribute x_interface_info of m_axis_rc_tready : signal is "xilinx.com:interface:axis:1.0 m_axis_rc TREADY";
  attribute x_interface_info of m_axis_rc_tvalid : signal is "xilinx.com:interface:axis:1.0 m_axis_rc TVALID";
  attribute x_interface_info of pcie_cq_np_req : signal is "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status cq_np_req";
  attribute x_interface_info of pcie_rq_seq_num_vld : signal is "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status rq_seq_num_vld";
  attribute x_interface_info of pcie_rq_tag_vld : signal is "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status rq_tag_vld";
  attribute x_interface_info of s_axis_cc_tlast : signal is "xilinx.com:interface:axis:1.0 s_axis_cc TLAST";
  attribute x_interface_info of s_axis_cc_tvalid : signal is "xilinx.com:interface:axis:1.0 s_axis_cc TVALID";
  attribute x_interface_info of s_axis_rq_tlast : signal is "xilinx.com:interface:axis:1.0 s_axis_rq TLAST";
  attribute x_interface_info of s_axis_rq_tvalid : signal is "xilinx.com:interface:axis:1.0 s_axis_rq TVALID";
  attribute x_interface_info of sys_clk : signal is "xilinx.com:signal:clock:1.0 CLK.sys_clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of sys_clk : signal is "XIL_INTERFACENAME CLK.sys_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0";
  attribute x_interface_info of sys_clk_gt : signal is "xilinx.com:signal:clock:1.0 CLK.sys_clk_gt CLK";
  attribute x_interface_parameter of sys_clk_gt : signal is "XIL_INTERFACENAME CLK.sys_clk_gt, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0";
  attribute x_interface_info of sys_reset : signal is "xilinx.com:signal:reset:1.0 RST.sys_rst RST";
  attribute x_interface_parameter of sys_reset : signal is "XIL_INTERFACENAME RST.sys_rst, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of user_clk : signal is "xilinx.com:signal:clock:1.0 CLK.user_clk CLK";
  attribute x_interface_parameter of user_clk : signal is "XIL_INTERFACENAME CLK.user_clk, ASSOCIATED_BUSIF m_axis_cq:s_axis_cc:s_axis_rq:m_axis_rc, FREQ_HZ 125000000, ASSOCIATED_RESET user_reset, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0";
  attribute x_interface_info of user_reset : signal is "xilinx.com:signal:reset:1.0 RST.user_reset RST";
  attribute x_interface_parameter of user_reset : signal is "XIL_INTERFACENAME RST.user_reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute x_interface_info of cfg_current_speed : signal is "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status current_speed";
  attribute x_interface_info of cfg_dpa_substate_change : signal is "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status dpa_substate_change";
  attribute x_interface_info of cfg_ds_bus_number : signal is "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control ds_bus_number";
  attribute x_interface_info of cfg_ds_device_number : signal is "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control ds_device_number";
  attribute x_interface_info of cfg_ds_function_number : signal is "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control ds_function_number";
  attribute x_interface_info of cfg_ds_port_number : signal is "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control ds_port_number";
  attribute x_interface_info of cfg_dsn : signal is "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control dsn";
  attribute x_interface_info of cfg_fc_cpld : signal is "xilinx.com:interface:pcie_cfg_fc:1.0 pcie_cfg_fc CPLD";
  attribute x_interface_info of cfg_fc_cplh : signal is "xilinx.com:interface:pcie_cfg_fc:1.0 pcie_cfg_fc CPLH";
  attribute x_interface_info of cfg_fc_npd : signal is "xilinx.com:interface:pcie_cfg_fc:1.0 pcie_cfg_fc NPD";
  attribute x_interface_info of cfg_fc_nph : signal is "xilinx.com:interface:pcie_cfg_fc:1.0 pcie_cfg_fc NPH";
  attribute x_interface_info of cfg_fc_pd : signal is "xilinx.com:interface:pcie_cfg_fc:1.0 pcie_cfg_fc PD";
  attribute x_interface_info of cfg_fc_ph : signal is "xilinx.com:interface:pcie_cfg_fc:1.0 pcie_cfg_fc PH";
  attribute x_interface_info of cfg_fc_sel : signal is "xilinx.com:interface:pcie_cfg_fc:1.0 pcie_cfg_fc SEL";
  attribute x_interface_info of cfg_flr_done : signal is "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control flr_done";
  attribute x_interface_info of cfg_flr_in_process : signal is "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control flr_in_process";
  attribute x_interface_info of cfg_function_power_state : signal is "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status function_power_state";
  attribute x_interface_info of cfg_function_status : signal is "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status function_status";
  attribute x_interface_info of cfg_interrupt_int : signal is "xilinx.com:interface:pcie3_cfg_interrupt:1.0 pcie3_cfg_interrupt INTx_VECTOR";
  attribute x_interface_info of cfg_interrupt_msix_address : signal is "xilinx.com:interface:pcie3_cfg_msix:1.0 pcie3_cfg_msix address";
  attribute x_interface_info of cfg_interrupt_msix_data : signal is "xilinx.com:interface:pcie3_cfg_msix:1.0 pcie3_cfg_msix data";
  attribute x_interface_info of cfg_interrupt_msix_enable : signal is "xilinx.com:interface:pcie3_cfg_msix:1.0 pcie3_cfg_msix enable";
  attribute x_interface_info of cfg_interrupt_msix_mask : signal is "xilinx.com:interface:pcie3_cfg_msix:1.0 pcie3_cfg_msix mask";
  attribute x_interface_info of cfg_interrupt_msix_vf_enable : signal is "xilinx.com:interface:pcie3_cfg_msix:1.0 pcie3_cfg_msix vf_enable";
  attribute x_interface_info of cfg_interrupt_msix_vf_mask : signal is "xilinx.com:interface:pcie3_cfg_msix:1.0 pcie3_cfg_msix vf_mask";
  attribute x_interface_info of cfg_interrupt_pending : signal is "xilinx.com:interface:pcie3_cfg_interrupt:1.0 pcie3_cfg_interrupt PENDING";
  attribute x_interface_info of cfg_link_power_state : signal is "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status link_power_state";
  attribute x_interface_info of cfg_ltssm_state : signal is "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status ltssm_state";
  attribute x_interface_info of cfg_max_payload : signal is "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status max_payload";
  attribute x_interface_info of cfg_max_read_req : signal is "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status max_read_req";
  attribute x_interface_info of cfg_mgmt_addr : signal is "xilinx.com:interface:pcie_cfg_mgmt:1.0 pcie_cfg_mgmt ADDR";
  attribute x_interface_info of cfg_mgmt_byte_enable : signal is "xilinx.com:interface:pcie_cfg_mgmt:1.0 pcie_cfg_mgmt BYTE_EN";
  attribute x_interface_info of cfg_mgmt_read_data : signal is "xilinx.com:interface:pcie_cfg_mgmt:1.0 pcie_cfg_mgmt READ_DATA";
  attribute x_interface_info of cfg_mgmt_write_data : signal is "xilinx.com:interface:pcie_cfg_mgmt:1.0 pcie_cfg_mgmt WRITE_DATA";
  attribute x_interface_info of cfg_msg_received_data : signal is "xilinx.com:interface:pcie3_cfg_msg_received:1.0 pcie3_cfg_mesg_rcvd recd_data";
  attribute x_interface_info of cfg_msg_received_type : signal is "xilinx.com:interface:pcie3_cfg_msg_received:1.0 pcie3_cfg_mesg_rcvd recd_type";
  attribute x_interface_info of cfg_msg_transmit_data : signal is "xilinx.com:interface:pcie3_cfg_mesg_tx:1.0 pcie3_cfg_mesg_tx TRANSMIT_DATA";
  attribute x_interface_info of cfg_msg_transmit_type : signal is "xilinx.com:interface:pcie3_cfg_mesg_tx:1.0 pcie3_cfg_mesg_tx TRANSMIT_TYPE";
  attribute x_interface_info of cfg_negotiated_width : signal is "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status negotiated_width";
  attribute x_interface_info of cfg_obff_enable : signal is "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status obff_enable";
  attribute x_interface_info of cfg_per_func_status_control : signal is "xilinx.com:interface:pcie3_per_func_status:1.0 pcie3_per_func_status STATUS_CONTROL";
  attribute x_interface_info of cfg_per_func_status_data : signal is "xilinx.com:interface:pcie3_per_func_status:1.0 pcie3_per_func_status STATUS_DATA";
  attribute x_interface_info of cfg_per_function_number : signal is "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control per_function_number";
  attribute x_interface_info of cfg_phy_link_status : signal is "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status phy_link_status";
  attribute x_interface_info of cfg_rcb_status : signal is "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status rcb_status";
  attribute x_interface_info of cfg_subsys_vend_id : signal is "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control subsys_vend_id";
  attribute x_interface_info of cfg_tph_requester_enable : signal is "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status tph_requester_enable";
  attribute x_interface_info of cfg_tph_st_mode : signal is "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status tph_st_mode";
  attribute x_interface_info of cfg_vf_flr_done : signal is "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control vf_flr_done";
  attribute x_interface_info of cfg_vf_flr_in_process : signal is "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control vf_flr_in_process";
  attribute x_interface_info of cfg_vf_power_state : signal is "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status vf_power_state";
  attribute x_interface_info of cfg_vf_status : signal is "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status vf_status";
  attribute x_interface_info of cfg_vf_tph_requester_enable : signal is "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status vf_tph_requester_enable";
  attribute x_interface_info of cfg_vf_tph_st_mode : signal is "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status vf_tph_st_mode";
  attribute x_interface_info of int_qpll1lock_out : signal is "xilinx.com:display_pcie3_ultrascale:int_shared_logic:1.0 pcie3_us_int_shared_logic ints_qpll1lock_out";
  attribute x_interface_info of int_qpll1outclk_out : signal is "xilinx.com:display_pcie3_ultrascale:int_shared_logic:1.0 pcie3_us_int_shared_logic ints_qpll1outclk_out";
  attribute x_interface_info of int_qpll1outrefclk_out : signal is "xilinx.com:display_pcie3_ultrascale:int_shared_logic:1.0 pcie3_us_int_shared_logic ints_qpll1outrefclk_out";
  attribute x_interface_info of m_axis_cq_tdata : signal is "xilinx.com:interface:axis:1.0 m_axis_cq TDATA";
  attribute x_interface_parameter of m_axis_cq_tdata : signal is "XIL_INTERFACENAME m_axis_cq, TDATA_NUM_BYTES 32, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 85, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of m_axis_cq_tkeep : signal is "xilinx.com:interface:axis:1.0 m_axis_cq TKEEP";
  attribute x_interface_info of m_axis_cq_tuser : signal is "xilinx.com:interface:axis:1.0 m_axis_cq TUSER";
  attribute x_interface_info of m_axis_rc_tdata : signal is "xilinx.com:interface:axis:1.0 m_axis_rc TDATA";
  attribute x_interface_parameter of m_axis_rc_tdata : signal is "XIL_INTERFACENAME m_axis_rc, TDATA_NUM_BYTES 32, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 75, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of m_axis_rc_tkeep : signal is "xilinx.com:interface:axis:1.0 m_axis_rc TKEEP";
  attribute x_interface_info of m_axis_rc_tuser : signal is "xilinx.com:interface:axis:1.0 m_axis_rc TUSER";
  attribute x_interface_info of pci_exp_rxn : signal is "xilinx.com:interface:pcie_7x_mgt:1.0 pcie_7x_mgt rxn";
  attribute x_interface_info of pci_exp_rxp : signal is "xilinx.com:interface:pcie_7x_mgt:1.0 pcie_7x_mgt rxp";
  attribute x_interface_info of pci_exp_txn : signal is "xilinx.com:interface:pcie_7x_mgt:1.0 pcie_7x_mgt txn";
  attribute x_interface_info of pci_exp_txp : signal is "xilinx.com:interface:pcie_7x_mgt:1.0 pcie_7x_mgt txp";
  attribute x_interface_info of pcie_cq_np_req_count : signal is "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status cq_np_req_count";
  attribute x_interface_info of pcie_rq_seq_num : signal is "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status rq_seq_num";
  attribute x_interface_info of pcie_rq_tag : signal is "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status rq_tag";
  attribute x_interface_info of pcie_rq_tag_av : signal is "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status rq_tag_av";
  attribute x_interface_info of pcie_tfc_npd_av : signal is "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status tfc_npd_av, xilinx.com:interface:pcie3_transmit_fc:1.0 pcie3_transmit_fc npd_av";
  attribute x_interface_info of pcie_tfc_nph_av : signal is "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status tfc_nph_av, xilinx.com:interface:pcie3_transmit_fc:1.0 pcie3_transmit_fc nph_av";
  attribute x_interface_info of s_axis_cc_tdata : signal is "xilinx.com:interface:axis:1.0 s_axis_cc TDATA";
  attribute x_interface_parameter of s_axis_cc_tdata : signal is "XIL_INTERFACENAME s_axis_cc, TDATA_NUM_BYTES 32, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 33, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of s_axis_cc_tkeep : signal is "xilinx.com:interface:axis:1.0 s_axis_cc TKEEP";
  attribute x_interface_info of s_axis_cc_tready : signal is "xilinx.com:interface:axis:1.0 s_axis_cc TREADY";
  attribute x_interface_info of s_axis_cc_tuser : signal is "xilinx.com:interface:axis:1.0 s_axis_cc TUSER";
  attribute x_interface_info of s_axis_rq_tdata : signal is "xilinx.com:interface:axis:1.0 s_axis_rq TDATA";
  attribute x_interface_parameter of s_axis_rq_tdata : signal is "XIL_INTERFACENAME s_axis_rq, TDATA_NUM_BYTES 32, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 60, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of s_axis_rq_tkeep : signal is "xilinx.com:interface:axis:1.0 s_axis_rq TKEEP";
  attribute x_interface_info of s_axis_rq_tready : signal is "xilinx.com:interface:axis:1.0 s_axis_rq TREADY";
  attribute x_interface_info of s_axis_rq_tuser : signal is "xilinx.com:interface:axis:1.0 s_axis_rq TUSER";
begin
U0: entity work.pcie3_ultrascale_7038_pcie3_ultrascale_7038_pcie3_uscale_core_top
     port map (
      bufgtce_out(23 downto 0) => B"000000000000000000000000",
      bufgtcemask_out(23 downto 0) => B"000000000000000000000000",
      bufgtdiv_out(71 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000",
      bufgtreset_out(23 downto 0) => B"000000000000000000000000",
      bufgtrstmask_out(23 downto 0) => B"000000000000000000000000",
      cap_gnt => '1',
      cap_rel => '0',
      cap_req => NLW_U0_cap_req_UNCONNECTED,
      cfg_config_space_enable => cfg_config_space_enable,
      cfg_current_speed(2 downto 0) => cfg_current_speed(2 downto 0),
      cfg_dpa_substate_change(3 downto 0) => cfg_dpa_substate_change(3 downto 0),
      cfg_ds_bus_number(7 downto 0) => cfg_ds_bus_number(7 downto 0),
      cfg_ds_device_number(4 downto 0) => cfg_ds_device_number(4 downto 0),
      cfg_ds_function_number(2 downto 0) => cfg_ds_function_number(2 downto 0),
      cfg_ds_port_number(7 downto 0) => cfg_ds_port_number(7 downto 0),
      cfg_dsn(63 downto 0) => cfg_dsn(63 downto 0),
      cfg_err_cor_in => cfg_err_cor_in,
      cfg_err_cor_out => cfg_err_cor_out,
      cfg_err_fatal_out => cfg_err_fatal_out,
      cfg_err_nonfatal_out => cfg_err_nonfatal_out,
      cfg_err_uncor_in => cfg_err_uncor_in,
      cfg_ext_function_number(7 downto 0) => NLW_U0_cfg_ext_function_number_UNCONNECTED(7 downto 0),
      cfg_ext_read_data(31 downto 0) => B"00000000000000000000000000000000",
      cfg_ext_read_data_valid => '0',
      cfg_ext_read_received => NLW_U0_cfg_ext_read_received_UNCONNECTED,
      cfg_ext_register_number(9 downto 0) => NLW_U0_cfg_ext_register_number_UNCONNECTED(9 downto 0),
      cfg_ext_write_byte_enable(3 downto 0) => NLW_U0_cfg_ext_write_byte_enable_UNCONNECTED(3 downto 0),
      cfg_ext_write_data(31 downto 0) => NLW_U0_cfg_ext_write_data_UNCONNECTED(31 downto 0),
      cfg_ext_write_received => NLW_U0_cfg_ext_write_received_UNCONNECTED,
      cfg_fc_cpld(11 downto 0) => cfg_fc_cpld(11 downto 0),
      cfg_fc_cplh(7 downto 0) => cfg_fc_cplh(7 downto 0),
      cfg_fc_npd(11 downto 0) => cfg_fc_npd(11 downto 0),
      cfg_fc_nph(7 downto 0) => cfg_fc_nph(7 downto 0),
      cfg_fc_pd(11 downto 0) => cfg_fc_pd(11 downto 0),
      cfg_fc_ph(7 downto 0) => cfg_fc_ph(7 downto 0),
      cfg_fc_sel(2 downto 0) => cfg_fc_sel(2 downto 0),
      cfg_flr_done(3 downto 0) => cfg_flr_done(3 downto 0),
      cfg_flr_in_process(3 downto 0) => cfg_flr_in_process(3 downto 0),
      cfg_function_power_state(11 downto 0) => cfg_function_power_state(11 downto 0),
      cfg_function_status(15 downto 0) => cfg_function_status(15 downto 0),
      cfg_hot_reset_in => cfg_hot_reset_in,
      cfg_hot_reset_out => cfg_hot_reset_out,
      cfg_interrupt_int(3 downto 0) => cfg_interrupt_int(3 downto 0),
      cfg_interrupt_msi_attr(2 downto 0) => B"000",
      cfg_interrupt_msi_data(31 downto 0) => NLW_U0_cfg_interrupt_msi_data_UNCONNECTED(31 downto 0),
      cfg_interrupt_msi_enable(3 downto 0) => NLW_U0_cfg_interrupt_msi_enable_UNCONNECTED(3 downto 0),
      cfg_interrupt_msi_fail => NLW_U0_cfg_interrupt_msi_fail_UNCONNECTED,
      cfg_interrupt_msi_function_number(3 downto 0) => cfg_interrupt_msi_function_number(3 downto 0),
      cfg_interrupt_msi_int(31 downto 0) => B"00000000000000000000000000000000",
      cfg_interrupt_msi_mask_update => NLW_U0_cfg_interrupt_msi_mask_update_UNCONNECTED,
      cfg_interrupt_msi_mmenable(11 downto 0) => NLW_U0_cfg_interrupt_msi_mmenable_UNCONNECTED(11 downto 0),
      cfg_interrupt_msi_pending_status(31 downto 0) => B"00000000000000000000000000000000",
      cfg_interrupt_msi_pending_status_data_enable => '0',
      cfg_interrupt_msi_pending_status_function_num(3 downto 0) => B"0000",
      cfg_interrupt_msi_select(3 downto 0) => B"0000",
      cfg_interrupt_msi_sent => NLW_U0_cfg_interrupt_msi_sent_UNCONNECTED,
      cfg_interrupt_msi_tph_present => '0',
      cfg_interrupt_msi_tph_st_tag(8 downto 0) => B"000000000",
      cfg_interrupt_msi_tph_type(1 downto 0) => B"00",
      cfg_interrupt_msi_vf_enable(7 downto 0) => NLW_U0_cfg_interrupt_msi_vf_enable_UNCONNECTED(7 downto 0),
      cfg_interrupt_msix_address(63 downto 0) => cfg_interrupt_msix_address(63 downto 0),
      cfg_interrupt_msix_data(31 downto 0) => cfg_interrupt_msix_data(31 downto 0),
      cfg_interrupt_msix_enable(3 downto 0) => cfg_interrupt_msix_enable(3 downto 0),
      cfg_interrupt_msix_fail => cfg_interrupt_msix_fail,
      cfg_interrupt_msix_int => cfg_interrupt_msix_int,
      cfg_interrupt_msix_mask(3 downto 0) => cfg_interrupt_msix_mask(3 downto 0),
      cfg_interrupt_msix_sent => cfg_interrupt_msix_sent,
      cfg_interrupt_msix_vf_enable(7 downto 0) => cfg_interrupt_msix_vf_enable(7 downto 0),
      cfg_interrupt_msix_vf_mask(7 downto 0) => cfg_interrupt_msix_vf_mask(7 downto 0),
      cfg_interrupt_pending(3 downto 0) => cfg_interrupt_pending(3 downto 0),
      cfg_interrupt_sent => cfg_interrupt_sent,
      cfg_link_power_state(1 downto 0) => cfg_link_power_state(1 downto 0),
      cfg_link_training_enable => cfg_link_training_enable,
      cfg_local_error => cfg_local_error,
      cfg_ltr_enable => cfg_ltr_enable,
      cfg_ltssm_state(5 downto 0) => cfg_ltssm_state(5 downto 0),
      cfg_max_payload(2 downto 0) => cfg_max_payload(2 downto 0),
      cfg_max_read_req(2 downto 0) => cfg_max_read_req(2 downto 0),
      cfg_mgmt_addr(18 downto 0) => cfg_mgmt_addr(18 downto 0),
      cfg_mgmt_byte_enable(3 downto 0) => cfg_mgmt_byte_enable(3 downto 0),
      cfg_mgmt_read => cfg_mgmt_read,
      cfg_mgmt_read_data(31 downto 0) => cfg_mgmt_read_data(31 downto 0),
      cfg_mgmt_read_write_done => cfg_mgmt_read_write_done,
      cfg_mgmt_type1_cfg_reg_access => cfg_mgmt_type1_cfg_reg_access,
      cfg_mgmt_write => cfg_mgmt_write,
      cfg_mgmt_write_data(31 downto 0) => cfg_mgmt_write_data(31 downto 0),
      cfg_msg_received => cfg_msg_received,
      cfg_msg_received_data(7 downto 0) => cfg_msg_received_data(7 downto 0),
      cfg_msg_received_type(4 downto 0) => cfg_msg_received_type(4 downto 0),
      cfg_msg_transmit => cfg_msg_transmit,
      cfg_msg_transmit_data(31 downto 0) => cfg_msg_transmit_data(31 downto 0),
      cfg_msg_transmit_done => cfg_msg_transmit_done,
      cfg_msg_transmit_type(2 downto 0) => cfg_msg_transmit_type(2 downto 0),
      cfg_negotiated_width(3 downto 0) => cfg_negotiated_width(3 downto 0),
      cfg_obff_enable(1 downto 0) => cfg_obff_enable(1 downto 0),
      cfg_per_func_status_control(2 downto 0) => cfg_per_func_status_control(2 downto 0),
      cfg_per_func_status_data(15 downto 0) => cfg_per_func_status_data(15 downto 0),
      cfg_per_function_number(3 downto 0) => cfg_per_function_number(3 downto 0),
      cfg_per_function_output_request => cfg_per_function_output_request,
      cfg_per_function_update_done => cfg_per_function_update_done,
      cfg_phy_link_down => cfg_phy_link_down,
      cfg_phy_link_status(1 downto 0) => cfg_phy_link_status(1 downto 0),
      cfg_pl_status_change => cfg_pl_status_change,
      cfg_power_state_change_ack => cfg_power_state_change_ack,
      cfg_power_state_change_interrupt => cfg_power_state_change_interrupt,
      cfg_rcb_status(3 downto 0) => cfg_rcb_status(3 downto 0),
      cfg_req_pm_transition_l23_ready => cfg_req_pm_transition_l23_ready,
      cfg_subsys_vend_id(15 downto 0) => cfg_subsys_vend_id(15 downto 0),
      cfg_tph_requester_enable(3 downto 0) => cfg_tph_requester_enable(3 downto 0),
      cfg_tph_st_mode(11 downto 0) => cfg_tph_st_mode(11 downto 0),
      cfg_vf_flr_done(7 downto 0) => cfg_vf_flr_done(7 downto 0),
      cfg_vf_flr_in_process(7 downto 0) => cfg_vf_flr_in_process(7 downto 0),
      cfg_vf_power_state(23 downto 0) => cfg_vf_power_state(23 downto 0),
      cfg_vf_status(15 downto 0) => cfg_vf_status(15 downto 0),
      cfg_vf_tph_requester_enable(7 downto 0) => cfg_vf_tph_requester_enable(7 downto 0),
      cfg_vf_tph_st_mode(23 downto 0) => cfg_vf_tph_st_mode(23 downto 0),
      common_commands_in(25 downto 0) => B"00000000000000000000000000",
      common_commands_out(25 downto 0) => NLW_U0_common_commands_out_UNCONNECTED(25 downto 0),
      conf_req_data(31 downto 0) => B"00000000000000000000000000000000",
      conf_req_ready => NLW_U0_conf_req_ready_UNCONNECTED,
      conf_req_reg_num(3 downto 0) => B"0000",
      conf_req_type(1 downto 0) => B"00",
      conf_req_valid => '0',
      conf_resp_rdata(31 downto 0) => NLW_U0_conf_resp_rdata_UNCONNECTED(31 downto 0),
      conf_resp_valid => NLW_U0_conf_resp_valid_UNCONNECTED,
      cplllock_out(7 downto 0) => B"00000000",
      cpllpd_in(7 downto 0) => NLW_U0_cpllpd_in_UNCONNECTED(7 downto 0),
      cpllreset_in(7 downto 0) => NLW_U0_cpllreset_in_UNCONNECTED(7 downto 0),
      dmonfiforeset_in(7 downto 0) => NLW_U0_dmonfiforeset_in_UNCONNECTED(7 downto 0),
      dmonitorclk_in(7 downto 0) => NLW_U0_dmonitorclk_in_UNCONNECTED(7 downto 0),
      dmonitorout_out(135 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      drp_addr(9 downto 0) => B"0000000000",
      drp_clk => '1',
      drp_di(15 downto 0) => B"0000000000000000",
      drp_do(15 downto 0) => NLW_U0_drp_do_UNCONNECTED(15 downto 0),
      drp_en => '0',
      drp_rdy => NLW_U0_drp_rdy_UNCONNECTED,
      drp_we => '0',
      drpaddr_in(71 downto 0) => NLW_U0_drpaddr_in_UNCONNECTED(71 downto 0),
      drpclk_in(7 downto 0) => NLW_U0_drpclk_in_UNCONNECTED(7 downto 0),
      drpdi_in(127 downto 0) => NLW_U0_drpdi_in_UNCONNECTED(127 downto 0),
      drpdo_out(127 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      drpen_in(7 downto 0) => NLW_U0_drpen_in_UNCONNECTED(7 downto 0),
      drprdy_out(7 downto 0) => B"00000000",
      drpwe_in(7 downto 0) => NLW_U0_drpwe_in_UNCONNECTED(7 downto 0),
      ext_ch_gt_drpaddr(71 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000",
      ext_ch_gt_drpclk => NLW_U0_ext_ch_gt_drpclk_UNCONNECTED,
      ext_ch_gt_drpdi(127 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      ext_ch_gt_drpdo(127 downto 0) => NLW_U0_ext_ch_gt_drpdo_UNCONNECTED(127 downto 0),
      ext_ch_gt_drpen(7 downto 0) => B"00000000",
      ext_ch_gt_drprdy(7 downto 0) => NLW_U0_ext_ch_gt_drprdy_UNCONNECTED(7 downto 0),
      ext_ch_gt_drpwe(7 downto 0) => B"00000000",
      ext_qpll1lock_out(1 downto 0) => B"00",
      ext_qpll1outclk_out(1 downto 0) => B"00",
      ext_qpll1outrefclk_out(1 downto 0) => B"00",
      ext_qpll1pd(1 downto 0) => NLW_U0_ext_qpll1pd_UNCONNECTED(1 downto 0),
      ext_qpll1rate(5 downto 0) => NLW_U0_ext_qpll1rate_UNCONNECTED(5 downto 0),
      ext_qpll1refclk(1 downto 0) => NLW_U0_ext_qpll1refclk_UNCONNECTED(1 downto 0),
      ext_qpll1reset(1 downto 0) => NLW_U0_ext_qpll1reset_UNCONNECTED(1 downto 0),
      eyescandataerror_out(7 downto 0) => B"00000000",
      eyescanreset_in(7 downto 0) => NLW_U0_eyescanreset_in_UNCONNECTED(7 downto 0),
      free_run_clock => '0',
      gt_bufgtdiv(8 downto 0) => NLW_U0_gt_bufgtdiv_UNCONNECTED(8 downto 0),
      gt_cplllock(7 downto 0) => NLW_U0_gt_cplllock_UNCONNECTED(7 downto 0),
      gt_dmonfiforeset(7 downto 0) => B"00000000",
      gt_dmonitorclk(7 downto 0) => B"00000000",
      gt_dmonitorout(135 downto 0) => NLW_U0_gt_dmonitorout_UNCONNECTED(135 downto 0),
      gt_eyescandataerror(7 downto 0) => NLW_U0_gt_eyescandataerror_UNCONNECTED(7 downto 0),
      gt_gtpowergood(7 downto 0) => NLW_U0_gt_gtpowergood_UNCONNECTED(7 downto 0),
      gt_loopback(23 downto 0) => B"000000000000000000000000",
      gt_pcierateidle(7 downto 0) => NLW_U0_gt_pcierateidle_UNCONNECTED(7 downto 0),
      gt_pcieuserratedone(7 downto 0) => B"00000000",
      gt_pcieuserratestart(7 downto 0) => NLW_U0_gt_pcieuserratestart_UNCONNECTED(7 downto 0),
      gt_phystatus(7 downto 0) => NLW_U0_gt_phystatus_UNCONNECTED(7 downto 0),
      gt_qpll1lock(1 downto 0) => NLW_U0_gt_qpll1lock_UNCONNECTED(1 downto 0),
      gt_rxbufstatus(23 downto 0) => NLW_U0_gt_rxbufstatus_UNCONNECTED(23 downto 0),
      gt_rxcdrlock(7 downto 0) => NLW_U0_gt_rxcdrlock_UNCONNECTED(7 downto 0),
      gt_rxcommadet(7 downto 0) => NLW_U0_gt_rxcommadet_UNCONNECTED(7 downto 0),
      gt_rxdlysresetdone(7 downto 0) => NLW_U0_gt_rxdlysresetdone_UNCONNECTED(7 downto 0),
      gt_rxoutclk(7 downto 0) => NLW_U0_gt_rxoutclk_UNCONNECTED(7 downto 0),
      gt_rxphaligndone(7 downto 0) => NLW_U0_gt_rxphaligndone_UNCONNECTED(7 downto 0),
      gt_rxpmaresetdone(7 downto 0) => NLW_U0_gt_rxpmaresetdone_UNCONNECTED(7 downto 0),
      gt_rxprbscntreset(7 downto 0) => B"00000000",
      gt_rxprbserr(7 downto 0) => NLW_U0_gt_rxprbserr_UNCONNECTED(7 downto 0),
      gt_rxprbssel(31 downto 0) => B"00000000000000000000000000000000",
      gt_rxrecclkout(7 downto 0) => NLW_U0_gt_rxrecclkout_UNCONNECTED(7 downto 0),
      gt_rxresetdone(7 downto 0) => NLW_U0_gt_rxresetdone_UNCONNECTED(7 downto 0),
      gt_rxstatus(23 downto 0) => NLW_U0_gt_rxstatus_UNCONNECTED(23 downto 0),
      gt_rxsyncdone(7 downto 0) => NLW_U0_gt_rxsyncdone_UNCONNECTED(7 downto 0),
      gt_rxvalid(7 downto 0) => NLW_U0_gt_rxvalid_UNCONNECTED(7 downto 0),
      gt_tx_powerdown(2 downto 0) => B"000",
      gt_txdlysresetdone(7 downto 0) => NLW_U0_gt_txdlysresetdone_UNCONNECTED(7 downto 0),
      gt_txelecidle(7 downto 0) => NLW_U0_gt_txelecidle_UNCONNECTED(7 downto 0),
      gt_txinhibit(7 downto 0) => B"00000000",
      gt_txphaligndone(7 downto 0) => NLW_U0_gt_txphaligndone_UNCONNECTED(7 downto 0),
      gt_txphinitdone(7 downto 0) => NLW_U0_gt_txphinitdone_UNCONNECTED(7 downto 0),
      gt_txprbsforceerr(7 downto 0) => B"00000000",
      gt_txprbssel(31 downto 0) => B"00000000000000000000000000000000",
      gt_txresetdone(7 downto 0) => NLW_U0_gt_txresetdone_UNCONNECTED(7 downto 0),
      gthrxn_in(7 downto 0) => NLW_U0_gthrxn_in_UNCONNECTED(7 downto 0),
      gthrxp_in(7 downto 0) => NLW_U0_gthrxp_in_UNCONNECTED(7 downto 0),
      gthtxn_out(7 downto 0) => B"00000000",
      gthtxp_out(7 downto 0) => B"00000000",
      gtpowergood_out(7 downto 0) => B"00000000",
      gtrefclk01_in(1 downto 0) => NLW_U0_gtrefclk01_in_UNCONNECTED(1 downto 0),
      gtrefclk0_in(7 downto 0) => NLW_U0_gtrefclk0_in_UNCONNECTED(7 downto 0),
      gtrxreset_in(7 downto 0) => NLW_U0_gtrxreset_in_UNCONNECTED(7 downto 0),
      gttxreset_in(7 downto 0) => NLW_U0_gttxreset_in_UNCONNECTED(7 downto 0),
      gtwiz_reset_rx_done_in => NLW_U0_gtwiz_reset_rx_done_in_UNCONNECTED,
      gtwiz_reset_tx_done_in => NLW_U0_gtwiz_reset_tx_done_in_UNCONNECTED,
      gtwiz_userclk_rx_active_in => NLW_U0_gtwiz_userclk_rx_active_in_UNCONNECTED,
      gtwiz_userclk_tx_active_in => NLW_U0_gtwiz_userclk_tx_active_in_UNCONNECTED,
      gtwiz_userclk_tx_reset_in => NLW_U0_gtwiz_userclk_tx_reset_in_UNCONNECTED,
      int_qpll1lock_out(1 downto 0) => int_qpll1lock_out(1 downto 0),
      int_qpll1outclk_out(1 downto 0) => int_qpll1outclk_out(1 downto 0),
      int_qpll1outrefclk_out(1 downto 0) => int_qpll1outrefclk_out(1 downto 0),
      loopback_in(23 downto 0) => NLW_U0_loopback_in_UNCONNECTED(23 downto 0),
      m_axis_cq_tdata(255 downto 0) => m_axis_cq_tdata(255 downto 0),
      m_axis_cq_tkeep(7 downto 0) => m_axis_cq_tkeep(7 downto 0),
      m_axis_cq_tlast => m_axis_cq_tlast,
      m_axis_cq_tready => m_axis_cq_tready,
      m_axis_cq_tuser(84 downto 0) => m_axis_cq_tuser(84 downto 0),
      m_axis_cq_tvalid => m_axis_cq_tvalid,
      m_axis_rc_tdata(255 downto 0) => m_axis_rc_tdata(255 downto 0),
      m_axis_rc_tkeep(7 downto 0) => m_axis_rc_tkeep(7 downto 0),
      m_axis_rc_tlast => m_axis_rc_tlast,
      m_axis_rc_tready => m_axis_rc_tready,
      m_axis_rc_tuser(74 downto 0) => m_axis_rc_tuser(74 downto 0),
      m_axis_rc_tvalid => m_axis_rc_tvalid,
      mcap_design_switch => NLW_U0_mcap_design_switch_UNCONNECTED,
      mcap_eos_in => '0',
      pci_exp_rxn(7 downto 0) => pci_exp_rxn(7 downto 0),
      pci_exp_rxp(7 downto 0) => pci_exp_rxp(7 downto 0),
      pci_exp_txn(7 downto 0) => pci_exp_txn(7 downto 0),
      pci_exp_txp(7 downto 0) => pci_exp_txp(7 downto 0),
      pcie_cq_np_req => pcie_cq_np_req,
      pcie_cq_np_req_count(5 downto 0) => pcie_cq_np_req_count(5 downto 0),
      pcie_perstn0_out => NLW_U0_pcie_perstn0_out_UNCONNECTED,
      pcie_perstn1_in => '0',
      pcie_perstn1_out => NLW_U0_pcie_perstn1_out_UNCONNECTED,
      pcie_rq_seq_num(3 downto 0) => pcie_rq_seq_num(3 downto 0),
      pcie_rq_seq_num_vld => pcie_rq_seq_num_vld,
      pcie_rq_tag(5 downto 0) => pcie_rq_tag(5 downto 0),
      pcie_rq_tag_av(1 downto 0) => pcie_rq_tag_av(1 downto 0),
      pcie_rq_tag_vld => pcie_rq_tag_vld,
      pcie_tfc_npd_av(1 downto 0) => pcie_tfc_npd_av(1 downto 0),
      pcie_tfc_nph_av(1 downto 0) => pcie_tfc_nph_av(1 downto 0),
      pcieeqrxeqadaptdone_in(7 downto 0) => NLW_U0_pcieeqrxeqadaptdone_in_UNCONNECTED(7 downto 0),
      pcierategen3_out(7 downto 0) => B"00000000",
      pcierateidle_out(7 downto 0) => B"00000000",
      pcierateqpllpd_out(15 downto 0) => B"0000000000000000",
      pcierateqpllreset_out(15 downto 0) => B"0000000000000000",
      pcierstidle_in(7 downto 0) => NLW_U0_pcierstidle_in_UNCONNECTED(7 downto 0),
      pciersttxsyncstart_in(7 downto 0) => NLW_U0_pciersttxsyncstart_in_UNCONNECTED(7 downto 0),
      pciesynctxsyncdone_out(7 downto 0) => B"00000000",
      pcieusergen3rdy_out(7 downto 0) => B"00000000",
      pcieuserphystatusrst_out(7 downto 0) => B"00000000",
      pcieuserratedone_in(7 downto 0) => NLW_U0_pcieuserratedone_in_UNCONNECTED(7 downto 0),
      pcieuserratestart_out(7 downto 0) => B"00000000",
      pcsrsvdin_in(127 downto 0) => NLW_U0_pcsrsvdin_in_UNCONNECTED(127 downto 0),
      pcsrsvdout_out(95 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      phy_prst_n => NLW_U0_phy_prst_n_UNCONNECTED,
      phy_rdy_out => phy_rdy_out,
      phy_rrst_n => NLW_U0_phy_rrst_n_UNCONNECTED,
      phy_rst_fsm(3 downto 0) => NLW_U0_phy_rst_fsm_UNCONNECTED(3 downto 0),
      phy_rst_idle => NLW_U0_phy_rst_idle_UNCONNECTED,
      phy_rxeq_fsm(23 downto 0) => NLW_U0_phy_rxeq_fsm_UNCONNECTED(23 downto 0),
      phy_txeq_ctrl(15 downto 0) => NLW_U0_phy_txeq_ctrl_UNCONNECTED(15 downto 0),
      phy_txeq_fsm(23 downto 0) => NLW_U0_phy_txeq_fsm_UNCONNECTED(23 downto 0),
      phy_txeq_preset(31 downto 0) => NLW_U0_phy_txeq_preset_UNCONNECTED(31 downto 0),
      phystatus_out(7 downto 0) => B"00000000",
      pipe_rx_0_sigs(83 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      pipe_rx_1_sigs(83 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      pipe_rx_2_sigs(83 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      pipe_rx_3_sigs(83 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      pipe_rx_4_sigs(83 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      pipe_rx_5_sigs(83 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      pipe_rx_6_sigs(83 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      pipe_rx_7_sigs(83 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      pipe_tx_0_sigs(83 downto 0) => NLW_U0_pipe_tx_0_sigs_UNCONNECTED(83 downto 0),
      pipe_tx_1_sigs(83 downto 0) => NLW_U0_pipe_tx_1_sigs_UNCONNECTED(83 downto 0),
      pipe_tx_2_sigs(83 downto 0) => NLW_U0_pipe_tx_2_sigs_UNCONNECTED(83 downto 0),
      pipe_tx_3_sigs(83 downto 0) => NLW_U0_pipe_tx_3_sigs_UNCONNECTED(83 downto 0),
      pipe_tx_4_sigs(83 downto 0) => NLW_U0_pipe_tx_4_sigs_UNCONNECTED(83 downto 0),
      pipe_tx_5_sigs(83 downto 0) => NLW_U0_pipe_tx_5_sigs_UNCONNECTED(83 downto 0),
      pipe_tx_6_sigs(83 downto 0) => NLW_U0_pipe_tx_6_sigs_UNCONNECTED(83 downto 0),
      pipe_tx_7_sigs(83 downto 0) => NLW_U0_pipe_tx_7_sigs_UNCONNECTED(83 downto 0),
      pl_eq_in_progress => NLW_U0_pl_eq_in_progress_UNCONNECTED,
      pl_eq_phase(1 downto 0) => NLW_U0_pl_eq_phase_UNCONNECTED(1 downto 0),
      pl_eq_reset_eieos_count => '0',
      pl_gen2_upstream_prefer_deemph => '0',
      qpll0clk_in(7 downto 0) => NLW_U0_qpll0clk_in_UNCONNECTED(7 downto 0),
      qpll0refclk_in(7 downto 0) => NLW_U0_qpll0refclk_in_UNCONNECTED(7 downto 0),
      qpll1clk_in(7 downto 0) => NLW_U0_qpll1clk_in_UNCONNECTED(7 downto 0),
      qpll1lock_out(1 downto 0) => B"00",
      qpll1outclk_out(1 downto 0) => B"00",
      qpll1outrefclk_out(1 downto 0) => B"00",
      qpll1pd_in(1 downto 0) => NLW_U0_qpll1pd_in_UNCONNECTED(1 downto 0),
      qpll1refclk_in(7 downto 0) => NLW_U0_qpll1refclk_in_UNCONNECTED(7 downto 0),
      qpll1reset_in(1 downto 0) => NLW_U0_qpll1reset_in_UNCONNECTED(1 downto 0),
      qpllrsvd2_in(9 downto 0) => NLW_U0_qpllrsvd2_in_UNCONNECTED(9 downto 0),
      qpllrsvd3_in(9 downto 0) => NLW_U0_qpllrsvd3_in_UNCONNECTED(9 downto 0),
      rx8b10ben_in(7 downto 0) => NLW_U0_rx8b10ben_in_UNCONNECTED(7 downto 0),
      rxbufreset_in(7 downto 0) => NLW_U0_rxbufreset_in_UNCONNECTED(7 downto 0),
      rxbufstatus_out(23 downto 0) => B"000000000000000000000000",
      rxbyteisaligned_out(7 downto 0) => B"00000000",
      rxbyterealign_out(7 downto 0) => B"00000000",
      rxcdrhold_in(7 downto 0) => NLW_U0_rxcdrhold_in_UNCONNECTED(7 downto 0),
      rxcdrlock_out(7 downto 0) => B"00000000",
      rxclkcorcnt_out(15 downto 0) => B"0000000000000000",
      rxcommadet_out(7 downto 0) => B"00000000",
      rxcommadeten_in(7 downto 0) => NLW_U0_rxcommadeten_in_UNCONNECTED(7 downto 0),
      rxctrl0_out(127 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      rxctrl1_out(127 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      rxctrl2_out(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      rxctrl3_out(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      rxdata_out(1023 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      rxdfeagchold_in(7 downto 0) => NLW_U0_rxdfeagchold_in_UNCONNECTED(7 downto 0),
      rxdfecfokhold_in(7 downto 0) => NLW_U0_rxdfecfokhold_in_UNCONNECTED(7 downto 0),
      rxdfekhhold_in(7 downto 0) => NLW_U0_rxdfekhhold_in_UNCONNECTED(7 downto 0),
      rxdfelfhold_in(7 downto 0) => NLW_U0_rxdfelfhold_in_UNCONNECTED(7 downto 0),
      rxdfetap10hold_in(7 downto 0) => NLW_U0_rxdfetap10hold_in_UNCONNECTED(7 downto 0),
      rxdfetap11hold_in(7 downto 0) => NLW_U0_rxdfetap11hold_in_UNCONNECTED(7 downto 0),
      rxdfetap12hold_in(7 downto 0) => NLW_U0_rxdfetap12hold_in_UNCONNECTED(7 downto 0),
      rxdfetap13hold_in(7 downto 0) => NLW_U0_rxdfetap13hold_in_UNCONNECTED(7 downto 0),
      rxdfetap14hold_in(7 downto 0) => NLW_U0_rxdfetap14hold_in_UNCONNECTED(7 downto 0),
      rxdfetap15hold_in(7 downto 0) => NLW_U0_rxdfetap15hold_in_UNCONNECTED(7 downto 0),
      rxdfetap2hold_in(7 downto 0) => NLW_U0_rxdfetap2hold_in_UNCONNECTED(7 downto 0),
      rxdfetap3hold_in(7 downto 0) => NLW_U0_rxdfetap3hold_in_UNCONNECTED(7 downto 0),
      rxdfetap4hold_in(7 downto 0) => NLW_U0_rxdfetap4hold_in_UNCONNECTED(7 downto 0),
      rxdfetap5hold_in(7 downto 0) => NLW_U0_rxdfetap5hold_in_UNCONNECTED(7 downto 0),
      rxdfetap6hold_in(7 downto 0) => NLW_U0_rxdfetap6hold_in_UNCONNECTED(7 downto 0),
      rxdfetap7hold_in(7 downto 0) => NLW_U0_rxdfetap7hold_in_UNCONNECTED(7 downto 0),
      rxdfetap8hold_in(7 downto 0) => NLW_U0_rxdfetap8hold_in_UNCONNECTED(7 downto 0),
      rxdfetap9hold_in(7 downto 0) => NLW_U0_rxdfetap9hold_in_UNCONNECTED(7 downto 0),
      rxdfeuthold_in(7 downto 0) => NLW_U0_rxdfeuthold_in_UNCONNECTED(7 downto 0),
      rxdfevphold_in(7 downto 0) => NLW_U0_rxdfevphold_in_UNCONNECTED(7 downto 0),
      rxdlysresetdone_out(7 downto 0) => B"00000000",
      rxelecidle_out(7 downto 0) => B"00000000",
      rxlpmen_in(7 downto 0) => NLW_U0_rxlpmen_in_UNCONNECTED(7 downto 0),
      rxlpmgchold_in(7 downto 0) => NLW_U0_rxlpmgchold_in_UNCONNECTED(7 downto 0),
      rxlpmhfhold_in(7 downto 0) => NLW_U0_rxlpmhfhold_in_UNCONNECTED(7 downto 0),
      rxlpmlfhold_in(7 downto 0) => NLW_U0_rxlpmlfhold_in_UNCONNECTED(7 downto 0),
      rxlpmoshold_in(7 downto 0) => NLW_U0_rxlpmoshold_in_UNCONNECTED(7 downto 0),
      rxmcommaalignen_in(7 downto 0) => NLW_U0_rxmcommaalignen_in_UNCONNECTED(7 downto 0),
      rxoshold_in(7 downto 0) => NLW_U0_rxoshold_in_UNCONNECTED(7 downto 0),
      rxoutclk_out(7 downto 0) => B"00000000",
      rxpcommaalignen_in(7 downto 0) => NLW_U0_rxpcommaalignen_in_UNCONNECTED(7 downto 0),
      rxpd_in(15 downto 0) => NLW_U0_rxpd_in_UNCONNECTED(15 downto 0),
      rxphaligndone_out(7 downto 0) => B"00000000",
      rxpmaresetdone_out(7 downto 0) => B"00000000",
      rxpolarity_in(7 downto 0) => NLW_U0_rxpolarity_in_UNCONNECTED(7 downto 0),
      rxprbscntreset_in(7 downto 0) => NLW_U0_rxprbscntreset_in_UNCONNECTED(7 downto 0),
      rxprbserr_out(7 downto 0) => B"00000000",
      rxprbslocked_out(7 downto 0) => B"00000000",
      rxprbssel_in(31 downto 0) => NLW_U0_rxprbssel_in_UNCONNECTED(31 downto 0),
      rxprgdivresetdone_out(7 downto 0) => B"00000000",
      rxprogdivreset_in(7 downto 0) => NLW_U0_rxprogdivreset_in_UNCONNECTED(7 downto 0),
      rxrate_in(23 downto 0) => NLW_U0_rxrate_in_UNCONNECTED(23 downto 0),
      rxratedone_out(7 downto 0) => B"00000000",
      rxratemode_in(7 downto 0) => NLW_U0_rxratemode_in_UNCONNECTED(7 downto 0),
      rxresetdone_out(7 downto 0) => B"00000000",
      rxslide_in(7 downto 0) => NLW_U0_rxslide_in_UNCONNECTED(7 downto 0),
      rxstatus_out(23 downto 0) => B"000000000000000000000000",
      rxsyncdone_out(7 downto 0) => B"00000000",
      rxuserrdy_in(7 downto 0) => NLW_U0_rxuserrdy_in_UNCONNECTED(7 downto 0),
      rxusrclk2_in(7 downto 0) => NLW_U0_rxusrclk2_in_UNCONNECTED(7 downto 0),
      rxusrclk_in(7 downto 0) => NLW_U0_rxusrclk_in_UNCONNECTED(7 downto 0),
      rxvalid_out(7 downto 0) => B"00000000",
      s_axis_cc_tdata(255 downto 0) => s_axis_cc_tdata(255 downto 0),
      s_axis_cc_tkeep(7 downto 0) => s_axis_cc_tkeep(7 downto 0),
      s_axis_cc_tlast => s_axis_cc_tlast,
      s_axis_cc_tready(3 downto 0) => s_axis_cc_tready(3 downto 0),
      s_axis_cc_tuser(32 downto 0) => s_axis_cc_tuser(32 downto 0),
      s_axis_cc_tvalid => s_axis_cc_tvalid,
      s_axis_rq_tdata(255 downto 0) => s_axis_rq_tdata(255 downto 0),
      s_axis_rq_tkeep(7 downto 0) => s_axis_rq_tkeep(7 downto 0),
      s_axis_rq_tlast => s_axis_rq_tlast,
      s_axis_rq_tready(3 downto 0) => s_axis_rq_tready(3 downto 0),
      s_axis_rq_tuser(59 downto 0) => s_axis_rq_tuser(59 downto 0),
      s_axis_rq_tvalid => s_axis_rq_tvalid,
      startup_cfgclk => NLW_U0_startup_cfgclk_UNCONNECTED,
      startup_cfgmclk => NLW_U0_startup_cfgmclk_UNCONNECTED,
      startup_di(3 downto 0) => NLW_U0_startup_di_UNCONNECTED(3 downto 0),
      startup_do(3 downto 0) => B"0000",
      startup_dts(3 downto 0) => B"0000",
      startup_eos => NLW_U0_startup_eos_UNCONNECTED,
      startup_fcsbo => '0',
      startup_fcsbts => '0',
      startup_gsr => '0',
      startup_gts => '0',
      startup_keyclearb => '1',
      startup_pack => '0',
      startup_preq => NLW_U0_startup_preq_UNCONNECTED,
      startup_usrcclko => '0',
      startup_usrcclkts => '1',
      startup_usrdoneo => '0',
      startup_usrdonets => '1',
      sys_clk => sys_clk,
      sys_clk_gt => sys_clk_gt,
      sys_reset => sys_reset,
      tx8b10ben_in(7 downto 0) => NLW_U0_tx8b10ben_in_UNCONNECTED(7 downto 0),
      txctrl0_in(127 downto 0) => NLW_U0_txctrl0_in_UNCONNECTED(127 downto 0),
      txctrl1_in(127 downto 0) => NLW_U0_txctrl1_in_UNCONNECTED(127 downto 0),
      txctrl2_in(63 downto 0) => NLW_U0_txctrl2_in_UNCONNECTED(63 downto 0),
      txdata_in(1023 downto 0) => NLW_U0_txdata_in_UNCONNECTED(1023 downto 0),
      txdeemph_in(7 downto 0) => NLW_U0_txdeemph_in_UNCONNECTED(7 downto 0),
      txdetectrx_in(7 downto 0) => NLW_U0_txdetectrx_in_UNCONNECTED(7 downto 0),
      txdiffctrl_in(31 downto 0) => NLW_U0_txdiffctrl_in_UNCONNECTED(31 downto 0),
      txdlybypass_in(7 downto 0) => NLW_U0_txdlybypass_in_UNCONNECTED(7 downto 0),
      txdlyen_in(7 downto 0) => NLW_U0_txdlyen_in_UNCONNECTED(7 downto 0),
      txdlyhold_in(7 downto 0) => NLW_U0_txdlyhold_in_UNCONNECTED(7 downto 0),
      txdlyovrden_in(7 downto 0) => NLW_U0_txdlyovrden_in_UNCONNECTED(7 downto 0),
      txdlysreset_in(7 downto 0) => NLW_U0_txdlysreset_in_UNCONNECTED(7 downto 0),
      txdlysresetdone_out(7 downto 0) => B"00000000",
      txdlyupdown_in(7 downto 0) => NLW_U0_txdlyupdown_in_UNCONNECTED(7 downto 0),
      txelecidle_in(7 downto 0) => NLW_U0_txelecidle_in_UNCONNECTED(7 downto 0),
      txinhibit_in(7 downto 0) => NLW_U0_txinhibit_in_UNCONNECTED(7 downto 0),
      txmaincursor_in(55 downto 0) => NLW_U0_txmaincursor_in_UNCONNECTED(55 downto 0),
      txmargin_in(23 downto 0) => NLW_U0_txmargin_in_UNCONNECTED(23 downto 0),
      txoutclk_out(7 downto 0) => B"00000000",
      txoutclksel_in(23 downto 0) => NLW_U0_txoutclksel_in_UNCONNECTED(23 downto 0),
      txpd_in(15 downto 0) => NLW_U0_txpd_in_UNCONNECTED(15 downto 0),
      txphalign_in(7 downto 0) => NLW_U0_txphalign_in_UNCONNECTED(7 downto 0),
      txphaligndone_out(7 downto 0) => B"00000000",
      txphalignen_in(7 downto 0) => NLW_U0_txphalignen_in_UNCONNECTED(7 downto 0),
      txphdlypd_in(7 downto 0) => NLW_U0_txphdlypd_in_UNCONNECTED(7 downto 0),
      txphdlyreset_in(7 downto 0) => NLW_U0_txphdlyreset_in_UNCONNECTED(7 downto 0),
      txphdlytstclk_in(7 downto 0) => NLW_U0_txphdlytstclk_in_UNCONNECTED(7 downto 0),
      txphinit_in(7 downto 0) => NLW_U0_txphinit_in_UNCONNECTED(7 downto 0),
      txphinitdone_out(7 downto 0) => B"00000000",
      txphovrden_in(7 downto 0) => NLW_U0_txphovrden_in_UNCONNECTED(7 downto 0),
      txpmaresetdone_out(7 downto 0) => B"00000000",
      txpostcursor_in(39 downto 0) => NLW_U0_txpostcursor_in_UNCONNECTED(39 downto 0),
      txprbsforceerr_in(7 downto 0) => NLW_U0_txprbsforceerr_in_UNCONNECTED(7 downto 0),
      txprbssel_in(31 downto 0) => NLW_U0_txprbssel_in_UNCONNECTED(31 downto 0),
      txprecursor_in(39 downto 0) => NLW_U0_txprecursor_in_UNCONNECTED(39 downto 0),
      txprgdivresetdone_out(7 downto 0) => B"00000000",
      txprogdivreset_in(7 downto 0) => NLW_U0_txprogdivreset_in_UNCONNECTED(7 downto 0),
      txrate_in(23 downto 0) => NLW_U0_txrate_in_UNCONNECTED(23 downto 0),
      txresetdone_out(7 downto 0) => B"00000000",
      txswing_in(7 downto 0) => NLW_U0_txswing_in_UNCONNECTED(7 downto 0),
      txsyncallin_in(7 downto 0) => NLW_U0_txsyncallin_in_UNCONNECTED(7 downto 0),
      txsyncdone_out(7 downto 0) => B"00000000",
      txsyncin_in(7 downto 0) => NLW_U0_txsyncin_in_UNCONNECTED(7 downto 0),
      txsyncmode_in(7 downto 0) => NLW_U0_txsyncmode_in_UNCONNECTED(7 downto 0),
      txsyncout_out(7 downto 0) => B"00000000",
      txuserrdy_in(7 downto 0) => NLW_U0_txuserrdy_in_UNCONNECTED(7 downto 0),
      txusrclk2_in(7 downto 0) => NLW_U0_txusrclk2_in_UNCONNECTED(7 downto 0),
      txusrclk_in(7 downto 0) => NLW_U0_txusrclk_in_UNCONNECTED(7 downto 0),
      user_clk => user_clk,
      user_lnk_up => user_lnk_up,
      user_reset => user_reset,
      user_tph_function_num(3 downto 0) => B"0000",
      user_tph_stt_address(4 downto 0) => B"00000",
      user_tph_stt_read_data(31 downto 0) => NLW_U0_user_tph_stt_read_data_UNCONNECTED(31 downto 0),
      user_tph_stt_read_data_valid => NLW_U0_user_tph_stt_read_data_valid_UNCONNECTED,
      user_tph_stt_read_enable => '0'
    );
end STRUCTURE;
