// Seed: 2834473118
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  logic id_3;
  wire  id_4;
  wire  id_5;
  wire  id_6;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd18
) (
    input wire  _id_0,
    input uwire id_1
);
  logic [7:0][id_0 : id_0] id_3;
  assign id_3 = id_0;
  assign id_3[-1'b0] = id_0;
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
module module_2 #(
    parameter id_5 = 32'd86,
    parameter id_7 = 32'd81
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    _id_7
);
  inout wire _id_7;
  inout wire id_6;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  input wire _id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout tri1 id_1;
  logic [id_5 : id_7  |  1  -  id_7] id_8;
  ;
  assign id_1 = -1;
endmodule
