{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 01 01:23:55 2002 " "Info: Processing started: Tue Jan 01 01:23:55 2002" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off exp_cpu -c exp_cpu " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off exp_cpu -c exp_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "exp_cpu EP2C20Q240C8 " "Info: Selected device EP2C20Q240C8 for design \"exp_cpu\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1 MHz " "Info: Assuming a global fmax requirement of 1 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 95 (CLK12, LVDSCLK6n, Input)) " "Info: Automatically promoted node clk (placed in PIN 95 (CLK12, LVDSCLK6n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory_unit:G_MEMORY\|rw~29 " "Info: Destination node memory_unit:G_MEMORY\|rw~29" {  } { { "memory_unit.vhd" "" { Text "D:/xiongjuju/exp_cpu/memory_unit.vhd" 14 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "memory_unit:G_MEMORY\|rw~29" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "" { memory_unit:G_MEMORY|rw~29 } "NODE_NAME" } "" } } { "D:/xiongjuju/exp_cpu/exp_cpu.fld" "" { Floorplan "D:/xiongjuju/exp_cpu/exp_cpu.fld" "" "" { memory_unit:G_MEMORY|rw~29 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0}  } { { "exp_cpu.vhd" "" { Text "D:/xiongjuju/exp_cpu/exp_cpu.vhd" 7 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "" { clk } "NODE_NAME" } "" } } { "D:/xiongjuju/exp_cpu/exp_cpu.fld" "" { Floorplan "D:/xiongjuju/exp_cpu/exp_cpu.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "instru_fetch:G_INSTRU_FETCH\|state.s3  " "Info: Automatically promoted node instru_fetch:G_INSTRU_FETCH\|state.s3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux~1892 " "Info: Destination node Mux~1892" {  } { { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "Mux~1892" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "" { Mux~1892 } "NODE_NAME" } "" } } { "D:/xiongjuju/exp_cpu/exp_cpu.fld" "" { Floorplan "D:/xiongjuju/exp_cpu/exp_cpu.fld" "" "" { Mux~1892 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory_unit:G_MEMORY\|rw~28 " "Info: Destination node memory_unit:G_MEMORY\|rw~28" {  } { { "memory_unit.vhd" "" { Text "D:/xiongjuju/exp_cpu/memory_unit.vhd" 14 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "memory_unit:G_MEMORY\|rw~28" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "" { memory_unit:G_MEMORY|rw~28 } "NODE_NAME" } "" } } { "D:/xiongjuju/exp_cpu/exp_cpu.fld" "" { Floorplan "D:/xiongjuju/exp_cpu/exp_cpu.fld" "" "" { memory_unit:G_MEMORY|rw~28 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instru_fetch:G_INSTRU_FETCH\|state~0 " "Info: Destination node instru_fetch:G_INSTRU_FETCH\|state~0" {  } { { "instru_fetch.vhd" "" { Text "D:/xiongjuju/exp_cpu/instru_fetch.vhd" 24 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "instru_fetch:G_INSTRU_FETCH\|state~0" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "" { instru_fetch:G_INSTRU_FETCH|state~0 } "NODE_NAME" } "" } } { "D:/xiongjuju/exp_cpu/exp_cpu.fld" "" { Floorplan "D:/xiongjuju/exp_cpu/exp_cpu.fld" "" "" { instru_fetch:G_INSTRU_FETCH|state~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory_unit:G_MEMORY\|R_W_Memory_proc~10 " "Info: Destination node memory_unit:G_MEMORY\|R_W_Memory_proc~10" {  } { { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "memory_unit:G_MEMORY\|R_W_Memory_proc~10" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "" { memory_unit:G_MEMORY|R_W_Memory_proc~10 } "NODE_NAME" } "" } } { "D:/xiongjuju/exp_cpu/exp_cpu.fld" "" { Floorplan "D:/xiongjuju/exp_cpu/exp_cpu.fld" "" "" { memory_unit:G_MEMORY|R_W_Memory_proc~10 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0}  } { { "instru_fetch.vhd" "" { Text "D:/xiongjuju/exp_cpu/instru_fetch.vhd" 62 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "instru_fetch:G_INSTRU_FETCH\|state.s3" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "" { instru_fetch:G_INSTRU_FETCH|state.s3 } "NODE_NAME" } "" } } { "D:/xiongjuju/exp_cpu/exp_cpu.fld" "" { Floorplan "D:/xiongjuju/exp_cpu/exp_cpu.fld" "" "" { instru_fetch:G_INSTRU_FETCH|state.s3 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "instru_fetch:G_INSTRU_FETCH\|state.s2  " "Info: Automatically promoted node instru_fetch:G_INSTRU_FETCH\|state.s2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux~1885 " "Info: Destination node Mux~1885" {  } { { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "Mux~1885" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "" { Mux~1885 } "NODE_NAME" } "" } } { "D:/xiongjuju/exp_cpu/exp_cpu.fld" "" { Floorplan "D:/xiongjuju/exp_cpu/exp_cpu.fld" "" "" { Mux~1885 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instru_fetch:G_INSTRU_FETCH\|state.s3 " "Info: Destination node instru_fetch:G_INSTRU_FETCH\|state.s3" {  } { { "instru_fetch.vhd" "" { Text "D:/xiongjuju/exp_cpu/instru_fetch.vhd" 62 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "instru_fetch:G_INSTRU_FETCH\|state.s3" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "" { instru_fetch:G_INSTRU_FETCH|state.s3 } "NODE_NAME" } "" } } { "D:/xiongjuju/exp_cpu/exp_cpu.fld" "" { Floorplan "D:/xiongjuju/exp_cpu/exp_cpu.fld" "" "" { instru_fetch:G_INSTRU_FETCH|state.s3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0}  } { { "instru_fetch.vhd" "" { Text "D:/xiongjuju/exp_cpu/instru_fetch.vhd" 62 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "instru_fetch:G_INSTRU_FETCH\|state.s2" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "" { instru_fetch:G_INSTRU_FETCH|state.s2 } "NODE_NAME" } "" } } { "D:/xiongjuju/exp_cpu/exp_cpu.fld" "" { Floorplan "D:/xiongjuju/exp_cpu/exp_cpu.fld" "" "" { instru_fetch:G_INSTRU_FETCH|state.s2 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memory_unit:G_MEMORY\|R_W_Memory_proc~10  " "Info: Automatically promoted node memory_unit:G_MEMORY\|R_W_Memory_proc~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "memory_unit:G_MEMORY\|R_W_Memory_proc~10" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "" { memory_unit:G_MEMORY|R_W_Memory_proc~10 } "NODE_NAME" } "" } } { "D:/xiongjuju/exp_cpu/exp_cpu.fld" "" { Floorplan "D:/xiongjuju/exp_cpu/exp_cpu.fld" "" "" { memory_unit:G_MEMORY|R_W_Memory_proc~10 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN 94 (CLK13, LVDSCLK6p, Input)) " "Info: Automatically promoted node reset (placed in PIN 94 (CLK13, LVDSCLK6p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory_unit:G_MEMORY\|rw~28 " "Info: Destination node memory_unit:G_MEMORY\|rw~28" {  } { { "memory_unit.vhd" "" { Text "D:/xiongjuju/exp_cpu/memory_unit.vhd" 14 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "memory_unit:G_MEMORY\|rw~28" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "" { memory_unit:G_MEMORY|rw~28 } "NODE_NAME" } "" } } { "D:/xiongjuju/exp_cpu/exp_cpu.fld" "" { Floorplan "D:/xiongjuju/exp_cpu/exp_cpu.fld" "" "" { memory_unit:G_MEMORY|rw~28 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory_unit:G_MEMORY\|R_W_Memory_proc~10 " "Info: Destination node memory_unit:G_MEMORY\|R_W_Memory_proc~10" {  } { { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "memory_unit:G_MEMORY\|R_W_Memory_proc~10" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "" { memory_unit:G_MEMORY|R_W_Memory_proc~10 } "NODE_NAME" } "" } } { "D:/xiongjuju/exp_cpu/exp_cpu.fld" "" { Floorplan "D:/xiongjuju/exp_cpu/exp_cpu.fld" "" "" { memory_unit:G_MEMORY|R_W_Memory_proc~10 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0}  } { { "exp_cpu.vhd" "" { Text "D:/xiongjuju/exp_cpu/exp_cpu.vhd" 8 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "" { reset } "NODE_NAME" } "" } } { "D:/xiongjuju/exp_cpu/exp_cpu.fld" "" { Floorplan "D:/xiongjuju/exp_cpu/exp_cpu.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0}
{ "Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 0 0 "Performing register packing on registers with non-logic cell location assignments" 0 0}
{ "Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 0 0 "Completed register packing on registers with non-logic cell location assignments" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Info: Started Fast Input/Output/OE register processing" {  } {  } 0 0 "Started Fast Input/Output/OE register processing" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Info: Finished Fast Input/Output/OE register processing" {  } {  } 0 0 "Finished Fast Input/Output/OE register processing" 0 0}
{ "Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 0 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0}
{ "Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "11.278 ns register register " "Info: Estimated most critical path is register to register delay of 11.278 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns instru_fetch:G_INSTRU_FETCH\|IR\[0\] 1 REG LAB_X36_Y6 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X36_Y6; Fanout = 19; REG Node = 'instru_fetch:G_INSTRU_FETCH\|IR\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "" { instru_fetch:G_INSTRU_FETCH|IR[0] } "NODE_NAME" } "" } } { "instru_fetch.vhd" "" { Text "D:/xiongjuju/exp_cpu/instru_fetch.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(0.651 ns) 1.604 ns regfile:G_REGFILE\|mux_4_to_1:muxB\|output\[2\]~116 2 COMB LAB_X36_Y8 1 " "Info: 2: + IC(0.953 ns) + CELL(0.651 ns) = 1.604 ns; Loc. = LAB_X36_Y8; Fanout = 1; COMB Node = 'regfile:G_REGFILE\|mux_4_to_1:muxB\|output\[2\]~116'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "1.604 ns" { instru_fetch:G_INSTRU_FETCH|IR[0] regfile:G_REGFILE|mux_4_to_1:muxB|output[2]~116 } "NODE_NAME" } "" } } { "mux_4_to_1.vhd" "" { Text "D:/xiongjuju/exp_cpu/mux_4_to_1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.366 ns) 3.135 ns regfile:G_REGFILE\|mux_4_to_1:muxB\|output\[2\]~117 3 COMB LAB_X36_Y6 4 " "Info: 3: + IC(1.165 ns) + CELL(0.366 ns) = 3.135 ns; Loc. = LAB_X36_Y6; Fanout = 4; COMB Node = 'regfile:G_REGFILE\|mux_4_to_1:muxB\|output\[2\]~117'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "1.531 ns" { regfile:G_REGFILE|mux_4_to_1:muxB|output[2]~116 regfile:G_REGFILE|mux_4_to_1:muxB|output[2]~117 } "NODE_NAME" } "" } } { "mux_4_to_1.vhd" "" { Text "D:/xiongjuju/exp_cpu/mux_4_to_1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.302 ns) + CELL(0.621 ns) 5.058 ns exe_unit:G_EXE\|add~270 4 COMB LAB_X35_Y8 2 " "Info: 4: + IC(1.302 ns) + CELL(0.621 ns) = 5.058 ns; Loc. = LAB_X35_Y8; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~270'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "1.923 ns" { regfile:G_REGFILE|mux_4_to_1:muxB|output[2]~117 exe_unit:G_EXE|add~270 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 5.219 ns exe_unit:G_EXE\|add~274 5 COMB LAB_X35_Y8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.161 ns) = 5.219 ns; Loc. = LAB_X35_Y8; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~274'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "0.161 ns" { exe_unit:G_EXE|add~270 exe_unit:G_EXE|add~274 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 5.380 ns exe_unit:G_EXE\|add~278 6 COMB LAB_X35_Y8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.161 ns) = 5.380 ns; Loc. = LAB_X35_Y8; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|add~278'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "0.161 ns" { exe_unit:G_EXE|add~274 exe_unit:G_EXE|add~278 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.886 ns exe_unit:G_EXE\|add~281 7 COMB LAB_X35_Y8 1 " "Info: 7: + IC(0.000 ns) + CELL(0.506 ns) = 5.886 ns; Loc. = LAB_X35_Y8; Fanout = 1; COMB Node = 'exe_unit:G_EXE\|add~281'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "0.506 ns" { exe_unit:G_EXE|add~278 exe_unit:G_EXE|add~281 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(0.370 ns) 7.409 ns exe_unit:G_EXE\|result\[5\]~1581 8 COMB LAB_X36_Y7 1 " "Info: 8: + IC(1.153 ns) + CELL(0.370 ns) = 7.409 ns; Loc. = LAB_X36_Y7; Fanout = 1; COMB Node = 'exe_unit:G_EXE\|result\[5\]~1581'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "1.523 ns" { exe_unit:G_EXE|add~281 exe_unit:G_EXE|result[5]~1581 } "NODE_NAME" } "" } } { "exe_unit.vhd" "" { Text "D:/xiongjuju/exp_cpu/exe_unit.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.651 ns) 8.932 ns exe_unit:G_EXE\|result\[5\]~1582 9 COMB LAB_X36_Y8 2 " "Info: 9: + IC(0.872 ns) + CELL(0.651 ns) = 8.932 ns; Loc. = LAB_X36_Y8; Fanout = 2; COMB Node = 'exe_unit:G_EXE\|result\[5\]~1582'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "1.523 ns" { exe_unit:G_EXE|result[5]~1581 exe_unit:G_EXE|result[5]~1582 } "NODE_NAME" } "" } } { "exe_unit.vhd" "" { Text "D:/xiongjuju/exp_cpu/exe_unit.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 9.743 ns memory_unit:G_MEMORY\|DR_data_out\[5\]~885 10 COMB LAB_X36_Y8 4 " "Info: 10: + IC(0.187 ns) + CELL(0.624 ns) = 9.743 ns; Loc. = LAB_X36_Y8; Fanout = 4; COMB Node = 'memory_unit:G_MEMORY\|DR_data_out\[5\]~885'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "0.811 ns" { exe_unit:G_EXE|result[5]~1582 memory_unit:G_MEMORY|DR_data_out[5]~885 } "NODE_NAME" } "" } } { "memory_unit.vhd" "" { Text "D:/xiongjuju/exp_cpu/memory_unit.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.108 ns) 11.278 ns regfile:G_REGFILE\|reg:Areg03\|q_output\[5\] 11 REG LAB_X35_Y7 3 " "Info: 11: + IC(1.427 ns) + CELL(0.108 ns) = 11.278 ns; Loc. = LAB_X35_Y7; Fanout = 3; REG Node = 'regfile:G_REGFILE\|reg:Areg03\|q_output\[5\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "1.535 ns" { memory_unit:G_MEMORY|DR_data_out[5]~885 regfile:G_REGFILE|reg:Areg03|q_output[5] } "NODE_NAME" } "" } } { "reg.vhd" "" { Text "D:/xiongjuju/exp_cpu/reg.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.219 ns ( 37.41 % ) " "Info: Total cell delay = 4.219 ns ( 37.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.059 ns ( 62.59 % ) " "Info: Total interconnect delay = 7.059 ns ( 62.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "11.278 ns" { instru_fetch:G_INSTRU_FETCH|IR[0] regfile:G_REGFILE|mux_4_to_1:muxB|output[2]~116 regfile:G_REGFILE|mux_4_to_1:muxB|output[2]~117 exe_unit:G_EXE|add~270 exe_unit:G_EXE|add~274 exe_unit:G_EXE|add~278 exe_unit:G_EXE|add~281 exe_unit:G_EXE|result[5]~1581 exe_unit:G_EXE|result[5]~1582 memory_unit:G_MEMORY|DR_data_out[5]~885 regfile:G_REGFILE|reg:Areg03|q_output[5] } "NODE_NAME" } "" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 3 " "Info: Average interconnect usage is 0% of the available device resources. Peak interconnect usage is 3%" {  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Warning" "WDAT_PRELIMINARY_TIMING" "EP2C20Q240C8 " "Warning: Timing characteristics of device EP2C20Q240C8 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "27 " "Warning: Found 27 output pins without output pin load capacitance assignment" { { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_content\[0\] 0 " "Warning: Pin \"reg_content\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_content\[1\] 0 " "Warning: Pin \"reg_content\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_content\[2\] 0 " "Warning: Pin \"reg_content\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_content\[3\] 0 " "Warning: Pin \"reg_content\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_content\[4\] 0 " "Warning: Pin \"reg_content\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_content\[5\] 0 " "Warning: Pin \"reg_content\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_content\[6\] 0 " "Warning: Pin \"reg_content\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_content\[7\] 0 " "Warning: Pin \"reg_content\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "c_flag 0 " "Warning: Pin \"c_flag\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "z_flag 0 " "Warning: Pin \"z_flag\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "WE 0 " "Warning: Pin \"WE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[0\] 0 " "Warning: Pin \"AR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[1\] 0 " "Warning: Pin \"AR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[2\] 0 " "Warning: Pin \"AR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[3\] 0 " "Warning: Pin \"AR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[4\] 0 " "Warning: Pin \"AR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[5\] 0 " "Warning: Pin \"AR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[6\] 0 " "Warning: Pin \"AR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[7\] 0 " "Warning: Pin \"AR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OB\[0\] 0 " "Warning: Pin \"OB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OB\[1\] 0 " "Warning: Pin \"OB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OB\[2\] 0 " "Warning: Pin \"OB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OB\[3\] 0 " "Warning: Pin \"OB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OB\[4\] 0 " "Warning: Pin \"OB\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OB\[5\] 0 " "Warning: Pin \"OB\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OB\[6\] 0 " "Warning: Pin \"OB\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Warning" "WDAT_NO_LOADING_SPECIFIED_ON_PIN" "OB\[7\] 0 " "Warning: Pin \"OB\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Info" "IFSAC_FSAC_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP" "memory_unit:G_MEMORY\|rw~28 " "Info: Following pins have the same output enable: memory_unit:G_MEMORY\|rw~28" { { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional OB\[0\] LVTTL " "Info: Type bidirectional pin OB\[0\] uses the LVTTL I/O standard" {  } { { "exp_cpu.vhd" "" { Text "D:/xiongjuju/exp_cpu/exp_cpu.vhd" 15 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "OB\[0\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "" { OB[0] } "NODE_NAME" } "" } } { "D:/xiongjuju/exp_cpu/exp_cpu.fld" "" { Floorplan "D:/xiongjuju/exp_cpu/exp_cpu.fld" "" "" { OB[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional OB\[1\] LVTTL " "Info: Type bidirectional pin OB\[1\] uses the LVTTL I/O standard" {  } { { "exp_cpu.vhd" "" { Text "D:/xiongjuju/exp_cpu/exp_cpu.vhd" 15 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "OB\[1\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "" { OB[1] } "NODE_NAME" } "" } } { "D:/xiongjuju/exp_cpu/exp_cpu.fld" "" { Floorplan "D:/xiongjuju/exp_cpu/exp_cpu.fld" "" "" { OB[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional OB\[2\] LVTTL " "Info: Type bidirectional pin OB\[2\] uses the LVTTL I/O standard" {  } { { "exp_cpu.vhd" "" { Text "D:/xiongjuju/exp_cpu/exp_cpu.vhd" 15 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "OB\[2\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "" { OB[2] } "NODE_NAME" } "" } } { "D:/xiongjuju/exp_cpu/exp_cpu.fld" "" { Floorplan "D:/xiongjuju/exp_cpu/exp_cpu.fld" "" "" { OB[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional OB\[3\] LVTTL " "Info: Type bidirectional pin OB\[3\] uses the LVTTL I/O standard" {  } { { "exp_cpu.vhd" "" { Text "D:/xiongjuju/exp_cpu/exp_cpu.vhd" 15 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "OB\[3\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "" { OB[3] } "NODE_NAME" } "" } } { "D:/xiongjuju/exp_cpu/exp_cpu.fld" "" { Floorplan "D:/xiongjuju/exp_cpu/exp_cpu.fld" "" "" { OB[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional OB\[4\] LVTTL " "Info: Type bidirectional pin OB\[4\] uses the LVTTL I/O standard" {  } { { "exp_cpu.vhd" "" { Text "D:/xiongjuju/exp_cpu/exp_cpu.vhd" 15 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "OB\[4\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "" { OB[4] } "NODE_NAME" } "" } } { "D:/xiongjuju/exp_cpu/exp_cpu.fld" "" { Floorplan "D:/xiongjuju/exp_cpu/exp_cpu.fld" "" "" { OB[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional OB\[5\] LVTTL " "Info: Type bidirectional pin OB\[5\] uses the LVTTL I/O standard" {  } { { "exp_cpu.vhd" "" { Text "D:/xiongjuju/exp_cpu/exp_cpu.vhd" 15 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "OB\[5\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "" { OB[5] } "NODE_NAME" } "" } } { "D:/xiongjuju/exp_cpu/exp_cpu.fld" "" { Floorplan "D:/xiongjuju/exp_cpu/exp_cpu.fld" "" "" { OB[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional OB\[6\] LVTTL " "Info: Type bidirectional pin OB\[6\] uses the LVTTL I/O standard" {  } { { "exp_cpu.vhd" "" { Text "D:/xiongjuju/exp_cpu/exp_cpu.vhd" 15 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "OB\[6\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "" { OB[6] } "NODE_NAME" } "" } } { "D:/xiongjuju/exp_cpu/exp_cpu.fld" "" { Floorplan "D:/xiongjuju/exp_cpu/exp_cpu.fld" "" "" { OB[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFSAC_FSAC_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional OB\[7\] LVTTL " "Info: Type bidirectional pin OB\[7\] uses the LVTTL I/O standard" {  } { { "exp_cpu.vhd" "" { Text "D:/xiongjuju/exp_cpu/exp_cpu.vhd" 15 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "OB\[7\]" } } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "exp_cpu" "UNKNOWN" "V1" "D:/xiongjuju/exp_cpu/db/exp_cpu.quartus_db" { Floorplan "D:/xiongjuju/exp_cpu/" "" "" { OB[7] } "NODE_NAME" } "" } } { "D:/xiongjuju/exp_cpu/exp_cpu.fld" "" { Floorplan "D:/xiongjuju/exp_cpu/exp_cpu.fld" "" "" { OB[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 29 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 01 01:24:06 2002 " "Info: Processing ended: Tue Jan 01 01:24:06 2002" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
