============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Nov 17 2021  07:31:06 am
  Module:                 axis_accelerator_asic
  Operating conditions:   tt_1p0v_25c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Summary
-------
-----------------------------------------------------------------------
            Category            Number   %   Average Toggle Saving %   
-----------------------------------------------------------------------
 RC Clock Gating Instances         898  100            86.45           
 Non-RC Clock Gating Instances       0    0            0.00            
-----------------------------------------------------------------------
 RC Gated Flip-flops             98003   99            71.60           
 Non-RC Gated Flip-flops             0    0            0.00            
-----------------------------------------------------------------------
 Total Ungated Flip-flops          968    1              -             
 Enable not found                   58    6              -             
 Register bank width too small      98   10              -             
 User preserved                    812   84              -             
-----------------------------------------------------------------------
 Total Flip-flops                98971  100              -             
-----------------------------------------------------------------------

