Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot topTB_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.topTB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "topTB_time_impl.sdf", for root module "topTB/toptb".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "topTB_time_impl.sdf", for root module "topTB/toptb".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.controlunit
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32M_HD13
Compiling module xil_defaultlib.RAM32M_HD14
Compiling module xil_defaultlib.RAM32M_HD15
Compiling module xil_defaultlib.RAM32X1D_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32X1D_HD16
Compiling module xil_defaultlib.RAM32M_HD17
Compiling module xil_defaultlib.RAM32M_HD18
Compiling module xil_defaultlib.RAM32M_HD19
Compiling module xil_defaultlib.RAM32M_HD20
Compiling module xil_defaultlib.RAM32M_HD21
Compiling module xil_defaultlib.RAM32X1D_HD22
Compiling module xil_defaultlib.RAM32X1D_HD23
Compiling module xil_defaultlib.RAM32M_HD24
Compiling module xil_defaultlib.RegisterFile
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0100100000...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.memory_ip_blk_mem_gen_0_1
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.memory_ip_MemBlock0_0
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.memory_ip_MemBlock0_1
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.memory_ip_MemBlock0_2
Compiling module xil_defaultlib.memory_ip
Compiling module xil_defaultlib.addrHandler
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot topTB_time_impl
