
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035081                       # Number of seconds simulated
sim_ticks                                 35081273418                       # Number of ticks simulated
final_tick                               561385323426                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 272443                       # Simulator instruction rate (inst/s)
host_op_rate                                   343578                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2905141                       # Simulator tick rate (ticks/s)
host_mem_usage                               16908628                       # Number of bytes of host memory used
host_seconds                                 12075.58                       # Real time elapsed on the host
sim_insts                                  3289906570                       # Number of instructions simulated
sim_ops                                    4148902318                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       511488                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       570368                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2141184                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3228672                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1164288                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1164288                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3996                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4456                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        16728                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 25224                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9096                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9096                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        58379                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     14580086                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51081                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16258475                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        51081                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     61034957                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                92034059                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        58379                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51081                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        51081                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             160541                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          33188305                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               33188305                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          33188305                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        58379                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     14580086                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51081                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16258475                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        51081                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     61034957                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              125222364                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84127755                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31517765                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25713343                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2102451                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13456485                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12440357                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3261199                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92684                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32666267                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             171235372                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31517765                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15701556                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37130128                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10967955                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5202203                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15902401                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807051                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83846746                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.525547                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.334491                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46716618     55.72%     55.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3028274      3.61%     59.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4572626      5.45%     64.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3166357      3.78%     68.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2219442      2.65%     71.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2173136      2.59%     73.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1311448      1.56%     75.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2796590      3.34%     78.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17862255     21.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83846746                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.374642                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.035421                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33598979                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5430603                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         35451424                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       517845                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8847887                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5310047                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          250                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205066682                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1227                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8847887                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35463759                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         489596                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2237072                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34066358                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2742068                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198994715                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents       1151761                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       929020                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    279061844                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    926321769                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    926321769                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990357                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107071412                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35925                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17152                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          8140068                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18247189                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9344160                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       112618                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2962555                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         185524653                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34239                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148238443                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       294423                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61795003                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    189116085                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           63                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83846746                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.767969                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.915635                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30169199     35.98%     35.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     16652997     19.86%     55.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12181674     14.53%     70.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8020315      9.57%     79.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8047943      9.60%     89.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3899329      4.65%     94.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3441017      4.10%     98.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       647542      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       786730      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83846746                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         808309     71.19%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        160073     14.10%     85.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       167071     14.71%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124001424     83.65%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1872390      1.26%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14566833      9.83%     94.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7780709      5.25%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148238443                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.762063                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1135453                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007660                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381753500                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    247354274                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    144144471                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149373896                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       467186                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7071379                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         6360                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          381                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2237137                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8847887                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         252982                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        48577                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    185558898                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       637601                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18247189                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9344160                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17151                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         41227                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          381                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1282636                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1142819                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2425455                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145519327                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13616800                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2719108                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21209792                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20690261                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7592992                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.729742                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             144206733                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            144144471                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93402961                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265352653                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.713400                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.351996                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     62294928                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2119388                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74998859                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.643547                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.173119                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28869123     38.49%     38.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21391205     28.52%     67.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8080376     10.77%     77.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4528664      6.04%     83.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3840159      5.12%     88.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1715034      2.29%     91.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1642112      2.19%     93.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1119763      1.49%     94.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3812423      5.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74998859                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264152                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175804                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884103                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969711                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3812423                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256745516                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          379971761                       # The number of ROB writes
system.switch_cpus0.timesIdled                  16920                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 281009                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.841278                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.841278                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.188668                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.188668                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       653560133                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      200491106                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188514535                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84127755                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30927551                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25213950                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2064412                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13050541                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12086957                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3333159                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91510                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30939736                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             169889488                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30927551                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15420116                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37735776                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10975626                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5122587                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15270840                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       998369                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     82683852                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.546102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.294935                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        44948076     54.36%     54.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2496217      3.02%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4665725      5.64%     63.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4647830      5.62%     68.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2887690      3.49%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2292910      2.77%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1437987      1.74%     76.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1352204      1.64%     78.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17955213     21.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     82683852                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367626                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.019423                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32259619                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5063884                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36252679                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       222154                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8885513                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5232035                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          264                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     203826325                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1410                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8885513                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34598410                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         982987                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       872353                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34090770                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3253816                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     196571949                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           44                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1353491                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       996385                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    276002508                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    917090674                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    917090674                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    170705161                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       105297217                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35031                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        16810                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9051601                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18184812                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9294582                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       115517                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3300095                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         185315335                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        33620                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147610705                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       290391                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     62667876                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    191725511                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     82683852                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.785242                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896880                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28186853     34.09%     34.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17988310     21.76%     55.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11954565     14.46%     70.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7796067      9.43%     79.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8212016      9.93%     89.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3970666      4.80%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3132920      3.79%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       713490      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       728965      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     82683852                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         919736     72.51%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        175560     13.84%     86.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       173087     13.65%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123474844     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1983009      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16809      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14279090      9.67%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7856953      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147610705                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.754602                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1268383                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008593                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    379464035                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    248017170                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144232727                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148879088                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       460762                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7056489                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2084                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          339                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2244739                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8885513                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         501503                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        87833                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    185348955                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       368616                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18184812                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9294582                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        16810                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         68679                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          339                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1290647                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1148063                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2438710                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145657089                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13627146                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1953615                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21299739                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20655013                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7672593                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.731380                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144277997                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144232727                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         91931231                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        263834260                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.714449                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348443                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99417977                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    122412861                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     62936495                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33620                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2089387                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     73798339                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.658748                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150222                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     27861505     37.75%     37.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20734130     28.10%     65.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8611865     11.67%     77.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4298412      5.82%     83.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4289326      5.81%     89.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1734929      2.35%     91.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1743002      2.36%     93.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       931556      1.26%     95.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3593614      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     73798339                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99417977                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     122412861                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18178154                       # Number of memory references committed
system.switch_cpus1.commit.loads             11128314                       # Number of loads committed
system.switch_cpus1.commit.membars              16810                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17668878                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        110284790                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2524842                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3593614                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           255554081                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          379590031                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31274                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1443903                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99417977                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            122412861                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99417977                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.846203                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.846203                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.181750                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.181750                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       654305443                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      200356627                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      187242984                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33620                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84127459                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        29604400                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24061422                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2020243                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12400830                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11554280                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3125414                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        85417                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     29708469                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             164148650                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           29604400                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14679694                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36110143                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10851057                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6769251                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         14552066                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       870488                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     81373544                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.492645                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.299693                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        45263401     55.62%     55.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3171914      3.90%     59.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2562100      3.15%     62.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6234631      7.66%     70.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1688986      2.08%     72.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2173383      2.67%     75.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1571316      1.93%     77.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          877887      1.08%     78.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17829926     21.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     81373544                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.351899                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.951190                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        31081760                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6589438                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34720898                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       235866                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8745579                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5054932                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        40428                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     196276987                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        76950                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8745579                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        33360722                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1404247                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1824093                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32623664                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3415236                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     189329535                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        30370                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1415274                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1061006                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1409                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    265061824                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    883824595                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    883824595                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    162464903                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       102596736                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        39097                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22109                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9367867                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17666779                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8984408                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       141705                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2806369                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         179061219                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        37654                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        142224620                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       278724                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     61886104                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    189002473                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6182                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     81373544                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.747799                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.886046                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28658904     35.22%     35.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17426644     21.42%     56.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11340013     13.94%     70.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8424870     10.35%     80.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7259312      8.92%     89.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3753295      4.61%     94.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3220873      3.96%     98.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       602685      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       686948      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     81373544                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         832076     71.04%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             9      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        170176     14.53%     85.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       168957     14.43%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    118499643     83.32%     83.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2024097      1.42%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15737      0.01%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14114759      9.92%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7570384      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     142224620                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.690585                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1171218                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008235                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    367272726                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    240985561                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    138607365                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143395838                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       533103                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6974154                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2678                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          585                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2297115                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8745579                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         593324                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        78461                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    179098873                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       388384                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17666779                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8984408                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21918                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         70268                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          585                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1207003                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1137858                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2344861                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    139965677                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13242781                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2258943                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20612408                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19743110                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7369627                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.663734                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             138699073                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            138607365                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         90328219                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        255050827                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.647588                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354158                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     95179186                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    116889523                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     62210067                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31472                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2024895                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     72627965                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.609429                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.135716                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28621721     39.41%     39.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     19956250     27.48%     66.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8122236     11.18%     78.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4560082      6.28%     84.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3727733      5.13%     89.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1508678      2.08%     91.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1796318      2.47%     94.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       903251      1.24%     95.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3431696      4.73%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     72627965                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     95179186                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     116889523                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17379900                       # Number of memory references committed
system.switch_cpus2.commit.loads             10692610                       # Number of loads committed
system.switch_cpus2.commit.membars              15736                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16795035                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        105321534                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2379756                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3431696                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           248295859                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          366950581                       # The number of ROB writes
system.switch_cpus2.timesIdled                  42397                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2753915                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           95179186                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            116889523                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     95179186                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.883885                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.883885                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.131369                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.131369                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       629660386                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      191564610                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      181091303                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31472                       # number of misc regfile writes
system.l20.replacements                          4012                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          315524                       # Total number of references to valid blocks.
system.l20.sampled_refs                         14252                       # Sample count of references to valid blocks.
system.l20.avg_refs                         22.138928                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          480.916142                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    15.789667                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1858.908362                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             2.903149                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7881.482679                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.046964                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001542                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.181534                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000284                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.769676                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        29064                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  29064                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9463                       # number of Writeback hits
system.l20.Writeback_hits::total                 9463                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        29064                       # number of demand (read+write) hits
system.l20.demand_hits::total                   29064                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        29064                       # number of overall hits
system.l20.overall_hits::total                  29064                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3996                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4012                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3996                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4012                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3996                       # number of overall misses
system.l20.overall_misses::total                 4012                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2746253                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    515261401                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      518007654                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2746253                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    515261401                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       518007654                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2746253                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    515261401                       # number of overall miss cycles
system.l20.overall_miss_latency::total      518007654                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        33060                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              33076                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9463                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9463                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        33060                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               33076                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        33060                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              33076                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.120871                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.121296                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.120871                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.121296                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.120871                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.121296                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 171640.812500                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 128944.294545                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 129114.569791                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 171640.812500                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 128944.294545                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 129114.569791                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 171640.812500                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 128944.294545                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 129114.569791                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2593                       # number of writebacks
system.l20.writebacks::total                     2593                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3996                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4012                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3996                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4012                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3996                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4012                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2596956                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    477601794                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    480198750                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2596956                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    477601794                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    480198750                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2596956                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    477601794                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    480198750                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.120871                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.121296                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.120871                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.121296                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.120871                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.121296                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 162309.750000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 119519.968468                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 119690.615653                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 162309.750000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 119519.968468                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 119690.615653                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 162309.750000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 119519.968468                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 119690.615653                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4470                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          369605                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14710                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.126105                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          316.332518                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.815016                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2082.903998                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7827.948468                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.030892                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001251                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.203409                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.764448                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        34089                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  34089                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10249                       # number of Writeback hits
system.l21.Writeback_hits::total                10249                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        34089                       # number of demand (read+write) hits
system.l21.demand_hits::total                   34089                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        34089                       # number of overall hits
system.l21.overall_hits::total                  34089                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4456                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4470                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4456                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4470                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4456                       # number of overall misses
system.l21.overall_misses::total                 4470                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1814271                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    576923604                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      578737875                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1814271                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    576923604                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       578737875                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1814271                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    576923604                       # number of overall miss cycles
system.l21.overall_miss_latency::total      578737875                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        38545                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              38559                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10249                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10249                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        38545                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               38559                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        38545                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              38559                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.115605                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.115926                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.115605                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.115926                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.115605                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.115926                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 129590.785714                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 129471.185817                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 129471.560403                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 129590.785714                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 129471.185817                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 129471.560403                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 129590.785714                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 129471.185817                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 129471.560403                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3210                       # number of writebacks
system.l21.writebacks::total                     3210                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4456                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4470                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4456                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4470                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4456                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4470                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1682569                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    534999764                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    536682333                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1682569                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    534999764                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    536682333                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1682569                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    534999764                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    536682333                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.115605                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.115926                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.115605                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.115926                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.115605                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.115926                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 120183.500000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 120062.783662                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 120063.161745                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 120183.500000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 120062.783662                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 120063.161745                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 120183.500000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 120062.783662                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 120063.161745                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         16742                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          759137                       # Total number of references to valid blocks.
system.l22.sampled_refs                         29030                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.150086                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          408.504421                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    10.774013                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3786.365555                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             0.321103                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          8082.034908                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.033244                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000877                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.308135                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000026                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.657718                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        52548                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  52548                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           19630                       # number of Writeback hits
system.l22.Writeback_hits::total                19630                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        52548                       # number of demand (read+write) hits
system.l22.demand_hits::total                   52548                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        52548                       # number of overall hits
system.l22.overall_hits::total                  52548                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        16729                       # number of ReadReq misses
system.l22.ReadReq_misses::total                16743                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        16729                       # number of demand (read+write) misses
system.l22.demand_misses::total                 16743                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        16729                       # number of overall misses
system.l22.overall_misses::total                16743                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1846565                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2203180122                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2205026687                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1846565                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2203180122                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2205026687                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1846565                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2203180122                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2205026687                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        69277                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              69291                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        19630                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            19630                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        69277                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               69291                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        69277                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              69291                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.241480                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.241633                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.241480                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.241633                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.241480                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.241633                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 131897.500000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 131698.255843                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 131698.422445                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 131897.500000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 131698.255843                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 131698.422445                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 131897.500000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 131698.255843                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 131698.422445                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3293                       # number of writebacks
system.l22.writebacks::total                     3293                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        16729                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           16743                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        16729                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            16743                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        16729                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           16743                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1715945                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2045659659                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2047375604                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1715945                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2045659659                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2047375604                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1715945                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2045659659                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2047375604                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.241480                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.241633                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.241480                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.241633                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.241480                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.241633                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 122567.500000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 122282.243948                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 122282.482470                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 122567.500000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 122282.243948                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 122282.482470                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 122567.500000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 122282.243948                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 122282.482470                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               461.996111                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015910031                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2198939.461039                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.996111                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025635                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.740378                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15902379                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15902379                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15902379                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15902379                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15902379                       # number of overall hits
system.cpu0.icache.overall_hits::total       15902379                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           22                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           22                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            22                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           22                       # number of overall misses
system.cpu0.icache.overall_misses::total           22                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3448735                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3448735                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3448735                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3448735                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3448735                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3448735                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15902401                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15902401                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15902401                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15902401                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15902401                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15902401                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 156760.681818                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 156760.681818                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 156760.681818                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 156760.681818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 156760.681818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 156760.681818                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2762790                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2762790                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2762790                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2762790                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2762790                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2762790                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 172674.375000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 172674.375000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 172674.375000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 172674.375000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 172674.375000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 172674.375000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 33060                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               163643064                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33316                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4911.846080                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.415527                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.584473                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903967                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096033                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10362453                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10362453                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072849                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072849                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17122                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17122                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17435302                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17435302                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17435302                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17435302                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        66555                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        66555                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        66555                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         66555                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        66555                       # number of overall misses
system.cpu0.dcache.overall_misses::total        66555                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2266110676                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2266110676                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2266110676                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2266110676                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2266110676                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2266110676                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10429008                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10429008                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17501857                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17501857                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17501857                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17501857                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006382                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006382                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.003803                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003803                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.003803                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003803                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 34048.691699                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 34048.691699                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 34048.691699                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34048.691699                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 34048.691699                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34048.691699                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9463                       # number of writebacks
system.cpu0.dcache.writebacks::total             9463                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        33495                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        33495                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        33495                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        33495                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        33495                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        33495                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        33060                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        33060                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        33060                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        33060                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        33060                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        33060                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    743391831                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    743391831                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    743391831                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    743391831                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    743391831                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    743391831                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003170                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003170                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001889                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001889                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001889                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001889                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 22486.141289                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22486.141289                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 22486.141289                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22486.141289                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 22486.141289                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22486.141289                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997446                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1011881058                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2185488.246220                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15270823                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15270823                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15270823                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15270823                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15270823                       # number of overall hits
system.cpu1.icache.overall_hits::total       15270823                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2197772                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2197772                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2197772                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2197772                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2197772                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2197772                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15270840                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15270840                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15270840                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15270840                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15270840                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15270840                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 129280.705882                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 129280.705882                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 129280.705882                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 129280.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 129280.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 129280.705882                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1833611                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1833611                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1833611                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1833611                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1833611                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1833611                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 130972.214286                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 130972.214286                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 130972.214286                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 130972.214286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 130972.214286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 130972.214286                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 38545                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               168581014                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 38801                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4344.759517                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.723048                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.276952                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905168                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094832                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10399243                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10399243                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7016766                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7016766                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16810                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16810                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16810                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16810                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17416009                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17416009                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17416009                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17416009                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        99666                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        99666                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        99666                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         99666                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        99666                       # number of overall misses
system.cpu1.dcache.overall_misses::total        99666                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4461650216                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4461650216                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4461650216                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4461650216                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4461650216                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4461650216                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10498909                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10498909                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7016766                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7016766                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16810                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16810                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16810                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16810                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17515675                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17515675                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17515675                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17515675                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009493                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009493                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005690                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005690                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005690                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005690                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 44766.020669                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 44766.020669                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 44766.020669                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 44766.020669                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 44766.020669                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 44766.020669                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10249                       # number of writebacks
system.cpu1.dcache.writebacks::total            10249                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        61121                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        61121                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        61121                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        61121                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        61121                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        61121                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        38545                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        38545                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        38545                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        38545                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        38545                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        38545                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    801305971                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    801305971                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    801305971                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    801305971                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    801305971                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    801305971                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003671                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003671                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002201                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002201                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002201                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002201                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 20788.843456                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20788.843456                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 20788.843456                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20788.843456                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 20788.843456                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20788.843456                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               496.996284                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1013266487                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2038765.567404                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996284                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022430                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14552051                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14552051                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14552051                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14552051                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14552051                       # number of overall hits
system.cpu2.icache.overall_hits::total       14552051                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2241269                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2241269                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2241269                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2241269                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2241269                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2241269                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14552066                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14552066                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14552066                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14552066                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14552066                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14552066                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 149417.933333                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 149417.933333                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 149417.933333                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 149417.933333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 149417.933333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 149417.933333                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1893905                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1893905                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1893905                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1893905                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1893905                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1893905                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 135278.928571                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 135278.928571                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 135278.928571                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 135278.928571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 135278.928571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 135278.928571                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 69276                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               179512977                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 69532                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2581.731821                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.362134                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.637866                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.899852                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.100148                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10056883                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10056883                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6655817                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6655817                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21558                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21558                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15736                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15736                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16712700                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16712700                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16712700                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16712700                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       149887                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       149887                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       149887                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        149887                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       149887                       # number of overall misses
system.cpu2.dcache.overall_misses::total       149887                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8067215561                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8067215561                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8067215561                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8067215561                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8067215561                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8067215561                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10206770                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10206770                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6655817                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6655817                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21558                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21558                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15736                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15736                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16862587                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16862587                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16862587                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16862587                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014685                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014685                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008889                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008889                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008889                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008889                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 53821.982967                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 53821.982967                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 53821.982967                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 53821.982967                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 53821.982967                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 53821.982967                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        19630                       # number of writebacks
system.cpu2.dcache.writebacks::total            19630                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        80610                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        80610                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        80610                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        80610                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        80610                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        80610                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        69277                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        69277                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        69277                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        69277                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        69277                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        69277                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2621414259                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2621414259                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2621414259                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2621414259                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2621414259                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2621414259                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006787                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006787                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004108                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004108                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004108                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004108                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 37839.604183                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 37839.604183                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 37839.604183                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 37839.604183                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 37839.604183                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 37839.604183                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
